
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000088f4  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  20000000  000088f4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000a80  200000ac  000089a0  000180ac  2**2
                  ALLOC
  3 .stack        00002004  20000b2c  00009420  000180ac  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180ac  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d4  2**0
                  CONTENTS, READONLY
  6 .debug_info   00048a13  00000000  00000000  0001812f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000057b3  00000000  00000000  00060b42  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000a503  00000000  00000000  000662f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000840  00000000  00000000  000707f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d28  00000000  00000000  00071038  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001d5bb  00000000  00000000  00071d60  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000175a5  00000000  00000000  0008f31b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d1d5  00000000  00000000  000a68c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001ffc  00000000  00000000  00133a98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002b30 	.word	0x20002b30
       4:	00003251 	.word	0x00003251
       8:	0000324d 	.word	0x0000324d
       c:	0000324d 	.word	0x0000324d
	...
      2c:	0000324d 	.word	0x0000324d
	...
      38:	0000324d 	.word	0x0000324d
      3c:	0000324d 	.word	0x0000324d
      40:	0000324d 	.word	0x0000324d
      44:	0000324d 	.word	0x0000324d
      48:	0000324d 	.word	0x0000324d
      4c:	00000821 	.word	0x00000821
      50:	0000324d 	.word	0x0000324d
      54:	0000324d 	.word	0x0000324d
      58:	0000324d 	.word	0x0000324d
      5c:	0000324d 	.word	0x0000324d
      60:	0000324d 	.word	0x0000324d
      64:	00002261 	.word	0x00002261
      68:	00002271 	.word	0x00002271
      6c:	00002281 	.word	0x00002281
      70:	00002291 	.word	0x00002291
	...
      7c:	0000324d 	.word	0x0000324d
      80:	0000324d 	.word	0x0000324d
      84:	0000324d 	.word	0x0000324d
      88:	00002d15 	.word	0x00002d15
      8c:	00002d25 	.word	0x00002d25
      90:	00002d35 	.word	0x00002d35
	...
      9c:	000016e5 	.word	0x000016e5
      a0:	0000324d 	.word	0x0000324d
      a4:	0000324d 	.word	0x0000324d
      a8:	0000324d 	.word	0x0000324d
      ac:	0000324d 	.word	0x0000324d

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000ac 	.word	0x200000ac
      d0:	00000000 	.word	0x00000000
      d4:	000088f4 	.word	0x000088f4

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	000088f4 	.word	0x000088f4
     104:	200000b0 	.word	0x200000b0
     108:	000088f4 	.word	0x000088f4
     10c:	00000000 	.word	0x00000000

00000110 <recalculate_accelerometer_values>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	465f      	mov	r7, fp
     114:	4656      	mov	r6, sl
     116:	464d      	mov	r5, r9
     118:	4644      	mov	r4, r8
     11a:	b4f0      	push	{r4, r5, r6, r7}
     11c:	b085      	sub	sp, #20
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     11e:	4958      	ldr	r1, [pc, #352]	; (280 <recalculate_accelerometer_values+0x170>)
     120:	4688      	mov	r8, r1
     122:	694c      	ldr	r4, [r1, #20]
     124:	6a0f      	ldr	r7, [r1, #32]
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     126:	8808      	ldrh	r0, [r1, #0]
     128:	4e56      	ldr	r6, [pc, #344]	; (284 <recalculate_accelerometer_values+0x174>)
     12a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     12c:	4d56      	ldr	r5, [pc, #344]	; (288 <recalculate_accelerometer_values+0x178>)
     12e:	1c21      	adds	r1, r4, #0
     130:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     132:	4c56      	ldr	r4, [pc, #344]	; (28c <recalculate_accelerometer_values+0x17c>)
     134:	1c39      	adds	r1, r7, #0
     136:	47a0      	blx	r4
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     138:	4641      	mov	r1, r8
     13a:	6088      	str	r0, [r1, #8]
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     13c:	698b      	ldr	r3, [r1, #24]
     13e:	4699      	mov	r9, r3
     140:	6a4f      	ldr	r7, [r1, #36]	; 0x24
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     142:	8848      	ldrh	r0, [r1, #2]
     144:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     146:	4649      	mov	r1, r9
     148:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     14a:	1c39      	adds	r1, r7, #0
     14c:	47a0      	blx	r4

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     14e:	4641      	mov	r1, r8
     150:	60c8      	str	r0, [r1, #12]
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     152:	69cb      	ldr	r3, [r1, #28]
     154:	4699      	mov	r9, r3
     156:	6a8f      	ldr	r7, [r1, #40]	; 0x28
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     158:	8888      	ldrh	r0, [r1, #4]
     15a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     15c:	4649      	mov	r1, r9
     15e:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     160:	1c39      	adds	r1, r7, #0
     162:	47a0      	blx	r4
     164:	1c04      	adds	r4, r0, #0
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     166:	4641      	mov	r1, r8
     168:	6108      	str	r0, [r1, #16]
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     16a:	4b49      	ldr	r3, [pc, #292]	; (290 <recalculate_accelerometer_values+0x180>)
     16c:	469a      	mov	sl, r3
     16e:	68c8      	ldr	r0, [r1, #12]
     170:	4798      	blx	r3
     172:	9000      	str	r0, [sp, #0]
     174:	9101      	str	r1, [sp, #4]
     176:	4641      	mov	r1, r8
     178:	6888      	ldr	r0, [r1, #8]
     17a:	47d0      	blx	sl
     17c:	1c06      	adds	r6, r0, #0
     17e:	1c0f      	adds	r7, r1, #0
     180:	1c20      	adds	r0, r4, #0
     182:	47d0      	blx	sl
     184:	1c04      	adds	r4, r0, #0
     186:	1c0d      	adds	r5, r1, #0
     188:	4b42      	ldr	r3, [pc, #264]	; (294 <recalculate_accelerometer_values+0x184>)
     18a:	4699      	mov	r9, r3
     18c:	1c22      	adds	r2, r4, #0
     18e:	1c2b      	adds	r3, r5, #0
     190:	47c8      	blx	r9
     192:	9002      	str	r0, [sp, #8]
     194:	9103      	str	r1, [sp, #12]
     196:	4940      	ldr	r1, [pc, #256]	; (298 <recalculate_accelerometer_values+0x188>)
     198:	468b      	mov	fp, r1
     19a:	1c20      	adds	r0, r4, #0
     19c:	1c29      	adds	r1, r5, #0
     19e:	1c22      	adds	r2, r4, #0
     1a0:	1c2b      	adds	r3, r5, #0
     1a2:	47c8      	blx	r9
     1a4:	1c04      	adds	r4, r0, #0
     1a6:	1c0d      	adds	r5, r1, #0
     1a8:	1c30      	adds	r0, r6, #0
     1aa:	1c39      	adds	r1, r7, #0
     1ac:	1c32      	adds	r2, r6, #0
     1ae:	1c3b      	adds	r3, r7, #0
     1b0:	47c8      	blx	r9
     1b2:	1c02      	adds	r2, r0, #0
     1b4:	1c0b      	adds	r3, r1, #0
     1b6:	1c20      	adds	r0, r4, #0
     1b8:	1c29      	adds	r1, r5, #0
     1ba:	47d8      	blx	fp
     1bc:	4c37      	ldr	r4, [pc, #220]	; (29c <recalculate_accelerometer_values+0x18c>)
     1be:	47a0      	blx	r4
     1c0:	1c02      	adds	r2, r0, #0
     1c2:	1c0b      	adds	r3, r1, #0
     1c4:	9800      	ldr	r0, [sp, #0]
     1c6:	9901      	ldr	r1, [sp, #4]
     1c8:	4c35      	ldr	r4, [pc, #212]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1ca:	47a0      	blx	r4
     1cc:	4c35      	ldr	r4, [pc, #212]	; (2a4 <recalculate_accelerometer_values+0x194>)
     1ce:	47a0      	blx	r4
     1d0:	4b28      	ldr	r3, [pc, #160]	; (274 <recalculate_accelerometer_values+0x164>)
     1d2:	4a27      	ldr	r2, [pc, #156]	; (270 <recalculate_accelerometer_values+0x160>)
     1d4:	47c8      	blx	r9
     1d6:	4a28      	ldr	r2, [pc, #160]	; (278 <recalculate_accelerometer_values+0x168>)
     1d8:	4b28      	ldr	r3, [pc, #160]	; (27c <recalculate_accelerometer_values+0x16c>)
     1da:	4c31      	ldr	r4, [pc, #196]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1dc:	47a0      	blx	r4
     1de:	4c32      	ldr	r4, [pc, #200]	; (2a8 <recalculate_accelerometer_values+0x198>)
     1e0:	47a0      	blx	r4
     1e2:	4641      	mov	r1, r8
     1e4:	62c8      	str	r0, [r1, #44]	; 0x2c
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     1e6:	6888      	ldr	r0, [r1, #8]
     1e8:	47d0      	blx	sl
     1ea:	9000      	str	r0, [sp, #0]
     1ec:	9101      	str	r1, [sp, #4]
     1ee:	4643      	mov	r3, r8
     1f0:	68d8      	ldr	r0, [r3, #12]
     1f2:	47d0      	blx	sl
     1f4:	1c06      	adds	r6, r0, #0
     1f6:	1c0f      	adds	r7, r1, #0
     1f8:	4644      	mov	r4, r8
     1fa:	6920      	ldr	r0, [r4, #16]
     1fc:	47d0      	blx	sl
     1fe:	1c04      	adds	r4, r0, #0
     200:	1c0d      	adds	r5, r1, #0
     202:	1c30      	adds	r0, r6, #0
     204:	1c39      	adds	r1, r7, #0
     206:	1c32      	adds	r2, r6, #0
     208:	1c3b      	adds	r3, r7, #0
     20a:	47c8      	blx	r9
     20c:	9002      	str	r0, [sp, #8]
     20e:	9103      	str	r1, [sp, #12]
     210:	1c30      	adds	r0, r6, #0
     212:	1c39      	adds	r1, r7, #0
     214:	1c32      	adds	r2, r6, #0
     216:	1c3b      	adds	r3, r7, #0
     218:	47c8      	blx	r9
     21a:	1c06      	adds	r6, r0, #0
     21c:	1c0f      	adds	r7, r1, #0
     21e:	1c20      	adds	r0, r4, #0
     220:	1c29      	adds	r1, r5, #0
     222:	1c22      	adds	r2, r4, #0
     224:	1c2b      	adds	r3, r5, #0
     226:	47c8      	blx	r9
     228:	1c02      	adds	r2, r0, #0
     22a:	1c0b      	adds	r3, r1, #0
     22c:	1c30      	adds	r0, r6, #0
     22e:	1c39      	adds	r1, r7, #0
     230:	47d8      	blx	fp
     232:	4c1a      	ldr	r4, [pc, #104]	; (29c <recalculate_accelerometer_values+0x18c>)
     234:	47a0      	blx	r4
     236:	1c02      	adds	r2, r0, #0
     238:	1c0b      	adds	r3, r1, #0
     23a:	9800      	ldr	r0, [sp, #0]
     23c:	9901      	ldr	r1, [sp, #4]
     23e:	4c18      	ldr	r4, [pc, #96]	; (2a0 <recalculate_accelerometer_values+0x190>)
     240:	47a0      	blx	r4
     242:	4c18      	ldr	r4, [pc, #96]	; (2a4 <recalculate_accelerometer_values+0x194>)
     244:	47a0      	blx	r4
     246:	4b0b      	ldr	r3, [pc, #44]	; (274 <recalculate_accelerometer_values+0x164>)
     248:	4a09      	ldr	r2, [pc, #36]	; (270 <recalculate_accelerometer_values+0x160>)
     24a:	47c8      	blx	r9
     24c:	4a0a      	ldr	r2, [pc, #40]	; (278 <recalculate_accelerometer_values+0x168>)
     24e:	4b0b      	ldr	r3, [pc, #44]	; (27c <recalculate_accelerometer_values+0x16c>)
     250:	4c13      	ldr	r4, [pc, #76]	; (2a0 <recalculate_accelerometer_values+0x190>)
     252:	47a0      	blx	r4
     254:	4c14      	ldr	r4, [pc, #80]	; (2a8 <recalculate_accelerometer_values+0x198>)
     256:	47a0      	blx	r4
     258:	4641      	mov	r1, r8
     25a:	6308      	str	r0, [r1, #48]	; 0x30
	
}
     25c:	b005      	add	sp, #20
     25e:	bc3c      	pop	{r2, r3, r4, r5}
     260:	4690      	mov	r8, r2
     262:	4699      	mov	r9, r3
     264:	46a2      	mov	sl, r4
     266:	46ab      	mov	fp, r5
     268:	bdf0      	pop	{r4, r5, r6, r7, pc}
     26a:	46c0      	nop			; (mov r8, r8)
     26c:	46c0      	nop			; (mov r8, r8)
     26e:	46c0      	nop			; (mov r8, r8)
     270:	00000000 	.word	0x00000000
     274:	40668000 	.word	0x40668000
     278:	60000000 	.word	0x60000000
     27c:	400921fb 	.word	0x400921fb
     280:	200005fc 	.word	0x200005fc
     284:	000004d1 	.word	0x000004d1
     288:	000060b1 	.word	0x000060b1
     28c:	00005a95 	.word	0x00005a95
     290:	00008121 	.word	0x00008121
     294:	0000744d 	.word	0x0000744d
     298:	00006535 	.word	0x00006535
     29c:	00003781 	.word	0x00003781
     2a0:	00006b79 	.word	0x00006b79
     2a4:	00003429 	.word	0x00003429
     2a8:	000081c5 	.word	0x000081c5
     2ac:	46c0      	nop			; (mov r8, r8)
     2ae:	46c0      	nop			; (mov r8, r8)

000002b0 <calibrate_accelerometer>:

//Generic template for calibrating accelerometer
//TODO: Include support for generic input and output
 void calibrate_accelerometer(ADXL_335_t *calibrate_me, const button_lib_t *wait_button)
{
     2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2b2:	465f      	mov	r7, fp
     2b4:	4656      	mov	r6, sl
     2b6:	464d      	mov	r5, r9
     2b8:	4644      	mov	r4, r8
     2ba:	b4f0      	push	{r4, r5, r6, r7}
     2bc:	b093      	sub	sp, #76	; 0x4c
     2be:	1c04      	adds	r4, r0, #0
     2c0:	1c0f      	adds	r7, r1, #0
	//Give shout out
	//printf("\n\rHello and welcome to the generic acccelerometer calibration routine!\n\r");
	
	//Update sseg for headless calibration
	set_seg_disp_num(9999);
     2c2:	4833      	ldr	r0, [pc, #204]	; (390 <calibrate_accelerometer+0xe0>)
     2c4:	4b33      	ldr	r3, [pc, #204]	; (394 <calibrate_accelerometer+0xe4>)
     2c6:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2c8:	1c38      	adds	r0, r7, #0
     2ca:	4e33      	ldr	r6, [pc, #204]	; (398 <calibrate_accelerometer+0xe8>)
     2cc:	47b0      	blx	r6
	//Using uart for now
	//X
	//printf("We will begin with the X axis, please place the sensor flat with X pointing up.\n\r");	
	
	//set_disp_led_color(LED_GREEN);
	wait_for_x_msg_platform();
     2ce:	2000      	movs	r0, #0
     2d0:	4b32      	ldr	r3, [pc, #200]	; (39c <calibrate_accelerometer+0xec>)
     2d2:	469a      	mov	sl, r3
     2d4:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2d6:	1c38      	adds	r0, r7, #0
     2d8:	47b0      	blx	r6

	//Save values for zero points
	calibrate_me->y_zero_g_point = adc_to_volt(calibrate_me->raw_values.y);
     2da:	8860      	ldrh	r0, [r4, #2]
     2dc:	4d30      	ldr	r5, [pc, #192]	; (3a0 <calibrate_accelerometer+0xf0>)
     2de:	47a8      	blx	r5
     2e0:	61a0      	str	r0, [r4, #24]
	calibrate_me->z_zero_g_point = adc_to_volt(calibrate_me->raw_values.z);
     2e2:	88a0      	ldrh	r0, [r4, #4]
     2e4:	47a8      	blx	r5
     2e6:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	x_one_g = adc_to_volt(calibrate_me->raw_values.x);
     2e8:	8820      	ldrh	r0, [r4, #0]
     2ea:	47a8      	blx	r5
     2ec:	4683      	mov	fp, r0
	
	//Y
	//printf("Now please place the sensor flat with y pointing up.\n\r");
	
	//set_disp_led_color(LED_YELLOW);	
	wait_for_y_msg_platform();
     2ee:	2004      	movs	r0, #4
     2f0:	47d0      	blx	sl
	wait_for_button_press(wait_button);
     2f2:	1c38      	adds	r0, r7, #0
     2f4:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = adc_to_volt(calibrate_me->raw_values.x);
     2f6:	8820      	ldrh	r0, [r4, #0]
     2f8:	47a8      	blx	r5
     2fa:	6160      	str	r0, [r4, #20]
	calibrate_me->z_zero_g_point = (adc_to_volt(calibrate_me->raw_values.z) + calibrate_me->z_zero_g_point) / 2;	//Select Z for using average for 0G
     2fc:	88a0      	ldrh	r0, [r4, #4]
     2fe:	47a8      	blx	r5
     300:	4b28      	ldr	r3, [pc, #160]	; (3a4 <calibrate_accelerometer+0xf4>)
     302:	4699      	mov	r9, r3
     304:	69e1      	ldr	r1, [r4, #28]
     306:	4798      	blx	r3
     308:	4b27      	ldr	r3, [pc, #156]	; (3a8 <calibrate_accelerometer+0xf8>)
     30a:	4698      	mov	r8, r3
     30c:	21fc      	movs	r1, #252	; 0xfc
     30e:	0589      	lsls	r1, r1, #22
     310:	4798      	blx	r3
     312:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	y_one_g = adc_to_volt(calibrate_me->raw_values.y);
     314:	8860      	ldrh	r0, [r4, #2]
     316:	47a8      	blx	r5
     318:	9001      	str	r0, [sp, #4]
		
	//Z
	//printf("And lastly please place the sensor flat with Z pointing up.\n\r");
	
//	set_disp_led_color(LED_RED);	
	wait_for_z_msg_platform();
     31a:	2001      	movs	r0, #1
     31c:	47d0      	blx	sl
	wait_for_button_press(wait_button);
     31e:	1c38      	adds	r0, r7, #0
     320:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = (adc_to_volt(calibrate_me->raw_values.x) + calibrate_me->x_zero_g_point) / 2;
     322:	8820      	ldrh	r0, [r4, #0]
     324:	47a8      	blx	r5
     326:	6961      	ldr	r1, [r4, #20]
     328:	47c8      	blx	r9
     32a:	21fc      	movs	r1, #252	; 0xfc
     32c:	0589      	lsls	r1, r1, #22
     32e:	47c0      	blx	r8
     330:	6160      	str	r0, [r4, #20]
	calibrate_me->y_zero_g_point = (adc_to_volt(calibrate_me->raw_values.y) + calibrate_me->y_zero_g_point) / 2;
     332:	8860      	ldrh	r0, [r4, #2]
     334:	47a8      	blx	r5
     336:	69a1      	ldr	r1, [r4, #24]
     338:	47c8      	blx	r9
     33a:	21fc      	movs	r1, #252	; 0xfc
     33c:	0589      	lsls	r1, r1, #22
     33e:	47c0      	blx	r8
     340:	61a0      	str	r0, [r4, #24]
	
	//Save value for one G
	z_one_g = adc_to_volt(calibrate_me->raw_values.z);
     342:	88a0      	ldrh	r0, [r4, #4]
     344:	47a8      	blx	r5
     346:	1c06      	adds	r6, r0, #0
	
	//Now, calculate and save calibration
	calibrate_me->x_volt_per_one_g = x_one_g - calibrate_me->x_zero_g_point;
     348:	4d18      	ldr	r5, [pc, #96]	; (3ac <calibrate_accelerometer+0xfc>)
     34a:	4658      	mov	r0, fp
     34c:	6961      	ldr	r1, [r4, #20]
     34e:	47a8      	blx	r5
     350:	6220      	str	r0, [r4, #32]
	calibrate_me->y_volt_per_one_g = y_one_g - calibrate_me->y_zero_g_point;
     352:	9801      	ldr	r0, [sp, #4]
     354:	69a1      	ldr	r1, [r4, #24]
     356:	47a8      	blx	r5
     358:	6260      	str	r0, [r4, #36]	; 0x24
	calibrate_me->z_volt_per_one_g = z_one_g - calibrate_me->z_zero_g_point;
     35a:	1c30      	adds	r0, r6, #0
     35c:	69e1      	ldr	r1, [r4, #28]
     35e:	47a8      	blx	r5
     360:	62a0      	str	r0, [r4, #40]	; 0x28
	//Save data into eeprom
	uint8_t page_data[EEPROM_PAGE_SIZE];
	
	//Set calibration flag
	uint8_t is_calibrated = 0b10101010;
	page_data[0] = is_calibrated;
     362:	ad03      	add	r5, sp, #12
     364:	23aa      	movs	r3, #170	; 0xaa
     366:	702b      	strb	r3, [r5, #0]
	
	*(ADXL_335_t*)&page_data[1] = *calibrate_me;
     368:	4668      	mov	r0, sp
     36a:	300d      	adds	r0, #13
     36c:	1c21      	adds	r1, r4, #0
     36e:	2234      	movs	r2, #52	; 0x34
     370:	4b0f      	ldr	r3, [pc, #60]	; (3b0 <calibrate_accelerometer+0x100>)
     372:	4798      	blx	r3
			
	eeprom_emulator_write_page(0, page_data);
     374:	2000      	movs	r0, #0
     376:	1c29      	adds	r1, r5, #0
     378:	4b0e      	ldr	r3, [pc, #56]	; (3b4 <calibrate_accelerometer+0x104>)
     37a:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
     37c:	4b0e      	ldr	r3, [pc, #56]	; (3b8 <calibrate_accelerometer+0x108>)
     37e:	4798      	blx	r3
	//calibrate_me->y_zero_g_point, calibrate_me->y_volt_per_one_g, 
	//calibrate_me->z_zero_g_point, calibrate_me->z_volt_per_one_g);
	 
// 	set_disp_led_color(LED_WHITE);
// 	wait_for_button_press(wait_button);
}
     380:	b013      	add	sp, #76	; 0x4c
     382:	bc3c      	pop	{r2, r3, r4, r5}
     384:	4690      	mov	r8, r2
     386:	4699      	mov	r9, r3
     388:	46a2      	mov	sl, r4
     38a:	46ab      	mov	fp, r5
     38c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     38e:	46c0      	nop			; (mov r8, r8)
     390:	461c3c00 	.word	0x461c3c00
     394:	00000c61 	.word	0x00000c61
     398:	000008a9 	.word	0x000008a9
     39c:	00000bf5 	.word	0x00000bf5
     3a0:	000004d1 	.word	0x000004d1
     3a4:	000057bd 	.word	0x000057bd
     3a8:	00005e5d 	.word	0x00005e5d
     3ac:	000060b1 	.word	0x000060b1
     3b0:	00003ac9 	.word	0x00003ac9
     3b4:	000030b5 	.word	0x000030b5
     3b8:	00003089 	.word	0x00003089

000003bc <configure_eeprom>:
//Well, i'll probably let this rest here for now. Although, TODO
 void configure_eeprom(void)
{
     3bc:	b510      	push	{r4, lr}
    /* Setup EEPROM emulator service */
    enum status_code error_code = eeprom_emulator_init();
     3be:	4b07      	ldr	r3, [pc, #28]	; (3dc <configure_eeprom+0x20>)
     3c0:	4798      	blx	r3
    if (error_code == STATUS_ERR_NO_MEMORY) {
     3c2:	2816      	cmp	r0, #22
     3c4:	d103      	bne.n	3ce <configure_eeprom+0x12>
        while (true) {
            /* No EEPROM section has been set in the device's fuses */
			set_disp_led_color(LED_RED);
     3c6:	4c06      	ldr	r4, [pc, #24]	; (3e0 <configure_eeprom+0x24>)
     3c8:	2001      	movs	r0, #1
     3ca:	47a0      	blx	r4
     3cc:	e7fc      	b.n	3c8 <configure_eeprom+0xc>
        }
    }
    else if (error_code != STATUS_OK) {
     3ce:	2800      	cmp	r0, #0
     3d0:	d003      	beq.n	3da <configure_eeprom+0x1e>
        /* Erase the emulated EEPROM memory (assume it is unformatted or
         * irrecoverably corrupt) */
        eeprom_emulator_erase_memory();
     3d2:	4b04      	ldr	r3, [pc, #16]	; (3e4 <configure_eeprom+0x28>)
     3d4:	4798      	blx	r3
        eeprom_emulator_init();
     3d6:	4b01      	ldr	r3, [pc, #4]	; (3dc <configure_eeprom+0x20>)
     3d8:	4798      	blx	r3
    }
}
     3da:	bd10      	pop	{r4, pc}
     3dc:	00002e65 	.word	0x00002e65
     3e0:	00000bf5 	.word	0x00000bf5
     3e4:	00002f45 	.word	0x00002f45

000003e8 <init_adxl_calibration>:
//Read eeprom, check for calibration and redo if necessary
 void init_adxl_calibration(button_lib_t *calibrate_button)
{
     3e8:	b530      	push	{r4, r5, lr}
     3ea:	b09d      	sub	sp, #116	; 0x74
     3ec:	1c05      	adds	r5, r0, #0
	
		configure_eeprom();
     3ee:	4b13      	ldr	r3, [pc, #76]	; (43c <init_adxl_calibration+0x54>)
     3f0:	4798      	blx	r3
		//Wait some for button read
		delay_ms(200);
     3f2:	20c8      	movs	r0, #200	; 0xc8
     3f4:	4b12      	ldr	r3, [pc, #72]	; (440 <init_adxl_calibration+0x58>)
     3f6:	4798      	blx	r3

		uint8_t page_data[EEPROM_PAGE_SIZE];
		eeprom_emulator_read_page(0, page_data);
     3f8:	ac0d      	add	r4, sp, #52	; 0x34
     3fa:	2000      	movs	r0, #0
     3fc:	1c21      	adds	r1, r4, #0
     3fe:	4b11      	ldr	r3, [pc, #68]	; (444 <init_adxl_calibration+0x5c>)
     400:	4798      	blx	r3
		
		uint8_t is_calibrated = page_data[0];
     402:	7824      	ldrb	r4, [r4, #0]
		ADXL_335_t saved_calibration = *(ADXL_335_t*)&page_data[1];
     404:	4668      	mov	r0, sp
     406:	4669      	mov	r1, sp
     408:	3135      	adds	r1, #53	; 0x35
     40a:	2234      	movs	r2, #52	; 0x34
     40c:	4b0e      	ldr	r3, [pc, #56]	; (448 <init_adxl_calibration+0x60>)
     40e:	4798      	blx	r3
		
		if ((is_calibrated == 0b10101010) && !button_read_button(calibrate_button))
     410:	2caa      	cmp	r4, #170	; 0xaa
     412:	d10d      	bne.n	430 <init_adxl_calibration+0x48>
     414:	1c28      	adds	r0, r5, #0
     416:	4b0d      	ldr	r3, [pc, #52]	; (44c <init_adxl_calibration+0x64>)
     418:	4798      	blx	r3
     41a:	2800      	cmp	r0, #0
     41c:	d108      	bne.n	430 <init_adxl_calibration+0x48>
		{
			accelerometer = saved_calibration;
     41e:	480c      	ldr	r0, [pc, #48]	; (450 <init_adxl_calibration+0x68>)
     420:	4669      	mov	r1, sp
     422:	2234      	movs	r2, #52	; 0x34
     424:	4b08      	ldr	r3, [pc, #32]	; (448 <init_adxl_calibration+0x60>)
     426:	4798      	blx	r3
			//printf("Sensor calibrated with saved values! Press button during start to recalibrate! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
			//saved_calibration.x_zero_g_point, saved_calibration.x_volt_per_one_g,
			//saved_calibration.y_zero_g_point, saved_calibration.y_volt_per_one_g,
			//saved_calibration.z_zero_g_point, saved_calibration.z_volt_per_one_g);
			set_disp_led_color(LED_WHITE);
     428:	2005      	movs	r0, #5
     42a:	4b0a      	ldr	r3, [pc, #40]	; (454 <init_adxl_calibration+0x6c>)
     42c:	4798      	blx	r3
     42e:	e003      	b.n	438 <init_adxl_calibration+0x50>
		}else{
			calibrate_accelerometer(&accelerometer, calibrate_button);
     430:	4807      	ldr	r0, [pc, #28]	; (450 <init_adxl_calibration+0x68>)
     432:	1c29      	adds	r1, r5, #0
     434:	4b08      	ldr	r3, [pc, #32]	; (458 <init_adxl_calibration+0x70>)
     436:	4798      	blx	r3
		}
}
     438:	b01d      	add	sp, #116	; 0x74
     43a:	bd30      	pop	{r4, r5, pc}
     43c:	000003bd 	.word	0x000003bd
     440:	00001239 	.word	0x00001239
     444:	00003021 	.word	0x00003021
     448:	00003ac9 	.word	0x00003ac9
     44c:	0000088d 	.word	0x0000088d
     450:	200005fc 	.word	0x200005fc
     454:	00000bf5 	.word	0x00000bf5
     458:	000002b1 	.word	0x000002b1

0000045c <adc_complete_callback>:
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
}

//ADC callback. This is essentially a freerunning adc, just chose how many channels you want
void adc_complete_callback(struct adc_module *const module)
{
     45c:	b510      	push	{r4, lr}
	static uint8_t curr_channel = 0;
	static const enum adc_positive_input inputs[4] = {ADC_POSITIVE_INPUT_PIN0, ADC_POSITIVE_INPUT_PIN4, ADC_POSITIVE_INPUT_PIN5, ADC_POSITIVE_INPUT_PIN6 };
	
	
// 	//Handle new value
	(callbacks)[curr_channel](adc_val);
     45e:	4c14      	ldr	r4, [pc, #80]	; (4b0 <adc_complete_callback+0x54>)
     460:	7822      	ldrb	r2, [r4, #0]
     462:	4b14      	ldr	r3, [pc, #80]	; (4b4 <adc_complete_callback+0x58>)
     464:	681b      	ldr	r3, [r3, #0]
     466:	0092      	lsls	r2, r2, #2
     468:	4913      	ldr	r1, [pc, #76]	; (4b8 <adc_complete_callback+0x5c>)
     46a:	8808      	ldrh	r0, [r1, #0]
     46c:	58d3      	ldr	r3, [r2, r3]
     46e:	4798      	blx	r3

	//Restart reading
	curr_channel++;
     470:	7820      	ldrb	r0, [r4, #0]
     472:	3001      	adds	r0, #1
	//wrap around num channels
	curr_channel %= num_channels;
     474:	b2c0      	uxtb	r0, r0
     476:	4b11      	ldr	r3, [pc, #68]	; (4bc <adc_complete_callback+0x60>)
     478:	7819      	ldrb	r1, [r3, #0]
     47a:	4b11      	ldr	r3, [pc, #68]	; (4c0 <adc_complete_callback+0x64>)
     47c:	4798      	blx	r3
     47e:	b2c9      	uxtb	r1, r1
     480:	7021      	strb	r1, [r4, #0]
	
	adc_set_positive_input(&adc_instance, inputs[curr_channel]);
     482:	4b10      	ldr	r3, [pc, #64]	; (4c4 <adc_complete_callback+0x68>)
     484:	5c59      	ldrb	r1, [r3, r1]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     486:	4b10      	ldr	r3, [pc, #64]	; (4c8 <adc_complete_callback+0x6c>)
     488:	681b      	ldr	r3, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     48a:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     48c:	b252      	sxtb	r2, r2
     48e:	2a00      	cmp	r2, #0
     490:	dbfb      	blt.n	48a <adc_complete_callback+0x2e>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
     492:	691a      	ldr	r2, [r3, #16]
     494:	201f      	movs	r0, #31
     496:	4382      	bics	r2, r0
     498:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
     49a:	611a      	str	r2, [r3, #16]
     49c:	7e5a      	ldrb	r2, [r3, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
     49e:	b252      	sxtb	r2, r2
     4a0:	2a00      	cmp	r2, #0
     4a2:	dbfb      	blt.n	49c <adc_complete_callback+0x40>
	
	adc_read_buffer_job(&adc_instance , &adc_val, 1);
     4a4:	4808      	ldr	r0, [pc, #32]	; (4c8 <adc_complete_callback+0x6c>)
     4a6:	4904      	ldr	r1, [pc, #16]	; (4b8 <adc_complete_callback+0x5c>)
     4a8:	2201      	movs	r2, #1
     4aa:	4b08      	ldr	r3, [pc, #32]	; (4cc <adc_complete_callback+0x70>)
     4ac:	4798      	blx	r3
}
     4ae:	bd10      	pop	{r4, pc}
     4b0:	200000c8 	.word	0x200000c8
     4b4:	20000ad4 	.word	0x20000ad4
     4b8:	200001f8 	.word	0x200001f8
     4bc:	20000000 	.word	0x20000000
     4c0:	000055c5 	.word	0x000055c5
     4c4:	00008318 	.word	0x00008318
     4c8:	20000ab4 	.word	0x20000ab4
     4cc:	000017b5 	.word	0x000017b5

000004d0 <adc_to_volt>:
static uint8_t num_channels = 3;
//Callbacks for new value for a channel
void (**callbacks)(uint16_t);

inline float	adc_to_volt(uint16_t val)
{
     4d0:	b510      	push	{r4, lr}
	//Convert to voltage
	float volt = (float)val/ADC_MAX * VCC;
     4d2:	4b09      	ldr	r3, [pc, #36]	; (4f8 <adc_to_volt+0x28>)
     4d4:	4798      	blx	r3
     4d6:	4909      	ldr	r1, [pc, #36]	; (4fc <adc_to_volt+0x2c>)
     4d8:	4b09      	ldr	r3, [pc, #36]	; (500 <adc_to_volt+0x30>)
     4da:	4798      	blx	r3
     4dc:	4b09      	ldr	r3, [pc, #36]	; (504 <adc_to_volt+0x34>)
     4de:	4798      	blx	r3
     4e0:	4b04      	ldr	r3, [pc, #16]	; (4f4 <adc_to_volt+0x24>)
     4e2:	4a03      	ldr	r2, [pc, #12]	; (4f0 <adc_to_volt+0x20>)
     4e4:	4c08      	ldr	r4, [pc, #32]	; (508 <adc_to_volt+0x38>)
     4e6:	47a0      	blx	r4
     4e8:	4b08      	ldr	r3, [pc, #32]	; (50c <adc_to_volt+0x3c>)
     4ea:	4798      	blx	r3
	
	return  volt;
}
     4ec:	bd10      	pop	{r4, pc}
     4ee:	46c0      	nop			; (mov r8, r8)
     4f0:	66666666 	.word	0x66666666
     4f4:	400a6666 	.word	0x400a6666
     4f8:	00006495 	.word	0x00006495
     4fc:	477fff00 	.word	0x477fff00
     500:	00005a95 	.word	0x00005a95
     504:	00008121 	.word	0x00008121
     508:	0000744d 	.word	0x0000744d
     50c:	000081c5 	.word	0x000081c5

00000510 <configure_adc>:
//Call this with number of wanted channels and callbacks for each value
void configure_adc(uint8_t no_channels, void (*register_callbacks[])(uint16_t))
{
     510:	b5f0      	push	{r4, r5, r6, r7, lr}
     512:	b08f      	sub	sp, #60	; 0x3c
     514:	1c05      	adds	r5, r0, #0
     516:	1c0e      	adds	r6, r1, #0
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     518:	ac02      	add	r4, sp, #8
     51a:	1c20      	adds	r0, r4, #0
     51c:	4b32      	ldr	r3, [pc, #200]	; (5e8 <configure_adc+0xd8>)
     51e:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
     520:	2300      	movs	r3, #0
     522:	60a3      	str	r3, [r4, #8]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     524:	22e0      	movs	r2, #224	; 0xe0
     526:	00d2      	lsls	r2, r2, #3
     528:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     52a:	2203      	movs	r2, #3
     52c:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     52e:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     530:	2310      	movs	r3, #16
     532:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     534:	4f2d      	ldr	r7, [pc, #180]	; (5ec <configure_adc+0xdc>)
     536:	1c38      	adds	r0, r7, #0
     538:	492d      	ldr	r1, [pc, #180]	; (5f0 <configure_adc+0xe0>)
     53a:	1c22      	adds	r2, r4, #0
     53c:	4b2d      	ldr	r3, [pc, #180]	; (5f4 <configure_adc+0xe4>)
     53e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     540:	683b      	ldr	r3, [r7, #0]
     542:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     544:	b252      	sxtb	r2, r2
     546:	2a00      	cmp	r2, #0
     548:	dbfb      	blt.n	542 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     54a:	2180      	movs	r1, #128	; 0x80
     54c:	0409      	lsls	r1, r1, #16
     54e:	4a2a      	ldr	r2, [pc, #168]	; (5f8 <configure_adc+0xe8>)
     550:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     552:	7819      	ldrb	r1, [r3, #0]
     554:	2202      	movs	r2, #2
     556:	430a      	orrs	r2, r1
     558:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     55a:	4b24      	ldr	r3, [pc, #144]	; (5ec <configure_adc+0xdc>)
     55c:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     55e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     560:	b25b      	sxtb	r3, r3
     562:	2b00      	cmp	r3, #0
     564:	dbfb      	blt.n	55e <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     566:	4c21      	ldr	r4, [pc, #132]	; (5ec <configure_adc+0xdc>)
     568:	1c20      	adds	r0, r4, #0
     56a:	4924      	ldr	r1, [pc, #144]	; (5fc <configure_adc+0xec>)
     56c:	2200      	movs	r2, #0
     56e:	4b24      	ldr	r3, [pc, #144]	; (600 <configure_adc+0xf0>)
     570:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     572:	7ee2      	ldrb	r2, [r4, #27]
     574:	2301      	movs	r3, #1
     576:	4313      	orrs	r3, r2
     578:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     57a:	a901      	add	r1, sp, #4
     57c:	2200      	movs	r2, #0
     57e:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     580:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     582:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     584:	2201      	movs	r2, #1
     586:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     588:	2003      	movs	r0, #3
     58a:	4b1e      	ldr	r3, [pc, #120]	; (604 <configure_adc+0xf4>)
     58c:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     58e:	2d03      	cmp	r5, #3
     590:	d013      	beq.n	5ba <configure_adc+0xaa>
     592:	d802      	bhi.n	59a <configure_adc+0x8a>
     594:	2d02      	cmp	r5, #2
     596:	d016      	beq.n	5c6 <configure_adc+0xb6>
     598:	e01b      	b.n	5d2 <configure_adc+0xc2>
     59a:	2d04      	cmp	r5, #4
     59c:	d007      	beq.n	5ae <configure_adc+0x9e>
     59e:	2d05      	cmp	r5, #5
     5a0:	d117      	bne.n	5d2 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     5a2:	a901      	add	r1, sp, #4
     5a4:	2301      	movs	r3, #1
     5a6:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5a8:	2004      	movs	r0, #4
     5aa:	4b16      	ldr	r3, [pc, #88]	; (604 <configure_adc+0xf4>)
     5ac:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     5ae:	a901      	add	r1, sp, #4
     5b0:	2301      	movs	r3, #1
     5b2:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     5b4:	2006      	movs	r0, #6
     5b6:	4b13      	ldr	r3, [pc, #76]	; (604 <configure_adc+0xf4>)
     5b8:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     5ba:	a901      	add	r1, sp, #4
     5bc:	2301      	movs	r3, #1
     5be:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     5c0:	2005      	movs	r0, #5
     5c2:	4b10      	ldr	r3, [pc, #64]	; (604 <configure_adc+0xf4>)
     5c4:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     5c6:	a901      	add	r1, sp, #4
     5c8:	2301      	movs	r3, #1
     5ca:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5cc:	2004      	movs	r0, #4
     5ce:	4b0d      	ldr	r3, [pc, #52]	; (604 <configure_adc+0xf4>)
     5d0:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     5d2:	4b0d      	ldr	r3, [pc, #52]	; (608 <configure_adc+0xf8>)
     5d4:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     5d6:	4b0d      	ldr	r3, [pc, #52]	; (60c <configure_adc+0xfc>)
     5d8:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     5da:	4804      	ldr	r0, [pc, #16]	; (5ec <configure_adc+0xdc>)
     5dc:	490c      	ldr	r1, [pc, #48]	; (610 <configure_adc+0x100>)
     5de:	2201      	movs	r2, #1
     5e0:	4b0c      	ldr	r3, [pc, #48]	; (614 <configure_adc+0x104>)
     5e2:	4798      	blx	r3
}
     5e4:	b00f      	add	sp, #60	; 0x3c
     5e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5e8:	00001265 	.word	0x00001265
     5ec:	20000ab4 	.word	0x20000ab4
     5f0:	42004000 	.word	0x42004000
     5f4:	000012ad 	.word	0x000012ad
     5f8:	e000e100 	.word	0xe000e100
     5fc:	0000045d 	.word	0x0000045d
     600:	000017a1 	.word	0x000017a1
     604:	00002945 	.word	0x00002945
     608:	20000000 	.word	0x20000000
     60c:	20000ad4 	.word	0x20000ad4
     610:	200001f8 	.word	0x200001f8
     614:	000017b5 	.word	0x000017b5

00000618 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     618:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     61a:	88ca      	ldrh	r2, [r1, #6]
     61c:	88c3      	ldrh	r3, [r0, #6]
     61e:	1ad2      	subs	r2, r2, r3
     620:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     622:	790c      	ldrb	r4, [r1, #4]
     624:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     626:	794b      	ldrb	r3, [r1, #5]
     628:	059b      	lsls	r3, r3, #22
     62a:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     62c:	788c      	ldrb	r4, [r1, #2]
     62e:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     630:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     632:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     634:	7902      	ldrb	r2, [r0, #4]
     636:	2a00      	cmp	r2, #0
     638:	d105      	bne.n	646 <_rtc_calendar_time_to_register_value+0x2e>
     63a:	78ca      	ldrb	r2, [r1, #3]
     63c:	2a00      	cmp	r2, #0
     63e:	d002      	beq.n	646 <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     640:	2280      	movs	r2, #128	; 0x80
     642:	0252      	lsls	r2, r2, #9
     644:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     646:	7848      	ldrb	r0, [r1, #1]
     648:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     64a:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     64c:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     64e:	4318      	orrs	r0, r3

	return register_value;
}
     650:	bd10      	pop	{r4, pc}
     652:	46c0      	nop			; (mov r8, r8)

00000654 <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     654:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     656:	0e8c      	lsrs	r4, r1, #26
     658:	88c3      	ldrh	r3, [r0, #6]
     65a:	18e3      	adds	r3, r4, r3
     65c:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     65e:	018b      	lsls	r3, r1, #6
     660:	0f1b      	lsrs	r3, r3, #28
     662:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     664:	028b      	lsls	r3, r1, #10
     666:	0edb      	lsrs	r3, r3, #27
     668:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     66a:	7903      	ldrb	r3, [r0, #4]
     66c:	2b00      	cmp	r3, #0
     66e:	d003      	beq.n	678 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     670:	03cb      	lsls	r3, r1, #15
     672:	0edb      	lsrs	r3, r3, #27
     674:	7093      	strb	r3, [r2, #2]
     676:	e005      	b.n	684 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     678:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     67a:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     67c:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     67e:	03cb      	lsls	r3, r1, #15
     680:	0fdb      	lsrs	r3, r3, #31
     682:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     684:	050b      	lsls	r3, r1, #20
     686:	0e9b      	lsrs	r3, r3, #26
     688:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     68a:	233f      	movs	r3, #63	; 0x3f
     68c:	4019      	ands	r1, r3
     68e:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     690:	bd10      	pop	{r4, pc}
     692:	46c0      	nop			; (mov r8, r8)

00000694 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     694:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     696:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     698:	2408      	movs	r4, #8
     69a:	2380      	movs	r3, #128	; 0x80
     69c:	490b      	ldr	r1, [pc, #44]	; (6cc <rtc_calendar_reset+0x38>)
     69e:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6a0:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     6a2:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     6a4:	b25b      	sxtb	r3, r3
     6a6:	2b00      	cmp	r3, #0
     6a8:	dbfb      	blt.n	6a2 <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     6aa:	8813      	ldrh	r3, [r2, #0]
     6ac:	2102      	movs	r1, #2
     6ae:	438b      	bics	r3, r1
     6b0:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     6b2:	2300      	movs	r3, #0
     6b4:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     6b6:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6b8:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     6ba:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     6bc:	b25b      	sxtb	r3, r3
     6be:	2b00      	cmp	r3, #0
     6c0:	dbfb      	blt.n	6ba <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     6c2:	8811      	ldrh	r1, [r2, #0]
     6c4:	2301      	movs	r3, #1
     6c6:	430b      	orrs	r3, r1
     6c8:	8013      	strh	r3, [r2, #0]
}
     6ca:	bd10      	pop	{r4, pc}
     6cc:	e000e100 	.word	0xe000e100

000006d0 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     6d0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6d2:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     6d4:	4b03      	ldr	r3, [pc, #12]	; (6e4 <rtc_calendar_set_time+0x14>)
     6d6:	4798      	blx	r3
     6d8:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     6da:	b25b      	sxtb	r3, r3
     6dc:	2b00      	cmp	r3, #0
     6de:	dbfb      	blt.n	6d8 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     6e0:	6120      	str	r0, [r4, #16]
}
     6e2:	bd10      	pop	{r4, pc}
     6e4:	00000619 	.word	0x00000619

000006e8 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     6e8:	b570      	push	{r4, r5, r6, lr}
     6ea:	1c0e      	adds	r6, r1, #0
     6ec:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6ee:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     6f0:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     6f2:	2a01      	cmp	r2, #1
     6f4:	d80d      	bhi.n	712 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     6f6:	4b08      	ldr	r3, [pc, #32]	; (718 <rtc_calendar_set_alarm+0x30>)
     6f8:	4798      	blx	r3
     6fa:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     6fc:	b25b      	sxtb	r3, r3
     6fe:	2b00      	cmp	r3, #0
     700:	dbfb      	blt.n	6fa <rtc_calendar_set_alarm+0x12>
     702:	00e4      	lsls	r4, r4, #3
     704:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     706:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     708:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     70a:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     70c:	2a06      	cmp	r2, #6
     70e:	d800      	bhi.n	712 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     710:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     712:	1c18      	adds	r0, r3, #0
     714:	bd70      	pop	{r4, r5, r6, pc}
     716:	46c0      	nop			; (mov r8, r8)
     718:	00000619 	.word	0x00000619

0000071c <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     71c:	b530      	push	{r4, r5, lr}
     71e:	b083      	sub	sp, #12
     720:	1c04      	adds	r4, r0, #0
     722:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     724:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     726:	4b1c      	ldr	r3, [pc, #112]	; (798 <rtc_calendar_init+0x7c>)
     728:	6999      	ldr	r1, [r3, #24]
     72a:	2220      	movs	r2, #32
     72c:	430a      	orrs	r2, r1
     72e:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     730:	a901      	add	r1, sp, #4
     732:	2302      	movs	r3, #2
     734:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     736:	2004      	movs	r0, #4
     738:	4b18      	ldr	r3, [pc, #96]	; (79c <rtc_calendar_init+0x80>)
     73a:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     73c:	2004      	movs	r0, #4
     73e:	4b18      	ldr	r3, [pc, #96]	; (7a0 <rtc_calendar_init+0x84>)
     740:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     742:	1c20      	adds	r0, r4, #0
     744:	4b17      	ldr	r3, [pc, #92]	; (7a4 <rtc_calendar_init+0x88>)
     746:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     748:	792b      	ldrb	r3, [r5, #4]
     74a:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     74c:	78eb      	ldrb	r3, [r5, #3]
     74e:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     750:	88eb      	ldrh	r3, [r5, #6]
     752:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     754:	4b14      	ldr	r3, [pc, #80]	; (7a8 <rtc_calendar_init+0x8c>)
     756:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     758:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     75a:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     75c:	7929      	ldrb	r1, [r5, #4]
     75e:	2900      	cmp	r1, #0
     760:	d002      	beq.n	768 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     762:	2108      	movs	r1, #8
     764:	430a      	orrs	r2, r1
     766:	e001      	b.n	76c <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     768:	2148      	movs	r1, #72	; 0x48
     76a:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     76c:	78a9      	ldrb	r1, [r5, #2]
     76e:	2900      	cmp	r1, #0
     770:	d001      	beq.n	776 <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     772:	2180      	movs	r1, #128	; 0x80
     774:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     776:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     778:	78ea      	ldrb	r2, [r5, #3]
     77a:	2a00      	cmp	r2, #0
     77c:	d004      	beq.n	788 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     77e:	8859      	ldrh	r1, [r3, #2]
     780:	2280      	movs	r2, #128	; 0x80
     782:	01d2      	lsls	r2, r2, #7
     784:	430a      	orrs	r2, r1
     786:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     788:	1c29      	adds	r1, r5, #0
     78a:	3108      	adds	r1, #8
     78c:	1c20      	adds	r0, r4, #0
     78e:	2200      	movs	r2, #0
     790:	4b06      	ldr	r3, [pc, #24]	; (7ac <rtc_calendar_init+0x90>)
     792:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     794:	b003      	add	sp, #12
     796:	bd30      	pop	{r4, r5, pc}
     798:	40000400 	.word	0x40000400
     79c:	00002869 	.word	0x00002869
     7a0:	000027dd 	.word	0x000027dd
     7a4:	00000695 	.word	0x00000695
     7a8:	20000ad8 	.word	0x20000ad8
     7ac:	000006e9 	.word	0x000006e9

000007b0 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     7b0:	b538      	push	{r3, r4, r5, lr}
     7b2:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7b4:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     7b6:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     7b8:	2a01      	cmp	r2, #1
     7ba:	d808      	bhi.n	7ce <rtc_calendar_get_alarm+0x1e>
     7bc:	00d2      	lsls	r2, r2, #3
     7be:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     7c0:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     7c2:	1c22      	adds	r2, r4, #0
     7c4:	4b03      	ldr	r3, [pc, #12]	; (7d4 <rtc_calendar_get_alarm+0x24>)
     7c6:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     7c8:	7f2b      	ldrb	r3, [r5, #28]
     7ca:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     7cc:	2300      	movs	r3, #0
}
     7ce:	1c18      	adds	r0, r3, #0
     7d0:	bd38      	pop	{r3, r4, r5, pc}
     7d2:	46c0      	nop			; (mov r8, r8)
     7d4:	00000655 	.word	0x00000655

000007d8 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     7d8:	2a01      	cmp	r2, #1
     7da:	d901      	bls.n	7e0 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     7dc:	2017      	movs	r0, #23
     7de:	e00a      	b.n	7f6 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     7e0:	1c93      	adds	r3, r2, #2
     7e2:	009b      	lsls	r3, r3, #2
     7e4:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     7e6:	7c03      	ldrb	r3, [r0, #16]
     7e8:	2101      	movs	r1, #1
     7ea:	4091      	lsls	r1, r2
     7ec:	1c0a      	adds	r2, r1, #0
     7ee:	431a      	orrs	r2, r3
     7f0:	b2d2      	uxtb	r2, r2
     7f2:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     7f4:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     7f6:	4770      	bx	lr

000007f8 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     7f8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7fa:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     7fc:	2901      	cmp	r1, #1
     7fe:	d102      	bne.n	806 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     800:	2280      	movs	r2, #128	; 0x80
     802:	71da      	strb	r2, [r3, #7]
     804:	e004      	b.n	810 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     806:	2201      	movs	r2, #1
     808:	408a      	lsls	r2, r1
     80a:	2401      	movs	r4, #1
     80c:	4022      	ands	r2, r4
     80e:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     810:	7c43      	ldrb	r3, [r0, #17]
     812:	2201      	movs	r2, #1
     814:	408a      	lsls	r2, r1
     816:	1c11      	adds	r1, r2, #0
     818:	4319      	orrs	r1, r3
     81a:	b2c9      	uxtb	r1, r1
     81c:	7441      	strb	r1, [r0, #17]
}
     81e:	bd10      	pop	{r4, pc}

00000820 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     820:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     822:	4b0e      	ldr	r3, [pc, #56]	; (85c <RTC_Handler+0x3c>)
     824:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     826:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     828:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     82a:	7c19      	ldrb	r1, [r3, #16]
     82c:	1c08      	adds	r0, r1, #0
     82e:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     830:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     832:	79e1      	ldrb	r1, [r4, #7]
     834:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     836:	09d1      	lsrs	r1, r2, #7
     838:	d006      	beq.n	848 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     83a:	0781      	lsls	r1, r0, #30
     83c:	d501      	bpl.n	842 <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     83e:	68db      	ldr	r3, [r3, #12]
     840:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     842:	2380      	movs	r3, #128	; 0x80
     844:	7223      	strb	r3, [r4, #8]
     846:	e007      	b.n	858 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     848:	07d1      	lsls	r1, r2, #31
     84a:	d505      	bpl.n	858 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     84c:	07c2      	lsls	r2, r0, #31
     84e:	d501      	bpl.n	854 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     850:	689b      	ldr	r3, [r3, #8]
     852:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     854:	2301      	movs	r3, #1
     856:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     858:	bd10      	pop	{r4, pc}
     85a:	46c0      	nop			; (mov r8, r8)
     85c:	20000ad8 	.word	0x20000ad8

00000860 <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
     860:	b530      	push	{r4, r5, lr}
     862:	b083      	sub	sp, #12
     864:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     866:	ab01      	add	r3, sp, #4
     868:	2280      	movs	r2, #128	; 0x80
     86a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     86c:	2400      	movs	r4, #0
     86e:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     870:	2201      	movs	r2, #1
     872:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     874:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
     876:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
     878:	1c08      	adds	r0, r1, #0
     87a:	1c19      	adds	r1, r3, #0
     87c:	4b02      	ldr	r3, [pc, #8]	; (888 <button_init+0x28>)
     87e:	4798      	blx	r3

	make_me_normal->active_high = false;
     880:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
     882:	80ac      	strh	r4, [r5, #4]
	

}
     884:	b003      	add	sp, #12
     886:	bd30      	pop	{r4, r5, pc}
     888:	00002945 	.word	0x00002945

0000088c <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
     88c:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
     88e:	7800      	ldrb	r0, [r0, #0]
     890:	b2c0      	uxtb	r0, r0
     892:	2800      	cmp	r0, #0
     894:	d006      	beq.n	8a4 <button_read_button+0x18>
     896:	785a      	ldrb	r2, [r3, #1]
     898:	2a00      	cmp	r2, #0
     89a:	d102      	bne.n	8a2 <button_read_button+0x16>
	{
		read_me->read = true;
     89c:	2201      	movs	r2, #1
     89e:	705a      	strb	r2, [r3, #1]
		return true;
     8a0:	e000      	b.n	8a4 <button_read_button+0x18>
	}
	return false;
     8a2:	2000      	movs	r0, #0
}
     8a4:	4770      	bx	lr
     8a6:	46c0      	nop			; (mov r8, r8)

000008a8 <wait_for_button_press>:

//Wait for button on display to be pressed
void wait_for_button_press(const button_lib_t * read_me)
{
     8a8:	b538      	push	{r3, r4, r5, lr}
     8aa:	1c05      	adds	r5, r0, #0
	while (!button_read_button(read_me));
     8ac:	4c02      	ldr	r4, [pc, #8]	; (8b8 <wait_for_button_press+0x10>)
     8ae:	1c28      	adds	r0, r5, #0
     8b0:	47a0      	blx	r4
     8b2:	2800      	cmp	r0, #0
     8b4:	d0fb      	beq.n	8ae <wait_for_button_press+0x6>
}
     8b6:	bd38      	pop	{r3, r4, r5, pc}
     8b8:	0000088d 	.word	0x0000088d

000008bc <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
     8bc:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     8be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     8c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     8c2:	2900      	cmp	r1, #0
     8c4:	d103      	bne.n	8ce <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
     8c6:	095a      	lsrs	r2, r3, #5
     8c8:	01d2      	lsls	r2, r2, #7
     8ca:	4912      	ldr	r1, [pc, #72]	; (914 <button_handler+0x58>)
     8cc:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     8ce:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     8d0:	211f      	movs	r1, #31
     8d2:	400b      	ands	r3, r1
     8d4:	2101      	movs	r1, #1
     8d6:	4099      	lsls	r1, r3
     8d8:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     8da:	4013      	ands	r3, r2
     8dc:	1e5a      	subs	r2, r3, #1
     8de:	4193      	sbcs	r3, r2
     8e0:	7a82      	ldrb	r2, [r0, #10]
     8e2:	429a      	cmp	r2, r3
     8e4:	d10d      	bne.n	902 <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
     8e6:	8883      	ldrh	r3, [r0, #4]
     8e8:	3301      	adds	r3, #1
     8ea:	b29b      	uxth	r3, r3
     8ec:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 100 && !btn_to_read->pressed)
     8ee:	2b63      	cmp	r3, #99	; 0x63
     8f0:	d90e      	bls.n	910 <button_handler+0x54>
     8f2:	7803      	ldrb	r3, [r0, #0]
     8f4:	2b00      	cmp	r3, #0
     8f6:	d10b      	bne.n	910 <button_handler+0x54>
		{
			btn_to_read->pressed = true;
     8f8:	2301      	movs	r3, #1
     8fa:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
     8fc:	2300      	movs	r3, #0
     8fe:	7043      	strb	r3, [r0, #1]
     900:	e006      	b.n	910 <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
     902:	7843      	ldrb	r3, [r0, #1]
     904:	2b00      	cmp	r3, #0
     906:	d001      	beq.n	90c <button_handler+0x50>
		{
			btn_to_read->pressed = false;
     908:	2300      	movs	r3, #0
     90a:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
     90c:	2300      	movs	r3, #0
     90e:	8083      	strh	r3, [r0, #4]
	}
     910:	4770      	bx	lr
     912:	46c0      	nop			; (mov r8, r8)
     914:	41004400 	.word	0x41004400

00000918 <init_platform>:
}


//Init all longboard specifics
void init_platform(void)
{
     918:	b508      	push	{r3, lr}
		button_init(&spi_btn,PIN_PA19);
     91a:	4805      	ldr	r0, [pc, #20]	; (930 <init_platform+0x18>)
     91c:	2113      	movs	r1, #19
     91e:	4b05      	ldr	r3, [pc, #20]	; (934 <init_platform+0x1c>)
     920:	4798      	blx	r3
	//	port_pin_set_config(LED_RTC, &pinconf);		//led_usart
	//	port_pin_set_config(LED_ADC, &pinconf);		//led_adc
		
		
		//Config spi_sseg
		configure_spi_master();
     922:	4b05      	ldr	r3, [pc, #20]	; (938 <init_platform+0x20>)
     924:	4798      	blx	r3
		
		//Set high brightness for now
		sseg_set_display_brightness(255);
     926:	20ff      	movs	r0, #255	; 0xff
     928:	4b04      	ldr	r3, [pc, #16]	; (93c <init_platform+0x24>)
     92a:	4798      	blx	r3
		
}
     92c:	bd08      	pop	{r3, pc}
     92e:	46c0      	nop			; (mov r8, r8)
     930:	20000a30 	.word	0x20000a30
     934:	00000861 	.word	0x00000861
     938:	00001045 	.word	0x00001045
     93c:	00000f39 	.word	0x00000f39

00000940 <background_service_platform>:

//Update screen and buttons
void background_service_platform(void)
{
     940:	b510      	push	{r4, lr}
     942:	b082      	sub	sp, #8
		//Read buttons
		button_handler(&spi_btn);
     944:	4c09      	ldr	r4, [pc, #36]	; (96c <background_service_platform+0x2c>)
     946:	1c20      	adds	r0, r4, #0
     948:	4b09      	ldr	r3, [pc, #36]	; (970 <background_service_platform+0x30>)
     94a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     94c:	a901      	add	r1, sp, #4
     94e:	2300      	movs	r3, #0
     950:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     952:	2201      	movs	r2, #1
     954:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     956:	70cb      	strb	r3, [r1, #3]
		
		//Reactivate for spi
		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
		
		config.mux_position = MUX_PA19C_SERCOM1_PAD3;
     958:	2302      	movs	r3, #2
     95a:	700b      	strb	r3, [r1, #0]
		
		system_pinmux_pin_set_config(spi_btn.gpio_pin, &config);
     95c:	78a0      	ldrb	r0, [r4, #2]
     95e:	b2c0      	uxtb	r0, r0
     960:	4b04      	ldr	r3, [pc, #16]	; (974 <background_service_platform+0x34>)
     962:	4798      	blx	r3
		
		sseg_update_display();
     964:	4b04      	ldr	r3, [pc, #16]	; (978 <background_service_platform+0x38>)
     966:	4798      	blx	r3
}
     968:	b002      	add	sp, #8
     96a:	bd10      	pop	{r4, pc}
     96c:	20000a30 	.word	0x20000a30
     970:	000008bd 	.word	0x000008bd
     974:	00002945 	.word	0x00002945
     978:	00000f45 	.word	0x00000f45

0000097c <main_platform>:

//Main loop for longboard specifics
void main_platform(void)
{
     97c:	b500      	push	{lr}
     97e:	b083      	sub	sp, #12
	//what value we are displaying
	static uint8_t disp_val = 0;
	//Soft blink led
	static uint8_t led_ramp = 4, led_inc = 0;

	if (led_inc)
     980:	4b2f      	ldr	r3, [pc, #188]	; (a40 <main_platform+0xc4>)
     982:	781b      	ldrb	r3, [r3, #0]
     984:	2b00      	cmp	r3, #0
     986:	d004      	beq.n	992 <main_platform+0x16>
	{
		led_ramp = led_ramp << 1;
     988:	4a2e      	ldr	r2, [pc, #184]	; (a44 <main_platform+0xc8>)
     98a:	7811      	ldrb	r1, [r2, #0]
     98c:	0049      	lsls	r1, r1, #1
     98e:	7011      	strb	r1, [r2, #0]
     990:	e003      	b.n	99a <main_platform+0x1e>
		}else{
		led_ramp = led_ramp >> 1;
     992:	4a2c      	ldr	r2, [pc, #176]	; (a44 <main_platform+0xc8>)
     994:	7811      	ldrb	r1, [r2, #0]
     996:	0849      	lsrs	r1, r1, #1
     998:	7011      	strb	r1, [r2, #0]
	}

	if ((led_ramp <= 1) || (led_ramp >= 128))
     99a:	4a2a      	ldr	r2, [pc, #168]	; (a44 <main_platform+0xc8>)
     99c:	7812      	ldrb	r2, [r2, #0]
     99e:	3a02      	subs	r2, #2
     9a0:	2a7d      	cmp	r2, #125	; 0x7d
     9a2:	d902      	bls.n	9aa <main_platform+0x2e>
	{
		led_inc ^= 0xFF;
     9a4:	43db      	mvns	r3, r3
     9a6:	4a26      	ldr	r2, [pc, #152]	; (a40 <main_platform+0xc4>)
     9a8:	7013      	strb	r3, [r2, #0]
	}

	if (button_read_button(&spi_btn))
     9aa:	4827      	ldr	r0, [pc, #156]	; (a48 <main_platform+0xcc>)
     9ac:	4b27      	ldr	r3, [pc, #156]	; (a4c <main_platform+0xd0>)
     9ae:	4798      	blx	r3
     9b0:	2800      	cmp	r0, #0
     9b2:	d005      	beq.n	9c0 <main_platform+0x44>
	{
		disp_val++;
		disp_val %= 4;
     9b4:	4b26      	ldr	r3, [pc, #152]	; (a50 <main_platform+0xd4>)
		led_inc ^= 0xFF;
	}

	if (button_read_button(&spi_btn))
	{
		disp_val++;
     9b6:	781a      	ldrb	r2, [r3, #0]
     9b8:	3201      	adds	r2, #1
		disp_val %= 4;
     9ba:	2103      	movs	r1, #3
     9bc:	400a      	ands	r2, r1
     9be:	701a      	strb	r2, [r3, #0]
	}
	RGB_LED_t blink;
	switch(disp_val)
     9c0:	4b23      	ldr	r3, [pc, #140]	; (a50 <main_platform+0xd4>)
     9c2:	781b      	ldrb	r3, [r3, #0]
     9c4:	2b01      	cmp	r3, #1
     9c6:	d012      	beq.n	9ee <main_platform+0x72>
     9c8:	2b00      	cmp	r3, #0
     9ca:	d004      	beq.n	9d6 <main_platform+0x5a>
     9cc:	2b02      	cmp	r3, #2
     9ce:	d01a      	beq.n	a06 <main_platform+0x8a>
     9d0:	2b03      	cmp	r3, #3
     9d2:	d024      	beq.n	a1e <main_platform+0xa2>
     9d4:	e02e      	b.n	a34 <main_platform+0xb8>
	{
		case 0:
		set_seg_disp_num(accelerometer.scaled_gforce.x);
     9d6:	4b1f      	ldr	r3, [pc, #124]	; (a54 <main_platform+0xd8>)
     9d8:	6898      	ldr	r0, [r3, #8]
     9da:	4b1f      	ldr	r3, [pc, #124]	; (a58 <main_platform+0xdc>)
     9dc:	4798      	blx	r3
		blink.blue_set = 0;
     9de:	ab01      	add	r3, sp, #4
     9e0:	2200      	movs	r2, #0
     9e2:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     9e4:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     9e6:	4a17      	ldr	r2, [pc, #92]	; (a44 <main_platform+0xc8>)
     9e8:	7812      	ldrb	r2, [r2, #0]
     9ea:	705a      	strb	r2, [r3, #1]
		break;
     9ec:	e022      	b.n	a34 <main_platform+0xb8>
		case 1:
		set_seg_disp_num(accelerometer.scaled_gforce.y);
     9ee:	4b19      	ldr	r3, [pc, #100]	; (a54 <main_platform+0xd8>)
     9f0:	68d8      	ldr	r0, [r3, #12]
     9f2:	4b19      	ldr	r3, [pc, #100]	; (a58 <main_platform+0xdc>)
     9f4:	4798      	blx	r3
		blink.blue_set = 0;
     9f6:	ab01      	add	r3, sp, #4
     9f8:	2200      	movs	r2, #0
     9fa:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     9fc:	4a11      	ldr	r2, [pc, #68]	; (a44 <main_platform+0xc8>)
     9fe:	7812      	ldrb	r2, [r2, #0]
     a00:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     a02:	705a      	strb	r2, [r3, #1]
		break;
     a04:	e016      	b.n	a34 <main_platform+0xb8>
		case 2:
		set_seg_disp_num(accelerometer.scaled_gforce.z);
     a06:	4b13      	ldr	r3, [pc, #76]	; (a54 <main_platform+0xd8>)
     a08:	6918      	ldr	r0, [r3, #16]
     a0a:	4b13      	ldr	r3, [pc, #76]	; (a58 <main_platform+0xdc>)
     a0c:	4798      	blx	r3
		blink.blue_set = 0;
     a0e:	ab01      	add	r3, sp, #4
     a10:	2200      	movs	r2, #0
     a12:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     a14:	490b      	ldr	r1, [pc, #44]	; (a44 <main_platform+0xc8>)
     a16:	7809      	ldrb	r1, [r1, #0]
     a18:	7019      	strb	r1, [r3, #0]
		blink.green_set = 0;
     a1a:	705a      	strb	r2, [r3, #1]
		break;
     a1c:	e00a      	b.n	a34 <main_platform+0xb8>
		case 3:
		set_seg_disp_num(accelerometer.angle_x);
     a1e:	4b0d      	ldr	r3, [pc, #52]	; (a54 <main_platform+0xd8>)
     a20:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
     a22:	4b0d      	ldr	r3, [pc, #52]	; (a58 <main_platform+0xdc>)
     a24:	4798      	blx	r3
		blink.blue_set = led_ramp;
     a26:	ab01      	add	r3, sp, #4
     a28:	4a06      	ldr	r2, [pc, #24]	; (a44 <main_platform+0xc8>)
     a2a:	7812      	ldrb	r2, [r2, #0]
     a2c:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     a2e:	2200      	movs	r2, #0
     a30:	701a      	strb	r2, [r3, #0]
		blink.green_set = 0;
     a32:	705a      	strb	r2, [r3, #1]
		break;
	
	}
	set_disp_led(blink);
     a34:	9801      	ldr	r0, [sp, #4]
     a36:	4b09      	ldr	r3, [pc, #36]	; (a5c <main_platform+0xe0>)
     a38:	4798      	blx	r3

	//printf("X: %.3f Y: %.3f Z: %.3f", accelerometer.scaled_gforce.x, accelerometer.scaled_gforce.y, accelerometer.scaled_gforce.z);
	//printf("\n\r");

	//port_pin_set_output_level(LED_SYS, false);
}
     a3a:	b003      	add	sp, #12
     a3c:	bd00      	pop	{pc}
     a3e:	46c0      	nop			; (mov r8, r8)
     a40:	200000c9 	.word	0x200000c9
     a44:	20000001 	.word	0x20000001
     a48:	20000a30 	.word	0x20000a30
     a4c:	0000088d 	.word	0x0000088d
     a50:	200000ca 	.word	0x200000ca
     a54:	200005fc 	.word	0x200005fc
     a58:	00000c61 	.word	0x00000c61
     a5c:	00000c4d 	.word	0x00000c4d

00000a60 <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
     a60:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     a62:	4d0d      	ldr	r5, [pc, #52]	; (a98 <rtc_match_callback+0x38>)
     a64:	4c0d      	ldr	r4, [pc, #52]	; (a9c <rtc_match_callback+0x3c>)
     a66:	1c28      	adds	r0, r5, #0
     a68:	1c21      	adds	r1, r4, #0
     a6a:	2200      	movs	r2, #0
     a6c:	4b0c      	ldr	r3, [pc, #48]	; (aa0 <rtc_match_callback+0x40>)
     a6e:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
     a70:	2307      	movs	r3, #7
     a72:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
     a74:	7820      	ldrb	r0, [r4, #0]
     a76:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
     a78:	b2c0      	uxtb	r0, r0
     a7a:	213c      	movs	r1, #60	; 0x3c
     a7c:	4b09      	ldr	r3, [pc, #36]	; (aa4 <rtc_match_callback+0x44>)
     a7e:	4798      	blx	r3
     a80:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     a82:	1c28      	adds	r0, r5, #0
     a84:	1c21      	adds	r1, r4, #0
     a86:	2200      	movs	r2, #0
     a88:	4b07      	ldr	r3, [pc, #28]	; (aa8 <rtc_match_callback+0x48>)
     a8a:	4798      	blx	r3
	
	if (*external_callback_func)
     a8c:	4b07      	ldr	r3, [pc, #28]	; (aac <rtc_match_callback+0x4c>)
     a8e:	681b      	ldr	r3, [r3, #0]
     a90:	2b00      	cmp	r3, #0
     a92:	d000      	beq.n	a96 <rtc_match_callback+0x36>
	{
		external_callback_func();
     a94:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
     a96:	bd38      	pop	{r3, r4, r5, pc}
     a98:	20000adc 	.word	0x20000adc
     a9c:	200000cc 	.word	0x200000cc
     aa0:	000007b1 	.word	0x000007b1
     aa4:	000055c5 	.word	0x000055c5
     aa8:	000006e9 	.word	0x000006e9
     aac:	20000af0 	.word	0x20000af0

00000ab0 <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
     ab0:	b510      	push	{r4, lr}
     ab2:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     ab4:	aa01      	add	r2, sp, #4
     ab6:	23a0      	movs	r3, #160	; 0xa0
     ab8:	011b      	lsls	r3, r3, #4
     aba:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     abc:	2300      	movs	r3, #0
     abe:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
     ac0:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
     ac2:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
     ac4:	21fa      	movs	r1, #250	; 0xfa
     ac6:	00c9      	lsls	r1, r1, #3
     ac8:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
     aca:	a803      	add	r0, sp, #12
     acc:	7003      	strb	r3, [r0, #0]
     ace:	4668      	mov	r0, sp
     ad0:	7343      	strb	r3, [r0, #13]
     ad2:	4668      	mov	r0, sp
     ad4:	7383      	strb	r3, [r0, #14]
     ad6:	4668      	mov	r0, sp
     ad8:	73c3      	strb	r3, [r0, #15]
     ada:	2301      	movs	r3, #1
     adc:	a804      	add	r0, sp, #16
     ade:	7003      	strb	r3, [r0, #0]
     ae0:	4668      	mov	r0, sp
     ae2:	7443      	strb	r3, [r0, #17]
     ae4:	466b      	mov	r3, sp
     ae6:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     ae8:	2306      	movs	r3, #6
     aea:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
     aec:	4c09      	ldr	r4, [pc, #36]	; (b14 <configure_rtc_calendar+0x64>)
     aee:	1c20      	adds	r0, r4, #0
     af0:	4909      	ldr	r1, [pc, #36]	; (b18 <configure_rtc_calendar+0x68>)
     af2:	4b0a      	ldr	r3, [pc, #40]	; (b1c <configure_rtc_calendar+0x6c>)
     af4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     af6:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     af8:	2208      	movs	r2, #8
     afa:	4b09      	ldr	r3, [pc, #36]	; (b20 <configure_rtc_calendar+0x70>)
     afc:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     afe:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     b00:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     b02:	b25b      	sxtb	r3, r3
     b04:	2b00      	cmp	r3, #0
     b06:	dbfb      	blt.n	b00 <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     b08:	880a      	ldrh	r2, [r1, #0]
     b0a:	2302      	movs	r3, #2
     b0c:	4313      	orrs	r3, r2
     b0e:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
     b10:	b006      	add	sp, #24
     b12:	bd10      	pop	{r4, pc}
     b14:	20000adc 	.word	0x20000adc
     b18:	40001400 	.word	0x40001400
     b1c:	0000071d 	.word	0x0000071d
     b20:	e000e100 	.word	0xe000e100

00000b24 <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
     b24:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
     b26:	4b06      	ldr	r3, [pc, #24]	; (b40 <configure_rtc_callbacks+0x1c>)
     b28:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
     b2a:	4c06      	ldr	r4, [pc, #24]	; (b44 <configure_rtc_callbacks+0x20>)
     b2c:	1c20      	adds	r0, r4, #0
     b2e:	4906      	ldr	r1, [pc, #24]	; (b48 <configure_rtc_callbacks+0x24>)
     b30:	2200      	movs	r2, #0
     b32:	4b06      	ldr	r3, [pc, #24]	; (b4c <configure_rtc_callbacks+0x28>)
     b34:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
     b36:	1c20      	adds	r0, r4, #0
     b38:	2100      	movs	r1, #0
     b3a:	4b05      	ldr	r3, [pc, #20]	; (b50 <configure_rtc_callbacks+0x2c>)
     b3c:	4798      	blx	r3
}
     b3e:	bd10      	pop	{r4, pc}
     b40:	20000af0 	.word	0x20000af0
     b44:	20000adc 	.word	0x20000adc
     b48:	00000a61 	.word	0x00000a61
     b4c:	000007d9 	.word	0x000007d9
     b50:	000007f9 	.word	0x000007f9

00000b54 <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
     b54:	b570      	push	{r4, r5, r6, lr}
     b56:	b086      	sub	sp, #24
     b58:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
     b5a:	ac04      	add	r4, sp, #16
     b5c:	2300      	movs	r3, #0
     b5e:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
     b60:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
     b62:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
     b64:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
     b66:	2601      	movs	r6, #1
     b68:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
     b6a:	4b0c      	ldr	r3, [pc, #48]	; (b9c <rtc_simple_configuration+0x48>)
     b6c:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
     b6e:	230a      	movs	r3, #10
     b70:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
     b72:	4b0b      	ldr	r3, [pc, #44]	; (ba0 <rtc_simple_configuration+0x4c>)
     b74:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
     b76:	1c28      	adds	r0, r5, #0
     b78:	4b0a      	ldr	r3, [pc, #40]	; (ba4 <rtc_simple_configuration+0x50>)
     b7a:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
     b7c:	4d0a      	ldr	r5, [pc, #40]	; (ba8 <rtc_simple_configuration+0x54>)
     b7e:	1c28      	adds	r0, r5, #0
     b80:	1c21      	adds	r1, r4, #0
     b82:	4b0a      	ldr	r3, [pc, #40]	; (bac <rtc_simple_configuration+0x58>)
     b84:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
     b86:	a901      	add	r1, sp, #4
     b88:	1c0b      	adds	r3, r1, #0
     b8a:	cc05      	ldmia	r4!, {r0, r2}
     b8c:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
     b8e:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
     b90:	1c28      	adds	r0, r5, #0
     b92:	2200      	movs	r2, #0
     b94:	4b06      	ldr	r3, [pc, #24]	; (bb0 <rtc_simple_configuration+0x5c>)
     b96:	4798      	blx	r3
     b98:	b006      	add	sp, #24
     b9a:	bd70      	pop	{r4, r5, r6, pc}
     b9c:	000007df 	.word	0x000007df
     ba0:	00000ab1 	.word	0x00000ab1
     ba4:	00000b25 	.word	0x00000b25
     ba8:	20000adc 	.word	0x20000adc
     bac:	000006d1 	.word	0x000006d1
     bb0:	000006e9 	.word	0x000006e9

00000bb4 <spi_master_write_done>:
	spi_write_buffer_job(&spi_master_instance, buf, 2);

}

 void spi_master_write_done(struct spi_module *const module)
{
     bb4:	b500      	push	{lr}
     bb6:	b083      	sub	sp, #12
	spi_select_slave(&spi_master_instance, &slave, false);
     bb8:	4809      	ldr	r0, [pc, #36]	; (be0 <spi_master_write_done+0x2c>)
     bba:	490a      	ldr	r1, [pc, #40]	; (be4 <spi_master_write_done+0x30>)
     bbc:	2200      	movs	r2, #0
     bbe:	4b0a      	ldr	r3, [pc, #40]	; (be8 <spi_master_write_done+0x34>)
     bc0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     bc2:	a901      	add	r1, sp, #4
     bc4:	2380      	movs	r3, #128	; 0x80
     bc6:	700b      	strb	r3, [r1, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bc8:	2300      	movs	r3, #0
     bca:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     bcc:	2201      	movs	r2, #1
     bce:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     bd0:	70cb      	strb	r3, [r1, #3]
	
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	system_pinmux_pin_set_config(spi_btn.gpio_pin, &config);	//Todo, set this to read from struct
     bd2:	4b06      	ldr	r3, [pc, #24]	; (bec <spi_master_write_done+0x38>)
     bd4:	7898      	ldrb	r0, [r3, #2]
     bd6:	b2c0      	uxtb	r0, r0
     bd8:	4b05      	ldr	r3, [pc, #20]	; (bf0 <spi_master_write_done+0x3c>)
     bda:	4798      	blx	r3
}
     bdc:	b003      	add	sp, #12
     bde:	bd00      	pop	{pc}
     be0:	20000a3c 	.word	0x20000a3c
     be4:	20000a78 	.word	0x20000a78
     be8:	00001ead 	.word	0x00001ead
     bec:	20000a30 	.word	0x20000a30
     bf0:	00002945 	.word	0x00002945

00000bf4 <set_disp_led_color>:
#define BCM_MIN_STEP 16


 void set_disp_led_color(LED_COLORS choice)
{
	sseg_leds.red_set = 0;
     bf4:	4b13      	ldr	r3, [pc, #76]	; (c44 <set_disp_led_color+0x50>)
     bf6:	2200      	movs	r2, #0
     bf8:	701a      	strb	r2, [r3, #0]
	sseg_leds.green_set = 0;
     bfa:	705a      	strb	r2, [r3, #1]
	sseg_leds.blue_set = 0;
     bfc:	709a      	strb	r2, [r3, #2]
	
	switch(choice)
     bfe:	2805      	cmp	r0, #5
     c00:	d81e      	bhi.n	c40 <set_disp_led_color+0x4c>
     c02:	0080      	lsls	r0, r0, #2
     c04:	4b10      	ldr	r3, [pc, #64]	; (c48 <set_disp_led_color+0x54>)
     c06:	581b      	ldr	r3, [r3, r0]
     c08:	469f      	mov	pc, r3
	{
		case LED_RED:
		sseg_leds.red_set = 255;
     c0a:	22ff      	movs	r2, #255	; 0xff
     c0c:	4b0d      	ldr	r3, [pc, #52]	; (c44 <set_disp_led_color+0x50>)
     c0e:	701a      	strb	r2, [r3, #0]
		break;
     c10:	e016      	b.n	c40 <set_disp_led_color+0x4c>
		case LED_GREEN:
		sseg_leds.green_set = 255;
     c12:	22ff      	movs	r2, #255	; 0xff
     c14:	4b0b      	ldr	r3, [pc, #44]	; (c44 <set_disp_led_color+0x50>)
     c16:	705a      	strb	r2, [r3, #1]
		break;
     c18:	e012      	b.n	c40 <set_disp_led_color+0x4c>
		case LED_BLUE:
		sseg_leds.blue_set = 255;
     c1a:	22ff      	movs	r2, #255	; 0xff
     c1c:	4b09      	ldr	r3, [pc, #36]	; (c44 <set_disp_led_color+0x50>)
     c1e:	709a      	strb	r2, [r3, #2]
		break;
     c20:	e00e      	b.n	c40 <set_disp_led_color+0x4c>
		case LED_PURPLE:
		sseg_leds.red_set = 255;
     c22:	4b08      	ldr	r3, [pc, #32]	; (c44 <set_disp_led_color+0x50>)
     c24:	22ff      	movs	r2, #255	; 0xff
     c26:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 255;
     c28:	709a      	strb	r2, [r3, #2]
		break;
     c2a:	e009      	b.n	c40 <set_disp_led_color+0x4c>
		case LED_YELLOW:
		sseg_leds.green_set = 255;
     c2c:	4b05      	ldr	r3, [pc, #20]	; (c44 <set_disp_led_color+0x50>)
     c2e:	22ff      	movs	r2, #255	; 0xff
     c30:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 255;
     c32:	701a      	strb	r2, [r3, #0]
		break;
     c34:	e004      	b.n	c40 <set_disp_led_color+0x4c>
		case LED_WHITE:
		sseg_leds.green_set = 111;
     c36:	4b03      	ldr	r3, [pc, #12]	; (c44 <set_disp_led_color+0x50>)
     c38:	226f      	movs	r2, #111	; 0x6f
     c3a:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 111;
     c3c:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 111;
     c3e:	709a      	strb	r2, [r3, #2]
		break;
	}
}
     c40:	4770      	bx	lr
     c42:	46c0      	nop			; (mov r8, r8)
     c44:	20000af4 	.word	0x20000af4
     c48:	0000831c 	.word	0x0000831c

00000c4c <set_disp_led>:
 void set_disp_led(RGB_LED_t values)
 {
     c4c:	b082      	sub	sp, #8
     c4e:	1c02      	adds	r2, r0, #0
     c50:	0c00      	lsrs	r0, r0, #16
	sseg_leds = values;
     c52:	4b02      	ldr	r3, [pc, #8]	; (c5c <set_disp_led+0x10>)
     c54:	801a      	strh	r2, [r3, #0]
     c56:	7098      	strb	r0, [r3, #2]
 }
     c58:	b002      	add	sp, #8
     c5a:	4770      	bx	lr
     c5c:	20000af4 	.word	0x20000af4

00000c60 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
     c60:	b5f0      	push	{r4, r5, r6, r7, lr}
     c62:	465f      	mov	r7, fp
     c64:	4656      	mov	r6, sl
     c66:	464d      	mov	r5, r9
     c68:	4644      	mov	r4, r8
     c6a:	b4f0      	push	{r4, r5, r6, r7}
     c6c:	b083      	sub	sp, #12
     c6e:	1c04      	adds	r4, r0, #0
	 if (num < 0)
     c70:	2100      	movs	r1, #0
     c72:	4ba1      	ldr	r3, [pc, #644]	; (ef8 <set_seg_disp_num+0x298>)
     c74:	4798      	blx	r3
     c76:	2800      	cmp	r0, #0
     c78:	d002      	beq.n	c80 <set_seg_disp_num+0x20>
	 {
		 num =-num;
     c7a:	2380      	movs	r3, #128	; 0x80
     c7c:	061b      	lsls	r3, r3, #24
     c7e:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
     c80:	1c20      	adds	r0, r4, #0
     c82:	4b9e      	ldr	r3, [pc, #632]	; (efc <set_seg_disp_num+0x29c>)
     c84:	4798      	blx	r3
     c86:	1c06      	adds	r6, r0, #0
     c88:	1c0f      	adds	r7, r1, #0
     c8a:	4b96      	ldr	r3, [pc, #600]	; (ee4 <set_seg_disp_num+0x284>)
     c8c:	4a94      	ldr	r2, [pc, #592]	; (ee0 <set_seg_disp_num+0x280>)
     c8e:	4d9c      	ldr	r5, [pc, #624]	; (f00 <set_seg_disp_num+0x2a0>)
     c90:	47a8      	blx	r5
     c92:	2800      	cmp	r0, #0
     c94:	d035      	beq.n	d02 <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     c96:	1c20      	adds	r0, r4, #0
     c98:	4b9a      	ldr	r3, [pc, #616]	; (f04 <set_seg_disp_num+0x2a4>)
     c9a:	4798      	blx	r3
     c9c:	4680      	mov	r8, r0
     c9e:	4c9a      	ldr	r4, [pc, #616]	; (f08 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     ca0:	4d9a      	ldr	r5, [pc, #616]	; (f0c <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     ca2:	4b9b      	ldr	r3, [pc, #620]	; (f10 <set_seg_disp_num+0x2b0>)
     ca4:	4699      	mov	r9, r3
     ca6:	21fa      	movs	r1, #250	; 0xfa
     ca8:	0089      	lsls	r1, r1, #2
     caa:	4798      	blx	r3
     cac:	4f99      	ldr	r7, [pc, #612]	; (f14 <set_seg_disp_num+0x2b4>)
     cae:	210a      	movs	r1, #10
     cb0:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     cb2:	b2c8      	uxtb	r0, r1
     cb4:	4e98      	ldr	r6, [pc, #608]	; (f18 <set_seg_disp_num+0x2b8>)
     cb6:	210a      	movs	r1, #10
     cb8:	47b0      	blx	r6
     cba:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     cbc:	5c6b      	ldrb	r3, [r5, r1]
     cbe:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
     cc0:	4640      	mov	r0, r8
     cc2:	2164      	movs	r1, #100	; 0x64
     cc4:	47c8      	blx	r9
     cc6:	210a      	movs	r1, #10
     cc8:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     cca:	b2c8      	uxtb	r0, r1
     ccc:	210a      	movs	r1, #10
     cce:	47b0      	blx	r6
     cd0:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
     cd2:	5c6b      	ldrb	r3, [r5, r1]
     cd4:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
     cd6:	4640      	mov	r0, r8
     cd8:	210a      	movs	r1, #10
     cda:	47c8      	blx	r9
     cdc:	210a      	movs	r1, #10
     cde:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     ce0:	b2c8      	uxtb	r0, r1
     ce2:	210a      	movs	r1, #10
     ce4:	47b0      	blx	r6
     ce6:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
     ce8:	5c6b      	ldrb	r3, [r5, r1]
     cea:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
     cec:	4640      	mov	r0, r8
     cee:	210a      	movs	r1, #10
     cf0:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     cf2:	b2c8      	uxtb	r0, r1
     cf4:	210a      	movs	r1, #10
     cf6:	47b0      	blx	r6
     cf8:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
     cfa:	5c6b      	ldrb	r3, [r5, r1]
     cfc:	3b80      	subs	r3, #128	; 0x80
     cfe:	70e3      	strb	r3, [r4, #3]
     d00:	e0de      	b.n	ec0 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
     d02:	1c30      	adds	r0, r6, #0
     d04:	1c39      	adds	r1, r7, #0
     d06:	4a78      	ldr	r2, [pc, #480]	; (ee8 <set_seg_disp_num+0x288>)
     d08:	4b78      	ldr	r3, [pc, #480]	; (eec <set_seg_disp_num+0x28c>)
     d0a:	4d7d      	ldr	r5, [pc, #500]	; (f00 <set_seg_disp_num+0x2a0>)
     d0c:	47a8      	blx	r5
     d0e:	2800      	cmp	r0, #0
     d10:	d03c      	beq.n	d8c <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     d12:	1c20      	adds	r0, r4, #0
     d14:	4b7b      	ldr	r3, [pc, #492]	; (f04 <set_seg_disp_num+0x2a4>)
     d16:	4798      	blx	r3
     d18:	4680      	mov	r8, r0
     d1a:	4d7b      	ldr	r5, [pc, #492]	; (f08 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d1c:	4e7b      	ldr	r6, [pc, #492]	; (f0c <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     d1e:	4b7c      	ldr	r3, [pc, #496]	; (f10 <set_seg_disp_num+0x2b0>)
     d20:	469a      	mov	sl, r3
     d22:	2164      	movs	r1, #100	; 0x64
     d24:	4798      	blx	r3
     d26:	4b7b      	ldr	r3, [pc, #492]	; (f14 <set_seg_disp_num+0x2b4>)
     d28:	4699      	mov	r9, r3
     d2a:	210a      	movs	r1, #10
     d2c:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d2e:	b2c8      	uxtb	r0, r1
     d30:	4f79      	ldr	r7, [pc, #484]	; (f18 <set_seg_disp_num+0x2b8>)
     d32:	210a      	movs	r1, #10
     d34:	47b8      	blx	r7
     d36:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     d38:	5c73      	ldrb	r3, [r6, r1]
     d3a:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
     d3c:	4640      	mov	r0, r8
     d3e:	210a      	movs	r1, #10
     d40:	47d0      	blx	sl
     d42:	210a      	movs	r1, #10
     d44:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d46:	b2c8      	uxtb	r0, r1
     d48:	210a      	movs	r1, #10
     d4a:	47b8      	blx	r7
     d4c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
     d4e:	5c73      	ldrb	r3, [r6, r1]
     d50:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
     d52:	4640      	mov	r0, r8
     d54:	210a      	movs	r1, #10
     d56:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d58:	b2c8      	uxtb	r0, r1
     d5a:	210a      	movs	r1, #10
     d5c:	47b8      	blx	r7
     d5e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
     d60:	5c73      	ldrb	r3, [r6, r1]
     d62:	3b80      	subs	r3, #128	; 0x80
     d64:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
     d66:	4640      	mov	r0, r8
     d68:	4b6c      	ldr	r3, [pc, #432]	; (f1c <set_seg_disp_num+0x2bc>)
     d6a:	4798      	blx	r3
     d6c:	1c01      	adds	r1, r0, #0
     d6e:	1c20      	adds	r0, r4, #0
     d70:	4b6b      	ldr	r3, [pc, #428]	; (f20 <set_seg_disp_num+0x2c0>)
     d72:	4798      	blx	r3
     d74:	496b      	ldr	r1, [pc, #428]	; (f24 <set_seg_disp_num+0x2c4>)
     d76:	4b6c      	ldr	r3, [pc, #432]	; (f28 <set_seg_disp_num+0x2c8>)
     d78:	4798      	blx	r3
     d7a:	4b6c      	ldr	r3, [pc, #432]	; (f2c <set_seg_disp_num+0x2cc>)
     d7c:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d7e:	b2c0      	uxtb	r0, r0
     d80:	210a      	movs	r1, #10
     d82:	47b8      	blx	r7
     d84:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
     d86:	5c73      	ldrb	r3, [r6, r1]
     d88:	70eb      	strb	r3, [r5, #3]
     d8a:	e099      	b.n	ec0 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
     d8c:	1c30      	adds	r0, r6, #0
     d8e:	1c39      	adds	r1, r7, #0
     d90:	4a57      	ldr	r2, [pc, #348]	; (ef0 <set_seg_disp_num+0x290>)
     d92:	4b58      	ldr	r3, [pc, #352]	; (ef4 <set_seg_disp_num+0x294>)
     d94:	4d5a      	ldr	r5, [pc, #360]	; (f00 <set_seg_disp_num+0x2a0>)
     d96:	47a8      	blx	r5
     d98:	2800      	cmp	r0, #0
     d9a:	d047      	beq.n	e2c <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     d9c:	4b59      	ldr	r3, [pc, #356]	; (f04 <set_seg_disp_num+0x2a4>)
     d9e:	469b      	mov	fp, r3
     da0:	1c20      	adds	r0, r4, #0
     da2:	4798      	blx	r3
     da4:	4680      	mov	r8, r0
     da6:	4d58      	ldr	r5, [pc, #352]	; (f08 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     da8:	4e58      	ldr	r6, [pc, #352]	; (f0c <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     daa:	210a      	movs	r1, #10
     dac:	4b58      	ldr	r3, [pc, #352]	; (f10 <set_seg_disp_num+0x2b0>)
     dae:	4798      	blx	r3
     db0:	4b58      	ldr	r3, [pc, #352]	; (f14 <set_seg_disp_num+0x2b4>)
     db2:	4699      	mov	r9, r3
     db4:	210a      	movs	r1, #10
     db6:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     db8:	b2c8      	uxtb	r0, r1
     dba:	4f57      	ldr	r7, [pc, #348]	; (f18 <set_seg_disp_num+0x2b8>)
     dbc:	210a      	movs	r1, #10
     dbe:	47b8      	blx	r7
     dc0:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     dc2:	5c73      	ldrb	r3, [r6, r1]
     dc4:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
     dc6:	4640      	mov	r0, r8
     dc8:	210a      	movs	r1, #10
     dca:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     dcc:	b2c8      	uxtb	r0, r1
     dce:	210a      	movs	r1, #10
     dd0:	47b8      	blx	r7
     dd2:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
     dd4:	5c73      	ldrb	r3, [r6, r1]
     dd6:	3b80      	subs	r3, #128	; 0x80
     dd8:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
     dda:	4b50      	ldr	r3, [pc, #320]	; (f1c <set_seg_disp_num+0x2bc>)
     ddc:	469a      	mov	sl, r3
     dde:	4640      	mov	r0, r8
     de0:	4798      	blx	r3
     de2:	1c01      	adds	r1, r0, #0
     de4:	4b4e      	ldr	r3, [pc, #312]	; (f20 <set_seg_disp_num+0x2c0>)
     de6:	4699      	mov	r9, r3
     de8:	1c20      	adds	r0, r4, #0
     dea:	4798      	blx	r3
     dec:	4b4e      	ldr	r3, [pc, #312]	; (f28 <set_seg_disp_num+0x2c8>)
     dee:	4698      	mov	r8, r3
     df0:	494c      	ldr	r1, [pc, #304]	; (f24 <set_seg_disp_num+0x2c4>)
     df2:	4798      	blx	r3
     df4:	4b4d      	ldr	r3, [pc, #308]	; (f2c <set_seg_disp_num+0x2cc>)
     df6:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     df8:	b2c0      	uxtb	r0, r0
     dfa:	210a      	movs	r1, #10
     dfc:	47b8      	blx	r7
     dfe:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
     e00:	5c73      	ldrb	r3, [r6, r1]
     e02:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     e04:	1c20      	adds	r0, r4, #0
     e06:	4947      	ldr	r1, [pc, #284]	; (f24 <set_seg_disp_num+0x2c4>)
     e08:	47c0      	blx	r8
     e0a:	1c04      	adds	r4, r0, #0
     e0c:	47d8      	blx	fp
     e0e:	47d0      	blx	sl
     e10:	1c01      	adds	r1, r0, #0
     e12:	1c20      	adds	r0, r4, #0
     e14:	47c8      	blx	r9
     e16:	4943      	ldr	r1, [pc, #268]	; (f24 <set_seg_disp_num+0x2c4>)
     e18:	47c0      	blx	r8
     e1a:	4b44      	ldr	r3, [pc, #272]	; (f2c <set_seg_disp_num+0x2cc>)
     e1c:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e1e:	b2c0      	uxtb	r0, r0
     e20:	210a      	movs	r1, #10
     e22:	47b8      	blx	r7
     e24:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     e26:	5c73      	ldrb	r3, [r6, r1]
     e28:	70eb      	strb	r3, [r5, #3]
     e2a:	e049      	b.n	ec0 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
     e2c:	4b35      	ldr	r3, [pc, #212]	; (f04 <set_seg_disp_num+0x2a4>)
     e2e:	469a      	mov	sl, r3
     e30:	1c20      	adds	r0, r4, #0
     e32:	4798      	blx	r3
     e34:	1c05      	adds	r5, r0, #0
     e36:	4e34      	ldr	r6, [pc, #208]	; (f08 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e38:	4f34      	ldr	r7, [pc, #208]	; (f0c <set_seg_disp_num+0x2ac>)
     e3a:	b2c0      	uxtb	r0, r0
     e3c:	4b36      	ldr	r3, [pc, #216]	; (f18 <set_seg_disp_num+0x2b8>)
     e3e:	4698      	mov	r8, r3
     e40:	210a      	movs	r1, #10
     e42:	4798      	blx	r3
     e44:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
     e46:	5c7b      	ldrb	r3, [r7, r1]
     e48:	3b80      	subs	r3, #128	; 0x80
     e4a:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
     e4c:	4b33      	ldr	r3, [pc, #204]	; (f1c <set_seg_disp_num+0x2bc>)
     e4e:	4699      	mov	r9, r3
     e50:	1c28      	adds	r0, r5, #0
     e52:	4798      	blx	r3
     e54:	1c01      	adds	r1, r0, #0
     e56:	1c20      	adds	r0, r4, #0
     e58:	4b31      	ldr	r3, [pc, #196]	; (f20 <set_seg_disp_num+0x2c0>)
     e5a:	4798      	blx	r3
     e5c:	4d32      	ldr	r5, [pc, #200]	; (f28 <set_seg_disp_num+0x2c8>)
     e5e:	4931      	ldr	r1, [pc, #196]	; (f24 <set_seg_disp_num+0x2c4>)
     e60:	47a8      	blx	r5
     e62:	4b32      	ldr	r3, [pc, #200]	; (f2c <set_seg_disp_num+0x2cc>)
     e64:	469b      	mov	fp, r3
     e66:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e68:	b2c0      	uxtb	r0, r0
     e6a:	210a      	movs	r1, #10
     e6c:	47c0      	blx	r8
     e6e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
     e70:	5c7b      	ldrb	r3, [r7, r1]
     e72:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     e74:	1c20      	adds	r0, r4, #0
     e76:	492b      	ldr	r1, [pc, #172]	; (f24 <set_seg_disp_num+0x2c4>)
     e78:	47a8      	blx	r5
     e7a:	9001      	str	r0, [sp, #4]
     e7c:	47d0      	blx	sl
     e7e:	47c8      	blx	r9
     e80:	1c01      	adds	r1, r0, #0
     e82:	9801      	ldr	r0, [sp, #4]
     e84:	4b26      	ldr	r3, [pc, #152]	; (f20 <set_seg_disp_num+0x2c0>)
     e86:	4798      	blx	r3
     e88:	4926      	ldr	r1, [pc, #152]	; (f24 <set_seg_disp_num+0x2c4>)
     e8a:	47a8      	blx	r5
     e8c:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e8e:	b2c0      	uxtb	r0, r0
     e90:	210a      	movs	r1, #10
     e92:	47c0      	blx	r8
     e94:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     e96:	5c7b      	ldrb	r3, [r7, r1]
     e98:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
     e9a:	1c20      	adds	r0, r4, #0
     e9c:	4924      	ldr	r1, [pc, #144]	; (f30 <set_seg_disp_num+0x2d0>)
     e9e:	47a8      	blx	r5
     ea0:	1c04      	adds	r4, r0, #0
     ea2:	47d0      	blx	sl
     ea4:	47c8      	blx	r9
     ea6:	1c01      	adds	r1, r0, #0
     ea8:	1c20      	adds	r0, r4, #0
     eaa:	4b1d      	ldr	r3, [pc, #116]	; (f20 <set_seg_disp_num+0x2c0>)
     eac:	4798      	blx	r3
     eae:	491d      	ldr	r1, [pc, #116]	; (f24 <set_seg_disp_num+0x2c4>)
     eb0:	47a8      	blx	r5
     eb2:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     eb4:	b2c0      	uxtb	r0, r0
     eb6:	210a      	movs	r1, #10
     eb8:	47c0      	blx	r8
     eba:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
     ebc:	5c7b      	ldrb	r3, [r7, r1]
     ebe:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
     ec0:	4b1c      	ldr	r3, [pc, #112]	; (f34 <set_seg_disp_num+0x2d4>)
     ec2:	781b      	ldrb	r3, [r3, #0]
     ec4:	b2db      	uxtb	r3, r3
     ec6:	2b0f      	cmp	r3, #15
     ec8:	d802      	bhi.n	ed0 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
     eca:	2210      	movs	r2, #16
     ecc:	4b19      	ldr	r3, [pc, #100]	; (f34 <set_seg_disp_num+0x2d4>)
     ece:	701a      	strb	r2, [r3, #0]
	 }

 }
     ed0:	b003      	add	sp, #12
     ed2:	bc3c      	pop	{r2, r3, r4, r5}
     ed4:	4690      	mov	r8, r2
     ed6:	4699      	mov	r9, r3
     ed8:	46a2      	mov	sl, r4
     eda:	46ab      	mov	fp, r5
     edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ede:	46c0      	nop			; (mov r8, r8)
     ee0:	851eb852 	.word	0x851eb852
     ee4:	408f3feb 	.word	0x408f3feb
     ee8:	28f5c28f 	.word	0x28f5c28f
     eec:	4058ff5c 	.word	0x4058ff5c
     ef0:	ed916873 	.word	0xed916873
     ef4:	4023ff7c 	.word	0x4023ff7c
     ef8:	0000573d 	.word	0x0000573d
     efc:	00008121 	.word	0x00008121
     f00:	000056f1 	.word	0x000056f1
     f04:	0000639d 	.word	0x0000639d
     f08:	20000af8 	.word	0x20000af8
     f0c:	00008334 	.word	0x00008334
     f10:	000055d9 	.word	0x000055d9
     f14:	00005685 	.word	0x00005685
     f18:	000055c5 	.word	0x000055c5
     f1c:	000063dd 	.word	0x000063dd
     f20:	000060b1 	.word	0x000060b1
     f24:	41200000 	.word	0x41200000
     f28:	00005e5d 	.word	0x00005e5d
     f2c:	0000578d 	.word	0x0000578d
     f30:	42c80000 	.word	0x42c80000
     f34:	20000b00 	.word	0x20000b00

00000f38 <sseg_set_display_brightness>:

//Set screen brightness
void sseg_set_display_brightness(uint8_t level)
{
	sseg_brightness = level;
     f38:	4b01      	ldr	r3, [pc, #4]	; (f40 <sseg_set_display_brightness+0x8>)
     f3a:	7018      	strb	r0, [r3, #0]
}
     f3c:	4770      	bx	lr
     f3e:	46c0      	nop			; (mov r8, r8)
     f40:	20000b00 	.word	0x20000b00

00000f44 <sseg_update_display>:

//Redraw display and handle leds
void sseg_update_display(void)
{
     f44:	b508      	push	{r3, lr}

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
     f46:	4b33      	ldr	r3, [pc, #204]	; (1014 <sseg_update_display+0xd0>)
     f48:	781b      	ldrb	r3, [r3, #0]
     f4a:	3301      	adds	r3, #1
     f4c:	b2db      	uxtb	r3, r3
	if (active_num >= 4)
     f4e:	2b03      	cmp	r3, #3
     f50:	d802      	bhi.n	f58 <sseg_update_display+0x14>

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
     f52:	4a30      	ldr	r2, [pc, #192]	; (1014 <sseg_update_display+0xd0>)
     f54:	7013      	strb	r3, [r2, #0]
     f56:	e013      	b.n	f80 <sseg_update_display+0x3c>
	if (active_num >= 4)
	{
		active_num = 0;
     f58:	2200      	movs	r2, #0
     f5a:	4b2e      	ldr	r3, [pc, #184]	; (1014 <sseg_update_display+0xd0>)
     f5c:	701a      	strb	r2, [r3, #0]
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
     f5e:	4b2e      	ldr	r3, [pc, #184]	; (1018 <sseg_update_display+0xd4>)
     f60:	781b      	ldrb	r3, [r3, #0]
     f62:	005b      	lsls	r3, r3, #1
     f64:	b2db      	uxtb	r3, r3
		//reset
		if (bcm_cycle == 0)
     f66:	2b00      	cmp	r3, #0
     f68:	d002      	beq.n	f70 <sseg_update_display+0x2c>
	active_num ++;
	if (active_num >= 4)
	{
		active_num = 0;
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
     f6a:	4a2b      	ldr	r2, [pc, #172]	; (1018 <sseg_update_display+0xd4>)
     f6c:	7013      	strb	r3, [r2, #0]
     f6e:	e002      	b.n	f76 <sseg_update_display+0x32>
		//reset
		if (bcm_cycle == 0)
		{
			bcm_cycle = BCM_MIN_STEP;
     f70:	2210      	movs	r2, #16
     f72:	4b29      	ldr	r3, [pc, #164]	; (1018 <sseg_update_display+0xd4>)
     f74:	701a      	strb	r2, [r3, #0]
		}
		tc_set_top_value(&display_timer_instance, bcm_cycle);
     f76:	4b28      	ldr	r3, [pc, #160]	; (1018 <sseg_update_display+0xd4>)
     f78:	7819      	ldrb	r1, [r3, #0]
     f7a:	4828      	ldr	r0, [pc, #160]	; (101c <sseg_update_display+0xd8>)
     f7c:	4b28      	ldr	r3, [pc, #160]	; (1020 <sseg_update_display+0xdc>)
     f7e:	4798      	blx	r3
	}

	// 	//Get the proper number
	buf[0] = (sseg_num_num[active_num] & 0xf0);	//high 7seg nibble + rgb
     f80:	4b24      	ldr	r3, [pc, #144]	; (1014 <sseg_update_display+0xd0>)
     f82:	781b      	ldrb	r3, [r3, #0]
     f84:	4a27      	ldr	r2, [pc, #156]	; (1024 <sseg_update_display+0xe0>)
     f86:	5cd2      	ldrb	r2, [r2, r3]
     f88:	230f      	movs	r3, #15
     f8a:	1c11      	adds	r1, r2, #0
     f8c:	4399      	bics	r1, r3
     f8e:	4b26      	ldr	r3, [pc, #152]	; (1028 <sseg_update_display+0xe4>)
     f90:	7019      	strb	r1, [r3, #0]

	//Light led for each bcm level
	if(!(sseg_leds.red_set & bcm_cycle))
     f92:	4b21      	ldr	r3, [pc, #132]	; (1018 <sseg_update_display+0xd4>)
     f94:	781b      	ldrb	r3, [r3, #0]
     f96:	4825      	ldr	r0, [pc, #148]	; (102c <sseg_update_display+0xe8>)
     f98:	7800      	ldrb	r0, [r0, #0]
     f9a:	4218      	tst	r0, r3
     f9c:	d102      	bne.n	fa4 <sseg_update_display+0x60>
	{
		buf[0] += RED_LED_BIT;
     f9e:	3104      	adds	r1, #4
     fa0:	4821      	ldr	r0, [pc, #132]	; (1028 <sseg_update_display+0xe4>)
     fa2:	7001      	strb	r1, [r0, #0]
	}
	if(!(sseg_leds.green_set & bcm_cycle))
     fa4:	4921      	ldr	r1, [pc, #132]	; (102c <sseg_update_display+0xe8>)
     fa6:	7849      	ldrb	r1, [r1, #1]
     fa8:	4219      	tst	r1, r3
     faa:	d103      	bne.n	fb4 <sseg_update_display+0x70>
	{
		buf[0] += GREEN_LED_BIT;
     fac:	491e      	ldr	r1, [pc, #120]	; (1028 <sseg_update_display+0xe4>)
     fae:	7808      	ldrb	r0, [r1, #0]
     fb0:	3002      	adds	r0, #2
     fb2:	7008      	strb	r0, [r1, #0]
	}
	if(!(sseg_leds.blue_set & bcm_cycle))
     fb4:	491d      	ldr	r1, [pc, #116]	; (102c <sseg_update_display+0xe8>)
     fb6:	7889      	ldrb	r1, [r1, #2]
     fb8:	4219      	tst	r1, r3
     fba:	d103      	bne.n	fc4 <sseg_update_display+0x80>
	{
		buf[0] += BLUE_LED_BIT;
     fbc:	4b1a      	ldr	r3, [pc, #104]	; (1028 <sseg_update_display+0xe4>)
     fbe:	7819      	ldrb	r1, [r3, #0]
     fc0:	3108      	adds	r1, #8
     fc2:	7019      	strb	r1, [r3, #0]
	}

	buf[1] = (sseg_num_num[active_num] & 0x0f) ;	//U1!!!!!!!!!!!!!!!!!!	//low 7seg nibble	&& segment select is at high nibble
     fc4:	230f      	movs	r3, #15
     fc6:	401a      	ands	r2, r3
     fc8:	4b17      	ldr	r3, [pc, #92]	; (1028 <sseg_update_display+0xe4>)
     fca:	705a      	strb	r2, [r3, #1]

	spi_select_slave(&spi_master_instance, &slave, true);
     fcc:	4818      	ldr	r0, [pc, #96]	; (1030 <sseg_update_display+0xec>)
     fce:	4919      	ldr	r1, [pc, #100]	; (1034 <sseg_update_display+0xf0>)
     fd0:	2201      	movs	r2, #1
     fd2:	4b19      	ldr	r3, [pc, #100]	; (1038 <sseg_update_display+0xf4>)
     fd4:	4798      	blx	r3

	if(sseg_brightness & bcm_cycle)
     fd6:	4b19      	ldr	r3, [pc, #100]	; (103c <sseg_update_display+0xf8>)
     fd8:	781a      	ldrb	r2, [r3, #0]
     fda:	4b0f      	ldr	r3, [pc, #60]	; (1018 <sseg_update_display+0xd4>)
     fdc:	781b      	ldrb	r3, [r3, #0]
     fde:	421a      	tst	r2, r3
     fe0:	d00d      	beq.n	ffe <sseg_update_display+0xba>
	{
		buf[1] +=  (~(1 << (7 - active_num)) & 0xf0);
     fe2:	4b11      	ldr	r3, [pc, #68]	; (1028 <sseg_update_display+0xe4>)
     fe4:	4a0b      	ldr	r2, [pc, #44]	; (1014 <sseg_update_display+0xd0>)
     fe6:	7812      	ldrb	r2, [r2, #0]
     fe8:	2107      	movs	r1, #7
     fea:	1a8a      	subs	r2, r1, r2
     fec:	2101      	movs	r1, #1
     fee:	4091      	lsls	r1, r2
     ff0:	43ca      	mvns	r2, r1
     ff2:	210f      	movs	r1, #15
     ff4:	438a      	bics	r2, r1
     ff6:	7859      	ldrb	r1, [r3, #1]
     ff8:	1852      	adds	r2, r2, r1
     ffa:	705a      	strb	r2, [r3, #1]
     ffc:	e003      	b.n	1006 <sseg_update_display+0xc2>
	
	}else{
		buf[1] += 0xF0;
     ffe:	4b0a      	ldr	r3, [pc, #40]	; (1028 <sseg_update_display+0xe4>)
    1000:	785a      	ldrb	r2, [r3, #1]
    1002:	3a10      	subs	r2, #16
    1004:	705a      	strb	r2, [r3, #1]
	}

	spi_write_buffer_job(&spi_master_instance, buf, 2);
    1006:	480a      	ldr	r0, [pc, #40]	; (1030 <sseg_update_display+0xec>)
    1008:	4907      	ldr	r1, [pc, #28]	; (1028 <sseg_update_display+0xe4>)
    100a:	2202      	movs	r2, #2
    100c:	4b0c      	ldr	r3, [pc, #48]	; (1040 <sseg_update_display+0xfc>)
    100e:	4798      	blx	r3

}
    1010:	bd08      	pop	{r3, pc}
    1012:	46c0      	nop			; (mov r8, r8)
    1014:	200000d8 	.word	0x200000d8
    1018:	20000002 	.word	0x20000002
    101c:	20000a98 	.word	0x20000a98
    1020:	00002c4d 	.word	0x00002c4d
    1024:	20000af8 	.word	0x20000af8
    1028:	200000dc 	.word	0x200000dc
    102c:	20000af4 	.word	0x20000af4
    1030:	20000a3c 	.word	0x20000a3c
    1034:	20000a78 	.word	0x20000a78
    1038:	00001ead 	.word	0x00001ead
    103c:	20000b00 	.word	0x20000b00
    1040:	00001fb1 	.word	0x00001fb1

00001044 <configure_spi_master>:
	
	system_pinmux_pin_set_config(spi_btn.gpio_pin, &config);	//Todo, set this to read from struct
}

 void configure_spi_master(void)
{
    1044:	b5f0      	push	{r4, r5, r6, r7, lr}
    1046:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    1048:	4c2c      	ldr	r4, [pc, #176]	; (10fc <configure_spi_master+0xb8>)
    104a:	2312      	movs	r3, #18
    104c:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    104e:	2300      	movs	r3, #0
    1050:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    1052:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1054:	a901      	add	r1, sp, #4
    1056:	2201      	movs	r2, #1
    1058:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    105a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    105c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    105e:	2012      	movs	r0, #18
    1060:	4b27      	ldr	r3, [pc, #156]	; (1100 <configure_spi_master+0xbc>)
    1062:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    1064:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1066:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1068:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    106a:	2900      	cmp	r1, #0
    106c:	d103      	bne.n	1076 <configure_spi_master+0x32>
		return &(ports[port_index]->Group[group_index]);
    106e:	095a      	lsrs	r2, r3, #5
    1070:	01d2      	lsls	r2, r2, #7
    1072:	4924      	ldr	r1, [pc, #144]	; (1104 <configure_spi_master+0xc0>)
    1074:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1076:	271f      	movs	r7, #31
    1078:	403b      	ands	r3, r7
    107a:	2401      	movs	r4, #1
    107c:	1c21      	adds	r1, r4, #0
    107e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1080:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    1082:	aa02      	add	r2, sp, #8
    1084:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    1086:	2300      	movs	r3, #0
    1088:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    108a:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    108c:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    108e:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    1090:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    1092:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    1094:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    1096:	2124      	movs	r1, #36	; 0x24
    1098:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    109a:	9309      	str	r3, [sp, #36]	; 0x24
    109c:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
    109e:	4b1a      	ldr	r3, [pc, #104]	; (1108 <configure_spi_master+0xc4>)
    10a0:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&slave, &slave_dev_config);
	
	/* Configure, initialize and enable SERCOM SPI module */
	spi_get_config_defaults(&config_spi_master);
	
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_I;
    10a2:	2380      	movs	r3, #128	; 0x80
    10a4:	029b      	lsls	r3, r3, #10
    10a6:	60d3      	str	r3, [r2, #12]
	
	/* Configure pad 0 for data in */
	config_spi_master.pinmux_pad0 = PINMUX_UNUSED;
    10a8:	2301      	movs	r3, #1
    10aa:	425b      	negs	r3, r3
    10ac:	6293      	str	r3, [r2, #40]	; 0x28
	/* Configure pad 1 as unused */
	//config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
	config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;	
    10ae:	4917      	ldr	r1, [pc, #92]	; (110c <configure_spi_master+0xc8>)
    10b0:	62d1      	str	r1, [r2, #44]	; 0x2c
	/* Configure pad 2 for data out */
	//config_spi_master.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;
	config_spi_master.pinmux_pad2 = PINMUX_UNUSED;	
    10b2:	6313      	str	r3, [r2, #48]	; 0x30
	/* Configure pad 3 for SCK */
	config_spi_master.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
    10b4:	4b16      	ldr	r3, [pc, #88]	; (1110 <configure_spi_master+0xcc>)
    10b6:	6353      	str	r3, [r2, #52]	; 0x34
	
	spi_init(&spi_master_instance, SERCOM1, &config_spi_master);
    10b8:	4e16      	ldr	r6, [pc, #88]	; (1114 <configure_spi_master+0xd0>)
    10ba:	1c30      	adds	r0, r6, #0
    10bc:	4916      	ldr	r1, [pc, #88]	; (1118 <configure_spi_master+0xd4>)
    10be:	4b17      	ldr	r3, [pc, #92]	; (111c <configure_spi_master+0xd8>)
    10c0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    10c2:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    10c4:	1c28      	adds	r0, r5, #0
    10c6:	4b16      	ldr	r3, [pc, #88]	; (1120 <configure_spi_master+0xdc>)
    10c8:	4798      	blx	r3
    10ca:	4007      	ands	r7, r0
    10cc:	40bc      	lsls	r4, r7
    10ce:	4b15      	ldr	r3, [pc, #84]	; (1124 <configure_spi_master+0xe0>)
    10d0:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    10d2:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    10d4:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    10d6:	2b00      	cmp	r3, #0
    10d8:	d1fc      	bne.n	10d4 <configure_spi_master+0x90>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    10da:	682a      	ldr	r2, [r5, #0]
    10dc:	2302      	movs	r3, #2
    10de:	4313      	orrs	r3, r2
    10e0:	602b      	str	r3, [r5, #0]
	spi_enable(&spi_master_instance);
	
	spi_register_callback(&spi_master_instance, spi_master_write_done, SPI_CALLBACK_BUFFER_TRANSMITTED);
    10e2:	4c0c      	ldr	r4, [pc, #48]	; (1114 <configure_spi_master+0xd0>)
    10e4:	1c20      	adds	r0, r4, #0
    10e6:	4910      	ldr	r1, [pc, #64]	; (1128 <configure_spi_master+0xe4>)
    10e8:	2200      	movs	r2, #0
    10ea:	4b10      	ldr	r3, [pc, #64]	; (112c <configure_spi_master+0xe8>)
    10ec:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
    10ee:	2337      	movs	r3, #55	; 0x37
    10f0:	5ce1      	ldrb	r1, [r4, r3]
    10f2:	2201      	movs	r2, #1
    10f4:	430a      	orrs	r2, r1
    10f6:	54e2      	strb	r2, [r4, r3]
	spi_enable_callback(&spi_master_instance, SPI_CALLBACK_BUFFER_TRANSMITTED);
}
    10f8:	b011      	add	sp, #68	; 0x44
    10fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10fc:	20000a78 	.word	0x20000a78
    1100:	00001aad 	.word	0x00001aad
    1104:	41004400 	.word	0x41004400
    1108:	000f4240 	.word	0x000f4240
    110c:	00110002 	.word	0x00110002
    1110:	00130002 	.word	0x00130002
    1114:	20000a3c 	.word	0x20000a3c
    1118:	42000c00 	.word	0x42000c00
    111c:	00001c95 	.word	0x00001c95
    1120:	00002235 	.word	0x00002235
    1124:	e000e100 	.word	0xe000e100
    1128:	00000bb5 	.word	0x00000bb5
    112c:	00001f99 	.word	0x00001f99

00001130 <configure_tc_bg>:
	tc_enable(&display_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    1130:	b510      	push	{r4, lr}
    1132:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1134:	aa01      	add	r2, sp, #4
    1136:	2300      	movs	r3, #0
    1138:	2100      	movs	r1, #0
    113a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    113c:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    113e:	2400      	movs	r4, #0
    1140:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1142:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1144:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1146:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1148:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    114a:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    114c:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    114e:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1150:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1152:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1154:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1156:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1158:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    115a:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    115c:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    115e:	2304      	movs	r3, #4
    1160:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    1162:	23a0      	movs	r3, #160	; 0xa0
    1164:	00db      	lsls	r3, r3, #3
    1166:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    1168:	232a      	movs	r3, #42	; 0x2a
    116a:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    116c:	2329      	movs	r3, #41	; 0x29
    116e:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    1170:	2328      	movs	r3, #40	; 0x28
    1172:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    1174:	4c07      	ldr	r4, [pc, #28]	; (1194 <configure_tc_bg+0x64>)
    1176:	1c20      	adds	r0, r4, #0
    1178:	4907      	ldr	r1, [pc, #28]	; (1198 <configure_tc_bg+0x68>)
    117a:	4b08      	ldr	r3, [pc, #32]	; (119c <configure_tc_bg+0x6c>)
    117c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    117e:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1180:	217f      	movs	r1, #127	; 0x7f
    1182:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1184:	438b      	bics	r3, r1
    1186:	d1fc      	bne.n	1182 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1188:	8811      	ldrh	r1, [r2, #0]
    118a:	2302      	movs	r3, #2
    118c:	430b      	orrs	r3, r1
    118e:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    1190:	b00e      	add	sp, #56	; 0x38
    1192:	bd10      	pop	{r4, pc}
    1194:	20000a98 	.word	0x20000a98
    1198:	42002c00 	.word	0x42002c00
    119c:	000029d9 	.word	0x000029d9

000011a0 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    11a0:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    11a2:	20ff      	movs	r0, #255	; 0xff
    11a4:	4b01      	ldr	r3, [pc, #4]	; (11ac <configure_tc+0xc>)
    11a6:	4798      	blx	r3
}
    11a8:	bd08      	pop	{r3, pc}
    11aa:	46c0      	nop			; (mov r8, r8)
    11ac:	00001131 	.word	0x00001131

000011b0 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    11b0:	b510      	push	{r4, lr}
    11b2:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    11b4:	4c0c      	ldr	r4, [pc, #48]	; (11e8 <configure_tc_callbacks+0x38>)
    11b6:	1c20      	adds	r0, r4, #0
    11b8:	2200      	movs	r2, #0
    11ba:	4b0c      	ldr	r3, [pc, #48]	; (11ec <configure_tc_callbacks+0x3c>)
    11bc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    11be:	6820      	ldr	r0, [r4, #0]
    11c0:	4b0b      	ldr	r3, [pc, #44]	; (11f0 <configure_tc_callbacks+0x40>)
    11c2:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    11c4:	4b0b      	ldr	r3, [pc, #44]	; (11f4 <configure_tc_callbacks+0x44>)
    11c6:	5c1b      	ldrb	r3, [r3, r0]
    11c8:	211f      	movs	r1, #31
    11ca:	4019      	ands	r1, r3
    11cc:	2301      	movs	r3, #1
    11ce:	1c1a      	adds	r2, r3, #0
    11d0:	408a      	lsls	r2, r1
    11d2:	1c11      	adds	r1, r2, #0
    11d4:	4a08      	ldr	r2, [pc, #32]	; (11f8 <configure_tc_callbacks+0x48>)
    11d6:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    11d8:	7e61      	ldrb	r1, [r4, #25]
    11da:	2201      	movs	r2, #1
    11dc:	430a      	orrs	r2, r1
    11de:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    11e0:	6822      	ldr	r2, [r4, #0]
    11e2:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    11e4:	bd10      	pop	{r4, pc}
    11e6:	46c0      	nop			; (mov r8, r8)
    11e8:	20000a98 	.word	0x20000a98
    11ec:	00002c85 	.word	0x00002c85
    11f0:	000029a1 	.word	0x000029a1
    11f4:	00008340 	.word	0x00008340
    11f8:	e000e100 	.word	0xe000e100

000011fc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    11fc:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    11fe:	2000      	movs	r0, #0
    1200:	4b08      	ldr	r3, [pc, #32]	; (1224 <delay_init+0x28>)
    1202:	4798      	blx	r3
	cycles_per_ms /= 1000;
    1204:	4c08      	ldr	r4, [pc, #32]	; (1228 <delay_init+0x2c>)
    1206:	21fa      	movs	r1, #250	; 0xfa
    1208:	0089      	lsls	r1, r1, #2
    120a:	47a0      	blx	r4
    120c:	4b07      	ldr	r3, [pc, #28]	; (122c <delay_init+0x30>)
    120e:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1210:	21fa      	movs	r1, #250	; 0xfa
    1212:	0089      	lsls	r1, r1, #2
    1214:	47a0      	blx	r4
    1216:	4b06      	ldr	r3, [pc, #24]	; (1230 <delay_init+0x34>)
    1218:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    121a:	2205      	movs	r2, #5
    121c:	4b05      	ldr	r3, [pc, #20]	; (1234 <delay_init+0x38>)
    121e:	601a      	str	r2, [r3, #0]
}
    1220:	bd10      	pop	{r4, pc}
    1222:	46c0      	nop			; (mov r8, r8)
    1224:	00002751 	.word	0x00002751
    1228:	0000553d 	.word	0x0000553d
    122c:	20000008 	.word	0x20000008
    1230:	20000004 	.word	0x20000004
    1234:	e000e010 	.word	0xe000e010

00001238 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1238:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    123a:	4b08      	ldr	r3, [pc, #32]	; (125c <delay_cycles_ms+0x24>)
    123c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    123e:	4a08      	ldr	r2, [pc, #32]	; (1260 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1240:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1242:	2180      	movs	r1, #128	; 0x80
    1244:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    1246:	e006      	b.n	1256 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    1248:	2c00      	cmp	r4, #0
    124a:	d004      	beq.n	1256 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    124c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    124e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1250:	6813      	ldr	r3, [r2, #0]
    1252:	420b      	tst	r3, r1
    1254:	d0fc      	beq.n	1250 <delay_cycles_ms+0x18>
    1256:	3801      	subs	r0, #1
    1258:	d2f6      	bcs.n	1248 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    125a:	bd30      	pop	{r4, r5, pc}
    125c:	20000008 	.word	0x20000008
    1260:	e000e010 	.word	0xe000e010

00001264 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    1264:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    1266:	2200      	movs	r2, #0
    1268:	2300      	movs	r3, #0
    126a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    126c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    126e:	2100      	movs	r1, #0
    1270:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    1272:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    1274:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    1276:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    1278:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    127a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    127c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    127e:	24c0      	movs	r4, #192	; 0xc0
    1280:	0164      	lsls	r4, r4, #5
    1282:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    1284:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    1286:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    1288:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    128a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    128c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    128e:	242a      	movs	r4, #42	; 0x2a
    1290:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    1292:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    1294:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    1296:	2424      	movs	r4, #36	; 0x24
    1298:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    129a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    129c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    129e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    12a0:	232b      	movs	r3, #43	; 0x2b
    12a2:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    12a4:	232c      	movs	r3, #44	; 0x2c
    12a6:	54c1      	strb	r1, [r0, r3]
}
    12a8:	bd10      	pop	{r4, pc}
    12aa:	46c0      	nop			; (mov r8, r8)

000012ac <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    12ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ae:	465f      	mov	r7, fp
    12b0:	4656      	mov	r6, sl
    12b2:	464d      	mov	r5, r9
    12b4:	4644      	mov	r4, r8
    12b6:	b4f0      	push	{r4, r5, r6, r7}
    12b8:	b099      	sub	sp, #100	; 0x64
    12ba:	1c06      	adds	r6, r0, #0
    12bc:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    12be:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    12c0:	4bbc      	ldr	r3, [pc, #752]	; (15b4 <adc_init+0x308>)
    12c2:	6a18      	ldr	r0, [r3, #32]
    12c4:	2280      	movs	r2, #128	; 0x80
    12c6:	0252      	lsls	r2, r2, #9
    12c8:	4302      	orrs	r2, r0
    12ca:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    12cc:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    12ce:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    12d0:	07da      	lsls	r2, r3, #31
    12d2:	d500      	bpl.n	12d6 <adc_init+0x2a>
    12d4:	e1f6      	b.n	16c4 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    12d6:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    12d8:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    12da:	0799      	lsls	r1, r3, #30
    12dc:	d500      	bpl.n	12e0 <adc_init+0x34>
    12de:	e1f1      	b.n	16c4 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    12e0:	7863      	ldrb	r3, [r4, #1]
    12e2:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    12e4:	2b00      	cmp	r3, #0
    12e6:	d000      	beq.n	12ea <adc_init+0x3e>
    12e8:	e1dc      	b.n	16a4 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    12ea:	4bb3      	ldr	r3, [pc, #716]	; (15b8 <adc_init+0x30c>)
    12ec:	6c19      	ldr	r1, [r3, #64]	; 0x40
    12ee:	2204      	movs	r2, #4
    12f0:	430a      	orrs	r2, r1
    12f2:	641a      	str	r2, [r3, #64]	; 0x40
    12f4:	e1d6      	b.n	16a4 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    12f6:	7d23      	ldrb	r3, [r4, #20]
    12f8:	2b00      	cmp	r3, #0
    12fa:	d102      	bne.n	1302 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    12fc:	2301      	movs	r3, #1
    12fe:	7773      	strb	r3, [r6, #29]
    1300:	e001      	b.n	1306 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    1302:	2300      	movs	r3, #0
    1304:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    1306:	6832      	ldr	r2, [r6, #0]
    1308:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    130a:	7823      	ldrb	r3, [r4, #0]
    130c:	4668      	mov	r0, sp
    130e:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    1310:	201e      	movs	r0, #30
    1312:	a902      	add	r1, sp, #8
    1314:	4ba9      	ldr	r3, [pc, #676]	; (15bc <adc_init+0x310>)
    1316:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    1318:	201e      	movs	r0, #30
    131a:	4ba9      	ldr	r3, [pc, #676]	; (15c0 <adc_init+0x314>)
    131c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    131e:	232c      	movs	r3, #44	; 0x2c
    1320:	5ce3      	ldrb	r3, [r4, r3]
    1322:	2b00      	cmp	r3, #0
    1324:	d042      	beq.n	13ac <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    1326:	222b      	movs	r2, #43	; 0x2b
    1328:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    132a:	7b21      	ldrb	r1, [r4, #12]
    132c:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    132e:	194a      	adds	r2, r1, r5
    1330:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    1332:	18d3      	adds	r3, r2, r3
    1334:	b2db      	uxtb	r3, r3
    1336:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    1338:	429a      	cmp	r2, r3
    133a:	d221      	bcs.n	1380 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    133c:	4aa1      	ldr	r2, [pc, #644]	; (15c4 <adc_init+0x318>)
    133e:	4693      	mov	fp, r2
    1340:	4ba1      	ldr	r3, [pc, #644]	; (15c8 <adc_init+0x31c>)
    1342:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    1344:	270f      	movs	r7, #15
    1346:	402f      	ands	r7, r5
    1348:	7b23      	ldrb	r3, [r4, #12]
    134a:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    134c:	a804      	add	r0, sp, #16
    134e:	4659      	mov	r1, fp
    1350:	2250      	movs	r2, #80	; 0x50
    1352:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1354:	2f13      	cmp	r7, #19
    1356:	d80c      	bhi.n	1372 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1358:	00bf      	lsls	r7, r7, #2
    135a:	ab04      	add	r3, sp, #16
    135c:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    135e:	a903      	add	r1, sp, #12
    1360:	2300      	movs	r3, #0
    1362:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1364:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1366:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1368:	2301      	movs	r3, #1
    136a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    136c:	b2c0      	uxtb	r0, r0
    136e:	4a97      	ldr	r2, [pc, #604]	; (15cc <adc_init+0x320>)
    1370:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    1372:	3501      	adds	r5, #1
    1374:	b2ed      	uxtb	r5, r5
    1376:	4640      	mov	r0, r8
    1378:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    137a:	b2db      	uxtb	r3, r3
    137c:	454b      	cmp	r3, r9
    137e:	d3e1      	bcc.n	1344 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    1380:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1382:	a804      	add	r0, sp, #16
    1384:	498f      	ldr	r1, [pc, #572]	; (15c4 <adc_init+0x318>)
    1386:	2250      	movs	r2, #80	; 0x50
    1388:	4b8f      	ldr	r3, [pc, #572]	; (15c8 <adc_init+0x31c>)
    138a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    138c:	2d13      	cmp	r5, #19
    138e:	d837      	bhi.n	1400 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1390:	00ad      	lsls	r5, r5, #2
    1392:	ab04      	add	r3, sp, #16
    1394:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1396:	a903      	add	r1, sp, #12
    1398:	2300      	movs	r3, #0
    139a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    139c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    139e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    13a0:	2301      	movs	r3, #1
    13a2:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    13a4:	b2c0      	uxtb	r0, r0
    13a6:	4b89      	ldr	r3, [pc, #548]	; (15cc <adc_init+0x320>)
    13a8:	4798      	blx	r3
    13aa:	e029      	b.n	1400 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    13ac:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    13ae:	a804      	add	r0, sp, #16
    13b0:	4984      	ldr	r1, [pc, #528]	; (15c4 <adc_init+0x318>)
    13b2:	2250      	movs	r2, #80	; 0x50
    13b4:	4b84      	ldr	r3, [pc, #528]	; (15c8 <adc_init+0x31c>)
    13b6:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    13b8:	2d13      	cmp	r5, #19
    13ba:	d80c      	bhi.n	13d6 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    13bc:	00ad      	lsls	r5, r5, #2
    13be:	ab04      	add	r3, sp, #16
    13c0:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    13c2:	a903      	add	r1, sp, #12
    13c4:	2300      	movs	r3, #0
    13c6:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    13c8:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    13ca:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    13cc:	2301      	movs	r3, #1
    13ce:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    13d0:	b2c0      	uxtb	r0, r0
    13d2:	4b7e      	ldr	r3, [pc, #504]	; (15cc <adc_init+0x320>)
    13d4:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    13d6:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    13d8:	a804      	add	r0, sp, #16
    13da:	497a      	ldr	r1, [pc, #488]	; (15c4 <adc_init+0x318>)
    13dc:	2250      	movs	r2, #80	; 0x50
    13de:	4b7a      	ldr	r3, [pc, #488]	; (15c8 <adc_init+0x31c>)
    13e0:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    13e2:	2d13      	cmp	r5, #19
    13e4:	d80c      	bhi.n	1400 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    13e6:	00ad      	lsls	r5, r5, #2
    13e8:	ab04      	add	r3, sp, #16
    13ea:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    13ec:	a903      	add	r1, sp, #12
    13ee:	2300      	movs	r3, #0
    13f0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    13f2:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    13f4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    13f6:	2301      	movs	r3, #1
    13f8:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    13fa:	b2c0      	uxtb	r0, r0
    13fc:	4b73      	ldr	r3, [pc, #460]	; (15cc <adc_init+0x320>)
    13fe:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    1400:	7d63      	ldrb	r3, [r4, #21]
    1402:	009b      	lsls	r3, r3, #2
    1404:	b2db      	uxtb	r3, r3
    1406:	9901      	ldr	r1, [sp, #4]
    1408:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    140a:	7da3      	ldrb	r3, [r4, #22]
    140c:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    140e:	7862      	ldrb	r2, [r4, #1]
    1410:	4313      	orrs	r3, r2
    1412:	b2db      	uxtb	r3, r3
    1414:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    1416:	7923      	ldrb	r3, [r4, #4]
    1418:	2b34      	cmp	r3, #52	; 0x34
    141a:	d900      	bls.n	141e <adc_init+0x172>
    141c:	e140      	b.n	16a0 <adc_init+0x3f4>
    141e:	009b      	lsls	r3, r3, #2
    1420:	4a6b      	ldr	r2, [pc, #428]	; (15d0 <adc_init+0x324>)
    1422:	58d3      	ldr	r3, [r2, r3]
    1424:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    1426:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1428:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    142a:	2301      	movs	r3, #1
    142c:	e01a      	b.n	1464 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    142e:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    1430:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1432:	2510      	movs	r5, #16
    1434:	e016      	b.n	1464 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    1436:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1438:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    143a:	2301      	movs	r3, #1
    143c:	e012      	b.n	1464 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    143e:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1440:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    1442:	2300      	movs	r3, #0
    1444:	e00e      	b.n	1464 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1446:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    1448:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    144a:	2300      	movs	r3, #0
    144c:	e00a      	b.n	1464 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    144e:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    1450:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1452:	2300      	movs	r3, #0
    1454:	e006      	b.n	1464 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1456:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    1458:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    145a:	2300      	movs	r3, #0
    145c:	e002      	b.n	1464 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    145e:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1460:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    1462:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1464:	011b      	lsls	r3, r3, #4
    1466:	2170      	movs	r1, #112	; 0x70
    1468:	400b      	ands	r3, r1
    146a:	4313      	orrs	r3, r2
    146c:	9a01      	ldr	r2, [sp, #4]
    146e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1470:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    1472:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1474:	2b3f      	cmp	r3, #63	; 0x3f
    1476:	d900      	bls.n	147a <adc_init+0x1ce>
    1478:	e124      	b.n	16c4 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    147a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    147c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    147e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    1480:	b25b      	sxtb	r3, r3
    1482:	2b00      	cmp	r3, #0
    1484:	dbfb      	blt.n	147e <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1486:	7ce2      	ldrb	r2, [r4, #19]
    1488:	8863      	ldrh	r3, [r4, #2]
    148a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    148c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    148e:	5ca2      	ldrb	r2, [r4, r2]
    1490:	00d2      	lsls	r2, r2, #3
    1492:	4313      	orrs	r3, r2
    1494:	7d22      	ldrb	r2, [r4, #20]
    1496:	0092      	lsls	r2, r2, #2
    1498:	4313      	orrs	r3, r2
    149a:	7ca2      	ldrb	r2, [r4, #18]
    149c:	0052      	lsls	r2, r2, #1
    149e:	4313      	orrs	r3, r2
    14a0:	432b      	orrs	r3, r5
    14a2:	9801      	ldr	r0, [sp, #4]
    14a4:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    14a6:	7e23      	ldrb	r3, [r4, #24]
    14a8:	2b00      	cmp	r3, #0
    14aa:	d101      	bne.n	14b0 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    14ac:	6831      	ldr	r1, [r6, #0]
    14ae:	e097      	b.n	15e0 <adc_init+0x334>
		switch (resolution) {
    14b0:	2d10      	cmp	r5, #16
    14b2:	d05f      	beq.n	1574 <adc_init+0x2c8>
    14b4:	d802      	bhi.n	14bc <adc_init+0x210>
    14b6:	2d00      	cmp	r5, #0
    14b8:	d03c      	beq.n	1534 <adc_init+0x288>
    14ba:	e7f7      	b.n	14ac <adc_init+0x200>
    14bc:	2d20      	cmp	r5, #32
    14be:	d019      	beq.n	14f4 <adc_init+0x248>
    14c0:	2d30      	cmp	r5, #48	; 0x30
    14c2:	d1f3      	bne.n	14ac <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    14c4:	7ce2      	ldrb	r2, [r4, #19]
    14c6:	2a00      	cmp	r2, #0
    14c8:	d00a      	beq.n	14e0 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    14ca:	69e2      	ldr	r2, [r4, #28]
    14cc:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    14ce:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    14d0:	2aff      	cmp	r2, #255	; 0xff
    14d2:	d900      	bls.n	14d6 <adc_init+0x22a>
    14d4:	e0f6      	b.n	16c4 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    14d6:	6a22      	ldr	r2, [r4, #32]
    14d8:	3280      	adds	r2, #128	; 0x80
    14da:	2aff      	cmp	r2, #255	; 0xff
    14dc:	d900      	bls.n	14e0 <adc_init+0x234>
    14de:	e0f1      	b.n	16c4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    14e0:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    14e2:	69e1      	ldr	r1, [r4, #28]
    14e4:	29ff      	cmp	r1, #255	; 0xff
    14e6:	dd00      	ble.n	14ea <adc_init+0x23e>
    14e8:	e0ec      	b.n	16c4 <adc_init+0x418>
    14ea:	6a22      	ldr	r2, [r4, #32]
    14ec:	2aff      	cmp	r2, #255	; 0xff
    14ee:	dd00      	ble.n	14f2 <adc_init+0x246>
    14f0:	e0e8      	b.n	16c4 <adc_init+0x418>
    14f2:	e7db      	b.n	14ac <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    14f4:	7ce2      	ldrb	r2, [r4, #19]
    14f6:	2a00      	cmp	r2, #0
    14f8:	d011      	beq.n	151e <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    14fa:	69e0      	ldr	r0, [r4, #28]
    14fc:	2280      	movs	r2, #128	; 0x80
    14fe:	0092      	lsls	r2, r2, #2
    1500:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1502:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1504:	4a33      	ldr	r2, [pc, #204]	; (15d4 <adc_init+0x328>)
    1506:	4291      	cmp	r1, r2
    1508:	d900      	bls.n	150c <adc_init+0x260>
    150a:	e0db      	b.n	16c4 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    150c:	6a20      	ldr	r0, [r4, #32]
    150e:	2280      	movs	r2, #128	; 0x80
    1510:	0092      	lsls	r2, r2, #2
    1512:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1514:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    1516:	4a2f      	ldr	r2, [pc, #188]	; (15d4 <adc_init+0x328>)
    1518:	4291      	cmp	r1, r2
    151a:	d900      	bls.n	151e <adc_init+0x272>
    151c:	e0d2      	b.n	16c4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    151e:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    1520:	4a2c      	ldr	r2, [pc, #176]	; (15d4 <adc_init+0x328>)
    1522:	69e1      	ldr	r1, [r4, #28]
    1524:	4291      	cmp	r1, r2
    1526:	dd00      	ble.n	152a <adc_init+0x27e>
    1528:	e0cc      	b.n	16c4 <adc_init+0x418>
    152a:	6a21      	ldr	r1, [r4, #32]
    152c:	4291      	cmp	r1, r2
    152e:	dd00      	ble.n	1532 <adc_init+0x286>
    1530:	e0c8      	b.n	16c4 <adc_init+0x418>
    1532:	e7bb      	b.n	14ac <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1534:	7ce2      	ldrb	r2, [r4, #19]
    1536:	2a00      	cmp	r2, #0
    1538:	d011      	beq.n	155e <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    153a:	69e2      	ldr	r2, [r4, #28]
    153c:	2080      	movs	r0, #128	; 0x80
    153e:	0100      	lsls	r0, r0, #4
    1540:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1542:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1544:	4a24      	ldr	r2, [pc, #144]	; (15d8 <adc_init+0x32c>)
    1546:	4291      	cmp	r1, r2
    1548:	d900      	bls.n	154c <adc_init+0x2a0>
    154a:	e0bb      	b.n	16c4 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    154c:	6a22      	ldr	r2, [r4, #32]
    154e:	2080      	movs	r0, #128	; 0x80
    1550:	0100      	lsls	r0, r0, #4
    1552:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1554:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1556:	4a20      	ldr	r2, [pc, #128]	; (15d8 <adc_init+0x32c>)
    1558:	4291      	cmp	r1, r2
    155a:	d900      	bls.n	155e <adc_init+0x2b2>
    155c:	e0b2      	b.n	16c4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    155e:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    1560:	4a1d      	ldr	r2, [pc, #116]	; (15d8 <adc_init+0x32c>)
    1562:	69e1      	ldr	r1, [r4, #28]
    1564:	4291      	cmp	r1, r2
    1566:	dd00      	ble.n	156a <adc_init+0x2be>
    1568:	e0ac      	b.n	16c4 <adc_init+0x418>
    156a:	6a21      	ldr	r1, [r4, #32]
    156c:	4291      	cmp	r1, r2
    156e:	dd00      	ble.n	1572 <adc_init+0x2c6>
    1570:	e0a8      	b.n	16c4 <adc_init+0x418>
    1572:	e79b      	b.n	14ac <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1574:	7ce2      	ldrb	r2, [r4, #19]
    1576:	2a00      	cmp	r2, #0
    1578:	d011      	beq.n	159e <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    157a:	69e2      	ldr	r2, [r4, #28]
    157c:	2080      	movs	r0, #128	; 0x80
    157e:	0200      	lsls	r0, r0, #8
    1580:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1582:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1584:	4a15      	ldr	r2, [pc, #84]	; (15dc <adc_init+0x330>)
    1586:	4291      	cmp	r1, r2
    1588:	d900      	bls.n	158c <adc_init+0x2e0>
    158a:	e09b      	b.n	16c4 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    158c:	6a22      	ldr	r2, [r4, #32]
    158e:	2080      	movs	r0, #128	; 0x80
    1590:	0200      	lsls	r0, r0, #8
    1592:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1594:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1596:	4a11      	ldr	r2, [pc, #68]	; (15dc <adc_init+0x330>)
    1598:	4291      	cmp	r1, r2
    159a:	d900      	bls.n	159e <adc_init+0x2f2>
    159c:	e092      	b.n	16c4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    159e:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    15a0:	4a0e      	ldr	r2, [pc, #56]	; (15dc <adc_init+0x330>)
    15a2:	69e1      	ldr	r1, [r4, #28]
    15a4:	4291      	cmp	r1, r2
    15a6:	dd00      	ble.n	15aa <adc_init+0x2fe>
    15a8:	e08c      	b.n	16c4 <adc_init+0x418>
    15aa:	6a21      	ldr	r1, [r4, #32]
    15ac:	4291      	cmp	r1, r2
    15ae:	dd00      	ble.n	15b2 <adc_init+0x306>
    15b0:	e088      	b.n	16c4 <adc_init+0x418>
    15b2:	e77b      	b.n	14ac <adc_init+0x200>
    15b4:	40000400 	.word	0x40000400
    15b8:	40000800 	.word	0x40000800
    15bc:	00002869 	.word	0x00002869
    15c0:	000027dd 	.word	0x000027dd
    15c4:	00008418 	.word	0x00008418
    15c8:	00003ac9 	.word	0x00003ac9
    15cc:	00002945 	.word	0x00002945
    15d0:	00008344 	.word	0x00008344
    15d4:	000003ff 	.word	0x000003ff
    15d8:	00000fff 	.word	0x00000fff
    15dc:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    15e0:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    15e2:	b252      	sxtb	r2, r2
    15e4:	2a00      	cmp	r2, #0
    15e6:	dbfb      	blt.n	15e0 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    15e8:	9a01      	ldr	r2, [sp, #4]
    15ea:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    15ec:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    15ee:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    15f0:	b25b      	sxtb	r3, r3
    15f2:	2b00      	cmp	r3, #0
    15f4:	dbfb      	blt.n	15ee <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    15f6:	8ba3      	ldrh	r3, [r4, #28]
    15f8:	9801      	ldr	r0, [sp, #4]
    15fa:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    15fc:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    15fe:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    1600:	b25b      	sxtb	r3, r3
    1602:	2b00      	cmp	r3, #0
    1604:	dbfb      	blt.n	15fe <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    1606:	8c23      	ldrh	r3, [r4, #32]
    1608:	9901      	ldr	r1, [sp, #4]
    160a:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    160c:	232c      	movs	r3, #44	; 0x2c
    160e:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    1610:	2b00      	cmp	r3, #0
    1612:	d004      	beq.n	161e <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    1614:	3b01      	subs	r3, #1
    1616:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1618:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    161a:	2b0f      	cmp	r3, #15
    161c:	d852      	bhi.n	16c4 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    161e:	222b      	movs	r2, #43	; 0x2b
    1620:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1622:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1624:	2a0f      	cmp	r2, #15
    1626:	d84d      	bhi.n	16c4 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1628:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    162a:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    162c:	b240      	sxtb	r0, r0
    162e:	2800      	cmp	r0, #0
    1630:	dbfb      	blt.n	162a <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1632:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1634:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    1636:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    1638:	68a0      	ldr	r0, [r4, #8]
    163a:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    163c:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    163e:	430a      	orrs	r2, r1
    1640:	041b      	lsls	r3, r3, #16
			config->negative_input |
    1642:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1644:	9901      	ldr	r1, [sp, #4]
    1646:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1648:	232a      	movs	r3, #42	; 0x2a
    164a:	5ce3      	ldrb	r3, [r4, r3]
    164c:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    164e:	230f      	movs	r3, #15
    1650:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    1652:	2324      	movs	r3, #36	; 0x24
    1654:	5ce3      	ldrb	r3, [r4, r3]
    1656:	2b00      	cmp	r3, #0
    1658:	d010      	beq.n	167c <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    165a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    165c:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    165e:	4a1d      	ldr	r2, [pc, #116]	; (16d4 <adc_init+0x428>)
    1660:	4293      	cmp	r3, r2
    1662:	d82f      	bhi.n	16c4 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1664:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1666:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1668:	2080      	movs	r0, #128	; 0x80
    166a:	0100      	lsls	r0, r0, #4
    166c:	1819      	adds	r1, r3, r0
    166e:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    1670:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1672:	4a18      	ldr	r2, [pc, #96]	; (16d4 <adc_init+0x428>)
    1674:	4291      	cmp	r1, r2
    1676:	d825      	bhi.n	16c4 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1678:	9901      	ldr	r1, [sp, #4]
    167a:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    167c:	4b16      	ldr	r3, [pc, #88]	; (16d8 <adc_init+0x42c>)
    167e:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1680:	0152      	lsls	r2, r2, #5
    1682:	23e0      	movs	r3, #224	; 0xe0
    1684:	00db      	lsls	r3, r3, #3
    1686:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    1688:	4b14      	ldr	r3, [pc, #80]	; (16dc <adc_init+0x430>)
    168a:	6858      	ldr	r0, [r3, #4]
    168c:	0141      	lsls	r1, r0, #5
    168e:	681b      	ldr	r3, [r3, #0]
    1690:	0edb      	lsrs	r3, r3, #27
    1692:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1694:	b2db      	uxtb	r3, r3
    1696:	4313      	orrs	r3, r2
    1698:	9901      	ldr	r1, [sp, #4]
    169a:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    169c:	2000      	movs	r0, #0
    169e:	e011      	b.n	16c4 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    16a0:	2017      	movs	r0, #23
    16a2:	e00f      	b.n	16c4 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    16a4:	2300      	movs	r3, #0
    16a6:	60b3      	str	r3, [r6, #8]
    16a8:	60f3      	str	r3, [r6, #12]
    16aa:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    16ac:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    16ae:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    16b0:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    16b2:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    16b4:	4b0a      	ldr	r3, [pc, #40]	; (16e0 <adc_init+0x434>)
    16b6:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    16b8:	232a      	movs	r3, #42	; 0x2a
    16ba:	5ce3      	ldrb	r3, [r4, r3]
    16bc:	2b00      	cmp	r3, #0
    16be:	d100      	bne.n	16c2 <adc_init+0x416>
    16c0:	e619      	b.n	12f6 <adc_init+0x4a>
    16c2:	e61e      	b.n	1302 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    16c4:	b019      	add	sp, #100	; 0x64
    16c6:	bc3c      	pop	{r2, r3, r4, r5}
    16c8:	4690      	mov	r8, r2
    16ca:	4699      	mov	r9, r3
    16cc:	46a2      	mov	sl, r4
    16ce:	46ab      	mov	fp, r5
    16d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16d2:	46c0      	nop			; (mov r8, r8)
    16d4:	00000fff 	.word	0x00000fff
    16d8:	00806024 	.word	0x00806024
    16dc:	00806020 	.word	0x00806020
    16e0:	20000b04 	.word	0x20000b04

000016e4 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    16e4:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    16e6:	4b2d      	ldr	r3, [pc, #180]	; (179c <ADC_Handler+0xb8>)
    16e8:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    16ea:	6823      	ldr	r3, [r4, #0]
    16ec:	7e1d      	ldrb	r5, [r3, #24]
    16ee:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    16f0:	07e9      	lsls	r1, r5, #31
    16f2:	d535      	bpl.n	1760 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    16f4:	7ee2      	ldrb	r2, [r4, #27]
    16f6:	07d1      	lsls	r1, r2, #31
    16f8:	d532      	bpl.n	1760 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    16fa:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    16fc:	07d1      	lsls	r1, r2, #31
    16fe:	d52f      	bpl.n	1760 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1700:	2201      	movs	r2, #1
    1702:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1704:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1706:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1708:	b25b      	sxtb	r3, r3
    170a:	2b00      	cmp	r3, #0
    170c:	dbfb      	blt.n	1706 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    170e:	6963      	ldr	r3, [r4, #20]
    1710:	1c99      	adds	r1, r3, #2
    1712:	6161      	str	r1, [r4, #20]
    1714:	8b52      	ldrh	r2, [r2, #26]
    1716:	b292      	uxth	r2, r2
    1718:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    171a:	8b23      	ldrh	r3, [r4, #24]
    171c:	3b01      	subs	r3, #1
    171e:	b29b      	uxth	r3, r3
    1720:	8323      	strh	r3, [r4, #24]
    1722:	2b00      	cmp	r3, #0
    1724:	d011      	beq.n	174a <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    1726:	7f63      	ldrb	r3, [r4, #29]
    1728:	2b00      	cmp	r3, #0
    172a:	d019      	beq.n	1760 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    172c:	6823      	ldr	r3, [r4, #0]
    172e:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    1730:	b252      	sxtb	r2, r2
    1732:	2a00      	cmp	r2, #0
    1734:	dbfb      	blt.n	172e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1736:	7b19      	ldrb	r1, [r3, #12]
    1738:	2202      	movs	r2, #2
    173a:	430a      	orrs	r2, r1
    173c:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    173e:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1740:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1742:	b25b      	sxtb	r3, r3
    1744:	2b00      	cmp	r3, #0
    1746:	dbfb      	blt.n	1740 <ADC_Handler+0x5c>
    1748:	e00a      	b.n	1760 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    174a:	7f23      	ldrb	r3, [r4, #28]
    174c:	2b05      	cmp	r3, #5
    174e:	d107      	bne.n	1760 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1750:	2300      	movs	r3, #0
    1752:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    1754:	2301      	movs	r3, #1
    1756:	6822      	ldr	r2, [r4, #0]
    1758:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    175a:	1c20      	adds	r0, r4, #0
    175c:	68a3      	ldr	r3, [r4, #8]
    175e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1760:	0769      	lsls	r1, r5, #29
    1762:	d50b      	bpl.n	177c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    1764:	2304      	movs	r3, #4
    1766:	6822      	ldr	r2, [r4, #0]
    1768:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    176a:	7ee3      	ldrb	r3, [r4, #27]
    176c:	0799      	lsls	r1, r3, #30
    176e:	d505      	bpl.n	177c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    1770:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1772:	079a      	lsls	r2, r3, #30
    1774:	d502      	bpl.n	177c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1776:	1c20      	adds	r0, r4, #0
    1778:	68e3      	ldr	r3, [r4, #12]
    177a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    177c:	07a9      	lsls	r1, r5, #30
    177e:	d50b      	bpl.n	1798 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    1780:	2302      	movs	r3, #2
    1782:	6822      	ldr	r2, [r4, #0]
    1784:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1786:	7ee3      	ldrb	r3, [r4, #27]
    1788:	0759      	lsls	r1, r3, #29
    178a:	d505      	bpl.n	1798 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    178c:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    178e:	075a      	lsls	r2, r3, #29
    1790:	d502      	bpl.n	1798 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    1792:	6923      	ldr	r3, [r4, #16]
    1794:	1c20      	adds	r0, r4, #0
    1796:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    1798:	bd38      	pop	{r3, r4, r5, pc}
    179a:	46c0      	nop			; (mov r8, r8)
    179c:	20000b04 	.word	0x20000b04

000017a0 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    17a0:	1c93      	adds	r3, r2, #2
    17a2:	009b      	lsls	r3, r3, #2
    17a4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    17a6:	2301      	movs	r3, #1
    17a8:	4093      	lsls	r3, r2
    17aa:	1c1a      	adds	r2, r3, #0
    17ac:	7e83      	ldrb	r3, [r0, #26]
    17ae:	431a      	orrs	r2, r3
    17b0:	7682      	strb	r2, [r0, #26]
}
    17b2:	4770      	bx	lr

000017b4 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    17b4:	b510      	push	{r4, lr}
    17b6:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    17b8:	8b04      	ldrh	r4, [r0, #24]
    17ba:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    17bc:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    17be:	2c00      	cmp	r4, #0
    17c0:	d11d      	bne.n	17fe <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    17c2:	7f18      	ldrb	r0, [r3, #28]
    17c4:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    17c6:	2805      	cmp	r0, #5
    17c8:	d019      	beq.n	17fe <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    17ca:	2005      	movs	r0, #5
    17cc:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    17ce:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    17d0:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    17d2:	2201      	movs	r2, #1
    17d4:	6819      	ldr	r1, [r3, #0]
    17d6:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    17d8:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    17da:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    17dc:	2a00      	cmp	r2, #0
    17de:	d00e      	beq.n	17fe <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    17e0:	681a      	ldr	r2, [r3, #0]
    17e2:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    17e4:	b249      	sxtb	r1, r1
    17e6:	2900      	cmp	r1, #0
    17e8:	dbfb      	blt.n	17e2 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    17ea:	7b10      	ldrb	r0, [r2, #12]
    17ec:	2102      	movs	r1, #2
    17ee:	4301      	orrs	r1, r0
    17f0:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    17f2:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    17f4:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    17f6:	b25b      	sxtb	r3, r3
    17f8:	2b00      	cmp	r3, #0
    17fa:	dbfb      	blt.n	17f4 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    17fc:	2000      	movs	r0, #0
}
    17fe:	bd10      	pop	{r4, pc}

00001800 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    1800:	b510      	push	{r4, lr}
    1802:	1c02      	adds	r2, r0, #0
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1804:	4b1c      	ldr	r3, [pc, #112]	; (1878 <nvm_set_config+0x78>)
    1806:	69d8      	ldr	r0, [r3, #28]
    1808:	2104      	movs	r1, #4
    180a:	4301      	orrs	r1, r0
    180c:	61d9      	str	r1, [r3, #28]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    180e:	4b1b      	ldr	r3, [pc, #108]	; (187c <nvm_set_config+0x7c>)
    1810:	8b18      	ldrh	r0, [r3, #24]
    1812:	2120      	movs	r1, #32
    1814:	31ff      	adds	r1, #255	; 0xff
    1816:	4301      	orrs	r1, r0
    1818:	8319      	strh	r1, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    181a:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    181c:	2005      	movs	r0, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    181e:	07d9      	lsls	r1, r3, #31
    1820:	d528      	bpl.n	1874 <nvm_set_config+0x74>
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1822:	7811      	ldrb	r1, [r2, #0]
    1824:	0209      	lsls	r1, r1, #8
    1826:	23c0      	movs	r3, #192	; 0xc0
    1828:	009b      	lsls	r3, r3, #2
    182a:	4019      	ands	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    182c:	7853      	ldrb	r3, [r2, #1]
    182e:	01db      	lsls	r3, r3, #7
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1830:	20ff      	movs	r0, #255	; 0xff
    1832:	4003      	ands	r3, r0
    1834:	4319      	orrs	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1836:	78d3      	ldrb	r3, [r2, #3]
    1838:	049b      	lsls	r3, r3, #18
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    183a:	4319      	orrs	r1, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    183c:	7893      	ldrb	r3, [r2, #2]
    183e:	005b      	lsls	r3, r3, #1
    1840:	201e      	movs	r0, #30
    1842:	4003      	ands	r3, r0
    1844:	4319      	orrs	r1, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    1846:	7910      	ldrb	r0, [r2, #4]
    1848:	0400      	lsls	r0, r0, #16
    184a:	23c0      	movs	r3, #192	; 0xc0
    184c:	029b      	lsls	r3, r3, #10
    184e:	4003      	ands	r3, r0
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1850:	4319      	orrs	r1, r3
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    1852:	4b0a      	ldr	r3, [pc, #40]	; (187c <nvm_set_config+0x7c>)
    1854:	6059      	str	r1, [r3, #4]
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);


	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    1856:	6898      	ldr	r0, [r3, #8]
    1858:	0340      	lsls	r0, r0, #13
    185a:	0f40      	lsrs	r0, r0, #29
    185c:	4908      	ldr	r1, [pc, #32]	; (1880 <nvm_set_config+0x80>)
    185e:	2408      	movs	r4, #8
    1860:	4084      	lsls	r4, r0
    1862:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    1864:	6898      	ldr	r0, [r3, #8]
    1866:	8048      	strh	r0, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    1868:	7852      	ldrb	r2, [r2, #1]
    186a:	710a      	strb	r2, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    186c:	8b18      	ldrh	r0, [r3, #24]
    186e:	05c0      	lsls	r0, r0, #23
		return STATUS_ERR_IO;
    1870:	0fc0      	lsrs	r0, r0, #31
    1872:	0100      	lsls	r0, r0, #4
	}

	return STATUS_OK;
}
    1874:	bd10      	pop	{r4, pc}
    1876:	46c0      	nop			; (mov r8, r8)
    1878:	40000400 	.word	0x40000400
    187c:	41004000 	.word	0x41004000
    1880:	200000e0 	.word	0x200000e0

00001884 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    1884:	b530      	push	{r4, r5, lr}
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1886:	4b1d      	ldr	r3, [pc, #116]	; (18fc <nvm_execute_command+0x78>)
    1888:	885a      	ldrh	r2, [r3, #2]
    188a:	881b      	ldrh	r3, [r3, #0]
    188c:	435a      	muls	r2, r3
		return STATUS_ERR_BAD_ADDRESS;
    188e:	2318      	movs	r3, #24
		const uint32_t parameter)
{
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1890:	428a      	cmp	r2, r1
    1892:	d331      	bcc.n	18f8 <nvm_execute_command+0x74>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* turn off cache before issuing flash commands */
	temp = nvm_module->CTRLB.reg;
    1894:	4b1a      	ldr	r3, [pc, #104]	; (1900 <nvm_execute_command+0x7c>)
    1896:	685c      	ldr	r4, [r3, #4]
	nvm_module->CTRLB.reg = temp | NVMCTRL_CTRLB_CACHEDIS;
    1898:	2280      	movs	r2, #128	; 0x80
    189a:	02d2      	lsls	r2, r2, #11
    189c:	4322      	orrs	r2, r4
    189e:	605a      	str	r2, [r3, #4]

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    18a0:	8b1d      	ldrh	r5, [r3, #24]
    18a2:	2220      	movs	r2, #32
    18a4:	32ff      	adds	r2, #255	; 0xff
    18a6:	432a      	orrs	r2, r5
    18a8:	831a      	strh	r2, [r3, #24]
    18aa:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    18ac:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    18ae:	07d5      	lsls	r5, r2, #31
    18b0:	d522      	bpl.n	18f8 <nvm_execute_command+0x74>
		return STATUS_BUSY;
	}

	switch (command) {
    18b2:	2845      	cmp	r0, #69	; 0x45
    18b4:	d81f      	bhi.n	18f6 <nvm_execute_command+0x72>
    18b6:	0083      	lsls	r3, r0, #2
    18b8:	4a12      	ldr	r2, [pc, #72]	; (1904 <nvm_execute_command+0x80>)
    18ba:	58d3      	ldr	r3, [r2, r3]
    18bc:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    18be:	4b10      	ldr	r3, [pc, #64]	; (1900 <nvm_execute_command+0x7c>)
    18c0:	8b1a      	ldrh	r2, [r3, #24]
				return STATUS_ERR_IO;
    18c2:	2310      	movs	r3, #16
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    18c4:	05d5      	lsls	r5, r2, #23
    18c6:	d417      	bmi.n	18f8 <nvm_execute_command+0x74>
				return STATUS_ERR_IO;
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    18c8:	0889      	lsrs	r1, r1, #2
    18ca:	0049      	lsls	r1, r1, #1
    18cc:	4b0c      	ldr	r3, [pc, #48]	; (1900 <nvm_execute_command+0x7c>)
    18ce:	61d9      	str	r1, [r3, #28]
			break;
    18d0:	e003      	b.n	18da <nvm_execute_command+0x56>
		case NVM_COMMAND_WRITE_PAGE:
		case NVM_COMMAND_LOCK_REGION:
		case NVM_COMMAND_UNLOCK_REGION:

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    18d2:	0889      	lsrs	r1, r1, #2
    18d4:	0049      	lsls	r1, r1, #1
    18d6:	4b0a      	ldr	r3, [pc, #40]	; (1900 <nvm_execute_command+0x7c>)
    18d8:	61d9      	str	r1, [r3, #28]
		default:
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    18da:	23a5      	movs	r3, #165	; 0xa5
    18dc:	021b      	lsls	r3, r3, #8
    18de:	4318      	orrs	r0, r3
    18e0:	4b07      	ldr	r3, [pc, #28]	; (1900 <nvm_execute_command+0x7c>)
    18e2:	8018      	strh	r0, [r3, #0]
    18e4:	1c19      	adds	r1, r3, #0
    18e6:	2201      	movs	r2, #1
    18e8:	7d0b      	ldrb	r3, [r1, #20]

	/* Wait for the nvm controller to become ready */
	while (!nvm_is_ready()) {
    18ea:	4213      	tst	r3, r2
    18ec:	d0fc      	beq.n	18e8 <nvm_execute_command+0x64>
	}

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;
    18ee:	4b04      	ldr	r3, [pc, #16]	; (1900 <nvm_execute_command+0x7c>)
    18f0:	605c      	str	r4, [r3, #4]

	return STATUS_OK;
    18f2:	2300      	movs	r3, #0
    18f4:	e000      	b.n	18f8 <nvm_execute_command+0x74>
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
    18f6:	2317      	movs	r3, #23

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;

	return STATUS_OK;
}
    18f8:	1c18      	adds	r0, r3, #0
    18fa:	bd30      	pop	{r4, r5, pc}
    18fc:	200000e0 	.word	0x200000e0
    1900:	41004000 	.word	0x41004000
    1904:	00008468 	.word	0x00008468

00001908 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    1908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    190a:	1c05      	adds	r5, r0, #0
	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    190c:	4b1d      	ldr	r3, [pc, #116]	; (1984 <nvm_write_buffer+0x7c>)
    190e:	881c      	ldrh	r4, [r3, #0]
    1910:	885b      	ldrh	r3, [r3, #2]
    1912:	4363      	muls	r3, r4
		return STATUS_ERR_BAD_ADDRESS;
    1914:	2018      	movs	r0, #24
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
	/* Check if the destination address is valid */
	if (destination_address >
    1916:	42ab      	cmp	r3, r5
    1918:	d333      	bcc.n	1982 <nvm_write_buffer+0x7a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    191a:	1e63      	subs	r3, r4, #1
    191c:	422b      	tst	r3, r5
    191e:	d130      	bne.n	1982 <nvm_write_buffer+0x7a>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    1920:	2017      	movs	r0, #23
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    1922:	4294      	cmp	r4, r2
    1924:	d32d      	bcc.n	1982 <nvm_write_buffer+0x7a>
    1926:	4b18      	ldr	r3, [pc, #96]	; (1988 <nvm_write_buffer+0x80>)
    1928:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    192a:	2005      	movs	r0, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    192c:	07dc      	lsls	r4, r3, #31
    192e:	d528      	bpl.n	1982 <nvm_write_buffer+0x7a>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    1930:	4816      	ldr	r0, [pc, #88]	; (198c <nvm_write_buffer+0x84>)
    1932:	4b15      	ldr	r3, [pc, #84]	; (1988 <nvm_write_buffer+0x80>)
    1934:	8018      	strh	r0, [r3, #0]
    1936:	1c1c      	adds	r4, r3, #0
    1938:	2001      	movs	r0, #1
    193a:	7d23      	ldrb	r3, [r4, #20]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    193c:	4203      	tst	r3, r0
    193e:	d0fc      	beq.n	193a <nvm_write_buffer+0x32>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1940:	4b11      	ldr	r3, [pc, #68]	; (1988 <nvm_write_buffer+0x80>)
    1942:	8b1c      	ldrh	r4, [r3, #24]
    1944:	2020      	movs	r0, #32
    1946:	30ff      	adds	r0, #255	; 0xff
    1948:	4320      	orrs	r0, r4
    194a:	8318      	strh	r0, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    194c:	0868      	lsrs	r0, r5, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    194e:	2a00      	cmp	r2, #0
    1950:	d012      	beq.n	1978 <nvm_write_buffer+0x70>
    1952:	0040      	lsls	r0, r0, #1
    1954:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1956:	1e56      	subs	r6, r2, #1
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    1958:	5ccc      	ldrb	r4, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    195a:	42b3      	cmp	r3, r6
    195c:	da03      	bge.n	1966 <nvm_write_buffer+0x5e>
			data |= (buffer[i + 1] << 8);
    195e:	18cf      	adds	r7, r1, r3
    1960:	787f      	ldrb	r7, [r7, #1]
    1962:	023f      	lsls	r7, r7, #8
    1964:	433c      	orrs	r4, r7
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    1966:	8004      	strh	r4, [r0, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1968:	3302      	adds	r3, #2
    196a:	b29b      	uxth	r3, r3
    196c:	3002      	adds	r0, #2
    196e:	429a      	cmp	r2, r3
    1970:	d8f2      	bhi.n	1958 <nvm_write_buffer+0x50>
	if (length < NVMCTRL_PAGE_SIZE) {
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
	}

	return STATUS_OK;
    1972:	2000      	movs	r0, #0
		NVM_MEMORY[nvm_address++] = data;
	}

	/* Perform a manual NVM write when the length of data to be programmed is
	 * less than page size */
	if (length < NVMCTRL_PAGE_SIZE) {
    1974:	2a3f      	cmp	r2, #63	; 0x3f
    1976:	d804      	bhi.n	1982 <nvm_write_buffer+0x7a>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    1978:	2004      	movs	r0, #4
    197a:	1c29      	adds	r1, r5, #0
    197c:	2200      	movs	r2, #0
    197e:	4b04      	ldr	r3, [pc, #16]	; (1990 <nvm_write_buffer+0x88>)
    1980:	4798      	blx	r3
				destination_address, 0);
	}

	return STATUS_OK;
}
    1982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1984:	200000e0 	.word	0x200000e0
    1988:	41004000 	.word	0x41004000
    198c:	ffffa544 	.word	0xffffa544
    1990:	00001885 	.word	0x00001885

00001994 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    1994:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1996:	4b19      	ldr	r3, [pc, #100]	; (19fc <nvm_read_buffer+0x68>)
    1998:	881c      	ldrh	r4, [r3, #0]
    199a:	885d      	ldrh	r5, [r3, #2]
    199c:	4365      	muls	r5, r4
		return STATUS_ERR_BAD_ADDRESS;
    199e:	2318      	movs	r3, #24
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    19a0:	4285      	cmp	r5, r0
    19a2:	d329      	bcc.n	19f8 <nvm_read_buffer+0x64>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    19a4:	1e65      	subs	r5, r4, #1
    19a6:	4205      	tst	r5, r0
    19a8:	d126      	bne.n	19f8 <nvm_read_buffer+0x64>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    19aa:	2317      	movs	r3, #23
	if (source_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    19ac:	4294      	cmp	r4, r2
    19ae:	d323      	bcc.n	19f8 <nvm_read_buffer+0x64>
    19b0:	4b13      	ldr	r3, [pc, #76]	; (1a00 <nvm_read_buffer+0x6c>)
    19b2:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    19b4:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    19b6:	07e5      	lsls	r5, r4, #31
    19b8:	d51e      	bpl.n	19f8 <nvm_read_buffer+0x64>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    19ba:	4b11      	ldr	r3, [pc, #68]	; (1a00 <nvm_read_buffer+0x6c>)
    19bc:	8b1d      	ldrh	r5, [r3, #24]
    19be:	2420      	movs	r4, #32
    19c0:	34ff      	adds	r4, #255	; 0xff
    19c2:	432c      	orrs	r4, r5
    19c4:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    19c6:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    19c8:	2a00      	cmp	r2, #0
    19ca:	d012      	beq.n	19f2 <nvm_read_buffer+0x5e>
    19cc:	0040      	lsls	r0, r0, #1
    19ce:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    19d0:	1e56      	subs	r6, r2, #1
    19d2:	181c      	adds	r4, r3, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    19d4:	8825      	ldrh	r5, [r4, #0]
    19d6:	b2ad      	uxth	r5, r5

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    19d8:	041c      	lsls	r4, r3, #16
    19da:	0c24      	lsrs	r4, r4, #16
    19dc:	550d      	strb	r5, [r1, r4]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    19de:	42b4      	cmp	r4, r6
    19e0:	da02      	bge.n	19e8 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    19e2:	190c      	adds	r4, r1, r4
    19e4:	0a2d      	lsrs	r5, r5, #8
    19e6:	7065      	strb	r5, [r4, #1]
    19e8:	3302      	adds	r3, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    19ea:	b29c      	uxth	r4, r3
    19ec:	42a2      	cmp	r2, r4
    19ee:	d8f0      	bhi.n	19d2 <nvm_read_buffer+0x3e>
    19f0:	e001      	b.n	19f6 <nvm_read_buffer+0x62>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    19f2:	2300      	movs	r3, #0
    19f4:	e000      	b.n	19f8 <nvm_read_buffer+0x64>
    19f6:	2300      	movs	r3, #0
}
    19f8:	1c18      	adds	r0, r3, #0
    19fa:	bd70      	pop	{r4, r5, r6, pc}
    19fc:	200000e0 	.word	0x200000e0
    1a00:	41004000 	.word	0x41004000

00001a04 <nvm_erase_row>:
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1a04:	4b0e      	ldr	r3, [pc, #56]	; (1a40 <nvm_erase_row+0x3c>)
    1a06:	881a      	ldrh	r2, [r3, #0]
    1a08:	8859      	ldrh	r1, [r3, #2]
    1a0a:	4351      	muls	r1, r2
		return STATUS_ERR_BAD_ADDRESS;
    1a0c:	2318      	movs	r3, #24
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
    1a0e:	4281      	cmp	r1, r0
    1a10:	d314      	bcc.n	1a3c <nvm_erase_row+0x38>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    1a12:	0092      	lsls	r2, r2, #2
    1a14:	3a01      	subs	r2, #1
    1a16:	4210      	tst	r0, r2
    1a18:	d110      	bne.n	1a3c <nvm_erase_row+0x38>
    1a1a:	4b0a      	ldr	r3, [pc, #40]	; (1a44 <nvm_erase_row+0x40>)
    1a1c:	7d1a      	ldrb	r2, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1a1e:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1a20:	07d1      	lsls	r1, r2, #31
    1a22:	d50b      	bpl.n	1a3c <nvm_erase_row+0x38>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1a24:	4b07      	ldr	r3, [pc, #28]	; (1a44 <nvm_erase_row+0x40>)
    1a26:	8b19      	ldrh	r1, [r3, #24]
    1a28:	2220      	movs	r2, #32
    1a2a:	32ff      	adds	r2, #255	; 0xff
    1a2c:	430a      	orrs	r2, r1
    1a2e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    1a30:	0880      	lsrs	r0, r0, #2
    1a32:	0040      	lsls	r0, r0, #1
    1a34:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    1a36:	4a04      	ldr	r2, [pc, #16]	; (1a48 <nvm_erase_row+0x44>)
    1a38:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    1a3a:	2300      	movs	r3, #0
}
    1a3c:	1c18      	adds	r0, r3, #0
    1a3e:	4770      	bx	lr
    1a40:	200000e0 	.word	0x200000e0
    1a44:	41004000 	.word	0x41004000
    1a48:	ffffa502 	.word	0xffffa502

00001a4c <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1a4c:	4b15      	ldr	r3, [pc, #84]	; (1aa4 <nvm_get_parameters+0x58>)
    1a4e:	8b19      	ldrh	r1, [r3, #24]
    1a50:	2220      	movs	r2, #32
    1a52:	32ff      	adds	r2, #255	; 0xff
    1a54:	430a      	orrs	r2, r1
    1a56:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    1a58:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    1a5a:	035a      	lsls	r2, r3, #13
    1a5c:	0f52      	lsrs	r2, r2, #29
    1a5e:	2108      	movs	r1, #8
    1a60:	4091      	lsls	r1, r2

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
    1a62:	7001      	strb	r1, [r0, #0]
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    1a64:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    1a66:	4b10      	ldr	r3, [pc, #64]	; (1aa8 <nvm_get_parameters+0x5c>)
    1a68:	881b      	ldrh	r3, [r3, #0]
    1a6a:	065b      	lsls	r3, r3, #25
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    1a6c:	0f5b      	lsrs	r3, r3, #29

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    1a6e:	b29a      	uxth	r2, r3
    1a70:	2a07      	cmp	r2, #7
    1a72:	d102      	bne.n	1a7a <nvm_get_parameters+0x2e>
		parameters->eeprom_number_of_pages = 0;
    1a74:	2300      	movs	r3, #0
    1a76:	6043      	str	r3, [r0, #4]
    1a78:	e004      	b.n	1a84 <nvm_get_parameters+0x38>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    1a7a:	2206      	movs	r2, #6
    1a7c:	1ad3      	subs	r3, r2, r3
    1a7e:	2204      	movs	r2, #4
    1a80:	409a      	lsls	r2, r3
	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
    1a82:	6042      	str	r2, [r0, #4]
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    1a84:	4b08      	ldr	r3, [pc, #32]	; (1aa8 <nvm_get_parameters+0x5c>)
    1a86:	881a      	ldrh	r2, [r3, #0]
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
    1a88:	2307      	movs	r3, #7
    1a8a:	4013      	ands	r3, r2
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    1a8c:	2b07      	cmp	r3, #7
    1a8e:	d102      	bne.n	1a96 <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
    1a90:	2300      	movs	r3, #0
    1a92:	6083      	str	r3, [r0, #8]
    1a94:	e004      	b.n	1aa0 <nvm_get_parameters+0x54>
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    1a96:	2207      	movs	r2, #7
    1a98:	1ad3      	subs	r3, r2, r3
    1a9a:	2204      	movs	r2, #4
    1a9c:	409a      	lsls	r2, r3
	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
    1a9e:	6082      	str	r2, [r0, #8]
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    1aa0:	4770      	bx	lr
    1aa2:	46c0      	nop			; (mov r8, r8)
    1aa4:	41004000 	.word	0x41004000
    1aa8:	00804000 	.word	0x00804000

00001aac <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1aac:	b500      	push	{lr}
    1aae:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1ab0:	ab01      	add	r3, sp, #4
    1ab2:	2280      	movs	r2, #128	; 0x80
    1ab4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1ab6:	780a      	ldrb	r2, [r1, #0]
    1ab8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1aba:	784a      	ldrb	r2, [r1, #1]
    1abc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1abe:	788a      	ldrb	r2, [r1, #2]
    1ac0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1ac2:	1c19      	adds	r1, r3, #0
    1ac4:	4b01      	ldr	r3, [pc, #4]	; (1acc <port_pin_set_config+0x20>)
    1ac6:	4798      	blx	r3
}
    1ac8:	b003      	add	sp, #12
    1aca:	bd00      	pop	{pc}
    1acc:	00002945 	.word	0x00002945

00001ad0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1ad0:	b510      	push	{r4, lr}
    1ad2:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1ad4:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ad6:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1ad8:	4299      	cmp	r1, r3
    1ada:	d30c      	bcc.n	1af6 <_sercom_get_sync_baud_val+0x26>
    1adc:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1ade:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1ae0:	1c60      	adds	r0, r4, #1
    1ae2:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1ae4:	428b      	cmp	r3, r1
    1ae6:	d801      	bhi.n	1aec <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1ae8:	1c04      	adds	r4, r0, #0
    1aea:	e7f8      	b.n	1ade <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1aec:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1aee:	2cff      	cmp	r4, #255	; 0xff
    1af0:	d801      	bhi.n	1af6 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1af2:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1af4:	2000      	movs	r0, #0
	}
}
    1af6:	bd10      	pop	{r4, pc}

00001af8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1af8:	b510      	push	{r4, lr}
    1afa:	b082      	sub	sp, #8
    1afc:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1afe:	4b0f      	ldr	r3, [pc, #60]	; (1b3c <sercom_set_gclk_generator+0x44>)
    1b00:	781b      	ldrb	r3, [r3, #0]
    1b02:	2b00      	cmp	r3, #0
    1b04:	d001      	beq.n	1b0a <sercom_set_gclk_generator+0x12>
    1b06:	2900      	cmp	r1, #0
    1b08:	d00d      	beq.n	1b26 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1b0a:	a901      	add	r1, sp, #4
    1b0c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1b0e:	2013      	movs	r0, #19
    1b10:	4b0b      	ldr	r3, [pc, #44]	; (1b40 <sercom_set_gclk_generator+0x48>)
    1b12:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1b14:	2013      	movs	r0, #19
    1b16:	4b0b      	ldr	r3, [pc, #44]	; (1b44 <sercom_set_gclk_generator+0x4c>)
    1b18:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1b1a:	4b08      	ldr	r3, [pc, #32]	; (1b3c <sercom_set_gclk_generator+0x44>)
    1b1c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1b1e:	2201      	movs	r2, #1
    1b20:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1b22:	2000      	movs	r0, #0
    1b24:	e007      	b.n	1b36 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1b26:	4b05      	ldr	r3, [pc, #20]	; (1b3c <sercom_set_gclk_generator+0x44>)
    1b28:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1b2a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1b2c:	1b14      	subs	r4, r2, r4
    1b2e:	1e62      	subs	r2, r4, #1
    1b30:	4194      	sbcs	r4, r2
    1b32:	4264      	negs	r4, r4
    1b34:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1b36:	b002      	add	sp, #8
    1b38:	bd10      	pop	{r4, pc}
    1b3a:	46c0      	nop			; (mov r8, r8)
    1b3c:	200000e8 	.word	0x200000e8
    1b40:	00002869 	.word	0x00002869
    1b44:	000027dd 	.word	0x000027dd

00001b48 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1b48:	4b2e      	ldr	r3, [pc, #184]	; (1c04 <_sercom_get_default_pad+0xbc>)
    1b4a:	4298      	cmp	r0, r3
    1b4c:	d01c      	beq.n	1b88 <_sercom_get_default_pad+0x40>
    1b4e:	d803      	bhi.n	1b58 <_sercom_get_default_pad+0x10>
    1b50:	4b2d      	ldr	r3, [pc, #180]	; (1c08 <_sercom_get_default_pad+0xc0>)
    1b52:	4298      	cmp	r0, r3
    1b54:	d007      	beq.n	1b66 <_sercom_get_default_pad+0x1e>
    1b56:	e04a      	b.n	1bee <_sercom_get_default_pad+0xa6>
    1b58:	4b2c      	ldr	r3, [pc, #176]	; (1c0c <_sercom_get_default_pad+0xc4>)
    1b5a:	4298      	cmp	r0, r3
    1b5c:	d025      	beq.n	1baa <_sercom_get_default_pad+0x62>
    1b5e:	4b2c      	ldr	r3, [pc, #176]	; (1c10 <_sercom_get_default_pad+0xc8>)
    1b60:	4298      	cmp	r0, r3
    1b62:	d033      	beq.n	1bcc <_sercom_get_default_pad+0x84>
    1b64:	e043      	b.n	1bee <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b66:	2901      	cmp	r1, #1
    1b68:	d043      	beq.n	1bf2 <_sercom_get_default_pad+0xaa>
    1b6a:	2900      	cmp	r1, #0
    1b6c:	d004      	beq.n	1b78 <_sercom_get_default_pad+0x30>
    1b6e:	2902      	cmp	r1, #2
    1b70:	d006      	beq.n	1b80 <_sercom_get_default_pad+0x38>
    1b72:	2903      	cmp	r1, #3
    1b74:	d006      	beq.n	1b84 <_sercom_get_default_pad+0x3c>
    1b76:	e001      	b.n	1b7c <_sercom_get_default_pad+0x34>
    1b78:	4826      	ldr	r0, [pc, #152]	; (1c14 <_sercom_get_default_pad+0xcc>)
    1b7a:	e041      	b.n	1c00 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1b7c:	2000      	movs	r0, #0
    1b7e:	e03f      	b.n	1c00 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b80:	4825      	ldr	r0, [pc, #148]	; (1c18 <_sercom_get_default_pad+0xd0>)
    1b82:	e03d      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1b84:	4825      	ldr	r0, [pc, #148]	; (1c1c <_sercom_get_default_pad+0xd4>)
    1b86:	e03b      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1b88:	2901      	cmp	r1, #1
    1b8a:	d034      	beq.n	1bf6 <_sercom_get_default_pad+0xae>
    1b8c:	2900      	cmp	r1, #0
    1b8e:	d004      	beq.n	1b9a <_sercom_get_default_pad+0x52>
    1b90:	2902      	cmp	r1, #2
    1b92:	d006      	beq.n	1ba2 <_sercom_get_default_pad+0x5a>
    1b94:	2903      	cmp	r1, #3
    1b96:	d006      	beq.n	1ba6 <_sercom_get_default_pad+0x5e>
    1b98:	e001      	b.n	1b9e <_sercom_get_default_pad+0x56>
    1b9a:	2003      	movs	r0, #3
    1b9c:	e030      	b.n	1c00 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1b9e:	2000      	movs	r0, #0
    1ba0:	e02e      	b.n	1c00 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ba2:	481f      	ldr	r0, [pc, #124]	; (1c20 <_sercom_get_default_pad+0xd8>)
    1ba4:	e02c      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1ba6:	481f      	ldr	r0, [pc, #124]	; (1c24 <_sercom_get_default_pad+0xdc>)
    1ba8:	e02a      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1baa:	2901      	cmp	r1, #1
    1bac:	d025      	beq.n	1bfa <_sercom_get_default_pad+0xb2>
    1bae:	2900      	cmp	r1, #0
    1bb0:	d004      	beq.n	1bbc <_sercom_get_default_pad+0x74>
    1bb2:	2902      	cmp	r1, #2
    1bb4:	d006      	beq.n	1bc4 <_sercom_get_default_pad+0x7c>
    1bb6:	2903      	cmp	r1, #3
    1bb8:	d006      	beq.n	1bc8 <_sercom_get_default_pad+0x80>
    1bba:	e001      	b.n	1bc0 <_sercom_get_default_pad+0x78>
    1bbc:	481a      	ldr	r0, [pc, #104]	; (1c28 <_sercom_get_default_pad+0xe0>)
    1bbe:	e01f      	b.n	1c00 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1bc0:	2000      	movs	r0, #0
    1bc2:	e01d      	b.n	1c00 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1bc4:	4819      	ldr	r0, [pc, #100]	; (1c2c <_sercom_get_default_pad+0xe4>)
    1bc6:	e01b      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1bc8:	4819      	ldr	r0, [pc, #100]	; (1c30 <_sercom_get_default_pad+0xe8>)
    1bca:	e019      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1bcc:	2901      	cmp	r1, #1
    1bce:	d016      	beq.n	1bfe <_sercom_get_default_pad+0xb6>
    1bd0:	2900      	cmp	r1, #0
    1bd2:	d004      	beq.n	1bde <_sercom_get_default_pad+0x96>
    1bd4:	2902      	cmp	r1, #2
    1bd6:	d006      	beq.n	1be6 <_sercom_get_default_pad+0x9e>
    1bd8:	2903      	cmp	r1, #3
    1bda:	d006      	beq.n	1bea <_sercom_get_default_pad+0xa2>
    1bdc:	e001      	b.n	1be2 <_sercom_get_default_pad+0x9a>
    1bde:	4815      	ldr	r0, [pc, #84]	; (1c34 <_sercom_get_default_pad+0xec>)
    1be0:	e00e      	b.n	1c00 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1be2:	2000      	movs	r0, #0
    1be4:	e00c      	b.n	1c00 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1be6:	4814      	ldr	r0, [pc, #80]	; (1c38 <_sercom_get_default_pad+0xf0>)
    1be8:	e00a      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1bea:	4814      	ldr	r0, [pc, #80]	; (1c3c <_sercom_get_default_pad+0xf4>)
    1bec:	e008      	b.n	1c00 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1bee:	2000      	movs	r0, #0
    1bf0:	e006      	b.n	1c00 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1bf2:	4813      	ldr	r0, [pc, #76]	; (1c40 <_sercom_get_default_pad+0xf8>)
    1bf4:	e004      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1bf6:	4813      	ldr	r0, [pc, #76]	; (1c44 <_sercom_get_default_pad+0xfc>)
    1bf8:	e002      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1bfa:	4813      	ldr	r0, [pc, #76]	; (1c48 <_sercom_get_default_pad+0x100>)
    1bfc:	e000      	b.n	1c00 <_sercom_get_default_pad+0xb8>
    1bfe:	4813      	ldr	r0, [pc, #76]	; (1c4c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1c00:	4770      	bx	lr
    1c02:	46c0      	nop			; (mov r8, r8)
    1c04:	42000c00 	.word	0x42000c00
    1c08:	42000800 	.word	0x42000800
    1c0c:	42001000 	.word	0x42001000
    1c10:	42001400 	.word	0x42001400
    1c14:	00040003 	.word	0x00040003
    1c18:	00060003 	.word	0x00060003
    1c1c:	00070003 	.word	0x00070003
    1c20:	001e0003 	.word	0x001e0003
    1c24:	001f0003 	.word	0x001f0003
    1c28:	00080003 	.word	0x00080003
    1c2c:	000a0003 	.word	0x000a0003
    1c30:	000b0003 	.word	0x000b0003
    1c34:	00100003 	.word	0x00100003
    1c38:	00120003 	.word	0x00120003
    1c3c:	00130003 	.word	0x00130003
    1c40:	00050003 	.word	0x00050003
    1c44:	00010003 	.word	0x00010003
    1c48:	00090003 	.word	0x00090003
    1c4c:	00110003 	.word	0x00110003

00001c50 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1c50:	b570      	push	{r4, r5, r6, lr}
    1c52:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1c54:	4a0e      	ldr	r2, [pc, #56]	; (1c90 <_sercom_get_sercom_inst_index+0x40>)
    1c56:	4669      	mov	r1, sp
    1c58:	ca70      	ldmia	r2!, {r4, r5, r6}
    1c5a:	c170      	stmia	r1!, {r4, r5, r6}
    1c5c:	6812      	ldr	r2, [r2, #0]
    1c5e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1c60:	1c03      	adds	r3, r0, #0
    1c62:	9a00      	ldr	r2, [sp, #0]
    1c64:	4282      	cmp	r2, r0
    1c66:	d00f      	beq.n	1c88 <_sercom_get_sercom_inst_index+0x38>
    1c68:	9c01      	ldr	r4, [sp, #4]
    1c6a:	4284      	cmp	r4, r0
    1c6c:	d008      	beq.n	1c80 <_sercom_get_sercom_inst_index+0x30>
    1c6e:	9d02      	ldr	r5, [sp, #8]
    1c70:	4285      	cmp	r5, r0
    1c72:	d007      	beq.n	1c84 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1c74:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1c76:	9e03      	ldr	r6, [sp, #12]
    1c78:	429e      	cmp	r6, r3
    1c7a:	d107      	bne.n	1c8c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c7c:	2003      	movs	r0, #3
    1c7e:	e004      	b.n	1c8a <_sercom_get_sercom_inst_index+0x3a>
    1c80:	2001      	movs	r0, #1
    1c82:	e002      	b.n	1c8a <_sercom_get_sercom_inst_index+0x3a>
    1c84:	2002      	movs	r0, #2
    1c86:	e000      	b.n	1c8a <_sercom_get_sercom_inst_index+0x3a>
    1c88:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1c8a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    1c8c:	b004      	add	sp, #16
    1c8e:	bd70      	pop	{r4, r5, r6, pc}
    1c90:	00008580 	.word	0x00008580

00001c94 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1c94:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c96:	4647      	mov	r7, r8
    1c98:	b480      	push	{r7}
    1c9a:	b088      	sub	sp, #32
    1c9c:	1c05      	adds	r5, r0, #0
    1c9e:	1c0c      	adds	r4, r1, #0
    1ca0:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1ca2:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1ca4:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    1ca6:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1ca8:	079a      	lsls	r2, r3, #30
    1caa:	d500      	bpl.n	1cae <spi_init+0x1a>
    1cac:	e0df      	b.n	1e6e <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1cae:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1cb0:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1cb2:	07da      	lsls	r2, r3, #31
    1cb4:	d500      	bpl.n	1cb8 <spi_init+0x24>
    1cb6:	e0da      	b.n	1e6e <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1cb8:	1c08      	adds	r0, r1, #0
    1cba:	4b6f      	ldr	r3, [pc, #444]	; (1e78 <spi_init+0x1e4>)
    1cbc:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1cbe:	4b6f      	ldr	r3, [pc, #444]	; (1e7c <spi_init+0x1e8>)
    1cc0:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1cc2:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1cc4:	2701      	movs	r7, #1
    1cc6:	4097      	lsls	r7, r2
    1cc8:	1c3a      	adds	r2, r7, #0
    1cca:	430a      	orrs	r2, r1
    1ccc:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1cce:	a907      	add	r1, sp, #28
    1cd0:	2724      	movs	r7, #36	; 0x24
    1cd2:	5df3      	ldrb	r3, [r6, r7]
    1cd4:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1cd6:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1cd8:	b2c0      	uxtb	r0, r0
    1cda:	4680      	mov	r8, r0
    1cdc:	4b68      	ldr	r3, [pc, #416]	; (1e80 <spi_init+0x1ec>)
    1cde:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1ce0:	4640      	mov	r0, r8
    1ce2:	4b68      	ldr	r3, [pc, #416]	; (1e84 <spi_init+0x1f0>)
    1ce4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1ce6:	5df0      	ldrb	r0, [r6, r7]
    1ce8:	2100      	movs	r1, #0
    1cea:	4b67      	ldr	r3, [pc, #412]	; (1e88 <spi_init+0x1f4>)
    1cec:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    1cee:	7833      	ldrb	r3, [r6, #0]
    1cf0:	2b01      	cmp	r3, #1
    1cf2:	d103      	bne.n	1cfc <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1cf4:	6822      	ldr	r2, [r4, #0]
    1cf6:	230c      	movs	r3, #12
    1cf8:	4313      	orrs	r3, r2
    1cfa:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1cfc:	7833      	ldrb	r3, [r6, #0]
    1cfe:	2b00      	cmp	r3, #0
    1d00:	d000      	beq.n	1d04 <spi_init+0x70>
    1d02:	e0b1      	b.n	1e68 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1d04:	6822      	ldr	r2, [r4, #0]
    1d06:	2308      	movs	r3, #8
    1d08:	4313      	orrs	r3, r2
    1d0a:	6023      	str	r3, [r4, #0]
    1d0c:	e0ac      	b.n	1e68 <spi_init+0x1d4>
    1d0e:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1d10:	60d1      	str	r1, [r2, #12]
    1d12:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1d14:	2b1c      	cmp	r3, #28
    1d16:	d1fa      	bne.n	1d0e <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    1d18:	2300      	movs	r3, #0
    1d1a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1d1c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1d1e:	2400      	movs	r4, #0
    1d20:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1d22:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    1d24:	2336      	movs	r3, #54	; 0x36
    1d26:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1d28:	2337      	movs	r3, #55	; 0x37
    1d2a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1d2c:	2338      	movs	r3, #56	; 0x38
    1d2e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1d30:	2303      	movs	r3, #3
    1d32:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    1d34:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    1d36:	6828      	ldr	r0, [r5, #0]
    1d38:	4b4f      	ldr	r3, [pc, #316]	; (1e78 <spi_init+0x1e4>)
    1d3a:	4798      	blx	r3
    1d3c:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1d3e:	4953      	ldr	r1, [pc, #332]	; (1e8c <spi_init+0x1f8>)
    1d40:	4b53      	ldr	r3, [pc, #332]	; (1e90 <spi_init+0x1fc>)
    1d42:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1d44:	00bf      	lsls	r7, r7, #2
    1d46:	4b53      	ldr	r3, [pc, #332]	; (1e94 <spi_init+0x200>)
    1d48:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1d4a:	682f      	ldr	r7, [r5, #0]
    1d4c:	ab02      	add	r3, sp, #8
    1d4e:	2280      	movs	r2, #128	; 0x80
    1d50:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1d52:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d54:	2201      	movs	r2, #1
    1d56:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1d58:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    1d5a:	7833      	ldrb	r3, [r6, #0]
    1d5c:	2b00      	cmp	r3, #0
    1d5e:	d102      	bne.n	1d66 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1d60:	2200      	movs	r2, #0
    1d62:	ab02      	add	r3, sp, #8
    1d64:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    1d66:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1d68:	9303      	str	r3, [sp, #12]
    1d6a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    1d6c:	9004      	str	r0, [sp, #16]
    1d6e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    1d70:	9205      	str	r2, [sp, #20]
    1d72:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1d74:	9306      	str	r3, [sp, #24]
    1d76:	2400      	movs	r4, #0
    1d78:	b2e1      	uxtb	r1, r4
    1d7a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1d7c:	aa03      	add	r2, sp, #12
    1d7e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1d80:	2800      	cmp	r0, #0
    1d82:	d102      	bne.n	1d8a <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1d84:	1c38      	adds	r0, r7, #0
    1d86:	4a44      	ldr	r2, [pc, #272]	; (1e98 <spi_init+0x204>)
    1d88:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1d8a:	1c43      	adds	r3, r0, #1
    1d8c:	d006      	beq.n	1d9c <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1d8e:	466a      	mov	r2, sp
    1d90:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1d92:	0c00      	lsrs	r0, r0, #16
    1d94:	b2c0      	uxtb	r0, r0
    1d96:	a902      	add	r1, sp, #8
    1d98:	4b40      	ldr	r3, [pc, #256]	; (1e9c <spi_init+0x208>)
    1d9a:	4798      	blx	r3
    1d9c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1d9e:	2c04      	cmp	r4, #4
    1da0:	d1ea      	bne.n	1d78 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    1da2:	7833      	ldrb	r3, [r6, #0]
    1da4:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    1da6:	7c33      	ldrb	r3, [r6, #16]
    1da8:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    1daa:	7cb3      	ldrb	r3, [r6, #18]
    1dac:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    1dae:	7d33      	ldrb	r3, [r6, #20]
    1db0:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    1db2:	2200      	movs	r2, #0
    1db4:	466b      	mov	r3, sp
    1db6:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1db8:	7833      	ldrb	r3, [r6, #0]
    1dba:	2b01      	cmp	r3, #1
    1dbc:	d114      	bne.n	1de8 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1dbe:	6828      	ldr	r0, [r5, #0]
    1dc0:	4b2d      	ldr	r3, [pc, #180]	; (1e78 <spi_init+0x1e4>)
    1dc2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1dc4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1dc6:	b2c0      	uxtb	r0, r0
    1dc8:	4b35      	ldr	r3, [pc, #212]	; (1ea0 <spi_init+0x20c>)
    1dca:	4798      	blx	r3
    1dcc:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1dce:	69b0      	ldr	r0, [r6, #24]
    1dd0:	466a      	mov	r2, sp
    1dd2:	3206      	adds	r2, #6
    1dd4:	4b33      	ldr	r3, [pc, #204]	; (1ea4 <spi_init+0x210>)
    1dd6:	4798      	blx	r3
    1dd8:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1dda:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    1ddc:	2b00      	cmp	r3, #0
    1dde:	d146      	bne.n	1e6e <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    1de0:	466b      	mov	r3, sp
    1de2:	3306      	adds	r3, #6
    1de4:	781b      	ldrb	r3, [r3, #0]
    1de6:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1de8:	7833      	ldrb	r3, [r6, #0]
    1dea:	2b00      	cmp	r3, #0
    1dec:	d10f      	bne.n	1e0e <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    1dee:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    1df0:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1df2:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1df4:	7ff4      	ldrb	r4, [r6, #31]
    1df6:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1df8:	7fb2      	ldrb	r2, [r6, #30]
    1dfa:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1dfc:	4302      	orrs	r2, r0
    1dfe:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    1e00:	2220      	movs	r2, #32
    1e02:	5cb2      	ldrb	r2, [r6, r2]
    1e04:	2a00      	cmp	r2, #0
    1e06:	d004      	beq.n	1e12 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1e08:	2240      	movs	r2, #64	; 0x40
    1e0a:	4313      	orrs	r3, r2
    1e0c:	e001      	b.n	1e12 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    1e0e:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    1e10:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    1e12:	68b2      	ldr	r2, [r6, #8]
    1e14:	6870      	ldr	r0, [r6, #4]
    1e16:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    1e18:	68f0      	ldr	r0, [r6, #12]
    1e1a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1e1c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    1e1e:	7c31      	ldrb	r1, [r6, #16]
    1e20:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1e22:	7c71      	ldrb	r1, [r6, #17]
    1e24:	2900      	cmp	r1, #0
    1e26:	d103      	bne.n	1e30 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1e28:	491f      	ldr	r1, [pc, #124]	; (1ea8 <spi_init+0x214>)
    1e2a:	7889      	ldrb	r1, [r1, #2]
    1e2c:	0788      	lsls	r0, r1, #30
    1e2e:	d501      	bpl.n	1e34 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1e30:	2180      	movs	r1, #128	; 0x80
    1e32:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    1e34:	7cb1      	ldrb	r1, [r6, #18]
    1e36:	2900      	cmp	r1, #0
    1e38:	d002      	beq.n	1e40 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1e3a:	2180      	movs	r1, #128	; 0x80
    1e3c:	0289      	lsls	r1, r1, #10
    1e3e:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1e40:	7cf1      	ldrb	r1, [r6, #19]
    1e42:	2900      	cmp	r1, #0
    1e44:	d002      	beq.n	1e4c <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1e46:	2180      	movs	r1, #128	; 0x80
    1e48:	0089      	lsls	r1, r1, #2
    1e4a:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1e4c:	7d31      	ldrb	r1, [r6, #20]
    1e4e:	2900      	cmp	r1, #0
    1e50:	d002      	beq.n	1e58 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1e52:	2180      	movs	r1, #128	; 0x80
    1e54:	0189      	lsls	r1, r1, #6
    1e56:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1e58:	6839      	ldr	r1, [r7, #0]
    1e5a:	430a      	orrs	r2, r1
    1e5c:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    1e5e:	687a      	ldr	r2, [r7, #4]
    1e60:	4313      	orrs	r3, r2
    1e62:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    1e64:	2000      	movs	r0, #0
    1e66:	e002      	b.n	1e6e <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1e68:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1e6a:	2100      	movs	r1, #0
    1e6c:	e74f      	b.n	1d0e <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1e6e:	b008      	add	sp, #32
    1e70:	bc04      	pop	{r2}
    1e72:	4690      	mov	r8, r2
    1e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e76:	46c0      	nop			; (mov r8, r8)
    1e78:	00001c51 	.word	0x00001c51
    1e7c:	40000400 	.word	0x40000400
    1e80:	00002869 	.word	0x00002869
    1e84:	000027dd 	.word	0x000027dd
    1e88:	00001af9 	.word	0x00001af9
    1e8c:	00001ff9 	.word	0x00001ff9
    1e90:	000021f5 	.word	0x000021f5
    1e94:	20000b0c 	.word	0x20000b0c
    1e98:	00001b49 	.word	0x00001b49
    1e9c:	00002945 	.word	0x00002945
    1ea0:	00002885 	.word	0x00002885
    1ea4:	00001ad1 	.word	0x00001ad1
    1ea8:	41002000 	.word	0x41002000

00001eac <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1eac:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1eae:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1eb0:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1eb2:	2c01      	cmp	r4, #1
    1eb4:	d16c      	bne.n	1f90 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1eb6:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1eb8:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1eba:	2c00      	cmp	r4, #0
    1ebc:	d168      	bne.n	1f90 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    1ebe:	2a00      	cmp	r2, #0
    1ec0:	d057      	beq.n	1f72 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1ec2:	784b      	ldrb	r3, [r1, #1]
    1ec4:	2b00      	cmp	r3, #0
    1ec6:	d044      	beq.n	1f52 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1ec8:	6802      	ldr	r2, [r0, #0]
    1eca:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    1ecc:	07dc      	lsls	r4, r3, #31
    1ece:	d40f      	bmi.n	1ef0 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1ed0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1ed2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1ed4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1ed6:	2900      	cmp	r1, #0
    1ed8:	d103      	bne.n	1ee2 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    1eda:	095a      	lsrs	r2, r3, #5
    1edc:	01d2      	lsls	r2, r2, #7
    1ede:	492d      	ldr	r1, [pc, #180]	; (1f94 <spi_select_slave+0xe8>)
    1ee0:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1ee2:	211f      	movs	r1, #31
    1ee4:	400b      	ands	r3, r1
    1ee6:	2101      	movs	r1, #1
    1ee8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1eea:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    1eec:	2305      	movs	r3, #5
    1eee:	e04f      	b.n	1f90 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1ef0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1ef2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1ef4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1ef6:	2c00      	cmp	r4, #0
    1ef8:	d103      	bne.n	1f02 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    1efa:	095a      	lsrs	r2, r3, #5
    1efc:	01d2      	lsls	r2, r2, #7
    1efe:	4c25      	ldr	r4, [pc, #148]	; (1f94 <spi_select_slave+0xe8>)
    1f00:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f02:	241f      	movs	r4, #31
    1f04:	4023      	ands	r3, r4
    1f06:	2401      	movs	r4, #1
    1f08:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1f0a:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    1f0c:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1f0e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1f10:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1f12:	07d4      	lsls	r4, r2, #31
    1f14:	d500      	bpl.n	1f18 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1f16:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    1f18:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1f1a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1f1c:	2a00      	cmp	r2, #0
    1f1e:	d137      	bne.n	1f90 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1f20:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1f22:	2104      	movs	r1, #4
    1f24:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    1f26:	420b      	tst	r3, r1
    1f28:	d0fc      	beq.n	1f24 <spi_select_slave+0x78>
    1f2a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1f2c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1f2e:	074c      	lsls	r4, r1, #29
    1f30:	d52e      	bpl.n	1f90 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1f32:	8b53      	ldrh	r3, [r2, #26]
    1f34:	0759      	lsls	r1, r3, #29
    1f36:	d503      	bpl.n	1f40 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1f38:	8b51      	ldrh	r1, [r2, #26]
    1f3a:	2304      	movs	r3, #4
    1f3c:	430b      	orrs	r3, r1
    1f3e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1f40:	7983      	ldrb	r3, [r0, #6]
    1f42:	2b01      	cmp	r3, #1
    1f44:	d102      	bne.n	1f4c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1f46:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1f48:	2300      	movs	r3, #0
    1f4a:	e021      	b.n	1f90 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1f4c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1f4e:	2300      	movs	r3, #0
    1f50:	e01e      	b.n	1f90 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1f52:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f54:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1f56:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f58:	2900      	cmp	r1, #0
    1f5a:	d103      	bne.n	1f64 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    1f5c:	095a      	lsrs	r2, r3, #5
    1f5e:	01d2      	lsls	r2, r2, #7
    1f60:	4c0c      	ldr	r4, [pc, #48]	; (1f94 <spi_select_slave+0xe8>)
    1f62:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f64:	211f      	movs	r1, #31
    1f66:	400b      	ands	r3, r1
    1f68:	2101      	movs	r1, #1
    1f6a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1f6c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1f6e:	2300      	movs	r3, #0
    1f70:	e00e      	b.n	1f90 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    1f72:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f74:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1f76:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f78:	2900      	cmp	r1, #0
    1f7a:	d103      	bne.n	1f84 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    1f7c:	095a      	lsrs	r2, r3, #5
    1f7e:	01d2      	lsls	r2, r2, #7
    1f80:	4904      	ldr	r1, [pc, #16]	; (1f94 <spi_select_slave+0xe8>)
    1f82:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f84:	211f      	movs	r1, #31
    1f86:	400b      	ands	r3, r1
    1f88:	2101      	movs	r1, #1
    1f8a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1f8c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    1f8e:	2300      	movs	r3, #0
}
    1f90:	1c18      	adds	r0, r3, #0
    1f92:	bd10      	pop	{r4, pc}
    1f94:	41004400 	.word	0x41004400

00001f98 <spi_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1f98:	1c93      	adds	r3, r2, #2
    1f9a:	009b      	lsls	r3, r3, #2
    1f9c:	18c3      	adds	r3, r0, r3
    1f9e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
    1fa0:	2301      	movs	r3, #1
    1fa2:	4093      	lsls	r3, r2
    1fa4:	1c1a      	adds	r2, r3, #0
    1fa6:	2336      	movs	r3, #54	; 0x36
    1fa8:	5cc1      	ldrb	r1, [r0, r3]
    1faa:	430a      	orrs	r2, r1
    1fac:	54c2      	strb	r2, [r0, r3]
}
    1fae:	4770      	bx	lr

00001fb0 <spi_write_buffer_job>:
 */
enum status_code spi_write_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1fb0:	1c03      	adds	r3, r0, #0
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1fb2:	2017      	movs	r0, #23
		uint16_t length)
{
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    1fb4:	2a00      	cmp	r2, #0
    1fb6:	d01d      	beq.n	1ff4 <spi_write_buffer_job+0x44>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
    1fb8:	2038      	movs	r0, #56	; 0x38
    1fba:	5c18      	ldrb	r0, [r3, r0]
    1fbc:	b2c0      	uxtb	r0, r0
    1fbe:	2805      	cmp	r0, #5
    1fc0:	d018      	beq.n	1ff4 <spi_write_buffer_job+0x44>
{
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    1fc2:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_dummy_buffer_length = length;
    1fc4:	865a      	strh	r2, [r3, #50]	; 0x32
	module->tx_buffer_ptr = tx_data;
    1fc6:	62d9      	str	r1, [r3, #44]	; 0x2c
	module->status = STATUS_BUSY;
    1fc8:	2105      	movs	r1, #5
    1fca:	2238      	movs	r2, #56	; 0x38
    1fcc:	5499      	strb	r1, [r3, r2]

	module->dir = SPI_DIRECTION_WRITE;
    1fce:	2201      	movs	r2, #1
    1fd0:	725a      	strb	r2, [r3, #9]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
    1fd2:	681a      	ldr	r2, [r3, #0]

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    1fd4:	7959      	ldrb	r1, [r3, #5]
    1fd6:	2900      	cmp	r1, #0
    1fd8:	d102      	bne.n	1fe0 <spi_write_buffer_job+0x30>
		/* Clear TXC flag if set */
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1fda:	2102      	movs	r1, #2
    1fdc:	7611      	strb	r1, [r2, #24]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1fde:	7591      	strb	r1, [r2, #22]
	}
#  endif

	if (module->receiver_enabled) {
    1fe0:	79db      	ldrb	r3, [r3, #7]
    1fe2:	2b00      	cmp	r3, #0
    1fe4:	d003      	beq.n	1fee <spi_write_buffer_job+0x3e>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
    1fe6:	2305      	movs	r3, #5
    1fe8:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
    1fea:	2000      	movs	r0, #0
    1fec:	e002      	b.n	1ff4 <spi_write_buffer_job+0x44>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
				SPI_INTERRUPT_FLAG_RX_COMPLETE);
	} else {
		/* Enable the Data Register Empty interrupt */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1fee:	2301      	movs	r3, #1
    1ff0:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
    1ff2:	2000      	movs	r0, #0
}
    1ff4:	4770      	bx	lr
    1ff6:	46c0      	nop			; (mov r8, r8)

00001ff8 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    1ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    1ffa:	0080      	lsls	r0, r0, #2
    1ffc:	4b7a      	ldr	r3, [pc, #488]	; (21e8 <STACK_SIZE+0x1e8>)
    1ffe:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2000:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    2002:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2004:	5ce3      	ldrb	r3, [r4, r3]
    2006:	2237      	movs	r2, #55	; 0x37
    2008:	5ca7      	ldrb	r7, [r4, r2]
    200a:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    200c:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    200e:	7dae      	ldrb	r6, [r5, #22]
    2010:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    2012:	07f1      	lsls	r1, r6, #31
    2014:	d541      	bpl.n	209a <STACK_SIZE+0x9a>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2016:	7963      	ldrb	r3, [r4, #5]
    2018:	2b01      	cmp	r3, #1
    201a:	d116      	bne.n	204a <STACK_SIZE+0x4a>
			(module->dir == SPI_DIRECTION_READ)) {
    201c:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    201e:	2b00      	cmp	r3, #0
    2020:	d10f      	bne.n	2042 <STACK_SIZE+0x42>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    2022:	4b72      	ldr	r3, [pc, #456]	; (21ec <STACK_SIZE+0x1ec>)
    2024:	881b      	ldrh	r3, [r3, #0]
    2026:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2028:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    202a:	3b01      	subs	r3, #1
    202c:	b29b      	uxth	r3, r3
    202e:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    2030:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2032:	b29b      	uxth	r3, r3
    2034:	2b00      	cmp	r3, #0
    2036:	d101      	bne.n	203c <STACK_SIZE+0x3c>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2038:	2301      	movs	r3, #1
    203a:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    203c:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    203e:	2b01      	cmp	r3, #1
    2040:	d103      	bne.n	204a <STACK_SIZE+0x4a>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    2042:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2044:	2b00      	cmp	r3, #0
    2046:	d105      	bne.n	2054 <STACK_SIZE+0x54>
    2048:	e027      	b.n	209a <STACK_SIZE+0x9a>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    204a:	2b00      	cmp	r3, #0
    204c:	d125      	bne.n	209a <STACK_SIZE+0x9a>
			(module->dir != SPI_DIRECTION_READ))
    204e:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2050:	2b00      	cmp	r3, #0
    2052:	d022      	beq.n	209a <STACK_SIZE+0x9a>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2054:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    2056:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2058:	7819      	ldrb	r1, [r3, #0]
    205a:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    205c:	1c58      	adds	r0, r3, #1
    205e:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2060:	79a0      	ldrb	r0, [r4, #6]
    2062:	2801      	cmp	r0, #1
    2064:	d104      	bne.n	2070 <STACK_SIZE+0x70>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    2066:	7858      	ldrb	r0, [r3, #1]
    2068:	0200      	lsls	r0, r0, #8
    206a:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    206c:	3302      	adds	r3, #2
    206e:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    2070:	05cb      	lsls	r3, r1, #23
    2072:	0ddb      	lsrs	r3, r3, #23
    2074:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    2076:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2078:	3b01      	subs	r3, #1
    207a:	b29b      	uxth	r3, r3
    207c:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    207e:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2080:	b29b      	uxth	r3, r3
    2082:	2b00      	cmp	r3, #0
    2084:	d109      	bne.n	209a <STACK_SIZE+0x9a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2086:	2301      	movs	r3, #1
    2088:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    208a:	7a63      	ldrb	r3, [r4, #9]
    208c:	2b01      	cmp	r3, #1
    208e:	d104      	bne.n	209a <STACK_SIZE+0x9a>
    2090:	79e3      	ldrb	r3, [r4, #7]
    2092:	2b00      	cmp	r3, #0
    2094:	d101      	bne.n	209a <STACK_SIZE+0x9a>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2096:	2302      	movs	r3, #2
    2098:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    209a:	0772      	lsls	r2, r6, #29
    209c:	d561      	bpl.n	2162 <STACK_SIZE+0x162>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    209e:	8b6b      	ldrh	r3, [r5, #26]
    20a0:	0759      	lsls	r1, r3, #29
    20a2:	d514      	bpl.n	20ce <STACK_SIZE+0xce>
			if (module->dir != SPI_DIRECTION_WRITE) {
    20a4:	7a63      	ldrb	r3, [r4, #9]
    20a6:	2b01      	cmp	r3, #1
    20a8:	d00b      	beq.n	20c2 <STACK_SIZE+0xc2>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    20aa:	221e      	movs	r2, #30
    20ac:	2338      	movs	r3, #56	; 0x38
    20ae:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    20b0:	2303      	movs	r3, #3
    20b2:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    20b4:	2305      	movs	r3, #5
    20b6:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    20b8:	073a      	lsls	r2, r7, #28
    20ba:	d502      	bpl.n	20c2 <STACK_SIZE+0xc2>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    20bc:	1c20      	adds	r0, r4, #0
    20be:	69a3      	ldr	r3, [r4, #24]
    20c0:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    20c2:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    20c4:	8b6a      	ldrh	r2, [r5, #26]
    20c6:	2304      	movs	r3, #4
    20c8:	4313      	orrs	r3, r2
    20ca:	836b      	strh	r3, [r5, #26]
    20cc:	e049      	b.n	2162 <STACK_SIZE+0x162>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    20ce:	7a63      	ldrb	r3, [r4, #9]
    20d0:	2b01      	cmp	r3, #1
    20d2:	d116      	bne.n	2102 <STACK_SIZE+0x102>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    20d4:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    20d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    20d8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    20da:	3b01      	subs	r3, #1
    20dc:	b29b      	uxth	r3, r3
    20de:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    20e0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    20e2:	b29b      	uxth	r3, r3
    20e4:	2b00      	cmp	r3, #0
    20e6:	d13c      	bne.n	2162 <STACK_SIZE+0x162>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    20e8:	2304      	movs	r3, #4
    20ea:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    20ec:	2200      	movs	r2, #0
    20ee:	2338      	movs	r3, #56	; 0x38
    20f0:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    20f2:	2303      	movs	r3, #3
    20f4:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    20f6:	07f9      	lsls	r1, r7, #31
    20f8:	d533      	bpl.n	2162 <STACK_SIZE+0x162>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    20fa:	1c20      	adds	r0, r4, #0
    20fc:	68e2      	ldr	r2, [r4, #12]
    20fe:	4790      	blx	r2
    2100:	e02f      	b.n	2162 <STACK_SIZE+0x162>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2102:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    2104:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2106:	05d2      	lsls	r2, r2, #23
    2108:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    210a:	b2d3      	uxtb	r3, r2
    210c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    210e:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    2110:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2112:	1c59      	adds	r1, r3, #1
    2114:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2116:	79a1      	ldrb	r1, [r4, #6]
    2118:	2901      	cmp	r1, #1
    211a:	d104      	bne.n	2126 <STACK_SIZE+0x126>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    211c:	0a12      	lsrs	r2, r2, #8
    211e:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    2120:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2122:	3301      	adds	r3, #1
    2124:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    2126:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2128:	3b01      	subs	r3, #1
    212a:	b29b      	uxth	r3, r3
    212c:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    212e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2130:	b29b      	uxth	r3, r3
    2132:	2b00      	cmp	r3, #0
    2134:	d115      	bne.n	2162 <STACK_SIZE+0x162>
					module->status = STATUS_OK;
    2136:	2200      	movs	r2, #0
    2138:	2338      	movs	r3, #56	; 0x38
    213a:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    213c:	2304      	movs	r3, #4
    213e:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    2140:	7a63      	ldrb	r3, [r4, #9]
    2142:	2b02      	cmp	r3, #2
    2144:	d105      	bne.n	2152 <STACK_SIZE+0x152>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    2146:	077a      	lsls	r2, r7, #29
    2148:	d50b      	bpl.n	2162 <STACK_SIZE+0x162>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    214a:	1c20      	adds	r0, r4, #0
    214c:	6963      	ldr	r3, [r4, #20]
    214e:	4798      	blx	r3
    2150:	e007      	b.n	2162 <STACK_SIZE+0x162>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    2152:	7a63      	ldrb	r3, [r4, #9]
    2154:	2b00      	cmp	r3, #0
    2156:	d104      	bne.n	2162 <STACK_SIZE+0x162>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    2158:	07b9      	lsls	r1, r7, #30
    215a:	d502      	bpl.n	2162 <STACK_SIZE+0x162>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    215c:	1c20      	adds	r0, r4, #0
    215e:	6922      	ldr	r2, [r4, #16]
    2160:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    2162:	07b3      	lsls	r3, r6, #30
    2164:	d528      	bpl.n	21b8 <STACK_SIZE+0x1b8>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    2166:	7963      	ldrb	r3, [r4, #5]
    2168:	2b00      	cmp	r3, #0
    216a:	d110      	bne.n	218e <STACK_SIZE+0x18e>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    216c:	2307      	movs	r3, #7
    216e:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2170:	2302      	movs	r3, #2
    2172:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2174:	2303      	movs	r3, #3
    2176:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    2178:	2300      	movs	r3, #0
    217a:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    217c:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    217e:	2338      	movs	r3, #56	; 0x38
    2180:	2200      	movs	r2, #0
    2182:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    2184:	06f9      	lsls	r1, r7, #27
    2186:	d502      	bpl.n	218e <STACK_SIZE+0x18e>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2188:	1c20      	adds	r0, r4, #0
    218a:	69e2      	ldr	r2, [r4, #28]
    218c:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    218e:	7963      	ldrb	r3, [r4, #5]
    2190:	2b01      	cmp	r3, #1
    2192:	d111      	bne.n	21b8 <STACK_SIZE+0x1b8>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2194:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2196:	2b01      	cmp	r3, #1
    2198:	d10e      	bne.n	21b8 <STACK_SIZE+0x1b8>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    219a:	79e3      	ldrb	r3, [r4, #7]
    219c:	2b00      	cmp	r3, #0
    219e:	d10b      	bne.n	21b8 <STACK_SIZE+0x1b8>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    21a0:	2302      	movs	r3, #2
    21a2:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    21a4:	2303      	movs	r3, #3
    21a6:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    21a8:	2200      	movs	r2, #0
    21aa:	2338      	movs	r3, #56	; 0x38
    21ac:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    21ae:	07fb      	lsls	r3, r7, #31
    21b0:	d502      	bpl.n	21b8 <STACK_SIZE+0x1b8>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    21b2:	1c20      	adds	r0, r4, #0
    21b4:	68e1      	ldr	r1, [r4, #12]
    21b6:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    21b8:	0732      	lsls	r2, r6, #28
    21ba:	d50a      	bpl.n	21d2 <STACK_SIZE+0x1d2>
			if (module->mode == SPI_MODE_SLAVE) {
    21bc:	7963      	ldrb	r3, [r4, #5]
    21be:	2b00      	cmp	r3, #0
    21c0:	d107      	bne.n	21d2 <STACK_SIZE+0x1d2>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    21c2:	2308      	movs	r3, #8
    21c4:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    21c6:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    21c8:	06bb      	lsls	r3, r7, #26
    21ca:	d502      	bpl.n	21d2 <STACK_SIZE+0x1d2>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    21cc:	1c20      	adds	r0, r4, #0
    21ce:	6a21      	ldr	r1, [r4, #32]
    21d0:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    21d2:	09f6      	lsrs	r6, r6, #7
    21d4:	d007      	beq.n	21e6 <STACK_SIZE+0x1e6>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    21d6:	2380      	movs	r3, #128	; 0x80
    21d8:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    21da:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    21dc:	067a      	lsls	r2, r7, #25
    21de:	d502      	bpl.n	21e6 <STACK_SIZE+0x1e6>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    21e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    21e2:	1c20      	adds	r0, r4, #0
    21e4:	4798      	blx	r3
		}
	}
#  endif
}
    21e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    21e8:	20000b0c 	.word	0x20000b0c
    21ec:	20000b08 	.word	0x20000b08

000021f0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    21f0:	4770      	bx	lr
    21f2:	46c0      	nop			; (mov r8, r8)

000021f4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    21f4:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    21f6:	4b0b      	ldr	r3, [pc, #44]	; (2224 <_sercom_set_handler+0x30>)
    21f8:	781b      	ldrb	r3, [r3, #0]
    21fa:	2b00      	cmp	r3, #0
    21fc:	d10e      	bne.n	221c <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    21fe:	4c0a      	ldr	r4, [pc, #40]	; (2228 <_sercom_set_handler+0x34>)
    2200:	4d0a      	ldr	r5, [pc, #40]	; (222c <_sercom_set_handler+0x38>)
    2202:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2204:	4b0a      	ldr	r3, [pc, #40]	; (2230 <_sercom_set_handler+0x3c>)
    2206:	2200      	movs	r2, #0
    2208:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    220a:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    220c:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    220e:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2210:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2212:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2214:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2216:	2201      	movs	r2, #1
    2218:	4b02      	ldr	r3, [pc, #8]	; (2224 <_sercom_set_handler+0x30>)
    221a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    221c:	0080      	lsls	r0, r0, #2
    221e:	4b02      	ldr	r3, [pc, #8]	; (2228 <_sercom_set_handler+0x34>)
    2220:	50c1      	str	r1, [r0, r3]
}
    2222:	bd30      	pop	{r4, r5, pc}
    2224:	200000ec 	.word	0x200000ec
    2228:	200000f0 	.word	0x200000f0
    222c:	000021f1 	.word	0x000021f1
    2230:	20000b0c 	.word	0x20000b0c

00002234 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2234:	b530      	push	{r4, r5, lr}
    2236:	b083      	sub	sp, #12
    2238:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    223a:	ac01      	add	r4, sp, #4
    223c:	1c20      	adds	r0, r4, #0
    223e:	4905      	ldr	r1, [pc, #20]	; (2254 <_sercom_get_interrupt_vector+0x20>)
    2240:	2204      	movs	r2, #4
    2242:	4b05      	ldr	r3, [pc, #20]	; (2258 <_sercom_get_interrupt_vector+0x24>)
    2244:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2246:	1c28      	adds	r0, r5, #0
    2248:	4b04      	ldr	r3, [pc, #16]	; (225c <_sercom_get_interrupt_vector+0x28>)
    224a:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    224c:	5620      	ldrsb	r0, [r4, r0]
}
    224e:	b003      	add	sp, #12
    2250:	bd30      	pop	{r4, r5, pc}
    2252:	46c0      	nop			; (mov r8, r8)
    2254:	00008590 	.word	0x00008590
    2258:	00003ac9 	.word	0x00003ac9
    225c:	00001c51 	.word	0x00001c51

00002260 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2260:	b508      	push	{r3, lr}
    2262:	4b02      	ldr	r3, [pc, #8]	; (226c <SERCOM0_Handler+0xc>)
    2264:	681b      	ldr	r3, [r3, #0]
    2266:	2000      	movs	r0, #0
    2268:	4798      	blx	r3
    226a:	bd08      	pop	{r3, pc}
    226c:	200000f0 	.word	0x200000f0

00002270 <SERCOM1_Handler>:
    2270:	b508      	push	{r3, lr}
    2272:	4b02      	ldr	r3, [pc, #8]	; (227c <SERCOM1_Handler+0xc>)
    2274:	685b      	ldr	r3, [r3, #4]
    2276:	2001      	movs	r0, #1
    2278:	4798      	blx	r3
    227a:	bd08      	pop	{r3, pc}
    227c:	200000f0 	.word	0x200000f0

00002280 <SERCOM2_Handler>:
    2280:	b508      	push	{r3, lr}
    2282:	4b02      	ldr	r3, [pc, #8]	; (228c <SERCOM2_Handler+0xc>)
    2284:	689b      	ldr	r3, [r3, #8]
    2286:	2002      	movs	r0, #2
    2288:	4798      	blx	r3
    228a:	bd08      	pop	{r3, pc}
    228c:	200000f0 	.word	0x200000f0

00002290 <SERCOM3_Handler>:
    2290:	b508      	push	{r3, lr}
    2292:	4b02      	ldr	r3, [pc, #8]	; (229c <SERCOM3_Handler+0xc>)
    2294:	68db      	ldr	r3, [r3, #12]
    2296:	2003      	movs	r0, #3
    2298:	4798      	blx	r3
    229a:	bd08      	pop	{r3, pc}
    229c:	200000f0 	.word	0x200000f0

000022a0 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    22a0:	4770      	bx	lr
    22a2:	46c0      	nop			; (mov r8, r8)

000022a4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    22a4:	4b0c      	ldr	r3, [pc, #48]	; (22d8 <cpu_irq_enter_critical+0x34>)
    22a6:	681b      	ldr	r3, [r3, #0]
    22a8:	2b00      	cmp	r3, #0
    22aa:	d110      	bne.n	22ce <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    22ac:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    22b0:	2b00      	cmp	r3, #0
    22b2:	d109      	bne.n	22c8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    22b4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    22b6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    22ba:	2200      	movs	r2, #0
    22bc:	4b07      	ldr	r3, [pc, #28]	; (22dc <cpu_irq_enter_critical+0x38>)
    22be:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    22c0:	2201      	movs	r2, #1
    22c2:	4b07      	ldr	r3, [pc, #28]	; (22e0 <cpu_irq_enter_critical+0x3c>)
    22c4:	701a      	strb	r2, [r3, #0]
    22c6:	e002      	b.n	22ce <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    22c8:	2200      	movs	r2, #0
    22ca:	4b05      	ldr	r3, [pc, #20]	; (22e0 <cpu_irq_enter_critical+0x3c>)
    22cc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    22ce:	4b02      	ldr	r3, [pc, #8]	; (22d8 <cpu_irq_enter_critical+0x34>)
    22d0:	681a      	ldr	r2, [r3, #0]
    22d2:	3201      	adds	r2, #1
    22d4:	601a      	str	r2, [r3, #0]
}
    22d6:	4770      	bx	lr
    22d8:	20000100 	.word	0x20000100
    22dc:	2000000c 	.word	0x2000000c
    22e0:	20000104 	.word	0x20000104

000022e4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    22e4:	4b08      	ldr	r3, [pc, #32]	; (2308 <cpu_irq_leave_critical+0x24>)
    22e6:	681a      	ldr	r2, [r3, #0]
    22e8:	3a01      	subs	r2, #1
    22ea:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    22ec:	681b      	ldr	r3, [r3, #0]
    22ee:	2b00      	cmp	r3, #0
    22f0:	d109      	bne.n	2306 <cpu_irq_leave_critical+0x22>
    22f2:	4b06      	ldr	r3, [pc, #24]	; (230c <cpu_irq_leave_critical+0x28>)
    22f4:	781b      	ldrb	r3, [r3, #0]
    22f6:	2b00      	cmp	r3, #0
    22f8:	d005      	beq.n	2306 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    22fa:	2201      	movs	r2, #1
    22fc:	4b04      	ldr	r3, [pc, #16]	; (2310 <cpu_irq_leave_critical+0x2c>)
    22fe:	701a      	strb	r2, [r3, #0]
    2300:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2304:	b662      	cpsie	i
	}
}
    2306:	4770      	bx	lr
    2308:	20000100 	.word	0x20000100
    230c:	20000104 	.word	0x20000104
    2310:	2000000c 	.word	0x2000000c

00002314 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2314:	b508      	push	{r3, lr}
	switch (clock_source) {
    2316:	2808      	cmp	r0, #8
    2318:	d834      	bhi.n	2384 <system_clock_source_get_hz+0x70>
    231a:	0080      	lsls	r0, r0, #2
    231c:	4b1b      	ldr	r3, [pc, #108]	; (238c <system_clock_source_get_hz+0x78>)
    231e:	581b      	ldr	r3, [r3, r0]
    2320:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2322:	2080      	movs	r0, #128	; 0x80
    2324:	0200      	lsls	r0, r0, #8
    2326:	e030      	b.n	238a <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2328:	4b19      	ldr	r3, [pc, #100]	; (2390 <system_clock_source_get_hz+0x7c>)
    232a:	6918      	ldr	r0, [r3, #16]
    232c:	e02d      	b.n	238a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    232e:	4b19      	ldr	r3, [pc, #100]	; (2394 <system_clock_source_get_hz+0x80>)
    2330:	6a18      	ldr	r0, [r3, #32]
    2332:	0580      	lsls	r0, r0, #22
    2334:	0f80      	lsrs	r0, r0, #30
    2336:	4b18      	ldr	r3, [pc, #96]	; (2398 <system_clock_source_get_hz+0x84>)
    2338:	40c3      	lsrs	r3, r0
    233a:	1c18      	adds	r0, r3, #0
    233c:	e025      	b.n	238a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    233e:	4b14      	ldr	r3, [pc, #80]	; (2390 <system_clock_source_get_hz+0x7c>)
    2340:	6958      	ldr	r0, [r3, #20]
    2342:	e022      	b.n	238a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2344:	4b12      	ldr	r3, [pc, #72]	; (2390 <system_clock_source_get_hz+0x7c>)
    2346:	681b      	ldr	r3, [r3, #0]
    2348:	2002      	movs	r0, #2
    234a:	4018      	ands	r0, r3
    234c:	d01d      	beq.n	238a <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    234e:	4911      	ldr	r1, [pc, #68]	; (2394 <system_clock_source_get_hz+0x80>)
    2350:	2210      	movs	r2, #16
    2352:	68cb      	ldr	r3, [r1, #12]
    2354:	421a      	tst	r2, r3
    2356:	d0fc      	beq.n	2352 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2358:	4b0d      	ldr	r3, [pc, #52]	; (2390 <system_clock_source_get_hz+0x7c>)
    235a:	681b      	ldr	r3, [r3, #0]
    235c:	075a      	lsls	r2, r3, #29
    235e:	d513      	bpl.n	2388 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2360:	2000      	movs	r0, #0
    2362:	4b0e      	ldr	r3, [pc, #56]	; (239c <system_clock_source_get_hz+0x88>)
    2364:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2366:	4b0a      	ldr	r3, [pc, #40]	; (2390 <system_clock_source_get_hz+0x7c>)
    2368:	689b      	ldr	r3, [r3, #8]
    236a:	041b      	lsls	r3, r3, #16
    236c:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    236e:	4358      	muls	r0, r3
    2370:	e00b      	b.n	238a <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2372:	2350      	movs	r3, #80	; 0x50
    2374:	4a07      	ldr	r2, [pc, #28]	; (2394 <system_clock_source_get_hz+0x80>)
    2376:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2378:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    237a:	075a      	lsls	r2, r3, #29
    237c:	d505      	bpl.n	238a <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    237e:	4b04      	ldr	r3, [pc, #16]	; (2390 <system_clock_source_get_hz+0x7c>)
    2380:	68d8      	ldr	r0, [r3, #12]
    2382:	e002      	b.n	238a <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2384:	2000      	movs	r0, #0
    2386:	e000      	b.n	238a <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2388:	4805      	ldr	r0, [pc, #20]	; (23a0 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    238a:	bd08      	pop	{r3, pc}
    238c:	00008594 	.word	0x00008594
    2390:	20000108 	.word	0x20000108
    2394:	40000800 	.word	0x40000800
    2398:	007a1200 	.word	0x007a1200
    239c:	00002885 	.word	0x00002885
    23a0:	02dc6c00 	.word	0x02dc6c00

000023a4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    23a4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    23a6:	4b0c      	ldr	r3, [pc, #48]	; (23d8 <system_clock_source_osc8m_set_config+0x34>)
    23a8:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    23aa:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    23ac:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    23ae:	7840      	ldrb	r0, [r0, #1]
    23b0:	2201      	movs	r2, #1
    23b2:	4010      	ands	r0, r2
    23b4:	0180      	lsls	r0, r0, #6
    23b6:	2640      	movs	r6, #64	; 0x40
    23b8:	43b4      	bics	r4, r6
    23ba:	4304      	orrs	r4, r0
    23bc:	402a      	ands	r2, r5
    23be:	01d0      	lsls	r0, r2, #7
    23c0:	2280      	movs	r2, #128	; 0x80
    23c2:	4394      	bics	r4, r2
    23c4:	1c22      	adds	r2, r4, #0
    23c6:	4302      	orrs	r2, r0
    23c8:	2003      	movs	r0, #3
    23ca:	4001      	ands	r1, r0
    23cc:	0209      	lsls	r1, r1, #8
    23ce:	4803      	ldr	r0, [pc, #12]	; (23dc <system_clock_source_osc8m_set_config+0x38>)
    23d0:	4002      	ands	r2, r0
    23d2:	430a      	orrs	r2, r1
    23d4:	621a      	str	r2, [r3, #32]
}
    23d6:	bd70      	pop	{r4, r5, r6, pc}
    23d8:	40000800 	.word	0x40000800
    23dc:	fffffcff 	.word	0xfffffcff

000023e0 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    23e0:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    23e2:	7a02      	ldrb	r2, [r0, #8]
    23e4:	0692      	lsls	r2, r2, #26
    23e6:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    23e8:	8943      	ldrh	r3, [r0, #10]
    23ea:	059b      	lsls	r3, r3, #22
    23ec:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    23ee:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    23f0:	4b18      	ldr	r3, [pc, #96]	; (2454 <system_clock_source_dfll_set_config+0x74>)
    23f2:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    23f4:	8881      	ldrh	r1, [r0, #4]
    23f6:	8842      	ldrh	r2, [r0, #2]
    23f8:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    23fa:	79c4      	ldrb	r4, [r0, #7]
    23fc:	7982      	ldrb	r2, [r0, #6]
    23fe:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2400:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2402:	7841      	ldrb	r1, [r0, #1]
    2404:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2406:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2408:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    240a:	7803      	ldrb	r3, [r0, #0]
    240c:	2b04      	cmp	r3, #4
    240e:	d10f      	bne.n	2430 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2410:	7b02      	ldrb	r2, [r0, #12]
    2412:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2414:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2416:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2418:	89c3      	ldrh	r3, [r0, #14]
    241a:	041b      	lsls	r3, r3, #16
    241c:	490e      	ldr	r1, [pc, #56]	; (2458 <system_clock_source_dfll_set_config+0x78>)
    241e:	400b      	ands	r3, r1
    2420:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2422:	4b0c      	ldr	r3, [pc, #48]	; (2454 <system_clock_source_dfll_set_config+0x74>)
    2424:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2426:	6819      	ldr	r1, [r3, #0]
    2428:	2204      	movs	r2, #4
    242a:	430a      	orrs	r2, r1
    242c:	601a      	str	r2, [r3, #0]
    242e:	e010      	b.n	2452 <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2430:	2b20      	cmp	r3, #32
    2432:	d10e      	bne.n	2452 <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2434:	7b02      	ldrb	r2, [r0, #12]
    2436:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2438:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    243a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    243c:	89c3      	ldrh	r3, [r0, #14]
    243e:	041b      	lsls	r3, r3, #16
    2440:	4905      	ldr	r1, [pc, #20]	; (2458 <system_clock_source_dfll_set_config+0x78>)
    2442:	400b      	ands	r3, r1
    2444:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2446:	4b03      	ldr	r3, [pc, #12]	; (2454 <system_clock_source_dfll_set_config+0x74>)
    2448:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    244a:	681a      	ldr	r2, [r3, #0]
    244c:	4903      	ldr	r1, [pc, #12]	; (245c <system_clock_source_dfll_set_config+0x7c>)
    244e:	430a      	orrs	r2, r1
    2450:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2452:	bd10      	pop	{r4, pc}
    2454:	20000108 	.word	0x20000108
    2458:	03ff0000 	.word	0x03ff0000
    245c:	00000424 	.word	0x00000424

00002460 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2460:	2808      	cmp	r0, #8
    2462:	d849      	bhi.n	24f8 <system_clock_source_enable+0x98>
    2464:	0080      	lsls	r0, r0, #2
    2466:	4b25      	ldr	r3, [pc, #148]	; (24fc <system_clock_source_enable+0x9c>)
    2468:	581b      	ldr	r3, [r3, r0]
    246a:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    246c:	2000      	movs	r0, #0
    246e:	e044      	b.n	24fa <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2470:	4b23      	ldr	r3, [pc, #140]	; (2500 <system_clock_source_enable+0xa0>)
    2472:	6a19      	ldr	r1, [r3, #32]
    2474:	2202      	movs	r2, #2
    2476:	430a      	orrs	r2, r1
    2478:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    247a:	2000      	movs	r0, #0
    247c:	e03d      	b.n	24fa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    247e:	4b20      	ldr	r3, [pc, #128]	; (2500 <system_clock_source_enable+0xa0>)
    2480:	6999      	ldr	r1, [r3, #24]
    2482:	2202      	movs	r2, #2
    2484:	430a      	orrs	r2, r1
    2486:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2488:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    248a:	e036      	b.n	24fa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    248c:	4b1c      	ldr	r3, [pc, #112]	; (2500 <system_clock_source_enable+0xa0>)
    248e:	8a19      	ldrh	r1, [r3, #16]
    2490:	2202      	movs	r2, #2
    2492:	430a      	orrs	r2, r1
    2494:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2496:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2498:	e02f      	b.n	24fa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    249a:	4b19      	ldr	r3, [pc, #100]	; (2500 <system_clock_source_enable+0xa0>)
    249c:	8a99      	ldrh	r1, [r3, #20]
    249e:	2202      	movs	r2, #2
    24a0:	430a      	orrs	r2, r1
    24a2:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    24a4:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    24a6:	e028      	b.n	24fa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    24a8:	4a16      	ldr	r2, [pc, #88]	; (2504 <system_clock_source_enable+0xa4>)
    24aa:	6811      	ldr	r1, [r2, #0]
    24ac:	2302      	movs	r3, #2
    24ae:	4319      	orrs	r1, r3
    24b0:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    24b2:	4a13      	ldr	r2, [pc, #76]	; (2500 <system_clock_source_enable+0xa0>)
    24b4:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    24b6:	1c11      	adds	r1, r2, #0
    24b8:	2210      	movs	r2, #16
    24ba:	68cb      	ldr	r3, [r1, #12]
    24bc:	421a      	tst	r2, r3
    24be:	d0fc      	beq.n	24ba <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    24c0:	4a10      	ldr	r2, [pc, #64]	; (2504 <system_clock_source_enable+0xa4>)
    24c2:	6891      	ldr	r1, [r2, #8]
    24c4:	4b0e      	ldr	r3, [pc, #56]	; (2500 <system_clock_source_enable+0xa0>)
    24c6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    24c8:	6852      	ldr	r2, [r2, #4]
    24ca:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    24cc:	2200      	movs	r2, #0
    24ce:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    24d0:	1c19      	adds	r1, r3, #0
    24d2:	2210      	movs	r2, #16
    24d4:	68cb      	ldr	r3, [r1, #12]
    24d6:	421a      	tst	r2, r3
    24d8:	d0fc      	beq.n	24d4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    24da:	4b0a      	ldr	r3, [pc, #40]	; (2504 <system_clock_source_enable+0xa4>)
    24dc:	681a      	ldr	r2, [r3, #0]
    24de:	b292      	uxth	r2, r2
    24e0:	4b07      	ldr	r3, [pc, #28]	; (2500 <system_clock_source_enable+0xa0>)
    24e2:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    24e4:	2000      	movs	r0, #0
    24e6:	e008      	b.n	24fa <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    24e8:	4a05      	ldr	r2, [pc, #20]	; (2500 <system_clock_source_enable+0xa0>)
    24ea:	2344      	movs	r3, #68	; 0x44
    24ec:	5cd0      	ldrb	r0, [r2, r3]
    24ee:	2102      	movs	r1, #2
    24f0:	4301      	orrs	r1, r0
    24f2:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    24f4:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    24f6:	e000      	b.n	24fa <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    24f8:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    24fa:	4770      	bx	lr
    24fc:	000085b8 	.word	0x000085b8
    2500:	40000800 	.word	0x40000800
    2504:	20000108 	.word	0x20000108

00002508 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2508:	b5f0      	push	{r4, r5, r6, r7, lr}
    250a:	464f      	mov	r7, r9
    250c:	4646      	mov	r6, r8
    250e:	b4c0      	push	{r6, r7}
    2510:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2512:	22c2      	movs	r2, #194	; 0xc2
    2514:	00d2      	lsls	r2, r2, #3
    2516:	4b3c      	ldr	r3, [pc, #240]	; (2608 <system_clock_init+0x100>)
    2518:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    251a:	4b3c      	ldr	r3, [pc, #240]	; (260c <system_clock_init+0x104>)
    251c:	685a      	ldr	r2, [r3, #4]
    251e:	211e      	movs	r1, #30
    2520:	438a      	bics	r2, r1
    2522:	2102      	movs	r1, #2
    2524:	430a      	orrs	r2, r1
    2526:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2528:	2201      	movs	r2, #1
    252a:	ab01      	add	r3, sp, #4
    252c:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    252e:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2530:	4d37      	ldr	r5, [pc, #220]	; (2610 <system_clock_init+0x108>)
    2532:	b2e0      	uxtb	r0, r4
    2534:	a901      	add	r1, sp, #4
    2536:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2538:	3401      	adds	r4, #1
    253a:	2c25      	cmp	r4, #37	; 0x25
    253c:	d1f9      	bne.n	2532 <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    253e:	ab05      	add	r3, sp, #20
    2540:	2100      	movs	r1, #0
    2542:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2544:	2200      	movs	r2, #0
    2546:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2548:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    254a:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    254c:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    254e:	213f      	movs	r1, #63	; 0x3f
    2550:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2552:	2106      	movs	r1, #6
    2554:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2556:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2558:	4b2e      	ldr	r3, [pc, #184]	; (2614 <system_clock_init+0x10c>)
    255a:	681b      	ldr	r3, [r3, #0]
    255c:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    255e:	2b3f      	cmp	r3, #63	; 0x3f
    2560:	d100      	bne.n	2564 <system_clock_init+0x5c>
		coarse = 0x1f;
    2562:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    2564:	a805      	add	r0, sp, #20
    2566:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2568:	2307      	movs	r3, #7
    256a:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    256c:	233f      	movs	r3, #63	; 0x3f
    256e:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2570:	4b29      	ldr	r3, [pc, #164]	; (2618 <system_clock_init+0x110>)
    2572:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2574:	a804      	add	r0, sp, #16
    2576:	2500      	movs	r5, #0
    2578:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    257a:	2301      	movs	r3, #1
    257c:	4699      	mov	r9, r3
    257e:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2580:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2582:	4b26      	ldr	r3, [pc, #152]	; (261c <system_clock_init+0x114>)
    2584:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2586:	2006      	movs	r0, #6
    2588:	4e25      	ldr	r6, [pc, #148]	; (2620 <system_clock_init+0x118>)
    258a:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    258c:	4b25      	ldr	r3, [pc, #148]	; (2624 <system_clock_init+0x11c>)
    258e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    2590:	ac01      	add	r4, sp, #4
    2592:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2594:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2596:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2598:	2304      	movs	r3, #4
    259a:	7023      	strb	r3, [r4, #0]
    259c:	2320      	movs	r3, #32
    259e:	9302      	str	r3, [sp, #8]
    25a0:	2002      	movs	r0, #2
    25a2:	1c21      	adds	r1, r4, #0
    25a4:	4b20      	ldr	r3, [pc, #128]	; (2628 <system_clock_init+0x120>)
    25a6:	4698      	mov	r8, r3
    25a8:	4798      	blx	r3
    25aa:	2002      	movs	r0, #2
    25ac:	4f1f      	ldr	r7, [pc, #124]	; (262c <system_clock_init+0x124>)
    25ae:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    25b0:	464b      	mov	r3, r9
    25b2:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    25b4:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    25b6:	2306      	movs	r3, #6
    25b8:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    25ba:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    25bc:	7265      	strb	r5, [r4, #9]
    25be:	2003      	movs	r0, #3
    25c0:	1c21      	adds	r1, r4, #0
    25c2:	47c0      	blx	r8
    25c4:	2003      	movs	r0, #3
    25c6:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    25c8:	2007      	movs	r0, #7
    25ca:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    25cc:	490e      	ldr	r1, [pc, #56]	; (2608 <system_clock_init+0x100>)
    25ce:	2210      	movs	r2, #16
    25d0:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    25d2:	421a      	tst	r2, r3
    25d4:	d0fc      	beq.n	25d0 <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    25d6:	4a16      	ldr	r2, [pc, #88]	; (2630 <system_clock_init+0x128>)
    25d8:	2300      	movs	r3, #0
    25da:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    25dc:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    25de:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    25e0:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    25e2:	a901      	add	r1, sp, #4
    25e4:	2201      	movs	r2, #1
    25e6:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    25e8:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    25ea:	2206      	movs	r2, #6
    25ec:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    25ee:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    25f0:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    25f2:	2000      	movs	r0, #0
    25f4:	4b0c      	ldr	r3, [pc, #48]	; (2628 <system_clock_init+0x120>)
    25f6:	4798      	blx	r3
    25f8:	2000      	movs	r0, #0
    25fa:	4b0c      	ldr	r3, [pc, #48]	; (262c <system_clock_init+0x124>)
    25fc:	4798      	blx	r3
#endif
}
    25fe:	b00b      	add	sp, #44	; 0x2c
    2600:	bc0c      	pop	{r2, r3}
    2602:	4690      	mov	r8, r2
    2604:	4699      	mov	r9, r3
    2606:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2608:	40000800 	.word	0x40000800
    260c:	41004000 	.word	0x41004000
    2610:	00002869 	.word	0x00002869
    2614:	00806024 	.word	0x00806024
    2618:	000023e1 	.word	0x000023e1
    261c:	000023a5 	.word	0x000023a5
    2620:	00002461 	.word	0x00002461
    2624:	00002635 	.word	0x00002635
    2628:	00002659 	.word	0x00002659
    262c:	0000270d 	.word	0x0000270d
    2630:	40000400 	.word	0x40000400

00002634 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2634:	4b06      	ldr	r3, [pc, #24]	; (2650 <system_gclk_init+0x1c>)
    2636:	6999      	ldr	r1, [r3, #24]
    2638:	2208      	movs	r2, #8
    263a:	430a      	orrs	r2, r1
    263c:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    263e:	2201      	movs	r2, #1
    2640:	4b04      	ldr	r3, [pc, #16]	; (2654 <system_gclk_init+0x20>)
    2642:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2644:	1c19      	adds	r1, r3, #0
    2646:	780b      	ldrb	r3, [r1, #0]
    2648:	4213      	tst	r3, r2
    264a:	d1fc      	bne.n	2646 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    264c:	4770      	bx	lr
    264e:	46c0      	nop			; (mov r8, r8)
    2650:	40000400 	.word	0x40000400
    2654:	40000c00 	.word	0x40000c00

00002658 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    265a:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    265c:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    265e:	780d      	ldrb	r5, [r1, #0]
    2660:	022d      	lsls	r5, r5, #8
    2662:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2664:	784b      	ldrb	r3, [r1, #1]
    2666:	2b00      	cmp	r3, #0
    2668:	d002      	beq.n	2670 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    266a:	2380      	movs	r3, #128	; 0x80
    266c:	02db      	lsls	r3, r3, #11
    266e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2670:	7a4b      	ldrb	r3, [r1, #9]
    2672:	2b00      	cmp	r3, #0
    2674:	d002      	beq.n	267c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2676:	2380      	movs	r3, #128	; 0x80
    2678:	031b      	lsls	r3, r3, #12
    267a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    267c:	684c      	ldr	r4, [r1, #4]
    267e:	2c01      	cmp	r4, #1
    2680:	d917      	bls.n	26b2 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2682:	1e63      	subs	r3, r4, #1
    2684:	421c      	tst	r4, r3
    2686:	d10f      	bne.n	26a8 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2688:	2c02      	cmp	r4, #2
    268a:	d906      	bls.n	269a <system_gclk_gen_set_config+0x42>
    268c:	2302      	movs	r3, #2
    268e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2690:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2692:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2694:	429c      	cmp	r4, r3
    2696:	d8fb      	bhi.n	2690 <system_gclk_gen_set_config+0x38>
    2698:	e000      	b.n	269c <system_gclk_gen_set_config+0x44>
    269a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    269c:	0217      	lsls	r7, r2, #8
    269e:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    26a0:	2380      	movs	r3, #128	; 0x80
    26a2:	035b      	lsls	r3, r3, #13
    26a4:	431d      	orrs	r5, r3
    26a6:	e004      	b.n	26b2 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    26a8:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    26aa:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    26ac:	2380      	movs	r3, #128	; 0x80
    26ae:	029b      	lsls	r3, r3, #10
    26b0:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    26b2:	7a0b      	ldrb	r3, [r1, #8]
    26b4:	2b00      	cmp	r3, #0
    26b6:	d002      	beq.n	26be <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    26b8:	2380      	movs	r3, #128	; 0x80
    26ba:	039b      	lsls	r3, r3, #14
    26bc:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26be:	4a0f      	ldr	r2, [pc, #60]	; (26fc <system_gclk_gen_set_config+0xa4>)
    26c0:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    26c2:	b25b      	sxtb	r3, r3
    26c4:	2b00      	cmp	r3, #0
    26c6:	dbfb      	blt.n	26c0 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    26c8:	4b0d      	ldr	r3, [pc, #52]	; (2700 <system_gclk_gen_set_config+0xa8>)
    26ca:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    26cc:	4b0d      	ldr	r3, [pc, #52]	; (2704 <system_gclk_gen_set_config+0xac>)
    26ce:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26d0:	4a0a      	ldr	r2, [pc, #40]	; (26fc <system_gclk_gen_set_config+0xa4>)
    26d2:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    26d4:	b25b      	sxtb	r3, r3
    26d6:	2b00      	cmp	r3, #0
    26d8:	dbfb      	blt.n	26d2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    26da:	4b08      	ldr	r3, [pc, #32]	; (26fc <system_gclk_gen_set_config+0xa4>)
    26dc:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26de:	1c1a      	adds	r2, r3, #0
    26e0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    26e2:	b25b      	sxtb	r3, r3
    26e4:	2b00      	cmp	r3, #0
    26e6:	dbfb      	blt.n	26e0 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    26e8:	4b04      	ldr	r3, [pc, #16]	; (26fc <system_gclk_gen_set_config+0xa4>)
    26ea:	6859      	ldr	r1, [r3, #4]
    26ec:	2280      	movs	r2, #128	; 0x80
    26ee:	0252      	lsls	r2, r2, #9
    26f0:	400a      	ands	r2, r1
    26f2:	4315      	orrs	r5, r2
    26f4:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    26f6:	4b04      	ldr	r3, [pc, #16]	; (2708 <system_gclk_gen_set_config+0xb0>)
    26f8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    26fc:	40000c00 	.word	0x40000c00
    2700:	000022a5 	.word	0x000022a5
    2704:	40000c08 	.word	0x40000c08
    2708:	000022e5 	.word	0x000022e5

0000270c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    270c:	b510      	push	{r4, lr}
    270e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2710:	4a0b      	ldr	r2, [pc, #44]	; (2740 <system_gclk_gen_enable+0x34>)
    2712:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2714:	b25b      	sxtb	r3, r3
    2716:	2b00      	cmp	r3, #0
    2718:	dbfb      	blt.n	2712 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    271a:	4b0a      	ldr	r3, [pc, #40]	; (2744 <system_gclk_gen_enable+0x38>)
    271c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    271e:	4b0a      	ldr	r3, [pc, #40]	; (2748 <system_gclk_gen_enable+0x3c>)
    2720:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2722:	4a07      	ldr	r2, [pc, #28]	; (2740 <system_gclk_gen_enable+0x34>)
    2724:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2726:	b25b      	sxtb	r3, r3
    2728:	2b00      	cmp	r3, #0
    272a:	dbfb      	blt.n	2724 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    272c:	4b04      	ldr	r3, [pc, #16]	; (2740 <system_gclk_gen_enable+0x34>)
    272e:	6859      	ldr	r1, [r3, #4]
    2730:	2280      	movs	r2, #128	; 0x80
    2732:	0252      	lsls	r2, r2, #9
    2734:	430a      	orrs	r2, r1
    2736:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2738:	4b04      	ldr	r3, [pc, #16]	; (274c <system_gclk_gen_enable+0x40>)
    273a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    273c:	bd10      	pop	{r4, pc}
    273e:	46c0      	nop			; (mov r8, r8)
    2740:	40000c00 	.word	0x40000c00
    2744:	000022a5 	.word	0x000022a5
    2748:	40000c04 	.word	0x40000c04
    274c:	000022e5 	.word	0x000022e5

00002750 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2750:	b570      	push	{r4, r5, r6, lr}
    2752:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2754:	4a1a      	ldr	r2, [pc, #104]	; (27c0 <system_gclk_gen_get_hz+0x70>)
    2756:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2758:	b25b      	sxtb	r3, r3
    275a:	2b00      	cmp	r3, #0
    275c:	dbfb      	blt.n	2756 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    275e:	4b19      	ldr	r3, [pc, #100]	; (27c4 <system_gclk_gen_get_hz+0x74>)
    2760:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2762:	4b19      	ldr	r3, [pc, #100]	; (27c8 <system_gclk_gen_get_hz+0x78>)
    2764:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2766:	4a16      	ldr	r2, [pc, #88]	; (27c0 <system_gclk_gen_get_hz+0x70>)
    2768:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    276a:	b25b      	sxtb	r3, r3
    276c:	2b00      	cmp	r3, #0
    276e:	dbfb      	blt.n	2768 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2770:	4e13      	ldr	r6, [pc, #76]	; (27c0 <system_gclk_gen_get_hz+0x70>)
    2772:	6870      	ldr	r0, [r6, #4]
    2774:	04c0      	lsls	r0, r0, #19
    2776:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2778:	4b14      	ldr	r3, [pc, #80]	; (27cc <system_gclk_gen_get_hz+0x7c>)
    277a:	4798      	blx	r3
    277c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    277e:	4b12      	ldr	r3, [pc, #72]	; (27c8 <system_gclk_gen_get_hz+0x78>)
    2780:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2782:	6876      	ldr	r6, [r6, #4]
    2784:	02f6      	lsls	r6, r6, #11
    2786:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2788:	4b11      	ldr	r3, [pc, #68]	; (27d0 <system_gclk_gen_get_hz+0x80>)
    278a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    278c:	4a0c      	ldr	r2, [pc, #48]	; (27c0 <system_gclk_gen_get_hz+0x70>)
    278e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2790:	b25b      	sxtb	r3, r3
    2792:	2b00      	cmp	r3, #0
    2794:	dbfb      	blt.n	278e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2796:	4b0a      	ldr	r3, [pc, #40]	; (27c0 <system_gclk_gen_get_hz+0x70>)
    2798:	689c      	ldr	r4, [r3, #8]
    279a:	0a24      	lsrs	r4, r4, #8
    279c:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    279e:	4b0d      	ldr	r3, [pc, #52]	; (27d4 <system_gclk_gen_get_hz+0x84>)
    27a0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    27a2:	2e00      	cmp	r6, #0
    27a4:	d107      	bne.n	27b6 <system_gclk_gen_get_hz+0x66>
    27a6:	2c01      	cmp	r4, #1
    27a8:	d907      	bls.n	27ba <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    27aa:	1c28      	adds	r0, r5, #0
    27ac:	1c21      	adds	r1, r4, #0
    27ae:	4b0a      	ldr	r3, [pc, #40]	; (27d8 <system_gclk_gen_get_hz+0x88>)
    27b0:	4798      	blx	r3
    27b2:	1c05      	adds	r5, r0, #0
    27b4:	e001      	b.n	27ba <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    27b6:	3401      	adds	r4, #1
    27b8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    27ba:	1c28      	adds	r0, r5, #0
    27bc:	bd70      	pop	{r4, r5, r6, pc}
    27be:	46c0      	nop			; (mov r8, r8)
    27c0:	40000c00 	.word	0x40000c00
    27c4:	000022a5 	.word	0x000022a5
    27c8:	40000c04 	.word	0x40000c04
    27cc:	00002315 	.word	0x00002315
    27d0:	40000c08 	.word	0x40000c08
    27d4:	000022e5 	.word	0x000022e5
    27d8:	0000553d 	.word	0x0000553d

000027dc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    27dc:	b510      	push	{r4, lr}
    27de:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    27e0:	4b06      	ldr	r3, [pc, #24]	; (27fc <system_gclk_chan_enable+0x20>)
    27e2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    27e4:	4b06      	ldr	r3, [pc, #24]	; (2800 <system_gclk_chan_enable+0x24>)
    27e6:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    27e8:	4b06      	ldr	r3, [pc, #24]	; (2804 <system_gclk_chan_enable+0x28>)
    27ea:	8859      	ldrh	r1, [r3, #2]
    27ec:	2280      	movs	r2, #128	; 0x80
    27ee:	01d2      	lsls	r2, r2, #7
    27f0:	430a      	orrs	r2, r1
    27f2:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    27f4:	4b04      	ldr	r3, [pc, #16]	; (2808 <system_gclk_chan_enable+0x2c>)
    27f6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    27f8:	bd10      	pop	{r4, pc}
    27fa:	46c0      	nop			; (mov r8, r8)
    27fc:	000022a5 	.word	0x000022a5
    2800:	40000c02 	.word	0x40000c02
    2804:	40000c00 	.word	0x40000c00
    2808:	000022e5 	.word	0x000022e5

0000280c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    280c:	b510      	push	{r4, lr}
    280e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2810:	4b0f      	ldr	r3, [pc, #60]	; (2850 <system_gclk_chan_disable+0x44>)
    2812:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2814:	4b0f      	ldr	r3, [pc, #60]	; (2854 <system_gclk_chan_disable+0x48>)
    2816:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2818:	4b0f      	ldr	r3, [pc, #60]	; (2858 <system_gclk_chan_disable+0x4c>)
    281a:	8858      	ldrh	r0, [r3, #2]
    281c:	0500      	lsls	r0, r0, #20
    281e:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2820:	8859      	ldrh	r1, [r3, #2]
    2822:	4a0e      	ldr	r2, [pc, #56]	; (285c <system_gclk_chan_disable+0x50>)
    2824:	400a      	ands	r2, r1
    2826:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2828:	8859      	ldrh	r1, [r3, #2]
    282a:	4a0d      	ldr	r2, [pc, #52]	; (2860 <system_gclk_chan_disable+0x54>)
    282c:	400a      	ands	r2, r1
    282e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2830:	1c19      	adds	r1, r3, #0
    2832:	2280      	movs	r2, #128	; 0x80
    2834:	01d2      	lsls	r2, r2, #7
    2836:	884b      	ldrh	r3, [r1, #2]
    2838:	4213      	tst	r3, r2
    283a:	d1fc      	bne.n	2836 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    283c:	4b06      	ldr	r3, [pc, #24]	; (2858 <system_gclk_chan_disable+0x4c>)
    283e:	0201      	lsls	r1, r0, #8
    2840:	8858      	ldrh	r0, [r3, #2]
    2842:	4a06      	ldr	r2, [pc, #24]	; (285c <system_gclk_chan_disable+0x50>)
    2844:	4002      	ands	r2, r0
    2846:	430a      	orrs	r2, r1
    2848:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    284a:	4b06      	ldr	r3, [pc, #24]	; (2864 <system_gclk_chan_disable+0x58>)
    284c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    284e:	bd10      	pop	{r4, pc}
    2850:	000022a5 	.word	0x000022a5
    2854:	40000c02 	.word	0x40000c02
    2858:	40000c00 	.word	0x40000c00
    285c:	fffff0ff 	.word	0xfffff0ff
    2860:	ffffbfff 	.word	0xffffbfff
    2864:	000022e5 	.word	0x000022e5

00002868 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2868:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    286a:	780c      	ldrb	r4, [r1, #0]
    286c:	0224      	lsls	r4, r4, #8
    286e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2870:	4b02      	ldr	r3, [pc, #8]	; (287c <system_gclk_chan_set_config+0x14>)
    2872:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2874:	b2a4      	uxth	r4, r4
    2876:	4b02      	ldr	r3, [pc, #8]	; (2880 <system_gclk_chan_set_config+0x18>)
    2878:	805c      	strh	r4, [r3, #2]
}
    287a:	bd10      	pop	{r4, pc}
    287c:	0000280d 	.word	0x0000280d
    2880:	40000c00 	.word	0x40000c00

00002884 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2884:	b510      	push	{r4, lr}
    2886:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2888:	4b06      	ldr	r3, [pc, #24]	; (28a4 <system_gclk_chan_get_hz+0x20>)
    288a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    288c:	4b06      	ldr	r3, [pc, #24]	; (28a8 <system_gclk_chan_get_hz+0x24>)
    288e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2890:	4b06      	ldr	r3, [pc, #24]	; (28ac <system_gclk_chan_get_hz+0x28>)
    2892:	885c      	ldrh	r4, [r3, #2]
    2894:	0524      	lsls	r4, r4, #20
    2896:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2898:	4b05      	ldr	r3, [pc, #20]	; (28b0 <system_gclk_chan_get_hz+0x2c>)
    289a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    289c:	1c20      	adds	r0, r4, #0
    289e:	4b05      	ldr	r3, [pc, #20]	; (28b4 <system_gclk_chan_get_hz+0x30>)
    28a0:	4798      	blx	r3
}
    28a2:	bd10      	pop	{r4, pc}
    28a4:	000022a5 	.word	0x000022a5
    28a8:	40000c02 	.word	0x40000c02
    28ac:	40000c00 	.word	0x40000c00
    28b0:	000022e5 	.word	0x000022e5
    28b4:	00002751 	.word	0x00002751

000028b8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    28b8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    28ba:	78d3      	ldrb	r3, [r2, #3]
    28bc:	2b00      	cmp	r3, #0
    28be:	d11e      	bne.n	28fe <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    28c0:	7813      	ldrb	r3, [r2, #0]
    28c2:	2b80      	cmp	r3, #128	; 0x80
    28c4:	d004      	beq.n	28d0 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    28c6:	061b      	lsls	r3, r3, #24
    28c8:	2480      	movs	r4, #128	; 0x80
    28ca:	0264      	lsls	r4, r4, #9
    28cc:	4323      	orrs	r3, r4
    28ce:	e000      	b.n	28d2 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    28d0:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    28d2:	7854      	ldrb	r4, [r2, #1]
    28d4:	2502      	movs	r5, #2
    28d6:	43ac      	bics	r4, r5
    28d8:	d10a      	bne.n	28f0 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    28da:	7894      	ldrb	r4, [r2, #2]
    28dc:	2c00      	cmp	r4, #0
    28de:	d103      	bne.n	28e8 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    28e0:	2480      	movs	r4, #128	; 0x80
    28e2:	02a4      	lsls	r4, r4, #10
    28e4:	4323      	orrs	r3, r4
    28e6:	e002      	b.n	28ee <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    28e8:	24c0      	movs	r4, #192	; 0xc0
    28ea:	02e4      	lsls	r4, r4, #11
    28ec:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    28ee:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    28f0:	7854      	ldrb	r4, [r2, #1]
    28f2:	3c01      	subs	r4, #1
    28f4:	2c01      	cmp	r4, #1
    28f6:	d804      	bhi.n	2902 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    28f8:	4c11      	ldr	r4, [pc, #68]	; (2940 <_system_pinmux_config+0x88>)
    28fa:	4023      	ands	r3, r4
    28fc:	e001      	b.n	2902 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    28fe:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2900:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2902:	040d      	lsls	r5, r1, #16
    2904:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2906:	24a0      	movs	r4, #160	; 0xa0
    2908:	05e4      	lsls	r4, r4, #23
    290a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    290c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    290e:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2910:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2912:	24d0      	movs	r4, #208	; 0xd0
    2914:	0624      	lsls	r4, r4, #24
    2916:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2918:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    291a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    291c:	78d4      	ldrb	r4, [r2, #3]
    291e:	2c00      	cmp	r4, #0
    2920:	d10c      	bne.n	293c <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2922:	035c      	lsls	r4, r3, #13
    2924:	d505      	bpl.n	2932 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2926:	7893      	ldrb	r3, [r2, #2]
    2928:	2b01      	cmp	r3, #1
    292a:	d101      	bne.n	2930 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    292c:	6181      	str	r1, [r0, #24]
    292e:	e000      	b.n	2932 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    2930:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2932:	7853      	ldrb	r3, [r2, #1]
    2934:	3b01      	subs	r3, #1
    2936:	2b01      	cmp	r3, #1
    2938:	d800      	bhi.n	293c <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    293a:	6081      	str	r1, [r0, #8]
		}
	}
}
    293c:	bd30      	pop	{r4, r5, pc}
    293e:	46c0      	nop			; (mov r8, r8)
    2940:	fffbffff 	.word	0xfffbffff

00002944 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2944:	b508      	push	{r3, lr}
    2946:	1c03      	adds	r3, r0, #0
    2948:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    294a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    294c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    294e:	2900      	cmp	r1, #0
    2950:	d103      	bne.n	295a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2952:	0958      	lsrs	r0, r3, #5
    2954:	01c0      	lsls	r0, r0, #7
    2956:	4904      	ldr	r1, [pc, #16]	; (2968 <system_pinmux_pin_set_config+0x24>)
    2958:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    295a:	211f      	movs	r1, #31
    295c:	400b      	ands	r3, r1
    295e:	2101      	movs	r1, #1
    2960:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2962:	4b02      	ldr	r3, [pc, #8]	; (296c <system_pinmux_pin_set_config+0x28>)
    2964:	4798      	blx	r3
}
    2966:	bd08      	pop	{r3, pc}
    2968:	41004400 	.word	0x41004400
    296c:	000028b9 	.word	0x000028b9

00002970 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2970:	4770      	bx	lr
    2972:	46c0      	nop			; (mov r8, r8)

00002974 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2974:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2976:	4b05      	ldr	r3, [pc, #20]	; (298c <system_init+0x18>)
    2978:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    297a:	4b05      	ldr	r3, [pc, #20]	; (2990 <system_init+0x1c>)
    297c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    297e:	4b05      	ldr	r3, [pc, #20]	; (2994 <system_init+0x20>)
    2980:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2982:	4b05      	ldr	r3, [pc, #20]	; (2998 <system_init+0x24>)
    2984:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2986:	4b05      	ldr	r3, [pc, #20]	; (299c <system_init+0x28>)
    2988:	4798      	blx	r3
}
    298a:	bd08      	pop	{r3, pc}
    298c:	00002509 	.word	0x00002509
    2990:	000022a1 	.word	0x000022a1
    2994:	00002971 	.word	0x00002971
    2998:	00002971 	.word	0x00002971
    299c:	00002971 	.word	0x00002971

000029a0 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    29a0:	b570      	push	{r4, r5, r6, lr}
    29a2:	b084      	sub	sp, #16
    29a4:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    29a6:	ab01      	add	r3, sp, #4
    29a8:	4a0a      	ldr	r2, [pc, #40]	; (29d4 <_tc_get_inst_index+0x34>)
    29aa:	ca70      	ldmia	r2!, {r4, r5, r6}
    29ac:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    29ae:	9b01      	ldr	r3, [sp, #4]
    29b0:	4283      	cmp	r3, r0
    29b2:	d00a      	beq.n	29ca <_tc_get_inst_index+0x2a>
    29b4:	9c02      	ldr	r4, [sp, #8]
    29b6:	4284      	cmp	r4, r0
    29b8:	d005      	beq.n	29c6 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    29ba:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    29bc:	9d03      	ldr	r5, [sp, #12]
    29be:	428d      	cmp	r5, r1
    29c0:	d105      	bne.n	29ce <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    29c2:	2002      	movs	r0, #2
    29c4:	e002      	b.n	29cc <_tc_get_inst_index+0x2c>
    29c6:	2001      	movs	r0, #1
    29c8:	e000      	b.n	29cc <_tc_get_inst_index+0x2c>
    29ca:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    29cc:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    29ce:	b004      	add	sp, #16
    29d0:	bd70      	pop	{r4, r5, r6, pc}
    29d2:	46c0      	nop			; (mov r8, r8)
    29d4:	000085dc 	.word	0x000085dc

000029d8 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    29d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    29da:	464f      	mov	r7, r9
    29dc:	4646      	mov	r6, r8
    29de:	b4c0      	push	{r6, r7}
    29e0:	b087      	sub	sp, #28
    29e2:	1c04      	adds	r4, r0, #0
    29e4:	1c0d      	adds	r5, r1, #0
    29e6:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    29e8:	1c08      	adds	r0, r1, #0
    29ea:	4b90      	ldr	r3, [pc, #576]	; (2c2c <tc_init+0x254>)
    29ec:	4798      	blx	r3
    29ee:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    29f0:	4f8f      	ldr	r7, [pc, #572]	; (2c30 <tc_init+0x258>)
    29f2:	1c39      	adds	r1, r7, #0
    29f4:	310c      	adds	r1, #12
    29f6:	a805      	add	r0, sp, #20
    29f8:	2203      	movs	r2, #3
    29fa:	4e8e      	ldr	r6, [pc, #568]	; (2c34 <tc_init+0x25c>)
    29fc:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    29fe:	1c39      	adds	r1, r7, #0
    2a00:	3110      	adds	r1, #16
    2a02:	a803      	add	r0, sp, #12
    2a04:	2206      	movs	r2, #6
    2a06:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2a08:	2300      	movs	r3, #0
    2a0a:	60a3      	str	r3, [r4, #8]
    2a0c:	60e3      	str	r3, [r4, #12]
    2a0e:	6123      	str	r3, [r4, #16]
    2a10:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2a12:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2a14:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2a16:	4648      	mov	r0, r9
    2a18:	0082      	lsls	r2, r0, #2
    2a1a:	4b87      	ldr	r3, [pc, #540]	; (2c38 <tc_init+0x260>)
    2a1c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2a1e:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a20:	4641      	mov	r1, r8
    2a22:	788b      	ldrb	r3, [r1, #2]
    2a24:	2b08      	cmp	r3, #8
    2a26:	d104      	bne.n	2a32 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2a28:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a2a:	464a      	mov	r2, r9
    2a2c:	07d2      	lsls	r2, r2, #31
    2a2e:	d400      	bmi.n	2a32 <tc_init+0x5a>
    2a30:	e0f6      	b.n	2c20 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2a32:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a34:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2a36:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a38:	07d9      	lsls	r1, r3, #31
    2a3a:	d500      	bpl.n	2a3e <tc_init+0x66>
    2a3c:	e0f0      	b.n	2c20 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2a3e:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    2a40:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2a42:	06da      	lsls	r2, r3, #27
    2a44:	d500      	bpl.n	2a48 <tc_init+0x70>
    2a46:	e0eb      	b.n	2c20 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2a48:	882b      	ldrh	r3, [r5, #0]
    2a4a:	0799      	lsls	r1, r3, #30
    2a4c:	d500      	bpl.n	2a50 <tc_init+0x78>
    2a4e:	e0e7      	b.n	2c20 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    2a50:	4642      	mov	r2, r8
    2a52:	7c13      	ldrb	r3, [r2, #16]
    2a54:	2b00      	cmp	r3, #0
    2a56:	d00c      	beq.n	2a72 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2a58:	a902      	add	r1, sp, #8
    2a5a:	2301      	movs	r3, #1
    2a5c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2a5e:	2200      	movs	r2, #0
    2a60:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2a62:	4640      	mov	r0, r8
    2a64:	6980      	ldr	r0, [r0, #24]
    2a66:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2a68:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2a6a:	4642      	mov	r2, r8
    2a6c:	7d10      	ldrb	r0, [r2, #20]
    2a6e:	4b73      	ldr	r3, [pc, #460]	; (2c3c <tc_init+0x264>)
    2a70:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    2a72:	4640      	mov	r0, r8
    2a74:	7f03      	ldrb	r3, [r0, #28]
    2a76:	2b00      	cmp	r3, #0
    2a78:	d00b      	beq.n	2a92 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2a7a:	a902      	add	r1, sp, #8
    2a7c:	2301      	movs	r3, #1
    2a7e:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2a80:	2200      	movs	r2, #0
    2a82:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2a84:	6a42      	ldr	r2, [r0, #36]	; 0x24
    2a86:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2a88:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2a8a:	6a03      	ldr	r3, [r0, #32]
    2a8c:	b2d8      	uxtb	r0, r3
    2a8e:	4b6b      	ldr	r3, [pc, #428]	; (2c3c <tc_init+0x264>)
    2a90:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2a92:	4b6b      	ldr	r3, [pc, #428]	; (2c40 <tc_init+0x268>)
    2a94:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    2a96:	4648      	mov	r0, r9
    2a98:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2a9a:	a803      	add	r0, sp, #12
    2a9c:	5a12      	ldrh	r2, [r2, r0]
    2a9e:	430a      	orrs	r2, r1
    2aa0:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2aa2:	4641      	mov	r1, r8
    2aa4:	788b      	ldrb	r3, [r1, #2]
    2aa6:	2b08      	cmp	r3, #8
    2aa8:	d108      	bne.n	2abc <tc_init+0xe4>
    2aaa:	4b65      	ldr	r3, [pc, #404]	; (2c40 <tc_init+0x268>)
    2aac:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    2aae:	4648      	mov	r0, r9
    2ab0:	3001      	adds	r0, #1
    2ab2:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2ab4:	a903      	add	r1, sp, #12
    2ab6:	5a41      	ldrh	r1, [r0, r1]
    2ab8:	430a      	orrs	r2, r1
    2aba:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    2abc:	a901      	add	r1, sp, #4
    2abe:	4642      	mov	r2, r8
    2ac0:	7813      	ldrb	r3, [r2, #0]
    2ac2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2ac4:	ab05      	add	r3, sp, #20
    2ac6:	4648      	mov	r0, r9
    2ac8:	5c1e      	ldrb	r6, [r3, r0]
    2aca:	1c30      	adds	r0, r6, #0
    2acc:	4b5d      	ldr	r3, [pc, #372]	; (2c44 <tc_init+0x26c>)
    2ace:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2ad0:	1c30      	adds	r0, r6, #0
    2ad2:	4b5d      	ldr	r3, [pc, #372]	; (2c48 <tc_init+0x270>)
    2ad4:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    2ad6:	4641      	mov	r1, r8
    2ad8:	8888      	ldrh	r0, [r1, #4]
    2ada:	890b      	ldrh	r3, [r1, #8]
    2adc:	4303      	orrs	r3, r0
    2ade:	7988      	ldrb	r0, [r1, #6]
    2ae0:	788a      	ldrb	r2, [r1, #2]
    2ae2:	4310      	orrs	r0, r2
    2ae4:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    2ae6:	784b      	ldrb	r3, [r1, #1]
    2ae8:	2b00      	cmp	r3, #0
    2aea:	d002      	beq.n	2af2 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2aec:	2380      	movs	r3, #128	; 0x80
    2aee:	011b      	lsls	r3, r3, #4
    2af0:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2af2:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2af4:	227f      	movs	r2, #127	; 0x7f
    2af6:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2af8:	4393      	bics	r3, r2
    2afa:	d1fc      	bne.n	2af6 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2afc:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    2afe:	4642      	mov	r2, r8
    2b00:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    2b02:	1e43      	subs	r3, r0, #1
    2b04:	4198      	sbcs	r0, r3
    2b06:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    2b08:	7b93      	ldrb	r3, [r2, #14]
    2b0a:	2b00      	cmp	r3, #0
    2b0c:	d001      	beq.n	2b12 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2b0e:	2301      	movs	r3, #1
    2b10:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b12:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b14:	227f      	movs	r2, #127	; 0x7f
    2b16:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    2b18:	4393      	bics	r3, r2
    2b1a:	d1fc      	bne.n	2b16 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2b1c:	23ff      	movs	r3, #255	; 0xff
    2b1e:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    2b20:	2800      	cmp	r0, #0
    2b22:	d005      	beq.n	2b30 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b24:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b26:	227f      	movs	r2, #127	; 0x7f
    2b28:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    2b2a:	4393      	bics	r3, r2
    2b2c:	d1fc      	bne.n	2b28 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2b2e:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    2b30:	4643      	mov	r3, r8
    2b32:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2b34:	7adb      	ldrb	r3, [r3, #11]
    2b36:	2b00      	cmp	r3, #0
    2b38:	d001      	beq.n	2b3e <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2b3a:	2310      	movs	r3, #16
    2b3c:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2b3e:	4641      	mov	r1, r8
    2b40:	7b0b      	ldrb	r3, [r1, #12]
    2b42:	2b00      	cmp	r3, #0
    2b44:	d001      	beq.n	2b4a <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2b46:	2320      	movs	r3, #32
    2b48:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b4a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b4c:	227f      	movs	r2, #127	; 0x7f
    2b4e:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2b50:	4393      	bics	r3, r2
    2b52:	d1fc      	bne.n	2b4e <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2b54:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b56:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b58:	217f      	movs	r1, #127	; 0x7f
    2b5a:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2b5c:	438b      	bics	r3, r1
    2b5e:	d1fc      	bne.n	2b5a <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2b60:	7923      	ldrb	r3, [r4, #4]
    2b62:	2b04      	cmp	r3, #4
    2b64:	d005      	beq.n	2b72 <tc_init+0x19a>
    2b66:	2b08      	cmp	r3, #8
    2b68:	d041      	beq.n	2bee <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    2b6a:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2b6c:	2b00      	cmp	r3, #0
    2b6e:	d157      	bne.n	2c20 <tc_init+0x248>
    2b70:	e024      	b.n	2bbc <tc_init+0x1e4>
    2b72:	217f      	movs	r1, #127	; 0x7f
    2b74:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    2b76:	438b      	bics	r3, r1
    2b78:	d1fc      	bne.n	2b74 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    2b7a:	2328      	movs	r3, #40	; 0x28
    2b7c:	4642      	mov	r2, r8
    2b7e:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    2b80:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b82:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b84:	227f      	movs	r2, #127	; 0x7f
    2b86:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    2b88:	4393      	bics	r3, r2
    2b8a:	d1fc      	bne.n	2b86 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    2b8c:	2329      	movs	r3, #41	; 0x29
    2b8e:	4640      	mov	r0, r8
    2b90:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    2b92:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b94:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b96:	227f      	movs	r2, #127	; 0x7f
    2b98:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    2b9a:	4393      	bics	r3, r2
    2b9c:	d1fc      	bne.n	2b98 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    2b9e:	232a      	movs	r3, #42	; 0x2a
    2ba0:	4641      	mov	r1, r8
    2ba2:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    2ba4:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ba6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ba8:	227f      	movs	r2, #127	; 0x7f
    2baa:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2bac:	4393      	bics	r3, r2
    2bae:	d1fc      	bne.n	2baa <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    2bb0:	232b      	movs	r3, #43	; 0x2b
    2bb2:	4642      	mov	r2, r8
    2bb4:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    2bb6:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    2bb8:	2000      	movs	r0, #0
    2bba:	e031      	b.n	2c20 <tc_init+0x248>
    2bbc:	217f      	movs	r1, #127	; 0x7f
    2bbe:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    2bc0:	438b      	bics	r3, r1
    2bc2:	d1fc      	bne.n	2bbe <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    2bc4:	4640      	mov	r0, r8
    2bc6:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    2bc8:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bca:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bcc:	227f      	movs	r2, #127	; 0x7f
    2bce:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    2bd0:	4393      	bics	r3, r2
    2bd2:	d1fc      	bne.n	2bce <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    2bd4:	4641      	mov	r1, r8
    2bd6:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    2bd8:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bda:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bdc:	227f      	movs	r2, #127	; 0x7f
    2bde:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2be0:	4393      	bics	r3, r2
    2be2:	d1fc      	bne.n	2bde <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    2be4:	4642      	mov	r2, r8
    2be6:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    2be8:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    2bea:	2000      	movs	r0, #0
    2bec:	e018      	b.n	2c20 <tc_init+0x248>
    2bee:	217f      	movs	r1, #127	; 0x7f
    2bf0:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    2bf2:	438b      	bics	r3, r1
    2bf4:	d1fc      	bne.n	2bf0 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    2bf6:	4643      	mov	r3, r8
    2bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2bfa:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bfc:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bfe:	227f      	movs	r2, #127	; 0x7f
    2c00:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    2c02:	4393      	bics	r3, r2
    2c04:	d1fc      	bne.n	2c00 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    2c06:	4640      	mov	r0, r8
    2c08:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    2c0a:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2c0c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2c0e:	227f      	movs	r2, #127	; 0x7f
    2c10:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2c12:	4393      	bics	r3, r2
    2c14:	d1fc      	bne.n	2c10 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    2c16:	4641      	mov	r1, r8
    2c18:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    2c1a:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    2c1c:	2000      	movs	r0, #0
    2c1e:	e7ff      	b.n	2c20 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    2c20:	b007      	add	sp, #28
    2c22:	bc0c      	pop	{r2, r3}
    2c24:	4690      	mov	r8, r2
    2c26:	4699      	mov	r9, r3
    2c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c2a:	46c0      	nop			; (mov r8, r8)
    2c2c:	000029a1 	.word	0x000029a1
    2c30:	000085dc 	.word	0x000085dc
    2c34:	00003ac9 	.word	0x00003ac9
    2c38:	20000b1c 	.word	0x20000b1c
    2c3c:	00002945 	.word	0x00002945
    2c40:	40000400 	.word	0x40000400
    2c44:	00002869 	.word	0x00002869
    2c48:	000027dd 	.word	0x000027dd

00002c4c <tc_set_top_value>:
 *                                module instance is invalid.
 */
enum status_code tc_set_top_value (
		const struct tc_module *const module_inst,
		const uint32_t top_value)
{
    2c4c:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(top_value);

	Tc *const tc_module = module_inst->hw;
    2c4e:	6802      	ldr	r2, [r0, #0]
    2c50:	247f      	movs	r4, #127	; 0x7f
    2c52:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    2c54:	43a3      	bics	r3, r4
    2c56:	d1fc      	bne.n	2c52 <tc_set_top_value+0x6>
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    2c58:	7903      	ldrb	r3, [r0, #4]
    2c5a:	2b04      	cmp	r3, #4
    2c5c:	d005      	beq.n	2c6a <tc_set_top_value+0x1e>
    2c5e:	2b08      	cmp	r3, #8
    2c60:	d00b      	beq.n	2c7a <tc_set_top_value+0x2e>
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
			return STATUS_OK;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    2c62:	2017      	movs	r0, #23

	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    2c64:	2b00      	cmp	r3, #0
    2c66:	d10b      	bne.n	2c80 <tc_set_top_value+0x34>
    2c68:	e003      	b.n	2c72 <tc_set_top_value+0x26>
		case TC_COUNTER_SIZE_8BIT:
			tc_module->COUNT8.PER.reg    = (uint8_t)top_value;
    2c6a:	b2c9      	uxtb	r1, r1
    2c6c:	7511      	strb	r1, [r2, #20]
			return STATUS_OK;
    2c6e:	2000      	movs	r0, #0
    2c70:	e006      	b.n	2c80 <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_16BIT:
			tc_module->COUNT16.CC[0].reg = (uint16_t)top_value;
    2c72:	b289      	uxth	r1, r1
    2c74:	8311      	strh	r1, [r2, #24]
			return STATUS_OK;
    2c76:	2000      	movs	r0, #0
    2c78:	e002      	b.n	2c80 <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
    2c7a:	6191      	str	r1, [r2, #24]
			return STATUS_OK;
    2c7c:	2000      	movs	r0, #0
    2c7e:	e7ff      	b.n	2c80 <tc_set_top_value+0x34>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}
}
    2c80:	bd10      	pop	{r4, pc}
    2c82:	46c0      	nop			; (mov r8, r8)

00002c84 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2c84:	1c93      	adds	r3, r2, #2
    2c86:	009b      	lsls	r3, r3, #2
    2c88:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    2c8a:	2a02      	cmp	r2, #2
    2c8c:	d104      	bne.n	2c98 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    2c8e:	7e02      	ldrb	r2, [r0, #24]
    2c90:	2310      	movs	r3, #16
    2c92:	4313      	orrs	r3, r2
    2c94:	7603      	strb	r3, [r0, #24]
    2c96:	e00c      	b.n	2cb2 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    2c98:	2a03      	cmp	r2, #3
    2c9a:	d104      	bne.n	2ca6 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    2c9c:	7e02      	ldrb	r2, [r0, #24]
    2c9e:	2320      	movs	r3, #32
    2ca0:	4313      	orrs	r3, r2
    2ca2:	7603      	strb	r3, [r0, #24]
    2ca4:	e005      	b.n	2cb2 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    2ca6:	2301      	movs	r3, #1
    2ca8:	4093      	lsls	r3, r2
    2caa:	1c1a      	adds	r2, r3, #0
    2cac:	7e03      	ldrb	r3, [r0, #24]
    2cae:	431a      	orrs	r2, r3
    2cb0:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    2cb2:	2000      	movs	r0, #0
    2cb4:	4770      	bx	lr
    2cb6:	46c0      	nop			; (mov r8, r8)

00002cb8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2cb8:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    2cba:	0080      	lsls	r0, r0, #2
    2cbc:	4b14      	ldr	r3, [pc, #80]	; (2d10 <_tc_interrupt_handler+0x58>)
    2cbe:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2cc0:	6822      	ldr	r2, [r4, #0]
    2cc2:	7b95      	ldrb	r5, [r2, #14]
    2cc4:	7e23      	ldrb	r3, [r4, #24]
    2cc6:	401d      	ands	r5, r3
    2cc8:	7e63      	ldrb	r3, [r4, #25]
    2cca:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2ccc:	07eb      	lsls	r3, r5, #31
    2cce:	d505      	bpl.n	2cdc <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    2cd0:	1c20      	adds	r0, r4, #0
    2cd2:	68a2      	ldr	r2, [r4, #8]
    2cd4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2cd6:	2301      	movs	r3, #1
    2cd8:	6822      	ldr	r2, [r4, #0]
    2cda:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2cdc:	07ab      	lsls	r3, r5, #30
    2cde:	d505      	bpl.n	2cec <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    2ce0:	1c20      	adds	r0, r4, #0
    2ce2:	68e2      	ldr	r2, [r4, #12]
    2ce4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    2ce6:	2302      	movs	r3, #2
    2ce8:	6822      	ldr	r2, [r4, #0]
    2cea:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    2cec:	06eb      	lsls	r3, r5, #27
    2cee:	d505      	bpl.n	2cfc <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    2cf0:	1c20      	adds	r0, r4, #0
    2cf2:	6922      	ldr	r2, [r4, #16]
    2cf4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2cf6:	2310      	movs	r3, #16
    2cf8:	6822      	ldr	r2, [r4, #0]
    2cfa:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2cfc:	06ab      	lsls	r3, r5, #26
    2cfe:	d505      	bpl.n	2d0c <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2d00:	1c20      	adds	r0, r4, #0
    2d02:	6962      	ldr	r2, [r4, #20]
    2d04:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    2d06:	6823      	ldr	r3, [r4, #0]
    2d08:	2220      	movs	r2, #32
    2d0a:	739a      	strb	r2, [r3, #14]
	}
}
    2d0c:	bd38      	pop	{r3, r4, r5, pc}
    2d0e:	46c0      	nop			; (mov r8, r8)
    2d10:	20000b1c 	.word	0x20000b1c

00002d14 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    2d14:	b508      	push	{r3, lr}
    2d16:	2000      	movs	r0, #0
    2d18:	4b01      	ldr	r3, [pc, #4]	; (2d20 <TC3_Handler+0xc>)
    2d1a:	4798      	blx	r3
    2d1c:	bd08      	pop	{r3, pc}
    2d1e:	46c0      	nop			; (mov r8, r8)
    2d20:	00002cb9 	.word	0x00002cb9

00002d24 <TC4_Handler>:
    2d24:	b508      	push	{r3, lr}
    2d26:	2001      	movs	r0, #1
    2d28:	4b01      	ldr	r3, [pc, #4]	; (2d30 <TC4_Handler+0xc>)
    2d2a:	4798      	blx	r3
    2d2c:	bd08      	pop	{r3, pc}
    2d2e:	46c0      	nop			; (mov r8, r8)
    2d30:	00002cb9 	.word	0x00002cb9

00002d34 <TC5_Handler>:
    2d34:	b508      	push	{r3, lr}
    2d36:	2002      	movs	r0, #2
    2d38:	4b01      	ldr	r3, [pc, #4]	; (2d40 <TC5_Handler+0xc>)
    2d3a:	4798      	blx	r3
    2d3c:	bd08      	pop	{r3, pc}
    2d3e:	46c0      	nop			; (mov r8, r8)
    2d40:	00002cb9 	.word	0x00002cb9

00002d44 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    2d44:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    2d46:	4b25      	ldr	r3, [pc, #148]	; (2ddc <_eeprom_emulator_update_page_mapping+0x98>)
    2d48:	8918      	ldrh	r0, [r3, #8]
    2d4a:	2800      	cmp	r0, #0
    2d4c:	d03a      	beq.n	2dc4 <_eeprom_emulator_update_page_mapping+0x80>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
    2d4e:	7a9f      	ldrb	r7, [r3, #10]
    2d50:	685a      	ldr	r2, [r3, #4]
    2d52:	2300      	movs	r3, #0
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    2d54:	1e45      	subs	r5, r0, #1
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    2d56:	4e21      	ldr	r6, [pc, #132]	; (2ddc <_eeprom_emulator_update_page_mapping+0x98>)
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    2d58:	42ab      	cmp	r3, r5
    2d5a:	d006      	beq.n	2d6a <_eeprom_emulator_update_page_mapping+0x26>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    2d5c:	7811      	ldrb	r1, [r2, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    2d5e:	29ff      	cmp	r1, #255	; 0xff
    2d60:	d003      	beq.n	2d6a <_eeprom_emulator_update_page_mapping+0x26>
    2d62:	42b9      	cmp	r1, r7
    2d64:	d201      	bcs.n	2d6a <_eeprom_emulator_update_page_mapping+0x26>
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    2d66:	1871      	adds	r1, r6, r1
    2d68:	72cb      	strb	r3, [r1, #11]
    2d6a:	3301      	adds	r3, #1
    2d6c:	3240      	adds	r2, #64	; 0x40
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    2d6e:	b299      	uxth	r1, r3
    2d70:	4288      	cmp	r0, r1
    2d72:	d8f1      	bhi.n	2d58 <_eeprom_emulator_update_page_mapping+0x14>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    2d74:	213f      	movs	r1, #63	; 0x3f
    2d76:	2387      	movs	r3, #135	; 0x87
    2d78:	4a18      	ldr	r2, [pc, #96]	; (2ddc <_eeprom_emulator_update_page_mapping+0x98>)
    2d7a:	54d1      	strb	r1, [r2, r3]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    2d7c:	0886      	lsrs	r6, r0, #2
    2d7e:	d02c      	beq.n	2dda <_eeprom_emulator_update_page_mapping+0x96>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    2d80:	6854      	ldr	r4, [r2, #4]
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    2d82:	2100      	movs	r1, #0

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    2d84:	2300      	movs	r3, #0
    2d86:	2501      	movs	r5, #1

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    2d88:	3801      	subs	r0, #1
    2d8a:	2700      	movs	r7, #0
    2d8c:	46ac      	mov	ip, r5
    2d8e:	e001      	b.n	2d94 <_eeprom_emulator_update_page_mapping+0x50>
    2d90:	1c3b      	adds	r3, r7, #0
    2d92:	4665      	mov	r5, ip
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    2d94:	008a      	lsls	r2, r1, #2
    2d96:	189a      	adds	r2, r3, r2
    2d98:	b292      	uxth	r2, r2

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    2d9a:	4282      	cmp	r2, r0
    2d9c:	d003      	beq.n	2da6 <_eeprom_emulator_update_page_mapping+0x62>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    2d9e:	0192      	lsls	r2, r2, #6
    2da0:	5d12      	ldrb	r2, [r2, r4]
    2da2:	2aff      	cmp	r2, #255	; 0xff
    2da4:	d113      	bne.n	2dce <_eeprom_emulator_update_page_mapping+0x8a>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    2da6:	3301      	adds	r3, #1
    2da8:	b2db      	uxtb	r3, r3
    2daa:	2b03      	cmp	r3, #3
    2dac:	d9f2      	bls.n	2d94 <_eeprom_emulator_update_page_mapping+0x50>
				spare_row_found = false;
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    2dae:	2d00      	cmp	r5, #0
    2db0:	d003      	beq.n	2dba <_eeprom_emulator_update_page_mapping+0x76>
			_eeprom_instance.spare_row = c;
    2db2:	2387      	movs	r3, #135	; 0x87
    2db4:	4a09      	ldr	r2, [pc, #36]	; (2ddc <_eeprom_emulator_update_page_mapping+0x98>)
    2db6:	54d1      	strb	r1, [r2, r3]
			break;
    2db8:	e00f      	b.n	2dda <_eeprom_emulator_update_page_mapping+0x96>
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    2dba:	3101      	adds	r1, #1
    2dbc:	b289      	uxth	r1, r1
    2dbe:	42b1      	cmp	r1, r6
    2dc0:	d3e6      	bcc.n	2d90 <_eeprom_emulator_update_page_mapping+0x4c>
    2dc2:	e00a      	b.n	2dda <_eeprom_emulator_update_page_mapping+0x96>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    2dc4:	213f      	movs	r1, #63	; 0x3f
    2dc6:	2387      	movs	r3, #135	; 0x87
    2dc8:	4a04      	ldr	r2, [pc, #16]	; (2ddc <_eeprom_emulator_update_page_mapping+0x98>)
    2dca:	54d1      	strb	r1, [r2, r3]
    2dcc:	e005      	b.n	2dda <_eeprom_emulator_update_page_mapping+0x96>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    2dce:	3301      	adds	r3, #1
    2dd0:	b2db      	uxtb	r3, r3
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    2dd2:	1c3d      	adds	r5, r7, #0
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    2dd4:	2b03      	cmp	r3, #3
    2dd6:	d9dd      	bls.n	2d94 <_eeprom_emulator_update_page_mapping+0x50>
    2dd8:	e7ef      	b.n	2dba <_eeprom_emulator_update_page_mapping+0x76>
		if (spare_row_found == true) {
			_eeprom_instance.spare_row = c;
			break;
		}
	}
}
    2dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ddc:	20000120 	.word	0x20000120

00002de0 <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    2de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2de2:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    2de4:	0186      	lsls	r6, r0, #6
    2de6:	4d05      	ldr	r5, [pc, #20]	; (2dfc <_eeprom_emulator_nvm_read_page+0x1c>)
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    2de8:	4c05      	ldr	r4, [pc, #20]	; (2e00 <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    2dea:	686b      	ldr	r3, [r5, #4]
    2dec:	1998      	adds	r0, r3, r6
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    2dee:	1c39      	adds	r1, r7, #0
    2df0:	2240      	movs	r2, #64	; 0x40
    2df2:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    2df4:	2805      	cmp	r0, #5
    2df6:	d0f8      	beq.n	2dea <_eeprom_emulator_nvm_read_page+0xa>
}
    2df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2dfa:	46c0      	nop			; (mov r8, r8)
    2dfc:	20000120 	.word	0x20000120
    2e00:	00001995 	.word	0x00001995

00002e04 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    2e04:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    2e06:	0206      	lsls	r6, r0, #8
    2e08:	4d03      	ldr	r5, [pc, #12]	; (2e18 <_eeprom_emulator_nvm_erase_row+0x14>)
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    2e0a:	4c04      	ldr	r4, [pc, #16]	; (2e1c <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    2e0c:	686b      	ldr	r3, [r5, #4]
    2e0e:	1998      	adds	r0, r3, r6
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    2e10:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
	} while (error_code == STATUS_BUSY);
    2e12:	2805      	cmp	r0, #5
    2e14:	d0fa      	beq.n	2e0c <_eeprom_emulator_nvm_erase_row+0x8>
}
    2e16:	bd70      	pop	{r4, r5, r6, pc}
    2e18:	20000120 	.word	0x20000120
    2e1c:	00001a05 	.word	0x00001a05

00002e20 <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    2e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e22:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    2e24:	0186      	lsls	r6, r0, #6
    2e26:	4d05      	ldr	r5, [pc, #20]	; (2e3c <_eeprom_emulator_nvm_fill_cache+0x1c>)
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    2e28:	4c05      	ldr	r4, [pc, #20]	; (2e40 <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    2e2a:	686b      	ldr	r3, [r5, #4]
    2e2c:	1998      	adds	r0, r3, r6
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    2e2e:	1c39      	adds	r1, r7, #0
    2e30:	2240      	movs	r2, #64	; 0x40
    2e32:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    2e34:	2805      	cmp	r0, #5
    2e36:	d0f8      	beq.n	2e2a <_eeprom_emulator_nvm_fill_cache+0xa>
}
    2e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2e3a:	46c0      	nop			; (mov r8, r8)
    2e3c:	20000120 	.word	0x20000120
    2e40:	00001909 	.word	0x00001909

00002e44 <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    2e44:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    2e46:	0186      	lsls	r6, r0, #6
    2e48:	4d04      	ldr	r5, [pc, #16]	; (2e5c <_eeprom_emulator_nvm_commit_cache+0x18>)
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    2e4a:	4c05      	ldr	r4, [pc, #20]	; (2e60 <_eeprom_emulator_nvm_commit_cache+0x1c>)
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    2e4c:	686b      	ldr	r3, [r5, #4]
    2e4e:	1999      	adds	r1, r3, r6
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    2e50:	2004      	movs	r0, #4
    2e52:	2200      	movs	r2, #0
    2e54:	47a0      	blx	r4
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
	} while (error_code == STATUS_BUSY);
    2e56:	2805      	cmp	r0, #5
    2e58:	d0f8      	beq.n	2e4c <_eeprom_emulator_nvm_commit_cache+0x8>
}
    2e5a:	bd70      	pop	{r4, r5, r6, pc}
    2e5c:	20000120 	.word	0x20000120
    2e60:	00001885 	.word	0x00001885

00002e64 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    2e64:	b530      	push	{r4, r5, lr}
    2e66:	b099      	sub	sp, #100	; 0x64
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    2e68:	ab16      	add	r3, sp, #88	; 0x58
    2e6a:	2200      	movs	r2, #0
    2e6c:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = false;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    2e6e:	492e      	ldr	r1, [pc, #184]	; (2f28 <eeprom_emulator_init+0xc4>)
    2e70:	6849      	ldr	r1, [r1, #4]
    2e72:	06c9      	lsls	r1, r1, #27
    2e74:	0f09      	lsrs	r1, r1, #28
    2e76:	7099      	strb	r1, [r3, #2]
	config->disable_cache     = false;
    2e78:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    2e7a:	711a      	strb	r2, [r3, #4]

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;
    2e7c:	2201      	movs	r2, #1
    2e7e:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    2e80:	4c2a      	ldr	r4, [pc, #168]	; (2f2c <eeprom_emulator_init+0xc8>)
    2e82:	a816      	add	r0, sp, #88	; 0x58
    2e84:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    2e86:	2805      	cmp	r0, #5
    2e88:	d0fb      	beq.n	2e82 <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    2e8a:	a813      	add	r0, sp, #76	; 0x4c
    2e8c:	4b28      	ldr	r3, [pc, #160]	; (2f30 <eeprom_emulator_init+0xcc>)
    2e8e:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    2e90:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
    2e92:	2016      	movs	r0, #22
	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    2e94:	2b0b      	cmp	r3, #11
    2e96:	d944      	bls.n	2f22 <eeprom_emulator_init+0xbe>
	/* Configure the EEPROM instance physical and logical number of pages:
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
    2e98:	4c26      	ldr	r4, [pc, #152]	; (2f34 <eeprom_emulator_init+0xd0>)
    2e9a:	8123      	strh	r3, [r4, #8]
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    2e9c:	1c1a      	adds	r2, r3, #0
    2e9e:	3a08      	subs	r2, #8
    2ea0:	0852      	lsrs	r2, r2, #1
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
    2ea2:	72a2      	strb	r2, [r4, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    2ea4:	041b      	lsls	r3, r3, #16
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
    2ea6:	0a9b      	lsrs	r3, r3, #10
    2ea8:	425b      	negs	r3, r3
    2eaa:	2080      	movs	r0, #128	; 0x80
    2eac:	02c0      	lsls	r0, r0, #11
    2eae:	181b      	adds	r3, r3, r0
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
    2eb0:	6063      	str	r3, [r4, #4]
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    2eb2:	2200      	movs	r2, #0
    2eb4:	23c8      	movs	r3, #200	; 0xc8
    2eb6:	54e2      	strb	r2, [r4, r3]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    2eb8:	4b1f      	ldr	r3, [pc, #124]	; (2f38 <eeprom_emulator_init+0xd4>)
    2eba:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    2ebc:	2387      	movs	r3, #135	; 0x87
    2ebe:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
    2ec0:	201a      	movs	r0, #26
	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    2ec2:	2b3f      	cmp	r3, #63	; 0x3f
    2ec4:	d02d      	beq.n	2f22 <eeprom_emulator_init+0xbe>
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    2ec6:	466b      	mov	r3, sp
    2ec8:	4a1c      	ldr	r2, [pc, #112]	; (2f3c <eeprom_emulator_init+0xd8>)
    2eca:	ca31      	ldmia	r2!, {r0, r4, r5}
    2ecc:	c331      	stmia	r3!, {r0, r4, r5}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    2ece:	4b19      	ldr	r3, [pc, #100]	; (2f34 <eeprom_emulator_init+0xd0>)
    2ed0:	8918      	ldrh	r0, [r3, #8]
    2ed2:	3801      	subs	r0, #1
    2ed4:	b280      	uxth	r0, r0
    2ed6:	a903      	add	r1, sp, #12
    2ed8:	4b19      	ldr	r3, [pc, #100]	; (2f40 <eeprom_emulator_init+0xdc>)
    2eda:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
    2edc:	9a03      	ldr	r2, [sp, #12]
    2ede:	9b00      	ldr	r3, [sp, #0]
    2ee0:	429a      	cmp	r2, r3
    2ee2:	d119      	bne.n	2f18 <eeprom_emulator_init+0xb4>
    2ee4:	9c04      	ldr	r4, [sp, #16]
    2ee6:	9d01      	ldr	r5, [sp, #4]
    2ee8:	42ac      	cmp	r4, r5
    2eea:	d117      	bne.n	2f1c <eeprom_emulator_init+0xb8>
    2eec:	9805      	ldr	r0, [sp, #20]
    2eee:	9a02      	ldr	r2, [sp, #8]
    2ef0:	4290      	cmp	r0, r2
    2ef2:	d115      	bne.n	2f20 <eeprom_emulator_init+0xbc>
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    2ef4:	ab03      	add	r3, sp, #12
    2ef6:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
    2ef8:	2010      	movs	r0, #16
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    2efa:	2b01      	cmp	r3, #1
    2efc:	d111      	bne.n	2f22 <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    2efe:	ab03      	add	r3, sp, #12
    2f00:	7b1b      	ldrb	r3, [r3, #12]
    2f02:	2b01      	cmp	r3, #1
    2f04:	d10d      	bne.n	2f22 <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    2f06:	ab03      	add	r3, sp, #12
    2f08:	7b5b      	ldrb	r3, [r3, #13]
    2f0a:	2b00      	cmp	r3, #0
    2f0c:	d109      	bne.n	2f22 <eeprom_emulator_init+0xbe>
	if (error_code != STATUS_OK) {
		return error_code;
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    2f0e:	2201      	movs	r2, #1
    2f10:	4b08      	ldr	r3, [pc, #32]	; (2f34 <eeprom_emulator_init+0xd0>)
    2f12:	701a      	strb	r2, [r3, #0]

	return error_code;
    2f14:	2000      	movs	r0, #0
    2f16:	e004      	b.n	2f22 <eeprom_emulator_init+0xbe>
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
			return STATUS_ERR_BAD_FORMAT;
    2f18:	201a      	movs	r0, #26
    2f1a:	e002      	b.n	2f22 <eeprom_emulator_init+0xbe>
    2f1c:	201a      	movs	r0, #26
    2f1e:	e000      	b.n	2f22 <eeprom_emulator_init+0xbe>
    2f20:	201a      	movs	r0, #26

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
    2f22:	b019      	add	sp, #100	; 0x64
    2f24:	bd30      	pop	{r4, r5, pc}
    2f26:	46c0      	nop			; (mov r8, r8)
    2f28:	41004000 	.word	0x41004000
    2f2c:	00001801 	.word	0x00001801
    2f30:	00001a4d 	.word	0x00001a4d
    2f34:	20000120 	.word	0x20000120
    2f38:	00002d45 	.word	0x00002d45
    2f3c:	000085f4 	.word	0x000085f4
    2f40:	00002de1 	.word	0x00002de1

00002f44 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    2f44:	b570      	push	{r4, r5, r6, lr}
    2f46:	b094      	sub	sp, #80	; 0x50
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    2f48:	4c2e      	ldr	r4, [pc, #184]	; (3004 <eeprom_emulator_erase_memory+0xc0>)
    2f4a:	2200      	movs	r2, #0
    2f4c:	2387      	movs	r3, #135	; 0x87
    2f4e:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    2f50:	2000      	movs	r0, #0
    2f52:	4b2d      	ldr	r3, [pc, #180]	; (3008 <eeprom_emulator_erase_memory+0xc4>)
    2f54:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    2f56:	8925      	ldrh	r5, [r4, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    2f58:	2d04      	cmp	r5, #4
    2f5a:	d924      	bls.n	2fa6 <eeprom_emulator_erase_memory+0x62>
/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;
    2f5c:	2600      	movs	r6, #0

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    2f5e:	2404      	movs	r4, #4
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    2f60:	3d01      	subs	r5, #1
    2f62:	42ac      	cmp	r4, r5
    2f64:	d019      	beq.n	2f9a <eeprom_emulator_erase_memory+0x56>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    2f66:	2303      	movs	r3, #3
    2f68:	4023      	ands	r3, r4
    2f6a:	d104      	bne.n	2f76 <eeprom_emulator_erase_memory+0x32>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    2f6c:	08a0      	lsrs	r0, r4, #2
    2f6e:	b2c0      	uxtb	r0, r0
    2f70:	4b25      	ldr	r3, [pc, #148]	; (3008 <eeprom_emulator_erase_memory+0xc4>)
    2f72:	4798      	blx	r3
    2f74:	e001      	b.n	2f7a <eeprom_emulator_erase_memory+0x36>
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    2f76:	2b01      	cmp	r3, #1
    2f78:	d80f      	bhi.n	2f9a <eeprom_emulator_erase_memory+0x56>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    2f7a:	ad04      	add	r5, sp, #16
    2f7c:	1c28      	adds	r0, r5, #0
    2f7e:	21ff      	movs	r1, #255	; 0xff
    2f80:	2240      	movs	r2, #64	; 0x40
    2f82:	4b22      	ldr	r3, [pc, #136]	; (300c <eeprom_emulator_erase_memory+0xc8>)
    2f84:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    2f86:	702e      	strb	r6, [r5, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    2f88:	1c20      	adds	r0, r4, #0
    2f8a:	1c29      	adds	r1, r5, #0
    2f8c:	4b20      	ldr	r3, [pc, #128]	; (3010 <eeprom_emulator_erase_memory+0xcc>)
    2f8e:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    2f90:	1c20      	adds	r0, r4, #0
    2f92:	4920      	ldr	r1, [pc, #128]	; (3014 <eeprom_emulator_erase_memory+0xd0>)
    2f94:	4788      	blx	r1

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    2f96:	3601      	adds	r6, #1
    2f98:	b2b6      	uxth	r6, r6
	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    2f9a:	3401      	adds	r4, #1
    2f9c:	b2a4      	uxth	r4, r4
    2f9e:	4b19      	ldr	r3, [pc, #100]	; (3004 <eeprom_emulator_erase_memory+0xc0>)
    2fa0:	891d      	ldrh	r5, [r3, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    2fa2:	42a5      	cmp	r5, r4
    2fa4:	d8dc      	bhi.n	2f60 <eeprom_emulator_erase_memory+0x1c>
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    2fa6:	ae01      	add	r6, sp, #4
    2fa8:	4b1b      	ldr	r3, [pc, #108]	; (3018 <eeprom_emulator_erase_memory+0xd4>)
    2faa:	1c32      	adds	r2, r6, #0
    2fac:	cb13      	ldmia	r3!, {r0, r1, r4}
    2fae:	c213      	stmia	r2!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    2fb0:	ac04      	add	r4, sp, #16
    2fb2:	1c20      	adds	r0, r4, #0
    2fb4:	21ff      	movs	r1, #255	; 0xff
    2fb6:	223d      	movs	r2, #61	; 0x3d
    2fb8:	4b14      	ldr	r3, [pc, #80]	; (300c <eeprom_emulator_erase_memory+0xc8>)
    2fba:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		master_page.magic_key[c] = magic_key[c];
    2fbc:	9b01      	ldr	r3, [sp, #4]
    2fbe:	9304      	str	r3, [sp, #16]
    2fc0:	6870      	ldr	r0, [r6, #4]
    2fc2:	6060      	str	r0, [r4, #4]
    2fc4:	68b6      	ldr	r6, [r6, #8]
    2fc6:	60a6      	str	r6, [r4, #8]
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    2fc8:	2301      	movs	r3, #1
    2fca:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    2fcc:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    2fce:	2300      	movs	r3, #0
    2fd0:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
    2fd2:	73a3      	strb	r3, [r4, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    2fd4:	3d01      	subs	r5, #1
    2fd6:	17e8      	asrs	r0, r5, #31
    2fd8:	0f80      	lsrs	r0, r0, #30
    2fda:	1945      	adds	r5, r0, r5
    2fdc:	10a8      	asrs	r0, r5, #2
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
	master_page.major_version = EEPROM_MAJOR_VERSION;
	master_page.minor_version = EEPROM_MINOR_VERSION;
	master_page.revision      = EEPROM_REVISION;

	_eeprom_emulator_nvm_erase_row(
    2fde:	b2c0      	uxtb	r0, r0
    2fe0:	4b09      	ldr	r3, [pc, #36]	; (3008 <eeprom_emulator_erase_memory+0xc4>)
    2fe2:	4798      	blx	r3
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    2fe4:	4d07      	ldr	r5, [pc, #28]	; (3004 <eeprom_emulator_erase_memory+0xc0>)
    2fe6:	8928      	ldrh	r0, [r5, #8]
    2fe8:	3801      	subs	r0, #1
    2fea:	b280      	uxth	r0, r0
    2fec:	1c21      	adds	r1, r4, #0
    2fee:	4b08      	ldr	r3, [pc, #32]	; (3010 <eeprom_emulator_erase_memory+0xcc>)
    2ff0:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    2ff2:	8928      	ldrh	r0, [r5, #8]
    2ff4:	3801      	subs	r0, #1
    2ff6:	b280      	uxth	r0, r0
    2ff8:	4b06      	ldr	r3, [pc, #24]	; (3014 <eeprom_emulator_erase_memory+0xd0>)
    2ffa:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    2ffc:	4b07      	ldr	r3, [pc, #28]	; (301c <eeprom_emulator_erase_memory+0xd8>)
    2ffe:	4798      	blx	r3
}
    3000:	b014      	add	sp, #80	; 0x50
    3002:	bd70      	pop	{r4, r5, r6, pc}
    3004:	20000120 	.word	0x20000120
    3008:	00002e05 	.word	0x00002e05
    300c:	00003adb 	.word	0x00003adb
    3010:	00002e21 	.word	0x00002e21
    3014:	00002e45 	.word	0x00002e45
    3018:	000085f4 	.word	0x000085f4
    301c:	00002d45 	.word	0x00002d45

00003020 <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    3020:	b510      	push	{r4, lr}
    3022:	b090      	sub	sp, #64	; 0x40
    3024:	1c0c      	adds	r4, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3026:	4b15      	ldr	r3, [pc, #84]	; (307c <eeprom_emulator_read_page+0x5c>)
    3028:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    302a:	231f      	movs	r3, #31
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    302c:	2a00      	cmp	r2, #0
    302e:	d021      	beq.n	3074 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3030:	4b12      	ldr	r3, [pc, #72]	; (307c <eeprom_emulator_read_page+0x5c>)
    3032:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    3034:	2318      	movs	r3, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3036:	4282      	cmp	r2, r0
    3038:	d91c      	bls.n	3074 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    303a:	23c8      	movs	r3, #200	; 0xc8
    303c:	4a0f      	ldr	r2, [pc, #60]	; (307c <eeprom_emulator_read_page+0x5c>)
    303e:	5cd3      	ldrb	r3, [r2, r3]
    3040:	2b00      	cmp	r3, #0
    3042:	d00b      	beq.n	305c <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    3044:	2388      	movs	r3, #136	; 0x88
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    3046:	5cd3      	ldrb	r3, [r2, r3]
    3048:	4283      	cmp	r3, r0
    304a:	d107      	bne.n	305c <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    304c:	1c08      	adds	r0, r1, #0
    304e:	1c11      	adds	r1, r2, #0
    3050:	318c      	adds	r1, #140	; 0x8c
    3052:	223c      	movs	r2, #60	; 0x3c
    3054:	4b0a      	ldr	r3, [pc, #40]	; (3080 <eeprom_emulator_read_page+0x60>)
    3056:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
    3058:	2300      	movs	r3, #0
	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    305a:	e00b      	b.n	3074 <eeprom_emulator_read_page+0x54>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    305c:	4b07      	ldr	r3, [pc, #28]	; (307c <eeprom_emulator_read_page+0x5c>)
    305e:	1818      	adds	r0, r3, r0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
    3060:	7ac0      	ldrb	r0, [r0, #11]
    3062:	4669      	mov	r1, sp
    3064:	4b07      	ldr	r3, [pc, #28]	; (3084 <eeprom_emulator_read_page+0x64>)
    3066:	4798      	blx	r3
				_eeprom_instance.page_map[logical_page], &temp);

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    3068:	1c20      	adds	r0, r4, #0
    306a:	a901      	add	r1, sp, #4
    306c:	223c      	movs	r2, #60	; 0x3c
    306e:	4b04      	ldr	r3, [pc, #16]	; (3080 <eeprom_emulator_read_page+0x60>)
    3070:	4798      	blx	r3
	}

	return STATUS_OK;
    3072:	2300      	movs	r3, #0
}
    3074:	1c18      	adds	r0, r3, #0
    3076:	b010      	add	sp, #64	; 0x40
    3078:	bd10      	pop	{r4, pc}
    307a:	46c0      	nop			; (mov r8, r8)
    307c:	20000120 	.word	0x20000120
    3080:	00003ac9 	.word	0x00003ac9
    3084:	00002de1 	.word	0x00002de1

00003088 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    3088:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    308a:	23c8      	movs	r3, #200	; 0xc8
    308c:	4a07      	ldr	r2, [pc, #28]	; (30ac <eeprom_emulator_commit_page_buffer+0x24>)
    308e:	5cd3      	ldrb	r3, [r2, r3]
    3090:	2b00      	cmp	r3, #0
    3092:	d009      	beq.n	30a8 <eeprom_emulator_commit_page_buffer+0x20>

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    3094:	1c14      	adds	r4, r2, #0
	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
		return STATUS_OK;
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    3096:	2388      	movs	r3, #136	; 0x88

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    3098:	5cd3      	ldrb	r3, [r2, r3]
    309a:	18d3      	adds	r3, r2, r3
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
    309c:	7ad8      	ldrb	r0, [r3, #11]
    309e:	4b04      	ldr	r3, [pc, #16]	; (30b0 <eeprom_emulator_commit_page_buffer+0x28>)
    30a0:	4798      	blx	r3
			_eeprom_instance.page_map[cached_logical_page]);

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    30a2:	2200      	movs	r2, #0
    30a4:	23c8      	movs	r3, #200	; 0xc8
    30a6:	54e2      	strb	r2, [r4, r3]

	return error_code;
}
    30a8:	2000      	movs	r0, #0
    30aa:	bd10      	pop	{r4, pc}
    30ac:	20000120 	.word	0x20000120
    30b0:	00002e45 	.word	0x00002e45

000030b4 <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    30b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    30b6:	465f      	mov	r7, fp
    30b8:	4656      	mov	r6, sl
    30ba:	464d      	mov	r5, r9
    30bc:	4644      	mov	r4, r8
    30be:	b4f0      	push	{r4, r5, r6, r7}
    30c0:	b085      	sub	sp, #20
    30c2:	1c04      	adds	r4, r0, #0
    30c4:	1c0d      	adds	r5, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    30c6:	4b5b      	ldr	r3, [pc, #364]	; (3234 <eeprom_emulator_write_page+0x180>)
    30c8:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    30ca:	201f      	movs	r0, #31
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    30cc:	2b00      	cmp	r3, #0
    30ce:	d100      	bne.n	30d2 <eeprom_emulator_write_page+0x1e>
    30d0:	e0a8      	b.n	3224 <eeprom_emulator_write_page+0x170>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    30d2:	4b58      	ldr	r3, [pc, #352]	; (3234 <eeprom_emulator_write_page+0x180>)
    30d4:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    30d6:	2018      	movs	r0, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    30d8:	42a3      	cmp	r3, r4
    30da:	d800      	bhi.n	30de <eeprom_emulator_write_page+0x2a>
    30dc:	e0a2      	b.n	3224 <eeprom_emulator_write_page+0x170>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    30de:	23c8      	movs	r3, #200	; 0xc8
    30e0:	4a54      	ldr	r2, [pc, #336]	; (3234 <eeprom_emulator_write_page+0x180>)
    30e2:	5cd3      	ldrb	r3, [r2, r3]
    30e4:	2b00      	cmp	r3, #0
    30e6:	d005      	beq.n	30f4 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    30e8:	2388      	movs	r3, #136	; 0x88
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    30ea:	5cd3      	ldrb	r3, [r2, r3]
    30ec:	42a3      	cmp	r3, r4
    30ee:	d001      	beq.n	30f4 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    30f0:	4b51      	ldr	r3, [pc, #324]	; (3238 <eeprom_emulator_write_page+0x184>)
    30f2:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    30f4:	4b4f      	ldr	r3, [pc, #316]	; (3234 <eeprom_emulator_write_page+0x180>)
    30f6:	191b      	adds	r3, r3, r4
    30f8:	7adb      	ldrb	r3, [r3, #11]
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    30fa:	089e      	lsrs	r6, r3, #2
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    30fc:	2203      	movs	r2, #3
    30fe:	4013      	ands	r3, r2

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    3100:	2b03      	cmp	r3, #3
    3102:	d875      	bhi.n	31f0 <eeprom_emulator_write_page+0x13c>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    3104:	00b0      	lsls	r0, r6, #2
    3106:	18c7      	adds	r7, r0, r3
    3108:	b2ff      	uxtb	r7, r7

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    310a:	4a4a      	ldr	r2, [pc, #296]	; (3234 <eeprom_emulator_write_page+0x180>)
    310c:	6851      	ldr	r1, [r2, #4]
    310e:	01ba      	lsls	r2, r7, #6
    3110:	5c52      	ldrb	r2, [r2, r1]
    3112:	2aff      	cmp	r2, #255	; 0xff
    3114:	d106      	bne.n	3124 <eeprom_emulator_write_page+0x70>
    3116:	e056      	b.n	31c6 <eeprom_emulator_write_page+0x112>
    3118:	18c7      	adds	r7, r0, r3
    311a:	b2ff      	uxtb	r7, r7
    311c:	01ba      	lsls	r2, r7, #6
    311e:	5c52      	ldrb	r2, [r2, r1]
    3120:	2aff      	cmp	r2, #255	; 0xff
    3122:	d050      	beq.n	31c6 <eeprom_emulator_write_page+0x112>
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    3124:	3301      	adds	r3, #1
    3126:	b2db      	uxtb	r3, r3
    3128:	2b04      	cmp	r3, #4
    312a:	d1f5      	bne.n	3118 <eeprom_emulator_write_page+0x64>
    312c:	e060      	b.n	31f0 <eeprom_emulator_write_page+0x13c>
	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
				page_trans[c].physical_page =
    312e:	704a      	strb	r2, [r1, #1]
    3130:	3302      	adds	r3, #2

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    3132:	4563      	cmp	r3, ip
    3134:	d009      	beq.n	314a <eeprom_emulator_write_page+0x96>
    3136:	1c19      	adds	r1, r3, #0
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3138:	7818      	ldrb	r0, [r3, #0]
    313a:	42b8      	cmp	r0, r7
    313c:	d101      	bne.n	3142 <eeprom_emulator_write_page+0x8e>
				page_trans[c].physical_page =
    313e:	4650      	mov	r0, sl
    3140:	7058      	strb	r0, [r3, #1]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3142:	7808      	ldrb	r0, [r1, #0]
    3144:	4548      	cmp	r0, r9
    3146:	d1f3      	bne.n	3130 <eeprom_emulator_write_page+0x7c>
    3148:	e7f1      	b.n	312e <eeprom_emulator_write_page+0x7a>

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    314a:	2700      	movs	r7, #0

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    314c:	4939      	ldr	r1, [pc, #228]	; (3234 <eeprom_emulator_write_page+0x180>)
    314e:	3188      	adds	r1, #136	; 0x88
    3150:	9100      	str	r1, [sp, #0]
		if (logical_page == page_trans[c].logical_page) {
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    3152:	4a38      	ldr	r2, [pc, #224]	; (3234 <eeprom_emulator_write_page+0x180>)
    3154:	328c      	adds	r2, #140	; 0x8c
    3156:	9201      	str	r2, [sp, #4]
    3158:	46b3      	mov	fp, r6
    315a:	46a1      	mov	r9, r4
    315c:	4644      	mov	r4, r8
    315e:	46aa      	mov	sl, r5

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    3160:	2387      	movs	r3, #135	; 0x87
    3162:	4834      	ldr	r0, [pc, #208]	; (3234 <eeprom_emulator_write_page+0x180>)
    3164:	5cc6      	ldrb	r6, [r0, r3]
    3166:	00b6      	lsls	r6, r6, #2
    3168:	19f6      	adds	r6, r6, r7

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    316a:	4933      	ldr	r1, [pc, #204]	; (3238 <eeprom_emulator_write_page+0x184>)
    316c:	4788      	blx	r1
    316e:	46a0      	mov	r8, r4

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    3170:	7823      	ldrb	r3, [r4, #0]
    3172:	454b      	cmp	r3, r9
    3174:	d109      	bne.n	318a <eeprom_emulator_write_page+0xd6>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    3176:	2388      	movs	r3, #136	; 0x88
    3178:	4648      	mov	r0, r9
    317a:	4a2e      	ldr	r2, [pc, #184]	; (3234 <eeprom_emulator_write_page+0x180>)
    317c:	54d0      	strb	r0, [r2, r3]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    317e:	9801      	ldr	r0, [sp, #4]
    3180:	4651      	mov	r1, sl
    3182:	223c      	movs	r2, #60	; 0x3c
    3184:	4b2d      	ldr	r3, [pc, #180]	; (323c <eeprom_emulator_write_page+0x188>)
    3186:	4798      	blx	r3
    3188:	e003      	b.n	3192 <eeprom_emulator_write_page+0xde>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    318a:	7860      	ldrb	r0, [r4, #1]
    318c:	9900      	ldr	r1, [sp, #0]
    318e:	4b2c      	ldr	r3, [pc, #176]	; (3240 <eeprom_emulator_write_page+0x18c>)
    3190:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    3192:	b2b0      	uxth	r0, r6
    3194:	4d27      	ldr	r5, [pc, #156]	; (3234 <eeprom_emulator_write_page+0x180>)
    3196:	1c29      	adds	r1, r5, #0
    3198:	3188      	adds	r1, #136	; 0x88
    319a:	4b2a      	ldr	r3, [pc, #168]	; (3244 <eeprom_emulator_write_page+0x190>)
    319c:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    319e:	4641      	mov	r1, r8
    31a0:	780b      	ldrb	r3, [r1, #0]
    31a2:	18eb      	adds	r3, r5, r3
    31a4:	72de      	strb	r6, [r3, #11]
		_eeprom_instance.cache_active = true;
    31a6:	2201      	movs	r2, #1
    31a8:	23c8      	movs	r3, #200	; 0xc8
    31aa:	54ea      	strb	r2, [r5, r3]
    31ac:	3701      	adds	r7, #1
    31ae:	3402      	adds	r4, #2
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    31b0:	2f02      	cmp	r7, #2
    31b2:	d1d5      	bne.n	3160 <eeprom_emulator_write_page+0xac>
    31b4:	465e      	mov	r6, fp
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
		_eeprom_instance.cache_active = true;
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    31b6:	4658      	mov	r0, fp
    31b8:	4b23      	ldr	r3, [pc, #140]	; (3248 <eeprom_emulator_write_page+0x194>)
    31ba:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    31bc:	2387      	movs	r3, #135	; 0x87
    31be:	4a1d      	ldr	r2, [pc, #116]	; (3234 <eeprom_emulator_write_page+0x180>)
    31c0:	54d6      	strb	r6, [r2, r3]
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    31c2:	2000      	movs	r0, #0
    31c4:	e02e      	b.n	3224 <eeprom_emulator_write_page+0x170>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    31c6:	4e1b      	ldr	r6, [pc, #108]	; (3234 <eeprom_emulator_write_page+0x180>)
    31c8:	2388      	movs	r3, #136	; 0x88
    31ca:	54f4      	strb	r4, [r6, r3]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    31cc:	1c30      	adds	r0, r6, #0
    31ce:	308c      	adds	r0, #140	; 0x8c
    31d0:	1c29      	adds	r1, r5, #0
    31d2:	223c      	movs	r2, #60	; 0x3c
    31d4:	4b19      	ldr	r3, [pc, #100]	; (323c <eeprom_emulator_write_page+0x188>)
    31d6:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    31d8:	1c31      	adds	r1, r6, #0
    31da:	3188      	adds	r1, #136	; 0x88
    31dc:	1c38      	adds	r0, r7, #0
    31de:	4b19      	ldr	r3, [pc, #100]	; (3244 <eeprom_emulator_write_page+0x190>)
    31e0:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    31e2:	1934      	adds	r4, r6, r4
    31e4:	72e7      	strb	r7, [r4, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    31e6:	2201      	movs	r2, #1
    31e8:	23c8      	movs	r3, #200	; 0xc8
    31ea:	54f2      	strb	r2, [r6, r3]

	return STATUS_OK;
    31ec:	2000      	movs	r0, #0
    31ee:	e019      	b.n	3224 <eeprom_emulator_write_page+0x170>
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    31f0:	0231      	lsls	r1, r6, #8
	struct {
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
    31f2:	4b10      	ldr	r3, [pc, #64]	; (3234 <eeprom_emulator_write_page+0x180>)
    31f4:	685b      	ldr	r3, [r3, #4]
    31f6:	1859      	adds	r1, r3, r1
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    31f8:	ab03      	add	r3, sp, #12
    31fa:	780a      	ldrb	r2, [r1, #0]
    31fc:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    31fe:	00b2      	lsls	r2, r6, #2
    3200:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    3202:	2040      	movs	r0, #64	; 0x40
    3204:	5c08      	ldrb	r0, [r1, r0]
    3206:	7098      	strb	r0, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    3208:	1c50      	adds	r0, r2, #1
    320a:	70d8      	strb	r0, [r3, #3]
    320c:	4698      	mov	r8, r3
    320e:	a804      	add	r0, sp, #16
    3210:	4684      	mov	ip, r0

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3212:	2080      	movs	r0, #128	; 0x80
    3214:	5c0f      	ldrb	r7, [r1, r0]
    3216:	20c0      	movs	r0, #192	; 0xc0
    3218:	5c08      	ldrb	r0, [r1, r0]
    321a:	4681      	mov	r9, r0
				page_trans[c].physical_page =
    321c:	1c91      	adds	r1, r2, #2
    321e:	468a      	mov	sl, r1
    3220:	3203      	adds	r2, #3
    3222:	e788      	b.n	3136 <eeprom_emulator_write_page+0x82>
	_eeprom_instance.page_map[logical_page] = new_page;
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;

	return STATUS_OK;
}
    3224:	b005      	add	sp, #20
    3226:	bc3c      	pop	{r2, r3, r4, r5}
    3228:	4690      	mov	r8, r2
    322a:	4699      	mov	r9, r3
    322c:	46a2      	mov	sl, r4
    322e:	46ab      	mov	fp, r5
    3230:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3232:	46c0      	nop			; (mov r8, r8)
    3234:	20000120 	.word	0x20000120
    3238:	00003089 	.word	0x00003089
    323c:	00003ac9 	.word	0x00003ac9
    3240:	00002de1 	.word	0x00002de1
    3244:	00002e21 	.word	0x00002e21
    3248:	00002e05 	.word	0x00002e05

0000324c <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    324c:	4770      	bx	lr
    324e:	46c0      	nop			; (mov r8, r8)

00003250 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3250:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    3252:	4b2c      	ldr	r3, [pc, #176]	; (3304 <Reset_Handler+0xb4>)
    3254:	4a2c      	ldr	r2, [pc, #176]	; (3308 <Reset_Handler+0xb8>)
    3256:	429a      	cmp	r2, r3
    3258:	d003      	beq.n	3262 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    325a:	4b2c      	ldr	r3, [pc, #176]	; (330c <Reset_Handler+0xbc>)
    325c:	4a29      	ldr	r2, [pc, #164]	; (3304 <Reset_Handler+0xb4>)
    325e:	429a      	cmp	r2, r3
    3260:	d304      	bcc.n	326c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3262:	4b2b      	ldr	r3, [pc, #172]	; (3310 <Reset_Handler+0xc0>)
    3264:	4a2b      	ldr	r2, [pc, #172]	; (3314 <Reset_Handler+0xc4>)
    3266:	429a      	cmp	r2, r3
    3268:	d310      	bcc.n	328c <Reset_Handler+0x3c>
    326a:	e01b      	b.n	32a4 <Reset_Handler+0x54>
    326c:	4b2a      	ldr	r3, [pc, #168]	; (3318 <Reset_Handler+0xc8>)
    326e:	4827      	ldr	r0, [pc, #156]	; (330c <Reset_Handler+0xbc>)
    3270:	3003      	adds	r0, #3
    3272:	1ac0      	subs	r0, r0, r3
    3274:	0880      	lsrs	r0, r0, #2
    3276:	3001      	adds	r0, #1
    3278:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    327a:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    327c:	4921      	ldr	r1, [pc, #132]	; (3304 <Reset_Handler+0xb4>)
    327e:	4a22      	ldr	r2, [pc, #136]	; (3308 <Reset_Handler+0xb8>)
    3280:	58d4      	ldr	r4, [r2, r3]
    3282:	50cc      	str	r4, [r1, r3]
    3284:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3286:	4283      	cmp	r3, r0
    3288:	d1fa      	bne.n	3280 <Reset_Handler+0x30>
    328a:	e7ea      	b.n	3262 <Reset_Handler+0x12>
    328c:	4b21      	ldr	r3, [pc, #132]	; (3314 <Reset_Handler+0xc4>)
    328e:	1d1a      	adds	r2, r3, #4
    3290:	491f      	ldr	r1, [pc, #124]	; (3310 <Reset_Handler+0xc0>)
    3292:	3103      	adds	r1, #3
    3294:	1a89      	subs	r1, r1, r2
    3296:	0889      	lsrs	r1, r1, #2
    3298:	0089      	lsls	r1, r1, #2
    329a:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    329c:	2100      	movs	r1, #0
    329e:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    32a0:	4293      	cmp	r3, r2
    32a2:	d1fc      	bne.n	329e <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    32a4:	4b1d      	ldr	r3, [pc, #116]	; (331c <Reset_Handler+0xcc>)
    32a6:	21ff      	movs	r1, #255	; 0xff
    32a8:	4a1d      	ldr	r2, [pc, #116]	; (3320 <Reset_Handler+0xd0>)
    32aa:	438a      	bics	r2, r1
    32ac:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    32ae:	2102      	movs	r1, #2
    32b0:	2390      	movs	r3, #144	; 0x90
    32b2:	005b      	lsls	r3, r3, #1
    32b4:	4a1b      	ldr	r2, [pc, #108]	; (3324 <Reset_Handler+0xd4>)
    32b6:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    32b8:	4b1b      	ldr	r3, [pc, #108]	; (3328 <Reset_Handler+0xd8>)
    32ba:	78d8      	ldrb	r0, [r3, #3]
    32bc:	2103      	movs	r1, #3
    32be:	4388      	bics	r0, r1
    32c0:	2202      	movs	r2, #2
    32c2:	4310      	orrs	r0, r2
    32c4:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    32c6:	78dd      	ldrb	r5, [r3, #3]
    32c8:	240c      	movs	r4, #12
    32ca:	43a5      	bics	r5, r4
    32cc:	2008      	movs	r0, #8
    32ce:	4305      	orrs	r5, r0
    32d0:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    32d2:	4b16      	ldr	r3, [pc, #88]	; (332c <Reset_Handler+0xdc>)
    32d4:	7b9e      	ldrb	r6, [r3, #14]
    32d6:	2530      	movs	r5, #48	; 0x30
    32d8:	43ae      	bics	r6, r5
    32da:	2520      	movs	r5, #32
    32dc:	4335      	orrs	r5, r6
    32de:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    32e0:	7b9d      	ldrb	r5, [r3, #14]
    32e2:	43a5      	bics	r5, r4
    32e4:	4328      	orrs	r0, r5
    32e6:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    32e8:	7b98      	ldrb	r0, [r3, #14]
    32ea:	4388      	bics	r0, r1
    32ec:	4302      	orrs	r2, r0
    32ee:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    32f0:	4b0f      	ldr	r3, [pc, #60]	; (3330 <Reset_Handler+0xe0>)
    32f2:	6859      	ldr	r1, [r3, #4]
    32f4:	2280      	movs	r2, #128	; 0x80
    32f6:	430a      	orrs	r2, r1
    32f8:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    32fa:	4b0e      	ldr	r3, [pc, #56]	; (3334 <Reset_Handler+0xe4>)
    32fc:	4798      	blx	r3

        /* Branch to main function */
        main();
    32fe:	4b0e      	ldr	r3, [pc, #56]	; (3338 <Reset_Handler+0xe8>)
    3300:	4798      	blx	r3
    3302:	e7fe      	b.n	3302 <Reset_Handler+0xb2>
    3304:	20000000 	.word	0x20000000
    3308:	000088f4 	.word	0x000088f4
    330c:	200000ac 	.word	0x200000ac
    3310:	20000b2c 	.word	0x20000b2c
    3314:	200000ac 	.word	0x200000ac
    3318:	20000004 	.word	0x20000004
    331c:	e000ed00 	.word	0xe000ed00
    3320:	00000000 	.word	0x00000000
    3324:	41007000 	.word	0x41007000
    3328:	41005000 	.word	0x41005000
    332c:	41004800 	.word	0x41004800
    3330:	41004000 	.word	0x41004000
    3334:	00003a7d 	.word	0x00003a7d
    3338:	00003395 	.word	0x00003395

0000333c <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    333c:	4b06      	ldr	r3, [pc, #24]	; (3358 <_sbrk+0x1c>)
    333e:	681b      	ldr	r3, [r3, #0]
    3340:	2b00      	cmp	r3, #0
    3342:	d102      	bne.n	334a <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3344:	4a05      	ldr	r2, [pc, #20]	; (335c <_sbrk+0x20>)
    3346:	4b04      	ldr	r3, [pc, #16]	; (3358 <_sbrk+0x1c>)
    3348:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    334a:	4a03      	ldr	r2, [pc, #12]	; (3358 <_sbrk+0x1c>)
    334c:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    334e:	1818      	adds	r0, r3, r0
    3350:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    3352:	1c18      	adds	r0, r3, #0
    3354:	4770      	bx	lr
    3356:	46c0      	nop			; (mov r8, r8)
    3358:	200001ec 	.word	0x200001ec
    335c:	20002b30 	.word	0x20002b30

00003360 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    3360:	4b01      	ldr	r3, [pc, #4]	; (3368 <update_adxl_gforce_x+0x8>)
    3362:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    3364:	4770      	bx	lr
    3366:	46c0      	nop			; (mov r8, r8)
    3368:	200005fc 	.word	0x200005fc

0000336c <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    336c:	4b01      	ldr	r3, [pc, #4]	; (3374 <update_adxl_gforce_y+0x8>)
    336e:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    3370:	4770      	bx	lr
    3372:	46c0      	nop			; (mov r8, r8)
    3374:	200005fc 	.word	0x200005fc

00003378 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    3378:	4b01      	ldr	r3, [pc, #4]	; (3380 <update_adxl_gforce_z+0x8>)
    337a:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    337c:	4770      	bx	lr
    337e:	46c0      	nop			; (mov r8, r8)
    3380:	200005fc 	.word	0x200005fc

00003384 <tc_callback_logger_service>:
//Callback for updating display on platform
static void tc_callback_logger_service(void)
{
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    3384:	4770      	bx	lr
    3386:	46c0      	nop			; (mov r8, r8)

00003388 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    3388:	b508      	push	{r3, lr}
	background_service_platform();
    338a:	4b01      	ldr	r3, [pc, #4]	; (3390 <tc_callback_bg_service+0x8>)
    338c:	4798      	blx	r3
}
    338e:	bd08      	pop	{r3, pc}
    3390:	00000941 	.word	0x00000941

00003394 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    3394:	b530      	push	{r4, r5, lr}
    3396:	b087      	sub	sp, #28
	//Start and set up system
	system_init();
    3398:	4b12      	ldr	r3, [pc, #72]	; (33e4 <main+0x50>)
    339a:	4798      	blx	r3
	delay_init();
    339c:	4b12      	ldr	r3, [pc, #72]	; (33e8 <main+0x54>)
    339e:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    33a0:	4b12      	ldr	r3, [pc, #72]	; (33ec <main+0x58>)
    33a2:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    33a4:	4812      	ldr	r0, [pc, #72]	; (33f0 <main+0x5c>)
    33a6:	4b13      	ldr	r3, [pc, #76]	; (33f4 <main+0x60>)
    33a8:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    33aa:	2300      	movs	r3, #0
    33ac:	9303      	str	r3, [sp, #12]
    33ae:	9304      	str	r3, [sp, #16]
    33b0:	9305      	str	r3, [sp, #20]
    33b2:	4b11      	ldr	r3, [pc, #68]	; (33f8 <main+0x64>)
    33b4:	9300      	str	r3, [sp, #0]
    33b6:	4b11      	ldr	r3, [pc, #68]	; (33fc <main+0x68>)
    33b8:	9301      	str	r3, [sp, #4]
    33ba:	4b11      	ldr	r3, [pc, #68]	; (3400 <main+0x6c>)
    33bc:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    33be:	2003      	movs	r0, #3
    33c0:	4669      	mov	r1, sp
    33c2:	4b10      	ldr	r3, [pc, #64]	; (3404 <main+0x70>)
    33c4:	4798      	blx	r3
	
	//sim808_init();
	
	//setup for platform
 	init_platform();
    33c6:	4b10      	ldr	r3, [pc, #64]	; (3408 <main+0x74>)
    33c8:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	init_adxl_calibration(adxl_calibrate_button_platform);
    33ca:	4810      	ldr	r0, [pc, #64]	; (340c <main+0x78>)
    33cc:	4b10      	ldr	r3, [pc, #64]	; (3410 <main+0x7c>)
    33ce:	4798      	blx	r3
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    33d0:	2001      	movs	r0, #1
    33d2:	4910      	ldr	r1, [pc, #64]	; (3414 <main+0x80>)
    33d4:	4b10      	ldr	r3, [pc, #64]	; (3418 <main+0x84>)
    33d6:	4798      	blx	r3
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    33d8:	4d10      	ldr	r5, [pc, #64]	; (341c <main+0x88>)
			
			//Run platform specifics
			main_platform();
    33da:	4c11      	ldr	r4, [pc, #68]	; (3420 <main+0x8c>)
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    33dc:	47a8      	blx	r5
			
			//Run platform specifics
			main_platform();
    33de:	47a0      	blx	r4
    33e0:	e7fc      	b.n	33dc <main+0x48>
    33e2:	46c0      	nop			; (mov r8, r8)
    33e4:	00002975 	.word	0x00002975
    33e8:	000011fd 	.word	0x000011fd
    33ec:	000011a1 	.word	0x000011a1
    33f0:	00003389 	.word	0x00003389
    33f4:	000011b1 	.word	0x000011b1
    33f8:	00003379 	.word	0x00003379
    33fc:	0000336d 	.word	0x0000336d
    3400:	00003361 	.word	0x00003361
    3404:	00000511 	.word	0x00000511
    3408:	00000919 	.word	0x00000919
    340c:	20000a30 	.word	0x20000a30
    3410:	000003e9 	.word	0x000003e9
    3414:	00003385 	.word	0x00003385
    3418:	00000b55 	.word	0x00000b55
    341c:	00000111 	.word	0x00000111
    3420:	0000097d 	.word	0x0000097d
    3424:	00000000 	.word	0x00000000

00003428 <atan>:
    3428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    342a:	4656      	mov	r6, sl
    342c:	464d      	mov	r5, r9
    342e:	4644      	mov	r4, r8
    3430:	465f      	mov	r7, fp
    3432:	4bc5      	ldr	r3, [pc, #788]	; (3748 <atan+0x320>)
    3434:	b4f0      	push	{r4, r5, r6, r7}
    3436:	004e      	lsls	r6, r1, #1
    3438:	4681      	mov	r9, r0
    343a:	4688      	mov	r8, r1
    343c:	468a      	mov	sl, r1
    343e:	0876      	lsrs	r6, r6, #1
    3440:	429e      	cmp	r6, r3
    3442:	dd0c      	ble.n	345e <atan+0x36>
    3444:	4bc1      	ldr	r3, [pc, #772]	; (374c <atan+0x324>)
    3446:	429e      	cmp	r6, r3
    3448:	dd00      	ble.n	344c <atan+0x24>
    344a:	e0a7      	b.n	359c <atan+0x174>
    344c:	d100      	bne.n	3450 <atan+0x28>
    344e:	e0a2      	b.n	3596 <atan+0x16e>
    3450:	4650      	mov	r0, sl
    3452:	4abf      	ldr	r2, [pc, #764]	; (3750 <atan+0x328>)
    3454:	2800      	cmp	r0, #0
    3456:	dc00      	bgt.n	345a <atan+0x32>
    3458:	e0e3      	b.n	3622 <atan+0x1fa>
    345a:	4bbe      	ldr	r3, [pc, #760]	; (3754 <atan+0x32c>)
    345c:	e0a6      	b.n	35ac <atan+0x184>
    345e:	4bbe      	ldr	r3, [pc, #760]	; (3758 <atan+0x330>)
    3460:	429e      	cmp	r6, r3
    3462:	dd00      	ble.n	3466 <atan+0x3e>
    3464:	e0b8      	b.n	35d8 <atan+0x1b0>
    3466:	4bbd      	ldr	r3, [pc, #756]	; (375c <atan+0x334>)
    3468:	429e      	cmp	r6, r3
    346a:	dc00      	bgt.n	346e <atan+0x46>
    346c:	e0a6      	b.n	35bc <atan+0x194>
    346e:	2401      	movs	r4, #1
    3470:	4264      	negs	r4, r4
    3472:	46a3      	mov	fp, r4
    3474:	464a      	mov	r2, r9
    3476:	4643      	mov	r3, r8
    3478:	4648      	mov	r0, r9
    347a:	4641      	mov	r1, r8
    347c:	f003 ffe6 	bl	744c <__aeabi_dmul>
    3480:	1c06      	adds	r6, r0, #0
    3482:	1c0f      	adds	r7, r1, #0
    3484:	1c32      	adds	r2, r6, #0
    3486:	1c3b      	adds	r3, r7, #0
    3488:	f003 ffe0 	bl	744c <__aeabi_dmul>
    348c:	4b8f      	ldr	r3, [pc, #572]	; (36cc <atan+0x2a4>)
    348e:	4a8e      	ldr	r2, [pc, #568]	; (36c8 <atan+0x2a0>)
    3490:	1c04      	adds	r4, r0, #0
    3492:	1c0d      	adds	r5, r1, #0
    3494:	f003 ffda 	bl	744c <__aeabi_dmul>
    3498:	4a8d      	ldr	r2, [pc, #564]	; (36d0 <atan+0x2a8>)
    349a:	4b8e      	ldr	r3, [pc, #568]	; (36d4 <atan+0x2ac>)
    349c:	f003 f84a 	bl	6534 <__aeabi_dadd>
    34a0:	1c22      	adds	r2, r4, #0
    34a2:	1c2b      	adds	r3, r5, #0
    34a4:	f003 ffd2 	bl	744c <__aeabi_dmul>
    34a8:	4a8b      	ldr	r2, [pc, #556]	; (36d8 <atan+0x2b0>)
    34aa:	4b8c      	ldr	r3, [pc, #560]	; (36dc <atan+0x2b4>)
    34ac:	f003 f842 	bl	6534 <__aeabi_dadd>
    34b0:	1c22      	adds	r2, r4, #0
    34b2:	1c2b      	adds	r3, r5, #0
    34b4:	f003 ffca 	bl	744c <__aeabi_dmul>
    34b8:	4a89      	ldr	r2, [pc, #548]	; (36e0 <atan+0x2b8>)
    34ba:	4b8a      	ldr	r3, [pc, #552]	; (36e4 <atan+0x2bc>)
    34bc:	f003 f83a 	bl	6534 <__aeabi_dadd>
    34c0:	1c22      	adds	r2, r4, #0
    34c2:	1c2b      	adds	r3, r5, #0
    34c4:	f003 ffc2 	bl	744c <__aeabi_dmul>
    34c8:	4a87      	ldr	r2, [pc, #540]	; (36e8 <atan+0x2c0>)
    34ca:	4b88      	ldr	r3, [pc, #544]	; (36ec <atan+0x2c4>)
    34cc:	f003 f832 	bl	6534 <__aeabi_dadd>
    34d0:	1c22      	adds	r2, r4, #0
    34d2:	1c2b      	adds	r3, r5, #0
    34d4:	f003 ffba 	bl	744c <__aeabi_dmul>
    34d8:	4a85      	ldr	r2, [pc, #532]	; (36f0 <atan+0x2c8>)
    34da:	4b86      	ldr	r3, [pc, #536]	; (36f4 <atan+0x2cc>)
    34dc:	f003 f82a 	bl	6534 <__aeabi_dadd>
    34e0:	1c32      	adds	r2, r6, #0
    34e2:	1c3b      	adds	r3, r7, #0
    34e4:	f003 ffb2 	bl	744c <__aeabi_dmul>
    34e8:	4a83      	ldr	r2, [pc, #524]	; (36f8 <atan+0x2d0>)
    34ea:	4b84      	ldr	r3, [pc, #528]	; (36fc <atan+0x2d4>)
    34ec:	1c06      	adds	r6, r0, #0
    34ee:	1c0f      	adds	r7, r1, #0
    34f0:	1c20      	adds	r0, r4, #0
    34f2:	1c29      	adds	r1, r5, #0
    34f4:	f003 ffaa 	bl	744c <__aeabi_dmul>
    34f8:	4a81      	ldr	r2, [pc, #516]	; (3700 <atan+0x2d8>)
    34fa:	4b82      	ldr	r3, [pc, #520]	; (3704 <atan+0x2dc>)
    34fc:	f004 fa36 	bl	796c <__aeabi_dsub>
    3500:	1c22      	adds	r2, r4, #0
    3502:	1c2b      	adds	r3, r5, #0
    3504:	f003 ffa2 	bl	744c <__aeabi_dmul>
    3508:	4a7f      	ldr	r2, [pc, #508]	; (3708 <atan+0x2e0>)
    350a:	4b80      	ldr	r3, [pc, #512]	; (370c <atan+0x2e4>)
    350c:	f004 fa2e 	bl	796c <__aeabi_dsub>
    3510:	1c22      	adds	r2, r4, #0
    3512:	1c2b      	adds	r3, r5, #0
    3514:	f003 ff9a 	bl	744c <__aeabi_dmul>
    3518:	4a7d      	ldr	r2, [pc, #500]	; (3710 <atan+0x2e8>)
    351a:	4b7e      	ldr	r3, [pc, #504]	; (3714 <atan+0x2ec>)
    351c:	f004 fa26 	bl	796c <__aeabi_dsub>
    3520:	1c22      	adds	r2, r4, #0
    3522:	1c2b      	adds	r3, r5, #0
    3524:	f003 ff92 	bl	744c <__aeabi_dmul>
    3528:	4a7b      	ldr	r2, [pc, #492]	; (3718 <atan+0x2f0>)
    352a:	4b7c      	ldr	r3, [pc, #496]	; (371c <atan+0x2f4>)
    352c:	f004 fa1e 	bl	796c <__aeabi_dsub>
    3530:	1c22      	adds	r2, r4, #0
    3532:	1c2b      	adds	r3, r5, #0
    3534:	f003 ff8a 	bl	744c <__aeabi_dmul>
    3538:	1c02      	adds	r2, r0, #0
    353a:	4658      	mov	r0, fp
    353c:	1c0b      	adds	r3, r1, #0
    353e:	3001      	adds	r0, #1
    3540:	d100      	bne.n	3544 <atan+0x11c>
    3542:	e070      	b.n	3626 <atan+0x1fe>
    3544:	4659      	mov	r1, fp
    3546:	00cc      	lsls	r4, r1, #3
    3548:	1c30      	adds	r0, r6, #0
    354a:	1c39      	adds	r1, r7, #0
    354c:	f002 fff2 	bl	6534 <__aeabi_dadd>
    3550:	464a      	mov	r2, r9
    3552:	4643      	mov	r3, r8
    3554:	f003 ff7a 	bl	744c <__aeabi_dmul>
    3558:	4d81      	ldr	r5, [pc, #516]	; (3760 <atan+0x338>)
    355a:	1c0b      	adds	r3, r1, #0
    355c:	4981      	ldr	r1, [pc, #516]	; (3764 <atan+0x33c>)
    355e:	192d      	adds	r5, r5, r4
    3560:	1c02      	adds	r2, r0, #0
    3562:	190c      	adds	r4, r1, r4
    3564:	1c10      	adds	r0, r2, #0
    3566:	1c19      	adds	r1, r3, #0
    3568:	6822      	ldr	r2, [r4, #0]
    356a:	6863      	ldr	r3, [r4, #4]
    356c:	f004 f9fe 	bl	796c <__aeabi_dsub>
    3570:	464a      	mov	r2, r9
    3572:	4643      	mov	r3, r8
    3574:	f004 f9fa 	bl	796c <__aeabi_dsub>
    3578:	1c02      	adds	r2, r0, #0
    357a:	1c0b      	adds	r3, r1, #0
    357c:	6828      	ldr	r0, [r5, #0]
    357e:	6869      	ldr	r1, [r5, #4]
    3580:	f004 f9f4 	bl	796c <__aeabi_dsub>
    3584:	1c02      	adds	r2, r0, #0
    3586:	4650      	mov	r0, sl
    3588:	1c0b      	adds	r3, r1, #0
    358a:	2800      	cmp	r0, #0
    358c:	da0e      	bge.n	35ac <atan+0x184>
    358e:	2080      	movs	r0, #128	; 0x80
    3590:	0600      	lsls	r0, r0, #24
    3592:	180b      	adds	r3, r1, r0
    3594:	e00a      	b.n	35ac <atan+0x184>
    3596:	2800      	cmp	r0, #0
    3598:	d100      	bne.n	359c <atan+0x174>
    359a:	e759      	b.n	3450 <atan+0x28>
    359c:	464a      	mov	r2, r9
    359e:	4643      	mov	r3, r8
    35a0:	4648      	mov	r0, r9
    35a2:	4641      	mov	r1, r8
    35a4:	f002 ffc6 	bl	6534 <__aeabi_dadd>
    35a8:	1c02      	adds	r2, r0, #0
    35aa:	1c0b      	adds	r3, r1, #0
    35ac:	1c10      	adds	r0, r2, #0
    35ae:	1c19      	adds	r1, r3, #0
    35b0:	bc3c      	pop	{r2, r3, r4, r5}
    35b2:	4690      	mov	r8, r2
    35b4:	4699      	mov	r9, r3
    35b6:	46a2      	mov	sl, r4
    35b8:	46ab      	mov	fp, r5
    35ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    35bc:	4a58      	ldr	r2, [pc, #352]	; (3720 <atan+0x2f8>)
    35be:	4b59      	ldr	r3, [pc, #356]	; (3724 <atan+0x2fc>)
    35c0:	f002 ffb8 	bl	6534 <__aeabi_dadd>
    35c4:	4a58      	ldr	r2, [pc, #352]	; (3728 <atan+0x300>)
    35c6:	4b59      	ldr	r3, [pc, #356]	; (372c <atan+0x304>)
    35c8:	f002 f892 	bl	56f0 <__aeabi_dcmpgt>
    35cc:	2800      	cmp	r0, #0
    35ce:	d100      	bne.n	35d2 <atan+0x1aa>
    35d0:	e74d      	b.n	346e <atan+0x46>
    35d2:	464a      	mov	r2, r9
    35d4:	4643      	mov	r3, r8
    35d6:	e7e9      	b.n	35ac <atan+0x184>
    35d8:	f000 f8ce 	bl	3778 <fabs>
    35dc:	4b62      	ldr	r3, [pc, #392]	; (3768 <atan+0x340>)
    35de:	1c04      	adds	r4, r0, #0
    35e0:	1c0d      	adds	r5, r1, #0
    35e2:	429e      	cmp	r6, r3
    35e4:	dc30      	bgt.n	3648 <atan+0x220>
    35e6:	4b61      	ldr	r3, [pc, #388]	; (376c <atan+0x344>)
    35e8:	429e      	cmp	r6, r3
    35ea:	dc56      	bgt.n	369a <atan+0x272>
    35ec:	1c22      	adds	r2, r4, #0
    35ee:	1c2b      	adds	r3, r5, #0
    35f0:	f002 ffa0 	bl	6534 <__aeabi_dadd>
    35f4:	4a4c      	ldr	r2, [pc, #304]	; (3728 <atan+0x300>)
    35f6:	4b4d      	ldr	r3, [pc, #308]	; (372c <atan+0x304>)
    35f8:	f004 f9b8 	bl	796c <__aeabi_dsub>
    35fc:	4a4c      	ldr	r2, [pc, #304]	; (3730 <atan+0x308>)
    35fe:	4b4d      	ldr	r3, [pc, #308]	; (3734 <atan+0x30c>)
    3600:	1c06      	adds	r6, r0, #0
    3602:	1c0f      	adds	r7, r1, #0
    3604:	1c20      	adds	r0, r4, #0
    3606:	1c29      	adds	r1, r5, #0
    3608:	f002 ff94 	bl	6534 <__aeabi_dadd>
    360c:	1c02      	adds	r2, r0, #0
    360e:	1c0b      	adds	r3, r1, #0
    3610:	1c30      	adds	r0, r6, #0
    3612:	1c39      	adds	r1, r7, #0
    3614:	f003 fab0 	bl	6b78 <__aeabi_ddiv>
    3618:	4688      	mov	r8, r1
    361a:	2100      	movs	r1, #0
    361c:	4681      	mov	r9, r0
    361e:	468b      	mov	fp, r1
    3620:	e728      	b.n	3474 <atan+0x4c>
    3622:	4b53      	ldr	r3, [pc, #332]	; (3770 <atan+0x348>)
    3624:	e7c2      	b.n	35ac <atan+0x184>
    3626:	1c30      	adds	r0, r6, #0
    3628:	1c39      	adds	r1, r7, #0
    362a:	f002 ff83 	bl	6534 <__aeabi_dadd>
    362e:	464a      	mov	r2, r9
    3630:	4643      	mov	r3, r8
    3632:	f003 ff0b 	bl	744c <__aeabi_dmul>
    3636:	1c02      	adds	r2, r0, #0
    3638:	1c0b      	adds	r3, r1, #0
    363a:	4648      	mov	r0, r9
    363c:	4641      	mov	r1, r8
    363e:	f004 f995 	bl	796c <__aeabi_dsub>
    3642:	1c02      	adds	r2, r0, #0
    3644:	1c0b      	adds	r3, r1, #0
    3646:	e7b1      	b.n	35ac <atan+0x184>
    3648:	4b4a      	ldr	r3, [pc, #296]	; (3774 <atan+0x34c>)
    364a:	429e      	cmp	r6, r3
    364c:	dc1a      	bgt.n	3684 <atan+0x25c>
    364e:	4a3a      	ldr	r2, [pc, #232]	; (3738 <atan+0x310>)
    3650:	4b3a      	ldr	r3, [pc, #232]	; (373c <atan+0x314>)
    3652:	f004 f98b 	bl	796c <__aeabi_dsub>
    3656:	4a38      	ldr	r2, [pc, #224]	; (3738 <atan+0x310>)
    3658:	4b38      	ldr	r3, [pc, #224]	; (373c <atan+0x314>)
    365a:	1c06      	adds	r6, r0, #0
    365c:	1c0f      	adds	r7, r1, #0
    365e:	1c20      	adds	r0, r4, #0
    3660:	1c29      	adds	r1, r5, #0
    3662:	f003 fef3 	bl	744c <__aeabi_dmul>
    3666:	4a30      	ldr	r2, [pc, #192]	; (3728 <atan+0x300>)
    3668:	4b30      	ldr	r3, [pc, #192]	; (372c <atan+0x304>)
    366a:	f002 ff63 	bl	6534 <__aeabi_dadd>
    366e:	1c02      	adds	r2, r0, #0
    3670:	1c0b      	adds	r3, r1, #0
    3672:	1c30      	adds	r0, r6, #0
    3674:	1c39      	adds	r1, r7, #0
    3676:	f003 fa7f 	bl	6b78 <__aeabi_ddiv>
    367a:	4681      	mov	r9, r0
    367c:	2002      	movs	r0, #2
    367e:	4688      	mov	r8, r1
    3680:	4683      	mov	fp, r0
    3682:	e6f7      	b.n	3474 <atan+0x4c>
    3684:	482e      	ldr	r0, [pc, #184]	; (3740 <atan+0x318>)
    3686:	492f      	ldr	r1, [pc, #188]	; (3744 <atan+0x31c>)
    3688:	1c22      	adds	r2, r4, #0
    368a:	1c2b      	adds	r3, r5, #0
    368c:	f003 fa74 	bl	6b78 <__aeabi_ddiv>
    3690:	4688      	mov	r8, r1
    3692:	2103      	movs	r1, #3
    3694:	4681      	mov	r9, r0
    3696:	468b      	mov	fp, r1
    3698:	e6ec      	b.n	3474 <atan+0x4c>
    369a:	4a23      	ldr	r2, [pc, #140]	; (3728 <atan+0x300>)
    369c:	4b23      	ldr	r3, [pc, #140]	; (372c <atan+0x304>)
    369e:	f004 f965 	bl	796c <__aeabi_dsub>
    36a2:	4a21      	ldr	r2, [pc, #132]	; (3728 <atan+0x300>)
    36a4:	4b21      	ldr	r3, [pc, #132]	; (372c <atan+0x304>)
    36a6:	1c06      	adds	r6, r0, #0
    36a8:	1c0f      	adds	r7, r1, #0
    36aa:	1c20      	adds	r0, r4, #0
    36ac:	1c29      	adds	r1, r5, #0
    36ae:	f002 ff41 	bl	6534 <__aeabi_dadd>
    36b2:	1c0b      	adds	r3, r1, #0
    36b4:	1c02      	adds	r2, r0, #0
    36b6:	1c39      	adds	r1, r7, #0
    36b8:	1c30      	adds	r0, r6, #0
    36ba:	f003 fa5d 	bl	6b78 <__aeabi_ddiv>
    36be:	2301      	movs	r3, #1
    36c0:	4681      	mov	r9, r0
    36c2:	4688      	mov	r8, r1
    36c4:	469b      	mov	fp, r3
    36c6:	e6d5      	b.n	3474 <atan+0x4c>
    36c8:	e322da11 	.word	0xe322da11
    36cc:	3f90ad3a 	.word	0x3f90ad3a
    36d0:	24760deb 	.word	0x24760deb
    36d4:	3fa97b4b 	.word	0x3fa97b4b
    36d8:	a0d03d51 	.word	0xa0d03d51
    36dc:	3fb10d66 	.word	0x3fb10d66
    36e0:	c54c206e 	.word	0xc54c206e
    36e4:	3fb745cd 	.word	0x3fb745cd
    36e8:	920083ff 	.word	0x920083ff
    36ec:	3fc24924 	.word	0x3fc24924
    36f0:	5555550d 	.word	0x5555550d
    36f4:	3fd55555 	.word	0x3fd55555
    36f8:	2c6a6c2f 	.word	0x2c6a6c2f
    36fc:	bfa2b444 	.word	0xbfa2b444
    3700:	52defd9a 	.word	0x52defd9a
    3704:	3fadde2d 	.word	0x3fadde2d
    3708:	af749a6d 	.word	0xaf749a6d
    370c:	3fb3b0f2 	.word	0x3fb3b0f2
    3710:	fe231671 	.word	0xfe231671
    3714:	3fbc71c6 	.word	0x3fbc71c6
    3718:	9998ebc4 	.word	0x9998ebc4
    371c:	3fc99999 	.word	0x3fc99999
    3720:	8800759c 	.word	0x8800759c
    3724:	7e37e43c 	.word	0x7e37e43c
    3728:	00000000 	.word	0x00000000
    372c:	3ff00000 	.word	0x3ff00000
    3730:	00000000 	.word	0x00000000
    3734:	40000000 	.word	0x40000000
    3738:	00000000 	.word	0x00000000
    373c:	3ff80000 	.word	0x3ff80000
    3740:	00000000 	.word	0x00000000
    3744:	bff00000 	.word	0xbff00000
    3748:	440fffff 	.word	0x440fffff
    374c:	7ff00000 	.word	0x7ff00000
    3750:	54442d18 	.word	0x54442d18
    3754:	3ff921fb 	.word	0x3ff921fb
    3758:	3fdbffff 	.word	0x3fdbffff
    375c:	3e1fffff 	.word	0x3e1fffff
    3760:	00008620 	.word	0x00008620
    3764:	00008600 	.word	0x00008600
    3768:	3ff2ffff 	.word	0x3ff2ffff
    376c:	3fe5ffff 	.word	0x3fe5ffff
    3770:	bff921fb 	.word	0xbff921fb
    3774:	40037fff 	.word	0x40037fff

00003778 <fabs>:
    3778:	004b      	lsls	r3, r1, #1
    377a:	0859      	lsrs	r1, r3, #1
    377c:	4770      	bx	lr
    377e:	46c0      	nop			; (mov r8, r8)

00003780 <sqrt>:
    3780:	b5f0      	push	{r4, r5, r6, r7, lr}
    3782:	4647      	mov	r7, r8
    3784:	b480      	push	{r7}
    3786:	b08a      	sub	sp, #40	; 0x28
    3788:	1c04      	adds	r4, r0, #0
    378a:	1c0d      	adds	r5, r1, #0
    378c:	f000 f858 	bl	3840 <__ieee754_sqrt>
    3790:	4a29      	ldr	r2, [pc, #164]	; (3838 <sqrt+0xb8>)
    3792:	2300      	movs	r3, #0
    3794:	56d3      	ldrsb	r3, [r2, r3]
    3796:	4690      	mov	r8, r2
    3798:	1c06      	adds	r6, r0, #0
    379a:	1c0f      	adds	r7, r1, #0
    379c:	3301      	adds	r3, #1
    379e:	d00d      	beq.n	37bc <sqrt+0x3c>
    37a0:	1c20      	adds	r0, r4, #0
    37a2:	1c29      	adds	r1, r5, #0
    37a4:	f000 f932 	bl	3a0c <__fpclassifyd>
    37a8:	2800      	cmp	r0, #0
    37aa:	d007      	beq.n	37bc <sqrt+0x3c>
    37ac:	1c20      	adds	r0, r4, #0
    37ae:	1c29      	adds	r1, r5, #0
    37b0:	4b20      	ldr	r3, [pc, #128]	; (3834 <sqrt+0xb4>)
    37b2:	4a1f      	ldr	r2, [pc, #124]	; (3830 <sqrt+0xb0>)
    37b4:	f001 ff88 	bl	56c8 <__aeabi_dcmplt>
    37b8:	2800      	cmp	r0, #0
    37ba:	d105      	bne.n	37c8 <sqrt+0x48>
    37bc:	1c30      	adds	r0, r6, #0
    37be:	1c39      	adds	r1, r7, #0
    37c0:	b00a      	add	sp, #40	; 0x28
    37c2:	bc04      	pop	{r2}
    37c4:	4690      	mov	r8, r2
    37c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    37c8:	2301      	movs	r3, #1
    37ca:	9300      	str	r3, [sp, #0]
    37cc:	4b1b      	ldr	r3, [pc, #108]	; (383c <sqrt+0xbc>)
    37ce:	9404      	str	r4, [sp, #16]
    37d0:	9505      	str	r5, [sp, #20]
    37d2:	9301      	str	r3, [sp, #4]
    37d4:	2300      	movs	r3, #0
    37d6:	9308      	str	r3, [sp, #32]
    37d8:	4643      	mov	r3, r8
    37da:	9402      	str	r4, [sp, #8]
    37dc:	9503      	str	r5, [sp, #12]
    37de:	781c      	ldrb	r4, [r3, #0]
    37e0:	2c00      	cmp	r4, #0
    37e2:	d10e      	bne.n	3802 <sqrt+0x82>
    37e4:	4b13      	ldr	r3, [pc, #76]	; (3834 <sqrt+0xb4>)
    37e6:	4a12      	ldr	r2, [pc, #72]	; (3830 <sqrt+0xb0>)
    37e8:	9206      	str	r2, [sp, #24]
    37ea:	9307      	str	r3, [sp, #28]
    37ec:	4668      	mov	r0, sp
    37ee:	f000 f93d 	bl	3a6c <matherr>
    37f2:	2800      	cmp	r0, #0
    37f4:	d00f      	beq.n	3816 <sqrt+0x96>
    37f6:	9b08      	ldr	r3, [sp, #32]
    37f8:	2b00      	cmp	r3, #0
    37fa:	d111      	bne.n	3820 <sqrt+0xa0>
    37fc:	9e06      	ldr	r6, [sp, #24]
    37fe:	9f07      	ldr	r7, [sp, #28]
    3800:	e7dc      	b.n	37bc <sqrt+0x3c>
    3802:	490c      	ldr	r1, [pc, #48]	; (3834 <sqrt+0xb4>)
    3804:	480a      	ldr	r0, [pc, #40]	; (3830 <sqrt+0xb0>)
    3806:	1c02      	adds	r2, r0, #0
    3808:	1c0b      	adds	r3, r1, #0
    380a:	f003 f9b5 	bl	6b78 <__aeabi_ddiv>
    380e:	9006      	str	r0, [sp, #24]
    3810:	9107      	str	r1, [sp, #28]
    3812:	2c02      	cmp	r4, #2
    3814:	d1ea      	bne.n	37ec <sqrt+0x6c>
    3816:	f000 f92b 	bl	3a70 <__errno>
    381a:	2321      	movs	r3, #33	; 0x21
    381c:	6003      	str	r3, [r0, #0]
    381e:	e7ea      	b.n	37f6 <sqrt+0x76>
    3820:	f000 f926 	bl	3a70 <__errno>
    3824:	9c08      	ldr	r4, [sp, #32]
    3826:	6004      	str	r4, [r0, #0]
    3828:	e7e8      	b.n	37fc <sqrt+0x7c>
    382a:	46c0      	nop			; (mov r8, r8)
    382c:	46c0      	nop			; (mov r8, r8)
    382e:	46c0      	nop			; (mov r8, r8)
	...
    3838:	2000000d 	.word	0x2000000d
    383c:	00008640 	.word	0x00008640

00003840 <__ieee754_sqrt>:
    3840:	b5f0      	push	{r4, r5, r6, r7, lr}
    3842:	465f      	mov	r7, fp
    3844:	4656      	mov	r6, sl
    3846:	464d      	mov	r5, r9
    3848:	4644      	mov	r4, r8
    384a:	b4f0      	push	{r4, r5, r6, r7}
    384c:	4e6c      	ldr	r6, [pc, #432]	; (3a00 <__ieee754_sqrt+0x1c0>)
    384e:	1c0d      	adds	r5, r1, #0
    3850:	1c37      	adds	r7, r6, #0
    3852:	b083      	sub	sp, #12
    3854:	1c04      	adds	r4, r0, #0
    3856:	1c02      	adds	r2, r0, #0
    3858:	1c0b      	adds	r3, r1, #0
    385a:	402f      	ands	r7, r5
    385c:	42b7      	cmp	r7, r6
    385e:	d100      	bne.n	3862 <__ieee754_sqrt+0x22>
    3860:	e0ad      	b.n	39be <__ieee754_sqrt+0x17e>
    3862:	2900      	cmp	r1, #0
    3864:	dc00      	bgt.n	3868 <__ieee754_sqrt+0x28>
    3866:	e08b      	b.n	3980 <__ieee754_sqrt+0x140>
    3868:	152f      	asrs	r7, r5, #20
    386a:	d100      	bne.n	386e <__ieee754_sqrt+0x2e>
    386c:	e094      	b.n	3998 <__ieee754_sqrt+0x158>
    386e:	4d65      	ldr	r5, [pc, #404]	; (3a04 <__ieee754_sqrt+0x1c4>)
    3870:	0309      	lsls	r1, r1, #12
    3872:	2380      	movs	r3, #128	; 0x80
    3874:	0b09      	lsrs	r1, r1, #12
    3876:	035b      	lsls	r3, r3, #13
    3878:	197f      	adds	r7, r7, r5
    387a:	430b      	orrs	r3, r1
    387c:	07fe      	lsls	r6, r7, #31
    387e:	d500      	bpl.n	3882 <__ieee754_sqrt+0x42>
    3880:	e070      	b.n	3964 <__ieee754_sqrt+0x124>
    3882:	107f      	asrs	r7, r7, #1
    3884:	0fc2      	lsrs	r2, r0, #31
    3886:	46b8      	mov	r8, r7
    3888:	005b      	lsls	r3, r3, #1
    388a:	2700      	movs	r7, #0
    388c:	2180      	movs	r1, #128	; 0x80
    388e:	189b      	adds	r3, r3, r2
    3890:	2416      	movs	r4, #22
    3892:	0042      	lsls	r2, r0, #1
    3894:	9700      	str	r7, [sp, #0]
    3896:	2000      	movs	r0, #0
    3898:	0389      	lsls	r1, r1, #14
    389a:	1845      	adds	r5, r0, r1
    389c:	429d      	cmp	r5, r3
    389e:	dc04      	bgt.n	38aa <__ieee754_sqrt+0x6a>
    38a0:	1868      	adds	r0, r5, r1
    38a2:	1b5b      	subs	r3, r3, r5
    38a4:	9d00      	ldr	r5, [sp, #0]
    38a6:	186d      	adds	r5, r5, r1
    38a8:	9500      	str	r5, [sp, #0]
    38aa:	0fd5      	lsrs	r5, r2, #31
    38ac:	005b      	lsls	r3, r3, #1
    38ae:	3c01      	subs	r4, #1
    38b0:	195b      	adds	r3, r3, r5
    38b2:	0052      	lsls	r2, r2, #1
    38b4:	0849      	lsrs	r1, r1, #1
    38b6:	2c00      	cmp	r4, #0
    38b8:	d1ef      	bne.n	389a <__ieee754_sqrt+0x5a>
    38ba:	2180      	movs	r1, #128	; 0x80
    38bc:	2600      	movs	r6, #0
    38be:	0609      	lsls	r1, r1, #24
    38c0:	2520      	movs	r5, #32
    38c2:	9601      	str	r6, [sp, #4]
    38c4:	46b4      	mov	ip, r6
    38c6:	4689      	mov	r9, r1
    38c8:	e009      	b.n	38de <__ieee754_sqrt+0x9e>
    38ca:	4283      	cmp	r3, r0
    38cc:	d046      	beq.n	395c <__ieee754_sqrt+0x11c>
    38ce:	0fd4      	lsrs	r4, r2, #31
    38d0:	005b      	lsls	r3, r3, #1
    38d2:	3d01      	subs	r5, #1
    38d4:	191b      	adds	r3, r3, r4
    38d6:	0052      	lsls	r2, r2, #1
    38d8:	0849      	lsrs	r1, r1, #1
    38da:	2d00      	cmp	r5, #0
    38dc:	d01c      	beq.n	3918 <__ieee754_sqrt+0xd8>
    38de:	4666      	mov	r6, ip
    38e0:	198c      	adds	r4, r1, r6
    38e2:	4283      	cmp	r3, r0
    38e4:	ddf1      	ble.n	38ca <__ieee754_sqrt+0x8a>
    38e6:	1867      	adds	r7, r4, r1
    38e8:	0fe6      	lsrs	r6, r4, #31
    38ea:	46bc      	mov	ip, r7
    38ec:	07f6      	lsls	r6, r6, #31
    38ee:	4682      	mov	sl, r0
    38f0:	454e      	cmp	r6, r9
    38f2:	d02c      	beq.n	394e <__ieee754_sqrt+0x10e>
    38f4:	1a1b      	subs	r3, r3, r0
    38f6:	42a2      	cmp	r2, r4
    38f8:	4180      	sbcs	r0, r0
    38fa:	4240      	negs	r0, r0
    38fc:	9f01      	ldr	r7, [sp, #4]
    38fe:	1a1b      	subs	r3, r3, r0
    3900:	1b12      	subs	r2, r2, r4
    3902:	187f      	adds	r7, r7, r1
    3904:	0fd4      	lsrs	r4, r2, #31
    3906:	005b      	lsls	r3, r3, #1
    3908:	3d01      	subs	r5, #1
    390a:	9701      	str	r7, [sp, #4]
    390c:	4650      	mov	r0, sl
    390e:	191b      	adds	r3, r3, r4
    3910:	0052      	lsls	r2, r2, #1
    3912:	0849      	lsrs	r1, r1, #1
    3914:	2d00      	cmp	r5, #0
    3916:	d1e2      	bne.n	38de <__ieee754_sqrt+0x9e>
    3918:	4313      	orrs	r3, r2
    391a:	d128      	bne.n	396e <__ieee754_sqrt+0x12e>
    391c:	9801      	ldr	r0, [sp, #4]
    391e:	0843      	lsrs	r3, r0, #1
    3920:	9d00      	ldr	r5, [sp, #0]
    3922:	4e39      	ldr	r6, [pc, #228]	; (3a08 <__ieee754_sqrt+0x1c8>)
    3924:	106a      	asrs	r2, r5, #1
    3926:	1992      	adds	r2, r2, r6
    3928:	07ed      	lsls	r5, r5, #31
    392a:	d502      	bpl.n	3932 <__ieee754_sqrt+0xf2>
    392c:	2180      	movs	r1, #128	; 0x80
    392e:	0609      	lsls	r1, r1, #24
    3930:	430b      	orrs	r3, r1
    3932:	4640      	mov	r0, r8
    3934:	0507      	lsls	r7, r0, #20
    3936:	18b9      	adds	r1, r7, r2
    3938:	1c1c      	adds	r4, r3, #0
    393a:	1c0d      	adds	r5, r1, #0
    393c:	1c20      	adds	r0, r4, #0
    393e:	1c29      	adds	r1, r5, #0
    3940:	b003      	add	sp, #12
    3942:	bc3c      	pop	{r2, r3, r4, r5}
    3944:	4690      	mov	r8, r2
    3946:	4699      	mov	r9, r3
    3948:	46a2      	mov	sl, r4
    394a:	46ab      	mov	fp, r5
    394c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    394e:	0fff      	lsrs	r7, r7, #31
    3950:	07ff      	lsls	r7, r7, #31
    3952:	427e      	negs	r6, r7
    3954:	417e      	adcs	r6, r7
    3956:	46b2      	mov	sl, r6
    3958:	4482      	add	sl, r0
    395a:	e7cb      	b.n	38f4 <__ieee754_sqrt+0xb4>
    395c:	4294      	cmp	r4, r2
    395e:	d9c2      	bls.n	38e6 <__ieee754_sqrt+0xa6>
    3960:	1c18      	adds	r0, r3, #0
    3962:	e7b4      	b.n	38ce <__ieee754_sqrt+0x8e>
    3964:	0fc2      	lsrs	r2, r0, #31
    3966:	005b      	lsls	r3, r3, #1
    3968:	189b      	adds	r3, r3, r2
    396a:	0040      	lsls	r0, r0, #1
    396c:	e789      	b.n	3882 <__ieee754_sqrt+0x42>
    396e:	9901      	ldr	r1, [sp, #4]
    3970:	3101      	adds	r1, #1
    3972:	d02f      	beq.n	39d4 <__ieee754_sqrt+0x194>
    3974:	9c01      	ldr	r4, [sp, #4]
    3976:	2301      	movs	r3, #1
    3978:	4023      	ands	r3, r4
    397a:	191b      	adds	r3, r3, r4
    397c:	085b      	lsrs	r3, r3, #1
    397e:	e7cf      	b.n	3920 <__ieee754_sqrt+0xe0>
    3980:	006b      	lsls	r3, r5, #1
    3982:	085b      	lsrs	r3, r3, #1
    3984:	431a      	orrs	r2, r3
    3986:	d0d9      	beq.n	393c <__ieee754_sqrt+0xfc>
    3988:	2700      	movs	r7, #0
    398a:	2900      	cmp	r1, #0
    398c:	d12b      	bne.n	39e6 <__ieee754_sqrt+0x1a6>
    398e:	0ac1      	lsrs	r1, r0, #11
    3990:	3f15      	subs	r7, #21
    3992:	0540      	lsls	r0, r0, #21
    3994:	2900      	cmp	r1, #0
    3996:	d0fa      	beq.n	398e <__ieee754_sqrt+0x14e>
    3998:	2280      	movs	r2, #128	; 0x80
    399a:	0352      	lsls	r2, r2, #13
    399c:	4211      	tst	r1, r2
    399e:	d11e      	bne.n	39de <__ieee754_sqrt+0x19e>
    39a0:	2300      	movs	r3, #0
    39a2:	0049      	lsls	r1, r1, #1
    39a4:	3301      	adds	r3, #1
    39a6:	4211      	tst	r1, r2
    39a8:	d0fb      	beq.n	39a2 <__ieee754_sqrt+0x162>
    39aa:	2401      	movs	r4, #1
    39ac:	2220      	movs	r2, #32
    39ae:	1ae4      	subs	r4, r4, r3
    39b0:	1ad2      	subs	r2, r2, r3
    39b2:	193f      	adds	r7, r7, r4
    39b4:	1c04      	adds	r4, r0, #0
    39b6:	40d4      	lsrs	r4, r2
    39b8:	4321      	orrs	r1, r4
    39ba:	4098      	lsls	r0, r3
    39bc:	e757      	b.n	386e <__ieee754_sqrt+0x2e>
    39be:	1c20      	adds	r0, r4, #0
    39c0:	1c29      	adds	r1, r5, #0
    39c2:	f003 fd43 	bl	744c <__aeabi_dmul>
    39c6:	1c22      	adds	r2, r4, #0
    39c8:	1c2b      	adds	r3, r5, #0
    39ca:	f002 fdb3 	bl	6534 <__aeabi_dadd>
    39ce:	1c04      	adds	r4, r0, #0
    39d0:	1c0d      	adds	r5, r1, #0
    39d2:	e7b3      	b.n	393c <__ieee754_sqrt+0xfc>
    39d4:	9a00      	ldr	r2, [sp, #0]
    39d6:	2300      	movs	r3, #0
    39d8:	3201      	adds	r2, #1
    39da:	9200      	str	r2, [sp, #0]
    39dc:	e7a0      	b.n	3920 <__ieee754_sqrt+0xe0>
    39de:	2220      	movs	r2, #32
    39e0:	2401      	movs	r4, #1
    39e2:	2300      	movs	r3, #0
    39e4:	e7e5      	b.n	39b2 <__ieee754_sqrt+0x172>
    39e6:	1c22      	adds	r2, r4, #0
    39e8:	1c2b      	adds	r3, r5, #0
    39ea:	1c20      	adds	r0, r4, #0
    39ec:	1c29      	adds	r1, r5, #0
    39ee:	f003 ffbd 	bl	796c <__aeabi_dsub>
    39f2:	1c02      	adds	r2, r0, #0
    39f4:	1c0b      	adds	r3, r1, #0
    39f6:	f003 f8bf 	bl	6b78 <__aeabi_ddiv>
    39fa:	1c04      	adds	r4, r0, #0
    39fc:	1c0d      	adds	r5, r1, #0
    39fe:	e79d      	b.n	393c <__ieee754_sqrt+0xfc>
    3a00:	7ff00000 	.word	0x7ff00000
    3a04:	fffffc01 	.word	0xfffffc01
    3a08:	3fe00000 	.word	0x3fe00000

00003a0c <__fpclassifyd>:
    3a0c:	1c0b      	adds	r3, r1, #0
    3a0e:	1c01      	adds	r1, r0, #0
    3a10:	1c02      	adds	r2, r0, #0
    3a12:	b530      	push	{r4, r5, lr}
    3a14:	4319      	orrs	r1, r3
    3a16:	2002      	movs	r0, #2
    3a18:	2900      	cmp	r1, #0
    3a1a:	d100      	bne.n	3a1e <__fpclassifyd+0x12>
    3a1c:	bd30      	pop	{r4, r5, pc}
    3a1e:	2180      	movs	r1, #128	; 0x80
    3a20:	0609      	lsls	r1, r1, #24
    3a22:	428b      	cmp	r3, r1
    3a24:	d016      	beq.n	3a54 <__fpclassifyd+0x48>
    3a26:	490d      	ldr	r1, [pc, #52]	; (3a5c <__fpclassifyd+0x50>)
    3a28:	2004      	movs	r0, #4
    3a2a:	185c      	adds	r4, r3, r1
    3a2c:	490c      	ldr	r1, [pc, #48]	; (3a60 <__fpclassifyd+0x54>)
    3a2e:	428c      	cmp	r4, r1
    3a30:	d9f4      	bls.n	3a1c <__fpclassifyd+0x10>
    3a32:	4d0c      	ldr	r5, [pc, #48]	; (3a64 <__fpclassifyd+0x58>)
    3a34:	195c      	adds	r4, r3, r5
    3a36:	428c      	cmp	r4, r1
    3a38:	d9f0      	bls.n	3a1c <__fpclassifyd+0x10>
    3a3a:	4c0b      	ldr	r4, [pc, #44]	; (3a68 <__fpclassifyd+0x5c>)
    3a3c:	0059      	lsls	r1, r3, #1
    3a3e:	0849      	lsrs	r1, r1, #1
    3a40:	2003      	movs	r0, #3
    3a42:	42a1      	cmp	r1, r4
    3a44:	d9ea      	bls.n	3a1c <__fpclassifyd+0x10>
    3a46:	4c07      	ldr	r4, [pc, #28]	; (3a64 <__fpclassifyd+0x58>)
    3a48:	2000      	movs	r0, #0
    3a4a:	42a1      	cmp	r1, r4
    3a4c:	d1e6      	bne.n	3a1c <__fpclassifyd+0x10>
    3a4e:	4250      	negs	r0, r2
    3a50:	4150      	adcs	r0, r2
    3a52:	e7e3      	b.n	3a1c <__fpclassifyd+0x10>
    3a54:	2a00      	cmp	r2, #0
    3a56:	d0e1      	beq.n	3a1c <__fpclassifyd+0x10>
    3a58:	e7ef      	b.n	3a3a <__fpclassifyd+0x2e>
    3a5a:	46c0      	nop			; (mov r8, r8)
    3a5c:	fff00000 	.word	0xfff00000
    3a60:	7fdfffff 	.word	0x7fdfffff
    3a64:	7ff00000 	.word	0x7ff00000
    3a68:	000fffff 	.word	0x000fffff

00003a6c <matherr>:
    3a6c:	2000      	movs	r0, #0
    3a6e:	4770      	bx	lr

00003a70 <__errno>:
    3a70:	4b01      	ldr	r3, [pc, #4]	; (3a78 <__errno+0x8>)
    3a72:	6818      	ldr	r0, [r3, #0]
    3a74:	4770      	bx	lr
    3a76:	46c0      	nop			; (mov r8, r8)
    3a78:	20000070 	.word	0x20000070

00003a7c <__libc_init_array>:
    3a7c:	b570      	push	{r4, r5, r6, lr}
    3a7e:	4b0e      	ldr	r3, [pc, #56]	; (3ab8 <__libc_init_array+0x3c>)
    3a80:	4d0e      	ldr	r5, [pc, #56]	; (3abc <__libc_init_array+0x40>)
    3a82:	2400      	movs	r4, #0
    3a84:	1aed      	subs	r5, r5, r3
    3a86:	10ad      	asrs	r5, r5, #2
    3a88:	1c1e      	adds	r6, r3, #0
    3a8a:	42ac      	cmp	r4, r5
    3a8c:	d004      	beq.n	3a98 <__libc_init_array+0x1c>
    3a8e:	00a3      	lsls	r3, r4, #2
    3a90:	58f3      	ldr	r3, [r6, r3]
    3a92:	4798      	blx	r3
    3a94:	3401      	adds	r4, #1
    3a96:	e7f8      	b.n	3a8a <__libc_init_array+0xe>
    3a98:	f004 ff1c 	bl	88d4 <_init>
    3a9c:	4b08      	ldr	r3, [pc, #32]	; (3ac0 <__libc_init_array+0x44>)
    3a9e:	4d09      	ldr	r5, [pc, #36]	; (3ac4 <__libc_init_array+0x48>)
    3aa0:	2400      	movs	r4, #0
    3aa2:	1aed      	subs	r5, r5, r3
    3aa4:	10ad      	asrs	r5, r5, #2
    3aa6:	1c1e      	adds	r6, r3, #0
    3aa8:	42ac      	cmp	r4, r5
    3aaa:	d004      	beq.n	3ab6 <__libc_init_array+0x3a>
    3aac:	00a3      	lsls	r3, r4, #2
    3aae:	58f3      	ldr	r3, [r6, r3]
    3ab0:	4798      	blx	r3
    3ab2:	3401      	adds	r4, #1
    3ab4:	e7f8      	b.n	3aa8 <__libc_init_array+0x2c>
    3ab6:	bd70      	pop	{r4, r5, r6, pc}
    3ab8:	000088e0 	.word	0x000088e0
    3abc:	000088e0 	.word	0x000088e0
    3ac0:	000088e0 	.word	0x000088e0
    3ac4:	000088e4 	.word	0x000088e4

00003ac8 <memcpy>:
    3ac8:	b510      	push	{r4, lr}
    3aca:	2300      	movs	r3, #0
    3acc:	4293      	cmp	r3, r2
    3ace:	d003      	beq.n	3ad8 <memcpy+0x10>
    3ad0:	5ccc      	ldrb	r4, [r1, r3]
    3ad2:	54c4      	strb	r4, [r0, r3]
    3ad4:	3301      	adds	r3, #1
    3ad6:	e7f9      	b.n	3acc <memcpy+0x4>
    3ad8:	bd10      	pop	{r4, pc}

00003ada <memset>:
    3ada:	1c03      	adds	r3, r0, #0
    3adc:	1882      	adds	r2, r0, r2
    3ade:	4293      	cmp	r3, r2
    3ae0:	d002      	beq.n	3ae8 <memset+0xe>
    3ae2:	7019      	strb	r1, [r3, #0]
    3ae4:	3301      	adds	r3, #1
    3ae6:	e7fa      	b.n	3ade <memset+0x4>
    3ae8:	4770      	bx	lr

00003aea <strlen>:
    3aea:	2300      	movs	r3, #0
    3aec:	5cc2      	ldrb	r2, [r0, r3]
    3aee:	3301      	adds	r3, #1
    3af0:	2a00      	cmp	r2, #0
    3af2:	d1fb      	bne.n	3aec <strlen+0x2>
    3af4:	1e58      	subs	r0, r3, #1
    3af6:	4770      	bx	lr

00003af8 <__cvt>:
    3af8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3afa:	b08b      	sub	sp, #44	; 0x2c
    3afc:	1c16      	adds	r6, r2, #0
    3afe:	1c1c      	adds	r4, r3, #0
    3b00:	9912      	ldr	r1, [sp, #72]	; 0x48
    3b02:	d504      	bpl.n	3b0e <__cvt+0x16>
    3b04:	2280      	movs	r2, #128	; 0x80
    3b06:	0612      	lsls	r2, r2, #24
    3b08:	18a4      	adds	r4, r4, r2
    3b0a:	232d      	movs	r3, #45	; 0x2d
    3b0c:	e000      	b.n	3b10 <__cvt+0x18>
    3b0e:	2300      	movs	r3, #0
    3b10:	9f14      	ldr	r7, [sp, #80]	; 0x50
    3b12:	700b      	strb	r3, [r1, #0]
    3b14:	2320      	movs	r3, #32
    3b16:	439f      	bics	r7, r3
    3b18:	2f46      	cmp	r7, #70	; 0x46
    3b1a:	d008      	beq.n	3b2e <__cvt+0x36>
    3b1c:	1c3a      	adds	r2, r7, #0
    3b1e:	3a45      	subs	r2, #69	; 0x45
    3b20:	4251      	negs	r1, r2
    3b22:	414a      	adcs	r2, r1
    3b24:	9910      	ldr	r1, [sp, #64]	; 0x40
    3b26:	2302      	movs	r3, #2
    3b28:	1889      	adds	r1, r1, r2
    3b2a:	9110      	str	r1, [sp, #64]	; 0x40
    3b2c:	e000      	b.n	3b30 <__cvt+0x38>
    3b2e:	2303      	movs	r3, #3
    3b30:	9300      	str	r3, [sp, #0]
    3b32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3b34:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3b36:	9302      	str	r3, [sp, #8]
    3b38:	ab08      	add	r3, sp, #32
    3b3a:	9303      	str	r3, [sp, #12]
    3b3c:	ab09      	add	r3, sp, #36	; 0x24
    3b3e:	9201      	str	r2, [sp, #4]
    3b40:	9304      	str	r3, [sp, #16]
    3b42:	1c32      	adds	r2, r6, #0
    3b44:	1c23      	adds	r3, r4, #0
    3b46:	f000 fba3 	bl	4290 <_dtoa_r>
    3b4a:	1c05      	adds	r5, r0, #0
    3b4c:	2f47      	cmp	r7, #71	; 0x47
    3b4e:	d102      	bne.n	3b56 <__cvt+0x5e>
    3b50:	9911      	ldr	r1, [sp, #68]	; 0x44
    3b52:	07c9      	lsls	r1, r1, #31
    3b54:	d52c      	bpl.n	3bb0 <__cvt+0xb8>
    3b56:	9910      	ldr	r1, [sp, #64]	; 0x40
    3b58:	1869      	adds	r1, r5, r1
    3b5a:	9107      	str	r1, [sp, #28]
    3b5c:	2f46      	cmp	r7, #70	; 0x46
    3b5e:	d114      	bne.n	3b8a <__cvt+0x92>
    3b60:	782b      	ldrb	r3, [r5, #0]
    3b62:	2b30      	cmp	r3, #48	; 0x30
    3b64:	d10c      	bne.n	3b80 <__cvt+0x88>
    3b66:	1c30      	adds	r0, r6, #0
    3b68:	1c21      	adds	r1, r4, #0
    3b6a:	4b16      	ldr	r3, [pc, #88]	; (3bc4 <__cvt+0xcc>)
    3b6c:	4a14      	ldr	r2, [pc, #80]	; (3bc0 <__cvt+0xc8>)
    3b6e:	f001 fda5 	bl	56bc <__aeabi_dcmpeq>
    3b72:	2800      	cmp	r0, #0
    3b74:	d104      	bne.n	3b80 <__cvt+0x88>
    3b76:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3b78:	2301      	movs	r3, #1
    3b7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3b7c:	1a9b      	subs	r3, r3, r2
    3b7e:	600b      	str	r3, [r1, #0]
    3b80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3b82:	9907      	ldr	r1, [sp, #28]
    3b84:	6813      	ldr	r3, [r2, #0]
    3b86:	18c9      	adds	r1, r1, r3
    3b88:	9107      	str	r1, [sp, #28]
    3b8a:	1c30      	adds	r0, r6, #0
    3b8c:	1c21      	adds	r1, r4, #0
    3b8e:	4b0d      	ldr	r3, [pc, #52]	; (3bc4 <__cvt+0xcc>)
    3b90:	4a0b      	ldr	r2, [pc, #44]	; (3bc0 <__cvt+0xc8>)
    3b92:	f001 fd93 	bl	56bc <__aeabi_dcmpeq>
    3b96:	2800      	cmp	r0, #0
    3b98:	d001      	beq.n	3b9e <__cvt+0xa6>
    3b9a:	9a07      	ldr	r2, [sp, #28]
    3b9c:	9209      	str	r2, [sp, #36]	; 0x24
    3b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3ba0:	9907      	ldr	r1, [sp, #28]
    3ba2:	428b      	cmp	r3, r1
    3ba4:	d204      	bcs.n	3bb0 <__cvt+0xb8>
    3ba6:	1c5a      	adds	r2, r3, #1
    3ba8:	9209      	str	r2, [sp, #36]	; 0x24
    3baa:	2230      	movs	r2, #48	; 0x30
    3bac:	701a      	strb	r2, [r3, #0]
    3bae:	e7f6      	b.n	3b9e <__cvt+0xa6>
    3bb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3bb2:	1c28      	adds	r0, r5, #0
    3bb4:	1b5a      	subs	r2, r3, r5
    3bb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    3bb8:	601a      	str	r2, [r3, #0]
    3bba:	b00b      	add	sp, #44	; 0x2c
    3bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3bbe:	46c0      	nop			; (mov r8, r8)
	...

00003bc8 <__exponent>:
    3bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bca:	232b      	movs	r3, #43	; 0x2b
    3bcc:	b085      	sub	sp, #20
    3bce:	1c05      	adds	r5, r0, #0
    3bd0:	1c0c      	adds	r4, r1, #0
    3bd2:	7002      	strb	r2, [r0, #0]
    3bd4:	1c86      	adds	r6, r0, #2
    3bd6:	2900      	cmp	r1, #0
    3bd8:	da01      	bge.n	3bde <__exponent+0x16>
    3bda:	424c      	negs	r4, r1
    3bdc:	232d      	movs	r3, #45	; 0x2d
    3bde:	706b      	strb	r3, [r5, #1]
    3be0:	2c09      	cmp	r4, #9
    3be2:	dd1e      	ble.n	3c22 <__exponent+0x5a>
    3be4:	466f      	mov	r7, sp
    3be6:	370e      	adds	r7, #14
    3be8:	1c20      	adds	r0, r4, #0
    3bea:	210a      	movs	r1, #10
    3bec:	9701      	str	r7, [sp, #4]
    3bee:	f001 fd49 	bl	5684 <__aeabi_idivmod>
    3bf2:	3130      	adds	r1, #48	; 0x30
    3bf4:	7039      	strb	r1, [r7, #0]
    3bf6:	1c20      	adds	r0, r4, #0
    3bf8:	210a      	movs	r1, #10
    3bfa:	f001 fced 	bl	55d8 <__aeabi_idiv>
    3bfe:	3f01      	subs	r7, #1
    3c00:	1e04      	subs	r4, r0, #0
    3c02:	2c09      	cmp	r4, #9
    3c04:	dcf0      	bgt.n	3be8 <__exponent+0x20>
    3c06:	9b01      	ldr	r3, [sp, #4]
    3c08:	3430      	adds	r4, #48	; 0x30
    3c0a:	3b01      	subs	r3, #1
    3c0c:	701c      	strb	r4, [r3, #0]
    3c0e:	466a      	mov	r2, sp
    3c10:	320f      	adds	r2, #15
    3c12:	1c30      	adds	r0, r6, #0
    3c14:	4293      	cmp	r3, r2
    3c16:	d209      	bcs.n	3c2c <__exponent+0x64>
    3c18:	781a      	ldrb	r2, [r3, #0]
    3c1a:	3301      	adds	r3, #1
    3c1c:	7032      	strb	r2, [r6, #0]
    3c1e:	3601      	adds	r6, #1
    3c20:	e7f5      	b.n	3c0e <__exponent+0x46>
    3c22:	2330      	movs	r3, #48	; 0x30
    3c24:	18e4      	adds	r4, r4, r3
    3c26:	7033      	strb	r3, [r6, #0]
    3c28:	1cb0      	adds	r0, r6, #2
    3c2a:	7074      	strb	r4, [r6, #1]
    3c2c:	1b40      	subs	r0, r0, r5
    3c2e:	b005      	add	sp, #20
    3c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c32:	0000      	movs	r0, r0
    3c34:	0000      	movs	r0, r0
	...

00003c38 <_printf_float>:
    3c38:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c3a:	b093      	sub	sp, #76	; 0x4c
    3c3c:	1c0c      	adds	r4, r1, #0
    3c3e:	920a      	str	r2, [sp, #40]	; 0x28
    3c40:	930b      	str	r3, [sp, #44]	; 0x2c
    3c42:	9e18      	ldr	r6, [sp, #96]	; 0x60
    3c44:	1c05      	adds	r5, r0, #0
    3c46:	f001 f8ff 	bl	4e48 <_localeconv_r>
    3c4a:	6800      	ldr	r0, [r0, #0]
    3c4c:	900c      	str	r0, [sp, #48]	; 0x30
    3c4e:	f7ff ff4c 	bl	3aea <strlen>
    3c52:	2300      	movs	r3, #0
    3c54:	9310      	str	r3, [sp, #64]	; 0x40
    3c56:	6833      	ldr	r3, [r6, #0]
    3c58:	2207      	movs	r2, #7
    3c5a:	3307      	adds	r3, #7
    3c5c:	4393      	bics	r3, r2
    3c5e:	1c1a      	adds	r2, r3, #0
    3c60:	3208      	adds	r2, #8
    3c62:	900d      	str	r0, [sp, #52]	; 0x34
    3c64:	7e27      	ldrb	r7, [r4, #24]
    3c66:	6818      	ldr	r0, [r3, #0]
    3c68:	6859      	ldr	r1, [r3, #4]
    3c6a:	6032      	str	r2, [r6, #0]
    3c6c:	64a0      	str	r0, [r4, #72]	; 0x48
    3c6e:	64e1      	str	r1, [r4, #76]	; 0x4c
    3c70:	f7ff fecc 	bl	3a0c <__fpclassifyd>
    3c74:	2801      	cmp	r0, #1
    3c76:	d119      	bne.n	3cac <_printf_float+0x74>
    3c78:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3c7a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3c7c:	4bb9      	ldr	r3, [pc, #740]	; (3f64 <_printf_float+0x32c>)
    3c7e:	4ab8      	ldr	r2, [pc, #736]	; (3f60 <_printf_float+0x328>)
    3c80:	f001 fd22 	bl	56c8 <__aeabi_dcmplt>
    3c84:	2800      	cmp	r0, #0
    3c86:	d003      	beq.n	3c90 <_printf_float+0x58>
    3c88:	1c23      	adds	r3, r4, #0
    3c8a:	222d      	movs	r2, #45	; 0x2d
    3c8c:	3343      	adds	r3, #67	; 0x43
    3c8e:	701a      	strb	r2, [r3, #0]
    3c90:	2f47      	cmp	r7, #71	; 0x47
    3c92:	d801      	bhi.n	3c98 <_printf_float+0x60>
    3c94:	4eb4      	ldr	r6, [pc, #720]	; (3f68 <_printf_float+0x330>)
    3c96:	e000      	b.n	3c9a <_printf_float+0x62>
    3c98:	4eb4      	ldr	r6, [pc, #720]	; (3f6c <_printf_float+0x334>)
    3c9a:	2303      	movs	r3, #3
    3c9c:	6820      	ldr	r0, [r4, #0]
    3c9e:	6123      	str	r3, [r4, #16]
    3ca0:	2304      	movs	r3, #4
    3ca2:	4398      	bics	r0, r3
    3ca4:	2100      	movs	r1, #0
    3ca6:	6020      	str	r0, [r4, #0]
    3ca8:	9109      	str	r1, [sp, #36]	; 0x24
    3caa:	e091      	b.n	3dd0 <_printf_float+0x198>
    3cac:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3cae:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3cb0:	f7ff feac 	bl	3a0c <__fpclassifyd>
    3cb4:	6823      	ldr	r3, [r4, #0]
    3cb6:	2800      	cmp	r0, #0
    3cb8:	d10c      	bne.n	3cd4 <_printf_float+0x9c>
    3cba:	2f47      	cmp	r7, #71	; 0x47
    3cbc:	d801      	bhi.n	3cc2 <_printf_float+0x8a>
    3cbe:	4eac      	ldr	r6, [pc, #688]	; (3f70 <_printf_float+0x338>)
    3cc0:	e000      	b.n	3cc4 <_printf_float+0x8c>
    3cc2:	4eac      	ldr	r6, [pc, #688]	; (3f74 <_printf_float+0x33c>)
    3cc4:	2203      	movs	r2, #3
    3cc6:	6122      	str	r2, [r4, #16]
    3cc8:	2204      	movs	r2, #4
    3cca:	4393      	bics	r3, r2
    3ccc:	2200      	movs	r2, #0
    3cce:	6023      	str	r3, [r4, #0]
    3cd0:	9209      	str	r2, [sp, #36]	; 0x24
    3cd2:	e07d      	b.n	3dd0 <_printf_float+0x198>
    3cd4:	6862      	ldr	r2, [r4, #4]
    3cd6:	1c56      	adds	r6, r2, #1
    3cd8:	d101      	bne.n	3cde <_printf_float+0xa6>
    3cda:	2206      	movs	r2, #6
    3cdc:	e007      	b.n	3cee <_printf_float+0xb6>
    3cde:	2120      	movs	r1, #32
    3ce0:	1c38      	adds	r0, r7, #0
    3ce2:	4388      	bics	r0, r1
    3ce4:	2847      	cmp	r0, #71	; 0x47
    3ce6:	d103      	bne.n	3cf0 <_printf_float+0xb8>
    3ce8:	2a00      	cmp	r2, #0
    3cea:	d101      	bne.n	3cf0 <_printf_float+0xb8>
    3cec:	2201      	movs	r2, #1
    3cee:	6062      	str	r2, [r4, #4]
    3cf0:	2280      	movs	r2, #128	; 0x80
    3cf2:	00d2      	lsls	r2, r2, #3
    3cf4:	4313      	orrs	r3, r2
    3cf6:	6023      	str	r3, [r4, #0]
    3cf8:	9301      	str	r3, [sp, #4]
    3cfa:	466b      	mov	r3, sp
    3cfc:	333b      	adds	r3, #59	; 0x3b
    3cfe:	9302      	str	r3, [sp, #8]
    3d00:	ab0f      	add	r3, sp, #60	; 0x3c
    3d02:	6861      	ldr	r1, [r4, #4]
    3d04:	9303      	str	r3, [sp, #12]
    3d06:	ab10      	add	r3, sp, #64	; 0x40
    3d08:	9305      	str	r3, [sp, #20]
    3d0a:	2300      	movs	r3, #0
    3d0c:	9100      	str	r1, [sp, #0]
    3d0e:	9306      	str	r3, [sp, #24]
    3d10:	9704      	str	r7, [sp, #16]
    3d12:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    3d14:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    3d16:	1c28      	adds	r0, r5, #0
    3d18:	f7ff feee 	bl	3af8 <__cvt>
    3d1c:	2320      	movs	r3, #32
    3d1e:	1c3a      	adds	r2, r7, #0
    3d20:	1c06      	adds	r6, r0, #0
    3d22:	439a      	bics	r2, r3
    3d24:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3d26:	2a47      	cmp	r2, #71	; 0x47
    3d28:	d107      	bne.n	3d3a <_printf_float+0x102>
    3d2a:	1ccb      	adds	r3, r1, #3
    3d2c:	db02      	blt.n	3d34 <_printf_float+0xfc>
    3d2e:	6860      	ldr	r0, [r4, #4]
    3d30:	4281      	cmp	r1, r0
    3d32:	dd2e      	ble.n	3d92 <_printf_float+0x15a>
    3d34:	3f02      	subs	r7, #2
    3d36:	b2ff      	uxtb	r7, r7
    3d38:	e001      	b.n	3d3e <_printf_float+0x106>
    3d3a:	2f65      	cmp	r7, #101	; 0x65
    3d3c:	d812      	bhi.n	3d64 <_printf_float+0x12c>
    3d3e:	1c20      	adds	r0, r4, #0
    3d40:	3901      	subs	r1, #1
    3d42:	1c3a      	adds	r2, r7, #0
    3d44:	3050      	adds	r0, #80	; 0x50
    3d46:	910f      	str	r1, [sp, #60]	; 0x3c
    3d48:	f7ff ff3e 	bl	3bc8 <__exponent>
    3d4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3d4e:	9009      	str	r0, [sp, #36]	; 0x24
    3d50:	18c2      	adds	r2, r0, r3
    3d52:	6122      	str	r2, [r4, #16]
    3d54:	2b01      	cmp	r3, #1
    3d56:	dc02      	bgt.n	3d5e <_printf_float+0x126>
    3d58:	6821      	ldr	r1, [r4, #0]
    3d5a:	07c9      	lsls	r1, r1, #31
    3d5c:	d52f      	bpl.n	3dbe <_printf_float+0x186>
    3d5e:	3201      	adds	r2, #1
    3d60:	6122      	str	r2, [r4, #16]
    3d62:	e02c      	b.n	3dbe <_printf_float+0x186>
    3d64:	2f66      	cmp	r7, #102	; 0x66
    3d66:	d115      	bne.n	3d94 <_printf_float+0x15c>
    3d68:	6863      	ldr	r3, [r4, #4]
    3d6a:	2900      	cmp	r1, #0
    3d6c:	dd08      	ble.n	3d80 <_printf_float+0x148>
    3d6e:	6121      	str	r1, [r4, #16]
    3d70:	2b00      	cmp	r3, #0
    3d72:	d102      	bne.n	3d7a <_printf_float+0x142>
    3d74:	6822      	ldr	r2, [r4, #0]
    3d76:	07d2      	lsls	r2, r2, #31
    3d78:	d51d      	bpl.n	3db6 <_printf_float+0x17e>
    3d7a:	3301      	adds	r3, #1
    3d7c:	18c9      	adds	r1, r1, r3
    3d7e:	e011      	b.n	3da4 <_printf_float+0x16c>
    3d80:	2b00      	cmp	r3, #0
    3d82:	d103      	bne.n	3d8c <_printf_float+0x154>
    3d84:	6820      	ldr	r0, [r4, #0]
    3d86:	2201      	movs	r2, #1
    3d88:	4210      	tst	r0, r2
    3d8a:	d000      	beq.n	3d8e <_printf_float+0x156>
    3d8c:	1c9a      	adds	r2, r3, #2
    3d8e:	6122      	str	r2, [r4, #16]
    3d90:	e011      	b.n	3db6 <_printf_float+0x17e>
    3d92:	2767      	movs	r7, #103	; 0x67
    3d94:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3d96:	4291      	cmp	r1, r2
    3d98:	db06      	blt.n	3da8 <_printf_float+0x170>
    3d9a:	6822      	ldr	r2, [r4, #0]
    3d9c:	6121      	str	r1, [r4, #16]
    3d9e:	07d2      	lsls	r2, r2, #31
    3da0:	d509      	bpl.n	3db6 <_printf_float+0x17e>
    3da2:	3101      	adds	r1, #1
    3da4:	6121      	str	r1, [r4, #16]
    3da6:	e006      	b.n	3db6 <_printf_float+0x17e>
    3da8:	2301      	movs	r3, #1
    3daa:	2900      	cmp	r1, #0
    3dac:	dc01      	bgt.n	3db2 <_printf_float+0x17a>
    3dae:	2302      	movs	r3, #2
    3db0:	1a5b      	subs	r3, r3, r1
    3db2:	18d3      	adds	r3, r2, r3
    3db4:	6123      	str	r3, [r4, #16]
    3db6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3db8:	2000      	movs	r0, #0
    3dba:	65a3      	str	r3, [r4, #88]	; 0x58
    3dbc:	9009      	str	r0, [sp, #36]	; 0x24
    3dbe:	466b      	mov	r3, sp
    3dc0:	333b      	adds	r3, #59	; 0x3b
    3dc2:	781b      	ldrb	r3, [r3, #0]
    3dc4:	2b00      	cmp	r3, #0
    3dc6:	d003      	beq.n	3dd0 <_printf_float+0x198>
    3dc8:	1c23      	adds	r3, r4, #0
    3dca:	222d      	movs	r2, #45	; 0x2d
    3dcc:	3343      	adds	r3, #67	; 0x43
    3dce:	701a      	strb	r2, [r3, #0]
    3dd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3dd2:	1c28      	adds	r0, r5, #0
    3dd4:	9100      	str	r1, [sp, #0]
    3dd6:	aa11      	add	r2, sp, #68	; 0x44
    3dd8:	1c21      	adds	r1, r4, #0
    3dda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3ddc:	f000 f958 	bl	4090 <_printf_common>
    3de0:	3001      	adds	r0, #1
    3de2:	d102      	bne.n	3dea <_printf_float+0x1b2>
    3de4:	2001      	movs	r0, #1
    3de6:	4240      	negs	r0, r0
    3de8:	e14c      	b.n	4084 <_printf_float+0x44c>
    3dea:	6822      	ldr	r2, [r4, #0]
    3dec:	0553      	lsls	r3, r2, #21
    3dee:	d404      	bmi.n	3dfa <_printf_float+0x1c2>
    3df0:	1c28      	adds	r0, r5, #0
    3df2:	990a      	ldr	r1, [sp, #40]	; 0x28
    3df4:	1c32      	adds	r2, r6, #0
    3df6:	6923      	ldr	r3, [r4, #16]
    3df8:	e067      	b.n	3eca <_printf_float+0x292>
    3dfa:	2f65      	cmp	r7, #101	; 0x65
    3dfc:	d800      	bhi.n	3e00 <_printf_float+0x1c8>
    3dfe:	e0e0      	b.n	3fc2 <_printf_float+0x38a>
    3e00:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3e02:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3e04:	4b57      	ldr	r3, [pc, #348]	; (3f64 <_printf_float+0x32c>)
    3e06:	4a56      	ldr	r2, [pc, #344]	; (3f60 <_printf_float+0x328>)
    3e08:	f001 fc58 	bl	56bc <__aeabi_dcmpeq>
    3e0c:	2800      	cmp	r0, #0
    3e0e:	d02b      	beq.n	3e68 <_printf_float+0x230>
    3e10:	1c28      	adds	r0, r5, #0
    3e12:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e14:	4a58      	ldr	r2, [pc, #352]	; (3f78 <_printf_float+0x340>)
    3e16:	2301      	movs	r3, #1
    3e18:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3e1a:	47b0      	blx	r6
    3e1c:	3001      	adds	r0, #1
    3e1e:	d0e1      	beq.n	3de4 <_printf_float+0x1ac>
    3e20:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3e22:	9810      	ldr	r0, [sp, #64]	; 0x40
    3e24:	4287      	cmp	r7, r0
    3e26:	db07      	blt.n	3e38 <_printf_float+0x200>
    3e28:	6821      	ldr	r1, [r4, #0]
    3e2a:	07c9      	lsls	r1, r1, #31
    3e2c:	d404      	bmi.n	3e38 <_printf_float+0x200>
    3e2e:	6827      	ldr	r7, [r4, #0]
    3e30:	07bf      	lsls	r7, r7, #30
    3e32:	d500      	bpl.n	3e36 <_printf_float+0x1fe>
    3e34:	e10e      	b.n	4054 <_printf_float+0x41c>
    3e36:	e113      	b.n	4060 <_printf_float+0x428>
    3e38:	1c28      	adds	r0, r5, #0
    3e3a:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3e3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3e40:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3e42:	47b0      	blx	r6
    3e44:	3001      	adds	r0, #1
    3e46:	d0cd      	beq.n	3de4 <_printf_float+0x1ac>
    3e48:	2600      	movs	r6, #0
    3e4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3e4c:	3b01      	subs	r3, #1
    3e4e:	429e      	cmp	r6, r3
    3e50:	daed      	bge.n	3e2e <_printf_float+0x1f6>
    3e52:	1c22      	adds	r2, r4, #0
    3e54:	1c28      	adds	r0, r5, #0
    3e56:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e58:	321a      	adds	r2, #26
    3e5a:	2301      	movs	r3, #1
    3e5c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e5e:	47b8      	blx	r7
    3e60:	3001      	adds	r0, #1
    3e62:	d0bf      	beq.n	3de4 <_printf_float+0x1ac>
    3e64:	3601      	adds	r6, #1
    3e66:	e7f0      	b.n	3e4a <_printf_float+0x212>
    3e68:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3e6a:	2800      	cmp	r0, #0
    3e6c:	dc30      	bgt.n	3ed0 <_printf_float+0x298>
    3e6e:	1c28      	adds	r0, r5, #0
    3e70:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e72:	4a41      	ldr	r2, [pc, #260]	; (3f78 <_printf_float+0x340>)
    3e74:	2301      	movs	r3, #1
    3e76:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e78:	47b8      	blx	r7
    3e7a:	3001      	adds	r0, #1
    3e7c:	d0b2      	beq.n	3de4 <_printf_float+0x1ac>
    3e7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3e80:	2800      	cmp	r0, #0
    3e82:	d105      	bne.n	3e90 <_printf_float+0x258>
    3e84:	9910      	ldr	r1, [sp, #64]	; 0x40
    3e86:	2900      	cmp	r1, #0
    3e88:	d102      	bne.n	3e90 <_printf_float+0x258>
    3e8a:	6822      	ldr	r2, [r4, #0]
    3e8c:	07d2      	lsls	r2, r2, #31
    3e8e:	d5ce      	bpl.n	3e2e <_printf_float+0x1f6>
    3e90:	1c28      	adds	r0, r5, #0
    3e92:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3e96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3e98:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e9a:	47b8      	blx	r7
    3e9c:	3001      	adds	r0, #1
    3e9e:	d0a1      	beq.n	3de4 <_printf_float+0x1ac>
    3ea0:	2700      	movs	r7, #0
    3ea2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3ea4:	9709      	str	r7, [sp, #36]	; 0x24
    3ea6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3ea8:	4243      	negs	r3, r0
    3eaa:	990a      	ldr	r1, [sp, #40]	; 0x28
    3eac:	1c28      	adds	r0, r5, #0
    3eae:	429f      	cmp	r7, r3
    3eb0:	da09      	bge.n	3ec6 <_printf_float+0x28e>
    3eb2:	1c22      	adds	r2, r4, #0
    3eb4:	321a      	adds	r2, #26
    3eb6:	2301      	movs	r3, #1
    3eb8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3eba:	47b8      	blx	r7
    3ebc:	3001      	adds	r0, #1
    3ebe:	d091      	beq.n	3de4 <_printf_float+0x1ac>
    3ec0:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3ec2:	3701      	adds	r7, #1
    3ec4:	e7ed      	b.n	3ea2 <_printf_float+0x26a>
    3ec6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3ec8:	1c32      	adds	r2, r6, #0
    3eca:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3ecc:	47b0      	blx	r6
    3ece:	e0b5      	b.n	403c <_printf_float+0x404>
    3ed0:	9f10      	ldr	r7, [sp, #64]	; 0x40
    3ed2:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3ed4:	9708      	str	r7, [sp, #32]
    3ed6:	429f      	cmp	r7, r3
    3ed8:	dd00      	ble.n	3edc <_printf_float+0x2a4>
    3eda:	9308      	str	r3, [sp, #32]
    3edc:	9f08      	ldr	r7, [sp, #32]
    3ede:	2f00      	cmp	r7, #0
    3ee0:	dc01      	bgt.n	3ee6 <_printf_float+0x2ae>
    3ee2:	2700      	movs	r7, #0
    3ee4:	e014      	b.n	3f10 <_printf_float+0x2d8>
    3ee6:	1c28      	adds	r0, r5, #0
    3ee8:	990a      	ldr	r1, [sp, #40]	; 0x28
    3eea:	1c32      	adds	r2, r6, #0
    3eec:	9b08      	ldr	r3, [sp, #32]
    3eee:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3ef0:	47b8      	blx	r7
    3ef2:	3001      	adds	r0, #1
    3ef4:	d1f5      	bne.n	3ee2 <_printf_float+0x2aa>
    3ef6:	e775      	b.n	3de4 <_printf_float+0x1ac>
    3ef8:	1c22      	adds	r2, r4, #0
    3efa:	1c28      	adds	r0, r5, #0
    3efc:	990a      	ldr	r1, [sp, #40]	; 0x28
    3efe:	321a      	adds	r2, #26
    3f00:	2301      	movs	r3, #1
    3f02:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f04:	47b8      	blx	r7
    3f06:	3001      	adds	r0, #1
    3f08:	d100      	bne.n	3f0c <_printf_float+0x2d4>
    3f0a:	e76b      	b.n	3de4 <_printf_float+0x1ac>
    3f0c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3f0e:	3701      	adds	r7, #1
    3f10:	9709      	str	r7, [sp, #36]	; 0x24
    3f12:	9f08      	ldr	r7, [sp, #32]
    3f14:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3f16:	43fa      	mvns	r2, r7
    3f18:	17d2      	asrs	r2, r2, #31
    3f1a:	403a      	ands	r2, r7
    3f1c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3f1e:	1a9a      	subs	r2, r3, r2
    3f20:	4297      	cmp	r7, r2
    3f22:	dbe9      	blt.n	3ef8 <_printf_float+0x2c0>
    3f24:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3f26:	9910      	ldr	r1, [sp, #64]	; 0x40
    3f28:	18f3      	adds	r3, r6, r3
    3f2a:	9309      	str	r3, [sp, #36]	; 0x24
    3f2c:	4288      	cmp	r0, r1
    3f2e:	db0e      	blt.n	3f4e <_printf_float+0x316>
    3f30:	6822      	ldr	r2, [r4, #0]
    3f32:	07d2      	lsls	r2, r2, #31
    3f34:	d40b      	bmi.n	3f4e <_printf_float+0x316>
    3f36:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3f38:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3f3a:	18f6      	adds	r6, r6, r3
    3f3c:	1bdb      	subs	r3, r3, r7
    3f3e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3f40:	1bf6      	subs	r6, r6, r7
    3f42:	429e      	cmp	r6, r3
    3f44:	dd00      	ble.n	3f48 <_printf_float+0x310>
    3f46:	1c1e      	adds	r6, r3, #0
    3f48:	2e00      	cmp	r6, #0
    3f4a:	dc17      	bgt.n	3f7c <_printf_float+0x344>
    3f4c:	e01f      	b.n	3f8e <_printf_float+0x356>
    3f4e:	1c28      	adds	r0, r5, #0
    3f50:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3f54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3f56:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f58:	47b8      	blx	r7
    3f5a:	3001      	adds	r0, #1
    3f5c:	d1eb      	bne.n	3f36 <_printf_float+0x2fe>
    3f5e:	e741      	b.n	3de4 <_printf_float+0x1ac>
	...
    3f68:	0000864a 	.word	0x0000864a
    3f6c:	0000864e 	.word	0x0000864e
    3f70:	00008652 	.word	0x00008652
    3f74:	00008656 	.word	0x00008656
    3f78:	0000865a 	.word	0x0000865a
    3f7c:	1c28      	adds	r0, r5, #0
    3f7e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f80:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3f82:	1c33      	adds	r3, r6, #0
    3f84:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f86:	47b8      	blx	r7
    3f88:	3001      	adds	r0, #1
    3f8a:	d100      	bne.n	3f8e <_printf_float+0x356>
    3f8c:	e72a      	b.n	3de4 <_printf_float+0x1ac>
    3f8e:	2700      	movs	r7, #0
    3f90:	e00b      	b.n	3faa <_printf_float+0x372>
    3f92:	1c22      	adds	r2, r4, #0
    3f94:	1c28      	adds	r0, r5, #0
    3f96:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f98:	321a      	adds	r2, #26
    3f9a:	2301      	movs	r3, #1
    3f9c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f9e:	47b8      	blx	r7
    3fa0:	3001      	adds	r0, #1
    3fa2:	d100      	bne.n	3fa6 <_printf_float+0x36e>
    3fa4:	e71e      	b.n	3de4 <_printf_float+0x1ac>
    3fa6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3fa8:	3701      	adds	r7, #1
    3faa:	9709      	str	r7, [sp, #36]	; 0x24
    3fac:	9810      	ldr	r0, [sp, #64]	; 0x40
    3fae:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3fb0:	43f3      	mvns	r3, r6
    3fb2:	17db      	asrs	r3, r3, #31
    3fb4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3fb6:	1a42      	subs	r2, r0, r1
    3fb8:	4033      	ands	r3, r6
    3fba:	1ad3      	subs	r3, r2, r3
    3fbc:	429f      	cmp	r7, r3
    3fbe:	dbe8      	blt.n	3f92 <_printf_float+0x35a>
    3fc0:	e735      	b.n	3e2e <_printf_float+0x1f6>
    3fc2:	9810      	ldr	r0, [sp, #64]	; 0x40
    3fc4:	2801      	cmp	r0, #1
    3fc6:	dc02      	bgt.n	3fce <_printf_float+0x396>
    3fc8:	2301      	movs	r3, #1
    3fca:	421a      	tst	r2, r3
    3fcc:	d03a      	beq.n	4044 <_printf_float+0x40c>
    3fce:	1c28      	adds	r0, r5, #0
    3fd0:	990a      	ldr	r1, [sp, #40]	; 0x28
    3fd2:	1c32      	adds	r2, r6, #0
    3fd4:	2301      	movs	r3, #1
    3fd6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3fd8:	47b8      	blx	r7
    3fda:	3001      	adds	r0, #1
    3fdc:	d100      	bne.n	3fe0 <_printf_float+0x3a8>
    3fde:	e701      	b.n	3de4 <_printf_float+0x1ac>
    3fe0:	1c28      	adds	r0, r5, #0
    3fe2:	990a      	ldr	r1, [sp, #40]	; 0x28
    3fe4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3fe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3fe8:	47b8      	blx	r7
    3fea:	3001      	adds	r0, #1
    3fec:	d100      	bne.n	3ff0 <_printf_float+0x3b8>
    3fee:	e6f9      	b.n	3de4 <_printf_float+0x1ac>
    3ff0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3ff2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3ff4:	4b25      	ldr	r3, [pc, #148]	; (408c <_printf_float+0x454>)
    3ff6:	4a24      	ldr	r2, [pc, #144]	; (4088 <_printf_float+0x450>)
    3ff8:	f001 fb60 	bl	56bc <__aeabi_dcmpeq>
    3ffc:	2800      	cmp	r0, #0
    3ffe:	d001      	beq.n	4004 <_printf_float+0x3cc>
    4000:	2600      	movs	r6, #0
    4002:	e010      	b.n	4026 <_printf_float+0x3ee>
    4004:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4006:	1c72      	adds	r2, r6, #1
    4008:	3b01      	subs	r3, #1
    400a:	1c28      	adds	r0, r5, #0
    400c:	990a      	ldr	r1, [sp, #40]	; 0x28
    400e:	e01c      	b.n	404a <_printf_float+0x412>
    4010:	1c22      	adds	r2, r4, #0
    4012:	1c28      	adds	r0, r5, #0
    4014:	990a      	ldr	r1, [sp, #40]	; 0x28
    4016:	321a      	adds	r2, #26
    4018:	2301      	movs	r3, #1
    401a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    401c:	47b8      	blx	r7
    401e:	3001      	adds	r0, #1
    4020:	d100      	bne.n	4024 <_printf_float+0x3ec>
    4022:	e6df      	b.n	3de4 <_printf_float+0x1ac>
    4024:	3601      	adds	r6, #1
    4026:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4028:	3b01      	subs	r3, #1
    402a:	429e      	cmp	r6, r3
    402c:	dbf0      	blt.n	4010 <_printf_float+0x3d8>
    402e:	1c22      	adds	r2, r4, #0
    4030:	1c28      	adds	r0, r5, #0
    4032:	990a      	ldr	r1, [sp, #40]	; 0x28
    4034:	3250      	adds	r2, #80	; 0x50
    4036:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4038:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    403a:	47b8      	blx	r7
    403c:	3001      	adds	r0, #1
    403e:	d000      	beq.n	4042 <_printf_float+0x40a>
    4040:	e6f5      	b.n	3e2e <_printf_float+0x1f6>
    4042:	e6cf      	b.n	3de4 <_printf_float+0x1ac>
    4044:	990a      	ldr	r1, [sp, #40]	; 0x28
    4046:	1c28      	adds	r0, r5, #0
    4048:	1c32      	adds	r2, r6, #0
    404a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    404c:	47b0      	blx	r6
    404e:	3001      	adds	r0, #1
    4050:	d1ed      	bne.n	402e <_printf_float+0x3f6>
    4052:	e6c7      	b.n	3de4 <_printf_float+0x1ac>
    4054:	2600      	movs	r6, #0
    4056:	68e0      	ldr	r0, [r4, #12]
    4058:	9911      	ldr	r1, [sp, #68]	; 0x44
    405a:	1a43      	subs	r3, r0, r1
    405c:	429e      	cmp	r6, r3
    405e:	db05      	blt.n	406c <_printf_float+0x434>
    4060:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4062:	68e0      	ldr	r0, [r4, #12]
    4064:	4298      	cmp	r0, r3
    4066:	da0d      	bge.n	4084 <_printf_float+0x44c>
    4068:	1c18      	adds	r0, r3, #0
    406a:	e00b      	b.n	4084 <_printf_float+0x44c>
    406c:	1c22      	adds	r2, r4, #0
    406e:	1c28      	adds	r0, r5, #0
    4070:	990a      	ldr	r1, [sp, #40]	; 0x28
    4072:	3219      	adds	r2, #25
    4074:	2301      	movs	r3, #1
    4076:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4078:	47b8      	blx	r7
    407a:	3001      	adds	r0, #1
    407c:	d100      	bne.n	4080 <_printf_float+0x448>
    407e:	e6b1      	b.n	3de4 <_printf_float+0x1ac>
    4080:	3601      	adds	r6, #1
    4082:	e7e8      	b.n	4056 <_printf_float+0x41e>
    4084:	b013      	add	sp, #76	; 0x4c
    4086:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004090 <_printf_common>:
    4090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4092:	1c15      	adds	r5, r2, #0
    4094:	9301      	str	r3, [sp, #4]
    4096:	690a      	ldr	r2, [r1, #16]
    4098:	688b      	ldr	r3, [r1, #8]
    409a:	1c06      	adds	r6, r0, #0
    409c:	1c0c      	adds	r4, r1, #0
    409e:	4293      	cmp	r3, r2
    40a0:	da00      	bge.n	40a4 <_printf_common+0x14>
    40a2:	1c13      	adds	r3, r2, #0
    40a4:	1c22      	adds	r2, r4, #0
    40a6:	602b      	str	r3, [r5, #0]
    40a8:	3243      	adds	r2, #67	; 0x43
    40aa:	7812      	ldrb	r2, [r2, #0]
    40ac:	2a00      	cmp	r2, #0
    40ae:	d001      	beq.n	40b4 <_printf_common+0x24>
    40b0:	3301      	adds	r3, #1
    40b2:	602b      	str	r3, [r5, #0]
    40b4:	6820      	ldr	r0, [r4, #0]
    40b6:	0680      	lsls	r0, r0, #26
    40b8:	d502      	bpl.n	40c0 <_printf_common+0x30>
    40ba:	682b      	ldr	r3, [r5, #0]
    40bc:	3302      	adds	r3, #2
    40be:	602b      	str	r3, [r5, #0]
    40c0:	6821      	ldr	r1, [r4, #0]
    40c2:	2706      	movs	r7, #6
    40c4:	400f      	ands	r7, r1
    40c6:	d01f      	beq.n	4108 <_printf_common+0x78>
    40c8:	1c23      	adds	r3, r4, #0
    40ca:	3343      	adds	r3, #67	; 0x43
    40cc:	781b      	ldrb	r3, [r3, #0]
    40ce:	1e5a      	subs	r2, r3, #1
    40d0:	4193      	sbcs	r3, r2
    40d2:	6822      	ldr	r2, [r4, #0]
    40d4:	0692      	lsls	r2, r2, #26
    40d6:	d51f      	bpl.n	4118 <_printf_common+0x88>
    40d8:	18e1      	adds	r1, r4, r3
    40da:	3140      	adds	r1, #64	; 0x40
    40dc:	2030      	movs	r0, #48	; 0x30
    40de:	70c8      	strb	r0, [r1, #3]
    40e0:	1c21      	adds	r1, r4, #0
    40e2:	1c5a      	adds	r2, r3, #1
    40e4:	3145      	adds	r1, #69	; 0x45
    40e6:	7809      	ldrb	r1, [r1, #0]
    40e8:	18a2      	adds	r2, r4, r2
    40ea:	3240      	adds	r2, #64	; 0x40
    40ec:	3302      	adds	r3, #2
    40ee:	70d1      	strb	r1, [r2, #3]
    40f0:	e012      	b.n	4118 <_printf_common+0x88>
    40f2:	1c22      	adds	r2, r4, #0
    40f4:	1c30      	adds	r0, r6, #0
    40f6:	9901      	ldr	r1, [sp, #4]
    40f8:	3219      	adds	r2, #25
    40fa:	2301      	movs	r3, #1
    40fc:	9f08      	ldr	r7, [sp, #32]
    40fe:	47b8      	blx	r7
    4100:	3001      	adds	r0, #1
    4102:	d011      	beq.n	4128 <_printf_common+0x98>
    4104:	9f00      	ldr	r7, [sp, #0]
    4106:	3701      	adds	r7, #1
    4108:	9700      	str	r7, [sp, #0]
    410a:	68e0      	ldr	r0, [r4, #12]
    410c:	6829      	ldr	r1, [r5, #0]
    410e:	9f00      	ldr	r7, [sp, #0]
    4110:	1a43      	subs	r3, r0, r1
    4112:	429f      	cmp	r7, r3
    4114:	dbed      	blt.n	40f2 <_printf_common+0x62>
    4116:	e7d7      	b.n	40c8 <_printf_common+0x38>
    4118:	1c22      	adds	r2, r4, #0
    411a:	1c30      	adds	r0, r6, #0
    411c:	9901      	ldr	r1, [sp, #4]
    411e:	3243      	adds	r2, #67	; 0x43
    4120:	9f08      	ldr	r7, [sp, #32]
    4122:	47b8      	blx	r7
    4124:	3001      	adds	r0, #1
    4126:	d102      	bne.n	412e <_printf_common+0x9e>
    4128:	2001      	movs	r0, #1
    412a:	4240      	negs	r0, r0
    412c:	e023      	b.n	4176 <_printf_common+0xe6>
    412e:	6820      	ldr	r0, [r4, #0]
    4130:	2106      	movs	r1, #6
    4132:	682b      	ldr	r3, [r5, #0]
    4134:	68e2      	ldr	r2, [r4, #12]
    4136:	4001      	ands	r1, r0
    4138:	2500      	movs	r5, #0
    413a:	2904      	cmp	r1, #4
    413c:	d103      	bne.n	4146 <_printf_common+0xb6>
    413e:	1ad5      	subs	r5, r2, r3
    4140:	43eb      	mvns	r3, r5
    4142:	17db      	asrs	r3, r3, #31
    4144:	401d      	ands	r5, r3
    4146:	68a2      	ldr	r2, [r4, #8]
    4148:	6923      	ldr	r3, [r4, #16]
    414a:	429a      	cmp	r2, r3
    414c:	dd01      	ble.n	4152 <_printf_common+0xc2>
    414e:	1ad3      	subs	r3, r2, r3
    4150:	18ed      	adds	r5, r5, r3
    4152:	2700      	movs	r7, #0
    4154:	9700      	str	r7, [sp, #0]
    4156:	9f00      	ldr	r7, [sp, #0]
    4158:	42af      	cmp	r7, r5
    415a:	da0b      	bge.n	4174 <_printf_common+0xe4>
    415c:	1c22      	adds	r2, r4, #0
    415e:	1c30      	adds	r0, r6, #0
    4160:	9901      	ldr	r1, [sp, #4]
    4162:	321a      	adds	r2, #26
    4164:	2301      	movs	r3, #1
    4166:	9f08      	ldr	r7, [sp, #32]
    4168:	47b8      	blx	r7
    416a:	3001      	adds	r0, #1
    416c:	d0dc      	beq.n	4128 <_printf_common+0x98>
    416e:	9f00      	ldr	r7, [sp, #0]
    4170:	3701      	adds	r7, #1
    4172:	e7ef      	b.n	4154 <_printf_common+0xc4>
    4174:	2000      	movs	r0, #0
    4176:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004178 <quorem>:
    4178:	b5f0      	push	{r4, r5, r6, r7, lr}
    417a:	b089      	sub	sp, #36	; 0x24
    417c:	9106      	str	r1, [sp, #24]
    417e:	690b      	ldr	r3, [r1, #16]
    4180:	6901      	ldr	r1, [r0, #16]
    4182:	1c05      	adds	r5, r0, #0
    4184:	2600      	movs	r6, #0
    4186:	4299      	cmp	r1, r3
    4188:	db7f      	blt.n	428a <quorem+0x112>
    418a:	9c06      	ldr	r4, [sp, #24]
    418c:	1e5f      	subs	r7, r3, #1
    418e:	3414      	adds	r4, #20
    4190:	9404      	str	r4, [sp, #16]
    4192:	9904      	ldr	r1, [sp, #16]
    4194:	00bc      	lsls	r4, r7, #2
    4196:	1909      	adds	r1, r1, r4
    4198:	1c02      	adds	r2, r0, #0
    419a:	680b      	ldr	r3, [r1, #0]
    419c:	3214      	adds	r2, #20
    419e:	9105      	str	r1, [sp, #20]
    41a0:	1914      	adds	r4, r2, r4
    41a2:	1c19      	adds	r1, r3, #0
    41a4:	3101      	adds	r1, #1
    41a6:	6820      	ldr	r0, [r4, #0]
    41a8:	9203      	str	r2, [sp, #12]
    41aa:	f001 f9c7 	bl	553c <__aeabi_uidiv>
    41ae:	9002      	str	r0, [sp, #8]
    41b0:	42b0      	cmp	r0, r6
    41b2:	d038      	beq.n	4226 <quorem+0xae>
    41b4:	9904      	ldr	r1, [sp, #16]
    41b6:	9b03      	ldr	r3, [sp, #12]
    41b8:	468c      	mov	ip, r1
    41ba:	9601      	str	r6, [sp, #4]
    41bc:	9607      	str	r6, [sp, #28]
    41be:	4662      	mov	r2, ip
    41c0:	3204      	adds	r2, #4
    41c2:	4694      	mov	ip, r2
    41c4:	3a04      	subs	r2, #4
    41c6:	ca40      	ldmia	r2!, {r6}
    41c8:	9902      	ldr	r1, [sp, #8]
    41ca:	b2b0      	uxth	r0, r6
    41cc:	4348      	muls	r0, r1
    41ce:	0c31      	lsrs	r1, r6, #16
    41d0:	9e02      	ldr	r6, [sp, #8]
    41d2:	9a01      	ldr	r2, [sp, #4]
    41d4:	4371      	muls	r1, r6
    41d6:	1810      	adds	r0, r2, r0
    41d8:	0c02      	lsrs	r2, r0, #16
    41da:	1851      	adds	r1, r2, r1
    41dc:	0c0a      	lsrs	r2, r1, #16
    41de:	9201      	str	r2, [sp, #4]
    41e0:	681a      	ldr	r2, [r3, #0]
    41e2:	b280      	uxth	r0, r0
    41e4:	b296      	uxth	r6, r2
    41e6:	9a07      	ldr	r2, [sp, #28]
    41e8:	b289      	uxth	r1, r1
    41ea:	18b6      	adds	r6, r6, r2
    41ec:	1a30      	subs	r0, r6, r0
    41ee:	681e      	ldr	r6, [r3, #0]
    41f0:	0c32      	lsrs	r2, r6, #16
    41f2:	1a52      	subs	r2, r2, r1
    41f4:	1406      	asrs	r6, r0, #16
    41f6:	1992      	adds	r2, r2, r6
    41f8:	1411      	asrs	r1, r2, #16
    41fa:	b280      	uxth	r0, r0
    41fc:	0412      	lsls	r2, r2, #16
    41fe:	9e05      	ldr	r6, [sp, #20]
    4200:	4310      	orrs	r0, r2
    4202:	9107      	str	r1, [sp, #28]
    4204:	c301      	stmia	r3!, {r0}
    4206:	4566      	cmp	r6, ip
    4208:	d2d9      	bcs.n	41be <quorem+0x46>
    420a:	6821      	ldr	r1, [r4, #0]
    420c:	2900      	cmp	r1, #0
    420e:	d10a      	bne.n	4226 <quorem+0xae>
    4210:	9e03      	ldr	r6, [sp, #12]
    4212:	3c04      	subs	r4, #4
    4214:	42b4      	cmp	r4, r6
    4216:	d801      	bhi.n	421c <quorem+0xa4>
    4218:	612f      	str	r7, [r5, #16]
    421a:	e004      	b.n	4226 <quorem+0xae>
    421c:	6821      	ldr	r1, [r4, #0]
    421e:	2900      	cmp	r1, #0
    4220:	d1fa      	bne.n	4218 <quorem+0xa0>
    4222:	3f01      	subs	r7, #1
    4224:	e7f4      	b.n	4210 <quorem+0x98>
    4226:	1c28      	adds	r0, r5, #0
    4228:	9906      	ldr	r1, [sp, #24]
    422a:	f001 f82f 	bl	528c <__mcmp>
    422e:	2800      	cmp	r0, #0
    4230:	db2a      	blt.n	4288 <quorem+0x110>
    4232:	9c02      	ldr	r4, [sp, #8]
    4234:	9a03      	ldr	r2, [sp, #12]
    4236:	3401      	adds	r4, #1
    4238:	9b04      	ldr	r3, [sp, #16]
    423a:	9402      	str	r4, [sp, #8]
    423c:	2400      	movs	r4, #0
    423e:	6811      	ldr	r1, [r2, #0]
    4240:	cb40      	ldmia	r3!, {r6}
    4242:	b288      	uxth	r0, r1
    4244:	1900      	adds	r0, r0, r4
    4246:	6814      	ldr	r4, [r2, #0]
    4248:	b2b1      	uxth	r1, r6
    424a:	1a40      	subs	r0, r0, r1
    424c:	0c36      	lsrs	r6, r6, #16
    424e:	0c21      	lsrs	r1, r4, #16
    4250:	1b89      	subs	r1, r1, r6
    4252:	1404      	asrs	r4, r0, #16
    4254:	1909      	adds	r1, r1, r4
    4256:	140c      	asrs	r4, r1, #16
    4258:	b280      	uxth	r0, r0
    425a:	0409      	lsls	r1, r1, #16
    425c:	9e05      	ldr	r6, [sp, #20]
    425e:	4301      	orrs	r1, r0
    4260:	c202      	stmia	r2!, {r1}
    4262:	429e      	cmp	r6, r3
    4264:	d2eb      	bcs.n	423e <quorem+0xc6>
    4266:	9c03      	ldr	r4, [sp, #12]
    4268:	00bb      	lsls	r3, r7, #2
    426a:	18e3      	adds	r3, r4, r3
    426c:	681e      	ldr	r6, [r3, #0]
    426e:	2e00      	cmp	r6, #0
    4270:	d10a      	bne.n	4288 <quorem+0x110>
    4272:	9c03      	ldr	r4, [sp, #12]
    4274:	3b04      	subs	r3, #4
    4276:	42a3      	cmp	r3, r4
    4278:	d801      	bhi.n	427e <quorem+0x106>
    427a:	612f      	str	r7, [r5, #16]
    427c:	e004      	b.n	4288 <quorem+0x110>
    427e:	681e      	ldr	r6, [r3, #0]
    4280:	2e00      	cmp	r6, #0
    4282:	d1fa      	bne.n	427a <quorem+0x102>
    4284:	3f01      	subs	r7, #1
    4286:	e7f4      	b.n	4272 <quorem+0xfa>
    4288:	9e02      	ldr	r6, [sp, #8]
    428a:	1c30      	adds	r0, r6, #0
    428c:	b009      	add	sp, #36	; 0x24
    428e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004290 <_dtoa_r>:
    4290:	b5f0      	push	{r4, r5, r6, r7, lr}
    4292:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4294:	b09b      	sub	sp, #108	; 0x6c
    4296:	9007      	str	r0, [sp, #28]
    4298:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    429a:	9204      	str	r2, [sp, #16]
    429c:	9305      	str	r3, [sp, #20]
    429e:	2c00      	cmp	r4, #0
    42a0:	d108      	bne.n	42b4 <_dtoa_r+0x24>
    42a2:	2010      	movs	r0, #16
    42a4:	f000 fdd4 	bl	4e50 <malloc>
    42a8:	9907      	ldr	r1, [sp, #28]
    42aa:	6248      	str	r0, [r1, #36]	; 0x24
    42ac:	6044      	str	r4, [r0, #4]
    42ae:	6084      	str	r4, [r0, #8]
    42b0:	6004      	str	r4, [r0, #0]
    42b2:	60c4      	str	r4, [r0, #12]
    42b4:	9c07      	ldr	r4, [sp, #28]
    42b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42b8:	6819      	ldr	r1, [r3, #0]
    42ba:	2900      	cmp	r1, #0
    42bc:	d00a      	beq.n	42d4 <_dtoa_r+0x44>
    42be:	685b      	ldr	r3, [r3, #4]
    42c0:	2201      	movs	r2, #1
    42c2:	409a      	lsls	r2, r3
    42c4:	604b      	str	r3, [r1, #4]
    42c6:	608a      	str	r2, [r1, #8]
    42c8:	1c20      	adds	r0, r4, #0
    42ca:	f000 fe03 	bl	4ed4 <_Bfree>
    42ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42d0:	2200      	movs	r2, #0
    42d2:	601a      	str	r2, [r3, #0]
    42d4:	9805      	ldr	r0, [sp, #20]
    42d6:	2800      	cmp	r0, #0
    42d8:	da05      	bge.n	42e6 <_dtoa_r+0x56>
    42da:	2301      	movs	r3, #1
    42dc:	602b      	str	r3, [r5, #0]
    42de:	0043      	lsls	r3, r0, #1
    42e0:	085b      	lsrs	r3, r3, #1
    42e2:	9305      	str	r3, [sp, #20]
    42e4:	e001      	b.n	42ea <_dtoa_r+0x5a>
    42e6:	2300      	movs	r3, #0
    42e8:	602b      	str	r3, [r5, #0]
    42ea:	9e05      	ldr	r6, [sp, #20]
    42ec:	4bbe      	ldr	r3, [pc, #760]	; (45e8 <_dtoa_r+0x358>)
    42ee:	1c32      	adds	r2, r6, #0
    42f0:	401a      	ands	r2, r3
    42f2:	429a      	cmp	r2, r3
    42f4:	d118      	bne.n	4328 <_dtoa_r+0x98>
    42f6:	4bbd      	ldr	r3, [pc, #756]	; (45ec <_dtoa_r+0x35c>)
    42f8:	9c22      	ldr	r4, [sp, #136]	; 0x88
    42fa:	9d04      	ldr	r5, [sp, #16]
    42fc:	6023      	str	r3, [r4, #0]
    42fe:	2d00      	cmp	r5, #0
    4300:	d101      	bne.n	4306 <_dtoa_r+0x76>
    4302:	0336      	lsls	r6, r6, #12
    4304:	d001      	beq.n	430a <_dtoa_r+0x7a>
    4306:	48ba      	ldr	r0, [pc, #744]	; (45f0 <_dtoa_r+0x360>)
    4308:	e000      	b.n	430c <_dtoa_r+0x7c>
    430a:	48ba      	ldr	r0, [pc, #744]	; (45f4 <_dtoa_r+0x364>)
    430c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    430e:	2c00      	cmp	r4, #0
    4310:	d101      	bne.n	4316 <_dtoa_r+0x86>
    4312:	f000 fd93 	bl	4e3c <_dtoa_r+0xbac>
    4316:	78c2      	ldrb	r2, [r0, #3]
    4318:	1cc3      	adds	r3, r0, #3
    431a:	2a00      	cmp	r2, #0
    431c:	d000      	beq.n	4320 <_dtoa_r+0x90>
    431e:	3305      	adds	r3, #5
    4320:	9d24      	ldr	r5, [sp, #144]	; 0x90
    4322:	602b      	str	r3, [r5, #0]
    4324:	f000 fd8a 	bl	4e3c <_dtoa_r+0xbac>
    4328:	9c04      	ldr	r4, [sp, #16]
    432a:	9d05      	ldr	r5, [sp, #20]
    432c:	4ba5      	ldr	r3, [pc, #660]	; (45c4 <_dtoa_r+0x334>)
    432e:	4aa4      	ldr	r2, [pc, #656]	; (45c0 <_dtoa_r+0x330>)
    4330:	1c20      	adds	r0, r4, #0
    4332:	1c29      	adds	r1, r5, #0
    4334:	f001 f9c2 	bl	56bc <__aeabi_dcmpeq>
    4338:	1e07      	subs	r7, r0, #0
    433a:	d00c      	beq.n	4356 <_dtoa_r+0xc6>
    433c:	9c22      	ldr	r4, [sp, #136]	; 0x88
    433e:	9d24      	ldr	r5, [sp, #144]	; 0x90
    4340:	2301      	movs	r3, #1
    4342:	6023      	str	r3, [r4, #0]
    4344:	2d00      	cmp	r5, #0
    4346:	d101      	bne.n	434c <_dtoa_r+0xbc>
    4348:	f000 fd75 	bl	4e36 <_dtoa_r+0xba6>
    434c:	48aa      	ldr	r0, [pc, #680]	; (45f8 <_dtoa_r+0x368>)
    434e:	6028      	str	r0, [r5, #0]
    4350:	3801      	subs	r0, #1
    4352:	f000 fd73 	bl	4e3c <_dtoa_r+0xbac>
    4356:	ab19      	add	r3, sp, #100	; 0x64
    4358:	9300      	str	r3, [sp, #0]
    435a:	ab18      	add	r3, sp, #96	; 0x60
    435c:	9301      	str	r3, [sp, #4]
    435e:	9807      	ldr	r0, [sp, #28]
    4360:	1c2b      	adds	r3, r5, #0
    4362:	1c22      	adds	r2, r4, #0
    4364:	f001 f814 	bl	5390 <__d2b>
    4368:	0073      	lsls	r3, r6, #1
    436a:	900a      	str	r0, [sp, #40]	; 0x28
    436c:	0d5b      	lsrs	r3, r3, #21
    436e:	d009      	beq.n	4384 <_dtoa_r+0xf4>
    4370:	1c20      	adds	r0, r4, #0
    4372:	4ca2      	ldr	r4, [pc, #648]	; (45fc <_dtoa_r+0x36c>)
    4374:	032a      	lsls	r2, r5, #12
    4376:	0b12      	lsrs	r2, r2, #12
    4378:	1c21      	adds	r1, r4, #0
    437a:	4311      	orrs	r1, r2
    437c:	4aa0      	ldr	r2, [pc, #640]	; (4600 <_dtoa_r+0x370>)
    437e:	9716      	str	r7, [sp, #88]	; 0x58
    4380:	189e      	adds	r6, r3, r2
    4382:	e01b      	b.n	43bc <_dtoa_r+0x12c>
    4384:	9b18      	ldr	r3, [sp, #96]	; 0x60
    4386:	9c19      	ldr	r4, [sp, #100]	; 0x64
    4388:	191d      	adds	r5, r3, r4
    438a:	4b9e      	ldr	r3, [pc, #632]	; (4604 <_dtoa_r+0x374>)
    438c:	429d      	cmp	r5, r3
    438e:	db09      	blt.n	43a4 <_dtoa_r+0x114>
    4390:	499d      	ldr	r1, [pc, #628]	; (4608 <_dtoa_r+0x378>)
    4392:	9a04      	ldr	r2, [sp, #16]
    4394:	4b9d      	ldr	r3, [pc, #628]	; (460c <_dtoa_r+0x37c>)
    4396:	1868      	adds	r0, r5, r1
    4398:	40c2      	lsrs	r2, r0
    439a:	1b5b      	subs	r3, r3, r5
    439c:	1c10      	adds	r0, r2, #0
    439e:	409e      	lsls	r6, r3
    43a0:	4330      	orrs	r0, r6
    43a2:	e004      	b.n	43ae <_dtoa_r+0x11e>
    43a4:	489a      	ldr	r0, [pc, #616]	; (4610 <_dtoa_r+0x380>)
    43a6:	9b04      	ldr	r3, [sp, #16]
    43a8:	1b40      	subs	r0, r0, r5
    43aa:	4083      	lsls	r3, r0
    43ac:	1c18      	adds	r0, r3, #0
    43ae:	f003 fe83 	bl	80b8 <__aeabi_ui2d>
    43b2:	4c98      	ldr	r4, [pc, #608]	; (4614 <_dtoa_r+0x384>)
    43b4:	1e6e      	subs	r6, r5, #1
    43b6:	2501      	movs	r5, #1
    43b8:	1909      	adds	r1, r1, r4
    43ba:	9516      	str	r5, [sp, #88]	; 0x58
    43bc:	4a82      	ldr	r2, [pc, #520]	; (45c8 <_dtoa_r+0x338>)
    43be:	4b83      	ldr	r3, [pc, #524]	; (45cc <_dtoa_r+0x33c>)
    43c0:	f003 fad4 	bl	796c <__aeabi_dsub>
    43c4:	4a82      	ldr	r2, [pc, #520]	; (45d0 <_dtoa_r+0x340>)
    43c6:	4b83      	ldr	r3, [pc, #524]	; (45d4 <_dtoa_r+0x344>)
    43c8:	f003 f840 	bl	744c <__aeabi_dmul>
    43cc:	4a82      	ldr	r2, [pc, #520]	; (45d8 <_dtoa_r+0x348>)
    43ce:	4b83      	ldr	r3, [pc, #524]	; (45dc <_dtoa_r+0x34c>)
    43d0:	f002 f8b0 	bl	6534 <__aeabi_dadd>
    43d4:	1c04      	adds	r4, r0, #0
    43d6:	1c30      	adds	r0, r6, #0
    43d8:	1c0d      	adds	r5, r1, #0
    43da:	f003 fe2f 	bl	803c <__aeabi_i2d>
    43de:	4a80      	ldr	r2, [pc, #512]	; (45e0 <_dtoa_r+0x350>)
    43e0:	4b80      	ldr	r3, [pc, #512]	; (45e4 <_dtoa_r+0x354>)
    43e2:	f003 f833 	bl	744c <__aeabi_dmul>
    43e6:	1c02      	adds	r2, r0, #0
    43e8:	1c0b      	adds	r3, r1, #0
    43ea:	1c20      	adds	r0, r4, #0
    43ec:	1c29      	adds	r1, r5, #0
    43ee:	f002 f8a1 	bl	6534 <__aeabi_dadd>
    43f2:	1c04      	adds	r4, r0, #0
    43f4:	1c0d      	adds	r5, r1, #0
    43f6:	f003 fded 	bl	7fd4 <__aeabi_d2iz>
    43fa:	4b72      	ldr	r3, [pc, #456]	; (45c4 <_dtoa_r+0x334>)
    43fc:	4a70      	ldr	r2, [pc, #448]	; (45c0 <_dtoa_r+0x330>)
    43fe:	9006      	str	r0, [sp, #24]
    4400:	1c29      	adds	r1, r5, #0
    4402:	1c20      	adds	r0, r4, #0
    4404:	f001 f960 	bl	56c8 <__aeabi_dcmplt>
    4408:	2800      	cmp	r0, #0
    440a:	d00d      	beq.n	4428 <_dtoa_r+0x198>
    440c:	9806      	ldr	r0, [sp, #24]
    440e:	f003 fe15 	bl	803c <__aeabi_i2d>
    4412:	1c0b      	adds	r3, r1, #0
    4414:	1c02      	adds	r2, r0, #0
    4416:	1c29      	adds	r1, r5, #0
    4418:	1c20      	adds	r0, r4, #0
    441a:	f001 f94f 	bl	56bc <__aeabi_dcmpeq>
    441e:	9c06      	ldr	r4, [sp, #24]
    4420:	4243      	negs	r3, r0
    4422:	4143      	adcs	r3, r0
    4424:	1ae4      	subs	r4, r4, r3
    4426:	9406      	str	r4, [sp, #24]
    4428:	9c06      	ldr	r4, [sp, #24]
    442a:	2501      	movs	r5, #1
    442c:	9513      	str	r5, [sp, #76]	; 0x4c
    442e:	2c16      	cmp	r4, #22
    4430:	d810      	bhi.n	4454 <_dtoa_r+0x1c4>
    4432:	4a79      	ldr	r2, [pc, #484]	; (4618 <_dtoa_r+0x388>)
    4434:	00e3      	lsls	r3, r4, #3
    4436:	18d3      	adds	r3, r2, r3
    4438:	6818      	ldr	r0, [r3, #0]
    443a:	6859      	ldr	r1, [r3, #4]
    443c:	9a04      	ldr	r2, [sp, #16]
    443e:	9b05      	ldr	r3, [sp, #20]
    4440:	f001 f956 	bl	56f0 <__aeabi_dcmpgt>
    4444:	2800      	cmp	r0, #0
    4446:	d004      	beq.n	4452 <_dtoa_r+0x1c2>
    4448:	3c01      	subs	r4, #1
    444a:	2500      	movs	r5, #0
    444c:	9406      	str	r4, [sp, #24]
    444e:	9513      	str	r5, [sp, #76]	; 0x4c
    4450:	e000      	b.n	4454 <_dtoa_r+0x1c4>
    4452:	9013      	str	r0, [sp, #76]	; 0x4c
    4454:	9818      	ldr	r0, [sp, #96]	; 0x60
    4456:	2400      	movs	r4, #0
    4458:	1b86      	subs	r6, r0, r6
    445a:	1c35      	adds	r5, r6, #0
    445c:	9402      	str	r4, [sp, #8]
    445e:	3d01      	subs	r5, #1
    4460:	9509      	str	r5, [sp, #36]	; 0x24
    4462:	d504      	bpl.n	446e <_dtoa_r+0x1de>
    4464:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4466:	2500      	movs	r5, #0
    4468:	4264      	negs	r4, r4
    446a:	9402      	str	r4, [sp, #8]
    446c:	9509      	str	r5, [sp, #36]	; 0x24
    446e:	9c06      	ldr	r4, [sp, #24]
    4470:	2c00      	cmp	r4, #0
    4472:	db06      	blt.n	4482 <_dtoa_r+0x1f2>
    4474:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4476:	9412      	str	r4, [sp, #72]	; 0x48
    4478:	192d      	adds	r5, r5, r4
    447a:	2400      	movs	r4, #0
    447c:	9509      	str	r5, [sp, #36]	; 0x24
    447e:	940d      	str	r4, [sp, #52]	; 0x34
    4480:	e007      	b.n	4492 <_dtoa_r+0x202>
    4482:	9c06      	ldr	r4, [sp, #24]
    4484:	9d02      	ldr	r5, [sp, #8]
    4486:	1b2d      	subs	r5, r5, r4
    4488:	9502      	str	r5, [sp, #8]
    448a:	4265      	negs	r5, r4
    448c:	2400      	movs	r4, #0
    448e:	950d      	str	r5, [sp, #52]	; 0x34
    4490:	9412      	str	r4, [sp, #72]	; 0x48
    4492:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4494:	2401      	movs	r4, #1
    4496:	2d09      	cmp	r5, #9
    4498:	d824      	bhi.n	44e4 <_dtoa_r+0x254>
    449a:	2d05      	cmp	r5, #5
    449c:	dd02      	ble.n	44a4 <_dtoa_r+0x214>
    449e:	3d04      	subs	r5, #4
    44a0:	9520      	str	r5, [sp, #128]	; 0x80
    44a2:	2400      	movs	r4, #0
    44a4:	9820      	ldr	r0, [sp, #128]	; 0x80
    44a6:	3802      	subs	r0, #2
    44a8:	2803      	cmp	r0, #3
    44aa:	d823      	bhi.n	44f4 <_dtoa_r+0x264>
    44ac:	f001 f83c 	bl	5528 <__gnu_thumb1_case_uqi>
    44b0:	04020e06 	.word	0x04020e06
    44b4:	2501      	movs	r5, #1
    44b6:	e002      	b.n	44be <_dtoa_r+0x22e>
    44b8:	2501      	movs	r5, #1
    44ba:	e008      	b.n	44ce <_dtoa_r+0x23e>
    44bc:	2500      	movs	r5, #0
    44be:	9510      	str	r5, [sp, #64]	; 0x40
    44c0:	9d21      	ldr	r5, [sp, #132]	; 0x84
    44c2:	2d00      	cmp	r5, #0
    44c4:	dd1f      	ble.n	4506 <_dtoa_r+0x276>
    44c6:	950c      	str	r5, [sp, #48]	; 0x30
    44c8:	9508      	str	r5, [sp, #32]
    44ca:	e009      	b.n	44e0 <_dtoa_r+0x250>
    44cc:	2500      	movs	r5, #0
    44ce:	9510      	str	r5, [sp, #64]	; 0x40
    44d0:	9806      	ldr	r0, [sp, #24]
    44d2:	9d21      	ldr	r5, [sp, #132]	; 0x84
    44d4:	182d      	adds	r5, r5, r0
    44d6:	950c      	str	r5, [sp, #48]	; 0x30
    44d8:	3501      	adds	r5, #1
    44da:	9508      	str	r5, [sp, #32]
    44dc:	2d00      	cmp	r5, #0
    44de:	dd18      	ble.n	4512 <_dtoa_r+0x282>
    44e0:	1c2b      	adds	r3, r5, #0
    44e2:	e017      	b.n	4514 <_dtoa_r+0x284>
    44e4:	4263      	negs	r3, r4
    44e6:	2500      	movs	r5, #0
    44e8:	930c      	str	r3, [sp, #48]	; 0x30
    44ea:	9308      	str	r3, [sp, #32]
    44ec:	9520      	str	r5, [sp, #128]	; 0x80
    44ee:	9410      	str	r4, [sp, #64]	; 0x40
    44f0:	2312      	movs	r3, #18
    44f2:	e006      	b.n	4502 <_dtoa_r+0x272>
    44f4:	2501      	movs	r5, #1
    44f6:	426b      	negs	r3, r5
    44f8:	9510      	str	r5, [sp, #64]	; 0x40
    44fa:	930c      	str	r3, [sp, #48]	; 0x30
    44fc:	9308      	str	r3, [sp, #32]
    44fe:	2500      	movs	r5, #0
    4500:	2312      	movs	r3, #18
    4502:	9521      	str	r5, [sp, #132]	; 0x84
    4504:	e006      	b.n	4514 <_dtoa_r+0x284>
    4506:	2501      	movs	r5, #1
    4508:	950c      	str	r5, [sp, #48]	; 0x30
    450a:	9508      	str	r5, [sp, #32]
    450c:	1c2b      	adds	r3, r5, #0
    450e:	9521      	str	r5, [sp, #132]	; 0x84
    4510:	e000      	b.n	4514 <_dtoa_r+0x284>
    4512:	2301      	movs	r3, #1
    4514:	9807      	ldr	r0, [sp, #28]
    4516:	2200      	movs	r2, #0
    4518:	6a45      	ldr	r5, [r0, #36]	; 0x24
    451a:	606a      	str	r2, [r5, #4]
    451c:	2204      	movs	r2, #4
    451e:	1c10      	adds	r0, r2, #0
    4520:	3014      	adds	r0, #20
    4522:	6869      	ldr	r1, [r5, #4]
    4524:	4298      	cmp	r0, r3
    4526:	d803      	bhi.n	4530 <_dtoa_r+0x2a0>
    4528:	3101      	adds	r1, #1
    452a:	6069      	str	r1, [r5, #4]
    452c:	0052      	lsls	r2, r2, #1
    452e:	e7f6      	b.n	451e <_dtoa_r+0x28e>
    4530:	9807      	ldr	r0, [sp, #28]
    4532:	f000 fc97 	bl	4e64 <_Balloc>
    4536:	6028      	str	r0, [r5, #0]
    4538:	9d07      	ldr	r5, [sp, #28]
    453a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    453c:	9d08      	ldr	r5, [sp, #32]
    453e:	681b      	ldr	r3, [r3, #0]
    4540:	930b      	str	r3, [sp, #44]	; 0x2c
    4542:	2d0e      	cmp	r5, #14
    4544:	d900      	bls.n	4548 <_dtoa_r+0x2b8>
    4546:	e187      	b.n	4858 <_dtoa_r+0x5c8>
    4548:	2c00      	cmp	r4, #0
    454a:	d100      	bne.n	454e <_dtoa_r+0x2be>
    454c:	e184      	b.n	4858 <_dtoa_r+0x5c8>
    454e:	9c04      	ldr	r4, [sp, #16]
    4550:	9d05      	ldr	r5, [sp, #20]
    4552:	9414      	str	r4, [sp, #80]	; 0x50
    4554:	9515      	str	r5, [sp, #84]	; 0x54
    4556:	9d06      	ldr	r5, [sp, #24]
    4558:	2d00      	cmp	r5, #0
    455a:	dd61      	ble.n	4620 <_dtoa_r+0x390>
    455c:	1c2a      	adds	r2, r5, #0
    455e:	230f      	movs	r3, #15
    4560:	401a      	ands	r2, r3
    4562:	492d      	ldr	r1, [pc, #180]	; (4618 <_dtoa_r+0x388>)
    4564:	00d2      	lsls	r2, r2, #3
    4566:	188a      	adds	r2, r1, r2
    4568:	6814      	ldr	r4, [r2, #0]
    456a:	6855      	ldr	r5, [r2, #4]
    456c:	940e      	str	r4, [sp, #56]	; 0x38
    456e:	950f      	str	r5, [sp, #60]	; 0x3c
    4570:	9d06      	ldr	r5, [sp, #24]
    4572:	4c2a      	ldr	r4, [pc, #168]	; (461c <_dtoa_r+0x38c>)
    4574:	112f      	asrs	r7, r5, #4
    4576:	2502      	movs	r5, #2
    4578:	06f8      	lsls	r0, r7, #27
    457a:	d517      	bpl.n	45ac <_dtoa_r+0x31c>
    457c:	401f      	ands	r7, r3
    457e:	9814      	ldr	r0, [sp, #80]	; 0x50
    4580:	9915      	ldr	r1, [sp, #84]	; 0x54
    4582:	6a22      	ldr	r2, [r4, #32]
    4584:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4586:	f002 faf7 	bl	6b78 <__aeabi_ddiv>
    458a:	2503      	movs	r5, #3
    458c:	9004      	str	r0, [sp, #16]
    458e:	9105      	str	r1, [sp, #20]
    4590:	e00c      	b.n	45ac <_dtoa_r+0x31c>
    4592:	07f9      	lsls	r1, r7, #31
    4594:	d508      	bpl.n	45a8 <_dtoa_r+0x318>
    4596:	980e      	ldr	r0, [sp, #56]	; 0x38
    4598:	990f      	ldr	r1, [sp, #60]	; 0x3c
    459a:	6822      	ldr	r2, [r4, #0]
    459c:	6863      	ldr	r3, [r4, #4]
    459e:	f002 ff55 	bl	744c <__aeabi_dmul>
    45a2:	900e      	str	r0, [sp, #56]	; 0x38
    45a4:	910f      	str	r1, [sp, #60]	; 0x3c
    45a6:	3501      	adds	r5, #1
    45a8:	107f      	asrs	r7, r7, #1
    45aa:	3408      	adds	r4, #8
    45ac:	2f00      	cmp	r7, #0
    45ae:	d1f0      	bne.n	4592 <_dtoa_r+0x302>
    45b0:	9804      	ldr	r0, [sp, #16]
    45b2:	9905      	ldr	r1, [sp, #20]
    45b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    45b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    45b8:	f002 fade 	bl	6b78 <__aeabi_ddiv>
    45bc:	e04e      	b.n	465c <_dtoa_r+0x3cc>
    45be:	46c0      	nop			; (mov r8, r8)
	...
    45cc:	3ff80000 	.word	0x3ff80000
    45d0:	636f4361 	.word	0x636f4361
    45d4:	3fd287a7 	.word	0x3fd287a7
    45d8:	8b60c8b3 	.word	0x8b60c8b3
    45dc:	3fc68a28 	.word	0x3fc68a28
    45e0:	509f79fb 	.word	0x509f79fb
    45e4:	3fd34413 	.word	0x3fd34413
    45e8:	7ff00000 	.word	0x7ff00000
    45ec:	0000270f 	.word	0x0000270f
    45f0:	00008665 	.word	0x00008665
    45f4:	0000865c 	.word	0x0000865c
    45f8:	0000865b 	.word	0x0000865b
    45fc:	3ff00000 	.word	0x3ff00000
    4600:	fffffc01 	.word	0xfffffc01
    4604:	fffffbef 	.word	0xfffffbef
    4608:	00000412 	.word	0x00000412
    460c:	fffffc0e 	.word	0xfffffc0e
    4610:	fffffbee 	.word	0xfffffbee
    4614:	fe100000 	.word	0xfe100000
    4618:	000086d8 	.word	0x000086d8
    461c:	000087a0 	.word	0x000087a0
    4620:	9c06      	ldr	r4, [sp, #24]
    4622:	2502      	movs	r5, #2
    4624:	4267      	negs	r7, r4
    4626:	2f00      	cmp	r7, #0
    4628:	d01a      	beq.n	4660 <_dtoa_r+0x3d0>
    462a:	230f      	movs	r3, #15
    462c:	403b      	ands	r3, r7
    462e:	4acc      	ldr	r2, [pc, #816]	; (4960 <_dtoa_r+0x6d0>)
    4630:	00db      	lsls	r3, r3, #3
    4632:	18d3      	adds	r3, r2, r3
    4634:	9814      	ldr	r0, [sp, #80]	; 0x50
    4636:	9915      	ldr	r1, [sp, #84]	; 0x54
    4638:	681a      	ldr	r2, [r3, #0]
    463a:	685b      	ldr	r3, [r3, #4]
    463c:	f002 ff06 	bl	744c <__aeabi_dmul>
    4640:	4ec8      	ldr	r6, [pc, #800]	; (4964 <_dtoa_r+0x6d4>)
    4642:	113f      	asrs	r7, r7, #4
    4644:	2f00      	cmp	r7, #0
    4646:	d009      	beq.n	465c <_dtoa_r+0x3cc>
    4648:	07fa      	lsls	r2, r7, #31
    464a:	d504      	bpl.n	4656 <_dtoa_r+0x3c6>
    464c:	6832      	ldr	r2, [r6, #0]
    464e:	6873      	ldr	r3, [r6, #4]
    4650:	3501      	adds	r5, #1
    4652:	f002 fefb 	bl	744c <__aeabi_dmul>
    4656:	107f      	asrs	r7, r7, #1
    4658:	3608      	adds	r6, #8
    465a:	e7f3      	b.n	4644 <_dtoa_r+0x3b4>
    465c:	9004      	str	r0, [sp, #16]
    465e:	9105      	str	r1, [sp, #20]
    4660:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    4662:	2c00      	cmp	r4, #0
    4664:	d01e      	beq.n	46a4 <_dtoa_r+0x414>
    4666:	9e04      	ldr	r6, [sp, #16]
    4668:	9f05      	ldr	r7, [sp, #20]
    466a:	4bb4      	ldr	r3, [pc, #720]	; (493c <_dtoa_r+0x6ac>)
    466c:	4ab2      	ldr	r2, [pc, #712]	; (4938 <_dtoa_r+0x6a8>)
    466e:	1c30      	adds	r0, r6, #0
    4670:	1c39      	adds	r1, r7, #0
    4672:	f001 f829 	bl	56c8 <__aeabi_dcmplt>
    4676:	2800      	cmp	r0, #0
    4678:	d014      	beq.n	46a4 <_dtoa_r+0x414>
    467a:	9c08      	ldr	r4, [sp, #32]
    467c:	2c00      	cmp	r4, #0
    467e:	d011      	beq.n	46a4 <_dtoa_r+0x414>
    4680:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4682:	2c00      	cmp	r4, #0
    4684:	dc00      	bgt.n	4688 <_dtoa_r+0x3f8>
    4686:	e0e3      	b.n	4850 <_dtoa_r+0x5c0>
    4688:	9c06      	ldr	r4, [sp, #24]
    468a:	1c30      	adds	r0, r6, #0
    468c:	3c01      	subs	r4, #1
    468e:	1c39      	adds	r1, r7, #0
    4690:	4aab      	ldr	r2, [pc, #684]	; (4940 <_dtoa_r+0x6b0>)
    4692:	4bac      	ldr	r3, [pc, #688]	; (4944 <_dtoa_r+0x6b4>)
    4694:	9411      	str	r4, [sp, #68]	; 0x44
    4696:	f002 fed9 	bl	744c <__aeabi_dmul>
    469a:	3501      	adds	r5, #1
    469c:	9004      	str	r0, [sp, #16]
    469e:	9105      	str	r1, [sp, #20]
    46a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    46a2:	e002      	b.n	46aa <_dtoa_r+0x41a>
    46a4:	9c06      	ldr	r4, [sp, #24]
    46a6:	9411      	str	r4, [sp, #68]	; 0x44
    46a8:	9c08      	ldr	r4, [sp, #32]
    46aa:	1c28      	adds	r0, r5, #0
    46ac:	9e04      	ldr	r6, [sp, #16]
    46ae:	9f05      	ldr	r7, [sp, #20]
    46b0:	940e      	str	r4, [sp, #56]	; 0x38
    46b2:	f003 fcc3 	bl	803c <__aeabi_i2d>
    46b6:	1c32      	adds	r2, r6, #0
    46b8:	1c3b      	adds	r3, r7, #0
    46ba:	f002 fec7 	bl	744c <__aeabi_dmul>
    46be:	4aa2      	ldr	r2, [pc, #648]	; (4948 <_dtoa_r+0x6b8>)
    46c0:	4ba2      	ldr	r3, [pc, #648]	; (494c <_dtoa_r+0x6bc>)
    46c2:	f001 ff37 	bl	6534 <__aeabi_dadd>
    46c6:	1c04      	adds	r4, r0, #0
    46c8:	48a7      	ldr	r0, [pc, #668]	; (4968 <_dtoa_r+0x6d8>)
    46ca:	1808      	adds	r0, r1, r0
    46cc:	990e      	ldr	r1, [sp, #56]	; 0x38
    46ce:	9004      	str	r0, [sp, #16]
    46d0:	1c05      	adds	r5, r0, #0
    46d2:	2900      	cmp	r1, #0
    46d4:	d11b      	bne.n	470e <_dtoa_r+0x47e>
    46d6:	4a9e      	ldr	r2, [pc, #632]	; (4950 <_dtoa_r+0x6c0>)
    46d8:	4b9e      	ldr	r3, [pc, #632]	; (4954 <_dtoa_r+0x6c4>)
    46da:	1c30      	adds	r0, r6, #0
    46dc:	1c39      	adds	r1, r7, #0
    46de:	f003 f945 	bl	796c <__aeabi_dsub>
    46e2:	1c22      	adds	r2, r4, #0
    46e4:	9b04      	ldr	r3, [sp, #16]
    46e6:	1c06      	adds	r6, r0, #0
    46e8:	1c0f      	adds	r7, r1, #0
    46ea:	f001 f801 	bl	56f0 <__aeabi_dcmpgt>
    46ee:	2800      	cmp	r0, #0
    46f0:	d000      	beq.n	46f4 <_dtoa_r+0x464>
    46f2:	e25c      	b.n	4bae <_dtoa_r+0x91e>
    46f4:	1c22      	adds	r2, r4, #0
    46f6:	2580      	movs	r5, #128	; 0x80
    46f8:	9c04      	ldr	r4, [sp, #16]
    46fa:	062d      	lsls	r5, r5, #24
    46fc:	1c30      	adds	r0, r6, #0
    46fe:	1c39      	adds	r1, r7, #0
    4700:	1963      	adds	r3, r4, r5
    4702:	f000 ffe1 	bl	56c8 <__aeabi_dcmplt>
    4706:	2800      	cmp	r0, #0
    4708:	d000      	beq.n	470c <_dtoa_r+0x47c>
    470a:	e247      	b.n	4b9c <_dtoa_r+0x90c>
    470c:	e0a0      	b.n	4850 <_dtoa_r+0x5c0>
    470e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4710:	4b93      	ldr	r3, [pc, #588]	; (4960 <_dtoa_r+0x6d0>)
    4712:	3a01      	subs	r2, #1
    4714:	9810      	ldr	r0, [sp, #64]	; 0x40
    4716:	00d2      	lsls	r2, r2, #3
    4718:	189b      	adds	r3, r3, r2
    471a:	2800      	cmp	r0, #0
    471c:	d049      	beq.n	47b2 <_dtoa_r+0x522>
    471e:	681a      	ldr	r2, [r3, #0]
    4720:	685b      	ldr	r3, [r3, #4]
    4722:	488d      	ldr	r0, [pc, #564]	; (4958 <_dtoa_r+0x6c8>)
    4724:	498d      	ldr	r1, [pc, #564]	; (495c <_dtoa_r+0x6cc>)
    4726:	f002 fa27 	bl	6b78 <__aeabi_ddiv>
    472a:	1c2b      	adds	r3, r5, #0
    472c:	1c22      	adds	r2, r4, #0
    472e:	f003 f91d 	bl	796c <__aeabi_dsub>
    4732:	9004      	str	r0, [sp, #16]
    4734:	9105      	str	r1, [sp, #20]
    4736:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4738:	1c39      	adds	r1, r7, #0
    473a:	1c30      	adds	r0, r6, #0
    473c:	f003 fc4a 	bl	7fd4 <__aeabi_d2iz>
    4740:	1c04      	adds	r4, r0, #0
    4742:	f003 fc7b 	bl	803c <__aeabi_i2d>
    4746:	1c02      	adds	r2, r0, #0
    4748:	1c0b      	adds	r3, r1, #0
    474a:	1c30      	adds	r0, r6, #0
    474c:	1c39      	adds	r1, r7, #0
    474e:	f003 f90d 	bl	796c <__aeabi_dsub>
    4752:	3501      	adds	r5, #1
    4754:	1e6b      	subs	r3, r5, #1
    4756:	3430      	adds	r4, #48	; 0x30
    4758:	701c      	strb	r4, [r3, #0]
    475a:	9a04      	ldr	r2, [sp, #16]
    475c:	9b05      	ldr	r3, [sp, #20]
    475e:	1c06      	adds	r6, r0, #0
    4760:	1c0f      	adds	r7, r1, #0
    4762:	f000 ffb1 	bl	56c8 <__aeabi_dcmplt>
    4766:	2800      	cmp	r0, #0
    4768:	d000      	beq.n	476c <_dtoa_r+0x4dc>
    476a:	e353      	b.n	4e14 <_dtoa_r+0xb84>
    476c:	1c32      	adds	r2, r6, #0
    476e:	1c3b      	adds	r3, r7, #0
    4770:	4972      	ldr	r1, [pc, #456]	; (493c <_dtoa_r+0x6ac>)
    4772:	4871      	ldr	r0, [pc, #452]	; (4938 <_dtoa_r+0x6a8>)
    4774:	f003 f8fa 	bl	796c <__aeabi_dsub>
    4778:	9a04      	ldr	r2, [sp, #16]
    477a:	9b05      	ldr	r3, [sp, #20]
    477c:	f000 ffa4 	bl	56c8 <__aeabi_dcmplt>
    4780:	2800      	cmp	r0, #0
    4782:	d000      	beq.n	4786 <_dtoa_r+0x4f6>
    4784:	e0cb      	b.n	491e <_dtoa_r+0x68e>
    4786:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4788:	1b2b      	subs	r3, r5, r4
    478a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    478c:	42a3      	cmp	r3, r4
    478e:	da5f      	bge.n	4850 <_dtoa_r+0x5c0>
    4790:	9804      	ldr	r0, [sp, #16]
    4792:	9905      	ldr	r1, [sp, #20]
    4794:	4a6a      	ldr	r2, [pc, #424]	; (4940 <_dtoa_r+0x6b0>)
    4796:	4b6b      	ldr	r3, [pc, #428]	; (4944 <_dtoa_r+0x6b4>)
    4798:	f002 fe58 	bl	744c <__aeabi_dmul>
    479c:	4a68      	ldr	r2, [pc, #416]	; (4940 <_dtoa_r+0x6b0>)
    479e:	4b69      	ldr	r3, [pc, #420]	; (4944 <_dtoa_r+0x6b4>)
    47a0:	9004      	str	r0, [sp, #16]
    47a2:	9105      	str	r1, [sp, #20]
    47a4:	1c30      	adds	r0, r6, #0
    47a6:	1c39      	adds	r1, r7, #0
    47a8:	f002 fe50 	bl	744c <__aeabi_dmul>
    47ac:	1c06      	adds	r6, r0, #0
    47ae:	1c0f      	adds	r7, r1, #0
    47b0:	e7c2      	b.n	4738 <_dtoa_r+0x4a8>
    47b2:	6818      	ldr	r0, [r3, #0]
    47b4:	6859      	ldr	r1, [r3, #4]
    47b6:	1c22      	adds	r2, r4, #0
    47b8:	1c2b      	adds	r3, r5, #0
    47ba:	f002 fe47 	bl	744c <__aeabi_dmul>
    47be:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    47c0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    47c2:	9004      	str	r0, [sp, #16]
    47c4:	9105      	str	r1, [sp, #20]
    47c6:	1965      	adds	r5, r4, r5
    47c8:	9517      	str	r5, [sp, #92]	; 0x5c
    47ca:	1c39      	adds	r1, r7, #0
    47cc:	1c30      	adds	r0, r6, #0
    47ce:	f003 fc01 	bl	7fd4 <__aeabi_d2iz>
    47d2:	1c05      	adds	r5, r0, #0
    47d4:	f003 fc32 	bl	803c <__aeabi_i2d>
    47d8:	1c02      	adds	r2, r0, #0
    47da:	1c0b      	adds	r3, r1, #0
    47dc:	1c30      	adds	r0, r6, #0
    47de:	1c39      	adds	r1, r7, #0
    47e0:	f003 f8c4 	bl	796c <__aeabi_dsub>
    47e4:	3530      	adds	r5, #48	; 0x30
    47e6:	7025      	strb	r5, [r4, #0]
    47e8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    47ea:	3401      	adds	r4, #1
    47ec:	1c06      	adds	r6, r0, #0
    47ee:	1c0f      	adds	r7, r1, #0
    47f0:	42ac      	cmp	r4, r5
    47f2:	d126      	bne.n	4842 <_dtoa_r+0x5b2>
    47f4:	980e      	ldr	r0, [sp, #56]	; 0x38
    47f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    47f8:	4a57      	ldr	r2, [pc, #348]	; (4958 <_dtoa_r+0x6c8>)
    47fa:	4b58      	ldr	r3, [pc, #352]	; (495c <_dtoa_r+0x6cc>)
    47fc:	1825      	adds	r5, r4, r0
    47fe:	9804      	ldr	r0, [sp, #16]
    4800:	9905      	ldr	r1, [sp, #20]
    4802:	f001 fe97 	bl	6534 <__aeabi_dadd>
    4806:	1c02      	adds	r2, r0, #0
    4808:	1c0b      	adds	r3, r1, #0
    480a:	1c30      	adds	r0, r6, #0
    480c:	1c39      	adds	r1, r7, #0
    480e:	f000 ff6f 	bl	56f0 <__aeabi_dcmpgt>
    4812:	2800      	cmp	r0, #0
    4814:	d000      	beq.n	4818 <_dtoa_r+0x588>
    4816:	e082      	b.n	491e <_dtoa_r+0x68e>
    4818:	9a04      	ldr	r2, [sp, #16]
    481a:	9b05      	ldr	r3, [sp, #20]
    481c:	484e      	ldr	r0, [pc, #312]	; (4958 <_dtoa_r+0x6c8>)
    481e:	494f      	ldr	r1, [pc, #316]	; (495c <_dtoa_r+0x6cc>)
    4820:	f003 f8a4 	bl	796c <__aeabi_dsub>
    4824:	1c02      	adds	r2, r0, #0
    4826:	1c0b      	adds	r3, r1, #0
    4828:	1c30      	adds	r0, r6, #0
    482a:	1c39      	adds	r1, r7, #0
    482c:	f000 ff4c 	bl	56c8 <__aeabi_dcmplt>
    4830:	2800      	cmp	r0, #0
    4832:	d00d      	beq.n	4850 <_dtoa_r+0x5c0>
    4834:	1e6b      	subs	r3, r5, #1
    4836:	781a      	ldrb	r2, [r3, #0]
    4838:	2a30      	cmp	r2, #48	; 0x30
    483a:	d000      	beq.n	483e <_dtoa_r+0x5ae>
    483c:	e2ea      	b.n	4e14 <_dtoa_r+0xb84>
    483e:	1c1d      	adds	r5, r3, #0
    4840:	e7f8      	b.n	4834 <_dtoa_r+0x5a4>
    4842:	4a3f      	ldr	r2, [pc, #252]	; (4940 <_dtoa_r+0x6b0>)
    4844:	4b3f      	ldr	r3, [pc, #252]	; (4944 <_dtoa_r+0x6b4>)
    4846:	f002 fe01 	bl	744c <__aeabi_dmul>
    484a:	1c06      	adds	r6, r0, #0
    484c:	1c0f      	adds	r7, r1, #0
    484e:	e7bc      	b.n	47ca <_dtoa_r+0x53a>
    4850:	9c14      	ldr	r4, [sp, #80]	; 0x50
    4852:	9d15      	ldr	r5, [sp, #84]	; 0x54
    4854:	9404      	str	r4, [sp, #16]
    4856:	9505      	str	r5, [sp, #20]
    4858:	9b19      	ldr	r3, [sp, #100]	; 0x64
    485a:	2b00      	cmp	r3, #0
    485c:	da00      	bge.n	4860 <_dtoa_r+0x5d0>
    485e:	e09f      	b.n	49a0 <_dtoa_r+0x710>
    4860:	9d06      	ldr	r5, [sp, #24]
    4862:	2d0e      	cmp	r5, #14
    4864:	dd00      	ble.n	4868 <_dtoa_r+0x5d8>
    4866:	e09b      	b.n	49a0 <_dtoa_r+0x710>
    4868:	4a3d      	ldr	r2, [pc, #244]	; (4960 <_dtoa_r+0x6d0>)
    486a:	00eb      	lsls	r3, r5, #3
    486c:	18d3      	adds	r3, r2, r3
    486e:	681c      	ldr	r4, [r3, #0]
    4870:	685d      	ldr	r5, [r3, #4]
    4872:	9402      	str	r4, [sp, #8]
    4874:	9503      	str	r5, [sp, #12]
    4876:	9d21      	ldr	r5, [sp, #132]	; 0x84
    4878:	2d00      	cmp	r5, #0
    487a:	da14      	bge.n	48a6 <_dtoa_r+0x616>
    487c:	9c08      	ldr	r4, [sp, #32]
    487e:	2c00      	cmp	r4, #0
    4880:	dc11      	bgt.n	48a6 <_dtoa_r+0x616>
    4882:	d000      	beq.n	4886 <_dtoa_r+0x5f6>
    4884:	e18c      	b.n	4ba0 <_dtoa_r+0x910>
    4886:	4a32      	ldr	r2, [pc, #200]	; (4950 <_dtoa_r+0x6c0>)
    4888:	4b32      	ldr	r3, [pc, #200]	; (4954 <_dtoa_r+0x6c4>)
    488a:	9802      	ldr	r0, [sp, #8]
    488c:	9903      	ldr	r1, [sp, #12]
    488e:	f002 fddd 	bl	744c <__aeabi_dmul>
    4892:	9a04      	ldr	r2, [sp, #16]
    4894:	9b05      	ldr	r3, [sp, #20]
    4896:	f000 ff35 	bl	5704 <__aeabi_dcmpge>
    489a:	9f08      	ldr	r7, [sp, #32]
    489c:	1c3e      	adds	r6, r7, #0
    489e:	2800      	cmp	r0, #0
    48a0:	d000      	beq.n	48a4 <_dtoa_r+0x614>
    48a2:	e17f      	b.n	4ba4 <_dtoa_r+0x914>
    48a4:	e187      	b.n	4bb6 <_dtoa_r+0x926>
    48a6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    48a8:	9e04      	ldr	r6, [sp, #16]
    48aa:	9f05      	ldr	r7, [sp, #20]
    48ac:	9a02      	ldr	r2, [sp, #8]
    48ae:	9b03      	ldr	r3, [sp, #12]
    48b0:	1c30      	adds	r0, r6, #0
    48b2:	1c39      	adds	r1, r7, #0
    48b4:	f002 f960 	bl	6b78 <__aeabi_ddiv>
    48b8:	f003 fb8c 	bl	7fd4 <__aeabi_d2iz>
    48bc:	1c04      	adds	r4, r0, #0
    48be:	f003 fbbd 	bl	803c <__aeabi_i2d>
    48c2:	9a02      	ldr	r2, [sp, #8]
    48c4:	9b03      	ldr	r3, [sp, #12]
    48c6:	f002 fdc1 	bl	744c <__aeabi_dmul>
    48ca:	1c02      	adds	r2, r0, #0
    48cc:	1c0b      	adds	r3, r1, #0
    48ce:	1c30      	adds	r0, r6, #0
    48d0:	1c39      	adds	r1, r7, #0
    48d2:	f003 f84b 	bl	796c <__aeabi_dsub>
    48d6:	3501      	adds	r5, #1
    48d8:	1c02      	adds	r2, r0, #0
    48da:	1c20      	adds	r0, r4, #0
    48dc:	3030      	adds	r0, #48	; 0x30
    48de:	1c0b      	adds	r3, r1, #0
    48e0:	1e69      	subs	r1, r5, #1
    48e2:	7008      	strb	r0, [r1, #0]
    48e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    48e6:	1a29      	subs	r1, r5, r0
    48e8:	9808      	ldr	r0, [sp, #32]
    48ea:	4281      	cmp	r1, r0
    48ec:	d148      	bne.n	4980 <_dtoa_r+0x6f0>
    48ee:	1c10      	adds	r0, r2, #0
    48f0:	1c19      	adds	r1, r3, #0
    48f2:	f001 fe1f 	bl	6534 <__aeabi_dadd>
    48f6:	9a02      	ldr	r2, [sp, #8]
    48f8:	9b03      	ldr	r3, [sp, #12]
    48fa:	1c06      	adds	r6, r0, #0
    48fc:	1c0f      	adds	r7, r1, #0
    48fe:	f000 fef7 	bl	56f0 <__aeabi_dcmpgt>
    4902:	2800      	cmp	r0, #0
    4904:	d10d      	bne.n	4922 <_dtoa_r+0x692>
    4906:	1c30      	adds	r0, r6, #0
    4908:	1c39      	adds	r1, r7, #0
    490a:	9a02      	ldr	r2, [sp, #8]
    490c:	9b03      	ldr	r3, [sp, #12]
    490e:	f000 fed5 	bl	56bc <__aeabi_dcmpeq>
    4912:	2800      	cmp	r0, #0
    4914:	d100      	bne.n	4918 <_dtoa_r+0x688>
    4916:	e27f      	b.n	4e18 <_dtoa_r+0xb88>
    4918:	07e1      	lsls	r1, r4, #31
    491a:	d402      	bmi.n	4922 <_dtoa_r+0x692>
    491c:	e27c      	b.n	4e18 <_dtoa_r+0xb88>
    491e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4920:	9406      	str	r4, [sp, #24]
    4922:	1e6b      	subs	r3, r5, #1
    4924:	781a      	ldrb	r2, [r3, #0]
    4926:	2a39      	cmp	r2, #57	; 0x39
    4928:	d126      	bne.n	4978 <_dtoa_r+0x6e8>
    492a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    492c:	42a3      	cmp	r3, r4
    492e:	d01d      	beq.n	496c <_dtoa_r+0x6dc>
    4930:	1c1d      	adds	r5, r3, #0
    4932:	e7f6      	b.n	4922 <_dtoa_r+0x692>
    4934:	46c0      	nop			; (mov r8, r8)
    4936:	46c0      	nop			; (mov r8, r8)
    4938:	00000000 	.word	0x00000000
    493c:	3ff00000 	.word	0x3ff00000
    4940:	00000000 	.word	0x00000000
    4944:	40240000 	.word	0x40240000
    4948:	00000000 	.word	0x00000000
    494c:	401c0000 	.word	0x401c0000
    4950:	00000000 	.word	0x00000000
    4954:	40140000 	.word	0x40140000
    4958:	00000000 	.word	0x00000000
    495c:	3fe00000 	.word	0x3fe00000
    4960:	000086d8 	.word	0x000086d8
    4964:	000087a0 	.word	0x000087a0
    4968:	fcc00000 	.word	0xfcc00000
    496c:	9c06      	ldr	r4, [sp, #24]
    496e:	2230      	movs	r2, #48	; 0x30
    4970:	3401      	adds	r4, #1
    4972:	9406      	str	r4, [sp, #24]
    4974:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4976:	7022      	strb	r2, [r4, #0]
    4978:	781a      	ldrb	r2, [r3, #0]
    497a:	3201      	adds	r2, #1
    497c:	701a      	strb	r2, [r3, #0]
    497e:	e24b      	b.n	4e18 <_dtoa_r+0xb88>
    4980:	1c10      	adds	r0, r2, #0
    4982:	1c19      	adds	r1, r3, #0
    4984:	4bc9      	ldr	r3, [pc, #804]	; (4cac <_dtoa_r+0xa1c>)
    4986:	4ac8      	ldr	r2, [pc, #800]	; (4ca8 <_dtoa_r+0xa18>)
    4988:	f002 fd60 	bl	744c <__aeabi_dmul>
    498c:	4ac8      	ldr	r2, [pc, #800]	; (4cb0 <_dtoa_r+0xa20>)
    498e:	4bc9      	ldr	r3, [pc, #804]	; (4cb4 <_dtoa_r+0xa24>)
    4990:	1c06      	adds	r6, r0, #0
    4992:	1c0f      	adds	r7, r1, #0
    4994:	f000 fe92 	bl	56bc <__aeabi_dcmpeq>
    4998:	2800      	cmp	r0, #0
    499a:	d100      	bne.n	499e <_dtoa_r+0x70e>
    499c:	e786      	b.n	48ac <_dtoa_r+0x61c>
    499e:	e23b      	b.n	4e18 <_dtoa_r+0xb88>
    49a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    49a2:	2d00      	cmp	r5, #0
    49a4:	d031      	beq.n	4a0a <_dtoa_r+0x77a>
    49a6:	9c20      	ldr	r4, [sp, #128]	; 0x80
    49a8:	2c01      	cmp	r4, #1
    49aa:	dc0b      	bgt.n	49c4 <_dtoa_r+0x734>
    49ac:	9d16      	ldr	r5, [sp, #88]	; 0x58
    49ae:	2d00      	cmp	r5, #0
    49b0:	d002      	beq.n	49b8 <_dtoa_r+0x728>
    49b2:	48c1      	ldr	r0, [pc, #772]	; (4cb8 <_dtoa_r+0xa28>)
    49b4:	181b      	adds	r3, r3, r0
    49b6:	e002      	b.n	49be <_dtoa_r+0x72e>
    49b8:	9918      	ldr	r1, [sp, #96]	; 0x60
    49ba:	2336      	movs	r3, #54	; 0x36
    49bc:	1a5b      	subs	r3, r3, r1
    49be:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    49c0:	9c02      	ldr	r4, [sp, #8]
    49c2:	e016      	b.n	49f2 <_dtoa_r+0x762>
    49c4:	9d08      	ldr	r5, [sp, #32]
    49c6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    49c8:	3d01      	subs	r5, #1
    49ca:	42ac      	cmp	r4, r5
    49cc:	db01      	blt.n	49d2 <_dtoa_r+0x742>
    49ce:	1b65      	subs	r5, r4, r5
    49d0:	e006      	b.n	49e0 <_dtoa_r+0x750>
    49d2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    49d4:	950d      	str	r5, [sp, #52]	; 0x34
    49d6:	1b2b      	subs	r3, r5, r4
    49d8:	9c12      	ldr	r4, [sp, #72]	; 0x48
    49da:	2500      	movs	r5, #0
    49dc:	18e4      	adds	r4, r4, r3
    49de:	9412      	str	r4, [sp, #72]	; 0x48
    49e0:	9c08      	ldr	r4, [sp, #32]
    49e2:	2c00      	cmp	r4, #0
    49e4:	da03      	bge.n	49ee <_dtoa_r+0x75e>
    49e6:	9802      	ldr	r0, [sp, #8]
    49e8:	2300      	movs	r3, #0
    49ea:	1b04      	subs	r4, r0, r4
    49ec:	e001      	b.n	49f2 <_dtoa_r+0x762>
    49ee:	9c02      	ldr	r4, [sp, #8]
    49f0:	9b08      	ldr	r3, [sp, #32]
    49f2:	9902      	ldr	r1, [sp, #8]
    49f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    49f6:	18c9      	adds	r1, r1, r3
    49f8:	9102      	str	r1, [sp, #8]
    49fa:	18d2      	adds	r2, r2, r3
    49fc:	9807      	ldr	r0, [sp, #28]
    49fe:	2101      	movs	r1, #1
    4a00:	9209      	str	r2, [sp, #36]	; 0x24
    4a02:	f000 fb07 	bl	5014 <__i2b>
    4a06:	1c06      	adds	r6, r0, #0
    4a08:	e002      	b.n	4a10 <_dtoa_r+0x780>
    4a0a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    4a0c:	9c02      	ldr	r4, [sp, #8]
    4a0e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    4a10:	2c00      	cmp	r4, #0
    4a12:	d00c      	beq.n	4a2e <_dtoa_r+0x79e>
    4a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a16:	2b00      	cmp	r3, #0
    4a18:	dd09      	ble.n	4a2e <_dtoa_r+0x79e>
    4a1a:	42a3      	cmp	r3, r4
    4a1c:	dd00      	ble.n	4a20 <_dtoa_r+0x790>
    4a1e:	1c23      	adds	r3, r4, #0
    4a20:	9802      	ldr	r0, [sp, #8]
    4a22:	9909      	ldr	r1, [sp, #36]	; 0x24
    4a24:	1ac0      	subs	r0, r0, r3
    4a26:	1ac9      	subs	r1, r1, r3
    4a28:	9002      	str	r0, [sp, #8]
    4a2a:	1ae4      	subs	r4, r4, r3
    4a2c:	9109      	str	r1, [sp, #36]	; 0x24
    4a2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4a30:	2a00      	cmp	r2, #0
    4a32:	dd21      	ble.n	4a78 <_dtoa_r+0x7e8>
    4a34:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4a36:	2b00      	cmp	r3, #0
    4a38:	d018      	beq.n	4a6c <_dtoa_r+0x7dc>
    4a3a:	2d00      	cmp	r5, #0
    4a3c:	dd10      	ble.n	4a60 <_dtoa_r+0x7d0>
    4a3e:	1c31      	adds	r1, r6, #0
    4a40:	1c2a      	adds	r2, r5, #0
    4a42:	9807      	ldr	r0, [sp, #28]
    4a44:	f000 fb7e 	bl	5144 <__pow5mult>
    4a48:	1c06      	adds	r6, r0, #0
    4a4a:	1c31      	adds	r1, r6, #0
    4a4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4a4e:	9807      	ldr	r0, [sp, #28]
    4a50:	f000 fae9 	bl	5026 <__multiply>
    4a54:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a56:	1c07      	adds	r7, r0, #0
    4a58:	9807      	ldr	r0, [sp, #28]
    4a5a:	f000 fa3b 	bl	4ed4 <_Bfree>
    4a5e:	970a      	str	r7, [sp, #40]	; 0x28
    4a60:	980d      	ldr	r0, [sp, #52]	; 0x34
    4a62:	1b42      	subs	r2, r0, r5
    4a64:	d008      	beq.n	4a78 <_dtoa_r+0x7e8>
    4a66:	9807      	ldr	r0, [sp, #28]
    4a68:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a6a:	e002      	b.n	4a72 <_dtoa_r+0x7e2>
    4a6c:	9807      	ldr	r0, [sp, #28]
    4a6e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4a72:	f000 fb67 	bl	5144 <__pow5mult>
    4a76:	900a      	str	r0, [sp, #40]	; 0x28
    4a78:	9807      	ldr	r0, [sp, #28]
    4a7a:	2101      	movs	r1, #1
    4a7c:	f000 faca 	bl	5014 <__i2b>
    4a80:	9d12      	ldr	r5, [sp, #72]	; 0x48
    4a82:	1c07      	adds	r7, r0, #0
    4a84:	2d00      	cmp	r5, #0
    4a86:	dd05      	ble.n	4a94 <_dtoa_r+0x804>
    4a88:	1c39      	adds	r1, r7, #0
    4a8a:	9807      	ldr	r0, [sp, #28]
    4a8c:	1c2a      	adds	r2, r5, #0
    4a8e:	f000 fb59 	bl	5144 <__pow5mult>
    4a92:	1c07      	adds	r7, r0, #0
    4a94:	9820      	ldr	r0, [sp, #128]	; 0x80
    4a96:	2500      	movs	r5, #0
    4a98:	2801      	cmp	r0, #1
    4a9a:	dc10      	bgt.n	4abe <_dtoa_r+0x82e>
    4a9c:	9904      	ldr	r1, [sp, #16]
    4a9e:	42a9      	cmp	r1, r5
    4aa0:	d10d      	bne.n	4abe <_dtoa_r+0x82e>
    4aa2:	9a05      	ldr	r2, [sp, #20]
    4aa4:	0313      	lsls	r3, r2, #12
    4aa6:	42ab      	cmp	r3, r5
    4aa8:	d109      	bne.n	4abe <_dtoa_r+0x82e>
    4aaa:	4b84      	ldr	r3, [pc, #528]	; (4cbc <_dtoa_r+0xa2c>)
    4aac:	4213      	tst	r3, r2
    4aae:	d006      	beq.n	4abe <_dtoa_r+0x82e>
    4ab0:	9d02      	ldr	r5, [sp, #8]
    4ab2:	3501      	adds	r5, #1
    4ab4:	9502      	str	r5, [sp, #8]
    4ab6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4ab8:	3501      	adds	r5, #1
    4aba:	9509      	str	r5, [sp, #36]	; 0x24
    4abc:	2501      	movs	r5, #1
    4abe:	9912      	ldr	r1, [sp, #72]	; 0x48
    4ac0:	2001      	movs	r0, #1
    4ac2:	2900      	cmp	r1, #0
    4ac4:	d008      	beq.n	4ad8 <_dtoa_r+0x848>
    4ac6:	693b      	ldr	r3, [r7, #16]
    4ac8:	3303      	adds	r3, #3
    4aca:	009b      	lsls	r3, r3, #2
    4acc:	18fb      	adds	r3, r7, r3
    4ace:	6858      	ldr	r0, [r3, #4]
    4ad0:	f000 fa57 	bl	4f82 <__hi0bits>
    4ad4:	2320      	movs	r3, #32
    4ad6:	1a18      	subs	r0, r3, r0
    4ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4ada:	231f      	movs	r3, #31
    4adc:	1880      	adds	r0, r0, r2
    4ade:	4018      	ands	r0, r3
    4ae0:	d00d      	beq.n	4afe <_dtoa_r+0x86e>
    4ae2:	2320      	movs	r3, #32
    4ae4:	1a1b      	subs	r3, r3, r0
    4ae6:	2b04      	cmp	r3, #4
    4ae8:	dd06      	ble.n	4af8 <_dtoa_r+0x868>
    4aea:	231c      	movs	r3, #28
    4aec:	1a18      	subs	r0, r3, r0
    4aee:	9b02      	ldr	r3, [sp, #8]
    4af0:	1824      	adds	r4, r4, r0
    4af2:	181b      	adds	r3, r3, r0
    4af4:	9302      	str	r3, [sp, #8]
    4af6:	e008      	b.n	4b0a <_dtoa_r+0x87a>
    4af8:	2b04      	cmp	r3, #4
    4afa:	d008      	beq.n	4b0e <_dtoa_r+0x87e>
    4afc:	1c18      	adds	r0, r3, #0
    4afe:	9902      	ldr	r1, [sp, #8]
    4b00:	301c      	adds	r0, #28
    4b02:	1809      	adds	r1, r1, r0
    4b04:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4b06:	9102      	str	r1, [sp, #8]
    4b08:	1824      	adds	r4, r4, r0
    4b0a:	1812      	adds	r2, r2, r0
    4b0c:	9209      	str	r2, [sp, #36]	; 0x24
    4b0e:	9b02      	ldr	r3, [sp, #8]
    4b10:	2b00      	cmp	r3, #0
    4b12:	dd05      	ble.n	4b20 <_dtoa_r+0x890>
    4b14:	9807      	ldr	r0, [sp, #28]
    4b16:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b18:	1c1a      	adds	r2, r3, #0
    4b1a:	f000 fb65 	bl	51e8 <__lshift>
    4b1e:	900a      	str	r0, [sp, #40]	; 0x28
    4b20:	9809      	ldr	r0, [sp, #36]	; 0x24
    4b22:	2800      	cmp	r0, #0
    4b24:	dd05      	ble.n	4b32 <_dtoa_r+0x8a2>
    4b26:	1c39      	adds	r1, r7, #0
    4b28:	9807      	ldr	r0, [sp, #28]
    4b2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4b2c:	f000 fb5c 	bl	51e8 <__lshift>
    4b30:	1c07      	adds	r7, r0, #0
    4b32:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4b34:	2900      	cmp	r1, #0
    4b36:	d01b      	beq.n	4b70 <_dtoa_r+0x8e0>
    4b38:	980a      	ldr	r0, [sp, #40]	; 0x28
    4b3a:	1c39      	adds	r1, r7, #0
    4b3c:	f000 fba6 	bl	528c <__mcmp>
    4b40:	2800      	cmp	r0, #0
    4b42:	da15      	bge.n	4b70 <_dtoa_r+0x8e0>
    4b44:	9a06      	ldr	r2, [sp, #24]
    4b46:	2300      	movs	r3, #0
    4b48:	3a01      	subs	r2, #1
    4b4a:	9206      	str	r2, [sp, #24]
    4b4c:	9807      	ldr	r0, [sp, #28]
    4b4e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b50:	220a      	movs	r2, #10
    4b52:	f000 f9d8 	bl	4f06 <__multadd>
    4b56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4b58:	900a      	str	r0, [sp, #40]	; 0x28
    4b5a:	9810      	ldr	r0, [sp, #64]	; 0x40
    4b5c:	9308      	str	r3, [sp, #32]
    4b5e:	2800      	cmp	r0, #0
    4b60:	d006      	beq.n	4b70 <_dtoa_r+0x8e0>
    4b62:	1c31      	adds	r1, r6, #0
    4b64:	9807      	ldr	r0, [sp, #28]
    4b66:	220a      	movs	r2, #10
    4b68:	2300      	movs	r3, #0
    4b6a:	f000 f9cc 	bl	4f06 <__multadd>
    4b6e:	1c06      	adds	r6, r0, #0
    4b70:	9908      	ldr	r1, [sp, #32]
    4b72:	2900      	cmp	r1, #0
    4b74:	dc2a      	bgt.n	4bcc <_dtoa_r+0x93c>
    4b76:	9a20      	ldr	r2, [sp, #128]	; 0x80
    4b78:	2a02      	cmp	r2, #2
    4b7a:	dd27      	ble.n	4bcc <_dtoa_r+0x93c>
    4b7c:	2900      	cmp	r1, #0
    4b7e:	d111      	bne.n	4ba4 <_dtoa_r+0x914>
    4b80:	1c39      	adds	r1, r7, #0
    4b82:	9807      	ldr	r0, [sp, #28]
    4b84:	2205      	movs	r2, #5
    4b86:	9b08      	ldr	r3, [sp, #32]
    4b88:	f000 f9bd 	bl	4f06 <__multadd>
    4b8c:	1c07      	adds	r7, r0, #0
    4b8e:	1c39      	adds	r1, r7, #0
    4b90:	980a      	ldr	r0, [sp, #40]	; 0x28
    4b92:	f000 fb7b 	bl	528c <__mcmp>
    4b96:	2800      	cmp	r0, #0
    4b98:	dc0d      	bgt.n	4bb6 <_dtoa_r+0x926>
    4b9a:	e003      	b.n	4ba4 <_dtoa_r+0x914>
    4b9c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4b9e:	e000      	b.n	4ba2 <_dtoa_r+0x912>
    4ba0:	2700      	movs	r7, #0
    4ba2:	1c3e      	adds	r6, r7, #0
    4ba4:	9c21      	ldr	r4, [sp, #132]	; 0x84
    4ba6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4ba8:	43e4      	mvns	r4, r4
    4baa:	9406      	str	r4, [sp, #24]
    4bac:	e00b      	b.n	4bc6 <_dtoa_r+0x936>
    4bae:	9d11      	ldr	r5, [sp, #68]	; 0x44
    4bb0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4bb2:	9506      	str	r5, [sp, #24]
    4bb4:	1c3e      	adds	r6, r7, #0
    4bb6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4bb8:	2331      	movs	r3, #49	; 0x31
    4bba:	7023      	strb	r3, [r4, #0]
    4bbc:	9c06      	ldr	r4, [sp, #24]
    4bbe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4bc0:	3401      	adds	r4, #1
    4bc2:	3501      	adds	r5, #1
    4bc4:	9406      	str	r4, [sp, #24]
    4bc6:	9602      	str	r6, [sp, #8]
    4bc8:	2600      	movs	r6, #0
    4bca:	e10f      	b.n	4dec <_dtoa_r+0xb5c>
    4bcc:	9810      	ldr	r0, [sp, #64]	; 0x40
    4bce:	2800      	cmp	r0, #0
    4bd0:	d100      	bne.n	4bd4 <_dtoa_r+0x944>
    4bd2:	e0c5      	b.n	4d60 <_dtoa_r+0xad0>
    4bd4:	2c00      	cmp	r4, #0
    4bd6:	dd05      	ble.n	4be4 <_dtoa_r+0x954>
    4bd8:	1c31      	adds	r1, r6, #0
    4bda:	9807      	ldr	r0, [sp, #28]
    4bdc:	1c22      	adds	r2, r4, #0
    4bde:	f000 fb03 	bl	51e8 <__lshift>
    4be2:	1c06      	adds	r6, r0, #0
    4be4:	9602      	str	r6, [sp, #8]
    4be6:	2d00      	cmp	r5, #0
    4be8:	d012      	beq.n	4c10 <_dtoa_r+0x980>
    4bea:	6871      	ldr	r1, [r6, #4]
    4bec:	9807      	ldr	r0, [sp, #28]
    4bee:	f000 f939 	bl	4e64 <_Balloc>
    4bf2:	6932      	ldr	r2, [r6, #16]
    4bf4:	1c31      	adds	r1, r6, #0
    4bf6:	3202      	adds	r2, #2
    4bf8:	1c04      	adds	r4, r0, #0
    4bfa:	0092      	lsls	r2, r2, #2
    4bfc:	310c      	adds	r1, #12
    4bfe:	300c      	adds	r0, #12
    4c00:	f7fe ff62 	bl	3ac8 <memcpy>
    4c04:	9807      	ldr	r0, [sp, #28]
    4c06:	1c21      	adds	r1, r4, #0
    4c08:	2201      	movs	r2, #1
    4c0a:	f000 faed 	bl	51e8 <__lshift>
    4c0e:	9002      	str	r0, [sp, #8]
    4c10:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4c12:	9d08      	ldr	r5, [sp, #32]
    4c14:	1c23      	adds	r3, r4, #0
    4c16:	3b01      	subs	r3, #1
    4c18:	195b      	adds	r3, r3, r5
    4c1a:	9409      	str	r4, [sp, #36]	; 0x24
    4c1c:	9310      	str	r3, [sp, #64]	; 0x40
    4c1e:	1c39      	adds	r1, r7, #0
    4c20:	980a      	ldr	r0, [sp, #40]	; 0x28
    4c22:	f7ff faa9 	bl	4178 <quorem>
    4c26:	1c31      	adds	r1, r6, #0
    4c28:	900d      	str	r0, [sp, #52]	; 0x34
    4c2a:	1c04      	adds	r4, r0, #0
    4c2c:	980a      	ldr	r0, [sp, #40]	; 0x28
    4c2e:	f000 fb2d 	bl	528c <__mcmp>
    4c32:	1c39      	adds	r1, r7, #0
    4c34:	900c      	str	r0, [sp, #48]	; 0x30
    4c36:	9a02      	ldr	r2, [sp, #8]
    4c38:	9807      	ldr	r0, [sp, #28]
    4c3a:	f000 fb42 	bl	52c2 <__mdiff>
    4c3e:	1c05      	adds	r5, r0, #0
    4c40:	68c0      	ldr	r0, [r0, #12]
    4c42:	3430      	adds	r4, #48	; 0x30
    4c44:	2800      	cmp	r0, #0
    4c46:	d105      	bne.n	4c54 <_dtoa_r+0x9c4>
    4c48:	980a      	ldr	r0, [sp, #40]	; 0x28
    4c4a:	1c29      	adds	r1, r5, #0
    4c4c:	f000 fb1e 	bl	528c <__mcmp>
    4c50:	9008      	str	r0, [sp, #32]
    4c52:	e001      	b.n	4c58 <_dtoa_r+0x9c8>
    4c54:	2101      	movs	r1, #1
    4c56:	9108      	str	r1, [sp, #32]
    4c58:	1c29      	adds	r1, r5, #0
    4c5a:	9807      	ldr	r0, [sp, #28]
    4c5c:	f000 f93a 	bl	4ed4 <_Bfree>
    4c60:	9b08      	ldr	r3, [sp, #32]
    4c62:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4c64:	432b      	orrs	r3, r5
    4c66:	d10d      	bne.n	4c84 <_dtoa_r+0x9f4>
    4c68:	9804      	ldr	r0, [sp, #16]
    4c6a:	2301      	movs	r3, #1
    4c6c:	4203      	tst	r3, r0
    4c6e:	d109      	bne.n	4c84 <_dtoa_r+0x9f4>
    4c70:	2c39      	cmp	r4, #57	; 0x39
    4c72:	d044      	beq.n	4cfe <_dtoa_r+0xa6e>
    4c74:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4c76:	2d00      	cmp	r5, #0
    4c78:	dd01      	ble.n	4c7e <_dtoa_r+0x9ee>
    4c7a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4c7c:	3431      	adds	r4, #49	; 0x31
    4c7e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4c80:	3501      	adds	r5, #1
    4c82:	e044      	b.n	4d0e <_dtoa_r+0xa7e>
    4c84:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4c86:	2d00      	cmp	r5, #0
    4c88:	da03      	bge.n	4c92 <_dtoa_r+0xa02>
    4c8a:	9d08      	ldr	r5, [sp, #32]
    4c8c:	2d00      	cmp	r5, #0
    4c8e:	dc17      	bgt.n	4cc0 <_dtoa_r+0xa30>
    4c90:	e028      	b.n	4ce4 <_dtoa_r+0xa54>
    4c92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4c94:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4c96:	432b      	orrs	r3, r5
    4c98:	d129      	bne.n	4cee <_dtoa_r+0xa5e>
    4c9a:	9804      	ldr	r0, [sp, #16]
    4c9c:	2301      	movs	r3, #1
    4c9e:	4203      	tst	r3, r0
    4ca0:	d125      	bne.n	4cee <_dtoa_r+0xa5e>
    4ca2:	e7f2      	b.n	4c8a <_dtoa_r+0x9fa>
    4ca4:	46c0      	nop			; (mov r8, r8)
    4ca6:	46c0      	nop			; (mov r8, r8)
    4ca8:	00000000 	.word	0x00000000
    4cac:	40240000 	.word	0x40240000
	...
    4cb8:	00000433 	.word	0x00000433
    4cbc:	7ff00000 	.word	0x7ff00000
    4cc0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cc2:	9807      	ldr	r0, [sp, #28]
    4cc4:	2201      	movs	r2, #1
    4cc6:	f000 fa8f 	bl	51e8 <__lshift>
    4cca:	1c39      	adds	r1, r7, #0
    4ccc:	900a      	str	r0, [sp, #40]	; 0x28
    4cce:	f000 fadd 	bl	528c <__mcmp>
    4cd2:	2800      	cmp	r0, #0
    4cd4:	dc02      	bgt.n	4cdc <_dtoa_r+0xa4c>
    4cd6:	d105      	bne.n	4ce4 <_dtoa_r+0xa54>
    4cd8:	07e1      	lsls	r1, r4, #31
    4cda:	d503      	bpl.n	4ce4 <_dtoa_r+0xa54>
    4cdc:	2c39      	cmp	r4, #57	; 0x39
    4cde:	d00e      	beq.n	4cfe <_dtoa_r+0xa6e>
    4ce0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4ce2:	3431      	adds	r4, #49	; 0x31
    4ce4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4ce6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4ce8:	3501      	adds	r5, #1
    4cea:	7014      	strb	r4, [r2, #0]
    4cec:	e07e      	b.n	4dec <_dtoa_r+0xb5c>
    4cee:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4cf0:	3501      	adds	r5, #1
    4cf2:	950c      	str	r5, [sp, #48]	; 0x30
    4cf4:	9d08      	ldr	r5, [sp, #32]
    4cf6:	2d00      	cmp	r5, #0
    4cf8:	dd0c      	ble.n	4d14 <_dtoa_r+0xa84>
    4cfa:	2c39      	cmp	r4, #57	; 0x39
    4cfc:	d105      	bne.n	4d0a <_dtoa_r+0xa7a>
    4cfe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4d00:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4d02:	2339      	movs	r3, #57	; 0x39
    4d04:	3501      	adds	r5, #1
    4d06:	7023      	strb	r3, [r4, #0]
    4d08:	e05b      	b.n	4dc2 <_dtoa_r+0xb32>
    4d0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4d0c:	3401      	adds	r4, #1
    4d0e:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d10:	7004      	strb	r4, [r0, #0]
    4d12:	e06b      	b.n	4dec <_dtoa_r+0xb5c>
    4d14:	9909      	ldr	r1, [sp, #36]	; 0x24
    4d16:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4d18:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4d1a:	700c      	strb	r4, [r1, #0]
    4d1c:	4291      	cmp	r1, r2
    4d1e:	d03d      	beq.n	4d9c <_dtoa_r+0xb0c>
    4d20:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d22:	220a      	movs	r2, #10
    4d24:	2300      	movs	r3, #0
    4d26:	9807      	ldr	r0, [sp, #28]
    4d28:	f000 f8ed 	bl	4f06 <__multadd>
    4d2c:	9c02      	ldr	r4, [sp, #8]
    4d2e:	900a      	str	r0, [sp, #40]	; 0x28
    4d30:	1c31      	adds	r1, r6, #0
    4d32:	9807      	ldr	r0, [sp, #28]
    4d34:	220a      	movs	r2, #10
    4d36:	2300      	movs	r3, #0
    4d38:	42a6      	cmp	r6, r4
    4d3a:	d104      	bne.n	4d46 <_dtoa_r+0xab6>
    4d3c:	f000 f8e3 	bl	4f06 <__multadd>
    4d40:	1c06      	adds	r6, r0, #0
    4d42:	9002      	str	r0, [sp, #8]
    4d44:	e009      	b.n	4d5a <_dtoa_r+0xaca>
    4d46:	f000 f8de 	bl	4f06 <__multadd>
    4d4a:	9902      	ldr	r1, [sp, #8]
    4d4c:	1c06      	adds	r6, r0, #0
    4d4e:	220a      	movs	r2, #10
    4d50:	9807      	ldr	r0, [sp, #28]
    4d52:	2300      	movs	r3, #0
    4d54:	f000 f8d7 	bl	4f06 <__multadd>
    4d58:	9002      	str	r0, [sp, #8]
    4d5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4d5c:	9509      	str	r5, [sp, #36]	; 0x24
    4d5e:	e75e      	b.n	4c1e <_dtoa_r+0x98e>
    4d60:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4d62:	1c39      	adds	r1, r7, #0
    4d64:	980a      	ldr	r0, [sp, #40]	; 0x28
    4d66:	f7ff fa07 	bl	4178 <quorem>
    4d6a:	1c04      	adds	r4, r0, #0
    4d6c:	3430      	adds	r4, #48	; 0x30
    4d6e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4d70:	9908      	ldr	r1, [sp, #32]
    4d72:	702c      	strb	r4, [r5, #0]
    4d74:	3501      	adds	r5, #1
    4d76:	1a2b      	subs	r3, r5, r0
    4d78:	428b      	cmp	r3, r1
    4d7a:	db07      	blt.n	4d8c <_dtoa_r+0xafc>
    4d7c:	1e0b      	subs	r3, r1, #0
    4d7e:	dc00      	bgt.n	4d82 <_dtoa_r+0xaf2>
    4d80:	2301      	movs	r3, #1
    4d82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4d84:	9602      	str	r6, [sp, #8]
    4d86:	18d5      	adds	r5, r2, r3
    4d88:	2600      	movs	r6, #0
    4d8a:	e007      	b.n	4d9c <_dtoa_r+0xb0c>
    4d8c:	9807      	ldr	r0, [sp, #28]
    4d8e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d90:	220a      	movs	r2, #10
    4d92:	2300      	movs	r3, #0
    4d94:	f000 f8b7 	bl	4f06 <__multadd>
    4d98:	900a      	str	r0, [sp, #40]	; 0x28
    4d9a:	e7e2      	b.n	4d62 <_dtoa_r+0xad2>
    4d9c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d9e:	9807      	ldr	r0, [sp, #28]
    4da0:	2201      	movs	r2, #1
    4da2:	f000 fa21 	bl	51e8 <__lshift>
    4da6:	1c39      	adds	r1, r7, #0
    4da8:	900a      	str	r0, [sp, #40]	; 0x28
    4daa:	f000 fa6f 	bl	528c <__mcmp>
    4dae:	2800      	cmp	r0, #0
    4db0:	dc07      	bgt.n	4dc2 <_dtoa_r+0xb32>
    4db2:	d115      	bne.n	4de0 <_dtoa_r+0xb50>
    4db4:	07e3      	lsls	r3, r4, #31
    4db6:	d404      	bmi.n	4dc2 <_dtoa_r+0xb32>
    4db8:	e012      	b.n	4de0 <_dtoa_r+0xb50>
    4dba:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4dbc:	42a3      	cmp	r3, r4
    4dbe:	d005      	beq.n	4dcc <_dtoa_r+0xb3c>
    4dc0:	1c1d      	adds	r5, r3, #0
    4dc2:	1e6b      	subs	r3, r5, #1
    4dc4:	781a      	ldrb	r2, [r3, #0]
    4dc6:	2a39      	cmp	r2, #57	; 0x39
    4dc8:	d0f7      	beq.n	4dba <_dtoa_r+0xb2a>
    4dca:	e006      	b.n	4dda <_dtoa_r+0xb4a>
    4dcc:	9c06      	ldr	r4, [sp, #24]
    4dce:	2331      	movs	r3, #49	; 0x31
    4dd0:	3401      	adds	r4, #1
    4dd2:	9406      	str	r4, [sp, #24]
    4dd4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4dd6:	7023      	strb	r3, [r4, #0]
    4dd8:	e008      	b.n	4dec <_dtoa_r+0xb5c>
    4dda:	3201      	adds	r2, #1
    4ddc:	701a      	strb	r2, [r3, #0]
    4dde:	e005      	b.n	4dec <_dtoa_r+0xb5c>
    4de0:	1e6b      	subs	r3, r5, #1
    4de2:	781a      	ldrb	r2, [r3, #0]
    4de4:	2a30      	cmp	r2, #48	; 0x30
    4de6:	d101      	bne.n	4dec <_dtoa_r+0xb5c>
    4de8:	1c1d      	adds	r5, r3, #0
    4dea:	e7f9      	b.n	4de0 <_dtoa_r+0xb50>
    4dec:	9807      	ldr	r0, [sp, #28]
    4dee:	1c39      	adds	r1, r7, #0
    4df0:	f000 f870 	bl	4ed4 <_Bfree>
    4df4:	9c02      	ldr	r4, [sp, #8]
    4df6:	2c00      	cmp	r4, #0
    4df8:	d00e      	beq.n	4e18 <_dtoa_r+0xb88>
    4dfa:	2e00      	cmp	r6, #0
    4dfc:	d005      	beq.n	4e0a <_dtoa_r+0xb7a>
    4dfe:	42a6      	cmp	r6, r4
    4e00:	d003      	beq.n	4e0a <_dtoa_r+0xb7a>
    4e02:	9807      	ldr	r0, [sp, #28]
    4e04:	1c31      	adds	r1, r6, #0
    4e06:	f000 f865 	bl	4ed4 <_Bfree>
    4e0a:	9807      	ldr	r0, [sp, #28]
    4e0c:	9902      	ldr	r1, [sp, #8]
    4e0e:	f000 f861 	bl	4ed4 <_Bfree>
    4e12:	e001      	b.n	4e18 <_dtoa_r+0xb88>
    4e14:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4e16:	9406      	str	r4, [sp, #24]
    4e18:	9807      	ldr	r0, [sp, #28]
    4e1a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e1c:	f000 f85a 	bl	4ed4 <_Bfree>
    4e20:	2300      	movs	r3, #0
    4e22:	702b      	strb	r3, [r5, #0]
    4e24:	9b06      	ldr	r3, [sp, #24]
    4e26:	9c22      	ldr	r4, [sp, #136]	; 0x88
    4e28:	3301      	adds	r3, #1
    4e2a:	6023      	str	r3, [r4, #0]
    4e2c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    4e2e:	2c00      	cmp	r4, #0
    4e30:	d003      	beq.n	4e3a <_dtoa_r+0xbaa>
    4e32:	6025      	str	r5, [r4, #0]
    4e34:	e001      	b.n	4e3a <_dtoa_r+0xbaa>
    4e36:	4802      	ldr	r0, [pc, #8]	; (4e40 <_dtoa_r+0xbb0>)
    4e38:	e000      	b.n	4e3c <_dtoa_r+0xbac>
    4e3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4e3c:	b01b      	add	sp, #108	; 0x6c
    4e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4e40:	0000865a 	.word	0x0000865a
    4e44:	46c0      	nop			; (mov r8, r8)
    4e46:	46c0      	nop			; (mov r8, r8)

00004e48 <_localeconv_r>:
    4e48:	4800      	ldr	r0, [pc, #0]	; (4e4c <_localeconv_r+0x4>)
    4e4a:	4770      	bx	lr
    4e4c:	20000074 	.word	0x20000074

00004e50 <malloc>:
    4e50:	b508      	push	{r3, lr}
    4e52:	4b03      	ldr	r3, [pc, #12]	; (4e60 <malloc+0x10>)
    4e54:	1c01      	adds	r1, r0, #0
    4e56:	6818      	ldr	r0, [r3, #0]
    4e58:	f000 fb00 	bl	545c <_malloc_r>
    4e5c:	bd08      	pop	{r3, pc}
    4e5e:	46c0      	nop			; (mov r8, r8)
    4e60:	20000070 	.word	0x20000070

00004e64 <_Balloc>:
    4e64:	b570      	push	{r4, r5, r6, lr}
    4e66:	6a45      	ldr	r5, [r0, #36]	; 0x24
    4e68:	1c04      	adds	r4, r0, #0
    4e6a:	1c0e      	adds	r6, r1, #0
    4e6c:	2d00      	cmp	r5, #0
    4e6e:	d107      	bne.n	4e80 <_Balloc+0x1c>
    4e70:	2010      	movs	r0, #16
    4e72:	f7ff ffed 	bl	4e50 <malloc>
    4e76:	6260      	str	r0, [r4, #36]	; 0x24
    4e78:	6045      	str	r5, [r0, #4]
    4e7a:	6085      	str	r5, [r0, #8]
    4e7c:	6005      	str	r5, [r0, #0]
    4e7e:	60c5      	str	r5, [r0, #12]
    4e80:	6a65      	ldr	r5, [r4, #36]	; 0x24
    4e82:	68eb      	ldr	r3, [r5, #12]
    4e84:	2b00      	cmp	r3, #0
    4e86:	d009      	beq.n	4e9c <_Balloc+0x38>
    4e88:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4e8a:	00b2      	lsls	r2, r6, #2
    4e8c:	68db      	ldr	r3, [r3, #12]
    4e8e:	189a      	adds	r2, r3, r2
    4e90:	6810      	ldr	r0, [r2, #0]
    4e92:	2800      	cmp	r0, #0
    4e94:	d00e      	beq.n	4eb4 <_Balloc+0x50>
    4e96:	6803      	ldr	r3, [r0, #0]
    4e98:	6013      	str	r3, [r2, #0]
    4e9a:	e017      	b.n	4ecc <_Balloc+0x68>
    4e9c:	1c20      	adds	r0, r4, #0
    4e9e:	2104      	movs	r1, #4
    4ea0:	2221      	movs	r2, #33	; 0x21
    4ea2:	f000 facd 	bl	5440 <_calloc_r>
    4ea6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4ea8:	60e8      	str	r0, [r5, #12]
    4eaa:	68db      	ldr	r3, [r3, #12]
    4eac:	2b00      	cmp	r3, #0
    4eae:	d1eb      	bne.n	4e88 <_Balloc+0x24>
    4eb0:	2000      	movs	r0, #0
    4eb2:	e00e      	b.n	4ed2 <_Balloc+0x6e>
    4eb4:	2101      	movs	r1, #1
    4eb6:	1c0d      	adds	r5, r1, #0
    4eb8:	40b5      	lsls	r5, r6
    4eba:	1d6a      	adds	r2, r5, #5
    4ebc:	0092      	lsls	r2, r2, #2
    4ebe:	1c20      	adds	r0, r4, #0
    4ec0:	f000 fabe 	bl	5440 <_calloc_r>
    4ec4:	2800      	cmp	r0, #0
    4ec6:	d0f3      	beq.n	4eb0 <_Balloc+0x4c>
    4ec8:	6046      	str	r6, [r0, #4]
    4eca:	6085      	str	r5, [r0, #8]
    4ecc:	2200      	movs	r2, #0
    4ece:	6102      	str	r2, [r0, #16]
    4ed0:	60c2      	str	r2, [r0, #12]
    4ed2:	bd70      	pop	{r4, r5, r6, pc}

00004ed4 <_Bfree>:
    4ed4:	b570      	push	{r4, r5, r6, lr}
    4ed6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4ed8:	1c06      	adds	r6, r0, #0
    4eda:	1c0d      	adds	r5, r1, #0
    4edc:	2c00      	cmp	r4, #0
    4ede:	d107      	bne.n	4ef0 <_Bfree+0x1c>
    4ee0:	2010      	movs	r0, #16
    4ee2:	f7ff ffb5 	bl	4e50 <malloc>
    4ee6:	6270      	str	r0, [r6, #36]	; 0x24
    4ee8:	6044      	str	r4, [r0, #4]
    4eea:	6084      	str	r4, [r0, #8]
    4eec:	6004      	str	r4, [r0, #0]
    4eee:	60c4      	str	r4, [r0, #12]
    4ef0:	2d00      	cmp	r5, #0
    4ef2:	d007      	beq.n	4f04 <_Bfree+0x30>
    4ef4:	6a72      	ldr	r2, [r6, #36]	; 0x24
    4ef6:	6869      	ldr	r1, [r5, #4]
    4ef8:	68d2      	ldr	r2, [r2, #12]
    4efa:	008b      	lsls	r3, r1, #2
    4efc:	18d3      	adds	r3, r2, r3
    4efe:	681a      	ldr	r2, [r3, #0]
    4f00:	602a      	str	r2, [r5, #0]
    4f02:	601d      	str	r5, [r3, #0]
    4f04:	bd70      	pop	{r4, r5, r6, pc}

00004f06 <__multadd>:
    4f06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4f08:	1c0c      	adds	r4, r1, #0
    4f0a:	1c1e      	adds	r6, r3, #0
    4f0c:	690d      	ldr	r5, [r1, #16]
    4f0e:	1c07      	adds	r7, r0, #0
    4f10:	3114      	adds	r1, #20
    4f12:	2300      	movs	r3, #0
    4f14:	6808      	ldr	r0, [r1, #0]
    4f16:	3301      	adds	r3, #1
    4f18:	b280      	uxth	r0, r0
    4f1a:	4350      	muls	r0, r2
    4f1c:	1980      	adds	r0, r0, r6
    4f1e:	4684      	mov	ip, r0
    4f20:	0c06      	lsrs	r6, r0, #16
    4f22:	6808      	ldr	r0, [r1, #0]
    4f24:	0c00      	lsrs	r0, r0, #16
    4f26:	4350      	muls	r0, r2
    4f28:	1830      	adds	r0, r6, r0
    4f2a:	0c06      	lsrs	r6, r0, #16
    4f2c:	0400      	lsls	r0, r0, #16
    4f2e:	9001      	str	r0, [sp, #4]
    4f30:	4660      	mov	r0, ip
    4f32:	b280      	uxth	r0, r0
    4f34:	4684      	mov	ip, r0
    4f36:	9801      	ldr	r0, [sp, #4]
    4f38:	4484      	add	ip, r0
    4f3a:	4660      	mov	r0, ip
    4f3c:	c101      	stmia	r1!, {r0}
    4f3e:	42ab      	cmp	r3, r5
    4f40:	dbe8      	blt.n	4f14 <__multadd+0xe>
    4f42:	2e00      	cmp	r6, #0
    4f44:	d01b      	beq.n	4f7e <__multadd+0x78>
    4f46:	68a3      	ldr	r3, [r4, #8]
    4f48:	429d      	cmp	r5, r3
    4f4a:	db12      	blt.n	4f72 <__multadd+0x6c>
    4f4c:	6861      	ldr	r1, [r4, #4]
    4f4e:	1c38      	adds	r0, r7, #0
    4f50:	3101      	adds	r1, #1
    4f52:	f7ff ff87 	bl	4e64 <_Balloc>
    4f56:	6922      	ldr	r2, [r4, #16]
    4f58:	1c21      	adds	r1, r4, #0
    4f5a:	3202      	adds	r2, #2
    4f5c:	9001      	str	r0, [sp, #4]
    4f5e:	310c      	adds	r1, #12
    4f60:	0092      	lsls	r2, r2, #2
    4f62:	300c      	adds	r0, #12
    4f64:	f7fe fdb0 	bl	3ac8 <memcpy>
    4f68:	1c21      	adds	r1, r4, #0
    4f6a:	1c38      	adds	r0, r7, #0
    4f6c:	f7ff ffb2 	bl	4ed4 <_Bfree>
    4f70:	9c01      	ldr	r4, [sp, #4]
    4f72:	1d2b      	adds	r3, r5, #4
    4f74:	009b      	lsls	r3, r3, #2
    4f76:	18e3      	adds	r3, r4, r3
    4f78:	3501      	adds	r5, #1
    4f7a:	605e      	str	r6, [r3, #4]
    4f7c:	6125      	str	r5, [r4, #16]
    4f7e:	1c20      	adds	r0, r4, #0
    4f80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004f82 <__hi0bits>:
    4f82:	2200      	movs	r2, #0
    4f84:	1c03      	adds	r3, r0, #0
    4f86:	0c01      	lsrs	r1, r0, #16
    4f88:	4291      	cmp	r1, r2
    4f8a:	d101      	bne.n	4f90 <__hi0bits+0xe>
    4f8c:	0403      	lsls	r3, r0, #16
    4f8e:	2210      	movs	r2, #16
    4f90:	0e19      	lsrs	r1, r3, #24
    4f92:	d101      	bne.n	4f98 <__hi0bits+0x16>
    4f94:	3208      	adds	r2, #8
    4f96:	021b      	lsls	r3, r3, #8
    4f98:	0f19      	lsrs	r1, r3, #28
    4f9a:	d101      	bne.n	4fa0 <__hi0bits+0x1e>
    4f9c:	3204      	adds	r2, #4
    4f9e:	011b      	lsls	r3, r3, #4
    4fa0:	0f99      	lsrs	r1, r3, #30
    4fa2:	d101      	bne.n	4fa8 <__hi0bits+0x26>
    4fa4:	3202      	adds	r2, #2
    4fa6:	009b      	lsls	r3, r3, #2
    4fa8:	2b00      	cmp	r3, #0
    4faa:	db04      	blt.n	4fb6 <__hi0bits+0x34>
    4fac:	2020      	movs	r0, #32
    4fae:	0059      	lsls	r1, r3, #1
    4fb0:	d502      	bpl.n	4fb8 <__hi0bits+0x36>
    4fb2:	1c50      	adds	r0, r2, #1
    4fb4:	e000      	b.n	4fb8 <__hi0bits+0x36>
    4fb6:	1c10      	adds	r0, r2, #0
    4fb8:	4770      	bx	lr

00004fba <__lo0bits>:
    4fba:	6803      	ldr	r3, [r0, #0]
    4fbc:	2207      	movs	r2, #7
    4fbe:	1c01      	adds	r1, r0, #0
    4fc0:	401a      	ands	r2, r3
    4fc2:	d00b      	beq.n	4fdc <__lo0bits+0x22>
    4fc4:	2201      	movs	r2, #1
    4fc6:	2000      	movs	r0, #0
    4fc8:	4213      	tst	r3, r2
    4fca:	d122      	bne.n	5012 <__lo0bits+0x58>
    4fcc:	2002      	movs	r0, #2
    4fce:	4203      	tst	r3, r0
    4fd0:	d001      	beq.n	4fd6 <__lo0bits+0x1c>
    4fd2:	40d3      	lsrs	r3, r2
    4fd4:	e01b      	b.n	500e <__lo0bits+0x54>
    4fd6:	089b      	lsrs	r3, r3, #2
    4fd8:	600b      	str	r3, [r1, #0]
    4fda:	e01a      	b.n	5012 <__lo0bits+0x58>
    4fdc:	b298      	uxth	r0, r3
    4fde:	2800      	cmp	r0, #0
    4fe0:	d101      	bne.n	4fe6 <__lo0bits+0x2c>
    4fe2:	0c1b      	lsrs	r3, r3, #16
    4fe4:	2210      	movs	r2, #16
    4fe6:	b2d8      	uxtb	r0, r3
    4fe8:	2800      	cmp	r0, #0
    4fea:	d101      	bne.n	4ff0 <__lo0bits+0x36>
    4fec:	3208      	adds	r2, #8
    4fee:	0a1b      	lsrs	r3, r3, #8
    4ff0:	0718      	lsls	r0, r3, #28
    4ff2:	d101      	bne.n	4ff8 <__lo0bits+0x3e>
    4ff4:	3204      	adds	r2, #4
    4ff6:	091b      	lsrs	r3, r3, #4
    4ff8:	0798      	lsls	r0, r3, #30
    4ffa:	d101      	bne.n	5000 <__lo0bits+0x46>
    4ffc:	3202      	adds	r2, #2
    4ffe:	089b      	lsrs	r3, r3, #2
    5000:	07d8      	lsls	r0, r3, #31
    5002:	d404      	bmi.n	500e <__lo0bits+0x54>
    5004:	085b      	lsrs	r3, r3, #1
    5006:	2020      	movs	r0, #32
    5008:	2b00      	cmp	r3, #0
    500a:	d002      	beq.n	5012 <__lo0bits+0x58>
    500c:	3201      	adds	r2, #1
    500e:	600b      	str	r3, [r1, #0]
    5010:	1c10      	adds	r0, r2, #0
    5012:	4770      	bx	lr

00005014 <__i2b>:
    5014:	b510      	push	{r4, lr}
    5016:	1c0c      	adds	r4, r1, #0
    5018:	2101      	movs	r1, #1
    501a:	f7ff ff23 	bl	4e64 <_Balloc>
    501e:	2301      	movs	r3, #1
    5020:	6144      	str	r4, [r0, #20]
    5022:	6103      	str	r3, [r0, #16]
    5024:	bd10      	pop	{r4, pc}

00005026 <__multiply>:
    5026:	b5f0      	push	{r4, r5, r6, r7, lr}
    5028:	1c0c      	adds	r4, r1, #0
    502a:	1c15      	adds	r5, r2, #0
    502c:	6909      	ldr	r1, [r1, #16]
    502e:	6912      	ldr	r2, [r2, #16]
    5030:	b08b      	sub	sp, #44	; 0x2c
    5032:	4291      	cmp	r1, r2
    5034:	da02      	bge.n	503c <__multiply+0x16>
    5036:	1c23      	adds	r3, r4, #0
    5038:	1c2c      	adds	r4, r5, #0
    503a:	1c1d      	adds	r5, r3, #0
    503c:	6927      	ldr	r7, [r4, #16]
    503e:	692e      	ldr	r6, [r5, #16]
    5040:	68a2      	ldr	r2, [r4, #8]
    5042:	19bb      	adds	r3, r7, r6
    5044:	6861      	ldr	r1, [r4, #4]
    5046:	9302      	str	r3, [sp, #8]
    5048:	4293      	cmp	r3, r2
    504a:	dd00      	ble.n	504e <__multiply+0x28>
    504c:	3101      	adds	r1, #1
    504e:	f7ff ff09 	bl	4e64 <_Balloc>
    5052:	1c03      	adds	r3, r0, #0
    5054:	9003      	str	r0, [sp, #12]
    5056:	9802      	ldr	r0, [sp, #8]
    5058:	3314      	adds	r3, #20
    505a:	0082      	lsls	r2, r0, #2
    505c:	189a      	adds	r2, r3, r2
    505e:	1c19      	adds	r1, r3, #0
    5060:	4291      	cmp	r1, r2
    5062:	d202      	bcs.n	506a <__multiply+0x44>
    5064:	2000      	movs	r0, #0
    5066:	c101      	stmia	r1!, {r0}
    5068:	e7fa      	b.n	5060 <__multiply+0x3a>
    506a:	3514      	adds	r5, #20
    506c:	3414      	adds	r4, #20
    506e:	00bf      	lsls	r7, r7, #2
    5070:	46ac      	mov	ip, r5
    5072:	00b6      	lsls	r6, r6, #2
    5074:	19e7      	adds	r7, r4, r7
    5076:	4466      	add	r6, ip
    5078:	9404      	str	r4, [sp, #16]
    507a:	9707      	str	r7, [sp, #28]
    507c:	9609      	str	r6, [sp, #36]	; 0x24
    507e:	9e09      	ldr	r6, [sp, #36]	; 0x24
    5080:	45b4      	cmp	ip, r6
    5082:	d256      	bcs.n	5132 <__multiply+0x10c>
    5084:	4665      	mov	r5, ip
    5086:	882d      	ldrh	r5, [r5, #0]
    5088:	9505      	str	r5, [sp, #20]
    508a:	2d00      	cmp	r5, #0
    508c:	d01f      	beq.n	50ce <__multiply+0xa8>
    508e:	9c04      	ldr	r4, [sp, #16]
    5090:	1c19      	adds	r1, r3, #0
    5092:	2000      	movs	r0, #0
    5094:	680f      	ldr	r7, [r1, #0]
    5096:	cc40      	ldmia	r4!, {r6}
    5098:	b2bf      	uxth	r7, r7
    509a:	9d05      	ldr	r5, [sp, #20]
    509c:	9706      	str	r7, [sp, #24]
    509e:	b2b7      	uxth	r7, r6
    50a0:	436f      	muls	r7, r5
    50a2:	9d06      	ldr	r5, [sp, #24]
    50a4:	0c36      	lsrs	r6, r6, #16
    50a6:	19ef      	adds	r7, r5, r7
    50a8:	183f      	adds	r7, r7, r0
    50aa:	6808      	ldr	r0, [r1, #0]
    50ac:	9108      	str	r1, [sp, #32]
    50ae:	0c05      	lsrs	r5, r0, #16
    50b0:	9805      	ldr	r0, [sp, #20]
    50b2:	4346      	muls	r6, r0
    50b4:	0c38      	lsrs	r0, r7, #16
    50b6:	19ad      	adds	r5, r5, r6
    50b8:	182d      	adds	r5, r5, r0
    50ba:	0c28      	lsrs	r0, r5, #16
    50bc:	b2bf      	uxth	r7, r7
    50be:	042d      	lsls	r5, r5, #16
    50c0:	433d      	orrs	r5, r7
    50c2:	c120      	stmia	r1!, {r5}
    50c4:	9d07      	ldr	r5, [sp, #28]
    50c6:	42ac      	cmp	r4, r5
    50c8:	d3e4      	bcc.n	5094 <__multiply+0x6e>
    50ca:	9e08      	ldr	r6, [sp, #32]
    50cc:	6070      	str	r0, [r6, #4]
    50ce:	4667      	mov	r7, ip
    50d0:	887d      	ldrh	r5, [r7, #2]
    50d2:	2d00      	cmp	r5, #0
    50d4:	d022      	beq.n	511c <__multiply+0xf6>
    50d6:	2600      	movs	r6, #0
    50d8:	6818      	ldr	r0, [r3, #0]
    50da:	9c04      	ldr	r4, [sp, #16]
    50dc:	1c19      	adds	r1, r3, #0
    50de:	9601      	str	r6, [sp, #4]
    50e0:	8827      	ldrh	r7, [r4, #0]
    50e2:	b280      	uxth	r0, r0
    50e4:	436f      	muls	r7, r5
    50e6:	9706      	str	r7, [sp, #24]
    50e8:	9e06      	ldr	r6, [sp, #24]
    50ea:	884f      	ldrh	r7, [r1, #2]
    50ec:	9105      	str	r1, [sp, #20]
    50ee:	19f6      	adds	r6, r6, r7
    50f0:	9f01      	ldr	r7, [sp, #4]
    50f2:	19f7      	adds	r7, r6, r7
    50f4:	9706      	str	r7, [sp, #24]
    50f6:	043f      	lsls	r7, r7, #16
    50f8:	4338      	orrs	r0, r7
    50fa:	6008      	str	r0, [r1, #0]
    50fc:	cc01      	ldmia	r4!, {r0}
    50fe:	888f      	ldrh	r7, [r1, #4]
    5100:	0c00      	lsrs	r0, r0, #16
    5102:	4368      	muls	r0, r5
    5104:	19c0      	adds	r0, r0, r7
    5106:	9f06      	ldr	r7, [sp, #24]
    5108:	3104      	adds	r1, #4
    510a:	0c3e      	lsrs	r6, r7, #16
    510c:	1980      	adds	r0, r0, r6
    510e:	9f07      	ldr	r7, [sp, #28]
    5110:	0c06      	lsrs	r6, r0, #16
    5112:	9601      	str	r6, [sp, #4]
    5114:	42a7      	cmp	r7, r4
    5116:	d8e3      	bhi.n	50e0 <__multiply+0xba>
    5118:	9905      	ldr	r1, [sp, #20]
    511a:	6048      	str	r0, [r1, #4]
    511c:	2504      	movs	r5, #4
    511e:	44ac      	add	ip, r5
    5120:	195b      	adds	r3, r3, r5
    5122:	e7ac      	b.n	507e <__multiply+0x58>
    5124:	3a04      	subs	r2, #4
    5126:	6810      	ldr	r0, [r2, #0]
    5128:	2800      	cmp	r0, #0
    512a:	d105      	bne.n	5138 <__multiply+0x112>
    512c:	9f02      	ldr	r7, [sp, #8]
    512e:	3f01      	subs	r7, #1
    5130:	9702      	str	r7, [sp, #8]
    5132:	9d02      	ldr	r5, [sp, #8]
    5134:	2d00      	cmp	r5, #0
    5136:	dcf5      	bgt.n	5124 <__multiply+0xfe>
    5138:	9f03      	ldr	r7, [sp, #12]
    513a:	9e02      	ldr	r6, [sp, #8]
    513c:	1c38      	adds	r0, r7, #0
    513e:	613e      	str	r6, [r7, #16]
    5140:	b00b      	add	sp, #44	; 0x2c
    5142:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005144 <__pow5mult>:
    5144:	2303      	movs	r3, #3
    5146:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5148:	4013      	ands	r3, r2
    514a:	1c05      	adds	r5, r0, #0
    514c:	1c0e      	adds	r6, r1, #0
    514e:	1c14      	adds	r4, r2, #0
    5150:	2b00      	cmp	r3, #0
    5152:	d007      	beq.n	5164 <__pow5mult+0x20>
    5154:	4a22      	ldr	r2, [pc, #136]	; (51e0 <__pow5mult+0x9c>)
    5156:	3b01      	subs	r3, #1
    5158:	009b      	lsls	r3, r3, #2
    515a:	589a      	ldr	r2, [r3, r2]
    515c:	2300      	movs	r3, #0
    515e:	f7ff fed2 	bl	4f06 <__multadd>
    5162:	1c06      	adds	r6, r0, #0
    5164:	10a4      	asrs	r4, r4, #2
    5166:	9401      	str	r4, [sp, #4]
    5168:	d037      	beq.n	51da <__pow5mult+0x96>
    516a:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    516c:	2c00      	cmp	r4, #0
    516e:	d107      	bne.n	5180 <__pow5mult+0x3c>
    5170:	2010      	movs	r0, #16
    5172:	f7ff fe6d 	bl	4e50 <malloc>
    5176:	6268      	str	r0, [r5, #36]	; 0x24
    5178:	6044      	str	r4, [r0, #4]
    517a:	6084      	str	r4, [r0, #8]
    517c:	6004      	str	r4, [r0, #0]
    517e:	60c4      	str	r4, [r0, #12]
    5180:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    5182:	68bc      	ldr	r4, [r7, #8]
    5184:	2c00      	cmp	r4, #0
    5186:	d110      	bne.n	51aa <__pow5mult+0x66>
    5188:	1c28      	adds	r0, r5, #0
    518a:	4916      	ldr	r1, [pc, #88]	; (51e4 <__pow5mult+0xa0>)
    518c:	f7ff ff42 	bl	5014 <__i2b>
    5190:	2300      	movs	r3, #0
    5192:	60b8      	str	r0, [r7, #8]
    5194:	1c04      	adds	r4, r0, #0
    5196:	6003      	str	r3, [r0, #0]
    5198:	e007      	b.n	51aa <__pow5mult+0x66>
    519a:	9b01      	ldr	r3, [sp, #4]
    519c:	105b      	asrs	r3, r3, #1
    519e:	9301      	str	r3, [sp, #4]
    51a0:	d01b      	beq.n	51da <__pow5mult+0x96>
    51a2:	6820      	ldr	r0, [r4, #0]
    51a4:	2800      	cmp	r0, #0
    51a6:	d00f      	beq.n	51c8 <__pow5mult+0x84>
    51a8:	1c04      	adds	r4, r0, #0
    51aa:	9b01      	ldr	r3, [sp, #4]
    51ac:	07db      	lsls	r3, r3, #31
    51ae:	d5f4      	bpl.n	519a <__pow5mult+0x56>
    51b0:	1c31      	adds	r1, r6, #0
    51b2:	1c22      	adds	r2, r4, #0
    51b4:	1c28      	adds	r0, r5, #0
    51b6:	f7ff ff36 	bl	5026 <__multiply>
    51ba:	1c31      	adds	r1, r6, #0
    51bc:	1c07      	adds	r7, r0, #0
    51be:	1c28      	adds	r0, r5, #0
    51c0:	f7ff fe88 	bl	4ed4 <_Bfree>
    51c4:	1c3e      	adds	r6, r7, #0
    51c6:	e7e8      	b.n	519a <__pow5mult+0x56>
    51c8:	1c28      	adds	r0, r5, #0
    51ca:	1c21      	adds	r1, r4, #0
    51cc:	1c22      	adds	r2, r4, #0
    51ce:	f7ff ff2a 	bl	5026 <__multiply>
    51d2:	2300      	movs	r3, #0
    51d4:	6020      	str	r0, [r4, #0]
    51d6:	6003      	str	r3, [r0, #0]
    51d8:	e7e6      	b.n	51a8 <__pow5mult+0x64>
    51da:	1c30      	adds	r0, r6, #0
    51dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    51de:	46c0      	nop			; (mov r8, r8)
    51e0:	000087c8 	.word	0x000087c8
    51e4:	00000271 	.word	0x00000271

000051e8 <__lshift>:
    51e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    51ea:	1c0c      	adds	r4, r1, #0
    51ec:	b085      	sub	sp, #20
    51ee:	9003      	str	r0, [sp, #12]
    51f0:	6920      	ldr	r0, [r4, #16]
    51f2:	1155      	asrs	r5, r2, #5
    51f4:	1828      	adds	r0, r5, r0
    51f6:	9002      	str	r0, [sp, #8]
    51f8:	6849      	ldr	r1, [r1, #4]
    51fa:	3001      	adds	r0, #1
    51fc:	68a3      	ldr	r3, [r4, #8]
    51fe:	1c17      	adds	r7, r2, #0
    5200:	9000      	str	r0, [sp, #0]
    5202:	9a00      	ldr	r2, [sp, #0]
    5204:	429a      	cmp	r2, r3
    5206:	dd02      	ble.n	520e <__lshift+0x26>
    5208:	3101      	adds	r1, #1
    520a:	005b      	lsls	r3, r3, #1
    520c:	e7f9      	b.n	5202 <__lshift+0x1a>
    520e:	9803      	ldr	r0, [sp, #12]
    5210:	f7ff fe28 	bl	4e64 <_Balloc>
    5214:	1c02      	adds	r2, r0, #0
    5216:	1c06      	adds	r6, r0, #0
    5218:	3214      	adds	r2, #20
    521a:	2300      	movs	r3, #0
    521c:	42ab      	cmp	r3, r5
    521e:	da04      	bge.n	522a <__lshift+0x42>
    5220:	0099      	lsls	r1, r3, #2
    5222:	2000      	movs	r0, #0
    5224:	5050      	str	r0, [r2, r1]
    5226:	3301      	adds	r3, #1
    5228:	e7f8      	b.n	521c <__lshift+0x34>
    522a:	43eb      	mvns	r3, r5
    522c:	17db      	asrs	r3, r3, #31
    522e:	401d      	ands	r5, r3
    5230:	00ad      	lsls	r5, r5, #2
    5232:	6920      	ldr	r0, [r4, #16]
    5234:	1955      	adds	r5, r2, r5
    5236:	1c22      	adds	r2, r4, #0
    5238:	3214      	adds	r2, #20
    523a:	0083      	lsls	r3, r0, #2
    523c:	189b      	adds	r3, r3, r2
    523e:	469c      	mov	ip, r3
    5240:	231f      	movs	r3, #31
    5242:	401f      	ands	r7, r3
    5244:	d014      	beq.n	5270 <__lshift+0x88>
    5246:	2320      	movs	r3, #32
    5248:	1bdb      	subs	r3, r3, r7
    524a:	9301      	str	r3, [sp, #4]
    524c:	2300      	movs	r3, #0
    524e:	6810      	ldr	r0, [r2, #0]
    5250:	1c29      	adds	r1, r5, #0
    5252:	40b8      	lsls	r0, r7
    5254:	4303      	orrs	r3, r0
    5256:	c508      	stmia	r5!, {r3}
    5258:	ca08      	ldmia	r2!, {r3}
    525a:	9801      	ldr	r0, [sp, #4]
    525c:	40c3      	lsrs	r3, r0
    525e:	4594      	cmp	ip, r2
    5260:	d8f5      	bhi.n	524e <__lshift+0x66>
    5262:	604b      	str	r3, [r1, #4]
    5264:	2b00      	cmp	r3, #0
    5266:	d007      	beq.n	5278 <__lshift+0x90>
    5268:	9902      	ldr	r1, [sp, #8]
    526a:	3102      	adds	r1, #2
    526c:	9100      	str	r1, [sp, #0]
    526e:	e003      	b.n	5278 <__lshift+0x90>
    5270:	ca08      	ldmia	r2!, {r3}
    5272:	c508      	stmia	r5!, {r3}
    5274:	4594      	cmp	ip, r2
    5276:	d8fb      	bhi.n	5270 <__lshift+0x88>
    5278:	9b00      	ldr	r3, [sp, #0]
    527a:	9803      	ldr	r0, [sp, #12]
    527c:	3b01      	subs	r3, #1
    527e:	6133      	str	r3, [r6, #16]
    5280:	1c21      	adds	r1, r4, #0
    5282:	f7ff fe27 	bl	4ed4 <_Bfree>
    5286:	1c30      	adds	r0, r6, #0
    5288:	b005      	add	sp, #20
    528a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000528c <__mcmp>:
    528c:	b510      	push	{r4, lr}
    528e:	6902      	ldr	r2, [r0, #16]
    5290:	690c      	ldr	r4, [r1, #16]
    5292:	1c03      	adds	r3, r0, #0
    5294:	1b10      	subs	r0, r2, r4
    5296:	d113      	bne.n	52c0 <__mcmp+0x34>
    5298:	1c1a      	adds	r2, r3, #0
    529a:	00a0      	lsls	r0, r4, #2
    529c:	3214      	adds	r2, #20
    529e:	3114      	adds	r1, #20
    52a0:	1813      	adds	r3, r2, r0
    52a2:	1809      	adds	r1, r1, r0
    52a4:	3b04      	subs	r3, #4
    52a6:	3904      	subs	r1, #4
    52a8:	681c      	ldr	r4, [r3, #0]
    52aa:	6808      	ldr	r0, [r1, #0]
    52ac:	4284      	cmp	r4, r0
    52ae:	d004      	beq.n	52ba <__mcmp+0x2e>
    52b0:	4284      	cmp	r4, r0
    52b2:	4180      	sbcs	r0, r0
    52b4:	2301      	movs	r3, #1
    52b6:	4318      	orrs	r0, r3
    52b8:	e002      	b.n	52c0 <__mcmp+0x34>
    52ba:	4293      	cmp	r3, r2
    52bc:	d8f2      	bhi.n	52a4 <__mcmp+0x18>
    52be:	2000      	movs	r0, #0
    52c0:	bd10      	pop	{r4, pc}

000052c2 <__mdiff>:
    52c2:	b5f0      	push	{r4, r5, r6, r7, lr}
    52c4:	1c07      	adds	r7, r0, #0
    52c6:	b085      	sub	sp, #20
    52c8:	1c08      	adds	r0, r1, #0
    52ca:	1c0d      	adds	r5, r1, #0
    52cc:	1c11      	adds	r1, r2, #0
    52ce:	1c14      	adds	r4, r2, #0
    52d0:	f7ff ffdc 	bl	528c <__mcmp>
    52d4:	1e06      	subs	r6, r0, #0
    52d6:	d107      	bne.n	52e8 <__mdiff+0x26>
    52d8:	1c38      	adds	r0, r7, #0
    52da:	1c31      	adds	r1, r6, #0
    52dc:	f7ff fdc2 	bl	4e64 <_Balloc>
    52e0:	2301      	movs	r3, #1
    52e2:	6103      	str	r3, [r0, #16]
    52e4:	6146      	str	r6, [r0, #20]
    52e6:	e050      	b.n	538a <__mdiff+0xc8>
    52e8:	2800      	cmp	r0, #0
    52ea:	db01      	blt.n	52f0 <__mdiff+0x2e>
    52ec:	2600      	movs	r6, #0
    52ee:	e003      	b.n	52f8 <__mdiff+0x36>
    52f0:	1c2b      	adds	r3, r5, #0
    52f2:	2601      	movs	r6, #1
    52f4:	1c25      	adds	r5, r4, #0
    52f6:	1c1c      	adds	r4, r3, #0
    52f8:	6869      	ldr	r1, [r5, #4]
    52fa:	1c38      	adds	r0, r7, #0
    52fc:	f7ff fdb2 	bl	4e64 <_Balloc>
    5300:	692a      	ldr	r2, [r5, #16]
    5302:	1c2b      	adds	r3, r5, #0
    5304:	3314      	adds	r3, #20
    5306:	0091      	lsls	r1, r2, #2
    5308:	1859      	adds	r1, r3, r1
    530a:	9102      	str	r1, [sp, #8]
    530c:	6921      	ldr	r1, [r4, #16]
    530e:	1c25      	adds	r5, r4, #0
    5310:	3514      	adds	r5, #20
    5312:	0089      	lsls	r1, r1, #2
    5314:	1869      	adds	r1, r5, r1
    5316:	1c04      	adds	r4, r0, #0
    5318:	9103      	str	r1, [sp, #12]
    531a:	60c6      	str	r6, [r0, #12]
    531c:	3414      	adds	r4, #20
    531e:	2100      	movs	r1, #0
    5320:	cb40      	ldmia	r3!, {r6}
    5322:	cd80      	ldmia	r5!, {r7}
    5324:	46b4      	mov	ip, r6
    5326:	b2b6      	uxth	r6, r6
    5328:	1871      	adds	r1, r6, r1
    532a:	b2be      	uxth	r6, r7
    532c:	1b8e      	subs	r6, r1, r6
    532e:	4661      	mov	r1, ip
    5330:	9601      	str	r6, [sp, #4]
    5332:	0c3f      	lsrs	r7, r7, #16
    5334:	0c0e      	lsrs	r6, r1, #16
    5336:	1bf7      	subs	r7, r6, r7
    5338:	9e01      	ldr	r6, [sp, #4]
    533a:	3404      	adds	r4, #4
    533c:	1431      	asrs	r1, r6, #16
    533e:	187f      	adds	r7, r7, r1
    5340:	1439      	asrs	r1, r7, #16
    5342:	043f      	lsls	r7, r7, #16
    5344:	9700      	str	r7, [sp, #0]
    5346:	9f01      	ldr	r7, [sp, #4]
    5348:	1f26      	subs	r6, r4, #4
    534a:	46b4      	mov	ip, r6
    534c:	b2be      	uxth	r6, r7
    534e:	9f00      	ldr	r7, [sp, #0]
    5350:	4337      	orrs	r7, r6
    5352:	4666      	mov	r6, ip
    5354:	6037      	str	r7, [r6, #0]
    5356:	9f03      	ldr	r7, [sp, #12]
    5358:	42bd      	cmp	r5, r7
    535a:	d3e1      	bcc.n	5320 <__mdiff+0x5e>
    535c:	9e02      	ldr	r6, [sp, #8]
    535e:	1c25      	adds	r5, r4, #0
    5360:	42b3      	cmp	r3, r6
    5362:	d20b      	bcs.n	537c <__mdiff+0xba>
    5364:	cb80      	ldmia	r3!, {r7}
    5366:	b2bd      	uxth	r5, r7
    5368:	186d      	adds	r5, r5, r1
    536a:	142e      	asrs	r6, r5, #16
    536c:	0c3f      	lsrs	r7, r7, #16
    536e:	19f6      	adds	r6, r6, r7
    5370:	1431      	asrs	r1, r6, #16
    5372:	b2ad      	uxth	r5, r5
    5374:	0436      	lsls	r6, r6, #16
    5376:	4335      	orrs	r5, r6
    5378:	c420      	stmia	r4!, {r5}
    537a:	e7ef      	b.n	535c <__mdiff+0x9a>
    537c:	3d04      	subs	r5, #4
    537e:	682f      	ldr	r7, [r5, #0]
    5380:	2f00      	cmp	r7, #0
    5382:	d101      	bne.n	5388 <__mdiff+0xc6>
    5384:	3a01      	subs	r2, #1
    5386:	e7f9      	b.n	537c <__mdiff+0xba>
    5388:	6102      	str	r2, [r0, #16]
    538a:	b005      	add	sp, #20
    538c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00005390 <__d2b>:
    5390:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5392:	2101      	movs	r1, #1
    5394:	1c1d      	adds	r5, r3, #0
    5396:	1c14      	adds	r4, r2, #0
    5398:	f7ff fd64 	bl	4e64 <_Balloc>
    539c:	006f      	lsls	r7, r5, #1
    539e:	032b      	lsls	r3, r5, #12
    53a0:	1c06      	adds	r6, r0, #0
    53a2:	0b1b      	lsrs	r3, r3, #12
    53a4:	0d7f      	lsrs	r7, r7, #21
    53a6:	d002      	beq.n	53ae <__d2b+0x1e>
    53a8:	2280      	movs	r2, #128	; 0x80
    53aa:	0352      	lsls	r2, r2, #13
    53ac:	4313      	orrs	r3, r2
    53ae:	9301      	str	r3, [sp, #4]
    53b0:	2c00      	cmp	r4, #0
    53b2:	d019      	beq.n	53e8 <__d2b+0x58>
    53b4:	4668      	mov	r0, sp
    53b6:	9400      	str	r4, [sp, #0]
    53b8:	f7ff fdff 	bl	4fba <__lo0bits>
    53bc:	9a00      	ldr	r2, [sp, #0]
    53be:	2800      	cmp	r0, #0
    53c0:	d009      	beq.n	53d6 <__d2b+0x46>
    53c2:	9b01      	ldr	r3, [sp, #4]
    53c4:	2120      	movs	r1, #32
    53c6:	1c1c      	adds	r4, r3, #0
    53c8:	1a09      	subs	r1, r1, r0
    53ca:	408c      	lsls	r4, r1
    53cc:	4322      	orrs	r2, r4
    53ce:	40c3      	lsrs	r3, r0
    53d0:	6172      	str	r2, [r6, #20]
    53d2:	9301      	str	r3, [sp, #4]
    53d4:	e000      	b.n	53d8 <__d2b+0x48>
    53d6:	6172      	str	r2, [r6, #20]
    53d8:	9c01      	ldr	r4, [sp, #4]
    53da:	61b4      	str	r4, [r6, #24]
    53dc:	4263      	negs	r3, r4
    53de:	4163      	adcs	r3, r4
    53e0:	2402      	movs	r4, #2
    53e2:	1ae4      	subs	r4, r4, r3
    53e4:	6134      	str	r4, [r6, #16]
    53e6:	e007      	b.n	53f8 <__d2b+0x68>
    53e8:	a801      	add	r0, sp, #4
    53ea:	f7ff fde6 	bl	4fba <__lo0bits>
    53ee:	9901      	ldr	r1, [sp, #4]
    53f0:	2401      	movs	r4, #1
    53f2:	6171      	str	r1, [r6, #20]
    53f4:	6134      	str	r4, [r6, #16]
    53f6:	3020      	adds	r0, #32
    53f8:	2f00      	cmp	r7, #0
    53fa:	d009      	beq.n	5410 <__d2b+0x80>
    53fc:	4a0d      	ldr	r2, [pc, #52]	; (5434 <__d2b+0xa4>)
    53fe:	9c08      	ldr	r4, [sp, #32]
    5400:	18bf      	adds	r7, r7, r2
    5402:	183f      	adds	r7, r7, r0
    5404:	6027      	str	r7, [r4, #0]
    5406:	2335      	movs	r3, #53	; 0x35
    5408:	9c09      	ldr	r4, [sp, #36]	; 0x24
    540a:	1a18      	subs	r0, r3, r0
    540c:	6020      	str	r0, [r4, #0]
    540e:	e00e      	b.n	542e <__d2b+0x9e>
    5410:	4909      	ldr	r1, [pc, #36]	; (5438 <__d2b+0xa8>)
    5412:	9a08      	ldr	r2, [sp, #32]
    5414:	1840      	adds	r0, r0, r1
    5416:	4909      	ldr	r1, [pc, #36]	; (543c <__d2b+0xac>)
    5418:	6010      	str	r0, [r2, #0]
    541a:	1863      	adds	r3, r4, r1
    541c:	009b      	lsls	r3, r3, #2
    541e:	18f3      	adds	r3, r6, r3
    5420:	6958      	ldr	r0, [r3, #20]
    5422:	f7ff fdae 	bl	4f82 <__hi0bits>
    5426:	0164      	lsls	r4, r4, #5
    5428:	9a09      	ldr	r2, [sp, #36]	; 0x24
    542a:	1a24      	subs	r4, r4, r0
    542c:	6014      	str	r4, [r2, #0]
    542e:	1c30      	adds	r0, r6, #0
    5430:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5432:	46c0      	nop			; (mov r8, r8)
    5434:	fffffbcd 	.word	0xfffffbcd
    5438:	fffffbce 	.word	0xfffffbce
    543c:	3fffffff 	.word	0x3fffffff

00005440 <_calloc_r>:
    5440:	b538      	push	{r3, r4, r5, lr}
    5442:	1c15      	adds	r5, r2, #0
    5444:	434d      	muls	r5, r1
    5446:	1c29      	adds	r1, r5, #0
    5448:	f000 f808 	bl	545c <_malloc_r>
    544c:	1e04      	subs	r4, r0, #0
    544e:	d003      	beq.n	5458 <_calloc_r+0x18>
    5450:	2100      	movs	r1, #0
    5452:	1c2a      	adds	r2, r5, #0
    5454:	f7fe fb41 	bl	3ada <memset>
    5458:	1c20      	adds	r0, r4, #0
    545a:	bd38      	pop	{r3, r4, r5, pc}

0000545c <_malloc_r>:
    545c:	b570      	push	{r4, r5, r6, lr}
    545e:	2303      	movs	r3, #3
    5460:	1ccd      	adds	r5, r1, #3
    5462:	439d      	bics	r5, r3
    5464:	3508      	adds	r5, #8
    5466:	1c06      	adds	r6, r0, #0
    5468:	2d0c      	cmp	r5, #12
    546a:	d201      	bcs.n	5470 <_malloc_r+0x14>
    546c:	250c      	movs	r5, #12
    546e:	e001      	b.n	5474 <_malloc_r+0x18>
    5470:	2d00      	cmp	r5, #0
    5472:	db3f      	blt.n	54f4 <_malloc_r+0x98>
    5474:	428d      	cmp	r5, r1
    5476:	d33d      	bcc.n	54f4 <_malloc_r+0x98>
    5478:	4b20      	ldr	r3, [pc, #128]	; (54fc <_malloc_r+0xa0>)
    547a:	681c      	ldr	r4, [r3, #0]
    547c:	1c1a      	adds	r2, r3, #0
    547e:	1c21      	adds	r1, r4, #0
    5480:	2900      	cmp	r1, #0
    5482:	d013      	beq.n	54ac <_malloc_r+0x50>
    5484:	6808      	ldr	r0, [r1, #0]
    5486:	1b43      	subs	r3, r0, r5
    5488:	d40d      	bmi.n	54a6 <_malloc_r+0x4a>
    548a:	2b0b      	cmp	r3, #11
    548c:	d902      	bls.n	5494 <_malloc_r+0x38>
    548e:	600b      	str	r3, [r1, #0]
    5490:	18cc      	adds	r4, r1, r3
    5492:	e01e      	b.n	54d2 <_malloc_r+0x76>
    5494:	428c      	cmp	r4, r1
    5496:	d102      	bne.n	549e <_malloc_r+0x42>
    5498:	6863      	ldr	r3, [r4, #4]
    549a:	6013      	str	r3, [r2, #0]
    549c:	e01a      	b.n	54d4 <_malloc_r+0x78>
    549e:	6848      	ldr	r0, [r1, #4]
    54a0:	6060      	str	r0, [r4, #4]
    54a2:	1c0c      	adds	r4, r1, #0
    54a4:	e016      	b.n	54d4 <_malloc_r+0x78>
    54a6:	1c0c      	adds	r4, r1, #0
    54a8:	6849      	ldr	r1, [r1, #4]
    54aa:	e7e9      	b.n	5480 <_malloc_r+0x24>
    54ac:	4c14      	ldr	r4, [pc, #80]	; (5500 <_malloc_r+0xa4>)
    54ae:	6820      	ldr	r0, [r4, #0]
    54b0:	2800      	cmp	r0, #0
    54b2:	d103      	bne.n	54bc <_malloc_r+0x60>
    54b4:	1c30      	adds	r0, r6, #0
    54b6:	f000 f825 	bl	5504 <_sbrk_r>
    54ba:	6020      	str	r0, [r4, #0]
    54bc:	1c30      	adds	r0, r6, #0
    54be:	1c29      	adds	r1, r5, #0
    54c0:	f000 f820 	bl	5504 <_sbrk_r>
    54c4:	1c43      	adds	r3, r0, #1
    54c6:	d015      	beq.n	54f4 <_malloc_r+0x98>
    54c8:	1cc4      	adds	r4, r0, #3
    54ca:	2303      	movs	r3, #3
    54cc:	439c      	bics	r4, r3
    54ce:	4284      	cmp	r4, r0
    54d0:	d10a      	bne.n	54e8 <_malloc_r+0x8c>
    54d2:	6025      	str	r5, [r4, #0]
    54d4:	1c20      	adds	r0, r4, #0
    54d6:	300b      	adds	r0, #11
    54d8:	2207      	movs	r2, #7
    54da:	1d23      	adds	r3, r4, #4
    54dc:	4390      	bics	r0, r2
    54de:	1ac3      	subs	r3, r0, r3
    54e0:	d00b      	beq.n	54fa <_malloc_r+0x9e>
    54e2:	425a      	negs	r2, r3
    54e4:	50e2      	str	r2, [r4, r3]
    54e6:	e008      	b.n	54fa <_malloc_r+0x9e>
    54e8:	1a21      	subs	r1, r4, r0
    54ea:	1c30      	adds	r0, r6, #0
    54ec:	f000 f80a 	bl	5504 <_sbrk_r>
    54f0:	3001      	adds	r0, #1
    54f2:	d1ee      	bne.n	54d2 <_malloc_r+0x76>
    54f4:	230c      	movs	r3, #12
    54f6:	6033      	str	r3, [r6, #0]
    54f8:	2000      	movs	r0, #0
    54fa:	bd70      	pop	{r4, r5, r6, pc}
    54fc:	200001f4 	.word	0x200001f4
    5500:	200001f0 	.word	0x200001f0

00005504 <_sbrk_r>:
    5504:	b538      	push	{r3, r4, r5, lr}
    5506:	4c07      	ldr	r4, [pc, #28]	; (5524 <_sbrk_r+0x20>)
    5508:	2300      	movs	r3, #0
    550a:	1c05      	adds	r5, r0, #0
    550c:	1c08      	adds	r0, r1, #0
    550e:	6023      	str	r3, [r4, #0]
    5510:	f7fd ff14 	bl	333c <_sbrk>
    5514:	1c43      	adds	r3, r0, #1
    5516:	d103      	bne.n	5520 <_sbrk_r+0x1c>
    5518:	6823      	ldr	r3, [r4, #0]
    551a:	2b00      	cmp	r3, #0
    551c:	d000      	beq.n	5520 <_sbrk_r+0x1c>
    551e:	602b      	str	r3, [r5, #0]
    5520:	bd38      	pop	{r3, r4, r5, pc}
    5522:	46c0      	nop			; (mov r8, r8)
    5524:	20000b28 	.word	0x20000b28

00005528 <__gnu_thumb1_case_uqi>:
    5528:	b402      	push	{r1}
    552a:	4671      	mov	r1, lr
    552c:	0849      	lsrs	r1, r1, #1
    552e:	0049      	lsls	r1, r1, #1
    5530:	5c09      	ldrb	r1, [r1, r0]
    5532:	0049      	lsls	r1, r1, #1
    5534:	448e      	add	lr, r1
    5536:	bc02      	pop	{r1}
    5538:	4770      	bx	lr
    553a:	46c0      	nop			; (mov r8, r8)

0000553c <__aeabi_uidiv>:
    553c:	2900      	cmp	r1, #0
    553e:	d034      	beq.n	55aa <.udivsi3_skip_div0_test+0x6a>

00005540 <.udivsi3_skip_div0_test>:
    5540:	2301      	movs	r3, #1
    5542:	2200      	movs	r2, #0
    5544:	b410      	push	{r4}
    5546:	4288      	cmp	r0, r1
    5548:	d32c      	bcc.n	55a4 <.udivsi3_skip_div0_test+0x64>
    554a:	2401      	movs	r4, #1
    554c:	0724      	lsls	r4, r4, #28
    554e:	42a1      	cmp	r1, r4
    5550:	d204      	bcs.n	555c <.udivsi3_skip_div0_test+0x1c>
    5552:	4281      	cmp	r1, r0
    5554:	d202      	bcs.n	555c <.udivsi3_skip_div0_test+0x1c>
    5556:	0109      	lsls	r1, r1, #4
    5558:	011b      	lsls	r3, r3, #4
    555a:	e7f8      	b.n	554e <.udivsi3_skip_div0_test+0xe>
    555c:	00e4      	lsls	r4, r4, #3
    555e:	42a1      	cmp	r1, r4
    5560:	d204      	bcs.n	556c <.udivsi3_skip_div0_test+0x2c>
    5562:	4281      	cmp	r1, r0
    5564:	d202      	bcs.n	556c <.udivsi3_skip_div0_test+0x2c>
    5566:	0049      	lsls	r1, r1, #1
    5568:	005b      	lsls	r3, r3, #1
    556a:	e7f8      	b.n	555e <.udivsi3_skip_div0_test+0x1e>
    556c:	4288      	cmp	r0, r1
    556e:	d301      	bcc.n	5574 <.udivsi3_skip_div0_test+0x34>
    5570:	1a40      	subs	r0, r0, r1
    5572:	431a      	orrs	r2, r3
    5574:	084c      	lsrs	r4, r1, #1
    5576:	42a0      	cmp	r0, r4
    5578:	d302      	bcc.n	5580 <.udivsi3_skip_div0_test+0x40>
    557a:	1b00      	subs	r0, r0, r4
    557c:	085c      	lsrs	r4, r3, #1
    557e:	4322      	orrs	r2, r4
    5580:	088c      	lsrs	r4, r1, #2
    5582:	42a0      	cmp	r0, r4
    5584:	d302      	bcc.n	558c <.udivsi3_skip_div0_test+0x4c>
    5586:	1b00      	subs	r0, r0, r4
    5588:	089c      	lsrs	r4, r3, #2
    558a:	4322      	orrs	r2, r4
    558c:	08cc      	lsrs	r4, r1, #3
    558e:	42a0      	cmp	r0, r4
    5590:	d302      	bcc.n	5598 <.udivsi3_skip_div0_test+0x58>
    5592:	1b00      	subs	r0, r0, r4
    5594:	08dc      	lsrs	r4, r3, #3
    5596:	4322      	orrs	r2, r4
    5598:	2800      	cmp	r0, #0
    559a:	d003      	beq.n	55a4 <.udivsi3_skip_div0_test+0x64>
    559c:	091b      	lsrs	r3, r3, #4
    559e:	d001      	beq.n	55a4 <.udivsi3_skip_div0_test+0x64>
    55a0:	0909      	lsrs	r1, r1, #4
    55a2:	e7e3      	b.n	556c <.udivsi3_skip_div0_test+0x2c>
    55a4:	1c10      	adds	r0, r2, #0
    55a6:	bc10      	pop	{r4}
    55a8:	4770      	bx	lr
    55aa:	2800      	cmp	r0, #0
    55ac:	d001      	beq.n	55b2 <.udivsi3_skip_div0_test+0x72>
    55ae:	2000      	movs	r0, #0
    55b0:	43c0      	mvns	r0, r0
    55b2:	b407      	push	{r0, r1, r2}
    55b4:	4802      	ldr	r0, [pc, #8]	; (55c0 <.udivsi3_skip_div0_test+0x80>)
    55b6:	a102      	add	r1, pc, #8	; (adr r1, 55c0 <.udivsi3_skip_div0_test+0x80>)
    55b8:	1840      	adds	r0, r0, r1
    55ba:	9002      	str	r0, [sp, #8]
    55bc:	bd03      	pop	{r0, r1, pc}
    55be:	46c0      	nop			; (mov r8, r8)
    55c0:	000000d9 	.word	0x000000d9

000055c4 <__aeabi_uidivmod>:
    55c4:	2900      	cmp	r1, #0
    55c6:	d0f0      	beq.n	55aa <.udivsi3_skip_div0_test+0x6a>
    55c8:	b503      	push	{r0, r1, lr}
    55ca:	f7ff ffb9 	bl	5540 <.udivsi3_skip_div0_test>
    55ce:	bc0e      	pop	{r1, r2, r3}
    55d0:	4342      	muls	r2, r0
    55d2:	1a89      	subs	r1, r1, r2
    55d4:	4718      	bx	r3
    55d6:	46c0      	nop			; (mov r8, r8)

000055d8 <__aeabi_idiv>:
    55d8:	2900      	cmp	r1, #0
    55da:	d041      	beq.n	5660 <.divsi3_skip_div0_test+0x84>

000055dc <.divsi3_skip_div0_test>:
    55dc:	b410      	push	{r4}
    55de:	1c04      	adds	r4, r0, #0
    55e0:	404c      	eors	r4, r1
    55e2:	46a4      	mov	ip, r4
    55e4:	2301      	movs	r3, #1
    55e6:	2200      	movs	r2, #0
    55e8:	2900      	cmp	r1, #0
    55ea:	d500      	bpl.n	55ee <.divsi3_skip_div0_test+0x12>
    55ec:	4249      	negs	r1, r1
    55ee:	2800      	cmp	r0, #0
    55f0:	d500      	bpl.n	55f4 <.divsi3_skip_div0_test+0x18>
    55f2:	4240      	negs	r0, r0
    55f4:	4288      	cmp	r0, r1
    55f6:	d32c      	bcc.n	5652 <.divsi3_skip_div0_test+0x76>
    55f8:	2401      	movs	r4, #1
    55fa:	0724      	lsls	r4, r4, #28
    55fc:	42a1      	cmp	r1, r4
    55fe:	d204      	bcs.n	560a <.divsi3_skip_div0_test+0x2e>
    5600:	4281      	cmp	r1, r0
    5602:	d202      	bcs.n	560a <.divsi3_skip_div0_test+0x2e>
    5604:	0109      	lsls	r1, r1, #4
    5606:	011b      	lsls	r3, r3, #4
    5608:	e7f8      	b.n	55fc <.divsi3_skip_div0_test+0x20>
    560a:	00e4      	lsls	r4, r4, #3
    560c:	42a1      	cmp	r1, r4
    560e:	d204      	bcs.n	561a <.divsi3_skip_div0_test+0x3e>
    5610:	4281      	cmp	r1, r0
    5612:	d202      	bcs.n	561a <.divsi3_skip_div0_test+0x3e>
    5614:	0049      	lsls	r1, r1, #1
    5616:	005b      	lsls	r3, r3, #1
    5618:	e7f8      	b.n	560c <.divsi3_skip_div0_test+0x30>
    561a:	4288      	cmp	r0, r1
    561c:	d301      	bcc.n	5622 <.divsi3_skip_div0_test+0x46>
    561e:	1a40      	subs	r0, r0, r1
    5620:	431a      	orrs	r2, r3
    5622:	084c      	lsrs	r4, r1, #1
    5624:	42a0      	cmp	r0, r4
    5626:	d302      	bcc.n	562e <.divsi3_skip_div0_test+0x52>
    5628:	1b00      	subs	r0, r0, r4
    562a:	085c      	lsrs	r4, r3, #1
    562c:	4322      	orrs	r2, r4
    562e:	088c      	lsrs	r4, r1, #2
    5630:	42a0      	cmp	r0, r4
    5632:	d302      	bcc.n	563a <.divsi3_skip_div0_test+0x5e>
    5634:	1b00      	subs	r0, r0, r4
    5636:	089c      	lsrs	r4, r3, #2
    5638:	4322      	orrs	r2, r4
    563a:	08cc      	lsrs	r4, r1, #3
    563c:	42a0      	cmp	r0, r4
    563e:	d302      	bcc.n	5646 <.divsi3_skip_div0_test+0x6a>
    5640:	1b00      	subs	r0, r0, r4
    5642:	08dc      	lsrs	r4, r3, #3
    5644:	4322      	orrs	r2, r4
    5646:	2800      	cmp	r0, #0
    5648:	d003      	beq.n	5652 <.divsi3_skip_div0_test+0x76>
    564a:	091b      	lsrs	r3, r3, #4
    564c:	d001      	beq.n	5652 <.divsi3_skip_div0_test+0x76>
    564e:	0909      	lsrs	r1, r1, #4
    5650:	e7e3      	b.n	561a <.divsi3_skip_div0_test+0x3e>
    5652:	1c10      	adds	r0, r2, #0
    5654:	4664      	mov	r4, ip
    5656:	2c00      	cmp	r4, #0
    5658:	d500      	bpl.n	565c <.divsi3_skip_div0_test+0x80>
    565a:	4240      	negs	r0, r0
    565c:	bc10      	pop	{r4}
    565e:	4770      	bx	lr
    5660:	2800      	cmp	r0, #0
    5662:	d006      	beq.n	5672 <.divsi3_skip_div0_test+0x96>
    5664:	db03      	blt.n	566e <.divsi3_skip_div0_test+0x92>
    5666:	2000      	movs	r0, #0
    5668:	43c0      	mvns	r0, r0
    566a:	0840      	lsrs	r0, r0, #1
    566c:	e001      	b.n	5672 <.divsi3_skip_div0_test+0x96>
    566e:	2080      	movs	r0, #128	; 0x80
    5670:	0600      	lsls	r0, r0, #24
    5672:	b407      	push	{r0, r1, r2}
    5674:	4802      	ldr	r0, [pc, #8]	; (5680 <.divsi3_skip_div0_test+0xa4>)
    5676:	a102      	add	r1, pc, #8	; (adr r1, 5680 <.divsi3_skip_div0_test+0xa4>)
    5678:	1840      	adds	r0, r0, r1
    567a:	9002      	str	r0, [sp, #8]
    567c:	bd03      	pop	{r0, r1, pc}
    567e:	46c0      	nop			; (mov r8, r8)
    5680:	00000019 	.word	0x00000019

00005684 <__aeabi_idivmod>:
    5684:	2900      	cmp	r1, #0
    5686:	d0eb      	beq.n	5660 <.divsi3_skip_div0_test+0x84>
    5688:	b503      	push	{r0, r1, lr}
    568a:	f7ff ffa7 	bl	55dc <.divsi3_skip_div0_test>
    568e:	bc0e      	pop	{r1, r2, r3}
    5690:	4342      	muls	r2, r0
    5692:	1a89      	subs	r1, r1, r2
    5694:	4718      	bx	r3
    5696:	46c0      	nop			; (mov r8, r8)

00005698 <__aeabi_idiv0>:
    5698:	4770      	bx	lr
    569a:	46c0      	nop			; (mov r8, r8)

0000569c <__aeabi_cdrcmple>:
    569c:	4684      	mov	ip, r0
    569e:	1c10      	adds	r0, r2, #0
    56a0:	4662      	mov	r2, ip
    56a2:	468c      	mov	ip, r1
    56a4:	1c19      	adds	r1, r3, #0
    56a6:	4663      	mov	r3, ip
    56a8:	e000      	b.n	56ac <__aeabi_cdcmpeq>
    56aa:	46c0      	nop			; (mov r8, r8)

000056ac <__aeabi_cdcmpeq>:
    56ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    56ae:	f001 fe4f 	bl	7350 <__ledf2>
    56b2:	2800      	cmp	r0, #0
    56b4:	d401      	bmi.n	56ba <__aeabi_cdcmpeq+0xe>
    56b6:	2100      	movs	r1, #0
    56b8:	42c8      	cmn	r0, r1
    56ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000056bc <__aeabi_dcmpeq>:
    56bc:	b510      	push	{r4, lr}
    56be:	f001 fd7f 	bl	71c0 <__eqdf2>
    56c2:	4240      	negs	r0, r0
    56c4:	3001      	adds	r0, #1
    56c6:	bd10      	pop	{r4, pc}

000056c8 <__aeabi_dcmplt>:
    56c8:	b510      	push	{r4, lr}
    56ca:	f001 fe41 	bl	7350 <__ledf2>
    56ce:	2800      	cmp	r0, #0
    56d0:	db01      	blt.n	56d6 <__aeabi_dcmplt+0xe>
    56d2:	2000      	movs	r0, #0
    56d4:	bd10      	pop	{r4, pc}
    56d6:	2001      	movs	r0, #1
    56d8:	bd10      	pop	{r4, pc}
    56da:	46c0      	nop			; (mov r8, r8)

000056dc <__aeabi_dcmple>:
    56dc:	b510      	push	{r4, lr}
    56de:	f001 fe37 	bl	7350 <__ledf2>
    56e2:	2800      	cmp	r0, #0
    56e4:	dd01      	ble.n	56ea <__aeabi_dcmple+0xe>
    56e6:	2000      	movs	r0, #0
    56e8:	bd10      	pop	{r4, pc}
    56ea:	2001      	movs	r0, #1
    56ec:	bd10      	pop	{r4, pc}
    56ee:	46c0      	nop			; (mov r8, r8)

000056f0 <__aeabi_dcmpgt>:
    56f0:	b510      	push	{r4, lr}
    56f2:	f001 fdaf 	bl	7254 <__gedf2>
    56f6:	2800      	cmp	r0, #0
    56f8:	dc01      	bgt.n	56fe <__aeabi_dcmpgt+0xe>
    56fa:	2000      	movs	r0, #0
    56fc:	bd10      	pop	{r4, pc}
    56fe:	2001      	movs	r0, #1
    5700:	bd10      	pop	{r4, pc}
    5702:	46c0      	nop			; (mov r8, r8)

00005704 <__aeabi_dcmpge>:
    5704:	b510      	push	{r4, lr}
    5706:	f001 fda5 	bl	7254 <__gedf2>
    570a:	2800      	cmp	r0, #0
    570c:	da01      	bge.n	5712 <__aeabi_dcmpge+0xe>
    570e:	2000      	movs	r0, #0
    5710:	bd10      	pop	{r4, pc}
    5712:	2001      	movs	r0, #1
    5714:	bd10      	pop	{r4, pc}
    5716:	46c0      	nop			; (mov r8, r8)

00005718 <__aeabi_cfrcmple>:
    5718:	4684      	mov	ip, r0
    571a:	1c08      	adds	r0, r1, #0
    571c:	4661      	mov	r1, ip
    571e:	e7ff      	b.n	5720 <__aeabi_cfcmpeq>

00005720 <__aeabi_cfcmpeq>:
    5720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    5722:	f000 fb4f 	bl	5dc4 <__lesf2>
    5726:	2800      	cmp	r0, #0
    5728:	d401      	bmi.n	572e <__aeabi_cfcmpeq+0xe>
    572a:	2100      	movs	r1, #0
    572c:	42c8      	cmn	r0, r1
    572e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00005730 <__aeabi_fcmpeq>:
    5730:	b510      	push	{r4, lr}
    5732:	f000 fad5 	bl	5ce0 <__eqsf2>
    5736:	4240      	negs	r0, r0
    5738:	3001      	adds	r0, #1
    573a:	bd10      	pop	{r4, pc}

0000573c <__aeabi_fcmplt>:
    573c:	b510      	push	{r4, lr}
    573e:	f000 fb41 	bl	5dc4 <__lesf2>
    5742:	2800      	cmp	r0, #0
    5744:	db01      	blt.n	574a <__aeabi_fcmplt+0xe>
    5746:	2000      	movs	r0, #0
    5748:	bd10      	pop	{r4, pc}
    574a:	2001      	movs	r0, #1
    574c:	bd10      	pop	{r4, pc}
    574e:	46c0      	nop			; (mov r8, r8)

00005750 <__aeabi_fcmple>:
    5750:	b510      	push	{r4, lr}
    5752:	f000 fb37 	bl	5dc4 <__lesf2>
    5756:	2800      	cmp	r0, #0
    5758:	dd01      	ble.n	575e <__aeabi_fcmple+0xe>
    575a:	2000      	movs	r0, #0
    575c:	bd10      	pop	{r4, pc}
    575e:	2001      	movs	r0, #1
    5760:	bd10      	pop	{r4, pc}
    5762:	46c0      	nop			; (mov r8, r8)

00005764 <__aeabi_fcmpgt>:
    5764:	b510      	push	{r4, lr}
    5766:	f000 fae5 	bl	5d34 <__gesf2>
    576a:	2800      	cmp	r0, #0
    576c:	dc01      	bgt.n	5772 <__aeabi_fcmpgt+0xe>
    576e:	2000      	movs	r0, #0
    5770:	bd10      	pop	{r4, pc}
    5772:	2001      	movs	r0, #1
    5774:	bd10      	pop	{r4, pc}
    5776:	46c0      	nop			; (mov r8, r8)

00005778 <__aeabi_fcmpge>:
    5778:	b510      	push	{r4, lr}
    577a:	f000 fadb 	bl	5d34 <__gesf2>
    577e:	2800      	cmp	r0, #0
    5780:	da01      	bge.n	5786 <__aeabi_fcmpge+0xe>
    5782:	2000      	movs	r0, #0
    5784:	bd10      	pop	{r4, pc}
    5786:	2001      	movs	r0, #1
    5788:	bd10      	pop	{r4, pc}
    578a:	46c0      	nop			; (mov r8, r8)

0000578c <__aeabi_f2uiz>:
    578c:	219e      	movs	r1, #158	; 0x9e
    578e:	b510      	push	{r4, lr}
    5790:	05c9      	lsls	r1, r1, #23
    5792:	1c04      	adds	r4, r0, #0
    5794:	f7ff fff0 	bl	5778 <__aeabi_fcmpge>
    5798:	2800      	cmp	r0, #0
    579a:	d103      	bne.n	57a4 <__aeabi_f2uiz+0x18>
    579c:	1c20      	adds	r0, r4, #0
    579e:	f000 fdfd 	bl	639c <__aeabi_f2iz>
    57a2:	bd10      	pop	{r4, pc}
    57a4:	219e      	movs	r1, #158	; 0x9e
    57a6:	05c9      	lsls	r1, r1, #23
    57a8:	1c20      	adds	r0, r4, #0
    57aa:	f000 fc81 	bl	60b0 <__aeabi_fsub>
    57ae:	f000 fdf5 	bl	639c <__aeabi_f2iz>
    57b2:	2380      	movs	r3, #128	; 0x80
    57b4:	061b      	lsls	r3, r3, #24
    57b6:	18c0      	adds	r0, r0, r3
    57b8:	e7f3      	b.n	57a2 <__aeabi_f2uiz+0x16>
    57ba:	46c0      	nop			; (mov r8, r8)

000057bc <__aeabi_fadd>:
    57bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57be:	0243      	lsls	r3, r0, #9
    57c0:	0044      	lsls	r4, r0, #1
    57c2:	0fc5      	lsrs	r5, r0, #31
    57c4:	024e      	lsls	r6, r1, #9
    57c6:	0048      	lsls	r0, r1, #1
    57c8:	0e24      	lsrs	r4, r4, #24
    57ca:	1c2a      	adds	r2, r5, #0
    57cc:	099b      	lsrs	r3, r3, #6
    57ce:	0e00      	lsrs	r0, r0, #24
    57d0:	0fc9      	lsrs	r1, r1, #31
    57d2:	09b6      	lsrs	r6, r6, #6
    57d4:	428d      	cmp	r5, r1
    57d6:	d05b      	beq.n	5890 <__aeabi_fadd+0xd4>
    57d8:	1a22      	subs	r2, r4, r0
    57da:	2a00      	cmp	r2, #0
    57dc:	dc00      	bgt.n	57e0 <__aeabi_fadd+0x24>
    57de:	e089      	b.n	58f4 <__aeabi_fadd+0x138>
    57e0:	2800      	cmp	r0, #0
    57e2:	d11d      	bne.n	5820 <__aeabi_fadd+0x64>
    57e4:	2e00      	cmp	r6, #0
    57e6:	d000      	beq.n	57ea <__aeabi_fadd+0x2e>
    57e8:	e075      	b.n	58d6 <__aeabi_fadd+0x11a>
    57ea:	0758      	lsls	r0, r3, #29
    57ec:	d004      	beq.n	57f8 <__aeabi_fadd+0x3c>
    57ee:	220f      	movs	r2, #15
    57f0:	401a      	ands	r2, r3
    57f2:	2a04      	cmp	r2, #4
    57f4:	d000      	beq.n	57f8 <__aeabi_fadd+0x3c>
    57f6:	3304      	adds	r3, #4
    57f8:	2180      	movs	r1, #128	; 0x80
    57fa:	04c9      	lsls	r1, r1, #19
    57fc:	4019      	ands	r1, r3
    57fe:	1c2a      	adds	r2, r5, #0
    5800:	2900      	cmp	r1, #0
    5802:	d03a      	beq.n	587a <__aeabi_fadd+0xbe>
    5804:	3401      	adds	r4, #1
    5806:	2cff      	cmp	r4, #255	; 0xff
    5808:	d100      	bne.n	580c <__aeabi_fadd+0x50>
    580a:	e07f      	b.n	590c <__aeabi_fadd+0x150>
    580c:	019b      	lsls	r3, r3, #6
    580e:	0a5b      	lsrs	r3, r3, #9
    5810:	025b      	lsls	r3, r3, #9
    5812:	b2e4      	uxtb	r4, r4
    5814:	05e4      	lsls	r4, r4, #23
    5816:	0a58      	lsrs	r0, r3, #9
    5818:	07d2      	lsls	r2, r2, #31
    581a:	4320      	orrs	r0, r4
    581c:	4310      	orrs	r0, r2
    581e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5820:	2cff      	cmp	r4, #255	; 0xff
    5822:	d0e2      	beq.n	57ea <__aeabi_fadd+0x2e>
    5824:	2180      	movs	r1, #128	; 0x80
    5826:	04c9      	lsls	r1, r1, #19
    5828:	430e      	orrs	r6, r1
    582a:	2a1b      	cmp	r2, #27
    582c:	dd00      	ble.n	5830 <__aeabi_fadd+0x74>
    582e:	e12d      	b.n	5a8c <__aeabi_fadd+0x2d0>
    5830:	1c31      	adds	r1, r6, #0
    5832:	2020      	movs	r0, #32
    5834:	40d1      	lsrs	r1, r2
    5836:	1a82      	subs	r2, r0, r2
    5838:	4096      	lsls	r6, r2
    583a:	1e72      	subs	r2, r6, #1
    583c:	4196      	sbcs	r6, r2
    583e:	430e      	orrs	r6, r1
    5840:	1b9b      	subs	r3, r3, r6
    5842:	0158      	lsls	r0, r3, #5
    5844:	d5d1      	bpl.n	57ea <__aeabi_fadd+0x2e>
    5846:	019b      	lsls	r3, r3, #6
    5848:	099f      	lsrs	r7, r3, #6
    584a:	1c38      	adds	r0, r7, #0
    584c:	f002 fd46 	bl	82dc <__clzsi2>
    5850:	1f42      	subs	r2, r0, #5
    5852:	4097      	lsls	r7, r2
    5854:	4294      	cmp	r4, r2
    5856:	dc5b      	bgt.n	5910 <__aeabi_fadd+0x154>
    5858:	1b14      	subs	r4, r2, r4
    585a:	231f      	movs	r3, #31
    585c:	1b1b      	subs	r3, r3, r4
    585e:	1c3a      	adds	r2, r7, #0
    5860:	409f      	lsls	r7, r3
    5862:	1c61      	adds	r1, r4, #1
    5864:	1c3b      	adds	r3, r7, #0
    5866:	40ca      	lsrs	r2, r1
    5868:	1e5f      	subs	r7, r3, #1
    586a:	41bb      	sbcs	r3, r7
    586c:	4313      	orrs	r3, r2
    586e:	2400      	movs	r4, #0
    5870:	e7bb      	b.n	57ea <__aeabi_fadd+0x2e>
    5872:	1e13      	subs	r3, r2, #0
    5874:	d1b9      	bne.n	57ea <__aeabi_fadd+0x2e>
    5876:	2300      	movs	r3, #0
    5878:	2200      	movs	r2, #0
    587a:	08db      	lsrs	r3, r3, #3
    587c:	2cff      	cmp	r4, #255	; 0xff
    587e:	d104      	bne.n	588a <__aeabi_fadd+0xce>
    5880:	2b00      	cmp	r3, #0
    5882:	d043      	beq.n	590c <__aeabi_fadd+0x150>
    5884:	2080      	movs	r0, #128	; 0x80
    5886:	03c0      	lsls	r0, r0, #15
    5888:	4303      	orrs	r3, r0
    588a:	025b      	lsls	r3, r3, #9
    588c:	0a5b      	lsrs	r3, r3, #9
    588e:	e7bf      	b.n	5810 <__aeabi_fadd+0x54>
    5890:	1a21      	subs	r1, r4, r0
    5892:	2900      	cmp	r1, #0
    5894:	dd40      	ble.n	5918 <__aeabi_fadd+0x15c>
    5896:	2800      	cmp	r0, #0
    5898:	d023      	beq.n	58e2 <__aeabi_fadd+0x126>
    589a:	2cff      	cmp	r4, #255	; 0xff
    589c:	d0a5      	beq.n	57ea <__aeabi_fadd+0x2e>
    589e:	2080      	movs	r0, #128	; 0x80
    58a0:	04c0      	lsls	r0, r0, #19
    58a2:	4306      	orrs	r6, r0
    58a4:	291b      	cmp	r1, #27
    58a6:	dd00      	ble.n	58aa <__aeabi_fadd+0xee>
    58a8:	e0ee      	b.n	5a88 <__aeabi_fadd+0x2cc>
    58aa:	1c30      	adds	r0, r6, #0
    58ac:	2720      	movs	r7, #32
    58ae:	40c8      	lsrs	r0, r1
    58b0:	1a79      	subs	r1, r7, r1
    58b2:	408e      	lsls	r6, r1
    58b4:	1e71      	subs	r1, r6, #1
    58b6:	418e      	sbcs	r6, r1
    58b8:	4306      	orrs	r6, r0
    58ba:	199b      	adds	r3, r3, r6
    58bc:	0159      	lsls	r1, r3, #5
    58be:	d400      	bmi.n	58c2 <__aeabi_fadd+0x106>
    58c0:	e793      	b.n	57ea <__aeabi_fadd+0x2e>
    58c2:	3401      	adds	r4, #1
    58c4:	2cff      	cmp	r4, #255	; 0xff
    58c6:	d055      	beq.n	5974 <__aeabi_fadd+0x1b8>
    58c8:	4971      	ldr	r1, [pc, #452]	; (5a90 <__aeabi_fadd+0x2d4>)
    58ca:	2201      	movs	r2, #1
    58cc:	401a      	ands	r2, r3
    58ce:	400b      	ands	r3, r1
    58d0:	085b      	lsrs	r3, r3, #1
    58d2:	4313      	orrs	r3, r2
    58d4:	e789      	b.n	57ea <__aeabi_fadd+0x2e>
    58d6:	3a01      	subs	r2, #1
    58d8:	2a00      	cmp	r2, #0
    58da:	d0b1      	beq.n	5840 <__aeabi_fadd+0x84>
    58dc:	2cff      	cmp	r4, #255	; 0xff
    58de:	d1a4      	bne.n	582a <__aeabi_fadd+0x6e>
    58e0:	e783      	b.n	57ea <__aeabi_fadd+0x2e>
    58e2:	2e00      	cmp	r6, #0
    58e4:	d100      	bne.n	58e8 <__aeabi_fadd+0x12c>
    58e6:	e780      	b.n	57ea <__aeabi_fadd+0x2e>
    58e8:	3901      	subs	r1, #1
    58ea:	2900      	cmp	r1, #0
    58ec:	d0e5      	beq.n	58ba <__aeabi_fadd+0xfe>
    58ee:	2cff      	cmp	r4, #255	; 0xff
    58f0:	d1d8      	bne.n	58a4 <__aeabi_fadd+0xe8>
    58f2:	e77a      	b.n	57ea <__aeabi_fadd+0x2e>
    58f4:	2a00      	cmp	r2, #0
    58f6:	d11b      	bne.n	5930 <__aeabi_fadd+0x174>
    58f8:	1c62      	adds	r2, r4, #1
    58fa:	b2d2      	uxtb	r2, r2
    58fc:	2a01      	cmp	r2, #1
    58fe:	dd4b      	ble.n	5998 <__aeabi_fadd+0x1dc>
    5900:	1b9f      	subs	r7, r3, r6
    5902:	017a      	lsls	r2, r7, #5
    5904:	d523      	bpl.n	594e <__aeabi_fadd+0x192>
    5906:	1af7      	subs	r7, r6, r3
    5908:	1c0d      	adds	r5, r1, #0
    590a:	e79e      	b.n	584a <__aeabi_fadd+0x8e>
    590c:	2300      	movs	r3, #0
    590e:	e77f      	b.n	5810 <__aeabi_fadd+0x54>
    5910:	4b5f      	ldr	r3, [pc, #380]	; (5a90 <__aeabi_fadd+0x2d4>)
    5912:	1aa4      	subs	r4, r4, r2
    5914:	403b      	ands	r3, r7
    5916:	e768      	b.n	57ea <__aeabi_fadd+0x2e>
    5918:	2900      	cmp	r1, #0
    591a:	d146      	bne.n	59aa <__aeabi_fadd+0x1ee>
    591c:	1c61      	adds	r1, r4, #1
    591e:	b2c8      	uxtb	r0, r1
    5920:	2801      	cmp	r0, #1
    5922:	dd29      	ble.n	5978 <__aeabi_fadd+0x1bc>
    5924:	29ff      	cmp	r1, #255	; 0xff
    5926:	d024      	beq.n	5972 <__aeabi_fadd+0x1b6>
    5928:	18f3      	adds	r3, r6, r3
    592a:	085b      	lsrs	r3, r3, #1
    592c:	1c0c      	adds	r4, r1, #0
    592e:	e75c      	b.n	57ea <__aeabi_fadd+0x2e>
    5930:	2c00      	cmp	r4, #0
    5932:	d013      	beq.n	595c <__aeabi_fadd+0x1a0>
    5934:	28ff      	cmp	r0, #255	; 0xff
    5936:	d018      	beq.n	596a <__aeabi_fadd+0x1ae>
    5938:	2480      	movs	r4, #128	; 0x80
    593a:	04e4      	lsls	r4, r4, #19
    593c:	4252      	negs	r2, r2
    593e:	4323      	orrs	r3, r4
    5940:	2a1b      	cmp	r2, #27
    5942:	dd4d      	ble.n	59e0 <__aeabi_fadd+0x224>
    5944:	2301      	movs	r3, #1
    5946:	1af3      	subs	r3, r6, r3
    5948:	1c04      	adds	r4, r0, #0
    594a:	1c0d      	adds	r5, r1, #0
    594c:	e779      	b.n	5842 <__aeabi_fadd+0x86>
    594e:	2f00      	cmp	r7, #0
    5950:	d000      	beq.n	5954 <__aeabi_fadd+0x198>
    5952:	e77a      	b.n	584a <__aeabi_fadd+0x8e>
    5954:	2300      	movs	r3, #0
    5956:	2200      	movs	r2, #0
    5958:	2400      	movs	r4, #0
    595a:	e78e      	b.n	587a <__aeabi_fadd+0xbe>
    595c:	2b00      	cmp	r3, #0
    595e:	d03b      	beq.n	59d8 <__aeabi_fadd+0x21c>
    5960:	43d2      	mvns	r2, r2
    5962:	2a00      	cmp	r2, #0
    5964:	d0ef      	beq.n	5946 <__aeabi_fadd+0x18a>
    5966:	28ff      	cmp	r0, #255	; 0xff
    5968:	d1ea      	bne.n	5940 <__aeabi_fadd+0x184>
    596a:	1c33      	adds	r3, r6, #0
    596c:	24ff      	movs	r4, #255	; 0xff
    596e:	1c0d      	adds	r5, r1, #0
    5970:	e73b      	b.n	57ea <__aeabi_fadd+0x2e>
    5972:	24ff      	movs	r4, #255	; 0xff
    5974:	2300      	movs	r3, #0
    5976:	e780      	b.n	587a <__aeabi_fadd+0xbe>
    5978:	2c00      	cmp	r4, #0
    597a:	d15c      	bne.n	5a36 <__aeabi_fadd+0x27a>
    597c:	2b00      	cmp	r3, #0
    597e:	d100      	bne.n	5982 <__aeabi_fadd+0x1c6>
    5980:	e080      	b.n	5a84 <__aeabi_fadd+0x2c8>
    5982:	2e00      	cmp	r6, #0
    5984:	d100      	bne.n	5988 <__aeabi_fadd+0x1cc>
    5986:	e730      	b.n	57ea <__aeabi_fadd+0x2e>
    5988:	199b      	adds	r3, r3, r6
    598a:	0158      	lsls	r0, r3, #5
    598c:	d400      	bmi.n	5990 <__aeabi_fadd+0x1d4>
    598e:	e72c      	b.n	57ea <__aeabi_fadd+0x2e>
    5990:	4a3f      	ldr	r2, [pc, #252]	; (5a90 <__aeabi_fadd+0x2d4>)
    5992:	2401      	movs	r4, #1
    5994:	4013      	ands	r3, r2
    5996:	e728      	b.n	57ea <__aeabi_fadd+0x2e>
    5998:	2c00      	cmp	r4, #0
    599a:	d115      	bne.n	59c8 <__aeabi_fadd+0x20c>
    599c:	2b00      	cmp	r3, #0
    599e:	d140      	bne.n	5a22 <__aeabi_fadd+0x266>
    59a0:	2e00      	cmp	r6, #0
    59a2:	d063      	beq.n	5a6c <__aeabi_fadd+0x2b0>
    59a4:	1c33      	adds	r3, r6, #0
    59a6:	1c0d      	adds	r5, r1, #0
    59a8:	e71f      	b.n	57ea <__aeabi_fadd+0x2e>
    59aa:	2c00      	cmp	r4, #0
    59ac:	d121      	bne.n	59f2 <__aeabi_fadd+0x236>
    59ae:	2b00      	cmp	r3, #0
    59b0:	d054      	beq.n	5a5c <__aeabi_fadd+0x2a0>
    59b2:	43c9      	mvns	r1, r1
    59b4:	2900      	cmp	r1, #0
    59b6:	d004      	beq.n	59c2 <__aeabi_fadd+0x206>
    59b8:	28ff      	cmp	r0, #255	; 0xff
    59ba:	d04c      	beq.n	5a56 <__aeabi_fadd+0x29a>
    59bc:	291b      	cmp	r1, #27
    59be:	dd58      	ble.n	5a72 <__aeabi_fadd+0x2b6>
    59c0:	2301      	movs	r3, #1
    59c2:	199b      	adds	r3, r3, r6
    59c4:	1c04      	adds	r4, r0, #0
    59c6:	e779      	b.n	58bc <__aeabi_fadd+0x100>
    59c8:	2b00      	cmp	r3, #0
    59ca:	d119      	bne.n	5a00 <__aeabi_fadd+0x244>
    59cc:	2e00      	cmp	r6, #0
    59ce:	d048      	beq.n	5a62 <__aeabi_fadd+0x2a6>
    59d0:	1c33      	adds	r3, r6, #0
    59d2:	1c0d      	adds	r5, r1, #0
    59d4:	24ff      	movs	r4, #255	; 0xff
    59d6:	e708      	b.n	57ea <__aeabi_fadd+0x2e>
    59d8:	1c33      	adds	r3, r6, #0
    59da:	1c04      	adds	r4, r0, #0
    59dc:	1c0d      	adds	r5, r1, #0
    59de:	e704      	b.n	57ea <__aeabi_fadd+0x2e>
    59e0:	1c1c      	adds	r4, r3, #0
    59e2:	2520      	movs	r5, #32
    59e4:	40d4      	lsrs	r4, r2
    59e6:	1aaa      	subs	r2, r5, r2
    59e8:	4093      	lsls	r3, r2
    59ea:	1e5a      	subs	r2, r3, #1
    59ec:	4193      	sbcs	r3, r2
    59ee:	4323      	orrs	r3, r4
    59f0:	e7a9      	b.n	5946 <__aeabi_fadd+0x18a>
    59f2:	28ff      	cmp	r0, #255	; 0xff
    59f4:	d02f      	beq.n	5a56 <__aeabi_fadd+0x29a>
    59f6:	2480      	movs	r4, #128	; 0x80
    59f8:	04e4      	lsls	r4, r4, #19
    59fa:	4249      	negs	r1, r1
    59fc:	4323      	orrs	r3, r4
    59fe:	e7dd      	b.n	59bc <__aeabi_fadd+0x200>
    5a00:	24ff      	movs	r4, #255	; 0xff
    5a02:	2e00      	cmp	r6, #0
    5a04:	d100      	bne.n	5a08 <__aeabi_fadd+0x24c>
    5a06:	e6f0      	b.n	57ea <__aeabi_fadd+0x2e>
    5a08:	2280      	movs	r2, #128	; 0x80
    5a0a:	08db      	lsrs	r3, r3, #3
    5a0c:	03d2      	lsls	r2, r2, #15
    5a0e:	4213      	tst	r3, r2
    5a10:	d004      	beq.n	5a1c <__aeabi_fadd+0x260>
    5a12:	08f6      	lsrs	r6, r6, #3
    5a14:	4216      	tst	r6, r2
    5a16:	d101      	bne.n	5a1c <__aeabi_fadd+0x260>
    5a18:	1c33      	adds	r3, r6, #0
    5a1a:	1c0d      	adds	r5, r1, #0
    5a1c:	00db      	lsls	r3, r3, #3
    5a1e:	24ff      	movs	r4, #255	; 0xff
    5a20:	e6e3      	b.n	57ea <__aeabi_fadd+0x2e>
    5a22:	2e00      	cmp	r6, #0
    5a24:	d100      	bne.n	5a28 <__aeabi_fadd+0x26c>
    5a26:	e6e0      	b.n	57ea <__aeabi_fadd+0x2e>
    5a28:	1b9a      	subs	r2, r3, r6
    5a2a:	0150      	lsls	r0, r2, #5
    5a2c:	d400      	bmi.n	5a30 <__aeabi_fadd+0x274>
    5a2e:	e720      	b.n	5872 <__aeabi_fadd+0xb6>
    5a30:	1af3      	subs	r3, r6, r3
    5a32:	1c0d      	adds	r5, r1, #0
    5a34:	e6d9      	b.n	57ea <__aeabi_fadd+0x2e>
    5a36:	2b00      	cmp	r3, #0
    5a38:	d00d      	beq.n	5a56 <__aeabi_fadd+0x29a>
    5a3a:	24ff      	movs	r4, #255	; 0xff
    5a3c:	2e00      	cmp	r6, #0
    5a3e:	d100      	bne.n	5a42 <__aeabi_fadd+0x286>
    5a40:	e6d3      	b.n	57ea <__aeabi_fadd+0x2e>
    5a42:	2280      	movs	r2, #128	; 0x80
    5a44:	08db      	lsrs	r3, r3, #3
    5a46:	03d2      	lsls	r2, r2, #15
    5a48:	4213      	tst	r3, r2
    5a4a:	d0e7      	beq.n	5a1c <__aeabi_fadd+0x260>
    5a4c:	08f6      	lsrs	r6, r6, #3
    5a4e:	4216      	tst	r6, r2
    5a50:	d1e4      	bne.n	5a1c <__aeabi_fadd+0x260>
    5a52:	1c33      	adds	r3, r6, #0
    5a54:	e7e2      	b.n	5a1c <__aeabi_fadd+0x260>
    5a56:	1c33      	adds	r3, r6, #0
    5a58:	24ff      	movs	r4, #255	; 0xff
    5a5a:	e6c6      	b.n	57ea <__aeabi_fadd+0x2e>
    5a5c:	1c33      	adds	r3, r6, #0
    5a5e:	1c04      	adds	r4, r0, #0
    5a60:	e6c3      	b.n	57ea <__aeabi_fadd+0x2e>
    5a62:	2380      	movs	r3, #128	; 0x80
    5a64:	2200      	movs	r2, #0
    5a66:	049b      	lsls	r3, r3, #18
    5a68:	24ff      	movs	r4, #255	; 0xff
    5a6a:	e706      	b.n	587a <__aeabi_fadd+0xbe>
    5a6c:	1c23      	adds	r3, r4, #0
    5a6e:	2200      	movs	r2, #0
    5a70:	e703      	b.n	587a <__aeabi_fadd+0xbe>
    5a72:	1c1c      	adds	r4, r3, #0
    5a74:	2720      	movs	r7, #32
    5a76:	40cc      	lsrs	r4, r1
    5a78:	1a79      	subs	r1, r7, r1
    5a7a:	408b      	lsls	r3, r1
    5a7c:	1e59      	subs	r1, r3, #1
    5a7e:	418b      	sbcs	r3, r1
    5a80:	4323      	orrs	r3, r4
    5a82:	e79e      	b.n	59c2 <__aeabi_fadd+0x206>
    5a84:	1c33      	adds	r3, r6, #0
    5a86:	e6b0      	b.n	57ea <__aeabi_fadd+0x2e>
    5a88:	2601      	movs	r6, #1
    5a8a:	e716      	b.n	58ba <__aeabi_fadd+0xfe>
    5a8c:	2601      	movs	r6, #1
    5a8e:	e6d7      	b.n	5840 <__aeabi_fadd+0x84>
    5a90:	fbffffff 	.word	0xfbffffff

00005a94 <__aeabi_fdiv>:
    5a94:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a96:	465f      	mov	r7, fp
    5a98:	4656      	mov	r6, sl
    5a9a:	464d      	mov	r5, r9
    5a9c:	4644      	mov	r4, r8
    5a9e:	b4f0      	push	{r4, r5, r6, r7}
    5aa0:	0246      	lsls	r6, r0, #9
    5aa2:	0045      	lsls	r5, r0, #1
    5aa4:	0fc0      	lsrs	r0, r0, #31
    5aa6:	b085      	sub	sp, #20
    5aa8:	1c0f      	adds	r7, r1, #0
    5aaa:	0a76      	lsrs	r6, r6, #9
    5aac:	0e2d      	lsrs	r5, r5, #24
    5aae:	4680      	mov	r8, r0
    5ab0:	d041      	beq.n	5b36 <__aeabi_fdiv+0xa2>
    5ab2:	2dff      	cmp	r5, #255	; 0xff
    5ab4:	d026      	beq.n	5b04 <__aeabi_fdiv+0x70>
    5ab6:	2480      	movs	r4, #128	; 0x80
    5ab8:	0424      	lsls	r4, r4, #16
    5aba:	2100      	movs	r1, #0
    5abc:	4326      	orrs	r6, r4
    5abe:	00f6      	lsls	r6, r6, #3
    5ac0:	3d7f      	subs	r5, #127	; 0x7f
    5ac2:	4689      	mov	r9, r1
    5ac4:	468b      	mov	fp, r1
    5ac6:	0ff9      	lsrs	r1, r7, #31
    5ac8:	027c      	lsls	r4, r7, #9
    5aca:	0078      	lsls	r0, r7, #1
    5acc:	0a64      	lsrs	r4, r4, #9
    5ace:	0e00      	lsrs	r0, r0, #24
    5ad0:	9100      	str	r1, [sp, #0]
    5ad2:	468a      	mov	sl, r1
    5ad4:	d03c      	beq.n	5b50 <__aeabi_fdiv+0xbc>
    5ad6:	28ff      	cmp	r0, #255	; 0xff
    5ad8:	d034      	beq.n	5b44 <__aeabi_fdiv+0xb0>
    5ada:	2380      	movs	r3, #128	; 0x80
    5adc:	041b      	lsls	r3, r3, #16
    5ade:	431c      	orrs	r4, r3
    5ae0:	2300      	movs	r3, #0
    5ae2:	00e4      	lsls	r4, r4, #3
    5ae4:	387f      	subs	r0, #127	; 0x7f
    5ae6:	9301      	str	r3, [sp, #4]
    5ae8:	9f00      	ldr	r7, [sp, #0]
    5aea:	4643      	mov	r3, r8
    5aec:	9a01      	ldr	r2, [sp, #4]
    5aee:	407b      	eors	r3, r7
    5af0:	4649      	mov	r1, r9
    5af2:	469c      	mov	ip, r3
    5af4:	4311      	orrs	r1, r2
    5af6:	290f      	cmp	r1, #15
    5af8:	d900      	bls.n	5afc <__aeabi_fdiv+0x68>
    5afa:	e071      	b.n	5be0 <__aeabi_fdiv+0x14c>
    5afc:	4f76      	ldr	r7, [pc, #472]	; (5cd8 <__aeabi_fdiv+0x244>)
    5afe:	0089      	lsls	r1, r1, #2
    5b00:	587f      	ldr	r7, [r7, r1]
    5b02:	46bf      	mov	pc, r7
    5b04:	2e00      	cmp	r6, #0
    5b06:	d13e      	bne.n	5b86 <__aeabi_fdiv+0xf2>
    5b08:	2208      	movs	r2, #8
    5b0a:	2302      	movs	r3, #2
    5b0c:	4691      	mov	r9, r2
    5b0e:	469b      	mov	fp, r3
    5b10:	e7d9      	b.n	5ac6 <__aeabi_fdiv+0x32>
    5b12:	465a      	mov	r2, fp
    5b14:	1c34      	adds	r4, r6, #0
    5b16:	46c2      	mov	sl, r8
    5b18:	9201      	str	r2, [sp, #4]
    5b1a:	9901      	ldr	r1, [sp, #4]
    5b1c:	2902      	cmp	r1, #2
    5b1e:	d037      	beq.n	5b90 <__aeabi_fdiv+0xfc>
    5b20:	2903      	cmp	r1, #3
    5b22:	d100      	bne.n	5b26 <__aeabi_fdiv+0x92>
    5b24:	e0cf      	b.n	5cc6 <__aeabi_fdiv+0x232>
    5b26:	2901      	cmp	r1, #1
    5b28:	d000      	beq.n	5b2c <__aeabi_fdiv+0x98>
    5b2a:	e0ab      	b.n	5c84 <__aeabi_fdiv+0x1f0>
    5b2c:	4653      	mov	r3, sl
    5b2e:	400b      	ands	r3, r1
    5b30:	2200      	movs	r2, #0
    5b32:	2600      	movs	r6, #0
    5b34:	e032      	b.n	5b9c <__aeabi_fdiv+0x108>
    5b36:	2e00      	cmp	r6, #0
    5b38:	d119      	bne.n	5b6e <__aeabi_fdiv+0xda>
    5b3a:	2104      	movs	r1, #4
    5b3c:	2201      	movs	r2, #1
    5b3e:	4689      	mov	r9, r1
    5b40:	4693      	mov	fp, r2
    5b42:	e7c0      	b.n	5ac6 <__aeabi_fdiv+0x32>
    5b44:	1c22      	adds	r2, r4, #0
    5b46:	1e53      	subs	r3, r2, #1
    5b48:	419a      	sbcs	r2, r3
    5b4a:	3202      	adds	r2, #2
    5b4c:	9201      	str	r2, [sp, #4]
    5b4e:	e7cb      	b.n	5ae8 <__aeabi_fdiv+0x54>
    5b50:	2701      	movs	r7, #1
    5b52:	9701      	str	r7, [sp, #4]
    5b54:	2c00      	cmp	r4, #0
    5b56:	d0c7      	beq.n	5ae8 <__aeabi_fdiv+0x54>
    5b58:	1c20      	adds	r0, r4, #0
    5b5a:	f002 fbbf 	bl	82dc <__clzsi2>
    5b5e:	1f43      	subs	r3, r0, #5
    5b60:	409c      	lsls	r4, r3
    5b62:	2376      	movs	r3, #118	; 0x76
    5b64:	425b      	negs	r3, r3
    5b66:	2100      	movs	r1, #0
    5b68:	1a18      	subs	r0, r3, r0
    5b6a:	9101      	str	r1, [sp, #4]
    5b6c:	e7bc      	b.n	5ae8 <__aeabi_fdiv+0x54>
    5b6e:	1c30      	adds	r0, r6, #0
    5b70:	f002 fbb4 	bl	82dc <__clzsi2>
    5b74:	2576      	movs	r5, #118	; 0x76
    5b76:	1f43      	subs	r3, r0, #5
    5b78:	409e      	lsls	r6, r3
    5b7a:	426d      	negs	r5, r5
    5b7c:	2300      	movs	r3, #0
    5b7e:	1a2d      	subs	r5, r5, r0
    5b80:	4699      	mov	r9, r3
    5b82:	469b      	mov	fp, r3
    5b84:	e79f      	b.n	5ac6 <__aeabi_fdiv+0x32>
    5b86:	230c      	movs	r3, #12
    5b88:	2103      	movs	r1, #3
    5b8a:	4699      	mov	r9, r3
    5b8c:	468b      	mov	fp, r1
    5b8e:	e79a      	b.n	5ac6 <__aeabi_fdiv+0x32>
    5b90:	46d4      	mov	ip, sl
    5b92:	2301      	movs	r3, #1
    5b94:	4667      	mov	r7, ip
    5b96:	403b      	ands	r3, r7
    5b98:	22ff      	movs	r2, #255	; 0xff
    5b9a:	2600      	movs	r6, #0
    5b9c:	0276      	lsls	r6, r6, #9
    5b9e:	05d2      	lsls	r2, r2, #23
    5ba0:	0a70      	lsrs	r0, r6, #9
    5ba2:	07db      	lsls	r3, r3, #31
    5ba4:	4310      	orrs	r0, r2
    5ba6:	4318      	orrs	r0, r3
    5ba8:	b005      	add	sp, #20
    5baa:	bc3c      	pop	{r2, r3, r4, r5}
    5bac:	4690      	mov	r8, r2
    5bae:	4699      	mov	r9, r3
    5bb0:	46a2      	mov	sl, r4
    5bb2:	46ab      	mov	fp, r5
    5bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5bb6:	2680      	movs	r6, #128	; 0x80
    5bb8:	2300      	movs	r3, #0
    5bba:	03f6      	lsls	r6, r6, #15
    5bbc:	22ff      	movs	r2, #255	; 0xff
    5bbe:	e7ed      	b.n	5b9c <__aeabi_fdiv+0x108>
    5bc0:	2200      	movs	r2, #0
    5bc2:	2600      	movs	r6, #0
    5bc4:	e7ea      	b.n	5b9c <__aeabi_fdiv+0x108>
    5bc6:	2080      	movs	r0, #128	; 0x80
    5bc8:	03c0      	lsls	r0, r0, #15
    5bca:	4206      	tst	r6, r0
    5bcc:	d03b      	beq.n	5c46 <__aeabi_fdiv+0x1b2>
    5bce:	4204      	tst	r4, r0
    5bd0:	d139      	bne.n	5c46 <__aeabi_fdiv+0x1b2>
    5bd2:	1c06      	adds	r6, r0, #0
    5bd4:	4326      	orrs	r6, r4
    5bd6:	0276      	lsls	r6, r6, #9
    5bd8:	0a76      	lsrs	r6, r6, #9
    5bda:	9b00      	ldr	r3, [sp, #0]
    5bdc:	22ff      	movs	r2, #255	; 0xff
    5bde:	e7dd      	b.n	5b9c <__aeabi_fdiv+0x108>
    5be0:	1a28      	subs	r0, r5, r0
    5be2:	9003      	str	r0, [sp, #12]
    5be4:	0176      	lsls	r6, r6, #5
    5be6:	0164      	lsls	r4, r4, #5
    5be8:	42a6      	cmp	r6, r4
    5bea:	d339      	bcc.n	5c60 <__aeabi_fdiv+0x1cc>
    5bec:	1b36      	subs	r6, r6, r4
    5bee:	221a      	movs	r2, #26
    5bf0:	2301      	movs	r3, #1
    5bf2:	2001      	movs	r0, #1
    5bf4:	1c31      	adds	r1, r6, #0
    5bf6:	005b      	lsls	r3, r3, #1
    5bf8:	0076      	lsls	r6, r6, #1
    5bfa:	2900      	cmp	r1, #0
    5bfc:	db01      	blt.n	5c02 <__aeabi_fdiv+0x16e>
    5bfe:	42b4      	cmp	r4, r6
    5c00:	d801      	bhi.n	5c06 <__aeabi_fdiv+0x172>
    5c02:	1b36      	subs	r6, r6, r4
    5c04:	4303      	orrs	r3, r0
    5c06:	3a01      	subs	r2, #1
    5c08:	2a00      	cmp	r2, #0
    5c0a:	dcf3      	bgt.n	5bf4 <__aeabi_fdiv+0x160>
    5c0c:	1e74      	subs	r4, r6, #1
    5c0e:	41a6      	sbcs	r6, r4
    5c10:	1c34      	adds	r4, r6, #0
    5c12:	431c      	orrs	r4, r3
    5c14:	9a03      	ldr	r2, [sp, #12]
    5c16:	327f      	adds	r2, #127	; 0x7f
    5c18:	2a00      	cmp	r2, #0
    5c1a:	dd27      	ble.n	5c6c <__aeabi_fdiv+0x1d8>
    5c1c:	0763      	lsls	r3, r4, #29
    5c1e:	d004      	beq.n	5c2a <__aeabi_fdiv+0x196>
    5c20:	230f      	movs	r3, #15
    5c22:	4023      	ands	r3, r4
    5c24:	2b04      	cmp	r3, #4
    5c26:	d000      	beq.n	5c2a <__aeabi_fdiv+0x196>
    5c28:	3404      	adds	r4, #4
    5c2a:	0127      	lsls	r7, r4, #4
    5c2c:	d503      	bpl.n	5c36 <__aeabi_fdiv+0x1a2>
    5c2e:	4b2b      	ldr	r3, [pc, #172]	; (5cdc <__aeabi_fdiv+0x248>)
    5c30:	9a03      	ldr	r2, [sp, #12]
    5c32:	401c      	ands	r4, r3
    5c34:	3280      	adds	r2, #128	; 0x80
    5c36:	2afe      	cmp	r2, #254	; 0xfe
    5c38:	dd0b      	ble.n	5c52 <__aeabi_fdiv+0x1be>
    5c3a:	2301      	movs	r3, #1
    5c3c:	4661      	mov	r1, ip
    5c3e:	400b      	ands	r3, r1
    5c40:	22ff      	movs	r2, #255	; 0xff
    5c42:	2600      	movs	r6, #0
    5c44:	e7aa      	b.n	5b9c <__aeabi_fdiv+0x108>
    5c46:	4306      	orrs	r6, r0
    5c48:	0276      	lsls	r6, r6, #9
    5c4a:	0a76      	lsrs	r6, r6, #9
    5c4c:	4643      	mov	r3, r8
    5c4e:	22ff      	movs	r2, #255	; 0xff
    5c50:	e7a4      	b.n	5b9c <__aeabi_fdiv+0x108>
    5c52:	01a4      	lsls	r4, r4, #6
    5c54:	2301      	movs	r3, #1
    5c56:	4667      	mov	r7, ip
    5c58:	0a66      	lsrs	r6, r4, #9
    5c5a:	b2d2      	uxtb	r2, r2
    5c5c:	403b      	ands	r3, r7
    5c5e:	e79d      	b.n	5b9c <__aeabi_fdiv+0x108>
    5c60:	9f03      	ldr	r7, [sp, #12]
    5c62:	221b      	movs	r2, #27
    5c64:	3f01      	subs	r7, #1
    5c66:	9703      	str	r7, [sp, #12]
    5c68:	2300      	movs	r3, #0
    5c6a:	e7c2      	b.n	5bf2 <__aeabi_fdiv+0x15e>
    5c6c:	237e      	movs	r3, #126	; 0x7e
    5c6e:	9f03      	ldr	r7, [sp, #12]
    5c70:	425b      	negs	r3, r3
    5c72:	1bdb      	subs	r3, r3, r7
    5c74:	2b1b      	cmp	r3, #27
    5c76:	dd07      	ble.n	5c88 <__aeabi_fdiv+0x1f4>
    5c78:	2301      	movs	r3, #1
    5c7a:	4661      	mov	r1, ip
    5c7c:	400b      	ands	r3, r1
    5c7e:	2200      	movs	r2, #0
    5c80:	2600      	movs	r6, #0
    5c82:	e78b      	b.n	5b9c <__aeabi_fdiv+0x108>
    5c84:	46d4      	mov	ip, sl
    5c86:	e7c5      	b.n	5c14 <__aeabi_fdiv+0x180>
    5c88:	1c22      	adds	r2, r4, #0
    5c8a:	40da      	lsrs	r2, r3
    5c8c:	9b03      	ldr	r3, [sp, #12]
    5c8e:	339e      	adds	r3, #158	; 0x9e
    5c90:	409c      	lsls	r4, r3
    5c92:	1c23      	adds	r3, r4, #0
    5c94:	1e5c      	subs	r4, r3, #1
    5c96:	41a3      	sbcs	r3, r4
    5c98:	4313      	orrs	r3, r2
    5c9a:	075a      	lsls	r2, r3, #29
    5c9c:	d004      	beq.n	5ca8 <__aeabi_fdiv+0x214>
    5c9e:	220f      	movs	r2, #15
    5ca0:	401a      	ands	r2, r3
    5ca2:	2a04      	cmp	r2, #4
    5ca4:	d000      	beq.n	5ca8 <__aeabi_fdiv+0x214>
    5ca6:	3304      	adds	r3, #4
    5ca8:	015f      	lsls	r7, r3, #5
    5caa:	d505      	bpl.n	5cb8 <__aeabi_fdiv+0x224>
    5cac:	2301      	movs	r3, #1
    5cae:	4661      	mov	r1, ip
    5cb0:	400b      	ands	r3, r1
    5cb2:	2201      	movs	r2, #1
    5cb4:	2600      	movs	r6, #0
    5cb6:	e771      	b.n	5b9c <__aeabi_fdiv+0x108>
    5cb8:	019e      	lsls	r6, r3, #6
    5cba:	4662      	mov	r2, ip
    5cbc:	2301      	movs	r3, #1
    5cbe:	4013      	ands	r3, r2
    5cc0:	0a76      	lsrs	r6, r6, #9
    5cc2:	2200      	movs	r2, #0
    5cc4:	e76a      	b.n	5b9c <__aeabi_fdiv+0x108>
    5cc6:	2680      	movs	r6, #128	; 0x80
    5cc8:	03f6      	lsls	r6, r6, #15
    5cca:	4326      	orrs	r6, r4
    5ccc:	0276      	lsls	r6, r6, #9
    5cce:	0a76      	lsrs	r6, r6, #9
    5cd0:	4653      	mov	r3, sl
    5cd2:	22ff      	movs	r2, #255	; 0xff
    5cd4:	e762      	b.n	5b9c <__aeabi_fdiv+0x108>
    5cd6:	46c0      	nop			; (mov r8, r8)
    5cd8:	000087d4 	.word	0x000087d4
    5cdc:	f7ffffff 	.word	0xf7ffffff

00005ce0 <__eqsf2>:
    5ce0:	024a      	lsls	r2, r1, #9
    5ce2:	0243      	lsls	r3, r0, #9
    5ce4:	b570      	push	{r4, r5, r6, lr}
    5ce6:	0a5c      	lsrs	r4, r3, #9
    5ce8:	0a55      	lsrs	r5, r2, #9
    5cea:	0043      	lsls	r3, r0, #1
    5cec:	004a      	lsls	r2, r1, #1
    5cee:	0e1b      	lsrs	r3, r3, #24
    5cf0:	0fc6      	lsrs	r6, r0, #31
    5cf2:	0e12      	lsrs	r2, r2, #24
    5cf4:	0fc9      	lsrs	r1, r1, #31
    5cf6:	2bff      	cmp	r3, #255	; 0xff
    5cf8:	d005      	beq.n	5d06 <__eqsf2+0x26>
    5cfa:	2aff      	cmp	r2, #255	; 0xff
    5cfc:	d008      	beq.n	5d10 <__eqsf2+0x30>
    5cfe:	2001      	movs	r0, #1
    5d00:	4293      	cmp	r3, r2
    5d02:	d00b      	beq.n	5d1c <__eqsf2+0x3c>
    5d04:	bd70      	pop	{r4, r5, r6, pc}
    5d06:	2001      	movs	r0, #1
    5d08:	2c00      	cmp	r4, #0
    5d0a:	d1fb      	bne.n	5d04 <__eqsf2+0x24>
    5d0c:	2aff      	cmp	r2, #255	; 0xff
    5d0e:	d1f6      	bne.n	5cfe <__eqsf2+0x1e>
    5d10:	2001      	movs	r0, #1
    5d12:	2d00      	cmp	r5, #0
    5d14:	d1f6      	bne.n	5d04 <__eqsf2+0x24>
    5d16:	2001      	movs	r0, #1
    5d18:	4293      	cmp	r3, r2
    5d1a:	d1f3      	bne.n	5d04 <__eqsf2+0x24>
    5d1c:	42ac      	cmp	r4, r5
    5d1e:	d1f1      	bne.n	5d04 <__eqsf2+0x24>
    5d20:	428e      	cmp	r6, r1
    5d22:	d005      	beq.n	5d30 <__eqsf2+0x50>
    5d24:	2b00      	cmp	r3, #0
    5d26:	d1ed      	bne.n	5d04 <__eqsf2+0x24>
    5d28:	1c20      	adds	r0, r4, #0
    5d2a:	1e44      	subs	r4, r0, #1
    5d2c:	41a0      	sbcs	r0, r4
    5d2e:	e7e9      	b.n	5d04 <__eqsf2+0x24>
    5d30:	2000      	movs	r0, #0
    5d32:	e7e7      	b.n	5d04 <__eqsf2+0x24>

00005d34 <__gesf2>:
    5d34:	024a      	lsls	r2, r1, #9
    5d36:	0243      	lsls	r3, r0, #9
    5d38:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d3a:	0a5c      	lsrs	r4, r3, #9
    5d3c:	0a55      	lsrs	r5, r2, #9
    5d3e:	0043      	lsls	r3, r0, #1
    5d40:	004a      	lsls	r2, r1, #1
    5d42:	0e1b      	lsrs	r3, r3, #24
    5d44:	0fc6      	lsrs	r6, r0, #31
    5d46:	0e12      	lsrs	r2, r2, #24
    5d48:	0fc9      	lsrs	r1, r1, #31
    5d4a:	2bff      	cmp	r3, #255	; 0xff
    5d4c:	d031      	beq.n	5db2 <__gesf2+0x7e>
    5d4e:	2aff      	cmp	r2, #255	; 0xff
    5d50:	d034      	beq.n	5dbc <__gesf2+0x88>
    5d52:	2b00      	cmp	r3, #0
    5d54:	d116      	bne.n	5d84 <__gesf2+0x50>
    5d56:	4260      	negs	r0, r4
    5d58:	4160      	adcs	r0, r4
    5d5a:	4684      	mov	ip, r0
    5d5c:	2a00      	cmp	r2, #0
    5d5e:	d014      	beq.n	5d8a <__gesf2+0x56>
    5d60:	2800      	cmp	r0, #0
    5d62:	d120      	bne.n	5da6 <__gesf2+0x72>
    5d64:	428e      	cmp	r6, r1
    5d66:	d117      	bne.n	5d98 <__gesf2+0x64>
    5d68:	4293      	cmp	r3, r2
    5d6a:	dc15      	bgt.n	5d98 <__gesf2+0x64>
    5d6c:	db04      	blt.n	5d78 <__gesf2+0x44>
    5d6e:	42ac      	cmp	r4, r5
    5d70:	d812      	bhi.n	5d98 <__gesf2+0x64>
    5d72:	2000      	movs	r0, #0
    5d74:	42ac      	cmp	r4, r5
    5d76:	d212      	bcs.n	5d9e <__gesf2+0x6a>
    5d78:	4270      	negs	r0, r6
    5d7a:	4170      	adcs	r0, r6
    5d7c:	4240      	negs	r0, r0
    5d7e:	2301      	movs	r3, #1
    5d80:	4318      	orrs	r0, r3
    5d82:	e00c      	b.n	5d9e <__gesf2+0x6a>
    5d84:	2a00      	cmp	r2, #0
    5d86:	d1ed      	bne.n	5d64 <__gesf2+0x30>
    5d88:	4694      	mov	ip, r2
    5d8a:	426f      	negs	r7, r5
    5d8c:	416f      	adcs	r7, r5
    5d8e:	4660      	mov	r0, ip
    5d90:	2800      	cmp	r0, #0
    5d92:	d105      	bne.n	5da0 <__gesf2+0x6c>
    5d94:	2f00      	cmp	r7, #0
    5d96:	d0e5      	beq.n	5d64 <__gesf2+0x30>
    5d98:	4270      	negs	r0, r6
    5d9a:	2301      	movs	r3, #1
    5d9c:	4318      	orrs	r0, r3
    5d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5da0:	2000      	movs	r0, #0
    5da2:	2f00      	cmp	r7, #0
    5da4:	d1fb      	bne.n	5d9e <__gesf2+0x6a>
    5da6:	4248      	negs	r0, r1
    5da8:	4148      	adcs	r0, r1
    5daa:	4240      	negs	r0, r0
    5dac:	2301      	movs	r3, #1
    5dae:	4318      	orrs	r0, r3
    5db0:	e7f5      	b.n	5d9e <__gesf2+0x6a>
    5db2:	2c00      	cmp	r4, #0
    5db4:	d0cb      	beq.n	5d4e <__gesf2+0x1a>
    5db6:	2002      	movs	r0, #2
    5db8:	4240      	negs	r0, r0
    5dba:	e7f0      	b.n	5d9e <__gesf2+0x6a>
    5dbc:	2d00      	cmp	r5, #0
    5dbe:	d0c8      	beq.n	5d52 <__gesf2+0x1e>
    5dc0:	e7f9      	b.n	5db6 <__gesf2+0x82>
    5dc2:	46c0      	nop			; (mov r8, r8)

00005dc4 <__lesf2>:
    5dc4:	024a      	lsls	r2, r1, #9
    5dc6:	0243      	lsls	r3, r0, #9
    5dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5dca:	0a5c      	lsrs	r4, r3, #9
    5dcc:	0a55      	lsrs	r5, r2, #9
    5dce:	0043      	lsls	r3, r0, #1
    5dd0:	004a      	lsls	r2, r1, #1
    5dd2:	0e1b      	lsrs	r3, r3, #24
    5dd4:	0fc6      	lsrs	r6, r0, #31
    5dd6:	0e12      	lsrs	r2, r2, #24
    5dd8:	0fc9      	lsrs	r1, r1, #31
    5dda:	2bff      	cmp	r3, #255	; 0xff
    5ddc:	d027      	beq.n	5e2e <__lesf2+0x6a>
    5dde:	2aff      	cmp	r2, #255	; 0xff
    5de0:	d029      	beq.n	5e36 <__lesf2+0x72>
    5de2:	2b00      	cmp	r3, #0
    5de4:	d010      	beq.n	5e08 <__lesf2+0x44>
    5de6:	2a00      	cmp	r2, #0
    5de8:	d115      	bne.n	5e16 <__lesf2+0x52>
    5dea:	4694      	mov	ip, r2
    5dec:	426f      	negs	r7, r5
    5dee:	416f      	adcs	r7, r5
    5df0:	4660      	mov	r0, ip
    5df2:	2800      	cmp	r0, #0
    5df4:	d015      	beq.n	5e22 <__lesf2+0x5e>
    5df6:	2000      	movs	r0, #0
    5df8:	2f00      	cmp	r7, #0
    5dfa:	d104      	bne.n	5e06 <__lesf2+0x42>
    5dfc:	4248      	negs	r0, r1
    5dfe:	4148      	adcs	r0, r1
    5e00:	4240      	negs	r0, r0
    5e02:	2301      	movs	r3, #1
    5e04:	4318      	orrs	r0, r3
    5e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e08:	4260      	negs	r0, r4
    5e0a:	4160      	adcs	r0, r4
    5e0c:	4684      	mov	ip, r0
    5e0e:	2a00      	cmp	r2, #0
    5e10:	d0ec      	beq.n	5dec <__lesf2+0x28>
    5e12:	2800      	cmp	r0, #0
    5e14:	d1f2      	bne.n	5dfc <__lesf2+0x38>
    5e16:	428e      	cmp	r6, r1
    5e18:	d011      	beq.n	5e3e <__lesf2+0x7a>
    5e1a:	4270      	negs	r0, r6
    5e1c:	2301      	movs	r3, #1
    5e1e:	4318      	orrs	r0, r3
    5e20:	e7f1      	b.n	5e06 <__lesf2+0x42>
    5e22:	2f00      	cmp	r7, #0
    5e24:	d0f7      	beq.n	5e16 <__lesf2+0x52>
    5e26:	4270      	negs	r0, r6
    5e28:	2301      	movs	r3, #1
    5e2a:	4318      	orrs	r0, r3
    5e2c:	e7eb      	b.n	5e06 <__lesf2+0x42>
    5e2e:	2002      	movs	r0, #2
    5e30:	2c00      	cmp	r4, #0
    5e32:	d1e8      	bne.n	5e06 <__lesf2+0x42>
    5e34:	e7d3      	b.n	5dde <__lesf2+0x1a>
    5e36:	2002      	movs	r0, #2
    5e38:	2d00      	cmp	r5, #0
    5e3a:	d1e4      	bne.n	5e06 <__lesf2+0x42>
    5e3c:	e7d1      	b.n	5de2 <__lesf2+0x1e>
    5e3e:	4293      	cmp	r3, r2
    5e40:	dceb      	bgt.n	5e1a <__lesf2+0x56>
    5e42:	db04      	blt.n	5e4e <__lesf2+0x8a>
    5e44:	42ac      	cmp	r4, r5
    5e46:	d8e8      	bhi.n	5e1a <__lesf2+0x56>
    5e48:	2000      	movs	r0, #0
    5e4a:	42ac      	cmp	r4, r5
    5e4c:	d2db      	bcs.n	5e06 <__lesf2+0x42>
    5e4e:	4270      	negs	r0, r6
    5e50:	4170      	adcs	r0, r6
    5e52:	4240      	negs	r0, r0
    5e54:	2301      	movs	r3, #1
    5e56:	4318      	orrs	r0, r3
    5e58:	e7d5      	b.n	5e06 <__lesf2+0x42>
    5e5a:	46c0      	nop			; (mov r8, r8)

00005e5c <__aeabi_fmul>:
    5e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e5e:	465f      	mov	r7, fp
    5e60:	4656      	mov	r6, sl
    5e62:	464d      	mov	r5, r9
    5e64:	4644      	mov	r4, r8
    5e66:	b4f0      	push	{r4, r5, r6, r7}
    5e68:	0244      	lsls	r4, r0, #9
    5e6a:	0046      	lsls	r6, r0, #1
    5e6c:	b083      	sub	sp, #12
    5e6e:	1c0f      	adds	r7, r1, #0
    5e70:	0a64      	lsrs	r4, r4, #9
    5e72:	0e36      	lsrs	r6, r6, #24
    5e74:	0fc5      	lsrs	r5, r0, #31
    5e76:	2e00      	cmp	r6, #0
    5e78:	d041      	beq.n	5efe <__aeabi_fmul+0xa2>
    5e7a:	2eff      	cmp	r6, #255	; 0xff
    5e7c:	d022      	beq.n	5ec4 <__aeabi_fmul+0x68>
    5e7e:	2380      	movs	r3, #128	; 0x80
    5e80:	041b      	lsls	r3, r3, #16
    5e82:	2000      	movs	r0, #0
    5e84:	431c      	orrs	r4, r3
    5e86:	00e4      	lsls	r4, r4, #3
    5e88:	3e7f      	subs	r6, #127	; 0x7f
    5e8a:	4682      	mov	sl, r0
    5e8c:	4680      	mov	r8, r0
    5e8e:	1c39      	adds	r1, r7, #0
    5e90:	004b      	lsls	r3, r1, #1
    5e92:	027f      	lsls	r7, r7, #9
    5e94:	0fc9      	lsrs	r1, r1, #31
    5e96:	0a7f      	lsrs	r7, r7, #9
    5e98:	0e1b      	lsrs	r3, r3, #24
    5e9a:	468b      	mov	fp, r1
    5e9c:	d03b      	beq.n	5f16 <__aeabi_fmul+0xba>
    5e9e:	2bff      	cmp	r3, #255	; 0xff
    5ea0:	d034      	beq.n	5f0c <__aeabi_fmul+0xb0>
    5ea2:	2280      	movs	r2, #128	; 0x80
    5ea4:	0412      	lsls	r2, r2, #16
    5ea6:	4317      	orrs	r7, r2
    5ea8:	00ff      	lsls	r7, r7, #3
    5eaa:	3b7f      	subs	r3, #127	; 0x7f
    5eac:	2100      	movs	r1, #0
    5eae:	465a      	mov	r2, fp
    5eb0:	406a      	eors	r2, r5
    5eb2:	9201      	str	r2, [sp, #4]
    5eb4:	4652      	mov	r2, sl
    5eb6:	430a      	orrs	r2, r1
    5eb8:	2a0f      	cmp	r2, #15
    5eba:	d863      	bhi.n	5f84 <__aeabi_fmul+0x128>
    5ebc:	487a      	ldr	r0, [pc, #488]	; (60a8 <__aeabi_fmul+0x24c>)
    5ebe:	0092      	lsls	r2, r2, #2
    5ec0:	5882      	ldr	r2, [r0, r2]
    5ec2:	4697      	mov	pc, r2
    5ec4:	2c00      	cmp	r4, #0
    5ec6:	d13f      	bne.n	5f48 <__aeabi_fmul+0xec>
    5ec8:	2208      	movs	r2, #8
    5eca:	2302      	movs	r3, #2
    5ecc:	4692      	mov	sl, r2
    5ece:	4698      	mov	r8, r3
    5ed0:	e7dd      	b.n	5e8e <__aeabi_fmul+0x32>
    5ed2:	9501      	str	r5, [sp, #4]
    5ed4:	4640      	mov	r0, r8
    5ed6:	2802      	cmp	r0, #2
    5ed8:	d12a      	bne.n	5f30 <__aeabi_fmul+0xd4>
    5eda:	9a01      	ldr	r2, [sp, #4]
    5edc:	2501      	movs	r5, #1
    5ede:	4015      	ands	r5, r2
    5ee0:	23ff      	movs	r3, #255	; 0xff
    5ee2:	2400      	movs	r4, #0
    5ee4:	0264      	lsls	r4, r4, #9
    5ee6:	05db      	lsls	r3, r3, #23
    5ee8:	0a60      	lsrs	r0, r4, #9
    5eea:	07ed      	lsls	r5, r5, #31
    5eec:	4318      	orrs	r0, r3
    5eee:	4328      	orrs	r0, r5
    5ef0:	b003      	add	sp, #12
    5ef2:	bc3c      	pop	{r2, r3, r4, r5}
    5ef4:	4690      	mov	r8, r2
    5ef6:	4699      	mov	r9, r3
    5ef8:	46a2      	mov	sl, r4
    5efa:	46ab      	mov	fp, r5
    5efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5efe:	2c00      	cmp	r4, #0
    5f00:	d127      	bne.n	5f52 <__aeabi_fmul+0xf6>
    5f02:	2004      	movs	r0, #4
    5f04:	2201      	movs	r2, #1
    5f06:	4682      	mov	sl, r0
    5f08:	4690      	mov	r8, r2
    5f0a:	e7c0      	b.n	5e8e <__aeabi_fmul+0x32>
    5f0c:	1c39      	adds	r1, r7, #0
    5f0e:	1e4a      	subs	r2, r1, #1
    5f10:	4191      	sbcs	r1, r2
    5f12:	3102      	adds	r1, #2
    5f14:	e7cb      	b.n	5eae <__aeabi_fmul+0x52>
    5f16:	2101      	movs	r1, #1
    5f18:	2f00      	cmp	r7, #0
    5f1a:	d0c8      	beq.n	5eae <__aeabi_fmul+0x52>
    5f1c:	1c38      	adds	r0, r7, #0
    5f1e:	f002 f9dd 	bl	82dc <__clzsi2>
    5f22:	1f43      	subs	r3, r0, #5
    5f24:	409f      	lsls	r7, r3
    5f26:	2376      	movs	r3, #118	; 0x76
    5f28:	425b      	negs	r3, r3
    5f2a:	1a1b      	subs	r3, r3, r0
    5f2c:	2100      	movs	r1, #0
    5f2e:	e7be      	b.n	5eae <__aeabi_fmul+0x52>
    5f30:	2803      	cmp	r0, #3
    5f32:	d100      	bne.n	5f36 <__aeabi_fmul+0xda>
    5f34:	e0ae      	b.n	6094 <__aeabi_fmul+0x238>
    5f36:	2801      	cmp	r0, #1
    5f38:	d14f      	bne.n	5fda <__aeabi_fmul+0x17e>
    5f3a:	9801      	ldr	r0, [sp, #4]
    5f3c:	4642      	mov	r2, r8
    5f3e:	4010      	ands	r0, r2
    5f40:	b2c5      	uxtb	r5, r0
    5f42:	2300      	movs	r3, #0
    5f44:	2400      	movs	r4, #0
    5f46:	e7cd      	b.n	5ee4 <__aeabi_fmul+0x88>
    5f48:	230c      	movs	r3, #12
    5f4a:	2003      	movs	r0, #3
    5f4c:	469a      	mov	sl, r3
    5f4e:	4680      	mov	r8, r0
    5f50:	e79d      	b.n	5e8e <__aeabi_fmul+0x32>
    5f52:	1c20      	adds	r0, r4, #0
    5f54:	f002 f9c2 	bl	82dc <__clzsi2>
    5f58:	2676      	movs	r6, #118	; 0x76
    5f5a:	1f43      	subs	r3, r0, #5
    5f5c:	409c      	lsls	r4, r3
    5f5e:	4276      	negs	r6, r6
    5f60:	2300      	movs	r3, #0
    5f62:	1a36      	subs	r6, r6, r0
    5f64:	469a      	mov	sl, r3
    5f66:	4698      	mov	r8, r3
    5f68:	e791      	b.n	5e8e <__aeabi_fmul+0x32>
    5f6a:	2480      	movs	r4, #128	; 0x80
    5f6c:	2500      	movs	r5, #0
    5f6e:	03e4      	lsls	r4, r4, #15
    5f70:	23ff      	movs	r3, #255	; 0xff
    5f72:	e7b7      	b.n	5ee4 <__aeabi_fmul+0x88>
    5f74:	465b      	mov	r3, fp
    5f76:	1c3c      	adds	r4, r7, #0
    5f78:	9301      	str	r3, [sp, #4]
    5f7a:	4688      	mov	r8, r1
    5f7c:	e7aa      	b.n	5ed4 <__aeabi_fmul+0x78>
    5f7e:	1c3c      	adds	r4, r7, #0
    5f80:	4688      	mov	r8, r1
    5f82:	e7a7      	b.n	5ed4 <__aeabi_fmul+0x78>
    5f84:	0c25      	lsrs	r5, r4, #16
    5f86:	0424      	lsls	r4, r4, #16
    5f88:	0c3a      	lsrs	r2, r7, #16
    5f8a:	0c24      	lsrs	r4, r4, #16
    5f8c:	043f      	lsls	r7, r7, #16
    5f8e:	18f6      	adds	r6, r6, r3
    5f90:	0c3f      	lsrs	r7, r7, #16
    5f92:	1c21      	adds	r1, r4, #0
    5f94:	1c23      	adds	r3, r4, #0
    5f96:	4379      	muls	r1, r7
    5f98:	4353      	muls	r3, r2
    5f9a:	436f      	muls	r7, r5
    5f9c:	4355      	muls	r5, r2
    5f9e:	18fb      	adds	r3, r7, r3
    5fa0:	0c0a      	lsrs	r2, r1, #16
    5fa2:	189b      	adds	r3, r3, r2
    5fa4:	46b1      	mov	r9, r6
    5fa6:	429f      	cmp	r7, r3
    5fa8:	d902      	bls.n	5fb0 <__aeabi_fmul+0x154>
    5faa:	2280      	movs	r2, #128	; 0x80
    5fac:	0252      	lsls	r2, r2, #9
    5fae:	18ad      	adds	r5, r5, r2
    5fb0:	0409      	lsls	r1, r1, #16
    5fb2:	041a      	lsls	r2, r3, #16
    5fb4:	0c09      	lsrs	r1, r1, #16
    5fb6:	1852      	adds	r2, r2, r1
    5fb8:	0194      	lsls	r4, r2, #6
    5fba:	0c1b      	lsrs	r3, r3, #16
    5fbc:	1e61      	subs	r1, r4, #1
    5fbe:	418c      	sbcs	r4, r1
    5fc0:	0e92      	lsrs	r2, r2, #26
    5fc2:	18ed      	adds	r5, r5, r3
    5fc4:	4314      	orrs	r4, r2
    5fc6:	01ad      	lsls	r5, r5, #6
    5fc8:	432c      	orrs	r4, r5
    5fca:	0123      	lsls	r3, r4, #4
    5fcc:	d505      	bpl.n	5fda <__aeabi_fmul+0x17e>
    5fce:	2201      	movs	r2, #1
    5fd0:	0863      	lsrs	r3, r4, #1
    5fd2:	2001      	movs	r0, #1
    5fd4:	4014      	ands	r4, r2
    5fd6:	4481      	add	r9, r0
    5fd8:	431c      	orrs	r4, r3
    5fda:	464b      	mov	r3, r9
    5fdc:	337f      	adds	r3, #127	; 0x7f
    5fde:	2b00      	cmp	r3, #0
    5fe0:	dd2d      	ble.n	603e <__aeabi_fmul+0x1e2>
    5fe2:	0760      	lsls	r0, r4, #29
    5fe4:	d004      	beq.n	5ff0 <__aeabi_fmul+0x194>
    5fe6:	220f      	movs	r2, #15
    5fe8:	4022      	ands	r2, r4
    5fea:	2a04      	cmp	r2, #4
    5fec:	d000      	beq.n	5ff0 <__aeabi_fmul+0x194>
    5fee:	3404      	adds	r4, #4
    5ff0:	0122      	lsls	r2, r4, #4
    5ff2:	d503      	bpl.n	5ffc <__aeabi_fmul+0x1a0>
    5ff4:	4b2d      	ldr	r3, [pc, #180]	; (60ac <__aeabi_fmul+0x250>)
    5ff6:	401c      	ands	r4, r3
    5ff8:	464b      	mov	r3, r9
    5ffa:	3380      	adds	r3, #128	; 0x80
    5ffc:	2bfe      	cmp	r3, #254	; 0xfe
    5ffe:	dd17      	ble.n	6030 <__aeabi_fmul+0x1d4>
    6000:	9b01      	ldr	r3, [sp, #4]
    6002:	2501      	movs	r5, #1
    6004:	401d      	ands	r5, r3
    6006:	2400      	movs	r4, #0
    6008:	23ff      	movs	r3, #255	; 0xff
    600a:	e76b      	b.n	5ee4 <__aeabi_fmul+0x88>
    600c:	2080      	movs	r0, #128	; 0x80
    600e:	03c0      	lsls	r0, r0, #15
    6010:	4204      	tst	r4, r0
    6012:	d008      	beq.n	6026 <__aeabi_fmul+0x1ca>
    6014:	4207      	tst	r7, r0
    6016:	d106      	bne.n	6026 <__aeabi_fmul+0x1ca>
    6018:	1c04      	adds	r4, r0, #0
    601a:	433c      	orrs	r4, r7
    601c:	0264      	lsls	r4, r4, #9
    601e:	0a64      	lsrs	r4, r4, #9
    6020:	465d      	mov	r5, fp
    6022:	23ff      	movs	r3, #255	; 0xff
    6024:	e75e      	b.n	5ee4 <__aeabi_fmul+0x88>
    6026:	4304      	orrs	r4, r0
    6028:	0264      	lsls	r4, r4, #9
    602a:	0a64      	lsrs	r4, r4, #9
    602c:	23ff      	movs	r3, #255	; 0xff
    602e:	e759      	b.n	5ee4 <__aeabi_fmul+0x88>
    6030:	9801      	ldr	r0, [sp, #4]
    6032:	01a4      	lsls	r4, r4, #6
    6034:	2501      	movs	r5, #1
    6036:	0a64      	lsrs	r4, r4, #9
    6038:	b2db      	uxtb	r3, r3
    603a:	4005      	ands	r5, r0
    603c:	e752      	b.n	5ee4 <__aeabi_fmul+0x88>
    603e:	237e      	movs	r3, #126	; 0x7e
    6040:	425b      	negs	r3, r3
    6042:	464a      	mov	r2, r9
    6044:	1a9b      	subs	r3, r3, r2
    6046:	2b1b      	cmp	r3, #27
    6048:	dd05      	ble.n	6056 <__aeabi_fmul+0x1fa>
    604a:	9b01      	ldr	r3, [sp, #4]
    604c:	2501      	movs	r5, #1
    604e:	401d      	ands	r5, r3
    6050:	2400      	movs	r4, #0
    6052:	2300      	movs	r3, #0
    6054:	e746      	b.n	5ee4 <__aeabi_fmul+0x88>
    6056:	1c22      	adds	r2, r4, #0
    6058:	40da      	lsrs	r2, r3
    605a:	464b      	mov	r3, r9
    605c:	339e      	adds	r3, #158	; 0x9e
    605e:	409c      	lsls	r4, r3
    6060:	1c23      	adds	r3, r4, #0
    6062:	1e5c      	subs	r4, r3, #1
    6064:	41a3      	sbcs	r3, r4
    6066:	4313      	orrs	r3, r2
    6068:	0758      	lsls	r0, r3, #29
    606a:	d004      	beq.n	6076 <__aeabi_fmul+0x21a>
    606c:	220f      	movs	r2, #15
    606e:	401a      	ands	r2, r3
    6070:	2a04      	cmp	r2, #4
    6072:	d000      	beq.n	6076 <__aeabi_fmul+0x21a>
    6074:	3304      	adds	r3, #4
    6076:	015a      	lsls	r2, r3, #5
    6078:	d505      	bpl.n	6086 <__aeabi_fmul+0x22a>
    607a:	9b01      	ldr	r3, [sp, #4]
    607c:	2501      	movs	r5, #1
    607e:	401d      	ands	r5, r3
    6080:	2400      	movs	r4, #0
    6082:	2301      	movs	r3, #1
    6084:	e72e      	b.n	5ee4 <__aeabi_fmul+0x88>
    6086:	9801      	ldr	r0, [sp, #4]
    6088:	019c      	lsls	r4, r3, #6
    608a:	2501      	movs	r5, #1
    608c:	0a64      	lsrs	r4, r4, #9
    608e:	4005      	ands	r5, r0
    6090:	2300      	movs	r3, #0
    6092:	e727      	b.n	5ee4 <__aeabi_fmul+0x88>
    6094:	2780      	movs	r7, #128	; 0x80
    6096:	03ff      	lsls	r7, r7, #15
    6098:	9b01      	ldr	r3, [sp, #4]
    609a:	433c      	orrs	r4, r7
    609c:	0264      	lsls	r4, r4, #9
    609e:	2501      	movs	r5, #1
    60a0:	401d      	ands	r5, r3
    60a2:	0a64      	lsrs	r4, r4, #9
    60a4:	23ff      	movs	r3, #255	; 0xff
    60a6:	e71d      	b.n	5ee4 <__aeabi_fmul+0x88>
    60a8:	00008814 	.word	0x00008814
    60ac:	f7ffffff 	.word	0xf7ffffff

000060b0 <__aeabi_fsub>:
    60b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    60b2:	0fc2      	lsrs	r2, r0, #31
    60b4:	0243      	lsls	r3, r0, #9
    60b6:	0044      	lsls	r4, r0, #1
    60b8:	024d      	lsls	r5, r1, #9
    60ba:	0048      	lsls	r0, r1, #1
    60bc:	0e24      	lsrs	r4, r4, #24
    60be:	1c16      	adds	r6, r2, #0
    60c0:	099b      	lsrs	r3, r3, #6
    60c2:	0e00      	lsrs	r0, r0, #24
    60c4:	0fc9      	lsrs	r1, r1, #31
    60c6:	09ad      	lsrs	r5, r5, #6
    60c8:	28ff      	cmp	r0, #255	; 0xff
    60ca:	d100      	bne.n	60ce <__aeabi_fsub+0x1e>
    60cc:	e083      	b.n	61d6 <__aeabi_fsub+0x126>
    60ce:	2701      	movs	r7, #1
    60d0:	4079      	eors	r1, r7
    60d2:	428a      	cmp	r2, r1
    60d4:	d05c      	beq.n	6190 <__aeabi_fsub+0xe0>
    60d6:	1a22      	subs	r2, r4, r0
    60d8:	2a00      	cmp	r2, #0
    60da:	dc00      	bgt.n	60de <__aeabi_fsub+0x2e>
    60dc:	e08e      	b.n	61fc <__aeabi_fsub+0x14c>
    60de:	2800      	cmp	r0, #0
    60e0:	d11e      	bne.n	6120 <__aeabi_fsub+0x70>
    60e2:	2d00      	cmp	r5, #0
    60e4:	d000      	beq.n	60e8 <__aeabi_fsub+0x38>
    60e6:	e07a      	b.n	61de <__aeabi_fsub+0x12e>
    60e8:	0758      	lsls	r0, r3, #29
    60ea:	d004      	beq.n	60f6 <__aeabi_fsub+0x46>
    60ec:	220f      	movs	r2, #15
    60ee:	401a      	ands	r2, r3
    60f0:	2a04      	cmp	r2, #4
    60f2:	d000      	beq.n	60f6 <__aeabi_fsub+0x46>
    60f4:	3304      	adds	r3, #4
    60f6:	2180      	movs	r1, #128	; 0x80
    60f8:	04c9      	lsls	r1, r1, #19
    60fa:	2201      	movs	r2, #1
    60fc:	4019      	ands	r1, r3
    60fe:	4032      	ands	r2, r6
    6100:	2900      	cmp	r1, #0
    6102:	d03a      	beq.n	617a <__aeabi_fsub+0xca>
    6104:	3401      	adds	r4, #1
    6106:	2cff      	cmp	r4, #255	; 0xff
    6108:	d100      	bne.n	610c <__aeabi_fsub+0x5c>
    610a:	e083      	b.n	6214 <__aeabi_fsub+0x164>
    610c:	019b      	lsls	r3, r3, #6
    610e:	0a5b      	lsrs	r3, r3, #9
    6110:	025b      	lsls	r3, r3, #9
    6112:	b2e4      	uxtb	r4, r4
    6114:	05e4      	lsls	r4, r4, #23
    6116:	0a58      	lsrs	r0, r3, #9
    6118:	07d2      	lsls	r2, r2, #31
    611a:	4320      	orrs	r0, r4
    611c:	4310      	orrs	r0, r2
    611e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6120:	2cff      	cmp	r4, #255	; 0xff
    6122:	d0e1      	beq.n	60e8 <__aeabi_fsub+0x38>
    6124:	2180      	movs	r1, #128	; 0x80
    6126:	04c9      	lsls	r1, r1, #19
    6128:	430d      	orrs	r5, r1
    612a:	2a1b      	cmp	r2, #27
    612c:	dd00      	ble.n	6130 <__aeabi_fsub+0x80>
    612e:	e131      	b.n	6394 <__aeabi_fsub+0x2e4>
    6130:	1c29      	adds	r1, r5, #0
    6132:	2020      	movs	r0, #32
    6134:	40d1      	lsrs	r1, r2
    6136:	1a82      	subs	r2, r0, r2
    6138:	4095      	lsls	r5, r2
    613a:	1e6a      	subs	r2, r5, #1
    613c:	4195      	sbcs	r5, r2
    613e:	430d      	orrs	r5, r1
    6140:	1b5b      	subs	r3, r3, r5
    6142:	0158      	lsls	r0, r3, #5
    6144:	d5d0      	bpl.n	60e8 <__aeabi_fsub+0x38>
    6146:	019b      	lsls	r3, r3, #6
    6148:	099f      	lsrs	r7, r3, #6
    614a:	1c38      	adds	r0, r7, #0
    614c:	f002 f8c6 	bl	82dc <__clzsi2>
    6150:	1f42      	subs	r2, r0, #5
    6152:	4097      	lsls	r7, r2
    6154:	4294      	cmp	r4, r2
    6156:	dc5f      	bgt.n	6218 <__aeabi_fsub+0x168>
    6158:	1b14      	subs	r4, r2, r4
    615a:	231f      	movs	r3, #31
    615c:	1b1b      	subs	r3, r3, r4
    615e:	1c3a      	adds	r2, r7, #0
    6160:	409f      	lsls	r7, r3
    6162:	1c61      	adds	r1, r4, #1
    6164:	1c3b      	adds	r3, r7, #0
    6166:	40ca      	lsrs	r2, r1
    6168:	1e5f      	subs	r7, r3, #1
    616a:	41bb      	sbcs	r3, r7
    616c:	4313      	orrs	r3, r2
    616e:	2400      	movs	r4, #0
    6170:	e7ba      	b.n	60e8 <__aeabi_fsub+0x38>
    6172:	1e13      	subs	r3, r2, #0
    6174:	d1b8      	bne.n	60e8 <__aeabi_fsub+0x38>
    6176:	2300      	movs	r3, #0
    6178:	2200      	movs	r2, #0
    617a:	08db      	lsrs	r3, r3, #3
    617c:	2cff      	cmp	r4, #255	; 0xff
    617e:	d104      	bne.n	618a <__aeabi_fsub+0xda>
    6180:	2b00      	cmp	r3, #0
    6182:	d047      	beq.n	6214 <__aeabi_fsub+0x164>
    6184:	2080      	movs	r0, #128	; 0x80
    6186:	03c0      	lsls	r0, r0, #15
    6188:	4303      	orrs	r3, r0
    618a:	025b      	lsls	r3, r3, #9
    618c:	0a5b      	lsrs	r3, r3, #9
    618e:	e7bf      	b.n	6110 <__aeabi_fsub+0x60>
    6190:	1a21      	subs	r1, r4, r0
    6192:	2900      	cmp	r1, #0
    6194:	dd44      	ble.n	6220 <__aeabi_fsub+0x170>
    6196:	2800      	cmp	r0, #0
    6198:	d027      	beq.n	61ea <__aeabi_fsub+0x13a>
    619a:	2cff      	cmp	r4, #255	; 0xff
    619c:	d0a4      	beq.n	60e8 <__aeabi_fsub+0x38>
    619e:	2080      	movs	r0, #128	; 0x80
    61a0:	04c0      	lsls	r0, r0, #19
    61a2:	4305      	orrs	r5, r0
    61a4:	291b      	cmp	r1, #27
    61a6:	dd00      	ble.n	61aa <__aeabi_fsub+0xfa>
    61a8:	e0f2      	b.n	6390 <__aeabi_fsub+0x2e0>
    61aa:	1c28      	adds	r0, r5, #0
    61ac:	2720      	movs	r7, #32
    61ae:	40c8      	lsrs	r0, r1
    61b0:	1a79      	subs	r1, r7, r1
    61b2:	408d      	lsls	r5, r1
    61b4:	1e69      	subs	r1, r5, #1
    61b6:	418d      	sbcs	r5, r1
    61b8:	4305      	orrs	r5, r0
    61ba:	195b      	adds	r3, r3, r5
    61bc:	0159      	lsls	r1, r3, #5
    61be:	d400      	bmi.n	61c2 <__aeabi_fsub+0x112>
    61c0:	e792      	b.n	60e8 <__aeabi_fsub+0x38>
    61c2:	3401      	adds	r4, #1
    61c4:	2cff      	cmp	r4, #255	; 0xff
    61c6:	d059      	beq.n	627c <__aeabi_fsub+0x1cc>
    61c8:	4973      	ldr	r1, [pc, #460]	; (6398 <__aeabi_fsub+0x2e8>)
    61ca:	2201      	movs	r2, #1
    61cc:	401a      	ands	r2, r3
    61ce:	400b      	ands	r3, r1
    61d0:	085b      	lsrs	r3, r3, #1
    61d2:	4313      	orrs	r3, r2
    61d4:	e788      	b.n	60e8 <__aeabi_fsub+0x38>
    61d6:	2d00      	cmp	r5, #0
    61d8:	d000      	beq.n	61dc <__aeabi_fsub+0x12c>
    61da:	e77a      	b.n	60d2 <__aeabi_fsub+0x22>
    61dc:	e777      	b.n	60ce <__aeabi_fsub+0x1e>
    61de:	3a01      	subs	r2, #1
    61e0:	2a00      	cmp	r2, #0
    61e2:	d0ad      	beq.n	6140 <__aeabi_fsub+0x90>
    61e4:	2cff      	cmp	r4, #255	; 0xff
    61e6:	d1a0      	bne.n	612a <__aeabi_fsub+0x7a>
    61e8:	e77e      	b.n	60e8 <__aeabi_fsub+0x38>
    61ea:	2d00      	cmp	r5, #0
    61ec:	d100      	bne.n	61f0 <__aeabi_fsub+0x140>
    61ee:	e77b      	b.n	60e8 <__aeabi_fsub+0x38>
    61f0:	3901      	subs	r1, #1
    61f2:	2900      	cmp	r1, #0
    61f4:	d0e1      	beq.n	61ba <__aeabi_fsub+0x10a>
    61f6:	2cff      	cmp	r4, #255	; 0xff
    61f8:	d1d4      	bne.n	61a4 <__aeabi_fsub+0xf4>
    61fa:	e775      	b.n	60e8 <__aeabi_fsub+0x38>
    61fc:	2a00      	cmp	r2, #0
    61fe:	d11b      	bne.n	6238 <__aeabi_fsub+0x188>
    6200:	1c62      	adds	r2, r4, #1
    6202:	b2d2      	uxtb	r2, r2
    6204:	2a01      	cmp	r2, #1
    6206:	dd4b      	ble.n	62a0 <__aeabi_fsub+0x1f0>
    6208:	1b5f      	subs	r7, r3, r5
    620a:	017a      	lsls	r2, r7, #5
    620c:	d523      	bpl.n	6256 <__aeabi_fsub+0x1a6>
    620e:	1aef      	subs	r7, r5, r3
    6210:	1c0e      	adds	r6, r1, #0
    6212:	e79a      	b.n	614a <__aeabi_fsub+0x9a>
    6214:	2300      	movs	r3, #0
    6216:	e77b      	b.n	6110 <__aeabi_fsub+0x60>
    6218:	4b5f      	ldr	r3, [pc, #380]	; (6398 <__aeabi_fsub+0x2e8>)
    621a:	1aa4      	subs	r4, r4, r2
    621c:	403b      	ands	r3, r7
    621e:	e763      	b.n	60e8 <__aeabi_fsub+0x38>
    6220:	2900      	cmp	r1, #0
    6222:	d146      	bne.n	62b2 <__aeabi_fsub+0x202>
    6224:	1c61      	adds	r1, r4, #1
    6226:	b2c8      	uxtb	r0, r1
    6228:	2801      	cmp	r0, #1
    622a:	dd29      	ble.n	6280 <__aeabi_fsub+0x1d0>
    622c:	29ff      	cmp	r1, #255	; 0xff
    622e:	d024      	beq.n	627a <__aeabi_fsub+0x1ca>
    6230:	18eb      	adds	r3, r5, r3
    6232:	085b      	lsrs	r3, r3, #1
    6234:	1c0c      	adds	r4, r1, #0
    6236:	e757      	b.n	60e8 <__aeabi_fsub+0x38>
    6238:	2c00      	cmp	r4, #0
    623a:	d013      	beq.n	6264 <__aeabi_fsub+0x1b4>
    623c:	28ff      	cmp	r0, #255	; 0xff
    623e:	d018      	beq.n	6272 <__aeabi_fsub+0x1c2>
    6240:	2480      	movs	r4, #128	; 0x80
    6242:	04e4      	lsls	r4, r4, #19
    6244:	4252      	negs	r2, r2
    6246:	4323      	orrs	r3, r4
    6248:	2a1b      	cmp	r2, #27
    624a:	dd4d      	ble.n	62e8 <__aeabi_fsub+0x238>
    624c:	2301      	movs	r3, #1
    624e:	1aeb      	subs	r3, r5, r3
    6250:	1c04      	adds	r4, r0, #0
    6252:	1c0e      	adds	r6, r1, #0
    6254:	e775      	b.n	6142 <__aeabi_fsub+0x92>
    6256:	2f00      	cmp	r7, #0
    6258:	d000      	beq.n	625c <__aeabi_fsub+0x1ac>
    625a:	e776      	b.n	614a <__aeabi_fsub+0x9a>
    625c:	2300      	movs	r3, #0
    625e:	2200      	movs	r2, #0
    6260:	2400      	movs	r4, #0
    6262:	e78a      	b.n	617a <__aeabi_fsub+0xca>
    6264:	2b00      	cmp	r3, #0
    6266:	d03b      	beq.n	62e0 <__aeabi_fsub+0x230>
    6268:	43d2      	mvns	r2, r2
    626a:	2a00      	cmp	r2, #0
    626c:	d0ef      	beq.n	624e <__aeabi_fsub+0x19e>
    626e:	28ff      	cmp	r0, #255	; 0xff
    6270:	d1ea      	bne.n	6248 <__aeabi_fsub+0x198>
    6272:	1c2b      	adds	r3, r5, #0
    6274:	24ff      	movs	r4, #255	; 0xff
    6276:	1c0e      	adds	r6, r1, #0
    6278:	e736      	b.n	60e8 <__aeabi_fsub+0x38>
    627a:	24ff      	movs	r4, #255	; 0xff
    627c:	2300      	movs	r3, #0
    627e:	e77c      	b.n	617a <__aeabi_fsub+0xca>
    6280:	2c00      	cmp	r4, #0
    6282:	d15c      	bne.n	633e <__aeabi_fsub+0x28e>
    6284:	2b00      	cmp	r3, #0
    6286:	d100      	bne.n	628a <__aeabi_fsub+0x1da>
    6288:	e080      	b.n	638c <__aeabi_fsub+0x2dc>
    628a:	2d00      	cmp	r5, #0
    628c:	d100      	bne.n	6290 <__aeabi_fsub+0x1e0>
    628e:	e72b      	b.n	60e8 <__aeabi_fsub+0x38>
    6290:	195b      	adds	r3, r3, r5
    6292:	0158      	lsls	r0, r3, #5
    6294:	d400      	bmi.n	6298 <__aeabi_fsub+0x1e8>
    6296:	e727      	b.n	60e8 <__aeabi_fsub+0x38>
    6298:	4a3f      	ldr	r2, [pc, #252]	; (6398 <__aeabi_fsub+0x2e8>)
    629a:	2401      	movs	r4, #1
    629c:	4013      	ands	r3, r2
    629e:	e723      	b.n	60e8 <__aeabi_fsub+0x38>
    62a0:	2c00      	cmp	r4, #0
    62a2:	d115      	bne.n	62d0 <__aeabi_fsub+0x220>
    62a4:	2b00      	cmp	r3, #0
    62a6:	d140      	bne.n	632a <__aeabi_fsub+0x27a>
    62a8:	2d00      	cmp	r5, #0
    62aa:	d063      	beq.n	6374 <__aeabi_fsub+0x2c4>
    62ac:	1c2b      	adds	r3, r5, #0
    62ae:	1c0e      	adds	r6, r1, #0
    62b0:	e71a      	b.n	60e8 <__aeabi_fsub+0x38>
    62b2:	2c00      	cmp	r4, #0
    62b4:	d121      	bne.n	62fa <__aeabi_fsub+0x24a>
    62b6:	2b00      	cmp	r3, #0
    62b8:	d054      	beq.n	6364 <__aeabi_fsub+0x2b4>
    62ba:	43c9      	mvns	r1, r1
    62bc:	2900      	cmp	r1, #0
    62be:	d004      	beq.n	62ca <__aeabi_fsub+0x21a>
    62c0:	28ff      	cmp	r0, #255	; 0xff
    62c2:	d04c      	beq.n	635e <__aeabi_fsub+0x2ae>
    62c4:	291b      	cmp	r1, #27
    62c6:	dd58      	ble.n	637a <__aeabi_fsub+0x2ca>
    62c8:	2301      	movs	r3, #1
    62ca:	195b      	adds	r3, r3, r5
    62cc:	1c04      	adds	r4, r0, #0
    62ce:	e775      	b.n	61bc <__aeabi_fsub+0x10c>
    62d0:	2b00      	cmp	r3, #0
    62d2:	d119      	bne.n	6308 <__aeabi_fsub+0x258>
    62d4:	2d00      	cmp	r5, #0
    62d6:	d048      	beq.n	636a <__aeabi_fsub+0x2ba>
    62d8:	1c2b      	adds	r3, r5, #0
    62da:	1c0e      	adds	r6, r1, #0
    62dc:	24ff      	movs	r4, #255	; 0xff
    62de:	e703      	b.n	60e8 <__aeabi_fsub+0x38>
    62e0:	1c2b      	adds	r3, r5, #0
    62e2:	1c04      	adds	r4, r0, #0
    62e4:	1c0e      	adds	r6, r1, #0
    62e6:	e6ff      	b.n	60e8 <__aeabi_fsub+0x38>
    62e8:	1c1c      	adds	r4, r3, #0
    62ea:	2620      	movs	r6, #32
    62ec:	40d4      	lsrs	r4, r2
    62ee:	1ab2      	subs	r2, r6, r2
    62f0:	4093      	lsls	r3, r2
    62f2:	1e5a      	subs	r2, r3, #1
    62f4:	4193      	sbcs	r3, r2
    62f6:	4323      	orrs	r3, r4
    62f8:	e7a9      	b.n	624e <__aeabi_fsub+0x19e>
    62fa:	28ff      	cmp	r0, #255	; 0xff
    62fc:	d02f      	beq.n	635e <__aeabi_fsub+0x2ae>
    62fe:	2480      	movs	r4, #128	; 0x80
    6300:	04e4      	lsls	r4, r4, #19
    6302:	4249      	negs	r1, r1
    6304:	4323      	orrs	r3, r4
    6306:	e7dd      	b.n	62c4 <__aeabi_fsub+0x214>
    6308:	24ff      	movs	r4, #255	; 0xff
    630a:	2d00      	cmp	r5, #0
    630c:	d100      	bne.n	6310 <__aeabi_fsub+0x260>
    630e:	e6eb      	b.n	60e8 <__aeabi_fsub+0x38>
    6310:	2280      	movs	r2, #128	; 0x80
    6312:	08db      	lsrs	r3, r3, #3
    6314:	03d2      	lsls	r2, r2, #15
    6316:	4213      	tst	r3, r2
    6318:	d004      	beq.n	6324 <__aeabi_fsub+0x274>
    631a:	08ed      	lsrs	r5, r5, #3
    631c:	4215      	tst	r5, r2
    631e:	d101      	bne.n	6324 <__aeabi_fsub+0x274>
    6320:	1c2b      	adds	r3, r5, #0
    6322:	1c0e      	adds	r6, r1, #0
    6324:	00db      	lsls	r3, r3, #3
    6326:	24ff      	movs	r4, #255	; 0xff
    6328:	e6de      	b.n	60e8 <__aeabi_fsub+0x38>
    632a:	2d00      	cmp	r5, #0
    632c:	d100      	bne.n	6330 <__aeabi_fsub+0x280>
    632e:	e6db      	b.n	60e8 <__aeabi_fsub+0x38>
    6330:	1b5a      	subs	r2, r3, r5
    6332:	0150      	lsls	r0, r2, #5
    6334:	d400      	bmi.n	6338 <__aeabi_fsub+0x288>
    6336:	e71c      	b.n	6172 <__aeabi_fsub+0xc2>
    6338:	1aeb      	subs	r3, r5, r3
    633a:	1c0e      	adds	r6, r1, #0
    633c:	e6d4      	b.n	60e8 <__aeabi_fsub+0x38>
    633e:	2b00      	cmp	r3, #0
    6340:	d00d      	beq.n	635e <__aeabi_fsub+0x2ae>
    6342:	24ff      	movs	r4, #255	; 0xff
    6344:	2d00      	cmp	r5, #0
    6346:	d100      	bne.n	634a <__aeabi_fsub+0x29a>
    6348:	e6ce      	b.n	60e8 <__aeabi_fsub+0x38>
    634a:	2280      	movs	r2, #128	; 0x80
    634c:	08db      	lsrs	r3, r3, #3
    634e:	03d2      	lsls	r2, r2, #15
    6350:	4213      	tst	r3, r2
    6352:	d0e7      	beq.n	6324 <__aeabi_fsub+0x274>
    6354:	08ed      	lsrs	r5, r5, #3
    6356:	4215      	tst	r5, r2
    6358:	d1e4      	bne.n	6324 <__aeabi_fsub+0x274>
    635a:	1c2b      	adds	r3, r5, #0
    635c:	e7e2      	b.n	6324 <__aeabi_fsub+0x274>
    635e:	1c2b      	adds	r3, r5, #0
    6360:	24ff      	movs	r4, #255	; 0xff
    6362:	e6c1      	b.n	60e8 <__aeabi_fsub+0x38>
    6364:	1c2b      	adds	r3, r5, #0
    6366:	1c04      	adds	r4, r0, #0
    6368:	e6be      	b.n	60e8 <__aeabi_fsub+0x38>
    636a:	2380      	movs	r3, #128	; 0x80
    636c:	2200      	movs	r2, #0
    636e:	049b      	lsls	r3, r3, #18
    6370:	24ff      	movs	r4, #255	; 0xff
    6372:	e702      	b.n	617a <__aeabi_fsub+0xca>
    6374:	1c23      	adds	r3, r4, #0
    6376:	2200      	movs	r2, #0
    6378:	e6ff      	b.n	617a <__aeabi_fsub+0xca>
    637a:	1c1c      	adds	r4, r3, #0
    637c:	2720      	movs	r7, #32
    637e:	40cc      	lsrs	r4, r1
    6380:	1a79      	subs	r1, r7, r1
    6382:	408b      	lsls	r3, r1
    6384:	1e59      	subs	r1, r3, #1
    6386:	418b      	sbcs	r3, r1
    6388:	4323      	orrs	r3, r4
    638a:	e79e      	b.n	62ca <__aeabi_fsub+0x21a>
    638c:	1c2b      	adds	r3, r5, #0
    638e:	e6ab      	b.n	60e8 <__aeabi_fsub+0x38>
    6390:	2501      	movs	r5, #1
    6392:	e712      	b.n	61ba <__aeabi_fsub+0x10a>
    6394:	2501      	movs	r5, #1
    6396:	e6d3      	b.n	6140 <__aeabi_fsub+0x90>
    6398:	fbffffff 	.word	0xfbffffff

0000639c <__aeabi_f2iz>:
    639c:	0243      	lsls	r3, r0, #9
    639e:	0a59      	lsrs	r1, r3, #9
    63a0:	0043      	lsls	r3, r0, #1
    63a2:	0fc2      	lsrs	r2, r0, #31
    63a4:	0e1b      	lsrs	r3, r3, #24
    63a6:	2000      	movs	r0, #0
    63a8:	2b7e      	cmp	r3, #126	; 0x7e
    63aa:	dd0d      	ble.n	63c8 <__aeabi_f2iz+0x2c>
    63ac:	2b9d      	cmp	r3, #157	; 0x9d
    63ae:	dc0c      	bgt.n	63ca <__aeabi_f2iz+0x2e>
    63b0:	2080      	movs	r0, #128	; 0x80
    63b2:	0400      	lsls	r0, r0, #16
    63b4:	4301      	orrs	r1, r0
    63b6:	2b95      	cmp	r3, #149	; 0x95
    63b8:	dc0a      	bgt.n	63d0 <__aeabi_f2iz+0x34>
    63ba:	2096      	movs	r0, #150	; 0x96
    63bc:	1ac3      	subs	r3, r0, r3
    63be:	40d9      	lsrs	r1, r3
    63c0:	4248      	negs	r0, r1
    63c2:	2a00      	cmp	r2, #0
    63c4:	d100      	bne.n	63c8 <__aeabi_f2iz+0x2c>
    63c6:	1c08      	adds	r0, r1, #0
    63c8:	4770      	bx	lr
    63ca:	4b03      	ldr	r3, [pc, #12]	; (63d8 <__aeabi_f2iz+0x3c>)
    63cc:	18d0      	adds	r0, r2, r3
    63ce:	e7fb      	b.n	63c8 <__aeabi_f2iz+0x2c>
    63d0:	3b96      	subs	r3, #150	; 0x96
    63d2:	4099      	lsls	r1, r3
    63d4:	e7f4      	b.n	63c0 <__aeabi_f2iz+0x24>
    63d6:	46c0      	nop			; (mov r8, r8)
    63d8:	7fffffff 	.word	0x7fffffff

000063dc <__aeabi_i2f>:
    63dc:	b570      	push	{r4, r5, r6, lr}
    63de:	1e04      	subs	r4, r0, #0
    63e0:	d03c      	beq.n	645c <__aeabi_i2f+0x80>
    63e2:	0fc6      	lsrs	r6, r0, #31
    63e4:	d000      	beq.n	63e8 <__aeabi_i2f+0xc>
    63e6:	4244      	negs	r4, r0
    63e8:	1c20      	adds	r0, r4, #0
    63ea:	f001 ff77 	bl	82dc <__clzsi2>
    63ee:	239e      	movs	r3, #158	; 0x9e
    63f0:	1c25      	adds	r5, r4, #0
    63f2:	1a1b      	subs	r3, r3, r0
    63f4:	2b96      	cmp	r3, #150	; 0x96
    63f6:	dc0c      	bgt.n	6412 <__aeabi_i2f+0x36>
    63f8:	3808      	subs	r0, #8
    63fa:	4084      	lsls	r4, r0
    63fc:	0264      	lsls	r4, r4, #9
    63fe:	0a64      	lsrs	r4, r4, #9
    6400:	b2db      	uxtb	r3, r3
    6402:	1c32      	adds	r2, r6, #0
    6404:	0264      	lsls	r4, r4, #9
    6406:	05db      	lsls	r3, r3, #23
    6408:	0a60      	lsrs	r0, r4, #9
    640a:	07d2      	lsls	r2, r2, #31
    640c:	4318      	orrs	r0, r3
    640e:	4310      	orrs	r0, r2
    6410:	bd70      	pop	{r4, r5, r6, pc}
    6412:	2b99      	cmp	r3, #153	; 0x99
    6414:	dd0a      	ble.n	642c <__aeabi_i2f+0x50>
    6416:	2205      	movs	r2, #5
    6418:	1a12      	subs	r2, r2, r0
    641a:	1c21      	adds	r1, r4, #0
    641c:	40d1      	lsrs	r1, r2
    641e:	1c0a      	adds	r2, r1, #0
    6420:	1c01      	adds	r1, r0, #0
    6422:	311b      	adds	r1, #27
    6424:	408d      	lsls	r5, r1
    6426:	1e69      	subs	r1, r5, #1
    6428:	418d      	sbcs	r5, r1
    642a:	4315      	orrs	r5, r2
    642c:	2805      	cmp	r0, #5
    642e:	dd01      	ble.n	6434 <__aeabi_i2f+0x58>
    6430:	1f42      	subs	r2, r0, #5
    6432:	4095      	lsls	r5, r2
    6434:	4c16      	ldr	r4, [pc, #88]	; (6490 <__aeabi_i2f+0xb4>)
    6436:	402c      	ands	r4, r5
    6438:	076a      	lsls	r2, r5, #29
    643a:	d004      	beq.n	6446 <__aeabi_i2f+0x6a>
    643c:	220f      	movs	r2, #15
    643e:	4015      	ands	r5, r2
    6440:	2d04      	cmp	r5, #4
    6442:	d000      	beq.n	6446 <__aeabi_i2f+0x6a>
    6444:	3404      	adds	r4, #4
    6446:	0161      	lsls	r1, r4, #5
    6448:	d50c      	bpl.n	6464 <__aeabi_i2f+0x88>
    644a:	239f      	movs	r3, #159	; 0x9f
    644c:	1a18      	subs	r0, r3, r0
    644e:	28ff      	cmp	r0, #255	; 0xff
    6450:	d01a      	beq.n	6488 <__aeabi_i2f+0xac>
    6452:	01a4      	lsls	r4, r4, #6
    6454:	0a64      	lsrs	r4, r4, #9
    6456:	b2c3      	uxtb	r3, r0
    6458:	1c32      	adds	r2, r6, #0
    645a:	e7d3      	b.n	6404 <__aeabi_i2f+0x28>
    645c:	2200      	movs	r2, #0
    645e:	2300      	movs	r3, #0
    6460:	2400      	movs	r4, #0
    6462:	e7cf      	b.n	6404 <__aeabi_i2f+0x28>
    6464:	08e4      	lsrs	r4, r4, #3
    6466:	2bff      	cmp	r3, #255	; 0xff
    6468:	d004      	beq.n	6474 <__aeabi_i2f+0x98>
    646a:	0264      	lsls	r4, r4, #9
    646c:	0a64      	lsrs	r4, r4, #9
    646e:	b2db      	uxtb	r3, r3
    6470:	1c32      	adds	r2, r6, #0
    6472:	e7c7      	b.n	6404 <__aeabi_i2f+0x28>
    6474:	2c00      	cmp	r4, #0
    6476:	d004      	beq.n	6482 <__aeabi_i2f+0xa6>
    6478:	2080      	movs	r0, #128	; 0x80
    647a:	03c0      	lsls	r0, r0, #15
    647c:	4304      	orrs	r4, r0
    647e:	0264      	lsls	r4, r4, #9
    6480:	0a64      	lsrs	r4, r4, #9
    6482:	1c32      	adds	r2, r6, #0
    6484:	23ff      	movs	r3, #255	; 0xff
    6486:	e7bd      	b.n	6404 <__aeabi_i2f+0x28>
    6488:	1c32      	adds	r2, r6, #0
    648a:	23ff      	movs	r3, #255	; 0xff
    648c:	2400      	movs	r4, #0
    648e:	e7b9      	b.n	6404 <__aeabi_i2f+0x28>
    6490:	fbffffff 	.word	0xfbffffff

00006494 <__aeabi_ui2f>:
    6494:	b510      	push	{r4, lr}
    6496:	1e04      	subs	r4, r0, #0
    6498:	d033      	beq.n	6502 <__aeabi_ui2f+0x6e>
    649a:	f001 ff1f 	bl	82dc <__clzsi2>
    649e:	239e      	movs	r3, #158	; 0x9e
    64a0:	1a1b      	subs	r3, r3, r0
    64a2:	2b96      	cmp	r3, #150	; 0x96
    64a4:	dc09      	bgt.n	64ba <__aeabi_ui2f+0x26>
    64a6:	3808      	subs	r0, #8
    64a8:	4084      	lsls	r4, r0
    64aa:	0264      	lsls	r4, r4, #9
    64ac:	0a64      	lsrs	r4, r4, #9
    64ae:	b2db      	uxtb	r3, r3
    64b0:	0264      	lsls	r4, r4, #9
    64b2:	05db      	lsls	r3, r3, #23
    64b4:	0a60      	lsrs	r0, r4, #9
    64b6:	4318      	orrs	r0, r3
    64b8:	bd10      	pop	{r4, pc}
    64ba:	2b99      	cmp	r3, #153	; 0x99
    64bc:	dd0a      	ble.n	64d4 <__aeabi_ui2f+0x40>
    64be:	2205      	movs	r2, #5
    64c0:	1a12      	subs	r2, r2, r0
    64c2:	1c21      	adds	r1, r4, #0
    64c4:	40d1      	lsrs	r1, r2
    64c6:	1c0a      	adds	r2, r1, #0
    64c8:	1c01      	adds	r1, r0, #0
    64ca:	311b      	adds	r1, #27
    64cc:	408c      	lsls	r4, r1
    64ce:	1e61      	subs	r1, r4, #1
    64d0:	418c      	sbcs	r4, r1
    64d2:	4314      	orrs	r4, r2
    64d4:	2805      	cmp	r0, #5
    64d6:	dd01      	ble.n	64dc <__aeabi_ui2f+0x48>
    64d8:	1f42      	subs	r2, r0, #5
    64da:	4094      	lsls	r4, r2
    64dc:	4a14      	ldr	r2, [pc, #80]	; (6530 <__aeabi_ui2f+0x9c>)
    64de:	4022      	ands	r2, r4
    64e0:	0761      	lsls	r1, r4, #29
    64e2:	d004      	beq.n	64ee <__aeabi_ui2f+0x5a>
    64e4:	210f      	movs	r1, #15
    64e6:	400c      	ands	r4, r1
    64e8:	2c04      	cmp	r4, #4
    64ea:	d000      	beq.n	64ee <__aeabi_ui2f+0x5a>
    64ec:	3204      	adds	r2, #4
    64ee:	0151      	lsls	r1, r2, #5
    64f0:	d50a      	bpl.n	6508 <__aeabi_ui2f+0x74>
    64f2:	239f      	movs	r3, #159	; 0x9f
    64f4:	1a18      	subs	r0, r3, r0
    64f6:	28ff      	cmp	r0, #255	; 0xff
    64f8:	d016      	beq.n	6528 <__aeabi_ui2f+0x94>
    64fa:	0194      	lsls	r4, r2, #6
    64fc:	0a64      	lsrs	r4, r4, #9
    64fe:	b2c3      	uxtb	r3, r0
    6500:	e7d6      	b.n	64b0 <__aeabi_ui2f+0x1c>
    6502:	2300      	movs	r3, #0
    6504:	2400      	movs	r4, #0
    6506:	e7d3      	b.n	64b0 <__aeabi_ui2f+0x1c>
    6508:	08d2      	lsrs	r2, r2, #3
    650a:	2bff      	cmp	r3, #255	; 0xff
    650c:	d003      	beq.n	6516 <__aeabi_ui2f+0x82>
    650e:	0254      	lsls	r4, r2, #9
    6510:	0a64      	lsrs	r4, r4, #9
    6512:	b2db      	uxtb	r3, r3
    6514:	e7cc      	b.n	64b0 <__aeabi_ui2f+0x1c>
    6516:	2a00      	cmp	r2, #0
    6518:	d006      	beq.n	6528 <__aeabi_ui2f+0x94>
    651a:	2480      	movs	r4, #128	; 0x80
    651c:	03e4      	lsls	r4, r4, #15
    651e:	4314      	orrs	r4, r2
    6520:	0264      	lsls	r4, r4, #9
    6522:	0a64      	lsrs	r4, r4, #9
    6524:	23ff      	movs	r3, #255	; 0xff
    6526:	e7c3      	b.n	64b0 <__aeabi_ui2f+0x1c>
    6528:	23ff      	movs	r3, #255	; 0xff
    652a:	2400      	movs	r4, #0
    652c:	e7c0      	b.n	64b0 <__aeabi_ui2f+0x1c>
    652e:	46c0      	nop			; (mov r8, r8)
    6530:	fbffffff 	.word	0xfbffffff

00006534 <__aeabi_dadd>:
    6534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6536:	465f      	mov	r7, fp
    6538:	4656      	mov	r6, sl
    653a:	4644      	mov	r4, r8
    653c:	464d      	mov	r5, r9
    653e:	b4f0      	push	{r4, r5, r6, r7}
    6540:	030c      	lsls	r4, r1, #12
    6542:	004d      	lsls	r5, r1, #1
    6544:	0fce      	lsrs	r6, r1, #31
    6546:	0a61      	lsrs	r1, r4, #9
    6548:	0f44      	lsrs	r4, r0, #29
    654a:	4321      	orrs	r1, r4
    654c:	00c4      	lsls	r4, r0, #3
    654e:	0318      	lsls	r0, r3, #12
    6550:	4680      	mov	r8, r0
    6552:	0058      	lsls	r0, r3, #1
    6554:	0d40      	lsrs	r0, r0, #21
    6556:	4682      	mov	sl, r0
    6558:	0fd8      	lsrs	r0, r3, #31
    655a:	4684      	mov	ip, r0
    655c:	4640      	mov	r0, r8
    655e:	0a40      	lsrs	r0, r0, #9
    6560:	0f53      	lsrs	r3, r2, #29
    6562:	4303      	orrs	r3, r0
    6564:	00d0      	lsls	r0, r2, #3
    6566:	0d6d      	lsrs	r5, r5, #21
    6568:	1c37      	adds	r7, r6, #0
    656a:	4683      	mov	fp, r0
    656c:	4652      	mov	r2, sl
    656e:	4566      	cmp	r6, ip
    6570:	d100      	bne.n	6574 <__aeabi_dadd+0x40>
    6572:	e0a4      	b.n	66be <__aeabi_dadd+0x18a>
    6574:	1aaf      	subs	r7, r5, r2
    6576:	2f00      	cmp	r7, #0
    6578:	dc00      	bgt.n	657c <__aeabi_dadd+0x48>
    657a:	e109      	b.n	6790 <__aeabi_dadd+0x25c>
    657c:	2a00      	cmp	r2, #0
    657e:	d13b      	bne.n	65f8 <__aeabi_dadd+0xc4>
    6580:	4318      	orrs	r0, r3
    6582:	d000      	beq.n	6586 <__aeabi_dadd+0x52>
    6584:	e0ea      	b.n	675c <__aeabi_dadd+0x228>
    6586:	0763      	lsls	r3, r4, #29
    6588:	d100      	bne.n	658c <__aeabi_dadd+0x58>
    658a:	e087      	b.n	669c <__aeabi_dadd+0x168>
    658c:	230f      	movs	r3, #15
    658e:	4023      	ands	r3, r4
    6590:	2b04      	cmp	r3, #4
    6592:	d100      	bne.n	6596 <__aeabi_dadd+0x62>
    6594:	e082      	b.n	669c <__aeabi_dadd+0x168>
    6596:	1d22      	adds	r2, r4, #4
    6598:	42a2      	cmp	r2, r4
    659a:	41a4      	sbcs	r4, r4
    659c:	4264      	negs	r4, r4
    659e:	2380      	movs	r3, #128	; 0x80
    65a0:	1909      	adds	r1, r1, r4
    65a2:	041b      	lsls	r3, r3, #16
    65a4:	400b      	ands	r3, r1
    65a6:	1c37      	adds	r7, r6, #0
    65a8:	1c14      	adds	r4, r2, #0
    65aa:	2b00      	cmp	r3, #0
    65ac:	d100      	bne.n	65b0 <__aeabi_dadd+0x7c>
    65ae:	e07c      	b.n	66aa <__aeabi_dadd+0x176>
    65b0:	4bce      	ldr	r3, [pc, #824]	; (68ec <__aeabi_dadd+0x3b8>)
    65b2:	3501      	adds	r5, #1
    65b4:	429d      	cmp	r5, r3
    65b6:	d100      	bne.n	65ba <__aeabi_dadd+0x86>
    65b8:	e105      	b.n	67c6 <__aeabi_dadd+0x292>
    65ba:	4bcd      	ldr	r3, [pc, #820]	; (68f0 <__aeabi_dadd+0x3bc>)
    65bc:	08e4      	lsrs	r4, r4, #3
    65be:	4019      	ands	r1, r3
    65c0:	0748      	lsls	r0, r1, #29
    65c2:	0249      	lsls	r1, r1, #9
    65c4:	4304      	orrs	r4, r0
    65c6:	0b0b      	lsrs	r3, r1, #12
    65c8:	2000      	movs	r0, #0
    65ca:	2100      	movs	r1, #0
    65cc:	031b      	lsls	r3, r3, #12
    65ce:	0b1a      	lsrs	r2, r3, #12
    65d0:	0d0b      	lsrs	r3, r1, #20
    65d2:	056d      	lsls	r5, r5, #21
    65d4:	051b      	lsls	r3, r3, #20
    65d6:	4313      	orrs	r3, r2
    65d8:	086a      	lsrs	r2, r5, #1
    65da:	4dc6      	ldr	r5, [pc, #792]	; (68f4 <__aeabi_dadd+0x3c0>)
    65dc:	07ff      	lsls	r7, r7, #31
    65de:	401d      	ands	r5, r3
    65e0:	4315      	orrs	r5, r2
    65e2:	006d      	lsls	r5, r5, #1
    65e4:	086d      	lsrs	r5, r5, #1
    65e6:	1c29      	adds	r1, r5, #0
    65e8:	4339      	orrs	r1, r7
    65ea:	1c20      	adds	r0, r4, #0
    65ec:	bc3c      	pop	{r2, r3, r4, r5}
    65ee:	4690      	mov	r8, r2
    65f0:	4699      	mov	r9, r3
    65f2:	46a2      	mov	sl, r4
    65f4:	46ab      	mov	fp, r5
    65f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    65f8:	48bc      	ldr	r0, [pc, #752]	; (68ec <__aeabi_dadd+0x3b8>)
    65fa:	4285      	cmp	r5, r0
    65fc:	d0c3      	beq.n	6586 <__aeabi_dadd+0x52>
    65fe:	2080      	movs	r0, #128	; 0x80
    6600:	0400      	lsls	r0, r0, #16
    6602:	4303      	orrs	r3, r0
    6604:	2f38      	cmp	r7, #56	; 0x38
    6606:	dd00      	ble.n	660a <__aeabi_dadd+0xd6>
    6608:	e0f0      	b.n	67ec <__aeabi_dadd+0x2b8>
    660a:	2f1f      	cmp	r7, #31
    660c:	dd00      	ble.n	6610 <__aeabi_dadd+0xdc>
    660e:	e124      	b.n	685a <__aeabi_dadd+0x326>
    6610:	2020      	movs	r0, #32
    6612:	1bc0      	subs	r0, r0, r7
    6614:	1c1a      	adds	r2, r3, #0
    6616:	4681      	mov	r9, r0
    6618:	4082      	lsls	r2, r0
    661a:	4658      	mov	r0, fp
    661c:	40f8      	lsrs	r0, r7
    661e:	4302      	orrs	r2, r0
    6620:	4694      	mov	ip, r2
    6622:	4658      	mov	r0, fp
    6624:	464a      	mov	r2, r9
    6626:	4090      	lsls	r0, r2
    6628:	1e42      	subs	r2, r0, #1
    662a:	4190      	sbcs	r0, r2
    662c:	40fb      	lsrs	r3, r7
    662e:	4662      	mov	r2, ip
    6630:	4302      	orrs	r2, r0
    6632:	1c1f      	adds	r7, r3, #0
    6634:	1aa2      	subs	r2, r4, r2
    6636:	4294      	cmp	r4, r2
    6638:	41a4      	sbcs	r4, r4
    663a:	4264      	negs	r4, r4
    663c:	1bc9      	subs	r1, r1, r7
    663e:	1b09      	subs	r1, r1, r4
    6640:	1c14      	adds	r4, r2, #0
    6642:	020b      	lsls	r3, r1, #8
    6644:	d59f      	bpl.n	6586 <__aeabi_dadd+0x52>
    6646:	0249      	lsls	r1, r1, #9
    6648:	0a4f      	lsrs	r7, r1, #9
    664a:	2f00      	cmp	r7, #0
    664c:	d100      	bne.n	6650 <__aeabi_dadd+0x11c>
    664e:	e0c8      	b.n	67e2 <__aeabi_dadd+0x2ae>
    6650:	1c38      	adds	r0, r7, #0
    6652:	f001 fe43 	bl	82dc <__clzsi2>
    6656:	1c02      	adds	r2, r0, #0
    6658:	3a08      	subs	r2, #8
    665a:	2a1f      	cmp	r2, #31
    665c:	dd00      	ble.n	6660 <__aeabi_dadd+0x12c>
    665e:	e0b5      	b.n	67cc <__aeabi_dadd+0x298>
    6660:	2128      	movs	r1, #40	; 0x28
    6662:	1a09      	subs	r1, r1, r0
    6664:	1c20      	adds	r0, r4, #0
    6666:	4097      	lsls	r7, r2
    6668:	40c8      	lsrs	r0, r1
    666a:	4307      	orrs	r7, r0
    666c:	4094      	lsls	r4, r2
    666e:	4295      	cmp	r5, r2
    6670:	dd00      	ble.n	6674 <__aeabi_dadd+0x140>
    6672:	e0b2      	b.n	67da <__aeabi_dadd+0x2a6>
    6674:	1b55      	subs	r5, r2, r5
    6676:	1c69      	adds	r1, r5, #1
    6678:	291f      	cmp	r1, #31
    667a:	dd00      	ble.n	667e <__aeabi_dadd+0x14a>
    667c:	e0dc      	b.n	6838 <__aeabi_dadd+0x304>
    667e:	221f      	movs	r2, #31
    6680:	1b55      	subs	r5, r2, r5
    6682:	1c3b      	adds	r3, r7, #0
    6684:	1c22      	adds	r2, r4, #0
    6686:	40ab      	lsls	r3, r5
    6688:	40ca      	lsrs	r2, r1
    668a:	40ac      	lsls	r4, r5
    668c:	1e65      	subs	r5, r4, #1
    668e:	41ac      	sbcs	r4, r5
    6690:	4313      	orrs	r3, r2
    6692:	40cf      	lsrs	r7, r1
    6694:	431c      	orrs	r4, r3
    6696:	1c39      	adds	r1, r7, #0
    6698:	2500      	movs	r5, #0
    669a:	e774      	b.n	6586 <__aeabi_dadd+0x52>
    669c:	2380      	movs	r3, #128	; 0x80
    669e:	041b      	lsls	r3, r3, #16
    66a0:	400b      	ands	r3, r1
    66a2:	1c37      	adds	r7, r6, #0
    66a4:	2b00      	cmp	r3, #0
    66a6:	d000      	beq.n	66aa <__aeabi_dadd+0x176>
    66a8:	e782      	b.n	65b0 <__aeabi_dadd+0x7c>
    66aa:	4b90      	ldr	r3, [pc, #576]	; (68ec <__aeabi_dadd+0x3b8>)
    66ac:	0748      	lsls	r0, r1, #29
    66ae:	08e4      	lsrs	r4, r4, #3
    66b0:	4304      	orrs	r4, r0
    66b2:	08c9      	lsrs	r1, r1, #3
    66b4:	429d      	cmp	r5, r3
    66b6:	d048      	beq.n	674a <__aeabi_dadd+0x216>
    66b8:	0309      	lsls	r1, r1, #12
    66ba:	0b0b      	lsrs	r3, r1, #12
    66bc:	e784      	b.n	65c8 <__aeabi_dadd+0x94>
    66be:	1aaa      	subs	r2, r5, r2
    66c0:	4694      	mov	ip, r2
    66c2:	2a00      	cmp	r2, #0
    66c4:	dc00      	bgt.n	66c8 <__aeabi_dadd+0x194>
    66c6:	e098      	b.n	67fa <__aeabi_dadd+0x2c6>
    66c8:	4650      	mov	r0, sl
    66ca:	2800      	cmp	r0, #0
    66cc:	d052      	beq.n	6774 <__aeabi_dadd+0x240>
    66ce:	4887      	ldr	r0, [pc, #540]	; (68ec <__aeabi_dadd+0x3b8>)
    66d0:	4285      	cmp	r5, r0
    66d2:	d100      	bne.n	66d6 <__aeabi_dadd+0x1a2>
    66d4:	e757      	b.n	6586 <__aeabi_dadd+0x52>
    66d6:	2080      	movs	r0, #128	; 0x80
    66d8:	0400      	lsls	r0, r0, #16
    66da:	4303      	orrs	r3, r0
    66dc:	4662      	mov	r2, ip
    66de:	2a38      	cmp	r2, #56	; 0x38
    66e0:	dd00      	ble.n	66e4 <__aeabi_dadd+0x1b0>
    66e2:	e0fc      	b.n	68de <__aeabi_dadd+0x3aa>
    66e4:	2a1f      	cmp	r2, #31
    66e6:	dd00      	ble.n	66ea <__aeabi_dadd+0x1b6>
    66e8:	e14a      	b.n	6980 <__aeabi_dadd+0x44c>
    66ea:	2220      	movs	r2, #32
    66ec:	4660      	mov	r0, ip
    66ee:	1a10      	subs	r0, r2, r0
    66f0:	1c1a      	adds	r2, r3, #0
    66f2:	4082      	lsls	r2, r0
    66f4:	4682      	mov	sl, r0
    66f6:	4691      	mov	r9, r2
    66f8:	4658      	mov	r0, fp
    66fa:	4662      	mov	r2, ip
    66fc:	40d0      	lsrs	r0, r2
    66fe:	464a      	mov	r2, r9
    6700:	4302      	orrs	r2, r0
    6702:	4690      	mov	r8, r2
    6704:	4658      	mov	r0, fp
    6706:	4652      	mov	r2, sl
    6708:	4090      	lsls	r0, r2
    670a:	1e42      	subs	r2, r0, #1
    670c:	4190      	sbcs	r0, r2
    670e:	4642      	mov	r2, r8
    6710:	4302      	orrs	r2, r0
    6712:	4660      	mov	r0, ip
    6714:	40c3      	lsrs	r3, r0
    6716:	1912      	adds	r2, r2, r4
    6718:	42a2      	cmp	r2, r4
    671a:	41a4      	sbcs	r4, r4
    671c:	4264      	negs	r4, r4
    671e:	1859      	adds	r1, r3, r1
    6720:	1909      	adds	r1, r1, r4
    6722:	1c14      	adds	r4, r2, #0
    6724:	0208      	lsls	r0, r1, #8
    6726:	d400      	bmi.n	672a <__aeabi_dadd+0x1f6>
    6728:	e72d      	b.n	6586 <__aeabi_dadd+0x52>
    672a:	4b70      	ldr	r3, [pc, #448]	; (68ec <__aeabi_dadd+0x3b8>)
    672c:	3501      	adds	r5, #1
    672e:	429d      	cmp	r5, r3
    6730:	d100      	bne.n	6734 <__aeabi_dadd+0x200>
    6732:	e122      	b.n	697a <__aeabi_dadd+0x446>
    6734:	4b6e      	ldr	r3, [pc, #440]	; (68f0 <__aeabi_dadd+0x3bc>)
    6736:	0860      	lsrs	r0, r4, #1
    6738:	4019      	ands	r1, r3
    673a:	2301      	movs	r3, #1
    673c:	4023      	ands	r3, r4
    673e:	1c1c      	adds	r4, r3, #0
    6740:	4304      	orrs	r4, r0
    6742:	07cb      	lsls	r3, r1, #31
    6744:	431c      	orrs	r4, r3
    6746:	0849      	lsrs	r1, r1, #1
    6748:	e71d      	b.n	6586 <__aeabi_dadd+0x52>
    674a:	1c23      	adds	r3, r4, #0
    674c:	430b      	orrs	r3, r1
    674e:	d03a      	beq.n	67c6 <__aeabi_dadd+0x292>
    6750:	2380      	movs	r3, #128	; 0x80
    6752:	031b      	lsls	r3, r3, #12
    6754:	430b      	orrs	r3, r1
    6756:	031b      	lsls	r3, r3, #12
    6758:	0b1b      	lsrs	r3, r3, #12
    675a:	e735      	b.n	65c8 <__aeabi_dadd+0x94>
    675c:	3f01      	subs	r7, #1
    675e:	2f00      	cmp	r7, #0
    6760:	d165      	bne.n	682e <__aeabi_dadd+0x2fa>
    6762:	4658      	mov	r0, fp
    6764:	1a22      	subs	r2, r4, r0
    6766:	4294      	cmp	r4, r2
    6768:	41a4      	sbcs	r4, r4
    676a:	4264      	negs	r4, r4
    676c:	1ac9      	subs	r1, r1, r3
    676e:	1b09      	subs	r1, r1, r4
    6770:	1c14      	adds	r4, r2, #0
    6772:	e766      	b.n	6642 <__aeabi_dadd+0x10e>
    6774:	4658      	mov	r0, fp
    6776:	4318      	orrs	r0, r3
    6778:	d100      	bne.n	677c <__aeabi_dadd+0x248>
    677a:	e704      	b.n	6586 <__aeabi_dadd+0x52>
    677c:	2201      	movs	r2, #1
    677e:	4252      	negs	r2, r2
    6780:	4494      	add	ip, r2
    6782:	4660      	mov	r0, ip
    6784:	2800      	cmp	r0, #0
    6786:	d000      	beq.n	678a <__aeabi_dadd+0x256>
    6788:	e0c5      	b.n	6916 <__aeabi_dadd+0x3e2>
    678a:	4658      	mov	r0, fp
    678c:	1902      	adds	r2, r0, r4
    678e:	e7c3      	b.n	6718 <__aeabi_dadd+0x1e4>
    6790:	2f00      	cmp	r7, #0
    6792:	d173      	bne.n	687c <__aeabi_dadd+0x348>
    6794:	1c68      	adds	r0, r5, #1
    6796:	0540      	lsls	r0, r0, #21
    6798:	0d40      	lsrs	r0, r0, #21
    679a:	2801      	cmp	r0, #1
    679c:	dc00      	bgt.n	67a0 <__aeabi_dadd+0x26c>
    679e:	e0de      	b.n	695e <__aeabi_dadd+0x42a>
    67a0:	465a      	mov	r2, fp
    67a2:	1aa2      	subs	r2, r4, r2
    67a4:	4294      	cmp	r4, r2
    67a6:	41bf      	sbcs	r7, r7
    67a8:	1ac8      	subs	r0, r1, r3
    67aa:	427f      	negs	r7, r7
    67ac:	1bc7      	subs	r7, r0, r7
    67ae:	0238      	lsls	r0, r7, #8
    67b0:	d400      	bmi.n	67b4 <__aeabi_dadd+0x280>
    67b2:	e089      	b.n	68c8 <__aeabi_dadd+0x394>
    67b4:	465a      	mov	r2, fp
    67b6:	1b14      	subs	r4, r2, r4
    67b8:	45a3      	cmp	fp, r4
    67ba:	4192      	sbcs	r2, r2
    67bc:	1a59      	subs	r1, r3, r1
    67be:	4252      	negs	r2, r2
    67c0:	1a8f      	subs	r7, r1, r2
    67c2:	4666      	mov	r6, ip
    67c4:	e741      	b.n	664a <__aeabi_dadd+0x116>
    67c6:	2300      	movs	r3, #0
    67c8:	2400      	movs	r4, #0
    67ca:	e6fd      	b.n	65c8 <__aeabi_dadd+0x94>
    67cc:	1c27      	adds	r7, r4, #0
    67ce:	3828      	subs	r0, #40	; 0x28
    67d0:	4087      	lsls	r7, r0
    67d2:	2400      	movs	r4, #0
    67d4:	4295      	cmp	r5, r2
    67d6:	dc00      	bgt.n	67da <__aeabi_dadd+0x2a6>
    67d8:	e74c      	b.n	6674 <__aeabi_dadd+0x140>
    67da:	4945      	ldr	r1, [pc, #276]	; (68f0 <__aeabi_dadd+0x3bc>)
    67dc:	1aad      	subs	r5, r5, r2
    67de:	4039      	ands	r1, r7
    67e0:	e6d1      	b.n	6586 <__aeabi_dadd+0x52>
    67e2:	1c20      	adds	r0, r4, #0
    67e4:	f001 fd7a 	bl	82dc <__clzsi2>
    67e8:	3020      	adds	r0, #32
    67ea:	e734      	b.n	6656 <__aeabi_dadd+0x122>
    67ec:	465a      	mov	r2, fp
    67ee:	431a      	orrs	r2, r3
    67f0:	1e53      	subs	r3, r2, #1
    67f2:	419a      	sbcs	r2, r3
    67f4:	b2d2      	uxtb	r2, r2
    67f6:	2700      	movs	r7, #0
    67f8:	e71c      	b.n	6634 <__aeabi_dadd+0x100>
    67fa:	2a00      	cmp	r2, #0
    67fc:	d000      	beq.n	6800 <__aeabi_dadd+0x2cc>
    67fe:	e0dc      	b.n	69ba <__aeabi_dadd+0x486>
    6800:	1c68      	adds	r0, r5, #1
    6802:	0542      	lsls	r2, r0, #21
    6804:	0d52      	lsrs	r2, r2, #21
    6806:	2a01      	cmp	r2, #1
    6808:	dc00      	bgt.n	680c <__aeabi_dadd+0x2d8>
    680a:	e08d      	b.n	6928 <__aeabi_dadd+0x3f4>
    680c:	4d37      	ldr	r5, [pc, #220]	; (68ec <__aeabi_dadd+0x3b8>)
    680e:	42a8      	cmp	r0, r5
    6810:	d100      	bne.n	6814 <__aeabi_dadd+0x2e0>
    6812:	e0f3      	b.n	69fc <__aeabi_dadd+0x4c8>
    6814:	465d      	mov	r5, fp
    6816:	192a      	adds	r2, r5, r4
    6818:	42a2      	cmp	r2, r4
    681a:	41a4      	sbcs	r4, r4
    681c:	4264      	negs	r4, r4
    681e:	1859      	adds	r1, r3, r1
    6820:	1909      	adds	r1, r1, r4
    6822:	07cc      	lsls	r4, r1, #31
    6824:	0852      	lsrs	r2, r2, #1
    6826:	4314      	orrs	r4, r2
    6828:	0849      	lsrs	r1, r1, #1
    682a:	1c05      	adds	r5, r0, #0
    682c:	e6ab      	b.n	6586 <__aeabi_dadd+0x52>
    682e:	482f      	ldr	r0, [pc, #188]	; (68ec <__aeabi_dadd+0x3b8>)
    6830:	4285      	cmp	r5, r0
    6832:	d000      	beq.n	6836 <__aeabi_dadd+0x302>
    6834:	e6e6      	b.n	6604 <__aeabi_dadd+0xd0>
    6836:	e6a6      	b.n	6586 <__aeabi_dadd+0x52>
    6838:	1c2b      	adds	r3, r5, #0
    683a:	3b1f      	subs	r3, #31
    683c:	1c3a      	adds	r2, r7, #0
    683e:	40da      	lsrs	r2, r3
    6840:	1c13      	adds	r3, r2, #0
    6842:	2920      	cmp	r1, #32
    6844:	d06c      	beq.n	6920 <__aeabi_dadd+0x3ec>
    6846:	223f      	movs	r2, #63	; 0x3f
    6848:	1b55      	subs	r5, r2, r5
    684a:	40af      	lsls	r7, r5
    684c:	433c      	orrs	r4, r7
    684e:	1e60      	subs	r0, r4, #1
    6850:	4184      	sbcs	r4, r0
    6852:	431c      	orrs	r4, r3
    6854:	2100      	movs	r1, #0
    6856:	2500      	movs	r5, #0
    6858:	e695      	b.n	6586 <__aeabi_dadd+0x52>
    685a:	1c38      	adds	r0, r7, #0
    685c:	3820      	subs	r0, #32
    685e:	1c1a      	adds	r2, r3, #0
    6860:	40c2      	lsrs	r2, r0
    6862:	1c10      	adds	r0, r2, #0
    6864:	2f20      	cmp	r7, #32
    6866:	d05d      	beq.n	6924 <__aeabi_dadd+0x3f0>
    6868:	2240      	movs	r2, #64	; 0x40
    686a:	1bd7      	subs	r7, r2, r7
    686c:	40bb      	lsls	r3, r7
    686e:	465a      	mov	r2, fp
    6870:	431a      	orrs	r2, r3
    6872:	1e53      	subs	r3, r2, #1
    6874:	419a      	sbcs	r2, r3
    6876:	4302      	orrs	r2, r0
    6878:	2700      	movs	r7, #0
    687a:	e6db      	b.n	6634 <__aeabi_dadd+0x100>
    687c:	2d00      	cmp	r5, #0
    687e:	d03b      	beq.n	68f8 <__aeabi_dadd+0x3c4>
    6880:	4d1a      	ldr	r5, [pc, #104]	; (68ec <__aeabi_dadd+0x3b8>)
    6882:	45aa      	cmp	sl, r5
    6884:	d100      	bne.n	6888 <__aeabi_dadd+0x354>
    6886:	e093      	b.n	69b0 <__aeabi_dadd+0x47c>
    6888:	2580      	movs	r5, #128	; 0x80
    688a:	042d      	lsls	r5, r5, #16
    688c:	427f      	negs	r7, r7
    688e:	4329      	orrs	r1, r5
    6890:	2f38      	cmp	r7, #56	; 0x38
    6892:	dd00      	ble.n	6896 <__aeabi_dadd+0x362>
    6894:	e0ac      	b.n	69f0 <__aeabi_dadd+0x4bc>
    6896:	2f1f      	cmp	r7, #31
    6898:	dd00      	ble.n	689c <__aeabi_dadd+0x368>
    689a:	e129      	b.n	6af0 <__aeabi_dadd+0x5bc>
    689c:	2520      	movs	r5, #32
    689e:	1bed      	subs	r5, r5, r7
    68a0:	1c08      	adds	r0, r1, #0
    68a2:	1c26      	adds	r6, r4, #0
    68a4:	40a8      	lsls	r0, r5
    68a6:	40fe      	lsrs	r6, r7
    68a8:	40ac      	lsls	r4, r5
    68aa:	4306      	orrs	r6, r0
    68ac:	1e65      	subs	r5, r4, #1
    68ae:	41ac      	sbcs	r4, r5
    68b0:	4334      	orrs	r4, r6
    68b2:	40f9      	lsrs	r1, r7
    68b4:	465d      	mov	r5, fp
    68b6:	1b2c      	subs	r4, r5, r4
    68b8:	45a3      	cmp	fp, r4
    68ba:	4192      	sbcs	r2, r2
    68bc:	1a5b      	subs	r3, r3, r1
    68be:	4252      	negs	r2, r2
    68c0:	1a99      	subs	r1, r3, r2
    68c2:	4655      	mov	r5, sl
    68c4:	4666      	mov	r6, ip
    68c6:	e6bc      	b.n	6642 <__aeabi_dadd+0x10e>
    68c8:	1c13      	adds	r3, r2, #0
    68ca:	433b      	orrs	r3, r7
    68cc:	1c14      	adds	r4, r2, #0
    68ce:	2b00      	cmp	r3, #0
    68d0:	d000      	beq.n	68d4 <__aeabi_dadd+0x3a0>
    68d2:	e6ba      	b.n	664a <__aeabi_dadd+0x116>
    68d4:	2700      	movs	r7, #0
    68d6:	2100      	movs	r1, #0
    68d8:	2500      	movs	r5, #0
    68da:	2400      	movs	r4, #0
    68dc:	e6e5      	b.n	66aa <__aeabi_dadd+0x176>
    68de:	465a      	mov	r2, fp
    68e0:	431a      	orrs	r2, r3
    68e2:	1e53      	subs	r3, r2, #1
    68e4:	419a      	sbcs	r2, r3
    68e6:	b2d2      	uxtb	r2, r2
    68e8:	2300      	movs	r3, #0
    68ea:	e714      	b.n	6716 <__aeabi_dadd+0x1e2>
    68ec:	000007ff 	.word	0x000007ff
    68f0:	ff7fffff 	.word	0xff7fffff
    68f4:	800fffff 	.word	0x800fffff
    68f8:	1c0d      	adds	r5, r1, #0
    68fa:	4325      	orrs	r5, r4
    68fc:	d058      	beq.n	69b0 <__aeabi_dadd+0x47c>
    68fe:	43ff      	mvns	r7, r7
    6900:	2f00      	cmp	r7, #0
    6902:	d151      	bne.n	69a8 <__aeabi_dadd+0x474>
    6904:	1b04      	subs	r4, r0, r4
    6906:	45a3      	cmp	fp, r4
    6908:	4192      	sbcs	r2, r2
    690a:	1a59      	subs	r1, r3, r1
    690c:	4252      	negs	r2, r2
    690e:	1a89      	subs	r1, r1, r2
    6910:	4655      	mov	r5, sl
    6912:	4666      	mov	r6, ip
    6914:	e695      	b.n	6642 <__aeabi_dadd+0x10e>
    6916:	4896      	ldr	r0, [pc, #600]	; (6b70 <__aeabi_dadd+0x63c>)
    6918:	4285      	cmp	r5, r0
    691a:	d000      	beq.n	691e <__aeabi_dadd+0x3ea>
    691c:	e6de      	b.n	66dc <__aeabi_dadd+0x1a8>
    691e:	e632      	b.n	6586 <__aeabi_dadd+0x52>
    6920:	2700      	movs	r7, #0
    6922:	e793      	b.n	684c <__aeabi_dadd+0x318>
    6924:	2300      	movs	r3, #0
    6926:	e7a2      	b.n	686e <__aeabi_dadd+0x33a>
    6928:	1c08      	adds	r0, r1, #0
    692a:	4320      	orrs	r0, r4
    692c:	2d00      	cmp	r5, #0
    692e:	d000      	beq.n	6932 <__aeabi_dadd+0x3fe>
    6930:	e0c4      	b.n	6abc <__aeabi_dadd+0x588>
    6932:	2800      	cmp	r0, #0
    6934:	d100      	bne.n	6938 <__aeabi_dadd+0x404>
    6936:	e0f7      	b.n	6b28 <__aeabi_dadd+0x5f4>
    6938:	4658      	mov	r0, fp
    693a:	4318      	orrs	r0, r3
    693c:	d100      	bne.n	6940 <__aeabi_dadd+0x40c>
    693e:	e622      	b.n	6586 <__aeabi_dadd+0x52>
    6940:	4658      	mov	r0, fp
    6942:	1902      	adds	r2, r0, r4
    6944:	42a2      	cmp	r2, r4
    6946:	41a4      	sbcs	r4, r4
    6948:	4264      	negs	r4, r4
    694a:	1859      	adds	r1, r3, r1
    694c:	1909      	adds	r1, r1, r4
    694e:	1c14      	adds	r4, r2, #0
    6950:	020a      	lsls	r2, r1, #8
    6952:	d400      	bmi.n	6956 <__aeabi_dadd+0x422>
    6954:	e617      	b.n	6586 <__aeabi_dadd+0x52>
    6956:	4b87      	ldr	r3, [pc, #540]	; (6b74 <__aeabi_dadd+0x640>)
    6958:	2501      	movs	r5, #1
    695a:	4019      	ands	r1, r3
    695c:	e613      	b.n	6586 <__aeabi_dadd+0x52>
    695e:	1c08      	adds	r0, r1, #0
    6960:	4320      	orrs	r0, r4
    6962:	2d00      	cmp	r5, #0
    6964:	d139      	bne.n	69da <__aeabi_dadd+0x4a6>
    6966:	2800      	cmp	r0, #0
    6968:	d171      	bne.n	6a4e <__aeabi_dadd+0x51a>
    696a:	4659      	mov	r1, fp
    696c:	4319      	orrs	r1, r3
    696e:	d003      	beq.n	6978 <__aeabi_dadd+0x444>
    6970:	1c19      	adds	r1, r3, #0
    6972:	465c      	mov	r4, fp
    6974:	4666      	mov	r6, ip
    6976:	e606      	b.n	6586 <__aeabi_dadd+0x52>
    6978:	2700      	movs	r7, #0
    697a:	2100      	movs	r1, #0
    697c:	2400      	movs	r4, #0
    697e:	e694      	b.n	66aa <__aeabi_dadd+0x176>
    6980:	4660      	mov	r0, ip
    6982:	3820      	subs	r0, #32
    6984:	1c1a      	adds	r2, r3, #0
    6986:	40c2      	lsrs	r2, r0
    6988:	4660      	mov	r0, ip
    698a:	4691      	mov	r9, r2
    698c:	2820      	cmp	r0, #32
    698e:	d100      	bne.n	6992 <__aeabi_dadd+0x45e>
    6990:	e0ac      	b.n	6aec <__aeabi_dadd+0x5b8>
    6992:	2240      	movs	r2, #64	; 0x40
    6994:	1a12      	subs	r2, r2, r0
    6996:	4093      	lsls	r3, r2
    6998:	465a      	mov	r2, fp
    699a:	431a      	orrs	r2, r3
    699c:	1e53      	subs	r3, r2, #1
    699e:	419a      	sbcs	r2, r3
    69a0:	464b      	mov	r3, r9
    69a2:	431a      	orrs	r2, r3
    69a4:	2300      	movs	r3, #0
    69a6:	e6b6      	b.n	6716 <__aeabi_dadd+0x1e2>
    69a8:	4d71      	ldr	r5, [pc, #452]	; (6b70 <__aeabi_dadd+0x63c>)
    69aa:	45aa      	cmp	sl, r5
    69ac:	d000      	beq.n	69b0 <__aeabi_dadd+0x47c>
    69ae:	e76f      	b.n	6890 <__aeabi_dadd+0x35c>
    69b0:	1c19      	adds	r1, r3, #0
    69b2:	465c      	mov	r4, fp
    69b4:	4655      	mov	r5, sl
    69b6:	4666      	mov	r6, ip
    69b8:	e5e5      	b.n	6586 <__aeabi_dadd+0x52>
    69ba:	2d00      	cmp	r5, #0
    69bc:	d122      	bne.n	6a04 <__aeabi_dadd+0x4d0>
    69be:	1c0d      	adds	r5, r1, #0
    69c0:	4325      	orrs	r5, r4
    69c2:	d077      	beq.n	6ab4 <__aeabi_dadd+0x580>
    69c4:	43d5      	mvns	r5, r2
    69c6:	2d00      	cmp	r5, #0
    69c8:	d171      	bne.n	6aae <__aeabi_dadd+0x57a>
    69ca:	445c      	add	r4, fp
    69cc:	455c      	cmp	r4, fp
    69ce:	4192      	sbcs	r2, r2
    69d0:	1859      	adds	r1, r3, r1
    69d2:	4252      	negs	r2, r2
    69d4:	1889      	adds	r1, r1, r2
    69d6:	4655      	mov	r5, sl
    69d8:	e6a4      	b.n	6724 <__aeabi_dadd+0x1f0>
    69da:	2800      	cmp	r0, #0
    69dc:	d14d      	bne.n	6a7a <__aeabi_dadd+0x546>
    69de:	4659      	mov	r1, fp
    69e0:	4319      	orrs	r1, r3
    69e2:	d100      	bne.n	69e6 <__aeabi_dadd+0x4b2>
    69e4:	e094      	b.n	6b10 <__aeabi_dadd+0x5dc>
    69e6:	1c19      	adds	r1, r3, #0
    69e8:	465c      	mov	r4, fp
    69ea:	4666      	mov	r6, ip
    69ec:	4d60      	ldr	r5, [pc, #384]	; (6b70 <__aeabi_dadd+0x63c>)
    69ee:	e5ca      	b.n	6586 <__aeabi_dadd+0x52>
    69f0:	430c      	orrs	r4, r1
    69f2:	1e61      	subs	r1, r4, #1
    69f4:	418c      	sbcs	r4, r1
    69f6:	b2e4      	uxtb	r4, r4
    69f8:	2100      	movs	r1, #0
    69fa:	e75b      	b.n	68b4 <__aeabi_dadd+0x380>
    69fc:	1c05      	adds	r5, r0, #0
    69fe:	2100      	movs	r1, #0
    6a00:	2400      	movs	r4, #0
    6a02:	e652      	b.n	66aa <__aeabi_dadd+0x176>
    6a04:	4d5a      	ldr	r5, [pc, #360]	; (6b70 <__aeabi_dadd+0x63c>)
    6a06:	45aa      	cmp	sl, r5
    6a08:	d054      	beq.n	6ab4 <__aeabi_dadd+0x580>
    6a0a:	4255      	negs	r5, r2
    6a0c:	2280      	movs	r2, #128	; 0x80
    6a0e:	0410      	lsls	r0, r2, #16
    6a10:	4301      	orrs	r1, r0
    6a12:	2d38      	cmp	r5, #56	; 0x38
    6a14:	dd00      	ble.n	6a18 <__aeabi_dadd+0x4e4>
    6a16:	e081      	b.n	6b1c <__aeabi_dadd+0x5e8>
    6a18:	2d1f      	cmp	r5, #31
    6a1a:	dd00      	ble.n	6a1e <__aeabi_dadd+0x4ea>
    6a1c:	e092      	b.n	6b44 <__aeabi_dadd+0x610>
    6a1e:	2220      	movs	r2, #32
    6a20:	1b50      	subs	r0, r2, r5
    6a22:	1c0a      	adds	r2, r1, #0
    6a24:	4684      	mov	ip, r0
    6a26:	4082      	lsls	r2, r0
    6a28:	1c20      	adds	r0, r4, #0
    6a2a:	40e8      	lsrs	r0, r5
    6a2c:	4302      	orrs	r2, r0
    6a2e:	4690      	mov	r8, r2
    6a30:	4662      	mov	r2, ip
    6a32:	4094      	lsls	r4, r2
    6a34:	1e60      	subs	r0, r4, #1
    6a36:	4184      	sbcs	r4, r0
    6a38:	4642      	mov	r2, r8
    6a3a:	4314      	orrs	r4, r2
    6a3c:	40e9      	lsrs	r1, r5
    6a3e:	445c      	add	r4, fp
    6a40:	455c      	cmp	r4, fp
    6a42:	4192      	sbcs	r2, r2
    6a44:	18cb      	adds	r3, r1, r3
    6a46:	4252      	negs	r2, r2
    6a48:	1899      	adds	r1, r3, r2
    6a4a:	4655      	mov	r5, sl
    6a4c:	e66a      	b.n	6724 <__aeabi_dadd+0x1f0>
    6a4e:	4658      	mov	r0, fp
    6a50:	4318      	orrs	r0, r3
    6a52:	d100      	bne.n	6a56 <__aeabi_dadd+0x522>
    6a54:	e597      	b.n	6586 <__aeabi_dadd+0x52>
    6a56:	4658      	mov	r0, fp
    6a58:	1a27      	subs	r7, r4, r0
    6a5a:	42bc      	cmp	r4, r7
    6a5c:	4192      	sbcs	r2, r2
    6a5e:	1ac8      	subs	r0, r1, r3
    6a60:	4252      	negs	r2, r2
    6a62:	1a80      	subs	r0, r0, r2
    6a64:	0202      	lsls	r2, r0, #8
    6a66:	d566      	bpl.n	6b36 <__aeabi_dadd+0x602>
    6a68:	4658      	mov	r0, fp
    6a6a:	1b04      	subs	r4, r0, r4
    6a6c:	45a3      	cmp	fp, r4
    6a6e:	4192      	sbcs	r2, r2
    6a70:	1a59      	subs	r1, r3, r1
    6a72:	4252      	negs	r2, r2
    6a74:	1a89      	subs	r1, r1, r2
    6a76:	4666      	mov	r6, ip
    6a78:	e585      	b.n	6586 <__aeabi_dadd+0x52>
    6a7a:	4658      	mov	r0, fp
    6a7c:	4318      	orrs	r0, r3
    6a7e:	d033      	beq.n	6ae8 <__aeabi_dadd+0x5b4>
    6a80:	0748      	lsls	r0, r1, #29
    6a82:	08e4      	lsrs	r4, r4, #3
    6a84:	4304      	orrs	r4, r0
    6a86:	2080      	movs	r0, #128	; 0x80
    6a88:	08c9      	lsrs	r1, r1, #3
    6a8a:	0300      	lsls	r0, r0, #12
    6a8c:	4201      	tst	r1, r0
    6a8e:	d008      	beq.n	6aa2 <__aeabi_dadd+0x56e>
    6a90:	08dd      	lsrs	r5, r3, #3
    6a92:	4205      	tst	r5, r0
    6a94:	d105      	bne.n	6aa2 <__aeabi_dadd+0x56e>
    6a96:	4659      	mov	r1, fp
    6a98:	08ca      	lsrs	r2, r1, #3
    6a9a:	075c      	lsls	r4, r3, #29
    6a9c:	4314      	orrs	r4, r2
    6a9e:	1c29      	adds	r1, r5, #0
    6aa0:	4666      	mov	r6, ip
    6aa2:	0f63      	lsrs	r3, r4, #29
    6aa4:	00c9      	lsls	r1, r1, #3
    6aa6:	4319      	orrs	r1, r3
    6aa8:	00e4      	lsls	r4, r4, #3
    6aaa:	4d31      	ldr	r5, [pc, #196]	; (6b70 <__aeabi_dadd+0x63c>)
    6aac:	e56b      	b.n	6586 <__aeabi_dadd+0x52>
    6aae:	4a30      	ldr	r2, [pc, #192]	; (6b70 <__aeabi_dadd+0x63c>)
    6ab0:	4592      	cmp	sl, r2
    6ab2:	d1ae      	bne.n	6a12 <__aeabi_dadd+0x4de>
    6ab4:	1c19      	adds	r1, r3, #0
    6ab6:	465c      	mov	r4, fp
    6ab8:	4655      	mov	r5, sl
    6aba:	e564      	b.n	6586 <__aeabi_dadd+0x52>
    6abc:	2800      	cmp	r0, #0
    6abe:	d036      	beq.n	6b2e <__aeabi_dadd+0x5fa>
    6ac0:	4658      	mov	r0, fp
    6ac2:	4318      	orrs	r0, r3
    6ac4:	d010      	beq.n	6ae8 <__aeabi_dadd+0x5b4>
    6ac6:	2580      	movs	r5, #128	; 0x80
    6ac8:	0748      	lsls	r0, r1, #29
    6aca:	08e4      	lsrs	r4, r4, #3
    6acc:	08c9      	lsrs	r1, r1, #3
    6ace:	032d      	lsls	r5, r5, #12
    6ad0:	4304      	orrs	r4, r0
    6ad2:	4229      	tst	r1, r5
    6ad4:	d0e5      	beq.n	6aa2 <__aeabi_dadd+0x56e>
    6ad6:	08d8      	lsrs	r0, r3, #3
    6ad8:	4228      	tst	r0, r5
    6ada:	d1e2      	bne.n	6aa2 <__aeabi_dadd+0x56e>
    6adc:	465d      	mov	r5, fp
    6ade:	08ea      	lsrs	r2, r5, #3
    6ae0:	075c      	lsls	r4, r3, #29
    6ae2:	4314      	orrs	r4, r2
    6ae4:	1c01      	adds	r1, r0, #0
    6ae6:	e7dc      	b.n	6aa2 <__aeabi_dadd+0x56e>
    6ae8:	4d21      	ldr	r5, [pc, #132]	; (6b70 <__aeabi_dadd+0x63c>)
    6aea:	e54c      	b.n	6586 <__aeabi_dadd+0x52>
    6aec:	2300      	movs	r3, #0
    6aee:	e753      	b.n	6998 <__aeabi_dadd+0x464>
    6af0:	1c3d      	adds	r5, r7, #0
    6af2:	3d20      	subs	r5, #32
    6af4:	1c0a      	adds	r2, r1, #0
    6af6:	40ea      	lsrs	r2, r5
    6af8:	1c15      	adds	r5, r2, #0
    6afa:	2f20      	cmp	r7, #32
    6afc:	d034      	beq.n	6b68 <__aeabi_dadd+0x634>
    6afe:	2640      	movs	r6, #64	; 0x40
    6b00:	1bf7      	subs	r7, r6, r7
    6b02:	40b9      	lsls	r1, r7
    6b04:	430c      	orrs	r4, r1
    6b06:	1e61      	subs	r1, r4, #1
    6b08:	418c      	sbcs	r4, r1
    6b0a:	432c      	orrs	r4, r5
    6b0c:	2100      	movs	r1, #0
    6b0e:	e6d1      	b.n	68b4 <__aeabi_dadd+0x380>
    6b10:	2180      	movs	r1, #128	; 0x80
    6b12:	2700      	movs	r7, #0
    6b14:	03c9      	lsls	r1, r1, #15
    6b16:	4d16      	ldr	r5, [pc, #88]	; (6b70 <__aeabi_dadd+0x63c>)
    6b18:	2400      	movs	r4, #0
    6b1a:	e5c6      	b.n	66aa <__aeabi_dadd+0x176>
    6b1c:	430c      	orrs	r4, r1
    6b1e:	1e61      	subs	r1, r4, #1
    6b20:	418c      	sbcs	r4, r1
    6b22:	b2e4      	uxtb	r4, r4
    6b24:	2100      	movs	r1, #0
    6b26:	e78a      	b.n	6a3e <__aeabi_dadd+0x50a>
    6b28:	1c19      	adds	r1, r3, #0
    6b2a:	465c      	mov	r4, fp
    6b2c:	e52b      	b.n	6586 <__aeabi_dadd+0x52>
    6b2e:	1c19      	adds	r1, r3, #0
    6b30:	465c      	mov	r4, fp
    6b32:	4d0f      	ldr	r5, [pc, #60]	; (6b70 <__aeabi_dadd+0x63c>)
    6b34:	e527      	b.n	6586 <__aeabi_dadd+0x52>
    6b36:	1c03      	adds	r3, r0, #0
    6b38:	433b      	orrs	r3, r7
    6b3a:	d100      	bne.n	6b3e <__aeabi_dadd+0x60a>
    6b3c:	e71c      	b.n	6978 <__aeabi_dadd+0x444>
    6b3e:	1c01      	adds	r1, r0, #0
    6b40:	1c3c      	adds	r4, r7, #0
    6b42:	e520      	b.n	6586 <__aeabi_dadd+0x52>
    6b44:	2020      	movs	r0, #32
    6b46:	4240      	negs	r0, r0
    6b48:	1940      	adds	r0, r0, r5
    6b4a:	1c0a      	adds	r2, r1, #0
    6b4c:	40c2      	lsrs	r2, r0
    6b4e:	4690      	mov	r8, r2
    6b50:	2d20      	cmp	r5, #32
    6b52:	d00b      	beq.n	6b6c <__aeabi_dadd+0x638>
    6b54:	2040      	movs	r0, #64	; 0x40
    6b56:	1b45      	subs	r5, r0, r5
    6b58:	40a9      	lsls	r1, r5
    6b5a:	430c      	orrs	r4, r1
    6b5c:	1e61      	subs	r1, r4, #1
    6b5e:	418c      	sbcs	r4, r1
    6b60:	4645      	mov	r5, r8
    6b62:	432c      	orrs	r4, r5
    6b64:	2100      	movs	r1, #0
    6b66:	e76a      	b.n	6a3e <__aeabi_dadd+0x50a>
    6b68:	2100      	movs	r1, #0
    6b6a:	e7cb      	b.n	6b04 <__aeabi_dadd+0x5d0>
    6b6c:	2100      	movs	r1, #0
    6b6e:	e7f4      	b.n	6b5a <__aeabi_dadd+0x626>
    6b70:	000007ff 	.word	0x000007ff
    6b74:	ff7fffff 	.word	0xff7fffff

00006b78 <__aeabi_ddiv>:
    6b78:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b7a:	4656      	mov	r6, sl
    6b7c:	4644      	mov	r4, r8
    6b7e:	465f      	mov	r7, fp
    6b80:	464d      	mov	r5, r9
    6b82:	b4f0      	push	{r4, r5, r6, r7}
    6b84:	1c1f      	adds	r7, r3, #0
    6b86:	030b      	lsls	r3, r1, #12
    6b88:	0b1b      	lsrs	r3, r3, #12
    6b8a:	4698      	mov	r8, r3
    6b8c:	004b      	lsls	r3, r1, #1
    6b8e:	b087      	sub	sp, #28
    6b90:	1c04      	adds	r4, r0, #0
    6b92:	4681      	mov	r9, r0
    6b94:	0d5b      	lsrs	r3, r3, #21
    6b96:	0fc8      	lsrs	r0, r1, #31
    6b98:	1c16      	adds	r6, r2, #0
    6b9a:	469a      	mov	sl, r3
    6b9c:	9000      	str	r0, [sp, #0]
    6b9e:	2b00      	cmp	r3, #0
    6ba0:	d051      	beq.n	6c46 <__aeabi_ddiv+0xce>
    6ba2:	4b6a      	ldr	r3, [pc, #424]	; (6d4c <__aeabi_ddiv+0x1d4>)
    6ba4:	459a      	cmp	sl, r3
    6ba6:	d031      	beq.n	6c0c <__aeabi_ddiv+0x94>
    6ba8:	2280      	movs	r2, #128	; 0x80
    6baa:	4641      	mov	r1, r8
    6bac:	0352      	lsls	r2, r2, #13
    6bae:	430a      	orrs	r2, r1
    6bb0:	0f63      	lsrs	r3, r4, #29
    6bb2:	00d2      	lsls	r2, r2, #3
    6bb4:	431a      	orrs	r2, r3
    6bb6:	4b66      	ldr	r3, [pc, #408]	; (6d50 <__aeabi_ddiv+0x1d8>)
    6bb8:	4690      	mov	r8, r2
    6bba:	2500      	movs	r5, #0
    6bbc:	00e2      	lsls	r2, r4, #3
    6bbe:	4691      	mov	r9, r2
    6bc0:	449a      	add	sl, r3
    6bc2:	2400      	movs	r4, #0
    6bc4:	9502      	str	r5, [sp, #8]
    6bc6:	033b      	lsls	r3, r7, #12
    6bc8:	0b1b      	lsrs	r3, r3, #12
    6bca:	469b      	mov	fp, r3
    6bcc:	0ffd      	lsrs	r5, r7, #31
    6bce:	007b      	lsls	r3, r7, #1
    6bd0:	1c31      	adds	r1, r6, #0
    6bd2:	0d5b      	lsrs	r3, r3, #21
    6bd4:	9501      	str	r5, [sp, #4]
    6bd6:	d060      	beq.n	6c9a <__aeabi_ddiv+0x122>
    6bd8:	4a5c      	ldr	r2, [pc, #368]	; (6d4c <__aeabi_ddiv+0x1d4>)
    6bda:	4293      	cmp	r3, r2
    6bdc:	d054      	beq.n	6c88 <__aeabi_ddiv+0x110>
    6bde:	2180      	movs	r1, #128	; 0x80
    6be0:	4658      	mov	r0, fp
    6be2:	0349      	lsls	r1, r1, #13
    6be4:	4301      	orrs	r1, r0
    6be6:	0f72      	lsrs	r2, r6, #29
    6be8:	00c9      	lsls	r1, r1, #3
    6bea:	4311      	orrs	r1, r2
    6bec:	4a58      	ldr	r2, [pc, #352]	; (6d50 <__aeabi_ddiv+0x1d8>)
    6bee:	468b      	mov	fp, r1
    6bf0:	189b      	adds	r3, r3, r2
    6bf2:	00f1      	lsls	r1, r6, #3
    6bf4:	2000      	movs	r0, #0
    6bf6:	9a00      	ldr	r2, [sp, #0]
    6bf8:	4304      	orrs	r4, r0
    6bfa:	406a      	eors	r2, r5
    6bfc:	9203      	str	r2, [sp, #12]
    6bfe:	2c0f      	cmp	r4, #15
    6c00:	d900      	bls.n	6c04 <__aeabi_ddiv+0x8c>
    6c02:	e0ad      	b.n	6d60 <__aeabi_ddiv+0x1e8>
    6c04:	4e53      	ldr	r6, [pc, #332]	; (6d54 <__aeabi_ddiv+0x1dc>)
    6c06:	00a4      	lsls	r4, r4, #2
    6c08:	5934      	ldr	r4, [r6, r4]
    6c0a:	46a7      	mov	pc, r4
    6c0c:	4640      	mov	r0, r8
    6c0e:	4304      	orrs	r4, r0
    6c10:	d16e      	bne.n	6cf0 <__aeabi_ddiv+0x178>
    6c12:	2100      	movs	r1, #0
    6c14:	2502      	movs	r5, #2
    6c16:	2408      	movs	r4, #8
    6c18:	4688      	mov	r8, r1
    6c1a:	4689      	mov	r9, r1
    6c1c:	9502      	str	r5, [sp, #8]
    6c1e:	e7d2      	b.n	6bc6 <__aeabi_ddiv+0x4e>
    6c20:	9c00      	ldr	r4, [sp, #0]
    6c22:	9802      	ldr	r0, [sp, #8]
    6c24:	46c3      	mov	fp, r8
    6c26:	4649      	mov	r1, r9
    6c28:	9401      	str	r4, [sp, #4]
    6c2a:	2802      	cmp	r0, #2
    6c2c:	d064      	beq.n	6cf8 <__aeabi_ddiv+0x180>
    6c2e:	2803      	cmp	r0, #3
    6c30:	d100      	bne.n	6c34 <__aeabi_ddiv+0xbc>
    6c32:	e2ab      	b.n	718c <__aeabi_ddiv+0x614>
    6c34:	2801      	cmp	r0, #1
    6c36:	d000      	beq.n	6c3a <__aeabi_ddiv+0xc2>
    6c38:	e238      	b.n	70ac <__aeabi_ddiv+0x534>
    6c3a:	9a01      	ldr	r2, [sp, #4]
    6c3c:	2400      	movs	r4, #0
    6c3e:	4002      	ands	r2, r0
    6c40:	2500      	movs	r5, #0
    6c42:	46a1      	mov	r9, r4
    6c44:	e060      	b.n	6d08 <__aeabi_ddiv+0x190>
    6c46:	4643      	mov	r3, r8
    6c48:	4323      	orrs	r3, r4
    6c4a:	d04a      	beq.n	6ce2 <__aeabi_ddiv+0x16a>
    6c4c:	4640      	mov	r0, r8
    6c4e:	2800      	cmp	r0, #0
    6c50:	d100      	bne.n	6c54 <__aeabi_ddiv+0xdc>
    6c52:	e1c0      	b.n	6fd6 <__aeabi_ddiv+0x45e>
    6c54:	f001 fb42 	bl	82dc <__clzsi2>
    6c58:	1e03      	subs	r3, r0, #0
    6c5a:	2b27      	cmp	r3, #39	; 0x27
    6c5c:	dd00      	ble.n	6c60 <__aeabi_ddiv+0xe8>
    6c5e:	e1b3      	b.n	6fc8 <__aeabi_ddiv+0x450>
    6c60:	2128      	movs	r1, #40	; 0x28
    6c62:	1a0d      	subs	r5, r1, r0
    6c64:	1c21      	adds	r1, r4, #0
    6c66:	3b08      	subs	r3, #8
    6c68:	4642      	mov	r2, r8
    6c6a:	40e9      	lsrs	r1, r5
    6c6c:	409a      	lsls	r2, r3
    6c6e:	1c0d      	adds	r5, r1, #0
    6c70:	4315      	orrs	r5, r2
    6c72:	1c22      	adds	r2, r4, #0
    6c74:	409a      	lsls	r2, r3
    6c76:	46a8      	mov	r8, r5
    6c78:	4691      	mov	r9, r2
    6c7a:	4b37      	ldr	r3, [pc, #220]	; (6d58 <__aeabi_ddiv+0x1e0>)
    6c7c:	2500      	movs	r5, #0
    6c7e:	1a1b      	subs	r3, r3, r0
    6c80:	469a      	mov	sl, r3
    6c82:	2400      	movs	r4, #0
    6c84:	9502      	str	r5, [sp, #8]
    6c86:	e79e      	b.n	6bc6 <__aeabi_ddiv+0x4e>
    6c88:	465a      	mov	r2, fp
    6c8a:	4316      	orrs	r6, r2
    6c8c:	2003      	movs	r0, #3
    6c8e:	2e00      	cmp	r6, #0
    6c90:	d1b1      	bne.n	6bf6 <__aeabi_ddiv+0x7e>
    6c92:	46b3      	mov	fp, r6
    6c94:	2100      	movs	r1, #0
    6c96:	2002      	movs	r0, #2
    6c98:	e7ad      	b.n	6bf6 <__aeabi_ddiv+0x7e>
    6c9a:	465a      	mov	r2, fp
    6c9c:	4332      	orrs	r2, r6
    6c9e:	d01b      	beq.n	6cd8 <__aeabi_ddiv+0x160>
    6ca0:	465b      	mov	r3, fp
    6ca2:	2b00      	cmp	r3, #0
    6ca4:	d100      	bne.n	6ca8 <__aeabi_ddiv+0x130>
    6ca6:	e18a      	b.n	6fbe <__aeabi_ddiv+0x446>
    6ca8:	4658      	mov	r0, fp
    6caa:	f001 fb17 	bl	82dc <__clzsi2>
    6cae:	2827      	cmp	r0, #39	; 0x27
    6cb0:	dd00      	ble.n	6cb4 <__aeabi_ddiv+0x13c>
    6cb2:	e17d      	b.n	6fb0 <__aeabi_ddiv+0x438>
    6cb4:	2228      	movs	r2, #40	; 0x28
    6cb6:	1a17      	subs	r7, r2, r0
    6cb8:	1c01      	adds	r1, r0, #0
    6cba:	1c32      	adds	r2, r6, #0
    6cbc:	3908      	subs	r1, #8
    6cbe:	465b      	mov	r3, fp
    6cc0:	40fa      	lsrs	r2, r7
    6cc2:	408b      	lsls	r3, r1
    6cc4:	1c17      	adds	r7, r2, #0
    6cc6:	431f      	orrs	r7, r3
    6cc8:	1c33      	adds	r3, r6, #0
    6cca:	408b      	lsls	r3, r1
    6ccc:	46bb      	mov	fp, r7
    6cce:	1c19      	adds	r1, r3, #0
    6cd0:	4b21      	ldr	r3, [pc, #132]	; (6d58 <__aeabi_ddiv+0x1e0>)
    6cd2:	1a1b      	subs	r3, r3, r0
    6cd4:	2000      	movs	r0, #0
    6cd6:	e78e      	b.n	6bf6 <__aeabi_ddiv+0x7e>
    6cd8:	2700      	movs	r7, #0
    6cda:	46bb      	mov	fp, r7
    6cdc:	2100      	movs	r1, #0
    6cde:	2001      	movs	r0, #1
    6ce0:	e789      	b.n	6bf6 <__aeabi_ddiv+0x7e>
    6ce2:	2000      	movs	r0, #0
    6ce4:	2501      	movs	r5, #1
    6ce6:	2404      	movs	r4, #4
    6ce8:	4680      	mov	r8, r0
    6cea:	4681      	mov	r9, r0
    6cec:	9502      	str	r5, [sp, #8]
    6cee:	e76a      	b.n	6bc6 <__aeabi_ddiv+0x4e>
    6cf0:	2503      	movs	r5, #3
    6cf2:	240c      	movs	r4, #12
    6cf4:	9502      	str	r5, [sp, #8]
    6cf6:	e766      	b.n	6bc6 <__aeabi_ddiv+0x4e>
    6cf8:	9c01      	ldr	r4, [sp, #4]
    6cfa:	9403      	str	r4, [sp, #12]
    6cfc:	9d03      	ldr	r5, [sp, #12]
    6cfe:	2201      	movs	r2, #1
    6d00:	402a      	ands	r2, r5
    6d02:	2400      	movs	r4, #0
    6d04:	4d11      	ldr	r5, [pc, #68]	; (6d4c <__aeabi_ddiv+0x1d4>)
    6d06:	46a1      	mov	r9, r4
    6d08:	2000      	movs	r0, #0
    6d0a:	2100      	movs	r1, #0
    6d0c:	0324      	lsls	r4, r4, #12
    6d0e:	0b26      	lsrs	r6, r4, #12
    6d10:	0d0c      	lsrs	r4, r1, #20
    6d12:	0524      	lsls	r4, r4, #20
    6d14:	4b11      	ldr	r3, [pc, #68]	; (6d5c <__aeabi_ddiv+0x1e4>)
    6d16:	4334      	orrs	r4, r6
    6d18:	052d      	lsls	r5, r5, #20
    6d1a:	4023      	ands	r3, r4
    6d1c:	432b      	orrs	r3, r5
    6d1e:	005b      	lsls	r3, r3, #1
    6d20:	085b      	lsrs	r3, r3, #1
    6d22:	07d2      	lsls	r2, r2, #31
    6d24:	1c19      	adds	r1, r3, #0
    6d26:	4648      	mov	r0, r9
    6d28:	4311      	orrs	r1, r2
    6d2a:	b007      	add	sp, #28
    6d2c:	bc3c      	pop	{r2, r3, r4, r5}
    6d2e:	4690      	mov	r8, r2
    6d30:	4699      	mov	r9, r3
    6d32:	46a2      	mov	sl, r4
    6d34:	46ab      	mov	fp, r5
    6d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d38:	2200      	movs	r2, #0
    6d3a:	2480      	movs	r4, #128	; 0x80
    6d3c:	0324      	lsls	r4, r4, #12
    6d3e:	4691      	mov	r9, r2
    6d40:	4d02      	ldr	r5, [pc, #8]	; (6d4c <__aeabi_ddiv+0x1d4>)
    6d42:	e7e1      	b.n	6d08 <__aeabi_ddiv+0x190>
    6d44:	2400      	movs	r4, #0
    6d46:	2500      	movs	r5, #0
    6d48:	46a1      	mov	r9, r4
    6d4a:	e7dd      	b.n	6d08 <__aeabi_ddiv+0x190>
    6d4c:	000007ff 	.word	0x000007ff
    6d50:	fffffc01 	.word	0xfffffc01
    6d54:	00008854 	.word	0x00008854
    6d58:	fffffc0d 	.word	0xfffffc0d
    6d5c:	800fffff 	.word	0x800fffff
    6d60:	4655      	mov	r5, sl
    6d62:	1aed      	subs	r5, r5, r3
    6d64:	9504      	str	r5, [sp, #16]
    6d66:	45d8      	cmp	r8, fp
    6d68:	d900      	bls.n	6d6c <__aeabi_ddiv+0x1f4>
    6d6a:	e153      	b.n	7014 <__aeabi_ddiv+0x49c>
    6d6c:	d100      	bne.n	6d70 <__aeabi_ddiv+0x1f8>
    6d6e:	e14e      	b.n	700e <__aeabi_ddiv+0x496>
    6d70:	9c04      	ldr	r4, [sp, #16]
    6d72:	2500      	movs	r5, #0
    6d74:	3c01      	subs	r4, #1
    6d76:	464e      	mov	r6, r9
    6d78:	9404      	str	r4, [sp, #16]
    6d7a:	4647      	mov	r7, r8
    6d7c:	46a9      	mov	r9, r5
    6d7e:	4658      	mov	r0, fp
    6d80:	0203      	lsls	r3, r0, #8
    6d82:	0e0c      	lsrs	r4, r1, #24
    6d84:	431c      	orrs	r4, r3
    6d86:	0209      	lsls	r1, r1, #8
    6d88:	0c25      	lsrs	r5, r4, #16
    6d8a:	0423      	lsls	r3, r4, #16
    6d8c:	0c1b      	lsrs	r3, r3, #16
    6d8e:	9100      	str	r1, [sp, #0]
    6d90:	1c38      	adds	r0, r7, #0
    6d92:	1c29      	adds	r1, r5, #0
    6d94:	9301      	str	r3, [sp, #4]
    6d96:	f7fe fbd1 	bl	553c <__aeabi_uidiv>
    6d9a:	9901      	ldr	r1, [sp, #4]
    6d9c:	4683      	mov	fp, r0
    6d9e:	4341      	muls	r1, r0
    6da0:	1c38      	adds	r0, r7, #0
    6da2:	468a      	mov	sl, r1
    6da4:	1c29      	adds	r1, r5, #0
    6da6:	f7fe fc0d 	bl	55c4 <__aeabi_uidivmod>
    6daa:	0c33      	lsrs	r3, r6, #16
    6dac:	0409      	lsls	r1, r1, #16
    6dae:	4319      	orrs	r1, r3
    6db0:	458a      	cmp	sl, r1
    6db2:	d90c      	bls.n	6dce <__aeabi_ddiv+0x256>
    6db4:	465b      	mov	r3, fp
    6db6:	1909      	adds	r1, r1, r4
    6db8:	3b01      	subs	r3, #1
    6dba:	428c      	cmp	r4, r1
    6dbc:	d900      	bls.n	6dc0 <__aeabi_ddiv+0x248>
    6dbe:	e147      	b.n	7050 <__aeabi_ddiv+0x4d8>
    6dc0:	458a      	cmp	sl, r1
    6dc2:	d800      	bhi.n	6dc6 <__aeabi_ddiv+0x24e>
    6dc4:	e144      	b.n	7050 <__aeabi_ddiv+0x4d8>
    6dc6:	2202      	movs	r2, #2
    6dc8:	4252      	negs	r2, r2
    6dca:	4493      	add	fp, r2
    6dcc:	1909      	adds	r1, r1, r4
    6dce:	4653      	mov	r3, sl
    6dd0:	1acb      	subs	r3, r1, r3
    6dd2:	1c18      	adds	r0, r3, #0
    6dd4:	1c29      	adds	r1, r5, #0
    6dd6:	4698      	mov	r8, r3
    6dd8:	f7fe fbb0 	bl	553c <__aeabi_uidiv>
    6ddc:	1c07      	adds	r7, r0, #0
    6dde:	9801      	ldr	r0, [sp, #4]
    6de0:	1c29      	adds	r1, r5, #0
    6de2:	4378      	muls	r0, r7
    6de4:	4682      	mov	sl, r0
    6de6:	4640      	mov	r0, r8
    6de8:	f7fe fbec 	bl	55c4 <__aeabi_uidivmod>
    6dec:	0436      	lsls	r6, r6, #16
    6dee:	040b      	lsls	r3, r1, #16
    6df0:	0c36      	lsrs	r6, r6, #16
    6df2:	4333      	orrs	r3, r6
    6df4:	459a      	cmp	sl, r3
    6df6:	d909      	bls.n	6e0c <__aeabi_ddiv+0x294>
    6df8:	191b      	adds	r3, r3, r4
    6dfa:	1e7a      	subs	r2, r7, #1
    6dfc:	429c      	cmp	r4, r3
    6dfe:	d900      	bls.n	6e02 <__aeabi_ddiv+0x28a>
    6e00:	e124      	b.n	704c <__aeabi_ddiv+0x4d4>
    6e02:	459a      	cmp	sl, r3
    6e04:	d800      	bhi.n	6e08 <__aeabi_ddiv+0x290>
    6e06:	e121      	b.n	704c <__aeabi_ddiv+0x4d4>
    6e08:	3f02      	subs	r7, #2
    6e0a:	191b      	adds	r3, r3, r4
    6e0c:	465e      	mov	r6, fp
    6e0e:	0432      	lsls	r2, r6, #16
    6e10:	4317      	orrs	r7, r2
    6e12:	0c38      	lsrs	r0, r7, #16
    6e14:	46bb      	mov	fp, r7
    6e16:	9e00      	ldr	r6, [sp, #0]
    6e18:	9f00      	ldr	r7, [sp, #0]
    6e1a:	4651      	mov	r1, sl
    6e1c:	0c3f      	lsrs	r7, r7, #16
    6e1e:	0432      	lsls	r2, r6, #16
    6e20:	1a5b      	subs	r3, r3, r1
    6e22:	4659      	mov	r1, fp
    6e24:	46ba      	mov	sl, r7
    6e26:	0c12      	lsrs	r2, r2, #16
    6e28:	040f      	lsls	r7, r1, #16
    6e2a:	0c3f      	lsrs	r7, r7, #16
    6e2c:	4690      	mov	r8, r2
    6e2e:	4651      	mov	r1, sl
    6e30:	437a      	muls	r2, r7
    6e32:	434f      	muls	r7, r1
    6e34:	4641      	mov	r1, r8
    6e36:	4341      	muls	r1, r0
    6e38:	4656      	mov	r6, sl
    6e3a:	4370      	muls	r0, r6
    6e3c:	19cf      	adds	r7, r1, r7
    6e3e:	0c16      	lsrs	r6, r2, #16
    6e40:	19be      	adds	r6, r7, r6
    6e42:	42b1      	cmp	r1, r6
    6e44:	d902      	bls.n	6e4c <__aeabi_ddiv+0x2d4>
    6e46:	2780      	movs	r7, #128	; 0x80
    6e48:	027f      	lsls	r7, r7, #9
    6e4a:	19c0      	adds	r0, r0, r7
    6e4c:	0c31      	lsrs	r1, r6, #16
    6e4e:	0412      	lsls	r2, r2, #16
    6e50:	0436      	lsls	r6, r6, #16
    6e52:	0c12      	lsrs	r2, r2, #16
    6e54:	1840      	adds	r0, r0, r1
    6e56:	18b6      	adds	r6, r6, r2
    6e58:	4283      	cmp	r3, r0
    6e5a:	d200      	bcs.n	6e5e <__aeabi_ddiv+0x2e6>
    6e5c:	e0c4      	b.n	6fe8 <__aeabi_ddiv+0x470>
    6e5e:	d100      	bne.n	6e62 <__aeabi_ddiv+0x2ea>
    6e60:	e0be      	b.n	6fe0 <__aeabi_ddiv+0x468>
    6e62:	1a19      	subs	r1, r3, r0
    6e64:	4648      	mov	r0, r9
    6e66:	1b86      	subs	r6, r0, r6
    6e68:	45b1      	cmp	r9, r6
    6e6a:	41bf      	sbcs	r7, r7
    6e6c:	427f      	negs	r7, r7
    6e6e:	1bcf      	subs	r7, r1, r7
    6e70:	42a7      	cmp	r7, r4
    6e72:	d100      	bne.n	6e76 <__aeabi_ddiv+0x2fe>
    6e74:	e113      	b.n	709e <__aeabi_ddiv+0x526>
    6e76:	1c29      	adds	r1, r5, #0
    6e78:	1c38      	adds	r0, r7, #0
    6e7a:	f7fe fb5f 	bl	553c <__aeabi_uidiv>
    6e7e:	9901      	ldr	r1, [sp, #4]
    6e80:	9002      	str	r0, [sp, #8]
    6e82:	4341      	muls	r1, r0
    6e84:	1c38      	adds	r0, r7, #0
    6e86:	4689      	mov	r9, r1
    6e88:	1c29      	adds	r1, r5, #0
    6e8a:	f7fe fb9b 	bl	55c4 <__aeabi_uidivmod>
    6e8e:	0c33      	lsrs	r3, r6, #16
    6e90:	0409      	lsls	r1, r1, #16
    6e92:	4319      	orrs	r1, r3
    6e94:	4589      	cmp	r9, r1
    6e96:	d90c      	bls.n	6eb2 <__aeabi_ddiv+0x33a>
    6e98:	9b02      	ldr	r3, [sp, #8]
    6e9a:	1909      	adds	r1, r1, r4
    6e9c:	3b01      	subs	r3, #1
    6e9e:	428c      	cmp	r4, r1
    6ea0:	d900      	bls.n	6ea4 <__aeabi_ddiv+0x32c>
    6ea2:	e0ff      	b.n	70a4 <__aeabi_ddiv+0x52c>
    6ea4:	4589      	cmp	r9, r1
    6ea6:	d800      	bhi.n	6eaa <__aeabi_ddiv+0x332>
    6ea8:	e0fc      	b.n	70a4 <__aeabi_ddiv+0x52c>
    6eaa:	9f02      	ldr	r7, [sp, #8]
    6eac:	1909      	adds	r1, r1, r4
    6eae:	3f02      	subs	r7, #2
    6eb0:	9702      	str	r7, [sp, #8]
    6eb2:	464f      	mov	r7, r9
    6eb4:	1bcf      	subs	r7, r1, r7
    6eb6:	1c38      	adds	r0, r7, #0
    6eb8:	1c29      	adds	r1, r5, #0
    6eba:	9705      	str	r7, [sp, #20]
    6ebc:	f7fe fb3e 	bl	553c <__aeabi_uidiv>
    6ec0:	1c07      	adds	r7, r0, #0
    6ec2:	9801      	ldr	r0, [sp, #4]
    6ec4:	1c29      	adds	r1, r5, #0
    6ec6:	4378      	muls	r0, r7
    6ec8:	4681      	mov	r9, r0
    6eca:	9805      	ldr	r0, [sp, #20]
    6ecc:	f7fe fb7a 	bl	55c4 <__aeabi_uidivmod>
    6ed0:	0436      	lsls	r6, r6, #16
    6ed2:	0409      	lsls	r1, r1, #16
    6ed4:	0c36      	lsrs	r6, r6, #16
    6ed6:	430e      	orrs	r6, r1
    6ed8:	45b1      	cmp	r9, r6
    6eda:	d909      	bls.n	6ef0 <__aeabi_ddiv+0x378>
    6edc:	1936      	adds	r6, r6, r4
    6ede:	1e7b      	subs	r3, r7, #1
    6ee0:	42b4      	cmp	r4, r6
    6ee2:	d900      	bls.n	6ee6 <__aeabi_ddiv+0x36e>
    6ee4:	e0e0      	b.n	70a8 <__aeabi_ddiv+0x530>
    6ee6:	45b1      	cmp	r9, r6
    6ee8:	d800      	bhi.n	6eec <__aeabi_ddiv+0x374>
    6eea:	e0dd      	b.n	70a8 <__aeabi_ddiv+0x530>
    6eec:	3f02      	subs	r7, #2
    6eee:	1936      	adds	r6, r6, r4
    6ef0:	9d02      	ldr	r5, [sp, #8]
    6ef2:	4649      	mov	r1, r9
    6ef4:	1a76      	subs	r6, r6, r1
    6ef6:	0429      	lsls	r1, r5, #16
    6ef8:	4339      	orrs	r1, r7
    6efa:	040b      	lsls	r3, r1, #16
    6efc:	4657      	mov	r7, sl
    6efe:	0c0a      	lsrs	r2, r1, #16
    6f00:	0c1b      	lsrs	r3, r3, #16
    6f02:	4640      	mov	r0, r8
    6f04:	4645      	mov	r5, r8
    6f06:	4358      	muls	r0, r3
    6f08:	4355      	muls	r5, r2
    6f0a:	437b      	muls	r3, r7
    6f0c:	437a      	muls	r2, r7
    6f0e:	18eb      	adds	r3, r5, r3
    6f10:	0c07      	lsrs	r7, r0, #16
    6f12:	19db      	adds	r3, r3, r7
    6f14:	429d      	cmp	r5, r3
    6f16:	d902      	bls.n	6f1e <__aeabi_ddiv+0x3a6>
    6f18:	2580      	movs	r5, #128	; 0x80
    6f1a:	026d      	lsls	r5, r5, #9
    6f1c:	1952      	adds	r2, r2, r5
    6f1e:	0c1d      	lsrs	r5, r3, #16
    6f20:	0400      	lsls	r0, r0, #16
    6f22:	041b      	lsls	r3, r3, #16
    6f24:	0c00      	lsrs	r0, r0, #16
    6f26:	1952      	adds	r2, r2, r5
    6f28:	181b      	adds	r3, r3, r0
    6f2a:	4296      	cmp	r6, r2
    6f2c:	d335      	bcc.n	6f9a <__aeabi_ddiv+0x422>
    6f2e:	d100      	bne.n	6f32 <__aeabi_ddiv+0x3ba>
    6f30:	e0fc      	b.n	712c <__aeabi_ddiv+0x5b4>
    6f32:	2301      	movs	r3, #1
    6f34:	4319      	orrs	r1, r3
    6f36:	9e04      	ldr	r6, [sp, #16]
    6f38:	4f99      	ldr	r7, [pc, #612]	; (71a0 <__aeabi_ddiv+0x628>)
    6f3a:	19f5      	adds	r5, r6, r7
    6f3c:	2d00      	cmp	r5, #0
    6f3e:	dc00      	bgt.n	6f42 <__aeabi_ddiv+0x3ca>
    6f40:	e0a1      	b.n	7086 <__aeabi_ddiv+0x50e>
    6f42:	0748      	lsls	r0, r1, #29
    6f44:	d009      	beq.n	6f5a <__aeabi_ddiv+0x3e2>
    6f46:	230f      	movs	r3, #15
    6f48:	400b      	ands	r3, r1
    6f4a:	2b04      	cmp	r3, #4
    6f4c:	d005      	beq.n	6f5a <__aeabi_ddiv+0x3e2>
    6f4e:	1d0b      	adds	r3, r1, #4
    6f50:	428b      	cmp	r3, r1
    6f52:	4189      	sbcs	r1, r1
    6f54:	4249      	negs	r1, r1
    6f56:	448b      	add	fp, r1
    6f58:	1c19      	adds	r1, r3, #0
    6f5a:	465a      	mov	r2, fp
    6f5c:	01d2      	lsls	r2, r2, #7
    6f5e:	d507      	bpl.n	6f70 <__aeabi_ddiv+0x3f8>
    6f60:	4b90      	ldr	r3, [pc, #576]	; (71a4 <__aeabi_ddiv+0x62c>)
    6f62:	465c      	mov	r4, fp
    6f64:	9e04      	ldr	r6, [sp, #16]
    6f66:	2780      	movs	r7, #128	; 0x80
    6f68:	401c      	ands	r4, r3
    6f6a:	00ff      	lsls	r7, r7, #3
    6f6c:	46a3      	mov	fp, r4
    6f6e:	19f5      	adds	r5, r6, r7
    6f70:	4b8d      	ldr	r3, [pc, #564]	; (71a8 <__aeabi_ddiv+0x630>)
    6f72:	429d      	cmp	r5, r3
    6f74:	dd7a      	ble.n	706c <__aeabi_ddiv+0x4f4>
    6f76:	9c03      	ldr	r4, [sp, #12]
    6f78:	2201      	movs	r2, #1
    6f7a:	4022      	ands	r2, r4
    6f7c:	2400      	movs	r4, #0
    6f7e:	4d8b      	ldr	r5, [pc, #556]	; (71ac <__aeabi_ddiv+0x634>)
    6f80:	46a1      	mov	r9, r4
    6f82:	e6c1      	b.n	6d08 <__aeabi_ddiv+0x190>
    6f84:	2480      	movs	r4, #128	; 0x80
    6f86:	0324      	lsls	r4, r4, #12
    6f88:	4647      	mov	r7, r8
    6f8a:	4227      	tst	r7, r4
    6f8c:	d14c      	bne.n	7028 <__aeabi_ddiv+0x4b0>
    6f8e:	433c      	orrs	r4, r7
    6f90:	0324      	lsls	r4, r4, #12
    6f92:	0b24      	lsrs	r4, r4, #12
    6f94:	9a00      	ldr	r2, [sp, #0]
    6f96:	4d85      	ldr	r5, [pc, #532]	; (71ac <__aeabi_ddiv+0x634>)
    6f98:	e6b6      	b.n	6d08 <__aeabi_ddiv+0x190>
    6f9a:	1936      	adds	r6, r6, r4
    6f9c:	1e48      	subs	r0, r1, #1
    6f9e:	42b4      	cmp	r4, r6
    6fa0:	d95e      	bls.n	7060 <__aeabi_ddiv+0x4e8>
    6fa2:	1c01      	adds	r1, r0, #0
    6fa4:	4296      	cmp	r6, r2
    6fa6:	d1c4      	bne.n	6f32 <__aeabi_ddiv+0x3ba>
    6fa8:	9e00      	ldr	r6, [sp, #0]
    6faa:	429e      	cmp	r6, r3
    6fac:	d1c1      	bne.n	6f32 <__aeabi_ddiv+0x3ba>
    6fae:	e7c2      	b.n	6f36 <__aeabi_ddiv+0x3be>
    6fb0:	1c03      	adds	r3, r0, #0
    6fb2:	3b28      	subs	r3, #40	; 0x28
    6fb4:	1c31      	adds	r1, r6, #0
    6fb6:	4099      	lsls	r1, r3
    6fb8:	468b      	mov	fp, r1
    6fba:	2100      	movs	r1, #0
    6fbc:	e688      	b.n	6cd0 <__aeabi_ddiv+0x158>
    6fbe:	1c30      	adds	r0, r6, #0
    6fc0:	f001 f98c 	bl	82dc <__clzsi2>
    6fc4:	3020      	adds	r0, #32
    6fc6:	e672      	b.n	6cae <__aeabi_ddiv+0x136>
    6fc8:	3b28      	subs	r3, #40	; 0x28
    6fca:	1c21      	adds	r1, r4, #0
    6fcc:	4099      	lsls	r1, r3
    6fce:	2200      	movs	r2, #0
    6fd0:	4688      	mov	r8, r1
    6fd2:	4691      	mov	r9, r2
    6fd4:	e651      	b.n	6c7a <__aeabi_ddiv+0x102>
    6fd6:	1c20      	adds	r0, r4, #0
    6fd8:	f001 f980 	bl	82dc <__clzsi2>
    6fdc:	3020      	adds	r0, #32
    6fde:	e63b      	b.n	6c58 <__aeabi_ddiv+0xe0>
    6fe0:	2100      	movs	r1, #0
    6fe2:	45b1      	cmp	r9, r6
    6fe4:	d300      	bcc.n	6fe8 <__aeabi_ddiv+0x470>
    6fe6:	e73d      	b.n	6e64 <__aeabi_ddiv+0x2ec>
    6fe8:	9f00      	ldr	r7, [sp, #0]
    6fea:	465a      	mov	r2, fp
    6fec:	44b9      	add	r9, r7
    6fee:	45b9      	cmp	r9, r7
    6ff0:	41bf      	sbcs	r7, r7
    6ff2:	427f      	negs	r7, r7
    6ff4:	193f      	adds	r7, r7, r4
    6ff6:	18fb      	adds	r3, r7, r3
    6ff8:	3a01      	subs	r2, #1
    6ffa:	429c      	cmp	r4, r3
    6ffc:	d21e      	bcs.n	703c <__aeabi_ddiv+0x4c4>
    6ffe:	4298      	cmp	r0, r3
    7000:	d900      	bls.n	7004 <__aeabi_ddiv+0x48c>
    7002:	e07e      	b.n	7102 <__aeabi_ddiv+0x58a>
    7004:	d100      	bne.n	7008 <__aeabi_ddiv+0x490>
    7006:	e0b5      	b.n	7174 <__aeabi_ddiv+0x5fc>
    7008:	1a19      	subs	r1, r3, r0
    700a:	4693      	mov	fp, r2
    700c:	e72a      	b.n	6e64 <__aeabi_ddiv+0x2ec>
    700e:	4589      	cmp	r9, r1
    7010:	d800      	bhi.n	7014 <__aeabi_ddiv+0x49c>
    7012:	e6ad      	b.n	6d70 <__aeabi_ddiv+0x1f8>
    7014:	4648      	mov	r0, r9
    7016:	4646      	mov	r6, r8
    7018:	4642      	mov	r2, r8
    701a:	0877      	lsrs	r7, r6, #1
    701c:	07d3      	lsls	r3, r2, #31
    701e:	0846      	lsrs	r6, r0, #1
    7020:	07c0      	lsls	r0, r0, #31
    7022:	431e      	orrs	r6, r3
    7024:	4681      	mov	r9, r0
    7026:	e6aa      	b.n	6d7e <__aeabi_ddiv+0x206>
    7028:	4658      	mov	r0, fp
    702a:	4220      	tst	r0, r4
    702c:	d112      	bne.n	7054 <__aeabi_ddiv+0x4dc>
    702e:	4304      	orrs	r4, r0
    7030:	0324      	lsls	r4, r4, #12
    7032:	1c2a      	adds	r2, r5, #0
    7034:	0b24      	lsrs	r4, r4, #12
    7036:	4689      	mov	r9, r1
    7038:	4d5c      	ldr	r5, [pc, #368]	; (71ac <__aeabi_ddiv+0x634>)
    703a:	e665      	b.n	6d08 <__aeabi_ddiv+0x190>
    703c:	42a3      	cmp	r3, r4
    703e:	d1e3      	bne.n	7008 <__aeabi_ddiv+0x490>
    7040:	9f00      	ldr	r7, [sp, #0]
    7042:	454f      	cmp	r7, r9
    7044:	d9db      	bls.n	6ffe <__aeabi_ddiv+0x486>
    7046:	1a21      	subs	r1, r4, r0
    7048:	4693      	mov	fp, r2
    704a:	e70b      	b.n	6e64 <__aeabi_ddiv+0x2ec>
    704c:	1c17      	adds	r7, r2, #0
    704e:	e6dd      	b.n	6e0c <__aeabi_ddiv+0x294>
    7050:	469b      	mov	fp, r3
    7052:	e6bc      	b.n	6dce <__aeabi_ddiv+0x256>
    7054:	433c      	orrs	r4, r7
    7056:	0324      	lsls	r4, r4, #12
    7058:	0b24      	lsrs	r4, r4, #12
    705a:	9a00      	ldr	r2, [sp, #0]
    705c:	4d53      	ldr	r5, [pc, #332]	; (71ac <__aeabi_ddiv+0x634>)
    705e:	e653      	b.n	6d08 <__aeabi_ddiv+0x190>
    7060:	42b2      	cmp	r2, r6
    7062:	d859      	bhi.n	7118 <__aeabi_ddiv+0x5a0>
    7064:	d100      	bne.n	7068 <__aeabi_ddiv+0x4f0>
    7066:	e08a      	b.n	717e <__aeabi_ddiv+0x606>
    7068:	1c01      	adds	r1, r0, #0
    706a:	e762      	b.n	6f32 <__aeabi_ddiv+0x3ba>
    706c:	465f      	mov	r7, fp
    706e:	08c9      	lsrs	r1, r1, #3
    7070:	077b      	lsls	r3, r7, #29
    7072:	9e03      	ldr	r6, [sp, #12]
    7074:	430b      	orrs	r3, r1
    7076:	027c      	lsls	r4, r7, #9
    7078:	056d      	lsls	r5, r5, #21
    707a:	2201      	movs	r2, #1
    707c:	4699      	mov	r9, r3
    707e:	0b24      	lsrs	r4, r4, #12
    7080:	0d6d      	lsrs	r5, r5, #21
    7082:	4032      	ands	r2, r6
    7084:	e640      	b.n	6d08 <__aeabi_ddiv+0x190>
    7086:	4b4a      	ldr	r3, [pc, #296]	; (71b0 <__aeabi_ddiv+0x638>)
    7088:	9f04      	ldr	r7, [sp, #16]
    708a:	1bdb      	subs	r3, r3, r7
    708c:	2b38      	cmp	r3, #56	; 0x38
    708e:	dd10      	ble.n	70b2 <__aeabi_ddiv+0x53a>
    7090:	9c03      	ldr	r4, [sp, #12]
    7092:	2201      	movs	r2, #1
    7094:	4022      	ands	r2, r4
    7096:	2400      	movs	r4, #0
    7098:	2500      	movs	r5, #0
    709a:	46a1      	mov	r9, r4
    709c:	e634      	b.n	6d08 <__aeabi_ddiv+0x190>
    709e:	2101      	movs	r1, #1
    70a0:	4249      	negs	r1, r1
    70a2:	e748      	b.n	6f36 <__aeabi_ddiv+0x3be>
    70a4:	9302      	str	r3, [sp, #8]
    70a6:	e704      	b.n	6eb2 <__aeabi_ddiv+0x33a>
    70a8:	1c1f      	adds	r7, r3, #0
    70aa:	e721      	b.n	6ef0 <__aeabi_ddiv+0x378>
    70ac:	9c01      	ldr	r4, [sp, #4]
    70ae:	9403      	str	r4, [sp, #12]
    70b0:	e741      	b.n	6f36 <__aeabi_ddiv+0x3be>
    70b2:	2b1f      	cmp	r3, #31
    70b4:	dc40      	bgt.n	7138 <__aeabi_ddiv+0x5c0>
    70b6:	483f      	ldr	r0, [pc, #252]	; (71b4 <__aeabi_ddiv+0x63c>)
    70b8:	9f04      	ldr	r7, [sp, #16]
    70ba:	1c0c      	adds	r4, r1, #0
    70bc:	183a      	adds	r2, r7, r0
    70be:	4658      	mov	r0, fp
    70c0:	4091      	lsls	r1, r2
    70c2:	40dc      	lsrs	r4, r3
    70c4:	4090      	lsls	r0, r2
    70c6:	4320      	orrs	r0, r4
    70c8:	1c0a      	adds	r2, r1, #0
    70ca:	1e51      	subs	r1, r2, #1
    70cc:	418a      	sbcs	r2, r1
    70ce:	1c01      	adds	r1, r0, #0
    70d0:	4311      	orrs	r1, r2
    70d2:	465a      	mov	r2, fp
    70d4:	40da      	lsrs	r2, r3
    70d6:	1c13      	adds	r3, r2, #0
    70d8:	0748      	lsls	r0, r1, #29
    70da:	d009      	beq.n	70f0 <__aeabi_ddiv+0x578>
    70dc:	220f      	movs	r2, #15
    70de:	400a      	ands	r2, r1
    70e0:	2a04      	cmp	r2, #4
    70e2:	d005      	beq.n	70f0 <__aeabi_ddiv+0x578>
    70e4:	1d0a      	adds	r2, r1, #4
    70e6:	428a      	cmp	r2, r1
    70e8:	4189      	sbcs	r1, r1
    70ea:	4249      	negs	r1, r1
    70ec:	185b      	adds	r3, r3, r1
    70ee:	1c11      	adds	r1, r2, #0
    70f0:	021a      	lsls	r2, r3, #8
    70f2:	d534      	bpl.n	715e <__aeabi_ddiv+0x5e6>
    70f4:	9c03      	ldr	r4, [sp, #12]
    70f6:	2201      	movs	r2, #1
    70f8:	4022      	ands	r2, r4
    70fa:	2400      	movs	r4, #0
    70fc:	2501      	movs	r5, #1
    70fe:	46a1      	mov	r9, r4
    7100:	e602      	b.n	6d08 <__aeabi_ddiv+0x190>
    7102:	9f00      	ldr	r7, [sp, #0]
    7104:	2102      	movs	r1, #2
    7106:	4249      	negs	r1, r1
    7108:	44b9      	add	r9, r7
    710a:	448b      	add	fp, r1
    710c:	45b9      	cmp	r9, r7
    710e:	4189      	sbcs	r1, r1
    7110:	4249      	negs	r1, r1
    7112:	1909      	adds	r1, r1, r4
    7114:	18cb      	adds	r3, r1, r3
    7116:	e6a4      	b.n	6e62 <__aeabi_ddiv+0x2ea>
    7118:	9d00      	ldr	r5, [sp, #0]
    711a:	1e88      	subs	r0, r1, #2
    711c:	0069      	lsls	r1, r5, #1
    711e:	42a9      	cmp	r1, r5
    7120:	41ad      	sbcs	r5, r5
    7122:	426d      	negs	r5, r5
    7124:	192c      	adds	r4, r5, r4
    7126:	1936      	adds	r6, r6, r4
    7128:	9100      	str	r1, [sp, #0]
    712a:	e73a      	b.n	6fa2 <__aeabi_ddiv+0x42a>
    712c:	2b00      	cmp	r3, #0
    712e:	d000      	beq.n	7132 <__aeabi_ddiv+0x5ba>
    7130:	e733      	b.n	6f9a <__aeabi_ddiv+0x422>
    7132:	2400      	movs	r4, #0
    7134:	9400      	str	r4, [sp, #0]
    7136:	e737      	b.n	6fa8 <__aeabi_ddiv+0x430>
    7138:	4a1f      	ldr	r2, [pc, #124]	; (71b8 <__aeabi_ddiv+0x640>)
    713a:	9c04      	ldr	r4, [sp, #16]
    713c:	465d      	mov	r5, fp
    713e:	1b12      	subs	r2, r2, r4
    7140:	40d5      	lsrs	r5, r2
    7142:	1c2a      	adds	r2, r5, #0
    7144:	2b20      	cmp	r3, #32
    7146:	d01f      	beq.n	7188 <__aeabi_ddiv+0x610>
    7148:	4e1c      	ldr	r6, [pc, #112]	; (71bc <__aeabi_ddiv+0x644>)
    714a:	465f      	mov	r7, fp
    714c:	19a3      	adds	r3, r4, r6
    714e:	409f      	lsls	r7, r3
    7150:	1c3b      	adds	r3, r7, #0
    7152:	4319      	orrs	r1, r3
    7154:	1e4b      	subs	r3, r1, #1
    7156:	4199      	sbcs	r1, r3
    7158:	4311      	orrs	r1, r2
    715a:	2300      	movs	r3, #0
    715c:	e7bc      	b.n	70d8 <__aeabi_ddiv+0x560>
    715e:	075a      	lsls	r2, r3, #29
    7160:	08c9      	lsrs	r1, r1, #3
    7162:	430a      	orrs	r2, r1
    7164:	9f03      	ldr	r7, [sp, #12]
    7166:	4691      	mov	r9, r2
    7168:	025b      	lsls	r3, r3, #9
    716a:	2201      	movs	r2, #1
    716c:	0b1c      	lsrs	r4, r3, #12
    716e:	403a      	ands	r2, r7
    7170:	2500      	movs	r5, #0
    7172:	e5c9      	b.n	6d08 <__aeabi_ddiv+0x190>
    7174:	454e      	cmp	r6, r9
    7176:	d8c4      	bhi.n	7102 <__aeabi_ddiv+0x58a>
    7178:	4693      	mov	fp, r2
    717a:	2100      	movs	r1, #0
    717c:	e672      	b.n	6e64 <__aeabi_ddiv+0x2ec>
    717e:	9f00      	ldr	r7, [sp, #0]
    7180:	429f      	cmp	r7, r3
    7182:	d3c9      	bcc.n	7118 <__aeabi_ddiv+0x5a0>
    7184:	1c01      	adds	r1, r0, #0
    7186:	e70f      	b.n	6fa8 <__aeabi_ddiv+0x430>
    7188:	2300      	movs	r3, #0
    718a:	e7e2      	b.n	7152 <__aeabi_ddiv+0x5da>
    718c:	2480      	movs	r4, #128	; 0x80
    718e:	0324      	lsls	r4, r4, #12
    7190:	465f      	mov	r7, fp
    7192:	433c      	orrs	r4, r7
    7194:	0324      	lsls	r4, r4, #12
    7196:	0b24      	lsrs	r4, r4, #12
    7198:	9a01      	ldr	r2, [sp, #4]
    719a:	4689      	mov	r9, r1
    719c:	4d03      	ldr	r5, [pc, #12]	; (71ac <__aeabi_ddiv+0x634>)
    719e:	e5b3      	b.n	6d08 <__aeabi_ddiv+0x190>
    71a0:	000003ff 	.word	0x000003ff
    71a4:	feffffff 	.word	0xfeffffff
    71a8:	000007fe 	.word	0x000007fe
    71ac:	000007ff 	.word	0x000007ff
    71b0:	fffffc02 	.word	0xfffffc02
    71b4:	0000041e 	.word	0x0000041e
    71b8:	fffffbe2 	.word	0xfffffbe2
    71bc:	0000043e 	.word	0x0000043e

000071c0 <__eqdf2>:
    71c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    71c2:	465f      	mov	r7, fp
    71c4:	4656      	mov	r6, sl
    71c6:	464d      	mov	r5, r9
    71c8:	4644      	mov	r4, r8
    71ca:	b4f0      	push	{r4, r5, r6, r7}
    71cc:	1c0d      	adds	r5, r1, #0
    71ce:	1c04      	adds	r4, r0, #0
    71d0:	4680      	mov	r8, r0
    71d2:	0fe8      	lsrs	r0, r5, #31
    71d4:	4681      	mov	r9, r0
    71d6:	0318      	lsls	r0, r3, #12
    71d8:	030f      	lsls	r7, r1, #12
    71da:	0b00      	lsrs	r0, r0, #12
    71dc:	0b3f      	lsrs	r7, r7, #12
    71de:	b083      	sub	sp, #12
    71e0:	4684      	mov	ip, r0
    71e2:	481b      	ldr	r0, [pc, #108]	; (7250 <__eqdf2+0x90>)
    71e4:	9700      	str	r7, [sp, #0]
    71e6:	0049      	lsls	r1, r1, #1
    71e8:	005e      	lsls	r6, r3, #1
    71ea:	0fdf      	lsrs	r7, r3, #31
    71ec:	0d49      	lsrs	r1, r1, #21
    71ee:	4692      	mov	sl, r2
    71f0:	0d76      	lsrs	r6, r6, #21
    71f2:	46bb      	mov	fp, r7
    71f4:	4281      	cmp	r1, r0
    71f6:	d00c      	beq.n	7212 <__eqdf2+0x52>
    71f8:	4815      	ldr	r0, [pc, #84]	; (7250 <__eqdf2+0x90>)
    71fa:	4286      	cmp	r6, r0
    71fc:	d010      	beq.n	7220 <__eqdf2+0x60>
    71fe:	2001      	movs	r0, #1
    7200:	42b1      	cmp	r1, r6
    7202:	d015      	beq.n	7230 <__eqdf2+0x70>
    7204:	b003      	add	sp, #12
    7206:	bc3c      	pop	{r2, r3, r4, r5}
    7208:	4690      	mov	r8, r2
    720a:	4699      	mov	r9, r3
    720c:	46a2      	mov	sl, r4
    720e:	46ab      	mov	fp, r5
    7210:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7212:	9f00      	ldr	r7, [sp, #0]
    7214:	2001      	movs	r0, #1
    7216:	4327      	orrs	r7, r4
    7218:	d1f4      	bne.n	7204 <__eqdf2+0x44>
    721a:	480d      	ldr	r0, [pc, #52]	; (7250 <__eqdf2+0x90>)
    721c:	4286      	cmp	r6, r0
    721e:	d1ee      	bne.n	71fe <__eqdf2+0x3e>
    7220:	4660      	mov	r0, ip
    7222:	4302      	orrs	r2, r0
    7224:	2001      	movs	r0, #1
    7226:	2a00      	cmp	r2, #0
    7228:	d1ec      	bne.n	7204 <__eqdf2+0x44>
    722a:	2001      	movs	r0, #1
    722c:	42b1      	cmp	r1, r6
    722e:	d1e9      	bne.n	7204 <__eqdf2+0x44>
    7230:	9b00      	ldr	r3, [sp, #0]
    7232:	4563      	cmp	r3, ip
    7234:	d1e6      	bne.n	7204 <__eqdf2+0x44>
    7236:	45d0      	cmp	r8, sl
    7238:	d1e4      	bne.n	7204 <__eqdf2+0x44>
    723a:	45d9      	cmp	r9, fp
    723c:	d006      	beq.n	724c <__eqdf2+0x8c>
    723e:	2900      	cmp	r1, #0
    7240:	d1e0      	bne.n	7204 <__eqdf2+0x44>
    7242:	431c      	orrs	r4, r3
    7244:	1c20      	adds	r0, r4, #0
    7246:	1e44      	subs	r4, r0, #1
    7248:	41a0      	sbcs	r0, r4
    724a:	e7db      	b.n	7204 <__eqdf2+0x44>
    724c:	2000      	movs	r0, #0
    724e:	e7d9      	b.n	7204 <__eqdf2+0x44>
    7250:	000007ff 	.word	0x000007ff

00007254 <__gedf2>:
    7254:	b5f0      	push	{r4, r5, r6, r7, lr}
    7256:	465f      	mov	r7, fp
    7258:	4656      	mov	r6, sl
    725a:	464d      	mov	r5, r9
    725c:	4644      	mov	r4, r8
    725e:	b4f0      	push	{r4, r5, r6, r7}
    7260:	0fcd      	lsrs	r5, r1, #31
    7262:	0fde      	lsrs	r6, r3, #31
    7264:	46ac      	mov	ip, r5
    7266:	031d      	lsls	r5, r3, #12
    7268:	0b2d      	lsrs	r5, r5, #12
    726a:	46b1      	mov	r9, r6
    726c:	4e37      	ldr	r6, [pc, #220]	; (734c <__gedf2+0xf8>)
    726e:	030f      	lsls	r7, r1, #12
    7270:	004c      	lsls	r4, r1, #1
    7272:	46ab      	mov	fp, r5
    7274:	005d      	lsls	r5, r3, #1
    7276:	4680      	mov	r8, r0
    7278:	0b3f      	lsrs	r7, r7, #12
    727a:	0d64      	lsrs	r4, r4, #21
    727c:	4692      	mov	sl, r2
    727e:	0d6d      	lsrs	r5, r5, #21
    7280:	42b4      	cmp	r4, r6
    7282:	d032      	beq.n	72ea <__gedf2+0x96>
    7284:	4e31      	ldr	r6, [pc, #196]	; (734c <__gedf2+0xf8>)
    7286:	42b5      	cmp	r5, r6
    7288:	d035      	beq.n	72f6 <__gedf2+0xa2>
    728a:	2c00      	cmp	r4, #0
    728c:	d10e      	bne.n	72ac <__gedf2+0x58>
    728e:	4338      	orrs	r0, r7
    7290:	4241      	negs	r1, r0
    7292:	4141      	adcs	r1, r0
    7294:	1c08      	adds	r0, r1, #0
    7296:	2d00      	cmp	r5, #0
    7298:	d00b      	beq.n	72b2 <__gedf2+0x5e>
    729a:	2900      	cmp	r1, #0
    729c:	d119      	bne.n	72d2 <__gedf2+0x7e>
    729e:	45cc      	cmp	ip, r9
    72a0:	d02d      	beq.n	72fe <__gedf2+0xaa>
    72a2:	4665      	mov	r5, ip
    72a4:	4268      	negs	r0, r5
    72a6:	2301      	movs	r3, #1
    72a8:	4318      	orrs	r0, r3
    72aa:	e018      	b.n	72de <__gedf2+0x8a>
    72ac:	2d00      	cmp	r5, #0
    72ae:	d1f6      	bne.n	729e <__gedf2+0x4a>
    72b0:	1c28      	adds	r0, r5, #0
    72b2:	4659      	mov	r1, fp
    72b4:	430a      	orrs	r2, r1
    72b6:	4253      	negs	r3, r2
    72b8:	4153      	adcs	r3, r2
    72ba:	2800      	cmp	r0, #0
    72bc:	d106      	bne.n	72cc <__gedf2+0x78>
    72be:	2b00      	cmp	r3, #0
    72c0:	d0ed      	beq.n	729e <__gedf2+0x4a>
    72c2:	4663      	mov	r3, ip
    72c4:	4258      	negs	r0, r3
    72c6:	2301      	movs	r3, #1
    72c8:	4318      	orrs	r0, r3
    72ca:	e008      	b.n	72de <__gedf2+0x8a>
    72cc:	2000      	movs	r0, #0
    72ce:	2b00      	cmp	r3, #0
    72d0:	d105      	bne.n	72de <__gedf2+0x8a>
    72d2:	464a      	mov	r2, r9
    72d4:	4250      	negs	r0, r2
    72d6:	4150      	adcs	r0, r2
    72d8:	4240      	negs	r0, r0
    72da:	2301      	movs	r3, #1
    72dc:	4318      	orrs	r0, r3
    72de:	bc3c      	pop	{r2, r3, r4, r5}
    72e0:	4690      	mov	r8, r2
    72e2:	4699      	mov	r9, r3
    72e4:	46a2      	mov	sl, r4
    72e6:	46ab      	mov	fp, r5
    72e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    72ea:	1c3e      	adds	r6, r7, #0
    72ec:	4306      	orrs	r6, r0
    72ee:	d0c9      	beq.n	7284 <__gedf2+0x30>
    72f0:	2002      	movs	r0, #2
    72f2:	4240      	negs	r0, r0
    72f4:	e7f3      	b.n	72de <__gedf2+0x8a>
    72f6:	465e      	mov	r6, fp
    72f8:	4316      	orrs	r6, r2
    72fa:	d0c6      	beq.n	728a <__gedf2+0x36>
    72fc:	e7f8      	b.n	72f0 <__gedf2+0x9c>
    72fe:	42ac      	cmp	r4, r5
    7300:	dc07      	bgt.n	7312 <__gedf2+0xbe>
    7302:	da0b      	bge.n	731c <__gedf2+0xc8>
    7304:	4661      	mov	r1, ip
    7306:	4248      	negs	r0, r1
    7308:	4148      	adcs	r0, r1
    730a:	4240      	negs	r0, r0
    730c:	2301      	movs	r3, #1
    730e:	4318      	orrs	r0, r3
    7310:	e7e5      	b.n	72de <__gedf2+0x8a>
    7312:	4666      	mov	r6, ip
    7314:	4270      	negs	r0, r6
    7316:	2301      	movs	r3, #1
    7318:	4318      	orrs	r0, r3
    731a:	e7e0      	b.n	72de <__gedf2+0x8a>
    731c:	455f      	cmp	r7, fp
    731e:	d80a      	bhi.n	7336 <__gedf2+0xe2>
    7320:	d00e      	beq.n	7340 <__gedf2+0xec>
    7322:	2000      	movs	r0, #0
    7324:	455f      	cmp	r7, fp
    7326:	d2da      	bcs.n	72de <__gedf2+0x8a>
    7328:	4665      	mov	r5, ip
    732a:	4268      	negs	r0, r5
    732c:	4168      	adcs	r0, r5
    732e:	4240      	negs	r0, r0
    7330:	2301      	movs	r3, #1
    7332:	4318      	orrs	r0, r3
    7334:	e7d3      	b.n	72de <__gedf2+0x8a>
    7336:	4662      	mov	r2, ip
    7338:	4250      	negs	r0, r2
    733a:	2301      	movs	r3, #1
    733c:	4318      	orrs	r0, r3
    733e:	e7ce      	b.n	72de <__gedf2+0x8a>
    7340:	45d0      	cmp	r8, sl
    7342:	d8f8      	bhi.n	7336 <__gedf2+0xe2>
    7344:	2000      	movs	r0, #0
    7346:	45d0      	cmp	r8, sl
    7348:	d3ee      	bcc.n	7328 <__gedf2+0xd4>
    734a:	e7c8      	b.n	72de <__gedf2+0x8a>
    734c:	000007ff 	.word	0x000007ff

00007350 <__ledf2>:
    7350:	b5f0      	push	{r4, r5, r6, r7, lr}
    7352:	4656      	mov	r6, sl
    7354:	464d      	mov	r5, r9
    7356:	4644      	mov	r4, r8
    7358:	465f      	mov	r7, fp
    735a:	b4f0      	push	{r4, r5, r6, r7}
    735c:	1c0d      	adds	r5, r1, #0
    735e:	b083      	sub	sp, #12
    7360:	1c04      	adds	r4, r0, #0
    7362:	9001      	str	r0, [sp, #4]
    7364:	0fe8      	lsrs	r0, r5, #31
    7366:	4681      	mov	r9, r0
    7368:	0318      	lsls	r0, r3, #12
    736a:	030f      	lsls	r7, r1, #12
    736c:	0b00      	lsrs	r0, r0, #12
    736e:	0b3f      	lsrs	r7, r7, #12
    7370:	4684      	mov	ip, r0
    7372:	4835      	ldr	r0, [pc, #212]	; (7448 <__ledf2+0xf8>)
    7374:	9700      	str	r7, [sp, #0]
    7376:	0049      	lsls	r1, r1, #1
    7378:	005e      	lsls	r6, r3, #1
    737a:	0fdf      	lsrs	r7, r3, #31
    737c:	0d49      	lsrs	r1, r1, #21
    737e:	4692      	mov	sl, r2
    7380:	0d76      	lsrs	r6, r6, #21
    7382:	46b8      	mov	r8, r7
    7384:	4281      	cmp	r1, r0
    7386:	d034      	beq.n	73f2 <__ledf2+0xa2>
    7388:	482f      	ldr	r0, [pc, #188]	; (7448 <__ledf2+0xf8>)
    738a:	4286      	cmp	r6, r0
    738c:	d036      	beq.n	73fc <__ledf2+0xac>
    738e:	2900      	cmp	r1, #0
    7390:	d018      	beq.n	73c4 <__ledf2+0x74>
    7392:	2e00      	cmp	r6, #0
    7394:	d11f      	bne.n	73d6 <__ledf2+0x86>
    7396:	1c34      	adds	r4, r6, #0
    7398:	4667      	mov	r7, ip
    739a:	433a      	orrs	r2, r7
    739c:	4253      	negs	r3, r2
    739e:	4153      	adcs	r3, r2
    73a0:	2c00      	cmp	r4, #0
    73a2:	d01f      	beq.n	73e4 <__ledf2+0x94>
    73a4:	2000      	movs	r0, #0
    73a6:	2b00      	cmp	r3, #0
    73a8:	d105      	bne.n	73b6 <__ledf2+0x66>
    73aa:	4642      	mov	r2, r8
    73ac:	4250      	negs	r0, r2
    73ae:	4150      	adcs	r0, r2
    73b0:	4240      	negs	r0, r0
    73b2:	2301      	movs	r3, #1
    73b4:	4318      	orrs	r0, r3
    73b6:	b003      	add	sp, #12
    73b8:	bc3c      	pop	{r2, r3, r4, r5}
    73ba:	4690      	mov	r8, r2
    73bc:	4699      	mov	r9, r3
    73be:	46a2      	mov	sl, r4
    73c0:	46ab      	mov	fp, r5
    73c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    73c4:	9800      	ldr	r0, [sp, #0]
    73c6:	4304      	orrs	r4, r0
    73c8:	4260      	negs	r0, r4
    73ca:	4160      	adcs	r0, r4
    73cc:	1c04      	adds	r4, r0, #0
    73ce:	2e00      	cmp	r6, #0
    73d0:	d0e2      	beq.n	7398 <__ledf2+0x48>
    73d2:	2800      	cmp	r0, #0
    73d4:	d1e9      	bne.n	73aa <__ledf2+0x5a>
    73d6:	45c1      	cmp	r9, r8
    73d8:	d015      	beq.n	7406 <__ledf2+0xb6>
    73da:	464f      	mov	r7, r9
    73dc:	4278      	negs	r0, r7
    73de:	2301      	movs	r3, #1
    73e0:	4318      	orrs	r0, r3
    73e2:	e7e8      	b.n	73b6 <__ledf2+0x66>
    73e4:	2b00      	cmp	r3, #0
    73e6:	d0f6      	beq.n	73d6 <__ledf2+0x86>
    73e8:	464b      	mov	r3, r9
    73ea:	4258      	negs	r0, r3
    73ec:	2301      	movs	r3, #1
    73ee:	4318      	orrs	r0, r3
    73f0:	e7e1      	b.n	73b6 <__ledf2+0x66>
    73f2:	9f00      	ldr	r7, [sp, #0]
    73f4:	2002      	movs	r0, #2
    73f6:	4327      	orrs	r7, r4
    73f8:	d1dd      	bne.n	73b6 <__ledf2+0x66>
    73fa:	e7c5      	b.n	7388 <__ledf2+0x38>
    73fc:	4667      	mov	r7, ip
    73fe:	2002      	movs	r0, #2
    7400:	4317      	orrs	r7, r2
    7402:	d1d8      	bne.n	73b6 <__ledf2+0x66>
    7404:	e7c3      	b.n	738e <__ledf2+0x3e>
    7406:	42b1      	cmp	r1, r6
    7408:	dd04      	ble.n	7414 <__ledf2+0xc4>
    740a:	464a      	mov	r2, r9
    740c:	4250      	negs	r0, r2
    740e:	2301      	movs	r3, #1
    7410:	4318      	orrs	r0, r3
    7412:	e7d0      	b.n	73b6 <__ledf2+0x66>
    7414:	42b1      	cmp	r1, r6
    7416:	db07      	blt.n	7428 <__ledf2+0xd8>
    7418:	9800      	ldr	r0, [sp, #0]
    741a:	4560      	cmp	r0, ip
    741c:	d8e4      	bhi.n	73e8 <__ledf2+0x98>
    741e:	d00a      	beq.n	7436 <__ledf2+0xe6>
    7420:	9f00      	ldr	r7, [sp, #0]
    7422:	2000      	movs	r0, #0
    7424:	4567      	cmp	r7, ip
    7426:	d2c6      	bcs.n	73b6 <__ledf2+0x66>
    7428:	464f      	mov	r7, r9
    742a:	4278      	negs	r0, r7
    742c:	4178      	adcs	r0, r7
    742e:	4240      	negs	r0, r0
    7430:	2301      	movs	r3, #1
    7432:	4318      	orrs	r0, r3
    7434:	e7bf      	b.n	73b6 <__ledf2+0x66>
    7436:	9a01      	ldr	r2, [sp, #4]
    7438:	4552      	cmp	r2, sl
    743a:	d8d5      	bhi.n	73e8 <__ledf2+0x98>
    743c:	9a01      	ldr	r2, [sp, #4]
    743e:	2000      	movs	r0, #0
    7440:	4552      	cmp	r2, sl
    7442:	d3f1      	bcc.n	7428 <__ledf2+0xd8>
    7444:	e7b7      	b.n	73b6 <__ledf2+0x66>
    7446:	46c0      	nop			; (mov r8, r8)
    7448:	000007ff 	.word	0x000007ff

0000744c <__aeabi_dmul>:
    744c:	b5f0      	push	{r4, r5, r6, r7, lr}
    744e:	4656      	mov	r6, sl
    7450:	4644      	mov	r4, r8
    7452:	465f      	mov	r7, fp
    7454:	464d      	mov	r5, r9
    7456:	b4f0      	push	{r4, r5, r6, r7}
    7458:	1c1f      	adds	r7, r3, #0
    745a:	030b      	lsls	r3, r1, #12
    745c:	0b1b      	lsrs	r3, r3, #12
    745e:	469a      	mov	sl, r3
    7460:	004b      	lsls	r3, r1, #1
    7462:	b087      	sub	sp, #28
    7464:	1c04      	adds	r4, r0, #0
    7466:	4680      	mov	r8, r0
    7468:	0d5b      	lsrs	r3, r3, #21
    746a:	0fc8      	lsrs	r0, r1, #31
    746c:	1c16      	adds	r6, r2, #0
    746e:	9302      	str	r3, [sp, #8]
    7470:	4681      	mov	r9, r0
    7472:	2b00      	cmp	r3, #0
    7474:	d068      	beq.n	7548 <__aeabi_dmul+0xfc>
    7476:	4b69      	ldr	r3, [pc, #420]	; (761c <__aeabi_dmul+0x1d0>)
    7478:	9902      	ldr	r1, [sp, #8]
    747a:	4299      	cmp	r1, r3
    747c:	d032      	beq.n	74e4 <__aeabi_dmul+0x98>
    747e:	2280      	movs	r2, #128	; 0x80
    7480:	4653      	mov	r3, sl
    7482:	0352      	lsls	r2, r2, #13
    7484:	431a      	orrs	r2, r3
    7486:	00d2      	lsls	r2, r2, #3
    7488:	0f63      	lsrs	r3, r4, #29
    748a:	431a      	orrs	r2, r3
    748c:	4692      	mov	sl, r2
    748e:	4a64      	ldr	r2, [pc, #400]	; (7620 <__aeabi_dmul+0x1d4>)
    7490:	00e0      	lsls	r0, r4, #3
    7492:	1889      	adds	r1, r1, r2
    7494:	4680      	mov	r8, r0
    7496:	9102      	str	r1, [sp, #8]
    7498:	2400      	movs	r4, #0
    749a:	2500      	movs	r5, #0
    749c:	033b      	lsls	r3, r7, #12
    749e:	0b1b      	lsrs	r3, r3, #12
    74a0:	469b      	mov	fp, r3
    74a2:	0078      	lsls	r0, r7, #1
    74a4:	0ffb      	lsrs	r3, r7, #31
    74a6:	1c32      	adds	r2, r6, #0
    74a8:	0d40      	lsrs	r0, r0, #21
    74aa:	9303      	str	r3, [sp, #12]
    74ac:	d100      	bne.n	74b0 <__aeabi_dmul+0x64>
    74ae:	e075      	b.n	759c <__aeabi_dmul+0x150>
    74b0:	4b5a      	ldr	r3, [pc, #360]	; (761c <__aeabi_dmul+0x1d0>)
    74b2:	4298      	cmp	r0, r3
    74b4:	d069      	beq.n	758a <__aeabi_dmul+0x13e>
    74b6:	2280      	movs	r2, #128	; 0x80
    74b8:	4659      	mov	r1, fp
    74ba:	0352      	lsls	r2, r2, #13
    74bc:	430a      	orrs	r2, r1
    74be:	0f73      	lsrs	r3, r6, #29
    74c0:	00d2      	lsls	r2, r2, #3
    74c2:	431a      	orrs	r2, r3
    74c4:	4b56      	ldr	r3, [pc, #344]	; (7620 <__aeabi_dmul+0x1d4>)
    74c6:	4693      	mov	fp, r2
    74c8:	18c0      	adds	r0, r0, r3
    74ca:	00f2      	lsls	r2, r6, #3
    74cc:	2300      	movs	r3, #0
    74ce:	9903      	ldr	r1, [sp, #12]
    74d0:	464e      	mov	r6, r9
    74d2:	4071      	eors	r1, r6
    74d4:	431c      	orrs	r4, r3
    74d6:	2c0f      	cmp	r4, #15
    74d8:	d900      	bls.n	74dc <__aeabi_dmul+0x90>
    74da:	e0a9      	b.n	7630 <__aeabi_dmul+0x1e4>
    74dc:	4e51      	ldr	r6, [pc, #324]	; (7624 <__aeabi_dmul+0x1d8>)
    74de:	00a4      	lsls	r4, r4, #2
    74e0:	5934      	ldr	r4, [r6, r4]
    74e2:	46a7      	mov	pc, r4
    74e4:	4653      	mov	r3, sl
    74e6:	431c      	orrs	r4, r3
    74e8:	d000      	beq.n	74ec <__aeabi_dmul+0xa0>
    74ea:	e087      	b.n	75fc <__aeabi_dmul+0x1b0>
    74ec:	2500      	movs	r5, #0
    74ee:	46aa      	mov	sl, r5
    74f0:	46a8      	mov	r8, r5
    74f2:	2408      	movs	r4, #8
    74f4:	2502      	movs	r5, #2
    74f6:	e7d1      	b.n	749c <__aeabi_dmul+0x50>
    74f8:	4649      	mov	r1, r9
    74fa:	2d02      	cmp	r5, #2
    74fc:	d06c      	beq.n	75d8 <__aeabi_dmul+0x18c>
    74fe:	2d03      	cmp	r5, #3
    7500:	d100      	bne.n	7504 <__aeabi_dmul+0xb8>
    7502:	e217      	b.n	7934 <__aeabi_dmul+0x4e8>
    7504:	2d01      	cmp	r5, #1
    7506:	d000      	beq.n	750a <__aeabi_dmul+0xbe>
    7508:	e158      	b.n	77bc <__aeabi_dmul+0x370>
    750a:	400d      	ands	r5, r1
    750c:	b2ed      	uxtb	r5, r5
    750e:	2400      	movs	r4, #0
    7510:	46a9      	mov	r9, r5
    7512:	2300      	movs	r3, #0
    7514:	46a0      	mov	r8, r4
    7516:	2000      	movs	r0, #0
    7518:	2100      	movs	r1, #0
    751a:	0325      	lsls	r5, r4, #12
    751c:	0d0a      	lsrs	r2, r1, #20
    751e:	051c      	lsls	r4, r3, #20
    7520:	0b2d      	lsrs	r5, r5, #12
    7522:	0512      	lsls	r2, r2, #20
    7524:	4b40      	ldr	r3, [pc, #256]	; (7628 <__aeabi_dmul+0x1dc>)
    7526:	432a      	orrs	r2, r5
    7528:	4013      	ands	r3, r2
    752a:	4323      	orrs	r3, r4
    752c:	005b      	lsls	r3, r3, #1
    752e:	464c      	mov	r4, r9
    7530:	085b      	lsrs	r3, r3, #1
    7532:	07e2      	lsls	r2, r4, #31
    7534:	1c19      	adds	r1, r3, #0
    7536:	4640      	mov	r0, r8
    7538:	4311      	orrs	r1, r2
    753a:	b007      	add	sp, #28
    753c:	bc3c      	pop	{r2, r3, r4, r5}
    753e:	4690      	mov	r8, r2
    7540:	4699      	mov	r9, r3
    7542:	46a2      	mov	sl, r4
    7544:	46ab      	mov	fp, r5
    7546:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7548:	4653      	mov	r3, sl
    754a:	4323      	orrs	r3, r4
    754c:	d050      	beq.n	75f0 <__aeabi_dmul+0x1a4>
    754e:	4653      	mov	r3, sl
    7550:	2b00      	cmp	r3, #0
    7552:	d100      	bne.n	7556 <__aeabi_dmul+0x10a>
    7554:	e184      	b.n	7860 <__aeabi_dmul+0x414>
    7556:	4650      	mov	r0, sl
    7558:	f000 fec0 	bl	82dc <__clzsi2>
    755c:	1e03      	subs	r3, r0, #0
    755e:	2b27      	cmp	r3, #39	; 0x27
    7560:	dd00      	ble.n	7564 <__aeabi_dmul+0x118>
    7562:	e176      	b.n	7852 <__aeabi_dmul+0x406>
    7564:	2128      	movs	r1, #40	; 0x28
    7566:	1a0d      	subs	r5, r1, r0
    7568:	1c21      	adds	r1, r4, #0
    756a:	3b08      	subs	r3, #8
    756c:	4652      	mov	r2, sl
    756e:	40e9      	lsrs	r1, r5
    7570:	409a      	lsls	r2, r3
    7572:	1c0d      	adds	r5, r1, #0
    7574:	4315      	orrs	r5, r2
    7576:	1c22      	adds	r2, r4, #0
    7578:	409a      	lsls	r2, r3
    757a:	46aa      	mov	sl, r5
    757c:	4690      	mov	r8, r2
    757e:	4b2b      	ldr	r3, [pc, #172]	; (762c <__aeabi_dmul+0x1e0>)
    7580:	2400      	movs	r4, #0
    7582:	1a1b      	subs	r3, r3, r0
    7584:	9302      	str	r3, [sp, #8]
    7586:	2500      	movs	r5, #0
    7588:	e788      	b.n	749c <__aeabi_dmul+0x50>
    758a:	465b      	mov	r3, fp
    758c:	431e      	orrs	r6, r3
    758e:	2303      	movs	r3, #3
    7590:	2e00      	cmp	r6, #0
    7592:	d19c      	bne.n	74ce <__aeabi_dmul+0x82>
    7594:	46b3      	mov	fp, r6
    7596:	2200      	movs	r2, #0
    7598:	2302      	movs	r3, #2
    759a:	e798      	b.n	74ce <__aeabi_dmul+0x82>
    759c:	465b      	mov	r3, fp
    759e:	4333      	orrs	r3, r6
    75a0:	d021      	beq.n	75e6 <__aeabi_dmul+0x19a>
    75a2:	4658      	mov	r0, fp
    75a4:	2800      	cmp	r0, #0
    75a6:	d100      	bne.n	75aa <__aeabi_dmul+0x15e>
    75a8:	e14e      	b.n	7848 <__aeabi_dmul+0x3fc>
    75aa:	f000 fe97 	bl	82dc <__clzsi2>
    75ae:	2827      	cmp	r0, #39	; 0x27
    75b0:	dd00      	ble.n	75b4 <__aeabi_dmul+0x168>
    75b2:	e142      	b.n	783a <__aeabi_dmul+0x3ee>
    75b4:	2128      	movs	r1, #40	; 0x28
    75b6:	1a0f      	subs	r7, r1, r0
    75b8:	1c02      	adds	r2, r0, #0
    75ba:	1c31      	adds	r1, r6, #0
    75bc:	3a08      	subs	r2, #8
    75be:	465b      	mov	r3, fp
    75c0:	40f9      	lsrs	r1, r7
    75c2:	4093      	lsls	r3, r2
    75c4:	1c0f      	adds	r7, r1, #0
    75c6:	431f      	orrs	r7, r3
    75c8:	1c33      	adds	r3, r6, #0
    75ca:	4093      	lsls	r3, r2
    75cc:	46bb      	mov	fp, r7
    75ce:	1c1a      	adds	r2, r3, #0
    75d0:	4b16      	ldr	r3, [pc, #88]	; (762c <__aeabi_dmul+0x1e0>)
    75d2:	1a18      	subs	r0, r3, r0
    75d4:	2300      	movs	r3, #0
    75d6:	e77a      	b.n	74ce <__aeabi_dmul+0x82>
    75d8:	2301      	movs	r3, #1
    75da:	400b      	ands	r3, r1
    75dc:	2400      	movs	r4, #0
    75de:	4699      	mov	r9, r3
    75e0:	46a0      	mov	r8, r4
    75e2:	4b0e      	ldr	r3, [pc, #56]	; (761c <__aeabi_dmul+0x1d0>)
    75e4:	e797      	b.n	7516 <__aeabi_dmul+0xca>
    75e6:	2700      	movs	r7, #0
    75e8:	46bb      	mov	fp, r7
    75ea:	2200      	movs	r2, #0
    75ec:	2301      	movs	r3, #1
    75ee:	e76e      	b.n	74ce <__aeabi_dmul+0x82>
    75f0:	2100      	movs	r1, #0
    75f2:	2404      	movs	r4, #4
    75f4:	468a      	mov	sl, r1
    75f6:	4688      	mov	r8, r1
    75f8:	2501      	movs	r5, #1
    75fa:	e74f      	b.n	749c <__aeabi_dmul+0x50>
    75fc:	240c      	movs	r4, #12
    75fe:	2503      	movs	r5, #3
    7600:	e74c      	b.n	749c <__aeabi_dmul+0x50>
    7602:	2500      	movs	r5, #0
    7604:	2480      	movs	r4, #128	; 0x80
    7606:	46a9      	mov	r9, r5
    7608:	0324      	lsls	r4, r4, #12
    760a:	46a8      	mov	r8, r5
    760c:	4b03      	ldr	r3, [pc, #12]	; (761c <__aeabi_dmul+0x1d0>)
    760e:	e782      	b.n	7516 <__aeabi_dmul+0xca>
    7610:	46da      	mov	sl, fp
    7612:	4690      	mov	r8, r2
    7614:	9903      	ldr	r1, [sp, #12]
    7616:	1c1d      	adds	r5, r3, #0
    7618:	e76f      	b.n	74fa <__aeabi_dmul+0xae>
    761a:	46c0      	nop			; (mov r8, r8)
    761c:	000007ff 	.word	0x000007ff
    7620:	fffffc01 	.word	0xfffffc01
    7624:	00008894 	.word	0x00008894
    7628:	800fffff 	.word	0x800fffff
    762c:	fffffc0d 	.word	0xfffffc0d
    7630:	9f02      	ldr	r7, [sp, #8]
    7632:	0c16      	lsrs	r6, r2, #16
    7634:	1838      	adds	r0, r7, r0
    7636:	9004      	str	r0, [sp, #16]
    7638:	4640      	mov	r0, r8
    763a:	0c07      	lsrs	r7, r0, #16
    763c:	0400      	lsls	r0, r0, #16
    763e:	0c00      	lsrs	r0, r0, #16
    7640:	0412      	lsls	r2, r2, #16
    7642:	0c12      	lsrs	r2, r2, #16
    7644:	1c03      	adds	r3, r0, #0
    7646:	4353      	muls	r3, r2
    7648:	1c04      	adds	r4, r0, #0
    764a:	1c3d      	adds	r5, r7, #0
    764c:	4374      	muls	r4, r6
    764e:	4355      	muls	r5, r2
    7650:	4698      	mov	r8, r3
    7652:	1c3b      	adds	r3, r7, #0
    7654:	4373      	muls	r3, r6
    7656:	1964      	adds	r4, r4, r5
    7658:	46a4      	mov	ip, r4
    765a:	4644      	mov	r4, r8
    765c:	9302      	str	r3, [sp, #8]
    765e:	0c23      	lsrs	r3, r4, #16
    7660:	4463      	add	r3, ip
    7662:	429d      	cmp	r5, r3
    7664:	d904      	bls.n	7670 <__aeabi_dmul+0x224>
    7666:	9d02      	ldr	r5, [sp, #8]
    7668:	2480      	movs	r4, #128	; 0x80
    766a:	0264      	lsls	r4, r4, #9
    766c:	192d      	adds	r5, r5, r4
    766e:	9502      	str	r5, [sp, #8]
    7670:	0c1d      	lsrs	r5, r3, #16
    7672:	9503      	str	r5, [sp, #12]
    7674:	4645      	mov	r5, r8
    7676:	042c      	lsls	r4, r5, #16
    7678:	041b      	lsls	r3, r3, #16
    767a:	0c24      	lsrs	r4, r4, #16
    767c:	191c      	adds	r4, r3, r4
    767e:	9405      	str	r4, [sp, #20]
    7680:	465c      	mov	r4, fp
    7682:	0c23      	lsrs	r3, r4, #16
    7684:	1c05      	adds	r5, r0, #0
    7686:	4358      	muls	r0, r3
    7688:	0424      	lsls	r4, r4, #16
    768a:	0c24      	lsrs	r4, r4, #16
    768c:	4684      	mov	ip, r0
    768e:	1c38      	adds	r0, r7, #0
    7690:	4360      	muls	r0, r4
    7692:	4365      	muls	r5, r4
    7694:	435f      	muls	r7, r3
    7696:	4681      	mov	r9, r0
    7698:	44cc      	add	ip, r9
    769a:	0c28      	lsrs	r0, r5, #16
    769c:	4460      	add	r0, ip
    769e:	46bb      	mov	fp, r7
    76a0:	4581      	cmp	r9, r0
    76a2:	d902      	bls.n	76aa <__aeabi_dmul+0x25e>
    76a4:	2780      	movs	r7, #128	; 0x80
    76a6:	027f      	lsls	r7, r7, #9
    76a8:	44bb      	add	fp, r7
    76aa:	042d      	lsls	r5, r5, #16
    76ac:	0c07      	lsrs	r7, r0, #16
    76ae:	0c2d      	lsrs	r5, r5, #16
    76b0:	0400      	lsls	r0, r0, #16
    76b2:	1940      	adds	r0, r0, r5
    76b4:	4655      	mov	r5, sl
    76b6:	46bc      	mov	ip, r7
    76b8:	042f      	lsls	r7, r5, #16
    76ba:	44e3      	add	fp, ip
    76bc:	4684      	mov	ip, r0
    76be:	0c28      	lsrs	r0, r5, #16
    76c0:	0c3d      	lsrs	r5, r7, #16
    76c2:	1c2f      	adds	r7, r5, #0
    76c4:	4357      	muls	r7, r2
    76c6:	46b8      	mov	r8, r7
    76c8:	1c2f      	adds	r7, r5, #0
    76ca:	4377      	muls	r7, r6
    76cc:	4342      	muls	r2, r0
    76ce:	46b9      	mov	r9, r7
    76d0:	4647      	mov	r7, r8
    76d2:	0c3f      	lsrs	r7, r7, #16
    76d4:	4491      	add	r9, r2
    76d6:	46ba      	mov	sl, r7
    76d8:	44d1      	add	r9, sl
    76da:	4346      	muls	r6, r0
    76dc:	454a      	cmp	r2, r9
    76de:	d902      	bls.n	76e6 <__aeabi_dmul+0x29a>
    76e0:	2280      	movs	r2, #128	; 0x80
    76e2:	0252      	lsls	r2, r2, #9
    76e4:	18b6      	adds	r6, r6, r2
    76e6:	464f      	mov	r7, r9
    76e8:	0c3a      	lsrs	r2, r7, #16
    76ea:	18b6      	adds	r6, r6, r2
    76ec:	043a      	lsls	r2, r7, #16
    76ee:	4647      	mov	r7, r8
    76f0:	043f      	lsls	r7, r7, #16
    76f2:	0c3f      	lsrs	r7, r7, #16
    76f4:	46b8      	mov	r8, r7
    76f6:	1c2f      	adds	r7, r5, #0
    76f8:	4367      	muls	r7, r4
    76fa:	435d      	muls	r5, r3
    76fc:	4344      	muls	r4, r0
    76fe:	4358      	muls	r0, r3
    7700:	1965      	adds	r5, r4, r5
    7702:	9001      	str	r0, [sp, #4]
    7704:	0c38      	lsrs	r0, r7, #16
    7706:	182d      	adds	r5, r5, r0
    7708:	4442      	add	r2, r8
    770a:	46b8      	mov	r8, r7
    770c:	42ac      	cmp	r4, r5
    770e:	d904      	bls.n	771a <__aeabi_dmul+0x2ce>
    7710:	9801      	ldr	r0, [sp, #4]
    7712:	2380      	movs	r3, #128	; 0x80
    7714:	025b      	lsls	r3, r3, #9
    7716:	18c0      	adds	r0, r0, r3
    7718:	9001      	str	r0, [sp, #4]
    771a:	9c03      	ldr	r4, [sp, #12]
    771c:	9f02      	ldr	r7, [sp, #8]
    771e:	1c20      	adds	r0, r4, #0
    7720:	4460      	add	r0, ip
    7722:	19c0      	adds	r0, r0, r7
    7724:	4560      	cmp	r0, ip
    7726:	41a4      	sbcs	r4, r4
    7728:	4647      	mov	r7, r8
    772a:	4264      	negs	r4, r4
    772c:	46a4      	mov	ip, r4
    772e:	042b      	lsls	r3, r5, #16
    7730:	043c      	lsls	r4, r7, #16
    7732:	4699      	mov	r9, r3
    7734:	0c24      	lsrs	r4, r4, #16
    7736:	444c      	add	r4, r9
    7738:	46a0      	mov	r8, r4
    773a:	44d8      	add	r8, fp
    773c:	1880      	adds	r0, r0, r2
    773e:	46c2      	mov	sl, r8
    7740:	44e2      	add	sl, ip
    7742:	4290      	cmp	r0, r2
    7744:	4192      	sbcs	r2, r2
    7746:	4657      	mov	r7, sl
    7748:	4252      	negs	r2, r2
    774a:	4691      	mov	r9, r2
    774c:	19f2      	adds	r2, r6, r7
    774e:	45e2      	cmp	sl, ip
    7750:	41bf      	sbcs	r7, r7
    7752:	427f      	negs	r7, r7
    7754:	464b      	mov	r3, r9
    7756:	46bc      	mov	ip, r7
    7758:	45d8      	cmp	r8, fp
    775a:	41bf      	sbcs	r7, r7
    775c:	18d4      	adds	r4, r2, r3
    775e:	427f      	negs	r7, r7
    7760:	4663      	mov	r3, ip
    7762:	431f      	orrs	r7, r3
    7764:	0c2d      	lsrs	r5, r5, #16
    7766:	197f      	adds	r7, r7, r5
    7768:	42b2      	cmp	r2, r6
    776a:	4192      	sbcs	r2, r2
    776c:	454c      	cmp	r4, r9
    776e:	41ad      	sbcs	r5, r5
    7770:	4252      	negs	r2, r2
    7772:	426d      	negs	r5, r5
    7774:	4315      	orrs	r5, r2
    7776:	9e01      	ldr	r6, [sp, #4]
    7778:	197d      	adds	r5, r7, r5
    777a:	19ab      	adds	r3, r5, r6
    777c:	0de2      	lsrs	r2, r4, #23
    777e:	025b      	lsls	r3, r3, #9
    7780:	9f05      	ldr	r7, [sp, #20]
    7782:	4313      	orrs	r3, r2
    7784:	0242      	lsls	r2, r0, #9
    7786:	433a      	orrs	r2, r7
    7788:	469a      	mov	sl, r3
    778a:	1e53      	subs	r3, r2, #1
    778c:	419a      	sbcs	r2, r3
    778e:	0dc3      	lsrs	r3, r0, #23
    7790:	1c10      	adds	r0, r2, #0
    7792:	4318      	orrs	r0, r3
    7794:	0264      	lsls	r4, r4, #9
    7796:	4320      	orrs	r0, r4
    7798:	4680      	mov	r8, r0
    779a:	4650      	mov	r0, sl
    779c:	01c0      	lsls	r0, r0, #7
    779e:	d50d      	bpl.n	77bc <__aeabi_dmul+0x370>
    77a0:	4645      	mov	r5, r8
    77a2:	2201      	movs	r2, #1
    77a4:	4656      	mov	r6, sl
    77a6:	9c04      	ldr	r4, [sp, #16]
    77a8:	086b      	lsrs	r3, r5, #1
    77aa:	402a      	ands	r2, r5
    77ac:	431a      	orrs	r2, r3
    77ae:	07f3      	lsls	r3, r6, #31
    77b0:	3401      	adds	r4, #1
    77b2:	431a      	orrs	r2, r3
    77b4:	0876      	lsrs	r6, r6, #1
    77b6:	9404      	str	r4, [sp, #16]
    77b8:	4690      	mov	r8, r2
    77ba:	46b2      	mov	sl, r6
    77bc:	9e04      	ldr	r6, [sp, #16]
    77be:	4f63      	ldr	r7, [pc, #396]	; (794c <__aeabi_dmul+0x500>)
    77c0:	19f3      	adds	r3, r6, r7
    77c2:	2b00      	cmp	r3, #0
    77c4:	dd61      	ble.n	788a <__aeabi_dmul+0x43e>
    77c6:	4640      	mov	r0, r8
    77c8:	0740      	lsls	r0, r0, #29
    77ca:	d00b      	beq.n	77e4 <__aeabi_dmul+0x398>
    77cc:	220f      	movs	r2, #15
    77ce:	4644      	mov	r4, r8
    77d0:	4022      	ands	r2, r4
    77d2:	2a04      	cmp	r2, #4
    77d4:	d006      	beq.n	77e4 <__aeabi_dmul+0x398>
    77d6:	4642      	mov	r2, r8
    77d8:	3204      	adds	r2, #4
    77da:	4542      	cmp	r2, r8
    77dc:	4180      	sbcs	r0, r0
    77de:	4240      	negs	r0, r0
    77e0:	4482      	add	sl, r0
    77e2:	4690      	mov	r8, r2
    77e4:	4655      	mov	r5, sl
    77e6:	01ed      	lsls	r5, r5, #7
    77e8:	d507      	bpl.n	77fa <__aeabi_dmul+0x3ae>
    77ea:	4b59      	ldr	r3, [pc, #356]	; (7950 <__aeabi_dmul+0x504>)
    77ec:	4656      	mov	r6, sl
    77ee:	9f04      	ldr	r7, [sp, #16]
    77f0:	2080      	movs	r0, #128	; 0x80
    77f2:	401e      	ands	r6, r3
    77f4:	00c0      	lsls	r0, r0, #3
    77f6:	46b2      	mov	sl, r6
    77f8:	183b      	adds	r3, r7, r0
    77fa:	4a56      	ldr	r2, [pc, #344]	; (7954 <__aeabi_dmul+0x508>)
    77fc:	4293      	cmp	r3, r2
    77fe:	dd00      	ble.n	7802 <__aeabi_dmul+0x3b6>
    7800:	e6ea      	b.n	75d8 <__aeabi_dmul+0x18c>
    7802:	4644      	mov	r4, r8
    7804:	4655      	mov	r5, sl
    7806:	08e2      	lsrs	r2, r4, #3
    7808:	0768      	lsls	r0, r5, #29
    780a:	4310      	orrs	r0, r2
    780c:	2201      	movs	r2, #1
    780e:	026c      	lsls	r4, r5, #9
    7810:	055b      	lsls	r3, r3, #21
    7812:	400a      	ands	r2, r1
    7814:	4680      	mov	r8, r0
    7816:	0b24      	lsrs	r4, r4, #12
    7818:	0d5b      	lsrs	r3, r3, #21
    781a:	4691      	mov	r9, r2
    781c:	e67b      	b.n	7516 <__aeabi_dmul+0xca>
    781e:	46da      	mov	sl, fp
    7820:	4690      	mov	r8, r2
    7822:	1c1d      	adds	r5, r3, #0
    7824:	e669      	b.n	74fa <__aeabi_dmul+0xae>
    7826:	2480      	movs	r4, #128	; 0x80
    7828:	0324      	lsls	r4, r4, #12
    782a:	4657      	mov	r7, sl
    782c:	4227      	tst	r7, r4
    782e:	d11c      	bne.n	786a <__aeabi_dmul+0x41e>
    7830:	433c      	orrs	r4, r7
    7832:	0324      	lsls	r4, r4, #12
    7834:	0b24      	lsrs	r4, r4, #12
    7836:	4b48      	ldr	r3, [pc, #288]	; (7958 <__aeabi_dmul+0x50c>)
    7838:	e66d      	b.n	7516 <__aeabi_dmul+0xca>
    783a:	1c03      	adds	r3, r0, #0
    783c:	3b28      	subs	r3, #40	; 0x28
    783e:	1c31      	adds	r1, r6, #0
    7840:	4099      	lsls	r1, r3
    7842:	468b      	mov	fp, r1
    7844:	2200      	movs	r2, #0
    7846:	e6c3      	b.n	75d0 <__aeabi_dmul+0x184>
    7848:	1c30      	adds	r0, r6, #0
    784a:	f000 fd47 	bl	82dc <__clzsi2>
    784e:	3020      	adds	r0, #32
    7850:	e6ad      	b.n	75ae <__aeabi_dmul+0x162>
    7852:	3b28      	subs	r3, #40	; 0x28
    7854:	1c21      	adds	r1, r4, #0
    7856:	4099      	lsls	r1, r3
    7858:	2200      	movs	r2, #0
    785a:	468a      	mov	sl, r1
    785c:	4690      	mov	r8, r2
    785e:	e68e      	b.n	757e <__aeabi_dmul+0x132>
    7860:	1c20      	adds	r0, r4, #0
    7862:	f000 fd3b 	bl	82dc <__clzsi2>
    7866:	3020      	adds	r0, #32
    7868:	e678      	b.n	755c <__aeabi_dmul+0x110>
    786a:	4658      	mov	r0, fp
    786c:	4220      	tst	r0, r4
    786e:	d107      	bne.n	7880 <__aeabi_dmul+0x434>
    7870:	4304      	orrs	r4, r0
    7872:	9903      	ldr	r1, [sp, #12]
    7874:	0324      	lsls	r4, r4, #12
    7876:	0b24      	lsrs	r4, r4, #12
    7878:	4689      	mov	r9, r1
    787a:	4690      	mov	r8, r2
    787c:	4b36      	ldr	r3, [pc, #216]	; (7958 <__aeabi_dmul+0x50c>)
    787e:	e64a      	b.n	7516 <__aeabi_dmul+0xca>
    7880:	433c      	orrs	r4, r7
    7882:	0324      	lsls	r4, r4, #12
    7884:	0b24      	lsrs	r4, r4, #12
    7886:	4b34      	ldr	r3, [pc, #208]	; (7958 <__aeabi_dmul+0x50c>)
    7888:	e645      	b.n	7516 <__aeabi_dmul+0xca>
    788a:	4b34      	ldr	r3, [pc, #208]	; (795c <__aeabi_dmul+0x510>)
    788c:	9e04      	ldr	r6, [sp, #16]
    788e:	1b9b      	subs	r3, r3, r6
    7890:	2b38      	cmp	r3, #56	; 0x38
    7892:	dd06      	ble.n	78a2 <__aeabi_dmul+0x456>
    7894:	2301      	movs	r3, #1
    7896:	400b      	ands	r3, r1
    7898:	2400      	movs	r4, #0
    789a:	4699      	mov	r9, r3
    789c:	46a0      	mov	r8, r4
    789e:	2300      	movs	r3, #0
    78a0:	e639      	b.n	7516 <__aeabi_dmul+0xca>
    78a2:	2b1f      	cmp	r3, #31
    78a4:	dc25      	bgt.n	78f2 <__aeabi_dmul+0x4a6>
    78a6:	9c04      	ldr	r4, [sp, #16]
    78a8:	4d2d      	ldr	r5, [pc, #180]	; (7960 <__aeabi_dmul+0x514>)
    78aa:	4646      	mov	r6, r8
    78ac:	1960      	adds	r0, r4, r5
    78ae:	4652      	mov	r2, sl
    78b0:	4644      	mov	r4, r8
    78b2:	4086      	lsls	r6, r0
    78b4:	40dc      	lsrs	r4, r3
    78b6:	4082      	lsls	r2, r0
    78b8:	4657      	mov	r7, sl
    78ba:	1c30      	adds	r0, r6, #0
    78bc:	4322      	orrs	r2, r4
    78be:	40df      	lsrs	r7, r3
    78c0:	1e44      	subs	r4, r0, #1
    78c2:	41a0      	sbcs	r0, r4
    78c4:	4302      	orrs	r2, r0
    78c6:	1c3b      	adds	r3, r7, #0
    78c8:	0754      	lsls	r4, r2, #29
    78ca:	d009      	beq.n	78e0 <__aeabi_dmul+0x494>
    78cc:	200f      	movs	r0, #15
    78ce:	4010      	ands	r0, r2
    78d0:	2804      	cmp	r0, #4
    78d2:	d005      	beq.n	78e0 <__aeabi_dmul+0x494>
    78d4:	1d10      	adds	r0, r2, #4
    78d6:	4290      	cmp	r0, r2
    78d8:	4192      	sbcs	r2, r2
    78da:	4252      	negs	r2, r2
    78dc:	189b      	adds	r3, r3, r2
    78de:	1c02      	adds	r2, r0, #0
    78e0:	021d      	lsls	r5, r3, #8
    78e2:	d51a      	bpl.n	791a <__aeabi_dmul+0x4ce>
    78e4:	2301      	movs	r3, #1
    78e6:	400b      	ands	r3, r1
    78e8:	2400      	movs	r4, #0
    78ea:	4699      	mov	r9, r3
    78ec:	46a0      	mov	r8, r4
    78ee:	2301      	movs	r3, #1
    78f0:	e611      	b.n	7516 <__aeabi_dmul+0xca>
    78f2:	481c      	ldr	r0, [pc, #112]	; (7964 <__aeabi_dmul+0x518>)
    78f4:	9c04      	ldr	r4, [sp, #16]
    78f6:	4655      	mov	r5, sl
    78f8:	1b00      	subs	r0, r0, r4
    78fa:	40c5      	lsrs	r5, r0
    78fc:	1c28      	adds	r0, r5, #0
    78fe:	2b20      	cmp	r3, #32
    7900:	d016      	beq.n	7930 <__aeabi_dmul+0x4e4>
    7902:	4e19      	ldr	r6, [pc, #100]	; (7968 <__aeabi_dmul+0x51c>)
    7904:	4657      	mov	r7, sl
    7906:	19a2      	adds	r2, r4, r6
    7908:	4097      	lsls	r7, r2
    790a:	1c3a      	adds	r2, r7, #0
    790c:	4643      	mov	r3, r8
    790e:	431a      	orrs	r2, r3
    7910:	1e53      	subs	r3, r2, #1
    7912:	419a      	sbcs	r2, r3
    7914:	4302      	orrs	r2, r0
    7916:	2300      	movs	r3, #0
    7918:	e7d6      	b.n	78c8 <__aeabi_dmul+0x47c>
    791a:	0758      	lsls	r0, r3, #29
    791c:	025b      	lsls	r3, r3, #9
    791e:	08d2      	lsrs	r2, r2, #3
    7920:	0b1c      	lsrs	r4, r3, #12
    7922:	2301      	movs	r3, #1
    7924:	400b      	ands	r3, r1
    7926:	4310      	orrs	r0, r2
    7928:	4699      	mov	r9, r3
    792a:	4680      	mov	r8, r0
    792c:	2300      	movs	r3, #0
    792e:	e5f2      	b.n	7516 <__aeabi_dmul+0xca>
    7930:	2200      	movs	r2, #0
    7932:	e7eb      	b.n	790c <__aeabi_dmul+0x4c0>
    7934:	2480      	movs	r4, #128	; 0x80
    7936:	0324      	lsls	r4, r4, #12
    7938:	4650      	mov	r0, sl
    793a:	2301      	movs	r3, #1
    793c:	4304      	orrs	r4, r0
    793e:	4019      	ands	r1, r3
    7940:	0324      	lsls	r4, r4, #12
    7942:	0b24      	lsrs	r4, r4, #12
    7944:	4689      	mov	r9, r1
    7946:	4b04      	ldr	r3, [pc, #16]	; (7958 <__aeabi_dmul+0x50c>)
    7948:	e5e5      	b.n	7516 <__aeabi_dmul+0xca>
    794a:	46c0      	nop			; (mov r8, r8)
    794c:	000003ff 	.word	0x000003ff
    7950:	feffffff 	.word	0xfeffffff
    7954:	000007fe 	.word	0x000007fe
    7958:	000007ff 	.word	0x000007ff
    795c:	fffffc02 	.word	0xfffffc02
    7960:	0000041e 	.word	0x0000041e
    7964:	fffffbe2 	.word	0xfffffbe2
    7968:	0000043e 	.word	0x0000043e

0000796c <__aeabi_dsub>:
    796c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    796e:	465f      	mov	r7, fp
    7970:	4656      	mov	r6, sl
    7972:	4644      	mov	r4, r8
    7974:	464d      	mov	r5, r9
    7976:	b4f0      	push	{r4, r5, r6, r7}
    7978:	030c      	lsls	r4, r1, #12
    797a:	004d      	lsls	r5, r1, #1
    797c:	0fcf      	lsrs	r7, r1, #31
    797e:	0a61      	lsrs	r1, r4, #9
    7980:	0f44      	lsrs	r4, r0, #29
    7982:	4321      	orrs	r1, r4
    7984:	00c4      	lsls	r4, r0, #3
    7986:	0318      	lsls	r0, r3, #12
    7988:	0fde      	lsrs	r6, r3, #31
    798a:	4680      	mov	r8, r0
    798c:	46b4      	mov	ip, r6
    798e:	4646      	mov	r6, r8
    7990:	0058      	lsls	r0, r3, #1
    7992:	0a76      	lsrs	r6, r6, #9
    7994:	0f53      	lsrs	r3, r2, #29
    7996:	4333      	orrs	r3, r6
    7998:	00d6      	lsls	r6, r2, #3
    799a:	4ad1      	ldr	r2, [pc, #836]	; (7ce0 <__aeabi_dsub+0x374>)
    799c:	0d6d      	lsrs	r5, r5, #21
    799e:	46ba      	mov	sl, r7
    79a0:	0d40      	lsrs	r0, r0, #21
    79a2:	46b3      	mov	fp, r6
    79a4:	4290      	cmp	r0, r2
    79a6:	d100      	bne.n	79aa <__aeabi_dsub+0x3e>
    79a8:	e0f5      	b.n	7b96 <__aeabi_dsub+0x22a>
    79aa:	4662      	mov	r2, ip
    79ac:	2601      	movs	r6, #1
    79ae:	4072      	eors	r2, r6
    79b0:	4694      	mov	ip, r2
    79b2:	4567      	cmp	r7, ip
    79b4:	d100      	bne.n	79b8 <__aeabi_dsub+0x4c>
    79b6:	e0ab      	b.n	7b10 <__aeabi_dsub+0x1a4>
    79b8:	1a2f      	subs	r7, r5, r0
    79ba:	2f00      	cmp	r7, #0
    79bc:	dc00      	bgt.n	79c0 <__aeabi_dsub+0x54>
    79be:	e111      	b.n	7be4 <__aeabi_dsub+0x278>
    79c0:	2800      	cmp	r0, #0
    79c2:	d13e      	bne.n	7a42 <__aeabi_dsub+0xd6>
    79c4:	4658      	mov	r0, fp
    79c6:	4318      	orrs	r0, r3
    79c8:	d000      	beq.n	79cc <__aeabi_dsub+0x60>
    79ca:	e0f1      	b.n	7bb0 <__aeabi_dsub+0x244>
    79cc:	0760      	lsls	r0, r4, #29
    79ce:	d100      	bne.n	79d2 <__aeabi_dsub+0x66>
    79d0:	e097      	b.n	7b02 <__aeabi_dsub+0x196>
    79d2:	230f      	movs	r3, #15
    79d4:	4023      	ands	r3, r4
    79d6:	2b04      	cmp	r3, #4
    79d8:	d100      	bne.n	79dc <__aeabi_dsub+0x70>
    79da:	e122      	b.n	7c22 <__aeabi_dsub+0x2b6>
    79dc:	1d22      	adds	r2, r4, #4
    79de:	42a2      	cmp	r2, r4
    79e0:	41a4      	sbcs	r4, r4
    79e2:	4264      	negs	r4, r4
    79e4:	2380      	movs	r3, #128	; 0x80
    79e6:	1909      	adds	r1, r1, r4
    79e8:	041b      	lsls	r3, r3, #16
    79ea:	2701      	movs	r7, #1
    79ec:	4650      	mov	r0, sl
    79ee:	400b      	ands	r3, r1
    79f0:	4007      	ands	r7, r0
    79f2:	1c14      	adds	r4, r2, #0
    79f4:	2b00      	cmp	r3, #0
    79f6:	d100      	bne.n	79fa <__aeabi_dsub+0x8e>
    79f8:	e079      	b.n	7aee <__aeabi_dsub+0x182>
    79fa:	4bb9      	ldr	r3, [pc, #740]	; (7ce0 <__aeabi_dsub+0x374>)
    79fc:	3501      	adds	r5, #1
    79fe:	429d      	cmp	r5, r3
    7a00:	d100      	bne.n	7a04 <__aeabi_dsub+0x98>
    7a02:	e10b      	b.n	7c1c <__aeabi_dsub+0x2b0>
    7a04:	4bb7      	ldr	r3, [pc, #732]	; (7ce4 <__aeabi_dsub+0x378>)
    7a06:	08e4      	lsrs	r4, r4, #3
    7a08:	4019      	ands	r1, r3
    7a0a:	0748      	lsls	r0, r1, #29
    7a0c:	0249      	lsls	r1, r1, #9
    7a0e:	4304      	orrs	r4, r0
    7a10:	0b0b      	lsrs	r3, r1, #12
    7a12:	2000      	movs	r0, #0
    7a14:	2100      	movs	r1, #0
    7a16:	031b      	lsls	r3, r3, #12
    7a18:	0b1a      	lsrs	r2, r3, #12
    7a1a:	0d0b      	lsrs	r3, r1, #20
    7a1c:	056d      	lsls	r5, r5, #21
    7a1e:	051b      	lsls	r3, r3, #20
    7a20:	4313      	orrs	r3, r2
    7a22:	086a      	lsrs	r2, r5, #1
    7a24:	4db0      	ldr	r5, [pc, #704]	; (7ce8 <__aeabi_dsub+0x37c>)
    7a26:	07ff      	lsls	r7, r7, #31
    7a28:	401d      	ands	r5, r3
    7a2a:	4315      	orrs	r5, r2
    7a2c:	006d      	lsls	r5, r5, #1
    7a2e:	086d      	lsrs	r5, r5, #1
    7a30:	1c29      	adds	r1, r5, #0
    7a32:	4339      	orrs	r1, r7
    7a34:	1c20      	adds	r0, r4, #0
    7a36:	bc3c      	pop	{r2, r3, r4, r5}
    7a38:	4690      	mov	r8, r2
    7a3a:	4699      	mov	r9, r3
    7a3c:	46a2      	mov	sl, r4
    7a3e:	46ab      	mov	fp, r5
    7a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7a42:	48a7      	ldr	r0, [pc, #668]	; (7ce0 <__aeabi_dsub+0x374>)
    7a44:	4285      	cmp	r5, r0
    7a46:	d0c1      	beq.n	79cc <__aeabi_dsub+0x60>
    7a48:	2080      	movs	r0, #128	; 0x80
    7a4a:	0400      	lsls	r0, r0, #16
    7a4c:	4303      	orrs	r3, r0
    7a4e:	2f38      	cmp	r7, #56	; 0x38
    7a50:	dd00      	ble.n	7a54 <__aeabi_dsub+0xe8>
    7a52:	e0fd      	b.n	7c50 <__aeabi_dsub+0x2e4>
    7a54:	2f1f      	cmp	r7, #31
    7a56:	dd00      	ble.n	7a5a <__aeabi_dsub+0xee>
    7a58:	e131      	b.n	7cbe <__aeabi_dsub+0x352>
    7a5a:	2020      	movs	r0, #32
    7a5c:	1bc0      	subs	r0, r0, r7
    7a5e:	1c1a      	adds	r2, r3, #0
    7a60:	465e      	mov	r6, fp
    7a62:	4082      	lsls	r2, r0
    7a64:	40fe      	lsrs	r6, r7
    7a66:	4332      	orrs	r2, r6
    7a68:	4694      	mov	ip, r2
    7a6a:	465a      	mov	r2, fp
    7a6c:	4082      	lsls	r2, r0
    7a6e:	1c10      	adds	r0, r2, #0
    7a70:	1e42      	subs	r2, r0, #1
    7a72:	4190      	sbcs	r0, r2
    7a74:	40fb      	lsrs	r3, r7
    7a76:	4662      	mov	r2, ip
    7a78:	4302      	orrs	r2, r0
    7a7a:	1c1f      	adds	r7, r3, #0
    7a7c:	1aa2      	subs	r2, r4, r2
    7a7e:	4294      	cmp	r4, r2
    7a80:	41a4      	sbcs	r4, r4
    7a82:	4264      	negs	r4, r4
    7a84:	1bc9      	subs	r1, r1, r7
    7a86:	1b09      	subs	r1, r1, r4
    7a88:	1c14      	adds	r4, r2, #0
    7a8a:	020a      	lsls	r2, r1, #8
    7a8c:	d59e      	bpl.n	79cc <__aeabi_dsub+0x60>
    7a8e:	0249      	lsls	r1, r1, #9
    7a90:	0a4f      	lsrs	r7, r1, #9
    7a92:	2f00      	cmp	r7, #0
    7a94:	d100      	bne.n	7a98 <__aeabi_dsub+0x12c>
    7a96:	e0d6      	b.n	7c46 <__aeabi_dsub+0x2da>
    7a98:	1c38      	adds	r0, r7, #0
    7a9a:	f000 fc1f 	bl	82dc <__clzsi2>
    7a9e:	1c02      	adds	r2, r0, #0
    7aa0:	3a08      	subs	r2, #8
    7aa2:	2a1f      	cmp	r2, #31
    7aa4:	dd00      	ble.n	7aa8 <__aeabi_dsub+0x13c>
    7aa6:	e0c3      	b.n	7c30 <__aeabi_dsub+0x2c4>
    7aa8:	2128      	movs	r1, #40	; 0x28
    7aaa:	1c23      	adds	r3, r4, #0
    7aac:	1a09      	subs	r1, r1, r0
    7aae:	4097      	lsls	r7, r2
    7ab0:	40cb      	lsrs	r3, r1
    7ab2:	431f      	orrs	r7, r3
    7ab4:	4094      	lsls	r4, r2
    7ab6:	4295      	cmp	r5, r2
    7ab8:	dd00      	ble.n	7abc <__aeabi_dsub+0x150>
    7aba:	e0c0      	b.n	7c3e <__aeabi_dsub+0x2d2>
    7abc:	1b55      	subs	r5, r2, r5
    7abe:	1c69      	adds	r1, r5, #1
    7ac0:	291f      	cmp	r1, #31
    7ac2:	dd00      	ble.n	7ac6 <__aeabi_dsub+0x15a>
    7ac4:	e0ea      	b.n	7c9c <__aeabi_dsub+0x330>
    7ac6:	221f      	movs	r2, #31
    7ac8:	1b55      	subs	r5, r2, r5
    7aca:	1c3b      	adds	r3, r7, #0
    7acc:	1c22      	adds	r2, r4, #0
    7ace:	40ab      	lsls	r3, r5
    7ad0:	40ca      	lsrs	r2, r1
    7ad2:	40ac      	lsls	r4, r5
    7ad4:	1e65      	subs	r5, r4, #1
    7ad6:	41ac      	sbcs	r4, r5
    7ad8:	4313      	orrs	r3, r2
    7ada:	40cf      	lsrs	r7, r1
    7adc:	431c      	orrs	r4, r3
    7ade:	1c39      	adds	r1, r7, #0
    7ae0:	2500      	movs	r5, #0
    7ae2:	e773      	b.n	79cc <__aeabi_dsub+0x60>
    7ae4:	2180      	movs	r1, #128	; 0x80
    7ae6:	4d7e      	ldr	r5, [pc, #504]	; (7ce0 <__aeabi_dsub+0x374>)
    7ae8:	2700      	movs	r7, #0
    7aea:	03c9      	lsls	r1, r1, #15
    7aec:	2400      	movs	r4, #0
    7aee:	4b7c      	ldr	r3, [pc, #496]	; (7ce0 <__aeabi_dsub+0x374>)
    7af0:	0748      	lsls	r0, r1, #29
    7af2:	08e4      	lsrs	r4, r4, #3
    7af4:	4304      	orrs	r4, r0
    7af6:	08c9      	lsrs	r1, r1, #3
    7af8:	429d      	cmp	r5, r3
    7afa:	d050      	beq.n	7b9e <__aeabi_dsub+0x232>
    7afc:	0309      	lsls	r1, r1, #12
    7afe:	0b0b      	lsrs	r3, r1, #12
    7b00:	e787      	b.n	7a12 <__aeabi_dsub+0xa6>
    7b02:	2380      	movs	r3, #128	; 0x80
    7b04:	041b      	lsls	r3, r3, #16
    7b06:	2701      	movs	r7, #1
    7b08:	4652      	mov	r2, sl
    7b0a:	400b      	ands	r3, r1
    7b0c:	4017      	ands	r7, r2
    7b0e:	e771      	b.n	79f4 <__aeabi_dsub+0x88>
    7b10:	1a2a      	subs	r2, r5, r0
    7b12:	4694      	mov	ip, r2
    7b14:	2a00      	cmp	r2, #0
    7b16:	dc00      	bgt.n	7b1a <__aeabi_dsub+0x1ae>
    7b18:	e0a1      	b.n	7c5e <__aeabi_dsub+0x2f2>
    7b1a:	2800      	cmp	r0, #0
    7b1c:	d054      	beq.n	7bc8 <__aeabi_dsub+0x25c>
    7b1e:	4870      	ldr	r0, [pc, #448]	; (7ce0 <__aeabi_dsub+0x374>)
    7b20:	4285      	cmp	r5, r0
    7b22:	d100      	bne.n	7b26 <__aeabi_dsub+0x1ba>
    7b24:	e752      	b.n	79cc <__aeabi_dsub+0x60>
    7b26:	2080      	movs	r0, #128	; 0x80
    7b28:	0400      	lsls	r0, r0, #16
    7b2a:	4303      	orrs	r3, r0
    7b2c:	4660      	mov	r0, ip
    7b2e:	2838      	cmp	r0, #56	; 0x38
    7b30:	dd00      	ble.n	7b34 <__aeabi_dsub+0x1c8>
    7b32:	e10e      	b.n	7d52 <__aeabi_dsub+0x3e6>
    7b34:	281f      	cmp	r0, #31
    7b36:	dd00      	ble.n	7b3a <__aeabi_dsub+0x1ce>
    7b38:	e157      	b.n	7dea <__aeabi_dsub+0x47e>
    7b3a:	4662      	mov	r2, ip
    7b3c:	2020      	movs	r0, #32
    7b3e:	1a80      	subs	r0, r0, r2
    7b40:	1c1e      	adds	r6, r3, #0
    7b42:	4086      	lsls	r6, r0
    7b44:	46b1      	mov	r9, r6
    7b46:	465e      	mov	r6, fp
    7b48:	40d6      	lsrs	r6, r2
    7b4a:	464a      	mov	r2, r9
    7b4c:	4332      	orrs	r2, r6
    7b4e:	465e      	mov	r6, fp
    7b50:	4086      	lsls	r6, r0
    7b52:	4690      	mov	r8, r2
    7b54:	1c30      	adds	r0, r6, #0
    7b56:	1e42      	subs	r2, r0, #1
    7b58:	4190      	sbcs	r0, r2
    7b5a:	4642      	mov	r2, r8
    7b5c:	4302      	orrs	r2, r0
    7b5e:	4660      	mov	r0, ip
    7b60:	40c3      	lsrs	r3, r0
    7b62:	1912      	adds	r2, r2, r4
    7b64:	42a2      	cmp	r2, r4
    7b66:	41a4      	sbcs	r4, r4
    7b68:	4264      	negs	r4, r4
    7b6a:	1859      	adds	r1, r3, r1
    7b6c:	1909      	adds	r1, r1, r4
    7b6e:	1c14      	adds	r4, r2, #0
    7b70:	0208      	lsls	r0, r1, #8
    7b72:	d400      	bmi.n	7b76 <__aeabi_dsub+0x20a>
    7b74:	e72a      	b.n	79cc <__aeabi_dsub+0x60>
    7b76:	4b5a      	ldr	r3, [pc, #360]	; (7ce0 <__aeabi_dsub+0x374>)
    7b78:	3501      	adds	r5, #1
    7b7a:	429d      	cmp	r5, r3
    7b7c:	d100      	bne.n	7b80 <__aeabi_dsub+0x214>
    7b7e:	e131      	b.n	7de4 <__aeabi_dsub+0x478>
    7b80:	4b58      	ldr	r3, [pc, #352]	; (7ce4 <__aeabi_dsub+0x378>)
    7b82:	0860      	lsrs	r0, r4, #1
    7b84:	4019      	ands	r1, r3
    7b86:	2301      	movs	r3, #1
    7b88:	4023      	ands	r3, r4
    7b8a:	1c1c      	adds	r4, r3, #0
    7b8c:	4304      	orrs	r4, r0
    7b8e:	07cb      	lsls	r3, r1, #31
    7b90:	431c      	orrs	r4, r3
    7b92:	0849      	lsrs	r1, r1, #1
    7b94:	e71a      	b.n	79cc <__aeabi_dsub+0x60>
    7b96:	431e      	orrs	r6, r3
    7b98:	d000      	beq.n	7b9c <__aeabi_dsub+0x230>
    7b9a:	e70a      	b.n	79b2 <__aeabi_dsub+0x46>
    7b9c:	e705      	b.n	79aa <__aeabi_dsub+0x3e>
    7b9e:	1c23      	adds	r3, r4, #0
    7ba0:	430b      	orrs	r3, r1
    7ba2:	d03b      	beq.n	7c1c <__aeabi_dsub+0x2b0>
    7ba4:	2380      	movs	r3, #128	; 0x80
    7ba6:	031b      	lsls	r3, r3, #12
    7ba8:	430b      	orrs	r3, r1
    7baa:	031b      	lsls	r3, r3, #12
    7bac:	0b1b      	lsrs	r3, r3, #12
    7bae:	e730      	b.n	7a12 <__aeabi_dsub+0xa6>
    7bb0:	3f01      	subs	r7, #1
    7bb2:	2f00      	cmp	r7, #0
    7bb4:	d16d      	bne.n	7c92 <__aeabi_dsub+0x326>
    7bb6:	465e      	mov	r6, fp
    7bb8:	1ba2      	subs	r2, r4, r6
    7bba:	4294      	cmp	r4, r2
    7bbc:	41a4      	sbcs	r4, r4
    7bbe:	4264      	negs	r4, r4
    7bc0:	1ac9      	subs	r1, r1, r3
    7bc2:	1b09      	subs	r1, r1, r4
    7bc4:	1c14      	adds	r4, r2, #0
    7bc6:	e760      	b.n	7a8a <__aeabi_dsub+0x11e>
    7bc8:	4658      	mov	r0, fp
    7bca:	4318      	orrs	r0, r3
    7bcc:	d100      	bne.n	7bd0 <__aeabi_dsub+0x264>
    7bce:	e6fd      	b.n	79cc <__aeabi_dsub+0x60>
    7bd0:	2601      	movs	r6, #1
    7bd2:	4276      	negs	r6, r6
    7bd4:	44b4      	add	ip, r6
    7bd6:	4660      	mov	r0, ip
    7bd8:	2800      	cmp	r0, #0
    7bda:	d000      	beq.n	7bde <__aeabi_dsub+0x272>
    7bdc:	e0d0      	b.n	7d80 <__aeabi_dsub+0x414>
    7bde:	465e      	mov	r6, fp
    7be0:	1932      	adds	r2, r6, r4
    7be2:	e7bf      	b.n	7b64 <__aeabi_dsub+0x1f8>
    7be4:	2f00      	cmp	r7, #0
    7be6:	d000      	beq.n	7bea <__aeabi_dsub+0x27e>
    7be8:	e080      	b.n	7cec <__aeabi_dsub+0x380>
    7bea:	1c68      	adds	r0, r5, #1
    7bec:	0540      	lsls	r0, r0, #21
    7bee:	0d40      	lsrs	r0, r0, #21
    7bf0:	2801      	cmp	r0, #1
    7bf2:	dc00      	bgt.n	7bf6 <__aeabi_dsub+0x28a>
    7bf4:	e0e8      	b.n	7dc8 <__aeabi_dsub+0x45c>
    7bf6:	465a      	mov	r2, fp
    7bf8:	1aa2      	subs	r2, r4, r2
    7bfa:	4294      	cmp	r4, r2
    7bfc:	41bf      	sbcs	r7, r7
    7bfe:	1ac8      	subs	r0, r1, r3
    7c00:	427f      	negs	r7, r7
    7c02:	1bc7      	subs	r7, r0, r7
    7c04:	023e      	lsls	r6, r7, #8
    7c06:	d400      	bmi.n	7c0a <__aeabi_dsub+0x29e>
    7c08:	e098      	b.n	7d3c <__aeabi_dsub+0x3d0>
    7c0a:	4658      	mov	r0, fp
    7c0c:	1b04      	subs	r4, r0, r4
    7c0e:	45a3      	cmp	fp, r4
    7c10:	4192      	sbcs	r2, r2
    7c12:	1a59      	subs	r1, r3, r1
    7c14:	4252      	negs	r2, r2
    7c16:	1a8f      	subs	r7, r1, r2
    7c18:	46e2      	mov	sl, ip
    7c1a:	e73a      	b.n	7a92 <__aeabi_dsub+0x126>
    7c1c:	2300      	movs	r3, #0
    7c1e:	2400      	movs	r4, #0
    7c20:	e6f7      	b.n	7a12 <__aeabi_dsub+0xa6>
    7c22:	2380      	movs	r3, #128	; 0x80
    7c24:	041b      	lsls	r3, r3, #16
    7c26:	2701      	movs	r7, #1
    7c28:	4656      	mov	r6, sl
    7c2a:	400b      	ands	r3, r1
    7c2c:	4037      	ands	r7, r6
    7c2e:	e6e1      	b.n	79f4 <__aeabi_dsub+0x88>
    7c30:	1c27      	adds	r7, r4, #0
    7c32:	3828      	subs	r0, #40	; 0x28
    7c34:	4087      	lsls	r7, r0
    7c36:	2400      	movs	r4, #0
    7c38:	4295      	cmp	r5, r2
    7c3a:	dc00      	bgt.n	7c3e <__aeabi_dsub+0x2d2>
    7c3c:	e73e      	b.n	7abc <__aeabi_dsub+0x150>
    7c3e:	4929      	ldr	r1, [pc, #164]	; (7ce4 <__aeabi_dsub+0x378>)
    7c40:	1aad      	subs	r5, r5, r2
    7c42:	4039      	ands	r1, r7
    7c44:	e6c2      	b.n	79cc <__aeabi_dsub+0x60>
    7c46:	1c20      	adds	r0, r4, #0
    7c48:	f000 fb48 	bl	82dc <__clzsi2>
    7c4c:	3020      	adds	r0, #32
    7c4e:	e726      	b.n	7a9e <__aeabi_dsub+0x132>
    7c50:	465a      	mov	r2, fp
    7c52:	431a      	orrs	r2, r3
    7c54:	1e53      	subs	r3, r2, #1
    7c56:	419a      	sbcs	r2, r3
    7c58:	b2d2      	uxtb	r2, r2
    7c5a:	2700      	movs	r7, #0
    7c5c:	e70e      	b.n	7a7c <__aeabi_dsub+0x110>
    7c5e:	2a00      	cmp	r2, #0
    7c60:	d000      	beq.n	7c64 <__aeabi_dsub+0x2f8>
    7c62:	e0de      	b.n	7e22 <__aeabi_dsub+0x4b6>
    7c64:	1c68      	adds	r0, r5, #1
    7c66:	0546      	lsls	r6, r0, #21
    7c68:	0d76      	lsrs	r6, r6, #21
    7c6a:	2e01      	cmp	r6, #1
    7c6c:	dc00      	bgt.n	7c70 <__aeabi_dsub+0x304>
    7c6e:	e090      	b.n	7d92 <__aeabi_dsub+0x426>
    7c70:	4d1b      	ldr	r5, [pc, #108]	; (7ce0 <__aeabi_dsub+0x374>)
    7c72:	42a8      	cmp	r0, r5
    7c74:	d100      	bne.n	7c78 <__aeabi_dsub+0x30c>
    7c76:	e0f5      	b.n	7e64 <__aeabi_dsub+0x4f8>
    7c78:	465e      	mov	r6, fp
    7c7a:	1932      	adds	r2, r6, r4
    7c7c:	42a2      	cmp	r2, r4
    7c7e:	41a4      	sbcs	r4, r4
    7c80:	4264      	negs	r4, r4
    7c82:	1859      	adds	r1, r3, r1
    7c84:	1909      	adds	r1, r1, r4
    7c86:	07cc      	lsls	r4, r1, #31
    7c88:	0852      	lsrs	r2, r2, #1
    7c8a:	4314      	orrs	r4, r2
    7c8c:	0849      	lsrs	r1, r1, #1
    7c8e:	1c05      	adds	r5, r0, #0
    7c90:	e69c      	b.n	79cc <__aeabi_dsub+0x60>
    7c92:	4813      	ldr	r0, [pc, #76]	; (7ce0 <__aeabi_dsub+0x374>)
    7c94:	4285      	cmp	r5, r0
    7c96:	d000      	beq.n	7c9a <__aeabi_dsub+0x32e>
    7c98:	e6d9      	b.n	7a4e <__aeabi_dsub+0xe2>
    7c9a:	e697      	b.n	79cc <__aeabi_dsub+0x60>
    7c9c:	1c2b      	adds	r3, r5, #0
    7c9e:	3b1f      	subs	r3, #31
    7ca0:	1c3e      	adds	r6, r7, #0
    7ca2:	40de      	lsrs	r6, r3
    7ca4:	1c33      	adds	r3, r6, #0
    7ca6:	2920      	cmp	r1, #32
    7ca8:	d06f      	beq.n	7d8a <__aeabi_dsub+0x41e>
    7caa:	223f      	movs	r2, #63	; 0x3f
    7cac:	1b55      	subs	r5, r2, r5
    7cae:	40af      	lsls	r7, r5
    7cb0:	433c      	orrs	r4, r7
    7cb2:	1e60      	subs	r0, r4, #1
    7cb4:	4184      	sbcs	r4, r0
    7cb6:	431c      	orrs	r4, r3
    7cb8:	2100      	movs	r1, #0
    7cba:	2500      	movs	r5, #0
    7cbc:	e686      	b.n	79cc <__aeabi_dsub+0x60>
    7cbe:	1c38      	adds	r0, r7, #0
    7cc0:	3820      	subs	r0, #32
    7cc2:	1c1e      	adds	r6, r3, #0
    7cc4:	40c6      	lsrs	r6, r0
    7cc6:	1c30      	adds	r0, r6, #0
    7cc8:	2f20      	cmp	r7, #32
    7cca:	d060      	beq.n	7d8e <__aeabi_dsub+0x422>
    7ccc:	2240      	movs	r2, #64	; 0x40
    7cce:	1bd7      	subs	r7, r2, r7
    7cd0:	40bb      	lsls	r3, r7
    7cd2:	465a      	mov	r2, fp
    7cd4:	431a      	orrs	r2, r3
    7cd6:	1e53      	subs	r3, r2, #1
    7cd8:	419a      	sbcs	r2, r3
    7cda:	4302      	orrs	r2, r0
    7cdc:	2700      	movs	r7, #0
    7cde:	e6cd      	b.n	7a7c <__aeabi_dsub+0x110>
    7ce0:	000007ff 	.word	0x000007ff
    7ce4:	ff7fffff 	.word	0xff7fffff
    7ce8:	800fffff 	.word	0x800fffff
    7cec:	2d00      	cmp	r5, #0
    7cee:	d037      	beq.n	7d60 <__aeabi_dsub+0x3f4>
    7cf0:	4db6      	ldr	r5, [pc, #728]	; (7fcc <__aeabi_dsub+0x660>)
    7cf2:	42a8      	cmp	r0, r5
    7cf4:	d100      	bne.n	7cf8 <__aeabi_dsub+0x38c>
    7cf6:	e08f      	b.n	7e18 <__aeabi_dsub+0x4ac>
    7cf8:	2580      	movs	r5, #128	; 0x80
    7cfa:	042d      	lsls	r5, r5, #16
    7cfc:	427f      	negs	r7, r7
    7cfe:	4329      	orrs	r1, r5
    7d00:	2f38      	cmp	r7, #56	; 0x38
    7d02:	dd00      	ble.n	7d06 <__aeabi_dsub+0x39a>
    7d04:	e0a8      	b.n	7e58 <__aeabi_dsub+0x4ec>
    7d06:	2f1f      	cmp	r7, #31
    7d08:	dd00      	ble.n	7d0c <__aeabi_dsub+0x3a0>
    7d0a:	e124      	b.n	7f56 <__aeabi_dsub+0x5ea>
    7d0c:	2520      	movs	r5, #32
    7d0e:	1bed      	subs	r5, r5, r7
    7d10:	1c0e      	adds	r6, r1, #0
    7d12:	40ae      	lsls	r6, r5
    7d14:	46b0      	mov	r8, r6
    7d16:	1c26      	adds	r6, r4, #0
    7d18:	40fe      	lsrs	r6, r7
    7d1a:	4642      	mov	r2, r8
    7d1c:	40ac      	lsls	r4, r5
    7d1e:	4316      	orrs	r6, r2
    7d20:	1e65      	subs	r5, r4, #1
    7d22:	41ac      	sbcs	r4, r5
    7d24:	4334      	orrs	r4, r6
    7d26:	40f9      	lsrs	r1, r7
    7d28:	465a      	mov	r2, fp
    7d2a:	1b14      	subs	r4, r2, r4
    7d2c:	45a3      	cmp	fp, r4
    7d2e:	4192      	sbcs	r2, r2
    7d30:	1a5b      	subs	r3, r3, r1
    7d32:	4252      	negs	r2, r2
    7d34:	1a99      	subs	r1, r3, r2
    7d36:	1c05      	adds	r5, r0, #0
    7d38:	46e2      	mov	sl, ip
    7d3a:	e6a6      	b.n	7a8a <__aeabi_dsub+0x11e>
    7d3c:	1c13      	adds	r3, r2, #0
    7d3e:	433b      	orrs	r3, r7
    7d40:	1c14      	adds	r4, r2, #0
    7d42:	2b00      	cmp	r3, #0
    7d44:	d000      	beq.n	7d48 <__aeabi_dsub+0x3dc>
    7d46:	e6a4      	b.n	7a92 <__aeabi_dsub+0x126>
    7d48:	2700      	movs	r7, #0
    7d4a:	2100      	movs	r1, #0
    7d4c:	2500      	movs	r5, #0
    7d4e:	2400      	movs	r4, #0
    7d50:	e6cd      	b.n	7aee <__aeabi_dsub+0x182>
    7d52:	465a      	mov	r2, fp
    7d54:	431a      	orrs	r2, r3
    7d56:	1e53      	subs	r3, r2, #1
    7d58:	419a      	sbcs	r2, r3
    7d5a:	b2d2      	uxtb	r2, r2
    7d5c:	2300      	movs	r3, #0
    7d5e:	e700      	b.n	7b62 <__aeabi_dsub+0x1f6>
    7d60:	1c0d      	adds	r5, r1, #0
    7d62:	4325      	orrs	r5, r4
    7d64:	d058      	beq.n	7e18 <__aeabi_dsub+0x4ac>
    7d66:	43ff      	mvns	r7, r7
    7d68:	2f00      	cmp	r7, #0
    7d6a:	d151      	bne.n	7e10 <__aeabi_dsub+0x4a4>
    7d6c:	465a      	mov	r2, fp
    7d6e:	1b14      	subs	r4, r2, r4
    7d70:	45a3      	cmp	fp, r4
    7d72:	4192      	sbcs	r2, r2
    7d74:	1a59      	subs	r1, r3, r1
    7d76:	4252      	negs	r2, r2
    7d78:	1a89      	subs	r1, r1, r2
    7d7a:	1c05      	adds	r5, r0, #0
    7d7c:	46e2      	mov	sl, ip
    7d7e:	e684      	b.n	7a8a <__aeabi_dsub+0x11e>
    7d80:	4892      	ldr	r0, [pc, #584]	; (7fcc <__aeabi_dsub+0x660>)
    7d82:	4285      	cmp	r5, r0
    7d84:	d000      	beq.n	7d88 <__aeabi_dsub+0x41c>
    7d86:	e6d1      	b.n	7b2c <__aeabi_dsub+0x1c0>
    7d88:	e620      	b.n	79cc <__aeabi_dsub+0x60>
    7d8a:	2700      	movs	r7, #0
    7d8c:	e790      	b.n	7cb0 <__aeabi_dsub+0x344>
    7d8e:	2300      	movs	r3, #0
    7d90:	e79f      	b.n	7cd2 <__aeabi_dsub+0x366>
    7d92:	1c08      	adds	r0, r1, #0
    7d94:	4320      	orrs	r0, r4
    7d96:	2d00      	cmp	r5, #0
    7d98:	d000      	beq.n	7d9c <__aeabi_dsub+0x430>
    7d9a:	e0c2      	b.n	7f22 <__aeabi_dsub+0x5b6>
    7d9c:	2800      	cmp	r0, #0
    7d9e:	d100      	bne.n	7da2 <__aeabi_dsub+0x436>
    7da0:	e0ef      	b.n	7f82 <__aeabi_dsub+0x616>
    7da2:	4658      	mov	r0, fp
    7da4:	4318      	orrs	r0, r3
    7da6:	d100      	bne.n	7daa <__aeabi_dsub+0x43e>
    7da8:	e610      	b.n	79cc <__aeabi_dsub+0x60>
    7daa:	4658      	mov	r0, fp
    7dac:	1902      	adds	r2, r0, r4
    7dae:	42a2      	cmp	r2, r4
    7db0:	41a4      	sbcs	r4, r4
    7db2:	4264      	negs	r4, r4
    7db4:	1859      	adds	r1, r3, r1
    7db6:	1909      	adds	r1, r1, r4
    7db8:	1c14      	adds	r4, r2, #0
    7dba:	020a      	lsls	r2, r1, #8
    7dbc:	d400      	bmi.n	7dc0 <__aeabi_dsub+0x454>
    7dbe:	e605      	b.n	79cc <__aeabi_dsub+0x60>
    7dc0:	4b83      	ldr	r3, [pc, #524]	; (7fd0 <__aeabi_dsub+0x664>)
    7dc2:	2501      	movs	r5, #1
    7dc4:	4019      	ands	r1, r3
    7dc6:	e601      	b.n	79cc <__aeabi_dsub+0x60>
    7dc8:	1c08      	adds	r0, r1, #0
    7dca:	4320      	orrs	r0, r4
    7dcc:	2d00      	cmp	r5, #0
    7dce:	d138      	bne.n	7e42 <__aeabi_dsub+0x4d6>
    7dd0:	2800      	cmp	r0, #0
    7dd2:	d16f      	bne.n	7eb4 <__aeabi_dsub+0x548>
    7dd4:	4659      	mov	r1, fp
    7dd6:	4319      	orrs	r1, r3
    7dd8:	d003      	beq.n	7de2 <__aeabi_dsub+0x476>
    7dda:	1c19      	adds	r1, r3, #0
    7ddc:	465c      	mov	r4, fp
    7dde:	46e2      	mov	sl, ip
    7de0:	e5f4      	b.n	79cc <__aeabi_dsub+0x60>
    7de2:	2700      	movs	r7, #0
    7de4:	2100      	movs	r1, #0
    7de6:	2400      	movs	r4, #0
    7de8:	e681      	b.n	7aee <__aeabi_dsub+0x182>
    7dea:	4660      	mov	r0, ip
    7dec:	3820      	subs	r0, #32
    7dee:	1c1a      	adds	r2, r3, #0
    7df0:	40c2      	lsrs	r2, r0
    7df2:	4666      	mov	r6, ip
    7df4:	1c10      	adds	r0, r2, #0
    7df6:	2e20      	cmp	r6, #32
    7df8:	d100      	bne.n	7dfc <__aeabi_dsub+0x490>
    7dfa:	e0aa      	b.n	7f52 <__aeabi_dsub+0x5e6>
    7dfc:	2240      	movs	r2, #64	; 0x40
    7dfe:	1b92      	subs	r2, r2, r6
    7e00:	4093      	lsls	r3, r2
    7e02:	465a      	mov	r2, fp
    7e04:	431a      	orrs	r2, r3
    7e06:	1e53      	subs	r3, r2, #1
    7e08:	419a      	sbcs	r2, r3
    7e0a:	4302      	orrs	r2, r0
    7e0c:	2300      	movs	r3, #0
    7e0e:	e6a8      	b.n	7b62 <__aeabi_dsub+0x1f6>
    7e10:	4d6e      	ldr	r5, [pc, #440]	; (7fcc <__aeabi_dsub+0x660>)
    7e12:	42a8      	cmp	r0, r5
    7e14:	d000      	beq.n	7e18 <__aeabi_dsub+0x4ac>
    7e16:	e773      	b.n	7d00 <__aeabi_dsub+0x394>
    7e18:	1c19      	adds	r1, r3, #0
    7e1a:	465c      	mov	r4, fp
    7e1c:	1c05      	adds	r5, r0, #0
    7e1e:	46e2      	mov	sl, ip
    7e20:	e5d4      	b.n	79cc <__aeabi_dsub+0x60>
    7e22:	2d00      	cmp	r5, #0
    7e24:	d122      	bne.n	7e6c <__aeabi_dsub+0x500>
    7e26:	1c0d      	adds	r5, r1, #0
    7e28:	4325      	orrs	r5, r4
    7e2a:	d076      	beq.n	7f1a <__aeabi_dsub+0x5ae>
    7e2c:	43d5      	mvns	r5, r2
    7e2e:	2d00      	cmp	r5, #0
    7e30:	d170      	bne.n	7f14 <__aeabi_dsub+0x5a8>
    7e32:	445c      	add	r4, fp
    7e34:	455c      	cmp	r4, fp
    7e36:	4192      	sbcs	r2, r2
    7e38:	1859      	adds	r1, r3, r1
    7e3a:	4252      	negs	r2, r2
    7e3c:	1889      	adds	r1, r1, r2
    7e3e:	1c05      	adds	r5, r0, #0
    7e40:	e696      	b.n	7b70 <__aeabi_dsub+0x204>
    7e42:	2800      	cmp	r0, #0
    7e44:	d14c      	bne.n	7ee0 <__aeabi_dsub+0x574>
    7e46:	4659      	mov	r1, fp
    7e48:	4319      	orrs	r1, r3
    7e4a:	d100      	bne.n	7e4e <__aeabi_dsub+0x4e2>
    7e4c:	e64a      	b.n	7ae4 <__aeabi_dsub+0x178>
    7e4e:	1c19      	adds	r1, r3, #0
    7e50:	465c      	mov	r4, fp
    7e52:	46e2      	mov	sl, ip
    7e54:	4d5d      	ldr	r5, [pc, #372]	; (7fcc <__aeabi_dsub+0x660>)
    7e56:	e5b9      	b.n	79cc <__aeabi_dsub+0x60>
    7e58:	430c      	orrs	r4, r1
    7e5a:	1e61      	subs	r1, r4, #1
    7e5c:	418c      	sbcs	r4, r1
    7e5e:	b2e4      	uxtb	r4, r4
    7e60:	2100      	movs	r1, #0
    7e62:	e761      	b.n	7d28 <__aeabi_dsub+0x3bc>
    7e64:	1c05      	adds	r5, r0, #0
    7e66:	2100      	movs	r1, #0
    7e68:	2400      	movs	r4, #0
    7e6a:	e640      	b.n	7aee <__aeabi_dsub+0x182>
    7e6c:	4d57      	ldr	r5, [pc, #348]	; (7fcc <__aeabi_dsub+0x660>)
    7e6e:	42a8      	cmp	r0, r5
    7e70:	d053      	beq.n	7f1a <__aeabi_dsub+0x5ae>
    7e72:	4255      	negs	r5, r2
    7e74:	2280      	movs	r2, #128	; 0x80
    7e76:	0416      	lsls	r6, r2, #16
    7e78:	4331      	orrs	r1, r6
    7e7a:	2d38      	cmp	r5, #56	; 0x38
    7e7c:	dc7b      	bgt.n	7f76 <__aeabi_dsub+0x60a>
    7e7e:	2d1f      	cmp	r5, #31
    7e80:	dd00      	ble.n	7e84 <__aeabi_dsub+0x518>
    7e82:	e08c      	b.n	7f9e <__aeabi_dsub+0x632>
    7e84:	2220      	movs	r2, #32
    7e86:	1b56      	subs	r6, r2, r5
    7e88:	1c0a      	adds	r2, r1, #0
    7e8a:	46b4      	mov	ip, r6
    7e8c:	40b2      	lsls	r2, r6
    7e8e:	1c26      	adds	r6, r4, #0
    7e90:	40ee      	lsrs	r6, r5
    7e92:	4332      	orrs	r2, r6
    7e94:	4690      	mov	r8, r2
    7e96:	4662      	mov	r2, ip
    7e98:	4094      	lsls	r4, r2
    7e9a:	1e66      	subs	r6, r4, #1
    7e9c:	41b4      	sbcs	r4, r6
    7e9e:	4642      	mov	r2, r8
    7ea0:	4314      	orrs	r4, r2
    7ea2:	40e9      	lsrs	r1, r5
    7ea4:	445c      	add	r4, fp
    7ea6:	455c      	cmp	r4, fp
    7ea8:	4192      	sbcs	r2, r2
    7eaa:	18cb      	adds	r3, r1, r3
    7eac:	4252      	negs	r2, r2
    7eae:	1899      	adds	r1, r3, r2
    7eb0:	1c05      	adds	r5, r0, #0
    7eb2:	e65d      	b.n	7b70 <__aeabi_dsub+0x204>
    7eb4:	4658      	mov	r0, fp
    7eb6:	4318      	orrs	r0, r3
    7eb8:	d100      	bne.n	7ebc <__aeabi_dsub+0x550>
    7eba:	e587      	b.n	79cc <__aeabi_dsub+0x60>
    7ebc:	465e      	mov	r6, fp
    7ebe:	1ba7      	subs	r7, r4, r6
    7ec0:	42bc      	cmp	r4, r7
    7ec2:	4192      	sbcs	r2, r2
    7ec4:	1ac8      	subs	r0, r1, r3
    7ec6:	4252      	negs	r2, r2
    7ec8:	1a80      	subs	r0, r0, r2
    7eca:	0206      	lsls	r6, r0, #8
    7ecc:	d560      	bpl.n	7f90 <__aeabi_dsub+0x624>
    7ece:	4658      	mov	r0, fp
    7ed0:	1b04      	subs	r4, r0, r4
    7ed2:	45a3      	cmp	fp, r4
    7ed4:	4192      	sbcs	r2, r2
    7ed6:	1a59      	subs	r1, r3, r1
    7ed8:	4252      	negs	r2, r2
    7eda:	1a89      	subs	r1, r1, r2
    7edc:	46e2      	mov	sl, ip
    7ede:	e575      	b.n	79cc <__aeabi_dsub+0x60>
    7ee0:	4658      	mov	r0, fp
    7ee2:	4318      	orrs	r0, r3
    7ee4:	d033      	beq.n	7f4e <__aeabi_dsub+0x5e2>
    7ee6:	0748      	lsls	r0, r1, #29
    7ee8:	08e4      	lsrs	r4, r4, #3
    7eea:	4304      	orrs	r4, r0
    7eec:	2080      	movs	r0, #128	; 0x80
    7eee:	08c9      	lsrs	r1, r1, #3
    7ef0:	0300      	lsls	r0, r0, #12
    7ef2:	4201      	tst	r1, r0
    7ef4:	d008      	beq.n	7f08 <__aeabi_dsub+0x59c>
    7ef6:	08dd      	lsrs	r5, r3, #3
    7ef8:	4205      	tst	r5, r0
    7efa:	d105      	bne.n	7f08 <__aeabi_dsub+0x59c>
    7efc:	4659      	mov	r1, fp
    7efe:	08ca      	lsrs	r2, r1, #3
    7f00:	075c      	lsls	r4, r3, #29
    7f02:	4314      	orrs	r4, r2
    7f04:	1c29      	adds	r1, r5, #0
    7f06:	46e2      	mov	sl, ip
    7f08:	0f63      	lsrs	r3, r4, #29
    7f0a:	00c9      	lsls	r1, r1, #3
    7f0c:	4319      	orrs	r1, r3
    7f0e:	00e4      	lsls	r4, r4, #3
    7f10:	4d2e      	ldr	r5, [pc, #184]	; (7fcc <__aeabi_dsub+0x660>)
    7f12:	e55b      	b.n	79cc <__aeabi_dsub+0x60>
    7f14:	4a2d      	ldr	r2, [pc, #180]	; (7fcc <__aeabi_dsub+0x660>)
    7f16:	4290      	cmp	r0, r2
    7f18:	d1af      	bne.n	7e7a <__aeabi_dsub+0x50e>
    7f1a:	1c19      	adds	r1, r3, #0
    7f1c:	465c      	mov	r4, fp
    7f1e:	1c05      	adds	r5, r0, #0
    7f20:	e554      	b.n	79cc <__aeabi_dsub+0x60>
    7f22:	2800      	cmp	r0, #0
    7f24:	d030      	beq.n	7f88 <__aeabi_dsub+0x61c>
    7f26:	4658      	mov	r0, fp
    7f28:	4318      	orrs	r0, r3
    7f2a:	d010      	beq.n	7f4e <__aeabi_dsub+0x5e2>
    7f2c:	2580      	movs	r5, #128	; 0x80
    7f2e:	0748      	lsls	r0, r1, #29
    7f30:	08e4      	lsrs	r4, r4, #3
    7f32:	08c9      	lsrs	r1, r1, #3
    7f34:	032d      	lsls	r5, r5, #12
    7f36:	4304      	orrs	r4, r0
    7f38:	4229      	tst	r1, r5
    7f3a:	d0e5      	beq.n	7f08 <__aeabi_dsub+0x59c>
    7f3c:	08d8      	lsrs	r0, r3, #3
    7f3e:	4228      	tst	r0, r5
    7f40:	d1e2      	bne.n	7f08 <__aeabi_dsub+0x59c>
    7f42:	465d      	mov	r5, fp
    7f44:	08ea      	lsrs	r2, r5, #3
    7f46:	075c      	lsls	r4, r3, #29
    7f48:	4314      	orrs	r4, r2
    7f4a:	1c01      	adds	r1, r0, #0
    7f4c:	e7dc      	b.n	7f08 <__aeabi_dsub+0x59c>
    7f4e:	4d1f      	ldr	r5, [pc, #124]	; (7fcc <__aeabi_dsub+0x660>)
    7f50:	e53c      	b.n	79cc <__aeabi_dsub+0x60>
    7f52:	2300      	movs	r3, #0
    7f54:	e755      	b.n	7e02 <__aeabi_dsub+0x496>
    7f56:	1c3d      	adds	r5, r7, #0
    7f58:	3d20      	subs	r5, #32
    7f5a:	1c0e      	adds	r6, r1, #0
    7f5c:	40ee      	lsrs	r6, r5
    7f5e:	1c35      	adds	r5, r6, #0
    7f60:	2f20      	cmp	r7, #32
    7f62:	d02e      	beq.n	7fc2 <__aeabi_dsub+0x656>
    7f64:	2640      	movs	r6, #64	; 0x40
    7f66:	1bf7      	subs	r7, r6, r7
    7f68:	40b9      	lsls	r1, r7
    7f6a:	430c      	orrs	r4, r1
    7f6c:	1e61      	subs	r1, r4, #1
    7f6e:	418c      	sbcs	r4, r1
    7f70:	432c      	orrs	r4, r5
    7f72:	2100      	movs	r1, #0
    7f74:	e6d8      	b.n	7d28 <__aeabi_dsub+0x3bc>
    7f76:	430c      	orrs	r4, r1
    7f78:	1e61      	subs	r1, r4, #1
    7f7a:	418c      	sbcs	r4, r1
    7f7c:	b2e4      	uxtb	r4, r4
    7f7e:	2100      	movs	r1, #0
    7f80:	e790      	b.n	7ea4 <__aeabi_dsub+0x538>
    7f82:	1c19      	adds	r1, r3, #0
    7f84:	465c      	mov	r4, fp
    7f86:	e521      	b.n	79cc <__aeabi_dsub+0x60>
    7f88:	1c19      	adds	r1, r3, #0
    7f8a:	465c      	mov	r4, fp
    7f8c:	4d0f      	ldr	r5, [pc, #60]	; (7fcc <__aeabi_dsub+0x660>)
    7f8e:	e51d      	b.n	79cc <__aeabi_dsub+0x60>
    7f90:	1c03      	adds	r3, r0, #0
    7f92:	433b      	orrs	r3, r7
    7f94:	d100      	bne.n	7f98 <__aeabi_dsub+0x62c>
    7f96:	e724      	b.n	7de2 <__aeabi_dsub+0x476>
    7f98:	1c01      	adds	r1, r0, #0
    7f9a:	1c3c      	adds	r4, r7, #0
    7f9c:	e516      	b.n	79cc <__aeabi_dsub+0x60>
    7f9e:	2620      	movs	r6, #32
    7fa0:	4276      	negs	r6, r6
    7fa2:	1976      	adds	r6, r6, r5
    7fa4:	1c0a      	adds	r2, r1, #0
    7fa6:	40f2      	lsrs	r2, r6
    7fa8:	4690      	mov	r8, r2
    7faa:	2d20      	cmp	r5, #32
    7fac:	d00b      	beq.n	7fc6 <__aeabi_dsub+0x65a>
    7fae:	2640      	movs	r6, #64	; 0x40
    7fb0:	1b75      	subs	r5, r6, r5
    7fb2:	40a9      	lsls	r1, r5
    7fb4:	430c      	orrs	r4, r1
    7fb6:	1e61      	subs	r1, r4, #1
    7fb8:	418c      	sbcs	r4, r1
    7fba:	4645      	mov	r5, r8
    7fbc:	432c      	orrs	r4, r5
    7fbe:	2100      	movs	r1, #0
    7fc0:	e770      	b.n	7ea4 <__aeabi_dsub+0x538>
    7fc2:	2100      	movs	r1, #0
    7fc4:	e7d1      	b.n	7f6a <__aeabi_dsub+0x5fe>
    7fc6:	2100      	movs	r1, #0
    7fc8:	e7f4      	b.n	7fb4 <__aeabi_dsub+0x648>
    7fca:	46c0      	nop			; (mov r8, r8)
    7fcc:	000007ff 	.word	0x000007ff
    7fd0:	ff7fffff 	.word	0xff7fffff

00007fd4 <__aeabi_d2iz>:
    7fd4:	b570      	push	{r4, r5, r6, lr}
    7fd6:	1c0b      	adds	r3, r1, #0
    7fd8:	4c12      	ldr	r4, [pc, #72]	; (8024 <__aeabi_d2iz+0x50>)
    7fda:	0309      	lsls	r1, r1, #12
    7fdc:	0b0e      	lsrs	r6, r1, #12
    7fde:	0059      	lsls	r1, r3, #1
    7fe0:	1c02      	adds	r2, r0, #0
    7fe2:	0d49      	lsrs	r1, r1, #21
    7fe4:	0fdd      	lsrs	r5, r3, #31
    7fe6:	2000      	movs	r0, #0
    7fe8:	42a1      	cmp	r1, r4
    7fea:	dd11      	ble.n	8010 <__aeabi_d2iz+0x3c>
    7fec:	480e      	ldr	r0, [pc, #56]	; (8028 <__aeabi_d2iz+0x54>)
    7fee:	4281      	cmp	r1, r0
    7ff0:	dc0f      	bgt.n	8012 <__aeabi_d2iz+0x3e>
    7ff2:	2080      	movs	r0, #128	; 0x80
    7ff4:	0340      	lsls	r0, r0, #13
    7ff6:	4306      	orrs	r6, r0
    7ff8:	480c      	ldr	r0, [pc, #48]	; (802c <__aeabi_d2iz+0x58>)
    7ffa:	1a40      	subs	r0, r0, r1
    7ffc:	281f      	cmp	r0, #31
    7ffe:	dd0b      	ble.n	8018 <__aeabi_d2iz+0x44>
    8000:	4a0b      	ldr	r2, [pc, #44]	; (8030 <__aeabi_d2iz+0x5c>)
    8002:	1a52      	subs	r2, r2, r1
    8004:	40d6      	lsrs	r6, r2
    8006:	1c32      	adds	r2, r6, #0
    8008:	4250      	negs	r0, r2
    800a:	2d00      	cmp	r5, #0
    800c:	d100      	bne.n	8010 <__aeabi_d2iz+0x3c>
    800e:	1c10      	adds	r0, r2, #0
    8010:	bd70      	pop	{r4, r5, r6, pc}
    8012:	4b08      	ldr	r3, [pc, #32]	; (8034 <__aeabi_d2iz+0x60>)
    8014:	18e8      	adds	r0, r5, r3
    8016:	e7fb      	b.n	8010 <__aeabi_d2iz+0x3c>
    8018:	4b07      	ldr	r3, [pc, #28]	; (8038 <__aeabi_d2iz+0x64>)
    801a:	40c2      	lsrs	r2, r0
    801c:	18c9      	adds	r1, r1, r3
    801e:	408e      	lsls	r6, r1
    8020:	4332      	orrs	r2, r6
    8022:	e7f1      	b.n	8008 <__aeabi_d2iz+0x34>
    8024:	000003fe 	.word	0x000003fe
    8028:	0000041d 	.word	0x0000041d
    802c:	00000433 	.word	0x00000433
    8030:	00000413 	.word	0x00000413
    8034:	7fffffff 	.word	0x7fffffff
    8038:	fffffbed 	.word	0xfffffbed

0000803c <__aeabi_i2d>:
    803c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    803e:	1e04      	subs	r4, r0, #0
    8040:	d031      	beq.n	80a6 <__aeabi_i2d+0x6a>
    8042:	0fc7      	lsrs	r7, r0, #31
    8044:	d000      	beq.n	8048 <__aeabi_i2d+0xc>
    8046:	4244      	negs	r4, r0
    8048:	1c20      	adds	r0, r4, #0
    804a:	f000 f947 	bl	82dc <__clzsi2>
    804e:	4d18      	ldr	r5, [pc, #96]	; (80b0 <__aeabi_i2d+0x74>)
    8050:	1a2d      	subs	r5, r5, r0
    8052:	280a      	cmp	r0, #10
    8054:	dd19      	ble.n	808a <__aeabi_i2d+0x4e>
    8056:	380b      	subs	r0, #11
    8058:	4084      	lsls	r4, r0
    805a:	0324      	lsls	r4, r4, #12
    805c:	056d      	lsls	r5, r5, #21
    805e:	0b24      	lsrs	r4, r4, #12
    8060:	0d6d      	lsrs	r5, r5, #21
    8062:	1c3a      	adds	r2, r7, #0
    8064:	2600      	movs	r6, #0
    8066:	2000      	movs	r0, #0
    8068:	2100      	movs	r1, #0
    806a:	0d0b      	lsrs	r3, r1, #20
    806c:	0324      	lsls	r4, r4, #12
    806e:	0b24      	lsrs	r4, r4, #12
    8070:	051b      	lsls	r3, r3, #20
    8072:	4323      	orrs	r3, r4
    8074:	4c0f      	ldr	r4, [pc, #60]	; (80b4 <__aeabi_i2d+0x78>)
    8076:	052d      	lsls	r5, r5, #20
    8078:	401c      	ands	r4, r3
    807a:	432c      	orrs	r4, r5
    807c:	0064      	lsls	r4, r4, #1
    807e:	0864      	lsrs	r4, r4, #1
    8080:	07d3      	lsls	r3, r2, #31
    8082:	1c21      	adds	r1, r4, #0
    8084:	1c30      	adds	r0, r6, #0
    8086:	4319      	orrs	r1, r3
    8088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    808a:	1c06      	adds	r6, r0, #0
    808c:	3615      	adds	r6, #21
    808e:	1c23      	adds	r3, r4, #0
    8090:	40b3      	lsls	r3, r6
    8092:	1c1e      	adds	r6, r3, #0
    8094:	230b      	movs	r3, #11
    8096:	1a18      	subs	r0, r3, r0
    8098:	40c4      	lsrs	r4, r0
    809a:	0324      	lsls	r4, r4, #12
    809c:	056d      	lsls	r5, r5, #21
    809e:	0b24      	lsrs	r4, r4, #12
    80a0:	0d6d      	lsrs	r5, r5, #21
    80a2:	1c3a      	adds	r2, r7, #0
    80a4:	e7df      	b.n	8066 <__aeabi_i2d+0x2a>
    80a6:	2200      	movs	r2, #0
    80a8:	2500      	movs	r5, #0
    80aa:	2400      	movs	r4, #0
    80ac:	2600      	movs	r6, #0
    80ae:	e7da      	b.n	8066 <__aeabi_i2d+0x2a>
    80b0:	0000041e 	.word	0x0000041e
    80b4:	800fffff 	.word	0x800fffff

000080b8 <__aeabi_ui2d>:
    80b8:	b510      	push	{r4, lr}
    80ba:	1e04      	subs	r4, r0, #0
    80bc:	d028      	beq.n	8110 <__aeabi_ui2d+0x58>
    80be:	f000 f90d 	bl	82dc <__clzsi2>
    80c2:	4a15      	ldr	r2, [pc, #84]	; (8118 <__aeabi_ui2d+0x60>)
    80c4:	1a12      	subs	r2, r2, r0
    80c6:	280a      	cmp	r0, #10
    80c8:	dd15      	ble.n	80f6 <__aeabi_ui2d+0x3e>
    80ca:	380b      	subs	r0, #11
    80cc:	4084      	lsls	r4, r0
    80ce:	0324      	lsls	r4, r4, #12
    80d0:	0552      	lsls	r2, r2, #21
    80d2:	0b24      	lsrs	r4, r4, #12
    80d4:	0d52      	lsrs	r2, r2, #21
    80d6:	2300      	movs	r3, #0
    80d8:	2000      	movs	r0, #0
    80da:	2100      	movs	r1, #0
    80dc:	0324      	lsls	r4, r4, #12
    80de:	1c18      	adds	r0, r3, #0
    80e0:	0d0b      	lsrs	r3, r1, #20
    80e2:	0b24      	lsrs	r4, r4, #12
    80e4:	051b      	lsls	r3, r3, #20
    80e6:	4323      	orrs	r3, r4
    80e8:	4c0c      	ldr	r4, [pc, #48]	; (811c <__aeabi_ui2d+0x64>)
    80ea:	0512      	lsls	r2, r2, #20
    80ec:	401c      	ands	r4, r3
    80ee:	4314      	orrs	r4, r2
    80f0:	0064      	lsls	r4, r4, #1
    80f2:	0861      	lsrs	r1, r4, #1
    80f4:	bd10      	pop	{r4, pc}
    80f6:	1c03      	adds	r3, r0, #0
    80f8:	3315      	adds	r3, #21
    80fa:	1c21      	adds	r1, r4, #0
    80fc:	4099      	lsls	r1, r3
    80fe:	1c0b      	adds	r3, r1, #0
    8100:	210b      	movs	r1, #11
    8102:	1a08      	subs	r0, r1, r0
    8104:	40c4      	lsrs	r4, r0
    8106:	0324      	lsls	r4, r4, #12
    8108:	0552      	lsls	r2, r2, #21
    810a:	0b24      	lsrs	r4, r4, #12
    810c:	0d52      	lsrs	r2, r2, #21
    810e:	e7e3      	b.n	80d8 <__aeabi_ui2d+0x20>
    8110:	2200      	movs	r2, #0
    8112:	2400      	movs	r4, #0
    8114:	2300      	movs	r3, #0
    8116:	e7df      	b.n	80d8 <__aeabi_ui2d+0x20>
    8118:	0000041e 	.word	0x0000041e
    811c:	800fffff 	.word	0x800fffff

00008120 <__aeabi_f2d>:
    8120:	0043      	lsls	r3, r0, #1
    8122:	0e1b      	lsrs	r3, r3, #24
    8124:	1c5a      	adds	r2, r3, #1
    8126:	0241      	lsls	r1, r0, #9
    8128:	b2d2      	uxtb	r2, r2
    812a:	b570      	push	{r4, r5, r6, lr}
    812c:	0a4c      	lsrs	r4, r1, #9
    812e:	0fc5      	lsrs	r5, r0, #31
    8130:	2a01      	cmp	r2, #1
    8132:	dd17      	ble.n	8164 <__aeabi_f2d+0x44>
    8134:	22e0      	movs	r2, #224	; 0xe0
    8136:	0092      	lsls	r2, r2, #2
    8138:	0764      	lsls	r4, r4, #29
    813a:	0b09      	lsrs	r1, r1, #12
    813c:	1898      	adds	r0, r3, r2
    813e:	2200      	movs	r2, #0
    8140:	2300      	movs	r3, #0
    8142:	0d1e      	lsrs	r6, r3, #20
    8144:	1c22      	adds	r2, r4, #0
    8146:	0534      	lsls	r4, r6, #20
    8148:	430c      	orrs	r4, r1
    814a:	491b      	ldr	r1, [pc, #108]	; (81b8 <__aeabi_f2d+0x98>)
    814c:	0540      	lsls	r0, r0, #21
    814e:	0840      	lsrs	r0, r0, #1
    8150:	4021      	ands	r1, r4
    8152:	4301      	orrs	r1, r0
    8154:	0049      	lsls	r1, r1, #1
    8156:	0849      	lsrs	r1, r1, #1
    8158:	07ed      	lsls	r5, r5, #31
    815a:	1c0b      	adds	r3, r1, #0
    815c:	432b      	orrs	r3, r5
    815e:	1c10      	adds	r0, r2, #0
    8160:	1c19      	adds	r1, r3, #0
    8162:	bd70      	pop	{r4, r5, r6, pc}
    8164:	2b00      	cmp	r3, #0
    8166:	d115      	bne.n	8194 <__aeabi_f2d+0x74>
    8168:	2c00      	cmp	r4, #0
    816a:	d01c      	beq.n	81a6 <__aeabi_f2d+0x86>
    816c:	1c20      	adds	r0, r4, #0
    816e:	f000 f8b5 	bl	82dc <__clzsi2>
    8172:	280a      	cmp	r0, #10
    8174:	dc1a      	bgt.n	81ac <__aeabi_f2d+0x8c>
    8176:	210b      	movs	r1, #11
    8178:	1a09      	subs	r1, r1, r0
    817a:	1c23      	adds	r3, r4, #0
    817c:	40cb      	lsrs	r3, r1
    817e:	1c19      	adds	r1, r3, #0
    8180:	1c03      	adds	r3, r0, #0
    8182:	3315      	adds	r3, #21
    8184:	409c      	lsls	r4, r3
    8186:	4b0d      	ldr	r3, [pc, #52]	; (81bc <__aeabi_f2d+0x9c>)
    8188:	0309      	lsls	r1, r1, #12
    818a:	1a18      	subs	r0, r3, r0
    818c:	0540      	lsls	r0, r0, #21
    818e:	0b09      	lsrs	r1, r1, #12
    8190:	0d40      	lsrs	r0, r0, #21
    8192:	e7d4      	b.n	813e <__aeabi_f2d+0x1e>
    8194:	2c00      	cmp	r4, #0
    8196:	d003      	beq.n	81a0 <__aeabi_f2d+0x80>
    8198:	0764      	lsls	r4, r4, #29
    819a:	0b09      	lsrs	r1, r1, #12
    819c:	4808      	ldr	r0, [pc, #32]	; (81c0 <__aeabi_f2d+0xa0>)
    819e:	e7ce      	b.n	813e <__aeabi_f2d+0x1e>
    81a0:	4807      	ldr	r0, [pc, #28]	; (81c0 <__aeabi_f2d+0xa0>)
    81a2:	2100      	movs	r1, #0
    81a4:	e7cb      	b.n	813e <__aeabi_f2d+0x1e>
    81a6:	2000      	movs	r0, #0
    81a8:	2100      	movs	r1, #0
    81aa:	e7c8      	b.n	813e <__aeabi_f2d+0x1e>
    81ac:	1c01      	adds	r1, r0, #0
    81ae:	390b      	subs	r1, #11
    81b0:	408c      	lsls	r4, r1
    81b2:	1c21      	adds	r1, r4, #0
    81b4:	2400      	movs	r4, #0
    81b6:	e7e6      	b.n	8186 <__aeabi_f2d+0x66>
    81b8:	800fffff 	.word	0x800fffff
    81bc:	00000389 	.word	0x00000389
    81c0:	000007ff 	.word	0x000007ff

000081c4 <__aeabi_d2f>:
    81c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    81c6:	004b      	lsls	r3, r1, #1
    81c8:	030d      	lsls	r5, r1, #12
    81ca:	0f42      	lsrs	r2, r0, #29
    81cc:	0d5b      	lsrs	r3, r3, #21
    81ce:	0a6d      	lsrs	r5, r5, #9
    81d0:	4315      	orrs	r5, r2
    81d2:	1c5a      	adds	r2, r3, #1
    81d4:	0552      	lsls	r2, r2, #21
    81d6:	0fcc      	lsrs	r4, r1, #31
    81d8:	00c6      	lsls	r6, r0, #3
    81da:	0d52      	lsrs	r2, r2, #21
    81dc:	2a01      	cmp	r2, #1
    81de:	dd27      	ble.n	8230 <__aeabi_d2f+0x6c>
    81e0:	4f39      	ldr	r7, [pc, #228]	; (82c8 <__aeabi_d2f+0x104>)
    81e2:	19da      	adds	r2, r3, r7
    81e4:	2afe      	cmp	r2, #254	; 0xfe
    81e6:	dc1a      	bgt.n	821e <__aeabi_d2f+0x5a>
    81e8:	2a00      	cmp	r2, #0
    81ea:	dd35      	ble.n	8258 <__aeabi_d2f+0x94>
    81ec:	0180      	lsls	r0, r0, #6
    81ee:	00ed      	lsls	r5, r5, #3
    81f0:	1e43      	subs	r3, r0, #1
    81f2:	4198      	sbcs	r0, r3
    81f4:	4328      	orrs	r0, r5
    81f6:	0f76      	lsrs	r6, r6, #29
    81f8:	4330      	orrs	r0, r6
    81fa:	0743      	lsls	r3, r0, #29
    81fc:	d004      	beq.n	8208 <__aeabi_d2f+0x44>
    81fe:	230f      	movs	r3, #15
    8200:	4003      	ands	r3, r0
    8202:	2b04      	cmp	r3, #4
    8204:	d000      	beq.n	8208 <__aeabi_d2f+0x44>
    8206:	3004      	adds	r0, #4
    8208:	2180      	movs	r1, #128	; 0x80
    820a:	04c9      	lsls	r1, r1, #19
    820c:	4001      	ands	r1, r0
    820e:	d027      	beq.n	8260 <__aeabi_d2f+0x9c>
    8210:	3201      	adds	r2, #1
    8212:	2aff      	cmp	r2, #255	; 0xff
    8214:	d01d      	beq.n	8252 <__aeabi_d2f+0x8e>
    8216:	0183      	lsls	r3, r0, #6
    8218:	0a5b      	lsrs	r3, r3, #9
    821a:	b2d1      	uxtb	r1, r2
    821c:	e001      	b.n	8222 <__aeabi_d2f+0x5e>
    821e:	21ff      	movs	r1, #255	; 0xff
    8220:	2300      	movs	r3, #0
    8222:	0258      	lsls	r0, r3, #9
    8224:	05c9      	lsls	r1, r1, #23
    8226:	0a40      	lsrs	r0, r0, #9
    8228:	07e4      	lsls	r4, r4, #31
    822a:	4308      	orrs	r0, r1
    822c:	4320      	orrs	r0, r4
    822e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8230:	2b00      	cmp	r3, #0
    8232:	d106      	bne.n	8242 <__aeabi_d2f+0x7e>
    8234:	4335      	orrs	r5, r6
    8236:	d111      	bne.n	825c <__aeabi_d2f+0x98>
    8238:	2100      	movs	r1, #0
    823a:	2000      	movs	r0, #0
    823c:	0243      	lsls	r3, r0, #9
    823e:	0a5b      	lsrs	r3, r3, #9
    8240:	e7ef      	b.n	8222 <__aeabi_d2f+0x5e>
    8242:	432e      	orrs	r6, r5
    8244:	d0eb      	beq.n	821e <__aeabi_d2f+0x5a>
    8246:	2080      	movs	r0, #128	; 0x80
    8248:	00ed      	lsls	r5, r5, #3
    824a:	0480      	lsls	r0, r0, #18
    824c:	4328      	orrs	r0, r5
    824e:	22ff      	movs	r2, #255	; 0xff
    8250:	e7d3      	b.n	81fa <__aeabi_d2f+0x36>
    8252:	21ff      	movs	r1, #255	; 0xff
    8254:	2300      	movs	r3, #0
    8256:	e7e4      	b.n	8222 <__aeabi_d2f+0x5e>
    8258:	3217      	adds	r2, #23
    825a:	da0d      	bge.n	8278 <__aeabi_d2f+0xb4>
    825c:	2005      	movs	r0, #5
    825e:	2200      	movs	r2, #0
    8260:	08c0      	lsrs	r0, r0, #3
    8262:	b2d1      	uxtb	r1, r2
    8264:	2aff      	cmp	r2, #255	; 0xff
    8266:	d1e9      	bne.n	823c <__aeabi_d2f+0x78>
    8268:	2800      	cmp	r0, #0
    826a:	d0d9      	beq.n	8220 <__aeabi_d2f+0x5c>
    826c:	2380      	movs	r3, #128	; 0x80
    826e:	03db      	lsls	r3, r3, #15
    8270:	4303      	orrs	r3, r0
    8272:	025b      	lsls	r3, r3, #9
    8274:	0a5b      	lsrs	r3, r3, #9
    8276:	e7d4      	b.n	8222 <__aeabi_d2f+0x5e>
    8278:	2280      	movs	r2, #128	; 0x80
    827a:	4914      	ldr	r1, [pc, #80]	; (82cc <__aeabi_d2f+0x108>)
    827c:	0412      	lsls	r2, r2, #16
    827e:	4315      	orrs	r5, r2
    8280:	1ac9      	subs	r1, r1, r3
    8282:	291f      	cmp	r1, #31
    8284:	dc0d      	bgt.n	82a2 <__aeabi_d2f+0xde>
    8286:	4a12      	ldr	r2, [pc, #72]	; (82d0 <__aeabi_d2f+0x10c>)
    8288:	1c37      	adds	r7, r6, #0
    828a:	189b      	adds	r3, r3, r2
    828c:	1c28      	adds	r0, r5, #0
    828e:	409f      	lsls	r7, r3
    8290:	4098      	lsls	r0, r3
    8292:	1c3b      	adds	r3, r7, #0
    8294:	1e5a      	subs	r2, r3, #1
    8296:	4193      	sbcs	r3, r2
    8298:	4318      	orrs	r0, r3
    829a:	40ce      	lsrs	r6, r1
    829c:	4330      	orrs	r0, r6
    829e:	2200      	movs	r2, #0
    82a0:	e7ab      	b.n	81fa <__aeabi_d2f+0x36>
    82a2:	4f0c      	ldr	r7, [pc, #48]	; (82d4 <__aeabi_d2f+0x110>)
    82a4:	1c2a      	adds	r2, r5, #0
    82a6:	1aff      	subs	r7, r7, r3
    82a8:	40fa      	lsrs	r2, r7
    82aa:	1c17      	adds	r7, r2, #0
    82ac:	2920      	cmp	r1, #32
    82ae:	d009      	beq.n	82c4 <__aeabi_d2f+0x100>
    82b0:	4a09      	ldr	r2, [pc, #36]	; (82d8 <__aeabi_d2f+0x114>)
    82b2:	1898      	adds	r0, r3, r2
    82b4:	4085      	lsls	r5, r0
    82b6:	1c28      	adds	r0, r5, #0
    82b8:	4330      	orrs	r0, r6
    82ba:	1e46      	subs	r6, r0, #1
    82bc:	41b0      	sbcs	r0, r6
    82be:	4338      	orrs	r0, r7
    82c0:	2200      	movs	r2, #0
    82c2:	e79a      	b.n	81fa <__aeabi_d2f+0x36>
    82c4:	2000      	movs	r0, #0
    82c6:	e7f7      	b.n	82b8 <__aeabi_d2f+0xf4>
    82c8:	fffffc80 	.word	0xfffffc80
    82cc:	0000039e 	.word	0x0000039e
    82d0:	fffffc82 	.word	0xfffffc82
    82d4:	0000037e 	.word	0x0000037e
    82d8:	fffffca2 	.word	0xfffffca2

000082dc <__clzsi2>:
    82dc:	211c      	movs	r1, #28
    82de:	2301      	movs	r3, #1
    82e0:	041b      	lsls	r3, r3, #16
    82e2:	4298      	cmp	r0, r3
    82e4:	d301      	bcc.n	82ea <__clzsi2+0xe>
    82e6:	0c00      	lsrs	r0, r0, #16
    82e8:	3910      	subs	r1, #16
    82ea:	0a1b      	lsrs	r3, r3, #8
    82ec:	4298      	cmp	r0, r3
    82ee:	d301      	bcc.n	82f4 <__clzsi2+0x18>
    82f0:	0a00      	lsrs	r0, r0, #8
    82f2:	3908      	subs	r1, #8
    82f4:	091b      	lsrs	r3, r3, #4
    82f6:	4298      	cmp	r0, r3
    82f8:	d301      	bcc.n	82fe <__clzsi2+0x22>
    82fa:	0900      	lsrs	r0, r0, #4
    82fc:	3904      	subs	r1, #4
    82fe:	a202      	add	r2, pc, #8	; (adr r2, 8308 <__clzsi2+0x2c>)
    8300:	5c10      	ldrb	r0, [r2, r0]
    8302:	1840      	adds	r0, r0, r1
    8304:	4770      	bx	lr
    8306:	46c0      	nop			; (mov r8, r8)
    8308:	02020304 	.word	0x02020304
    830c:	01010101 	.word	0x01010101
	...

00008318 <inputs.13849>:
    8318:	06050400 00000c12 00000c0a 00000c1a     ................
    8328:	00000c22 00000c2c 00000c36              "...,...6...

00008334 <DISPLAY1.16713>:
    8334:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

00008340 <tc_interrupt_vectors.13799>:
    8340:	00141312 00001456 000016a0 000016a0     ....V...........
    8350:	000016a0 000016a0 000016a0 000016a0     ................
    8360:	000016a0 000016a0 000016a0 000016a0     ................
    8370:	000016a0 000016a0 000016a0 000016a0     ................
    8380:	000016a0 0000143e 000016a0 000016a0     ....>...........
    8390:	000016a0 000016a0 000016a0 000016a0     ................
    83a0:	000016a0 000016a0 000016a0 000016a0     ................
    83b0:	000016a0 000016a0 000016a0 000016a0     ................
    83c0:	000016a0 0000144e 000016a0 000016a0     ....N...........
    83d0:	000016a0 000016a0 000016a0 000016a0     ................
    83e0:	000016a0 000016a0 000016a0 000016a0     ................
    83f0:	000016a0 000016a0 000016a0 000016a0     ................
    8400:	000016a0 00001446 00001426 0000145e     ....F...&...^...
    8410:	00001436 0000142e 00000002 00000003     6...............
    8420:	0000ffff 0000ffff 00000004 00000005     ................
    8430:	00000006 00000007 0000ffff 0000ffff     ................
    8440:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    8450:	0000ffff 0000ffff 00000008 00000009     ................
    8460:	0000000a 0000000b 000018f6 000018f6     ................
    8470:	000018d2 000018f6 000018d2 000018be     ................
    8480:	000018be 000018f6 000018f6 000018f6     ................
    8490:	000018f6 000018f6 000018f6 000018f6     ................
    84a0:	000018f6 000018f6 000018f6 000018f6     ................
    84b0:	000018f6 000018f6 000018f6 000018f6     ................
    84c0:	000018f6 000018f6 000018f6 000018f6     ................
    84d0:	000018f6 000018f6 000018f6 000018f6     ................
    84e0:	000018f6 000018f6 000018f6 000018f6     ................
    84f0:	000018f6 000018f6 000018f6 000018f6     ................
    8500:	000018f6 000018f6 000018f6 000018f6     ................
    8510:	000018f6 000018f6 000018f6 000018f6     ................
    8520:	000018f6 000018f6 000018f6 000018f6     ................
    8530:	000018f6 000018f6 000018f6 000018f6     ................
    8540:	000018f6 000018f6 000018f6 000018f6     ................
    8550:	000018f6 000018f6 000018f6 000018f6     ................
    8560:	000018f6 000018f6 000018d2 000018d2     ................
    8570:	000018da 000018da 000018da 000018da     ................
    8580:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    8590:	0c0b0a09 00002328 00002384 00002384     ....(#...#...#..
    85a0:	00002322 00002322 0000233e 0000232e     "#.."#..>#...#..
    85b0:	00002344 00002372 0000248c 000024f8     D#..r#...$...$..
    85c0:	000024f8 0000246c 0000247e 0000249a     .$..l$..~$...$..
    85d0:	00002470 000024a8 000024e8 42002c00     p$...$...$...,.B
    85e0:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    85f0:	00002000 41744545 50524f4d 456d752e     . ..EEtAMORP.umE

00008600 <atanlo>:
    8600:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
    8610:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00008620 <atanhi>:
    8620:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
    8630:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
    8640:	74727173 00000000 4e490043 6e690046     sqrt....C.INF.in
    8650:	414e0066 616e004e 0030006e 69666e49     f.NAN.nan.0.Infi
    8660:	7974696e 4e614e00 00000000              nity.NaN....

0000866c <__sf_fake_stdin>:
	...

0000868c <__sf_fake_stdout>:
	...

000086ac <__sf_fake_stderr>:
	...
    86cc:	49534f50 002e0058 00000000              POSIX.......

000086d8 <__mprec_tens>:
    86d8:	00000000 3ff00000 00000000 40240000     .......?......$@
    86e8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    86f8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    8708:	00000000 412e8480 00000000 416312d0     .......A......cA
    8718:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    8728:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    8738:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    8748:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    8758:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    8768:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    8778:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    8788:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    8798:	79d99db4 44ea7843                       ...yCx.D

000087a0 <__mprec_bigtens>:
    87a0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    87b0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    87c0:	7f73bf3c 75154fdd                       <.s..O.u

000087c8 <p05.5281>:
    87c8:	00000005 00000019 0000007d 00005be0     ........}....[..
    87d8:	00005b92 00005bc0 00005b1a 00005bc0     .[...[...[...[..
    87e8:	00005bb6 00005bc0 00005b1a 00005b92     .[...[...[...[..
    87f8:	00005b92 00005bb6 00005b1a 00005b12     .[...[...[...[..
    8808:	00005b12 00005b12 00005bc6 00005f84     .[...[...[..._..
    8818:	00005f7e 00005f7e 00005f74 00005ed4     ~_..~_..t_...^..
    8828:	00005ed4 00005f6a 00005f74 00005ed4     .^..j_..t_...^..
    8838:	00005f6a 00005ed4 00005f74 00005ed2     j_...^..t_...^..
    8848:	00005ed2 00005ed2 0000600c 00006d60     .^...^...`..`m..
    8858:	00006cfc 00006d44 00006c2a 00006d44     .l..Dm..*l..Dm..
    8868:	00006d38 00006d44 00006c2a 00006cfc     8m..Dm..*l...l..
    8878:	00006cfc 00006d38 00006c2a 00006c20     .l..8m..*l.. l..
    8888:	00006c20 00006c20 00006f84 00007630      l.. l...o..0v..
    8898:	0000781e 0000781e 00007610 000074fa     .x...x...v...t..
    88a8:	000074fa 00007602 00007610 000074fa     .t...v...v...t..
    88b8:	00007602 000074fa 00007610 000074f8     .v...t...v...t..
    88c8:	000074f8 000074f8 00007826              .t...t..&x..

000088d4 <_init>:
    88d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    88d6:	46c0      	nop			; (mov r8, r8)
    88d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    88da:	bc08      	pop	{r3}
    88dc:	469e      	mov	lr, r3
    88de:	4770      	bx	lr

000088e0 <__init_array_start>:
    88e0:	000000d9 	.word	0x000000d9

000088e4 <_fini>:
    88e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    88e6:	46c0      	nop			; (mov r8, r8)
    88e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    88ea:	bc08      	pop	{r3}
    88ec:	469e      	mov	lr, r3
    88ee:	4770      	bx	lr

000088f0 <__fini_array_start>:
    88f0:	000000b1 	.word	0x000000b1
