Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Feb  9 20:42:36 2016
| Host         : ThinkPad-T420s running 64-bit Ubuntu 15.04
| Command      : report_timing_summary -file ./rpt/post_synth_timing_summary.rpt
| Design       : nanorv32_simple
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[0]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[12]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[13]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[14]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[15]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[16]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[17]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[18]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[19]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[1]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[21]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[22]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[23]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[24]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[25]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[26]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[27]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[28]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[29]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[2]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[30]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[31]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[3]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[4]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[5]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_CPU/instruction_r_reg[6]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 6 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.495        0.000                      0                  955        0.109        0.000                      0                  955        3.000        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_50m_arty_mmcm   {0.000 10.000}     20.000          50.000          
  clkfbout_arty_mmcm  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_50m_arty_mmcm         6.495        0.000                      0                  955        0.109        0.000                      0                  955        8.750        0.000                       0                   205  
  clkfbout_arty_mmcm                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_arty_mmcm
  To Clock:  clk_50m_arty_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 U_CPU/instruction_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_CPU/FSM_sequential_pstate_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50m_arty_mmcm rise@20.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        13.307ns  (logic 3.344ns (25.130%)  route 9.963ns (74.870%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 17.769 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=203, unplaced)       0.584    -1.555    U_CPU/clk
                         FDCE                                         r  U_CPU/instruction_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -1.099 f  U_CPU/instruction_r_reg[13]/Q
                         net (fo=42, unplaced)        0.819    -0.280    U_CPU/instruction_r_reg_n_1_[13]
                         LUT4 (Prop_lut4_I1_O)        0.321     0.041 f  U_CPU/U_REG_FILE_i_77/O
                         net (fo=3, unplaced)         0.437     0.478    U_CPU/U_REG_FILE_i_77_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     0.602 r  U_CPU/cpu_codeif_addr[31]_INST_0_i_8/O
                         net (fo=67, unplaced)        0.992     1.594    U_CPU/cpu_codeif_addr[31]_INST_0_i_8_n_1
                         LUT6 (Prop_lut6_I2_O)        0.124     1.718 r  U_CPU/cpu_codeif_addr[31]_INST_0_i_10/O
                         net (fo=33, unplaced)        0.974     2.692    U_CPU/output_new_pc
                         LUT6 (Prop_lut6_I4_O)        0.124     2.816 r  U_CPU/cpu_codeif_addr[28]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     2.816    U_CPU/cpu_codeif_addr[28]_INST_0_i_1_n_1
                         MUXF7 (Prop_muxf7_I0_O)      0.238     3.054 r  U_CPU/cpu_codeif_addr[28]_INST_0/O
                         net (fo=3, unplaced)         0.470     3.524    U_ARBITRER/cpu_codeif_addr[28]
                         LUT4 (Prop_lut4_I3_O)        0.298     3.822 r  U_ARBITRER/codeif_cpu_early_ready_INST_0_i_1/O
                         net (fo=1, unplaced)         0.902     4.724    U_ARBITRER/codeif_cpu_early_ready_INST_0_i_1_n_1
                         LUT6 (Prop_lut6_I2_O)        0.124     4.848 r  U_ARBITRER/codeif_cpu_early_ready_INST_0/O
                         net (fo=5, unplaced)         0.477     5.325    U_CPU/codeif_cpu_early_ready
                         LUT4 (Prop_lut4_I0_O)        0.124     5.449 f  U_CPU/pc_exe_r[31]_i_2/O
                         net (fo=2, unplaced)         1.122     6.571    U_CPU/pc_exe_r[31]_i_2_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.695 r  U_CPU/pc_exe_r[31]_i_1/O
                         net (fo=64, unplaced)        0.507     7.202    U_CPU/pc_exe_r[31]_i_1_n_1
                         LUT4 (Prop_lut4_I1_O)        0.124     7.326 f  U_CPU/cpu_codeif_addr[30]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.000     7.326    U_CPU/cpu_codeif_addr[30]_INST_0_i_2_n_1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     7.571 f  U_CPU/cpu_codeif_addr[30]_INST_0/O
                         net (fo=3, unplaced)         0.923     8.494    U_ARBITRER/cpu_codeif_addr[30]
                         LUT5 (Prop_lut5_I1_O)        0.298     8.792 f  U_ARBITRER/tcmdata_addr[12]_INST_0_i_2/O
                         net (fo=50, unplaced)        0.531     9.323    U_ARBITRER/tcmdata_addr[12]_INST_0_i_2_n_1
                         LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  U_ARBITRER/tcmdata_en_INST_0/O
                         net (fo=6, unplaced)         0.451     9.898    U_TCM_DATA/en
                         LUT4 (Prop_lut4_I3_O)        0.124    10.022 r  U_TCM_DATA/ready_nxt_INST_0/O
                         net (fo=2, unplaced)         0.460    10.482    U_ARBITRER/tcmdata_ready_nxt
                         LUT3 (Prop_lut3_I0_O)        0.124    10.606 r  U_ARBITRER/dataif_cpu_early_ready_INST_0/O
                         net (fo=1, unplaced)         0.449    11.055    U_CPU/dataif_cpu_early_ready
                         LUT6 (Prop_lut6_I0_O)        0.124    11.179 f  U_CPU/FSM_sequential_pstate_r[1]_i_2/O
                         net (fo=1, unplaced)         0.449    11.628    U_CPU/FSM_sequential_pstate_r[1]_i_2_n_1
                         LUT5 (Prop_lut5_I0_O)        0.124    11.752 r  U_CPU/FSM_sequential_pstate_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000    11.752    U_CPU/FSM_sequential_pstate_r[1]_i_1_n_1
                         FDCE                                         r  U_CPU/FSM_sequential_pstate_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.479 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=203, unplaced)       0.439    17.769    U_CPU/clk
                         FDCE                                         r  U_CPU/FSM_sequential_pstate_r_reg[1]/C
                         clock pessimism              0.531    18.300    
                         clock uncertainty           -0.082    18.218    
                         FDCE (Setup_fdce_C_D)        0.029    18.247    U_CPU/FSM_sequential_pstate_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  6.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_CPU/instruction_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.480%)  route 0.354ns (71.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=203, unplaced)       0.114    -0.928    U_CPU/clk
                         FDCE                                         r  U_CPU/instruction_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.787 r  U_CPU/instruction_r_reg[10]/Q
                         net (fo=99, unplaced)        0.354    -0.433    U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/ADDRD3
                         RAMS32                                       r  U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=203, unplaced)       0.259    -1.063    U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/WCLK
                         RAMS32                                       r  U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism              0.280    -0.783    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.241    -0.542    U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m_arty_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424               U_TCM_CODE/U_MEM/RAM_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360              U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                U_CPU/U_REG_FILE/regfile_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                U_CPU/U_REG_FILE/regfile_reg_r1_0_31_30_31/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_arty_mmcm
  To Clock:  clkfbout_arty_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_arty_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                U_CLK_GEN/U_MCM/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBIN



