git clone --depth 1 --no-tags https://github.com/seonskim/verilog_axi-interconnect.git f:/verilog_sva_gh_scraper/data/full_repos/220644056
git clone --depth 1 --no-tags https://github.com/tomverbeure/cisco-hwic-3g-cdma.git f:/verilog_sva_gh_scraper/data/full_repos/220711656
git clone --depth 1 --no-tags https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop.git f:/verilog_sva_gh_scraper/data/full_repos/221964751
git clone --depth 1 --no-tags https://github.com/WayneGong/Image_Rotate.git f:/verilog_sva_gh_scraper/data/full_repos/223690331
git clone --depth 1 --no-tags https://github.com/hibagus/64pointFFTProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/222812191
git clone --depth 1 --no-tags https://github.com/uec-hanken/tee-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/220983214
git clone --depth 1 --no-tags https://github.com/Pipepw/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/219322170
git clone --depth 1 --no-tags https://github.com/yuezhao1/ANLU_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/223663390
git clone --depth 1 --no-tags https://github.com/lawrie/saxonsoc-ulx3s-bin.git f:/verilog_sva_gh_scraper/data/full_repos/222993233
git clone --depth 1 --no-tags https://github.com/Grazfather/glitcher.git f:/verilog_sva_gh_scraper/data/full_repos/220684300
git clone --depth 1 --no-tags https://github.com/vmarribas/VerMFi.git f:/verilog_sva_gh_scraper/data/full_repos/218735039
git clone --depth 1 --no-tags https://github.com/fuzhidai/CPU-Design-Based-on-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/224949911
git clone --depth 1 --no-tags https://github.com/wu-qing-157/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/221175306
git clone --depth 1 --no-tags https://github.com/Muhazam-Mustapha/SqrtCORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/220149009
git clone --depth 1 --no-tags https://github.com/uXeBoy/Arduboy_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/222848995
git clone --depth 1 --no-tags https://github.com/cla7aye15I4nd/trivial-riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/222395143
git clone --depth 1 --no-tags https://github.com/vasanthkumar18/Cache-Compression.git f:/verilog_sva_gh_scraper/data/full_repos/223739703
git clone --depth 1 --no-tags https://github.com/ghuaerm/FPGA_piano.git f:/verilog_sva_gh_scraper/data/full_repos/223301106
git clone --depth 1 --no-tags https://github.com/Deskearth/BUTP_FPGA_Course.git f:/verilog_sva_gh_scraper/data/full_repos/222253335
git clone --depth 1 --no-tags https://github.com/t123yh/MIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/224138991
git clone --depth 1 --no-tags https://github.com/Rigoaguia/i2c_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/218830052
git clone --depth 1 --no-tags https://github.com/Divyansh03/FIR-Filter-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/222208131
git clone --depth 1 --no-tags https://github.com/linuxhuskarl/keccak-asic.git f:/verilog_sva_gh_scraper/data/full_repos/219828791
git clone --depth 1 --no-tags https://github.com/mattvenn/intro-formal-videos-resources.git f:/verilog_sva_gh_scraper/data/full_repos/218732049
git clone --depth 1 --no-tags https://github.com/dominic-meads/SPI-master-for-MCP3202-ADC-and-MCP4822-DAC.git f:/verilog_sva_gh_scraper/data/full_repos/222367055
git clone --depth 1 --no-tags https://github.com/yeatsec/izhikevich-graph-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/223011970
git clone --depth 1 --no-tags https://github.com/JAnanthakrishnan/512-Bit-AES-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/223861963
git clone --depth 1 --no-tags https://github.com/aakashvenky/ECG-signal-processing-using-ModelSim.git f:/verilog_sva_gh_scraper/data/full_repos/220403543
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Lightweight-Framework.git f:/verilog_sva_gh_scraper/data/full_repos/220704653
git clone --depth 1 --no-tags https://github.com/Forth-Generation/microForth.git f:/verilog_sva_gh_scraper/data/full_repos/219358111
git clone --depth 1 --no-tags https://github.com/p4r4xor/Montgomery1024.git f:/verilog_sva_gh_scraper/data/full_repos/224372363
git clone --depth 1 --no-tags https://github.com/yyNoBug/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/223203016
git clone --depth 1 --no-tags https://github.com/SamWibatt/FPGA_AI_SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/221027180
git clone --depth 1 --no-tags https://github.com/dominic-meads/SPWM-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/222366655
git clone --depth 1 --no-tags https://github.com/dpiegdon/verilog-can.git f:/verilog_sva_gh_scraper/data/full_repos/219410675
git clone --depth 1 --no-tags https://github.com/pumpkinstay/cache_controller.git f:/verilog_sva_gh_scraper/data/full_repos/220480010
git clone --depth 1 --no-tags https://github.com/Ahmadreza-SY/arm-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/221287965
git clone --depth 1 --no-tags https://github.com/shushm/PDSVM-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/221378997
git clone --depth 1 --no-tags https://github.com/fstqwq/PipyV.git f:/verilog_sva_gh_scraper/data/full_repos/225005302
git clone --depth 1 --no-tags https://github.com/Verdvana/NCO.git f:/verilog_sva_gh_scraper/data/full_repos/224182477
git clone --depth 1 --no-tags https://github.com/LinsongGuo/risc-v-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/222959849
git clone --depth 1 --no-tags https://github.com/nikhil-rajesh/AES_128bit_Encryption_Decryption_In_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/223614265
git clone --depth 1 --no-tags https://github.com/silenceofWT/DigitalClock-verilog-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/219251304
git clone --depth 1 --no-tags https://github.com/atxarib99/ALUVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/220337905
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-GreenBeret.git f:/verilog_sva_gh_scraper/data/full_repos/219228794
git clone --depth 1 --no-tags https://github.com/nagaokayuji/FPGA-Ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/219917900
git clone --depth 1 --no-tags https://github.com/GaryBecker77479/AppleFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/219376697
git clone --depth 1 --no-tags https://github.com/MichaelMelkor/General_Aurora_Intf.git f:/verilog_sva_gh_scraper/data/full_repos/220421726
git clone --depth 1 --no-tags https://github.com/Aditya-11/RNBIP-2-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/218779832
git clone --depth 1 --no-tags https://github.com/esophagus-now/ye_olde_verilogge.git f:/verilog_sva_gh_scraper/data/full_repos/224883518
git clone --depth 1 --no-tags https://github.com/korasik/SAS_LR2.git f:/verilog_sva_gh_scraper/data/full_repos/223773661
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/MobileNet_FPGA_MNIST_letters.git f:/verilog_sva_gh_scraper/data/full_repos/220976614
git clone --depth 1 --no-tags https://github.com/yzy19900402/uDMA.git f:/verilog_sva_gh_scraper/data/full_repos/224890496
git clone --depth 1 --no-tags https://github.com/josh-bone/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/221055354
git clone --depth 1 --no-tags https://github.com/Arjun-B-J/Elevator---verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/220825955
git clone --depth 1 --no-tags https://github.com/Hide-on-bush2/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/220588117
git clone --depth 1 --no-tags https://github.com/CRThu/AZPR_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/220972593
git clone --depth 1 --no-tags https://github.com/Verdvana/CORDIC_SinCos.git f:/verilog_sva_gh_scraper/data/full_repos/223932316
git clone --depth 1 --no-tags https://github.com/Arkaeriit/reflet.git f:/verilog_sva_gh_scraper/data/full_repos/224537246
git clone --depth 1 --no-tags https://github.com/sazczmh/AD9284_LVDS_Official-_Reference_Code.git f:/verilog_sva_gh_scraper/data/full_repos/218999364
git clone --depth 1 --no-tags https://github.com/shreyas1998/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/219746329
git clone --depth 1 --no-tags https://github.com/gromero/ecp5.git f:/verilog_sva_gh_scraper/data/full_repos/218142757
git clone --depth 1 --no-tags https://github.com/emsec/ImpeccableCircuitsII.git f:/verilog_sva_gh_scraper/data/full_repos/223782125
git clone --depth 1 --no-tags https://github.com/cacauvicosa/mips.git f:/verilog_sva_gh_scraper/data/full_repos/219334039
git clone --depth 1 --no-tags https://github.com/erictaur/Large-Scale-Reconfigurable-Neuromorphic-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/223770511
git clone --depth 1 --no-tags https://github.com/shreyas1998/AES_128-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/219752625
git clone --depth 1 --no-tags https://github.com/racerxdl/fpgaserialterminal.git f:/verilog_sva_gh_scraper/data/full_repos/223511054
git clone --depth 1 --no-tags https://github.com/hruskraj/MIPS32-processor.git f:/verilog_sva_gh_scraper/data/full_repos/225003567
git clone --depth 1 --no-tags https://github.com/iabhishekdas/burstErrorCorrection.git f:/verilog_sva_gh_scraper/data/full_repos/222459714
git clone --depth 1 --no-tags https://github.com/esden/hadbadge2019_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/221572566
git clone --depth 1 --no-tags https://github.com/hubmartin/CYC1000_FPGA_LVDS_DISPLAY.git f:/verilog_sva_gh_scraper/data/full_repos/221495072
git clone --depth 1 --no-tags https://github.com/UT-LCA/softmax.git f:/verilog_sva_gh_scraper/data/full_repos/218993893
git clone --depth 1 --no-tags https://github.com/sibanez12/perc-p4.git f:/verilog_sva_gh_scraper/data/full_repos/219704657
git clone --depth 1 --no-tags https://github.com/Sanskar777/Dynamic-branch-predictor-in-pipelined-processors.git f:/verilog_sva_gh_scraper/data/full_repos/222495768
git clone --depth 1 --no-tags https://github.com/nmikstas/cmos-camera.git f:/verilog_sva_gh_scraper/data/full_repos/223339096
git clone --depth 1 --no-tags https://github.com/yoshiV3/MontgomeryDDP.git f:/verilog_sva_gh_scraper/data/full_repos/222472788
git clone --depth 1 --no-tags https://github.com/yumaueda/selevy.git f:/verilog_sva_gh_scraper/data/full_repos/224505980
git clone --depth 1 --no-tags https://github.com/aklsh/Hephaestus.git f:/verilog_sva_gh_scraper/data/full_repos/224632212
git clone --depth 1 --no-tags https://github.com/varkenvarken/fpga-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/223186037
git clone --depth 1 --no-tags https://github.com/Raven-Beholder/OPEN-HUST-EIC-EXCELLENT.git f:/verilog_sva_gh_scraper/data/full_repos/222679692
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/FFT-Hardware-Architectures.git f:/verilog_sva_gh_scraper/data/full_repos/219219909
git clone --depth 1 --no-tags https://github.com/Verdvana/FIR_Low_Pass_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/220004625
git clone --depth 1 --no-tags https://github.com/Mifan-rabbit/DigitalCircuits.git f:/verilog_sva_gh_scraper/data/full_repos/218404347
git clone --depth 1 --no-tags https://github.com/FourierX9/FPGA_Wave_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/220260615
git clone --depth 1 --no-tags https://github.com/ekiwi/picojava2-archive.git f:/verilog_sva_gh_scraper/data/full_repos/221578426
git clone --depth 1 --no-tags https://github.com/americobarros/ece241.git f:/verilog_sva_gh_scraper/data/full_repos/223065231
git clone --depth 1 --no-tags https://github.com/Rigoaguia/hamming_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/218826346
git clone --depth 1 --no-tags https://github.com/mattvenn/rgb_panel_supercon.git f:/verilog_sva_gh_scraper/data/full_repos/222145064
git clone --depth 1 --no-tags https://github.com/ngdxzy/AXI_DRP.git f:/verilog_sva_gh_scraper/data/full_repos/224950678
git clone --depth 1 --no-tags https://github.com/ekoehn/OTDR_KC705.git f:/verilog_sva_gh_scraper/data/full_repos/223409655
git clone --depth 1 --no-tags https://github.com/smiling-boy-zixi/Anlogic_FPGA_shopping_car.git f:/verilog_sva_gh_scraper/data/full_repos/223706798
git clone --depth 1 --no-tags https://github.com/luppp22/CelluarAutomata_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/224412909
git clone --depth 1 --no-tags https://github.com/aut-ce/CE202-LC-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/221162783
git clone --depth 1 --no-tags https://github.com/Chaojidajian/HDL-bits-answer.git f:/verilog_sva_gh_scraper/data/full_repos/221096388
git clone --depth 1 --no-tags https://github.com/GabeRoque97/CMPE-140-Assignment-8.git f:/verilog_sva_gh_scraper/data/full_repos/223028672
git clone --depth 1 --no-tags https://github.com/wdevore/Verilog-7400-TTLs.git f:/verilog_sva_gh_scraper/data/full_repos/222164910
git clone --depth 1 --no-tags https://github.com/family5love/FPGA_UART2XINTF.git f:/verilog_sva_gh_scraper/data/full_repos/223744384
git clone --depth 1 --no-tags https://github.com/JustinBaldock/Remake-A2320.git f:/verilog_sva_gh_scraper/data/full_repos/221369533
git clone --depth 1 --no-tags https://github.com/KevinPal/FPGA-3D-Renderer-ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/222040672
git clone --depth 1 --no-tags https://github.com/Stenardt-9002/Verilog-files-VLSI-course-.git f:/verilog_sva_gh_scraper/data/full_repos/224907385
