==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 265.816 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.03 seconds. CPU system time: 1.86 seconds. Elapsed time: 18.72 seconds; current allocated memory: 267.246 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,675 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 799 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 534 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 457 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 457 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 457 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 457 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 457 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 373 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.67 seconds; current allocated memory: 269.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 269.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 269.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 270.422 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 292.859 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 294.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 295.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 295.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 298.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 298.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 300.102 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 305.500 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 314.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 197.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.9 seconds. CPU system time: 2.64 seconds. Elapsed time: 32.29 seconds; current allocated memory: 48.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.39 seconds. CPU system time: 0.81 seconds. Elapsed time: 9.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 192 seconds. CPU system time: 34.99 seconds. Elapsed time: 5066.36 seconds; current allocated memory: 10.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.770 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.38 seconds. CPU system time: 1.64 seconds. Elapsed time: 12.05 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.9 seconds; current allocated memory: 236.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.336 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 259.754 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 265.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 265.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 267.070 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 273.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 281.832 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.49 seconds. CPU system time: 2.25 seconds. Elapsed time: 21.16 seconds; current allocated memory: 49.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 107.77 seconds. CPU system time: 5.25 seconds. Elapsed time: 74.41 seconds; current allocated memory: 10.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.770 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.88 seconds. CPU system time: 1.58 seconds. Elapsed time: 12.47 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.95 seconds; current allocated memory: 236.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.336 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 259.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 261.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 265.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 265.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 267.070 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 273.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 281.832 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.09 seconds. CPU system time: 2.14 seconds. Elapsed time: 21.63 seconds; current allocated memory: 49.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 105.42 seconds. CPU system time: 5.4 seconds. Elapsed time: 119.06 seconds; current allocated memory: 10.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.35 seconds. CPU system time: 0.79 seconds. Elapsed time: 7.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.26 seconds. CPU system time: 0.8 seconds. Elapsed time: 7.05 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.770 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.53 seconds. CPU system time: 1.63 seconds. Elapsed time: 12.18 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,579 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.98 seconds; current allocated memory: 236.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.328 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 259.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.402 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 265.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 265.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 267.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 272.934 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 281.828 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.93 seconds. CPU system time: 2.25 seconds. Elapsed time: 21.59 seconds; current allocated memory: 49.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.21 seconds. CPU system time: 1.59 seconds. Elapsed time: 15.83 seconds; current allocated memory: 10.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.27 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.5 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.99 seconds. CPU system time: 0.72 seconds. Elapsed time: 6.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.770 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.23 seconds. CPU system time: 1.66 seconds. Elapsed time: 12.93 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,579 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.49 seconds. Elapsed time: 8.25 seconds; current allocated memory: 236.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.328 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 259.758 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 265.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 265.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 265.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 267.062 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 272.930 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.26 seconds; current allocated memory: 281.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.7 seconds. CPU system time: 2.28 seconds. Elapsed time: 22.38 seconds; current allocated memory: 49.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 126.46 seconds. CPU system time: 5.56 seconds. Elapsed time: 113.82 seconds; current allocated memory: 10.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 87.03 seconds. CPU system time: 4.6 seconds. Elapsed time: 63.86 seconds; current allocated memory: 11.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.14 seconds. CPU system time: 0.84 seconds. Elapsed time: 7.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.19 seconds. CPU system time: 0.69 seconds. Elapsed time: 6.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.770 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.55 seconds. CPU system time: 1.63 seconds. Elapsed time: 12.2 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,579 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.98 seconds; current allocated memory: 236.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.328 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 259.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 265.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 265.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 267.070 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 272.934 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 281.832 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.79 seconds. CPU system time: 2.18 seconds. Elapsed time: 21.42 seconds; current allocated memory: 49.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 94.36 seconds. CPU system time: 4.52 seconds. Elapsed time: 68.95 seconds; current allocated memory: 10.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.87 seconds. CPU system time: 1.11 seconds. Elapsed time: 12 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 232.770 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.99 seconds. CPU system time: 2.35 seconds. Elapsed time: 18.38 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,579 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.71 seconds. Elapsed time: 9.1 seconds; current allocated memory: 236.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.328 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 259.754 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 261.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 262.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 265.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 265.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 267.062 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 272.930 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 281.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.95 seconds. CPU system time: 3.26 seconds. Elapsed time: 29.37 seconds; current allocated memory: 49.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.770 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.49 seconds. CPU system time: 2.41 seconds. Elapsed time: 18.93 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,579 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.75 seconds. Elapsed time: 9.21 seconds; current allocated memory: 236.328 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.328 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 259.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 261.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 265.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 265.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 267.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 272.934 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 281.828 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.6 seconds. CPU system time: 3.29 seconds. Elapsed time: 30.04 seconds; current allocated memory: 49.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 208.09 seconds. CPU system time: 12.78 seconds. Elapsed time: 358.78 seconds; current allocated memory: 10.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.49 seconds. CPU system time: 1.24 seconds. Elapsed time: 12.75 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
WARNING: [HLS 200-484] The 'csim_design -profile' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.2 seconds. CPU system time: 1.53 seconds. Elapsed time: 21.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.19 seconds. CPU system time: 1.06 seconds. Elapsed time: 11.29 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.56 seconds. CPU system time: 0.92 seconds. Elapsed time: 9.78 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.31 seconds. CPU system time: 0.91 seconds. Elapsed time: 9.23 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 266.383 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.08 seconds. CPU system time: 2.37 seconds. Elapsed time: 18.49 seconds; current allocated memory: 267.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,571 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.72 seconds. Elapsed time: 8.97 seconds; current allocated memory: 270.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 270.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 270.984 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 293.410 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 295.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 296.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 296.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 298.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 298.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 300.707 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 306.547 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 315.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.92 seconds. CPU system time: 3.27 seconds. Elapsed time: 29.28 seconds; current allocated memory: 49.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.08 seconds. CPU system time: 1.65 seconds. Elapsed time: 12.85 seconds; current allocated memory: 233.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.9 seconds; current allocated memory: 236.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.449 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:78:1) in function 'OP_AL_32B'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.512 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 248.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'OP_AL_32B' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 248.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 248.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/func3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'OP_AL_32B' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 249.168 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 253.461 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 261.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for OP_AL_32B.
INFO: [VLOG 209-307] Generating Verilog RTL for OP_AL_32B.
INFO: [HLS 200-789] **** Estimated Fmax: 331.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.55 seconds. CPU system time: 2.21 seconds. Elapsed time: 21.52 seconds; current allocated memory: 29.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 142.84 seconds. CPU system time: 9.44 seconds. Elapsed time: 339.5 seconds; current allocated memory: 10.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name OP_AL_32B OP_AL_32B 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.4 seconds. CPU system time: 0.68 seconds. Elapsed time: 7.24 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.22 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.53 seconds. CPU system time: 1.66 seconds. Elapsed time: 12.49 seconds; current allocated memory: 233.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,571 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.92 seconds; current allocated memory: 236.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.250 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 259.664 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 261.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 267.012 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 272.992 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 281.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.69 seconds. CPU system time: 2.28 seconds. Elapsed time: 21.72 seconds; current allocated memory: 49.211 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.434 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
WARNING: [HLS 207-5559] missing argument for 'port' (hart.cpp:9:9)
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.35 seconds. CPU system time: 1.72 seconds. Elapsed time: 14.09 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,571 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.12 seconds; current allocated memory: 236.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.348 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 259.789 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 265.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 267.094 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 273.215 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 281.801 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.79 seconds. CPU system time: 2.37 seconds. Elapsed time: 23.48 seconds; current allocated memory: 49.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 119.41 seconds. CPU system time: 6.11 seconds. Elapsed time: 83.64 seconds; current allocated memory: 11.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.434 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
WARNING: [HLS 207-5559] missing argument for 'port' (hart.cpp:9:9)
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.1 seconds. CPU system time: 1.77 seconds. Elapsed time: 15.03 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,580 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 542 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.27 seconds; current allocated memory: 236.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.172 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 262.281 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.980 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 275.816 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 284.645 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.61 seconds. CPU system time: 2.39 seconds. Elapsed time: 24.5 seconds; current allocated memory: 52.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.434 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
WARNING: [HLS 207-5559] missing argument for 'port' (hart.cpp:9:9)
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.86 seconds. CPU system time: 1.9 seconds. Elapsed time: 15.77 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,628 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 540 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 562 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.11 seconds; current allocated memory: 236.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.852 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.648 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 269.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 269.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 273.816 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 282.633 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 182.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.19 seconds. CPU system time: 2.49 seconds. Elapsed time: 25.07 seconds; current allocated memory: 50.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.434 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.77 seconds. CPU system time: 1.92 seconds. Elapsed time: 14.71 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,586 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 864 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:9:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.16 seconds; current allocated memory: 236.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.125 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 262.254 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.129 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.922 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 276.012 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 284.629 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.21 seconds. CPU system time: 2.58 seconds. Elapsed time: 24.12 seconds; current allocated memory: 52.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.434 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.1 seconds. CPU system time: 1.82 seconds. Elapsed time: 13.95 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,698 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 546 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 568 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:9:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.01 seconds; current allocated memory: 236.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.188 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:68:37) to (hart.cpp:70:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.262 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 269.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.992 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 276.074 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 284.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 180.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.53 seconds. CPU system time: 2.3 seconds. Elapsed time: 23.56 seconds; current allocated memory: 52.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 101.61 seconds. CPU system time: 5.09 seconds. Elapsed time: 127.18 seconds; current allocated memory: 11.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.434 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.47 seconds. CPU system time: 2.26 seconds. Elapsed time: 22.1 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,812 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 567 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 410 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:9:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.86 seconds. Elapsed time: 19.9 seconds; current allocated memory: 236.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 236.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.87 seconds; current allocated memory: 237.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 239.223 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:68:37) to (hart.cpp:70:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 262.363 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 269.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.94 seconds; current allocated memory: 269.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 269.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 269.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 269.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 270.289 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 276.441 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 285.164 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.15 seconds. CPU system time: 3.37 seconds. Elapsed time: 48.24 seconds; current allocated memory: 52.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.434 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.05 seconds. CPU system time: 1.9 seconds. Elapsed time: 13.98 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,480 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 831 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 567 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 410 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:9:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.11 seconds; current allocated memory: 236.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.160 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:68:37) to (hart.cpp:70:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 262.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 269.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.281 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 276.434 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 285.125 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.66 seconds. CPU system time: 2.5 seconds. Elapsed time: 23.6 seconds; current allocated memory: 52.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 113.65 seconds. CPU system time: 5.67 seconds. Elapsed time: 91.66 seconds; current allocated memory: 11.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.430 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.36 seconds. CPU system time: 1.98 seconds. Elapsed time: 16.13 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,479 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 830 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 566 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 588 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 494 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 494 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 494 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 494 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 494 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 494 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 410 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.09 seconds; current allocated memory: 236.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 237.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.215 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:66:37) to (hart.cpp:68:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.355 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 265.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 270.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 276.422 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 285.074 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.71 seconds. CPU system time: 2.6 seconds. Elapsed time: 26.39 seconds; current allocated memory: 52.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.426 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.5 seconds. CPU system time: 1.43 seconds. Elapsed time: 14.94 seconds; current allocated memory: 234.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,641 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.44 seconds. Elapsed time: 8.02 seconds; current allocated memory: 236.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.477 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.066 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 258.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'OP_AL_32I' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 258.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32I/opcode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32I/func7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32I/func3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32I/op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32I/op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'OP_AL_32I' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 258.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 258.066 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 264.246 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for OP_AL_32I.
INFO: [VLOG 209-307] Generating Verilog RTL for OP_AL_32I.
INFO: [HLS 200-789] **** Estimated Fmax: 349.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.29 seconds. CPU system time: 1.95 seconds. Elapsed time: 23.84 seconds; current allocated memory: 31.961 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.426 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.16 seconds. CPU system time: 1.8 seconds. Elapsed time: 14.98 seconds; current allocated memory: 234.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.09 seconds; current allocated memory: 236.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.461 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:78:1) in function 'OP_AL_32B'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.281 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'OP_AL_32B' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/func3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'OP_AL_32B' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.281 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 257.281 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 261.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for OP_AL_32B.
INFO: [VLOG 209-307] Generating Verilog RTL for OP_AL_32B.
INFO: [HLS 200-789] **** Estimated Fmax: 331.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.76 seconds. CPU system time: 2.36 seconds. Elapsed time: 23.81 seconds; current allocated memory: 29.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.09 seconds. CPU system time: 1.79 seconds. Elapsed time: 13.9 seconds; current allocated memory: 234.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.17 seconds; current allocated memory: 236.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.449 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:78:1) in function 'OP_AL_32B'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.543 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'OP_AL_32B' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/func3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'OP_AL_32B/op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'OP_AL_32B' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.543 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 257.543 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 261.770 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for OP_AL_32B.
INFO: [VLOG 209-307] Generating Verilog RTL for OP_AL_32B.
INFO: [HLS 200-789] **** Estimated Fmax: 331.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.82 seconds. CPU system time: 2.41 seconds. Elapsed time: 22.79 seconds; current allocated memory: 29.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 232.426 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.62 seconds. CPU system time: 1.88 seconds. Elapsed time: 14.5 seconds; current allocated memory: 234.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,388 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 815 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 561 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 583 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 412 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.98 seconds; current allocated memory: 236.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.078 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:63:37) to (hart.cpp:65:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 262.266 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.957 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 275.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 284.449 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.88 seconds. CPU system time: 2.52 seconds. Elapsed time: 23.84 seconds; current allocated memory: 52.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.78 seconds. CPU system time: 1.86 seconds. Elapsed time: 14.65 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,256 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 815 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 561 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 583 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 412 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.99 seconds; current allocated memory: 236.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.098 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:63:37) to (hart.cpp:65:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:7:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 262.293 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 269.918 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 275.957 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 284.473 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 179.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.08 seconds. CPU system time: 2.49 seconds. Elapsed time: 24.03 seconds; current allocated memory: 52.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.48 seconds. CPU system time: 1.89 seconds. Elapsed time: 13.39 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,052 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 298 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.03 seconds; current allocated memory: 236.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 238.461 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:12:10) to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 20 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.184 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 262.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 264.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 265.629 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 269.582 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 278.203 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 250.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.35 seconds. CPU system time: 2.49 seconds. Elapsed time: 22.49 seconds; current allocated memory: 45.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.72 seconds. CPU system time: 1.87 seconds. Elapsed time: 13.61 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,008 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.08 seconds; current allocated memory: 236.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 236.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 238.555 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:12:10) to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 20 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.281 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 262.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 263.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 264.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 264.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 265.707 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 269.992 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 278.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 250.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.82 seconds. CPU system time: 2.51 seconds. Elapsed time: 22.7 seconds; current allocated memory: 45.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.65 seconds. CPU system time: 1.77 seconds. Elapsed time: 13.44 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 601 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 420 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 436 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.45 seconds. Elapsed time: 8.07 seconds; current allocated memory: 236.270 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.641 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 261.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 263.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 265.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 265.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 267.320 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 271.496 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 280.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 243.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.89 seconds. CPU system time: 2.34 seconds. Elapsed time: 22.7 seconds; current allocated memory: 47.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.74 seconds. CPU system time: 1.7 seconds. Elapsed time: 13.46 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,813 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 754 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 327 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 327 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 327 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 327 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 330 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.49 seconds. Elapsed time: 8.01 seconds; current allocated memory: 236.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 238.816 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.852 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.852 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 273.988 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.3 seconds; current allocated memory: 282.383 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 222.76 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.87 seconds. CPU system time: 2.33 seconds. Elapsed time: 22.65 seconds; current allocated memory: 50.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.97 seconds. CPU system time: 1.82 seconds. Elapsed time: 13.8 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,139 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 789 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 583 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 613 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 346 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 333 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.3)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.96 seconds; current allocated memory: 236.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.281 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 238.844 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.703 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.703 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 269.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.703 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 274.797 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 283.469 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 197.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.18 seconds. CPU system time: 2.43 seconds. Elapsed time: 23.06 seconds; current allocated memory: 51.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.94 seconds. CPU system time: 1.74 seconds. Elapsed time: 13.7 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,235 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,050 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 794 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 465 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 447 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.3.6)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.95 seconds; current allocated memory: 236.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 238.859 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 262.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.785 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 274.344 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 283.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 197.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.05 seconds. CPU system time: 2.35 seconds. Elapsed time: 22.81 seconds; current allocated memory: 50.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.01 seconds. CPU system time: 1.93 seconds. Elapsed time: 14.95 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 16,289 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,335 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 971 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 742 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 742 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 742 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 742 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 742 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 742 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 602 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 579 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.21.24)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.99 seconds; current allocated memory: 236.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.070 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10:14)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 262.137 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 268.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 268.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 268.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 268.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 268.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 268.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.449 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 275.137 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 283.793 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 195.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.19 seconds. CPU system time: 2.55 seconds. Elapsed time: 24.14 seconds; current allocated memory: 51.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.93 seconds. CPU system time: 1.75 seconds. Elapsed time: 13.81 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 19,434 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,601 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,158 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,186 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 715 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 699 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.25.28)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.98 seconds; current allocated memory: 236.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.164 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 262.203 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 269.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 269.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 275.855 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 284.289 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 192.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.38 seconds. CPU system time: 2.37 seconds. Elapsed time: 23.19 seconds; current allocated memory: 52.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.461 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.2 seconds. CPU system time: 1.96 seconds. Elapsed time: 17.18 seconds; current allocated memory: 234.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 19,434 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,601 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,158 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,186 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 894 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 715 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 699 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.25.28)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.33 seconds. CPU system time: 0.6 seconds. Elapsed time: 10.38 seconds; current allocated memory: 236.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.363 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 237.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 239.105 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:58:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 262.199 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 268.945 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 268.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 268.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 268.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 268.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 269.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 275.852 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 284.305 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 192.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.09 seconds. CPU system time: 2.7 seconds. Elapsed time: 29.56 seconds; current allocated memory: 52.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 133.21 seconds. CPU system time: 8.67 seconds. Elapsed time: 881.68 seconds; current allocated memory: 11.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.434 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.21 seconds. CPU system time: 1.85 seconds. Elapsed time: 16.21 seconds; current allocated memory: 233.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 19,524 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,636 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,168 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,196 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 904 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 904 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 904 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 904 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 904 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 904 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 722 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 722 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 722 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 722 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 725 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 709 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.25.28)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.08 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.527 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.219 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 32 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 262.254 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 269.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.012 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 275.867 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 284.758 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 192.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.56 seconds. CPU system time: 2.52 seconds. Elapsed time: 25.73 seconds; current allocated memory: 52.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 149.87 seconds. CPU system time: 8.28 seconds. Elapsed time: 143.85 seconds; current allocated memory: 11.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.28 seconds. CPU system time: 0.72 seconds. Elapsed time: 9.92 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 232.430 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.62 seconds. CPU system time: 2.12 seconds. Elapsed time: 31.36 seconds; current allocated memory: 234.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,143 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,525 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,246 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,715 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.124.127)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.133.136)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.124.127)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.73 seconds. Elapsed time: 11.44 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 237.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 239.418 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 262.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 264.371 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 265.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 265.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 267.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 267.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 269.707 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.84 seconds; current allocated memory: 275.352 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 284.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 192.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.93 seconds. CPU system time: 3.11 seconds. Elapsed time: 46.94 seconds; current allocated memory: 52.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 137.8 seconds. CPU system time: 10.63 seconds. Elapsed time: 280.24 seconds; current allocated memory: 11.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.707 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.75 seconds. CPU system time: 2.16 seconds. Elapsed time: 23.4 seconds; current allocated memory: 234.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,831 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,463 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,651 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 375 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.119.122)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.128.131)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.119.122)' into 'hart(ap_int<32>, ap_uint<32>)' (hart.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.77 seconds. Elapsed time: 12.16 seconds; current allocated memory: 236.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 237.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.480 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:57:40) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:10:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 262.477 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 269.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 269.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 269.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 269.645 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 275.723 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 284.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 192.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.95 seconds. CPU system time: 3.12 seconds. Elapsed time: 38.83 seconds; current allocated memory: 51.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'data'; did you mean 'atan'? (hart.cpp:14:44)
INFO: [HLS 207-4436] 'atan' declared here (/usr/include/x86_64-linux-gnu/bits/mathcalls.h:57:16)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.31 seconds. CPU system time: 1.12 seconds. Elapsed time: 13.15 seconds; current allocated memory: 0.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.488 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
WARNING: [HLS 207-5559] missing argument for 'variable' (hart.cpp:14:9)
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'inst1' (top_module.cpp:8:30)
WARNING: [HLS 207-5292] unused parameter 'inst2' (top_module.cpp:8:47)
WARNING: [HLS 207-5292] unused parameter 'current_pc' (top_module.cpp:8:62)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.63 seconds. CPU system time: 2.34 seconds. Elapsed time: 18.05 seconds; current allocated memory: 234.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,934 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,498 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,209 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,678 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 333 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.124.127)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.133.136)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.124.127)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.71 seconds. Elapsed time: 10.93 seconds; current allocated memory: 236.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 237.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 237.801 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 259.914 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 261.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 262.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 263.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/r1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/r2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 266.227 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 271.574 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 280.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 243.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.78 seconds. CPU system time: 3.21 seconds. Elapsed time: 31.67 seconds; current allocated memory: 48.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.488 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'hart_out' (hart.cpp:14:44)
WARNING: [HLS 207-5554] invalid variable expr  (hart.cpp:14:44)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.54 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.26 seconds; current allocated memory: 1.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.488 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'inst1' (top_module.cpp:8:30)
WARNING: [HLS 207-5292] unused parameter 'inst2' (top_module.cpp:8:47)
WARNING: [HLS 207-5292] unused parameter 'current_pc' (top_module.cpp:8:62)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.83 seconds. CPU system time: 2.1 seconds. Elapsed time: 15.98 seconds; current allocated memory: 234.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,934 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,498 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,209 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,678 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 333 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.124.127)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.133.136)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.124.127)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.14 seconds; current allocated memory: 236.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.734 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 259.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 263.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 263.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/r1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/r2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 271.562 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 280.219 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 243.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.07 seconds. CPU system time: 2.77 seconds. Elapsed time: 25.22 seconds; current allocated memory: 47.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.488 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'hart' (top_module.cpp:34:12)
INFO: [HLS 207-4373] candidate function not viable: requires 2 arguments, but 4 were provided (./parameters.hpp:85:13)
ERROR: [HLS 207-3339] no matching function for call to 'hart' (top_module.cpp:39:13)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.77 seconds. CPU system time: 2.05 seconds. Elapsed time: 13.88 seconds; current allocated memory: 1.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.488 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.17 seconds. CPU system time: 2.24 seconds. Elapsed time: 16.42 seconds; current allocated memory: 234.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,934 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,498 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,209 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,678 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 333 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.124.127)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.133.136)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.124.127)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.64 seconds. Elapsed time: 8.41 seconds; current allocated memory: 236.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.711 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 259.828 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 263.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/r1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/r2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.129 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 271.555 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 280.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 243.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.01 seconds. CPU system time: 3 seconds. Elapsed time: 26.16 seconds; current allocated memory: 47.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.754 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.35 seconds. CPU system time: 2.36 seconds. Elapsed time: 18.73 seconds; current allocated memory: 234.035 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 22,926 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,188 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,581 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,519 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 797 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 797 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 797 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 797 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 802 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 775 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.134.137)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.02 seconds. CPU system time: 0.64 seconds. Elapsed time: 9.48 seconds; current allocated memory: 236.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.793 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 237.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.809 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 260.223 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 271.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 272.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 272.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 273.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 273.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 274.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 274.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 274.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 277.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-278] Implementing memory 'top_module_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 279.559 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 283.875 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 152.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.27 seconds. CPU system time: 3.14 seconds. Elapsed time: 31.93 seconds; current allocated memory: 60.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.777 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.91 seconds. CPU system time: 2.34 seconds. Elapsed time: 17.61 seconds; current allocated memory: 234.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44,966 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,322 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,001 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,563 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,510 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.134.137)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.32 seconds; current allocated memory: 236.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.848 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 260.383 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 271.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 272.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 273.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 273.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 275.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 275.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 277.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-278] Implementing memory 'top_module_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.141 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 284.801 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 293.875 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 151.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.86 seconds. CPU system time: 3.04 seconds. Elapsed time: 28.06 seconds; current allocated memory: 61.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.758 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.39 seconds. CPU system time: 2.58 seconds. Elapsed time: 24.77 seconds; current allocated memory: 234.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44,966 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,322 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,001 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,563 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,510 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.134.137)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.65 seconds. Elapsed time: 10.79 seconds; current allocated memory: 236.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 237.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.871 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 260.398 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 271.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 272.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 272.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 273.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 273.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 275.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 275.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 275.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 277.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-278] Implementing memory 'top_module_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.133 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 284.902 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 293.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 151.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.98 seconds. CPU system time: 3.42 seconds. Elapsed time: 39.64 seconds; current allocated memory: 61.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.66 seconds. CPU system time: 1.76 seconds. Elapsed time: 16.43 seconds; current allocated memory: 234.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44,966 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,322 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,001 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,563 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,511 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.134.137)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.44 seconds; current allocated memory: 236.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.891 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 260.348 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 272.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 272.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 273.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 273.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 275.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 275.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 277.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-278] Implementing memory 'top_module_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.012 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 284.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 293.773 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 151.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.73 seconds. CPU system time: 2.27 seconds. Elapsed time: 26.64 seconds; current allocated memory: 61.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.05 seconds. CPU system time: 3.23 seconds. Elapsed time: 25.34 seconds; current allocated memory: 234.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44,966 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,322 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,001 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,961 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,557 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,563 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,511 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.134.137)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.89 seconds. CPU system time: 0.85 seconds. Elapsed time: 9.66 seconds; current allocated memory: 236.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 237.887 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 260.352 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 271.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 272.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 272.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 273.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 273.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 275.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 275.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 277.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [RTMG 210-278] Implementing memory 'top_module_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.016 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 284.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 293.773 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 151.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.07 seconds. CPU system time: 4.31 seconds. Elapsed time: 37.56 seconds; current allocated memory: 61.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.758 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.26 seconds. CPU system time: 2.36 seconds. Elapsed time: 27.1 seconds; current allocated memory: 234.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44,967 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,323 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,126 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,002 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,962 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,469 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,292 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,292 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,288 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,288 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,884 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,884 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,884 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,884 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,890 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,838 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.134.137)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0.76 seconds. Elapsed time: 11.76 seconds; current allocated memory: 236.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 237.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.844 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 262.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 287.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 288.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 289.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.9 seconds; current allocated memory: 328.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.31 seconds; current allocated memory: 328.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 328.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 328.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.42 seconds; current allocated memory: 362.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 395.742 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 399.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.87 seconds. CPU system time: 3.45 seconds. Elapsed time: 56.17 seconds; current allocated memory: 167.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.777 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.65 seconds. CPU system time: 2.28 seconds. Elapsed time: 16.94 seconds; current allocated memory: 234.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44,998 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,326 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,129 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,005 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,965 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,472 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,295 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,295 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,291 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,291 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,893 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,841 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.134.137)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.11 seconds; current allocated memory: 236.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.852 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 262.980 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 288.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 288.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 289.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 289.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.05 seconds; current allocated memory: 326.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.28 seconds; current allocated memory: 326.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 326.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 326.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 359.523 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.13 seconds; current allocated memory: 393.160 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 397.340 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.19 seconds. CPU system time: 3.09 seconds. Elapsed time: 37.54 seconds; current allocated memory: 164.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.89 seconds. CPU system time: 2.19 seconds. Elapsed time: 16.2 seconds; current allocated memory: 234.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44,998 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,326 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,129 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,005 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,965 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,472 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,295 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,295 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,291 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,291 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,893 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,841 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.134.137)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.125.128)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.22 seconds; current allocated memory: 236.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 237.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 238.855 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 262.988 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 288.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 288.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 289.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.51 seconds; current allocated memory: 317.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.38 seconds; current allocated memory: 317.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 317.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 317.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 359.520 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.07 seconds; current allocated memory: 393.156 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 397.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.12 seconds. CPU system time: 3.12 seconds. Elapsed time: 38.65 seconds; current allocated memory: 164.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.758 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.13 seconds. CPU system time: 2.87 seconds. Elapsed time: 26.52 seconds; current allocated memory: 234.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,648 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,635 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,585 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,031 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,414 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,107 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 0.75 seconds. Elapsed time: 11.06 seconds; current allocated memory: 236.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 237.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.824 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 262.883 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 286.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 287.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.26 seconds; current allocated memory: 318.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.37 seconds; current allocated memory: 318.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 318.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 318.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 362.156 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 394.258 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 398.418 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.46 seconds. CPU system time: 3.98 seconds. Elapsed time: 53.94 seconds; current allocated memory: 166.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.24 seconds. CPU system time: 2.59 seconds. Elapsed time: 20.93 seconds; current allocated memory: 234.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,648 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,635 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,585 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,031 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,414 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,107 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.54 seconds. Elapsed time: 8.23 seconds; current allocated memory: 236.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 237.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.824 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 262.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 286.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.4 seconds; current allocated memory: 318.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 3 seconds; current allocated memory: 318.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 318.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.2 seconds; current allocated memory: 362.168 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 394.234 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 398.422 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 37.13 seconds. CPU system time: 3.46 seconds. Elapsed time: 44.99 seconds; current allocated memory: 165.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.99 seconds. CPU system time: 2.43 seconds. Elapsed time: 18.46 seconds; current allocated memory: 234.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,648 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,635 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,585 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,031 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,414 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,100 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,107 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.27 seconds. CPU system time: 0.76 seconds. Elapsed time: 12.53 seconds; current allocated memory: 236.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 237.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 238.828 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 262.879 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 286.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 287.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 288.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 288.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.74 seconds; current allocated memory: 318.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.32 seconds; current allocated memory: 318.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 318.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 318.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.17 seconds; current allocated memory: 363.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 395.137 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 399.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36.75 seconds. CPU system time: 3.49 seconds. Elapsed time: 49.8 seconds; current allocated memory: 166.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.777 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.1 seconds. CPU system time: 2.3 seconds. Elapsed time: 17.72 seconds; current allocated memory: 234.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,697 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,264 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,641 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,591 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,080 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.64 seconds. Elapsed time: 8.41 seconds; current allocated memory: 236.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.848 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 262.695 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 287.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 287.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.75 seconds; current allocated memory: 318.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.5 seconds; current allocated memory: 318.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 318.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 318.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.03 seconds; current allocated memory: 364.859 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.99 seconds; current allocated memory: 397.195 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 401.328 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.65 seconds. CPU system time: 3.23 seconds. Elapsed time: 41.49 seconds; current allocated memory: 168.902 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.12 seconds. CPU system time: 2.19 seconds. Elapsed time: 17.34 seconds; current allocated memory: 234.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,697 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,264 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,641 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,591 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,081 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.23 seconds; current allocated memory: 236.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 237.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.891 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 262.988 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 287.098 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 287.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 287.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.05 seconds; current allocated memory: 318.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.17 seconds; current allocated memory: 318.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 318.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 364.949 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 397.270 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 401.398 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.62 seconds. CPU system time: 3.08 seconds. Elapsed time: 40.19 seconds; current allocated memory: 168.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.73 seconds. CPU system time: 2.53 seconds. Elapsed time: 18.3 seconds; current allocated memory: 234.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,697 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,264 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,641 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,591 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,081 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.19 seconds; current allocated memory: 236.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 237.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.914 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 263.031 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 287.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 289.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 289.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.58 seconds; current allocated memory: 317.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 317.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 317.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.14 seconds; current allocated memory: 375.398 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 414.391 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 423.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 283.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.48 seconds. CPU system time: 3.42 seconds. Elapsed time: 40.11 seconds; current allocated memory: 191.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
ERROR: [HLS 207-3737] ordered comparison between pointer and zero ('hart_return (*)(inst_type, r_type, r_type, pc_type)' (aka 'hart_return (*)(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)') and 'int') (top_module.cpp:35:15)
ERROR: [HLS 207-3690] comparison between pointer and integer ('hart_return (*)(inst_type, r_type, r_type, pc_type)' (aka 'hart_return (*)(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)') and 'int') (top_module.cpp:40:15)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.79 seconds. CPU system time: 1.82 seconds. Elapsed time: 13.69 seconds; current allocated memory: 1.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.53 seconds. CPU system time: 2.35 seconds. Elapsed time: 17.91 seconds; current allocated memory: 234.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,831 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
ERROR: [HLS 214-194] in function 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)': Undefined function hart<0> (top_module.cpp:35:11)
ERROR: [HLS 214-194] in function 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)': Undefined function hart<1> (top_module.cpp:40:11)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.44 seconds. CPU system time: 2.75 seconds. Elapsed time: 25.95 seconds; current allocated memory: 3.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
ERROR: [HLS 207-3737] ordered comparison between pointer and zero ('hart_return (*)(inst_type, r_type, r_type, pc_type)' (aka 'hart_return (*)(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)') and 'int') (top_module.cpp:35:15)
ERROR: [HLS 207-3690] comparison between pointer and integer ('hart_return (*)(inst_type, r_type, r_type, pc_type)' (aka 'hart_return (*)(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)') and 'int') (top_module.cpp:40:15)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.56 seconds. CPU system time: 2 seconds. Elapsed time: 13.93 seconds; current allocated memory: 1.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.06 seconds. CPU system time: 2.41 seconds. Elapsed time: 19.62 seconds; current allocated memory: 234.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,697 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,264 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,641 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,591 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,081 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.46 seconds; current allocated memory: 236.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 237.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.914 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 263.020 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 287.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 287.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 287.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 288.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 288.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.7 seconds; current allocated memory: 317.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.32 seconds; current allocated memory: 317.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 317.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 364.922 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 397.289 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 401.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.49 seconds. CPU system time: 3.33 seconds. Elapsed time: 44.46 seconds; current allocated memory: 169.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.35 seconds. CPU system time: 2.3 seconds. Elapsed time: 17.68 seconds; current allocated memory: 234.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,703 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.16 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.934 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 263.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 287.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.61 seconds. CPU system time: 0 seconds. Elapsed time: 7.62 seconds; current allocated memory: 317.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.61 seconds; current allocated memory: 317.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 317.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 317.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 365.508 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 397.898 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 402.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.78 seconds. CPU system time: 3.07 seconds. Elapsed time: 41.11 seconds; current allocated memory: 169.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.91 seconds. CPU system time: 2.19 seconds. Elapsed time: 17.12 seconds; current allocated memory: 234.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,703 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.14 seconds; current allocated memory: 236.879 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.879 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.961 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 263.070 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 287.309 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 287.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.29 seconds; current allocated memory: 323.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 323.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 323.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 323.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 361.988 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.02 seconds; current allocated memory: 394.812 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 399.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 243.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.98 seconds. CPU system time: 3.1 seconds. Elapsed time: 37.28 seconds; current allocated memory: 166.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
ERROR: [HLS 207-3430] redefinition of 'HART' (hart.cpp:11:7)
INFO: [HLS 207-71] previous definition is here (./parameters.hpp:85:7)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.39 seconds. CPU system time: 0.86 seconds. Elapsed time: 6.29 seconds; current allocated memory: 0.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
ERROR: [HLS 207-3316] qualified reference to 'HART' is a constructor name rather than a type in this context (top_module.cpp:20:8)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.63 seconds. CPU system time: 1.94 seconds. Elapsed time: 14.63 seconds; current allocated memory: 1.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.68 seconds. CPU system time: 2.33 seconds. Elapsed time: 17.04 seconds; current allocated memory: 234.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,715 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'HART::next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'HART::hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'HART::hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'HART::hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.08 seconds. CPU system time: 0.59 seconds. Elapsed time: 8.67 seconds; current allocated memory: 236.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 239.238 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:17) to (hart.cpp:50:4) in function 'HART::hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:17) to (hart.cpp:55:4) in function 'HART::hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:4) in function 'HART::hart'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HART::hart' (hart.cpp:33:4)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 263.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 288.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 288.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 289.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.68 seconds; current allocated memory: 322.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.33 seconds; current allocated memory: 322.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 322.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 322.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 366.242 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 398.637 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 402.816 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.6 seconds. CPU system time: 3.14 seconds. Elapsed time: 40.79 seconds; current allocated memory: 170.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.17 seconds. CPU system time: 2.11 seconds. Elapsed time: 16.3 seconds; current allocated memory: 234.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,703 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.14 seconds; current allocated memory: 236.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.926 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 263.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 287.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 287.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.62 seconds; current allocated memory: 317.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.38 seconds; current allocated memory: 317.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 317.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 317.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 365.504 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.99 seconds; current allocated memory: 397.914 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 402.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.07 seconds. CPU system time: 3.05 seconds. Elapsed time: 42.21 seconds; current allocated memory: 169.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
WARNING: [HLS 207-5565] unexpected pragma parameter 'ON' (top_module.cpp:9:22)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.81 seconds. CPU system time: 2.15 seconds. Elapsed time: 16.96 seconds; current allocated memory: 234.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,703 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.37 seconds; current allocated memory: 236.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.953 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 263.094 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 287.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 287.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 287.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 288.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.76 seconds; current allocated memory: 317.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.68 seconds; current allocated memory: 317.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 317.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.39 seconds; current allocated memory: 365.594 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 397.984 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 402.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.25 seconds. CPU system time: 3 seconds. Elapsed time: 43.48 seconds; current allocated memory: 169.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.49 seconds. CPU system time: 2.23 seconds. Elapsed time: 16.78 seconds; current allocated memory: 234.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,703 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,088 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.59 seconds. Elapsed time: 8.09 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 237.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.934 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 263.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'OP_AL_32I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'OP_AL_32I'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 287.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hart'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'hart'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'top_module'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'top_module'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.01 seconds; current allocated memory: 320.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.99 seconds; current allocated memory: 320.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 320.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 320.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_module' pipeline 'top_module' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.62 seconds; current allocated memory: 349.352 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 381.598 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 385.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 166.36 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.66 seconds. CPU system time: 3.12 seconds. Elapsed time: 41.08 seconds; current allocated memory: 153.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.72 seconds. CPU system time: 2.16 seconds. Elapsed time: 15.91 seconds; current allocated memory: 234.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,703 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.54 seconds. Elapsed time: 8.14 seconds; current allocated memory: 236.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 237.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.930 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 263.051 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 287.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 287.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.29 seconds; current allocated memory: 321.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.14 seconds; current allocated memory: 321.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 321.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 367.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.04 seconds; current allocated memory: 400.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 404.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.46 seconds. CPU system time: 2.98 seconds. Elapsed time: 41.8 seconds; current allocated memory: 171.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.1 seconds. CPU system time: 2.2 seconds. Elapsed time: 18.34 seconds; current allocated memory: 234.094 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,703 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,088 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.55 seconds. Elapsed time: 8.13 seconds; current allocated memory: 236.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.938 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 263.082 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 287.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'OP_AL_32I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'OP_AL_32I'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hart'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'hart'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 289.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'top_module'.
WARNING: [HLS 200-880] The II Violation in module 'top_module' (function 'top_module'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('top_module_ap_int_32_ap_int_32_ap_uint_32_rf_write_ln45', top_module.cpp:45) of variable 'data_1.register_ret' on static variable 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' and 'load' operation 32 bit ('top_module_ap_int_32_ap_int_32_ap_uint_32_rf_load', top_module.cpp:36) on static variable 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf'.
WARNING: [HLS 200-880] The II Violation in module 'top_module' (function 'top_module'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('top_module_ap_int_32_ap_int_32_ap_uint_32_rf_write_ln45', top_module.cpp:45) of variable 'data_1.register_ret' on static variable 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' and 'load' operation 32 bit ('top_module_ap_int_32_ap_int_32_ap_uint_32_rf_load', top_module.cpp:36) on static variable 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf'.
WARNING: [HLS 200-880] The II Violation in module 'top_module' (function 'top_module'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('top_module_ap_int_32_ap_int_32_ap_uint_32_rf_write_ln45', top_module.cpp:45) of variable 'data_1.register_ret' on static variable 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' and 'load' operation 32 bit ('top_module_ap_int_32_ap_int_32_ap_uint_32_rf_load', top_module.cpp:36) on static variable 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, function 'top_module'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.17 seconds; current allocated memory: 320.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 320.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 320.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 320.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_module' pipeline 'top_module' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 349.555 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.06 seconds; current allocated memory: 381.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 386.051 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 283.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.51 seconds. CPU system time: 3.03 seconds. Elapsed time: 38.84 seconds; current allocated memory: 153.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.781 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.9 seconds. CPU system time: 2.15 seconds. Elapsed time: 17.09 seconds; current allocated memory: 234.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,703 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,646 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.135.138)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.126.129)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.34 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 237.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.934 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 263.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 287.309 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.7 seconds; current allocated memory: 321.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.59 seconds. CPU system time: 0 seconds. Elapsed time: 2.6 seconds; current allocated memory: 321.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 321.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 321.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.34 seconds; current allocated memory: 365.551 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 397.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 402.129 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.03 seconds. CPU system time: 3 seconds. Elapsed time: 41.48 seconds; current allocated memory: 169.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.24 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.77 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.38 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.34 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.6 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.06 seconds. CPU system time: 0.81 seconds. Elapsed time: 8.94 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.457 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.84 seconds. CPU system time: 2.55 seconds. Elapsed time: 24.74 seconds; current allocated memory: 234.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,739 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,274 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,650 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,600 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,045 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,114 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.09 seconds. CPU system time: 0.73 seconds. Elapsed time: 11.66 seconds; current allocated memory: 236.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 237.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.922 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:47:16) to (hart.cpp:50:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:52:16) to (hart.cpp:55:3) in function 'hart'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 263.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 287.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 287.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 287.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.83 seconds; current allocated memory: 319.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.63 seconds; current allocated memory: 319.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 319.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 365.551 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.93 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.26 seconds; current allocated memory: 397.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 402.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.4 seconds. CPU system time: 3.61 seconds. Elapsed time: 53.72 seconds; current allocated memory: 170.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.18 seconds. CPU system time: 0.77 seconds. Elapsed time: 9.01 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.14 seconds. CPU system time: 0.81 seconds. Elapsed time: 8.96 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.26 seconds. CPU system time: 1 seconds. Elapsed time: 12.67 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.53 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.05 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.24 seconds. CPU system time: 0.86 seconds. Elapsed time: 10.11 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.48 seconds. CPU system time: 1 seconds. Elapsed time: 11.91 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.33 seconds. CPU system time: 0.81 seconds. Elapsed time: 9.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.49 seconds. CPU system time: 0.85 seconds. Elapsed time: 9.4 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.457 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.47 seconds. CPU system time: 2.7 seconds. Elapsed time: 29.04 seconds; current allocated memory: 234.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,504 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,234 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,607 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,557 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,006 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,388 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,276 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,276 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,081 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,047 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.84 seconds. Elapsed time: 11.62 seconds; current allocated memory: 236.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 238.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 240.297 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 264.863 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 290.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 290.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 290.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 291.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 291.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.09 seconds; current allocated memory: 324.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0 seconds. Elapsed time: 2.76 seconds; current allocated memory: 324.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 324.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 324.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.47 seconds; current allocated memory: 375.055 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.71 seconds; current allocated memory: 407.590 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 411.770 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 150.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.72 seconds. CPU system time: 3.93 seconds. Elapsed time: 60.05 seconds; current allocated memory: 179.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.63 seconds. CPU system time: 2.66 seconds. Elapsed time: 22.56 seconds; current allocated memory: 234.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,551 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,239 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,612 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,562 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,012 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,393 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.21 seconds; current allocated memory: 236.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 238.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 240.281 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 264.809 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 290.141 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 290.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 291.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.97 seconds; current allocated memory: 324.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.28 seconds. CPU system time: 0 seconds. Elapsed time: 2.29 seconds; current allocated memory: 324.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 324.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 324.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.06 seconds; current allocated memory: 373.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.18 seconds; current allocated memory: 406.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 410.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.37 seconds. CPU system time: 3.61 seconds. Elapsed time: 47.4 seconds; current allocated memory: 178.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.11 seconds. CPU system time: 2.73 seconds. Elapsed time: 23.92 seconds; current allocated memory: 234.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,574 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,240 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,613 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,563 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,013 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,394 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.129.132)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.138.141)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.129.132)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.37 seconds; current allocated memory: 236.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 240.227 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 265.012 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 289.758 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 290.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 290.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 291.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.8 seconds; current allocated memory: 323.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.46 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 323.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 323.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 323.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 371.074 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 402.875 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 407.047 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.76 seconds. CPU system time: 3.66 seconds. Elapsed time: 48.09 seconds; current allocated memory: 174.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'hart_out' (hart.cpp:14:44)
WARNING: [HLS 207-5554] invalid variable expr  (hart.cpp:14:44)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.92 seconds. CPU system time: 0.84 seconds. Elapsed time: 5.87 seconds; current allocated memory: 1.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.457 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.53 seconds. CPU system time: 2.59 seconds. Elapsed time: 22.17 seconds; current allocated memory: 234.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,551 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,239 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,612 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,562 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,012 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,393 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.59 seconds. Elapsed time: 8.41 seconds; current allocated memory: 236.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 240.262 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:42:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 265.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 290.152 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 290.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 291.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.93 seconds. CPU system time: 0 seconds. Elapsed time: 7.95 seconds; current allocated memory: 322.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 322.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 322.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 322.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 376.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 408.891 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 413.043 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.05 seconds. CPU system time: 3.44 seconds. Elapsed time: 45.75 seconds; current allocated memory: 180.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.32 seconds. CPU system time: 3.21 seconds. Elapsed time: 36.25 seconds; current allocated memory: 234.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,629 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,240 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,611 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,561 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,009 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,454 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,143 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.128.131)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.137.140)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.128.131)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.8 seconds. Elapsed time: 11.12 seconds; current allocated memory: 236.781 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.781 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 238.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 240.402 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:39:6) in function 'top_module'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 265.285 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 290.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 290.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 290.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 291.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 291.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.3 seconds; current allocated memory: 320.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.87 seconds; current allocated memory: 320.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 320.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 320.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.88 seconds; current allocated memory: 384.652 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.08 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.5 seconds; current allocated memory: 416.750 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.57 seconds; current allocated memory: 420.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 148.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41.7 seconds. CPU system time: 4.48 seconds. Elapsed time: 66.75 seconds; current allocated memory: 188.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.8 seconds. CPU system time: 3.05 seconds. Elapsed time: 38.46 seconds; current allocated memory: 234.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,522 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,235 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,612 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,562 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,012 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,393 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.128.131)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.137.140)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.128.131)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.23 seconds. CPU system time: 0.72 seconds. Elapsed time: 11.06 seconds; current allocated memory: 236.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 238.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 240.254 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 265.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 290.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 290.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 290.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 291.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 291.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.75 seconds; current allocated memory: 324.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0 seconds. Elapsed time: 2.7 seconds; current allocated memory: 324.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 324.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 324.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.61 seconds; current allocated memory: 373.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.41 seconds; current allocated memory: 406.133 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 410.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41.22 seconds. CPU system time: 4.21 seconds. Elapsed time: 72.58 seconds; current allocated memory: 178.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.746 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.21 seconds. CPU system time: 2.19 seconds. Elapsed time: 18.44 seconds; current allocated memory: 234.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,600 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,236 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,611 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,561 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,009 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,454 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,143 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.1 seconds; current allocated memory: 236.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'hart' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.81 seconds. CPU system time: 2.66 seconds. Elapsed time: 26.84 seconds; current allocated memory: 5.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
ERROR: [COSIM 212-40] C/RTL co-simulation cannot be started, possible causes: 1) Synthesis was not successful; 2) The solution has been reset; 3) Simulation is not running in the solution directory.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.14 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.746 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.31 seconds. CPU system time: 2.39 seconds. Elapsed time: 18.72 seconds; current allocated memory: 234.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,600 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,236 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,611 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,561 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,009 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,454 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,143 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.1 seconds; current allocated memory: 236.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'hart' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.94 seconds. CPU system time: 3 seconds. Elapsed time: 26.97 seconds; current allocated memory: 5.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 232.727 MB.
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.47 seconds. CPU system time: 2.49 seconds. Elapsed time: 20.98 seconds; current allocated memory: 234.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,600 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,236 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,611 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,561 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,009 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,454 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,143 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.136.139)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.127.130)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.54 seconds. Elapsed time: 8.07 seconds; current allocated memory: 236.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 240.410 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:62:6) in function 'top_module'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 265.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 290.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 290.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 291.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.84 seconds. CPU system time: 0 seconds. Elapsed time: 5.86 seconds; current allocated memory: 322.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.48 seconds. CPU system time: 0 seconds. Elapsed time: 2.48 seconds; current allocated memory: 322.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 322.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 322.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.42 seconds; current allocated memory: 387.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 419.480 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 423.688 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 148.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.39 seconds. CPU system time: 3.3 seconds. Elapsed time: 42.95 seconds; current allocated memory: 191.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
