{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568089446541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568089446546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 22:24:06 2019 " "Processing started: Mon Sep 09 22:24:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568089446546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089446546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089446546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568089447463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568089447464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.sv" "" { Text "C:/Users/diego/Desktop/ALU/multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/diego/Desktop/ALU/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "C:/Users/diego/Desktop/ALU/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "C:/Users/diego/Desktop/ALU/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "C:/Users/diego/Desktop/ALU/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.sv" "" { Text "C:/Users/diego/Desktop/ALU/not_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "param_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file param_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 param_alu " "Found entity 1: param_alu" {  } { { "param_alu.sv" "" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/diego/Desktop/ALU/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_right_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_right_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_right_shifter " "Found entity 1: logic_right_shifter" {  } { { "logic_right_shifter.sv" "" { Text "C:/Users/diego/Desktop/ALU/logic_right_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_left_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_left_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_left_shifter " "Found entity 1: logic_left_shifter" {  } { { "logic_left_shifter.sv" "" { Text "C:/Users/diego/Desktop/ALU/logic_left_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aritmetic_right_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file aritmetic_right_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aritmetic_right_shifter " "Found entity 1: aritmetic_right_shifter" {  } { { "aritmetic_right_shifter.sv" "" { Text "C:/Users/diego/Desktop/ALU/aritmetic_right_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aritmetic_left_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file aritmetic_left_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aritmetic_left_shifter " "Found entity 1: aritmetic_left_shifter" {  } { { "aritmetic_left_shifter.sv" "" { Text "C:/Users/diego/Desktop/ALU/aritmetic_left_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file circular_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circular_shifter " "Found entity 1: circular_shifter" {  } { { "circular_shifter.sv" "" { Text "C:/Users/diego/Desktop/ALU/circular_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_4_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1 " "Found entity 1: multiplexer_4_to_1" {  } { { "multiplexer_4_to_1.sv" "" { Text "C:/Users/diego/Desktop/ALU/multiplexer_4_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_16_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_16_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_16_to_1 " "Found entity 1: multiplexer_16_to_1" {  } { { "multiplexer_16_to_1.sv" "" { Text "C:/Users/diego/Desktop/ALU/multiplexer_16_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_negative.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_negative.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negative " "Found entity 1: flag_negative" {  } { { "flag_negative.sv" "" { Text "C:/Users/diego/Desktop/ALU/flag_negative.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_zero.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_zero " "Found entity 1: flag_zero" {  } { { "flag_zero.sv" "" { Text "C:/Users/diego/Desktop/ALU/flag_zero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "flag_carry.sv" "" { Text "C:/Users/diego/Desktop/ALU/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "flag_overflow.sv" "" { Text "C:/Users/diego/Desktop/ALU/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_7 " "Found entity 1: deco_7" {  } { { "deco_7.sv" "" { Text "C:/Users/diego/Desktop/ALU/deco_7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/diego/Desktop/ALU/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568089460693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089460693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nn param_alu.sv(39) " "Verilog HDL Implicit Net warning at param_alu.sv(39): created implicit net for \"nn\"" {  } { { "param_alu.sv" "" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "param_alu " "Elaborating entity \"param_alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568089460747 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "nn param_alu.sv(39) " "Verilog HDL warning at param_alu.sv(39): object nn used but never assigned" {  } { { "param_alu.sv" "" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1568089460748 "|param_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nn 0 param_alu.sv(39) " "Net \"nn\" at param_alu.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "param_alu.sv" "" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1568089460752 "|param_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate not_gate:not_op " "Elaborating entity \"not_gate\" for hierarchy \"not_gate:not_op\"" {  } { { "param_alu.sv" "not_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:b_multiplexer " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:b_multiplexer\"" {  } { { "param_alu.sv" "b_multiplexer" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:adder " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:adder\"" {  } { { "param_alu.sv" "adder" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:and_op " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:and_op\"" {  } { { "param_alu.sv" "and_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:or_op " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:or_op\"" {  } { { "param_alu.sv" "or_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate xor_gate:xor_op " "Elaborating entity \"xor_gate\" for hierarchy \"xor_gate:xor_op\"" {  } { { "param_alu.sv" "xor_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_right_shifter logic_right_shifter:logic_right_shift_op " "Elaborating entity \"logic_right_shifter\" for hierarchy \"logic_right_shifter:logic_right_shift_op\"" {  } { { "param_alu.sv" "logic_right_shift_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_left_shifter logic_left_shifter:logic_left_shift_op " "Elaborating entity \"logic_left_shifter\" for hierarchy \"logic_left_shifter:logic_left_shift_op\"" {  } { { "param_alu.sv" "logic_left_shift_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aritmetic_right_shifter aritmetic_right_shifter:aritmetic_right_shift_op " "Elaborating entity \"aritmetic_right_shifter\" for hierarchy \"aritmetic_right_shifter:aritmetic_right_shift_op\"" {  } { { "param_alu.sv" "aritmetic_right_shift_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460800 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "aritmetic_right_shifter.sv(3) " "Verilog HDL warning at aritmetic_right_shifter.sv(3): converting signed shift amount to unsigned" {  } { { "aritmetic_right_shifter.sv" "" { Text "C:/Users/diego/Desktop/ALU/aritmetic_right_shifter.sv" 3 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1568089460802 "|param_alu|aritmetic_right_shifter:aritmetic_right_shift_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aritmetic_left_shifter aritmetic_left_shifter:aritmetic_left_shift_op " "Elaborating entity \"aritmetic_left_shifter\" for hierarchy \"aritmetic_left_shifter:aritmetic_left_shift_op\"" {  } { { "param_alu.sv" "aritmetic_left_shift_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circular_shifter circular_shifter:circular_shift_op " "Elaborating entity \"circular_shifter\" for hierarchy \"circular_shifter:circular_shift_op\"" {  } { { "param_alu.sv" "circular_shift_op" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_16_to_1 multiplexer_16_to_1:op_selector " "Elaborating entity \"multiplexer_16_to_1\" for hierarchy \"multiplexer_16_to_1:op_selector\"" {  } { { "param_alu.sv" "op_selector" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_to_1 multiplexer_16_to_1:op_selector\|multiplexer_4_to_1:multiplexer_4_to_1_1 " "Elaborating entity \"multiplexer_4_to_1\" for hierarchy \"multiplexer_16_to_1:op_selector\|multiplexer_4_to_1:multiplexer_4_to_1_1\"" {  } { { "multiplexer_16_to_1.sv" "multiplexer_4_to_1_1" { Text "C:/Users/diego/Desktop/ALU/multiplexer_16_to_1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_zero flag_zero:zero_conditions " "Elaborating entity \"flag_zero\" for hierarchy \"flag_zero:zero_conditions\"" {  } { { "param_alu.sv" "zero_conditions" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negative flag_negative:negative_conditions " "Elaborating entity \"flag_negative\" for hierarchy \"flag_negative:negative_conditions\"" {  } { { "param_alu.sv" "negative_conditions" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate flag_negative:negative_conditions\|and_gate:negative_condition " "Elaborating entity \"and_gate\" for hierarchy \"flag_negative:negative_conditions\|and_gate:negative_condition\"" {  } { { "flag_negative.sv" "negative_condition" { Text "C:/Users/diego/Desktop/ALU/flag_negative.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry flag_carry:carry_conditions " "Elaborating entity \"flag_carry\" for hierarchy \"flag_carry:carry_conditions\"" {  } { { "param_alu.sv" "carry_conditions" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate flag_carry:carry_conditions\|not_gate:carry_condition_1 " "Elaborating entity \"not_gate\" for hierarchy \"flag_carry:carry_conditions\|not_gate:carry_condition_1\"" {  } { { "flag_carry.sv" "carry_condition_1" { Text "C:/Users/diego/Desktop/ALU/flag_carry.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow flag_overflow:overflow_conditions " "Elaborating entity \"flag_overflow\" for hierarchy \"flag_overflow:overflow_conditions\"" {  } { { "param_alu.sv" "overflow_conditions" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate flag_overflow:overflow_conditions\|xor_gate:overflow_condition_1 " "Elaborating entity \"xor_gate\" for hierarchy \"flag_overflow:overflow_conditions\|xor_gate:overflow_condition_1\"" {  } { { "flag_overflow.sv" "overflow_condition_1" { Text "C:/Users/diego/Desktop/ALU/flag_overflow.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:disp1 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:disp1\"" {  } { { "param_alu.sv" "disp1" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_7 hex7seg:disp1\|deco_7:deco " "Elaborating entity \"deco_7\" for hierarchy \"hex7seg:disp1\|deco_7:deco\"" {  } { { "hex7seg.sv" "deco" { Text "C:/Users/diego/Desktop/ALU/hex7seg.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089460859 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568089461357 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "param_alu.sv" "" { Text "C:/Users/diego/Desktop/ALU/param_alu.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568089461399 "|param_alu|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568089461399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568089461484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568089461938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568089461938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568089462077 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568089462077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568089462077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568089462077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568089462143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 22:24:22 2019 " "Processing ended: Mon Sep 09 22:24:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568089462143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568089462143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568089462143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568089462143 ""}
