<html><head><title>Icestorm: LDRSH (pre-index, 32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDRSH (pre-index, 32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldrsh w0, [x6, #8]!</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>2005</td><td>1397</td><td>2073</td><td>1043</td><td>1030</td><td>1042</td><td>1000</td><td>20821</td><td>17547</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1064</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21208</td><td>17540</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1093</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21067</td><td>17573</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1063</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21073</td><td>17641</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21182</td><td>17529</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1064</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21166</td><td>17342</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1061</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20808</td><td>17574</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1080</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21290</td><td>17472</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1089</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21079</td><td>17434</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1079</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21555</td><td>17909</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldrsh w0, [x6, #8]!
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0285</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50209</td><td>71290</td><td>50162</td><td>40157</td><td>10005</td><td>40247</td><td>10002</td><td>1852045</td><td>535249</td><td>50108</td><td>40211</td><td>10003</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70166</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1851927</td><td>535276</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70205</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1853061</td><td>535652</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70226</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1852278</td><td>535395</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70164</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1851927</td><td>535276</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70164</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1851927</td><td>535276</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70164</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1851927</td><td>535276</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70164</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1851927</td><td>535276</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70164</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1853412</td><td>535769</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70164</td><td>50107</td><td>40107</td><td>10000</td><td>40106</td><td>10003</td><td>1851927</td><td>535276</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40007</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0123</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50029</td><td>71248</td><td>50069</td><td>40064</td><td>10005</td><td>40156</td><td>10003</td><td>1851995</td><td>535580</td><td>50019</td><td>40032</td><td>10004</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70127</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10003</td><td>1851531</td><td>535451</td><td>50019</td><td>40032</td><td>10004</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70123</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850876</td><td>535267</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70121</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850822</td><td>535249</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70121</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850876</td><td>535267</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40005</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70123</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850822</td><td>535249</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70123</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850876</td><td>535267</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70123</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850822</td><td>535249</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50025</td><td>70222</td><td>50028</td><td>40026</td><td>10002</td><td>40050</td><td>10000</td><td>1851092</td><td>535341</td><td>50010</td><td>40020</td><td>10000</td><td>70109</td><td>10013</td><td>40015</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70138</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1851065</td><td>535318</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldrsh w0, [x6, #8]!
  ldrsh w0, [x7, #8]!
  ldrsh w0, [x8, #8]!
  ldrsh w0, [x9, #8]!
  ldrsh w0, [x10, #8]!
  ldrsh w0, [x11, #8]!
  ldrsh w0, [x12, #8]!
  ldrsh w0, [x13, #8]!</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5402</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160209</td><td>44204</td><td>160411</td><td>80313</td><td>80098</td><td>80316</td><td>80012</td><td>240581</td><td>641257</td><td>160125</td><td>80213</td><td>80013</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr><tr><td>160204</td><td>43228</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80009</td><td>240485</td><td>634299</td><td>160121</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr><tr><td>160204</td><td>43216</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240485</td><td>646011</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr><tr><td>160204</td><td>43217</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80009</td><td>240485</td><td>642890</td><td>160121</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr><tr><td>160204</td><td>43217</td><td>160110</td><td>80109</td><td>80001</td><td>80112</td><td>80009</td><td>240479</td><td>643901</td><td>160119</td><td>80210</td><td>80010</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr><tr><td>160204</td><td>43217</td><td>160110</td><td>80109</td><td>80001</td><td>80112</td><td>80012</td><td>240485</td><td>639288</td><td>160124</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr><tr><td>160204</td><td>43217</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80012</td><td>240485</td><td>644229</td><td>160124</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr><tr><td>160204</td><td>43234</td><td>160113</td><td>80109</td><td>80004</td><td>80112</td><td>80008</td><td>240485</td><td>644676</td><td>160120</td><td>80212</td><td>80012</td><td>83095</td><td>82650</td><td>66</td><td>81544</td><td>81351</td><td>38</td><td>82330</td></tr><tr><td>160204</td><td>43237</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240485</td><td>636091</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr><tr><td>160204</td><td>43217</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240485</td><td>646568</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>0</td><td>80009</td><td>80000</td><td>0</td><td>80100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5403</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160029</td><td>44442</td><td>160341</td><td>80222</td><td>80119</td><td>80225</td><td>80011</td><td>240340</td><td>645265</td><td>160033</td><td>80032</td><td>80012</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43230</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>643959</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>641244</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80054</td><td>240627</td><td>621189</td><td>160118</td><td>80074</td><td>80054</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>646673</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>645408</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>641276</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43227</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>639056</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>641123</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43224</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>645797</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr></table></div></div></div></div></body></html>