module mux3_32bit(
	input[31:0] A,
	input[31:0] B,
	input[31:0] C,
	input[1:0] select,
	output reg[31:0] out);  
 
 always @ (*)
   case(select)
     0 : out=A;
     1 : out=B;
     2 : out=C;
   endcase
endmodule

module mux16_32bit(
	input[31:0] A,
	input[31:0] B,
	input[31:0] C,
	input[31:0] D,
	input[31:0] E,
	input[31:0] F,
	input[31:0] G,
	input[31:0] H,
	input[31:0] I,
	input[31:0] J,
	input[31:0] K,
	input[31:0] L,
	input[31:0] M,
	input[31:0] N,
	input[31:0] O,
	input[31:0] P,
	input[3:0] select,
	output reg[31:0] out);
	
 always @ (*)
   case(select)
     0 : out=A;
     1 : out=B;
     2 : out=C;
     3 : out=D;
     4 : out=E;
     5 : out=F;
     6 : out=G;
     7 : out=H;
     8 : out=I;
     9 : out=J;
     10 : out=K;
     11 : out=L;
     12 : out=M;
     13 : out=N;
     14 : out=O;
     15 : out=P;
   endcase
endmodule

module mux3_16bit(A,B,C,select,out);
 input [15:0]A,B,C;
 input [1:0] select;
 output reg [15:0] out;
 
 always @ (select or A or B or C)
   case(select)
     0 : out=A;
     1 : out=B;
     default : out=C;
   endcase
endmodule

module mux3_4bit(A,B,C,select,out);
 input [3:0]A,B,C;
 input [1:0] select;
 output reg [3:0] out;
 always @ (select)
   case(select)
     0 : out=A;
     1 : out=B;
     default : out=C;
   endcase
endmodule

module mux5_32bit(A,B,C,D,E,select,out);
 input [31:0]A,B,C,D,E;
 input [2:0] select;
 output reg [31:0] out;
 
 always @ (select)
   case(select)
     0 : out=A;
     1 : out=B;
     2 : out=C;
     3 : out=D;
     default : out=E;
   endcase
endmodule

module mux6_32bit(
	input[31:0] A,
	input[31:0] B,
	input[31:0] C,
	input[31:0] D,
	input[31:0] E,
	input[31:0] F,
	input[2:0] select,
	output reg[31:0] out);
 
 always @ (*)
   case(select)
     0 : out=A;
     1 : out=B;
     2 : out=C;
     3 : out=D;
     4 : out=E;
     5 : out=F;
   endcase
endmodule
   
module mux4(A,B,C,D,select,out);  
 input [31:0]A,B,C,D;
 input [1:0] select;
 output reg [31:0] out;
  always @ (select)
   case(select)
     0 : out=A;
     1 : out=B;
     2 : out=C;
     default : out=D;
   endcase
endmodule