#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x124e064d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124e051c0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x134f1b350_0 .net "active", 0 0, v0x134f198b0_0;  1 drivers
v0x134f1b3e0_0 .var "clk", 0 0;
v0x134f1b470_0 .var "clk_enable", 0 0;
v0x134f1b500_0 .net "data_address", 31 0, L_0x134f20d30;  1 drivers
v0x134f1b590_0 .net "data_read", 0 0, v0x134f1a370_0;  1 drivers
v0x134f1b660_0 .var "data_readdata", 31 0;
v0x134f1b6f0_0 .net "data_write", 0 0, v0x134f1a4a0_0;  1 drivers
v0x134f1b7a0_0 .net "data_writedata", 31 0, v0x134f1a540_0;  1 drivers
v0x134f1b850_0 .net "instr_address", 31 0, L_0x134f21f80;  1 drivers
v0x134f1b980_0 .var "instr_readdata", 31 0;
v0x134f1ba10_0 .net "register_v0", 31 0, v0x134f1b2c0_0;  1 drivers
v0x134f1baa0_0 .var "reset", 0 0;
S_0x124e0a000 .scope module, "dut" "mips_cpu_harvard" 3 66, 4 1 0, S_0x124e051c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x134f20190 .functor BUFZ 1, L_0x134f1dda0, C4<0>, C4<0>, C4<0>;
L_0x134f208f0 .functor BUFZ 32, L_0x134f20400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x134f20d30 .functor BUFZ 32, v0x134f13ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x134f215b0 .functor OR 1, L_0x134f21210, L_0x134f214d0, C4<0>, C4<0>;
L_0x134f21da0 .functor OR 1, L_0x134f21b30, L_0x134f21950, C4<0>, C4<0>;
L_0x134f21e90 .functor AND 1, L_0x134f21810, L_0x134f21da0, C4<1>, C4<1>;
L_0x134f21f80 .functor BUFZ 32, v0x134f16f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f18690_0 .net/2u *"_ivl_20", 15 0, L_0x118040208;  1 drivers
v0x134f18720_0 .net *"_ivl_23", 15 0, L_0x134f209a0;  1 drivers
L_0x118040298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x134f187b0_0 .net/2u *"_ivl_30", 31 0, L_0x118040298;  1 drivers
v0x134f18840_0 .net *"_ivl_34", 31 0, L_0x134f210c0;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f188d0_0 .net *"_ivl_37", 25 0, L_0x1180402e0;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x134f18980_0 .net/2u *"_ivl_38", 31 0, L_0x118040328;  1 drivers
v0x134f18a30_0 .net *"_ivl_40", 0 0, L_0x134f21210;  1 drivers
v0x134f18ad0_0 .net *"_ivl_42", 31 0, L_0x134f212f0;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f18b80_0 .net *"_ivl_45", 25 0, L_0x118040370;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x134f18c90_0 .net/2u *"_ivl_46", 31 0, L_0x1180403b8;  1 drivers
v0x134f18d40_0 .net *"_ivl_48", 0 0, L_0x134f214d0;  1 drivers
v0x134f18de0_0 .net *"_ivl_52", 31 0, L_0x134f216a0;  1 drivers
L_0x118040400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f18e90_0 .net *"_ivl_55", 25 0, L_0x118040400;  1 drivers
L_0x118040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f18f40_0 .net/2u *"_ivl_56", 31 0, L_0x118040448;  1 drivers
v0x134f18ff0_0 .net *"_ivl_58", 0 0, L_0x134f21810;  1 drivers
v0x134f19090_0 .net *"_ivl_60", 31 0, L_0x134f218b0;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f19140_0 .net *"_ivl_63", 25 0, L_0x118040490;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x134f192d0_0 .net/2u *"_ivl_64", 31 0, L_0x1180404d8;  1 drivers
v0x134f19360_0 .net *"_ivl_66", 0 0, L_0x134f21b30;  1 drivers
v0x134f19400_0 .net *"_ivl_68", 31 0, L_0x134f21bd0;  1 drivers
v0x134f194b0_0 .net *"_ivl_7", 4 0, L_0x134f1fdd0;  1 drivers
L_0x118040520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f19560_0 .net *"_ivl_71", 25 0, L_0x118040520;  1 drivers
L_0x118040568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x134f19610_0 .net/2u *"_ivl_72", 31 0, L_0x118040568;  1 drivers
v0x134f196c0_0 .net *"_ivl_74", 0 0, L_0x134f21950;  1 drivers
v0x134f19760_0 .net *"_ivl_77", 0 0, L_0x134f21da0;  1 drivers
v0x134f19800_0 .net *"_ivl_9", 4 0, L_0x134f1fe70;  1 drivers
v0x134f198b0_0 .var "active", 0 0;
v0x134f19950_0 .net "alu_control_out", 3 0, v0x134f13ff0_0;  1 drivers
v0x134f19a30_0 .net "alu_fcode", 5 0, L_0x134f20810;  1 drivers
v0x134f19ac0_0 .net "alu_op", 1 0, L_0x134f1f440;  1 drivers
v0x134f19b50_0 .net "alu_op1", 31 0, L_0x134f208f0;  1 drivers
v0x134f19be0_0 .net "alu_op2", 31 0, L_0x134f20c30;  1 drivers
v0x134f19c70_0 .net "alu_out", 31 0, v0x134f13ba0_0;  1 drivers
v0x134f191f0_0 .net "alu_src", 0 0, L_0x134f1d6d0;  1 drivers
v0x134f19f00_0 .net "alu_z_flag", 0 0, L_0x134f20e60;  1 drivers
v0x134f19f90_0 .net "branch", 0 0, L_0x134f1ee40;  1 drivers
v0x134f1a040_0 .net "clk", 0 0, v0x134f1b3e0_0;  1 drivers
v0x134f1a110_0 .net "clk_enable", 0 0, v0x134f1b470_0;  1 drivers
v0x134f1a1a0_0 .net "curr_addr", 31 0, v0x134f16f50_0;  1 drivers
v0x134f1a250_0 .net "curr_addr_p4", 31 0, L_0x134f20f80;  1 drivers
v0x134f1a2e0_0 .net "data_address", 31 0, L_0x134f20d30;  alias, 1 drivers
v0x134f1a370_0 .var "data_read", 0 0;
v0x134f1a400_0 .net "data_readdata", 31 0, v0x134f1b660_0;  1 drivers
v0x134f1a4a0_0 .var "data_write", 0 0;
v0x134f1a540_0 .var "data_writedata", 31 0;
v0x134f1a5f0_0 .net "instr_address", 31 0, L_0x134f21f80;  alias, 1 drivers
v0x134f1a6a0_0 .net "instr_opcode", 5 0, L_0x134f1ca20;  1 drivers
v0x134f1a760_0 .net "instr_readdata", 31 0, v0x134f1b980_0;  1 drivers
v0x134f1a800_0 .net "j_type", 0 0, L_0x134f215b0;  1 drivers
v0x134f1a8a0_0 .net "jr_type", 0 0, L_0x134f21e90;  1 drivers
v0x134f1a940_0 .net "mem_read", 0 0, L_0x134f1e310;  1 drivers
v0x134f1a9f0_0 .net "mem_to_reg", 0 0, L_0x134f1d970;  1 drivers
v0x134f1aaa0_0 .net "mem_write", 0 0, L_0x134f1e8b0;  1 drivers
v0x134f1ab50_0 .var "next_instr_addr", 31 0;
v0x134f1abe0_0 .net "offset", 31 0, L_0x134f20b90;  1 drivers
v0x134f1ac80_0 .net "reg_a_read_data", 31 0, L_0x134f20400;  1 drivers
v0x134f1ad40_0 .net "reg_a_read_index", 4 0, L_0x134f1fcb0;  1 drivers
v0x134f1adf0_0 .net "reg_b_read_data", 31 0, L_0x134f206b0;  1 drivers
v0x134f1aea0_0 .net "reg_b_read_index", 4 0, L_0x134f1f7b0;  1 drivers
v0x134f1af50_0 .net "reg_dst", 0 0, L_0x134f1d240;  1 drivers
v0x134f1b000_0 .net "reg_write", 0 0, L_0x134f1dda0;  1 drivers
v0x134f1b0b0_0 .net "reg_write_data", 31 0, L_0x134f20030;  1 drivers
v0x134f1b160_0 .net "reg_write_enable", 0 0, L_0x134f20190;  1 drivers
v0x134f1b210_0 .net "reg_write_index", 4 0, L_0x134f1ff10;  1 drivers
v0x134f1b2c0_0 .var "register_v0", 31 0;
v0x134f19d00_0 .net "reset", 0 0, v0x134f1baa0_0;  1 drivers
E_0x134f043e0/0 .event edge, v0x134f164f0_0, v0x134f13c90_0, v0x134f1a250_0, v0x134f1abe0_0;
E_0x134f043e0/1 .event edge, v0x134f1a800_0, v0x134f1a760_0, v0x134f1a8a0_0, v0x134f17a90_0;
E_0x134f043e0 .event/or E_0x134f043e0/0, E_0x134f043e0/1;
L_0x134f1ca20 .part v0x134f1b980_0, 26, 6;
L_0x134f1fcb0 .part v0x134f1b980_0, 21, 5;
L_0x134f1f7b0 .part v0x134f1b980_0, 16, 5;
L_0x134f1fdd0 .part v0x134f1b980_0, 11, 5;
L_0x134f1fe70 .part v0x134f1b980_0, 16, 5;
L_0x134f1ff10 .functor MUXZ 5, L_0x134f1fe70, L_0x134f1fdd0, L_0x134f1d240, C4<>;
L_0x134f20030 .functor MUXZ 32, v0x134f13ba0_0, v0x134f1b660_0, L_0x134f1d970, C4<>;
L_0x134f20810 .part v0x134f1b980_0, 0, 6;
L_0x134f209a0 .part v0x134f1b980_0, 0, 16;
L_0x134f20b90 .concat [ 16 16 0 0], L_0x134f209a0, L_0x118040208;
L_0x134f20c30 .functor MUXZ 32, L_0x134f206b0, L_0x134f20b90, L_0x134f1d6d0, C4<>;
L_0x134f20f80 .arith/sum 32, v0x134f16f50_0, L_0x118040298;
L_0x134f210c0 .concat [ 6 26 0 0], L_0x134f1ca20, L_0x1180402e0;
L_0x134f21210 .cmp/eq 32, L_0x134f210c0, L_0x118040328;
L_0x134f212f0 .concat [ 6 26 0 0], L_0x134f1ca20, L_0x118040370;
L_0x134f214d0 .cmp/eq 32, L_0x134f212f0, L_0x1180403b8;
L_0x134f216a0 .concat [ 6 26 0 0], L_0x134f1ca20, L_0x118040400;
L_0x134f21810 .cmp/eq 32, L_0x134f216a0, L_0x118040448;
L_0x134f218b0 .concat [ 6 26 0 0], L_0x134f20810, L_0x118040490;
L_0x134f21b30 .cmp/eq 32, L_0x134f218b0, L_0x1180404d8;
L_0x134f21bd0 .concat [ 6 26 0 0], L_0x134f20810, L_0x118040520;
L_0x134f21950 .cmp/eq 32, L_0x134f21bd0, L_0x118040568;
S_0x134f04660 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x124e0a000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x118040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f04880_0 .net/2u *"_ivl_0", 31 0, L_0x118040250;  1 drivers
v0x134f13980_0 .net "control", 3 0, v0x134f13ff0_0;  alias, 1 drivers
v0x134f13a30_0 .net "op1", 31 0, L_0x134f208f0;  alias, 1 drivers
v0x134f13af0_0 .net "op2", 31 0, L_0x134f20c30;  alias, 1 drivers
v0x134f13ba0_0 .var "result", 31 0;
v0x134f13c90_0 .net "z_flag", 0 0, L_0x134f20e60;  alias, 1 drivers
E_0x134f04850 .event edge, v0x134f13af0_0, v0x134f13a30_0, v0x134f13980_0;
L_0x134f20e60 .cmp/eq 32, v0x134f13ba0_0, L_0x118040250;
S_0x134f13db0 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x124e0a000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x134f13ff0_0 .var "alu_control_out", 3 0;
v0x134f140b0_0 .net "alu_fcode", 5 0, L_0x134f20810;  alias, 1 drivers
v0x134f14150_0 .net "alu_opcode", 1 0, L_0x134f1f440;  alias, 1 drivers
E_0x134f13fc0 .event edge, v0x134f14150_0, v0x134f140b0_0;
S_0x134f14260 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x124e0a000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x134f1d240 .functor AND 1, L_0x134f1cc90, L_0x134f1d160, C4<1>, C4<1>;
L_0x134f1d450 .functor AND 1, L_0x134f1d370, L_0x134f1cdb0, C4<1>, C4<1>;
L_0x134f1d500 .functor AND 1, L_0x134f1d450, L_0x134f1cf10, C4<1>, C4<1>;
L_0x134f1d6d0 .functor AND 1, L_0x134f1d500, L_0x134f1d5f0, C4<1>, C4<1>;
L_0x134f1d970 .functor AND 1, L_0x134f1d800, L_0x134f1cdb0, C4<1>, C4<1>;
L_0x134f1da60 .functor AND 1, L_0x134f1cc90, L_0x134f1cdb0, C4<1>, C4<1>;
L_0x134f1db70 .functor AND 1, L_0x134f1da60, L_0x134f1dad0, C4<1>, C4<1>;
L_0x134f1dda0 .functor AND 1, L_0x134f1db70, L_0x134f1dca0, C4<1>, C4<1>;
L_0x134f1df30 .functor AND 1, L_0x134f1de90, L_0x134f1cdb0, C4<1>, C4<1>;
L_0x134f1e180 .functor AND 1, L_0x134f1df30, L_0x134f1dff0, C4<1>, C4<1>;
L_0x134f1e310 .functor AND 1, L_0x134f1e180, L_0x134f1e1f0, C4<1>, C4<1>;
L_0x134f1e110 .functor AND 1, L_0x134f1e460, L_0x134f1e580, C4<1>, C4<1>;
L_0x134f1e660 .functor AND 1, L_0x134f1e110, L_0x134f1cf10, C4<1>, C4<1>;
L_0x134f1e8b0 .functor AND 1, L_0x134f1e660, L_0x134f1e780, C4<1>, C4<1>;
L_0x134f1d9e0 .functor AND 1, L_0x134f1e920, L_0x134f1eac0, C4<1>, C4<1>;
L_0x134f1e710 .functor AND 1, L_0x134f1d9e0, L_0x134f1ed00, C4<1>, C4<1>;
L_0x134f1ee40 .functor AND 1, L_0x134f1e710, L_0x134f1d050, C4<1>, C4<1>;
L_0x134f1f080 .functor AND 1, L_0x134f1cc90, L_0x134f1ef30, C4<1>, C4<1>;
L_0x134f1f190 .functor AND 1, L_0x134f1f080, L_0x134f1f0f0, C4<1>, C4<1>;
L_0x134f1e820 .functor AND 1, L_0x134f1f190, L_0x134f1f2e0, C4<1>, C4<1>;
L_0x134f1f380 .functor AND 1, L_0x134f1f520, L_0x134f1f690, C4<1>, C4<1>;
L_0x134f1e090 .functor AND 1, L_0x134f1f380, L_0x134f1f240, C4<1>, C4<1>;
L_0x134f1fa40 .functor AND 1, L_0x134f1e090, L_0x134f1d050, C4<1>, C4<1>;
v0x134f14560_0 .net *"_ivl_0", 31 0, L_0x134f1cb40;  1 drivers
v0x134f14610_0 .net *"_ivl_102", 0 0, L_0x134f1f520;  1 drivers
v0x134f146b0_0 .net *"_ivl_104", 0 0, L_0x134f1f690;  1 drivers
v0x134f14760_0 .net *"_ivl_106", 0 0, L_0x134f1f380;  1 drivers
v0x134f14800_0 .net *"_ivl_108", 0 0, L_0x134f1f240;  1 drivers
v0x134f148e0_0 .net *"_ivl_110", 0 0, L_0x134f1e090;  1 drivers
v0x134f14980_0 .net *"_ivl_112", 0 0, L_0x134f1fa40;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x134f14a20_0 .net/2u *"_ivl_12", 5 0, L_0x1180400e8;  1 drivers
L_0x118040130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x134f14ad0_0 .net/2u *"_ivl_16", 5 0, L_0x118040130;  1 drivers
v0x134f14be0_0 .net *"_ivl_21", 0 0, L_0x134f1d160;  1 drivers
v0x134f14c80_0 .net *"_ivl_25", 0 0, L_0x134f1d370;  1 drivers
v0x134f14d20_0 .net *"_ivl_27", 0 0, L_0x134f1d450;  1 drivers
v0x134f14dc0_0 .net *"_ivl_29", 0 0, L_0x134f1d500;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f14e60_0 .net *"_ivl_3", 25 0, L_0x118040010;  1 drivers
v0x134f14f10_0 .net *"_ivl_31", 0 0, L_0x134f1d5f0;  1 drivers
v0x134f14fb0_0 .net *"_ivl_35", 0 0, L_0x134f1d800;  1 drivers
v0x134f15050_0 .net *"_ivl_39", 0 0, L_0x134f1da60;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134f151e0_0 .net/2u *"_ivl_4", 31 0, L_0x118040058;  1 drivers
v0x134f15270_0 .net *"_ivl_41", 0 0, L_0x134f1dad0;  1 drivers
v0x134f15300_0 .net *"_ivl_43", 0 0, L_0x134f1db70;  1 drivers
v0x134f153a0_0 .net *"_ivl_45", 0 0, L_0x134f1dca0;  1 drivers
v0x134f15440_0 .net *"_ivl_49", 0 0, L_0x134f1de90;  1 drivers
v0x134f154e0_0 .net *"_ivl_51", 0 0, L_0x134f1df30;  1 drivers
v0x134f15580_0 .net *"_ivl_53", 0 0, L_0x134f1dff0;  1 drivers
v0x134f15620_0 .net *"_ivl_55", 0 0, L_0x134f1e180;  1 drivers
v0x134f156c0_0 .net *"_ivl_57", 0 0, L_0x134f1e1f0;  1 drivers
v0x134f15760_0 .net *"_ivl_61", 0 0, L_0x134f1e460;  1 drivers
v0x134f15800_0 .net *"_ivl_63", 0 0, L_0x134f1e580;  1 drivers
v0x134f158a0_0 .net *"_ivl_65", 0 0, L_0x134f1e110;  1 drivers
v0x134f15940_0 .net *"_ivl_67", 0 0, L_0x134f1e660;  1 drivers
v0x134f159e0_0 .net *"_ivl_69", 0 0, L_0x134f1e780;  1 drivers
v0x134f15a80_0 .net *"_ivl_73", 0 0, L_0x134f1e920;  1 drivers
v0x134f15b20_0 .net *"_ivl_75", 0 0, L_0x134f1eac0;  1 drivers
v0x134f150f0_0 .net *"_ivl_77", 0 0, L_0x134f1d9e0;  1 drivers
v0x134f15db0_0 .net *"_ivl_79", 0 0, L_0x134f1ed00;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x134f15e40_0 .net/2u *"_ivl_8", 5 0, L_0x1180400a0;  1 drivers
v0x134f15ed0_0 .net *"_ivl_81", 0 0, L_0x134f1e710;  1 drivers
v0x134f15f60_0 .net *"_ivl_87", 0 0, L_0x134f1ef30;  1 drivers
v0x134f15ff0_0 .net *"_ivl_89", 0 0, L_0x134f1f080;  1 drivers
v0x134f16090_0 .net *"_ivl_91", 0 0, L_0x134f1f0f0;  1 drivers
v0x134f16130_0 .net *"_ivl_93", 0 0, L_0x134f1f190;  1 drivers
v0x134f161d0_0 .net *"_ivl_95", 0 0, L_0x134f1f2e0;  1 drivers
v0x134f16270_0 .net *"_ivl_97", 0 0, L_0x134f1e820;  1 drivers
v0x134f16310_0 .net "alu_op", 1 0, L_0x134f1f440;  alias, 1 drivers
v0x134f163d0_0 .net "alu_src", 0 0, L_0x134f1d6d0;  alias, 1 drivers
v0x134f16460_0 .net "beq", 0 0, L_0x134f1d050;  1 drivers
v0x134f164f0_0 .net "branch", 0 0, L_0x134f1ee40;  alias, 1 drivers
v0x134f16580_0 .net "instr_opcode", 5 0, L_0x134f1ca20;  alias, 1 drivers
v0x134f16610_0 .var "jump", 0 0;
v0x134f166a0_0 .net "lw", 0 0, L_0x134f1cdb0;  1 drivers
v0x134f16730_0 .net "mem_read", 0 0, L_0x134f1e310;  alias, 1 drivers
v0x134f167c0_0 .net "mem_to_reg", 0 0, L_0x134f1d970;  alias, 1 drivers
v0x134f16850_0 .net "mem_write", 0 0, L_0x134f1e8b0;  alias, 1 drivers
v0x134f168f0_0 .net "r_format", 0 0, L_0x134f1cc90;  1 drivers
v0x134f16990_0 .net "reg_dst", 0 0, L_0x134f1d240;  alias, 1 drivers
v0x134f16a30_0 .net "reg_write", 0 0, L_0x134f1dda0;  alias, 1 drivers
v0x134f16ad0_0 .net "sw", 0 0, L_0x134f1cf10;  1 drivers
L_0x134f1cb40 .concat [ 6 26 0 0], L_0x134f1ca20, L_0x118040010;
L_0x134f1cc90 .cmp/eq 32, L_0x134f1cb40, L_0x118040058;
L_0x134f1cdb0 .cmp/eq 6, L_0x134f1ca20, L_0x1180400a0;
L_0x134f1cf10 .cmp/eq 6, L_0x134f1ca20, L_0x1180400e8;
L_0x134f1d050 .cmp/eq 6, L_0x134f1ca20, L_0x118040130;
L_0x134f1d160 .reduce/nor L_0x134f1cdb0;
L_0x134f1d370 .reduce/nor L_0x134f1cc90;
L_0x134f1d5f0 .reduce/nor L_0x134f1d050;
L_0x134f1d800 .reduce/nor L_0x134f1cc90;
L_0x134f1dad0 .reduce/nor L_0x134f1cf10;
L_0x134f1dca0 .reduce/nor L_0x134f1d050;
L_0x134f1de90 .reduce/nor L_0x134f1cc90;
L_0x134f1dff0 .reduce/nor L_0x134f1cf10;
L_0x134f1e1f0 .reduce/nor L_0x134f1d050;
L_0x134f1e460 .reduce/nor L_0x134f1cc90;
L_0x134f1e580 .reduce/nor L_0x134f1cdb0;
L_0x134f1e780 .reduce/nor L_0x134f1d050;
L_0x134f1e920 .reduce/nor L_0x134f1cc90;
L_0x134f1eac0 .reduce/nor L_0x134f1cdb0;
L_0x134f1ed00 .reduce/nor L_0x134f1cf10;
L_0x134f1ef30 .reduce/nor L_0x134f1cdb0;
L_0x134f1f0f0 .reduce/nor L_0x134f1cf10;
L_0x134f1f2e0 .reduce/nor L_0x134f1d050;
L_0x134f1f440 .concat8 [ 1 1 0 0], L_0x134f1fa40, L_0x134f1e820;
L_0x134f1f520 .reduce/nor L_0x134f1cc90;
L_0x134f1f690 .reduce/nor L_0x134f1cdb0;
L_0x134f1f240 .reduce/nor L_0x134f1cf10;
S_0x134f16c60 .scope module, "cpu_pc" "pc" 4 143, 8 1 0, S_0x124e0a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x134f16ea0_0 .net "clk", 0 0, v0x134f1b3e0_0;  alias, 1 drivers
v0x134f16f50_0 .var "curr_addr", 31 0;
v0x134f17000_0 .net "next_addr", 31 0, v0x134f1ab50_0;  1 drivers
v0x134f170c0_0 .net "reset", 0 0, v0x134f1baa0_0;  alias, 1 drivers
E_0x134f16e50 .event posedge, v0x134f16ea0_0;
S_0x134f171c0 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x124e0a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x134f20400 .functor BUFZ 32, L_0x134f20240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x134f206b0 .functor BUFZ 32, L_0x134f204f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134f17e80_2 .array/port v0x134f17e80, 2;
L_0x134f207a0 .functor BUFZ 32, v0x134f17e80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134f17530_0 .net *"_ivl_0", 31 0, L_0x134f20240;  1 drivers
v0x134f175d0_0 .net *"_ivl_10", 6 0, L_0x134f20590;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134f17670_0 .net *"_ivl_13", 1 0, L_0x1180401c0;  1 drivers
v0x134f17720_0 .net *"_ivl_2", 6 0, L_0x134f202e0;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134f177d0_0 .net *"_ivl_5", 1 0, L_0x118040178;  1 drivers
v0x134f178c0_0 .net *"_ivl_8", 31 0, L_0x134f204f0;  1 drivers
v0x134f17970_0 .net "r_clk", 0 0, v0x134f1b3e0_0;  alias, 1 drivers
v0x134f17a00_0 .net "r_clk_enable", 0 0, v0x134f1b470_0;  alias, 1 drivers
v0x134f17a90_0 .net "read_data1", 31 0, L_0x134f20400;  alias, 1 drivers
v0x134f17bc0_0 .net "read_data2", 31 0, L_0x134f206b0;  alias, 1 drivers
v0x134f17c70_0 .net "read_reg1", 4 0, L_0x134f1fcb0;  alias, 1 drivers
v0x134f17d20_0 .net "read_reg2", 4 0, L_0x134f1f7b0;  alias, 1 drivers
v0x134f17dd0_0 .net "register_v0", 31 0, L_0x134f207a0;  1 drivers
v0x134f17e80 .array "registers", 0 31, 31 0;
v0x134f18220_0 .net "reset", 0 0, v0x134f1baa0_0;  alias, 1 drivers
v0x134f182d0_0 .net "write_control", 0 0, L_0x134f20190;  alias, 1 drivers
v0x134f18360_0 .net "write_data", 31 0, L_0x134f20030;  alias, 1 drivers
v0x134f184f0_0 .net "write_reg", 4 0, L_0x134f1ff10;  alias, 1 drivers
L_0x134f20240 .array/port v0x134f17e80, L_0x134f202e0;
L_0x134f202e0 .concat [ 5 2 0 0], L_0x134f1fcb0, L_0x118040178;
L_0x134f204f0 .array/port v0x134f17e80, L_0x134f20590;
L_0x134f20590 .concat [ 5 2 0 0], L_0x134f1f7b0, L_0x1180401c0;
S_0x124e09cb0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x134f22110 .functor BUFZ 32, L_0x134f22070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134f1bb60_0 .net *"_ivl_0", 31 0, L_0x134f22070;  1 drivers
o0x11800a590 .functor BUFZ 1, C4<z>; HiZ drive
v0x134f1bc00_0 .net "clk", 0 0, o0x11800a590;  0 drivers
o0x11800a5c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x134f1bca0_0 .net "data_address", 31 0, o0x11800a5c0;  0 drivers
o0x11800a5f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x134f1bd60_0 .net "data_read", 0 0, o0x11800a5f0;  0 drivers
v0x134f1be00_0 .net "data_readdata", 31 0, L_0x134f22110;  1 drivers
o0x11800a650 .functor BUFZ 1, C4<z>; HiZ drive
v0x134f1bef0_0 .net "data_write", 0 0, o0x11800a650;  0 drivers
o0x11800a680 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x134f1bf90_0 .net "data_writedata", 31 0, o0x11800a680;  0 drivers
v0x134f1c040_0 .var/i "i", 31 0;
v0x134f1c0f0 .array "ram", 0 65535, 31 0;
E_0x134f1bb30 .event posedge, v0x134f1bc00_0;
L_0x134f22070 .array/port v0x134f1c0f0, o0x11800a5c0;
S_0x124e09e20 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x124e07920 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x134f22480 .functor BUFZ 32, L_0x134f221c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134f1c510_0 .net *"_ivl_0", 31 0, L_0x134f221c0;  1 drivers
v0x134f1c5d0_0 .net *"_ivl_3", 29 0, L_0x134f22260;  1 drivers
v0x134f1c670_0 .net *"_ivl_4", 31 0, L_0x134f22300;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134f1c700_0 .net *"_ivl_7", 1 0, L_0x1180405b0;  1 drivers
o0x11800a8f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x134f1c7b0_0 .net "instr_address", 31 0, o0x11800a8f0;  0 drivers
v0x134f1c8a0_0 .net "instr_readdata", 31 0, L_0x134f22480;  1 drivers
v0x134f1c950 .array "memory1", 0 1073741823, 31 0;
L_0x134f221c0 .array/port v0x134f1c950, L_0x134f22300;
L_0x134f22260 .part o0x11800a8f0, 0, 30;
L_0x134f22300 .concat [ 30 2 0 0], L_0x134f22260, L_0x1180405b0;
S_0x134f1c280 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x124e09e20;
 .timescale 0 0;
v0x134f1c450_0 .var/i "i", 31 0;
    .scope S_0x134f171c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f17e80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x134f171c0;
T_1 ;
    %wait E_0x134f16e50;
    %load/vec4 v0x134f18220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x134f17a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x134f182d0_0;
    %load/vec4 v0x134f184f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x134f18360_0;
    %load/vec4 v0x134f184f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f17e80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x134f13db0;
T_2 ;
    %wait E_0x134f13fc0;
    %load/vec4 v0x134f14150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x134f13ff0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x134f14150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x134f13ff0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x134f14150_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x134f140b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x134f13ff0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x134f13ff0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134f13ff0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x134f13ff0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x134f13ff0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x134f04660;
T_3 ;
    %wait E_0x134f04850;
    %load/vec4 v0x134f13980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x134f13ba0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x134f13a30_0;
    %load/vec4 v0x134f13af0_0;
    %and;
    %assign/vec4 v0x134f13ba0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x134f13a30_0;
    %load/vec4 v0x134f13af0_0;
    %or;
    %assign/vec4 v0x134f13ba0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x134f13a30_0;
    %load/vec4 v0x134f13af0_0;
    %add;
    %assign/vec4 v0x134f13ba0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x134f13a30_0;
    %load/vec4 v0x134f13af0_0;
    %sub;
    %assign/vec4 v0x134f13ba0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x134f13a30_0;
    %load/vec4 v0x134f13af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x134f13ba0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x134f13a30_0;
    %load/vec4 v0x134f13af0_0;
    %or;
    %inv;
    %assign/vec4 v0x134f13ba0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x134f16c60;
T_4 ;
    %wait E_0x134f16e50;
    %load/vec4 v0x134f170c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x134f16f50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x134f17000_0;
    %assign/vec4 v0x134f16f50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x124e0a000;
T_5 ;
    %wait E_0x134f043e0;
    %load/vec4 v0x134f19f90_0;
    %load/vec4 v0x134f19f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x134f1a250_0;
    %load/vec4 v0x134f1abe0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x134f1ab50_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x134f1a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x134f1a250_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x134f1a760_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x134f1ab50_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x134f1a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x134f1ac80_0;
    %store/vec4 v0x134f1ab50_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x134f1a250_0;
    %store/vec4 v0x134f1ab50_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x124e051c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134f1b3e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x134f1b3e0_0;
    %inv;
    %store/vec4 v0x134f1b3e0_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x124e051c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134f1baa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134f1baa0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134f1baa0_0, 0, 1;
    %delay 2, 0;
    %vpi_call/w 3 53 "$display", v0x134f1b850_0 {0 0 0};
    %vpi_call/w 3 54 "$display", v0x134f1ba10_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 56 "$display", v0x134f1b850_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 58 "$display", v0x134f1b850_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 60 "$display", v0x134f1b850_0 {0 0 0};
    %vpi_call/w 3 62 "$display", "succ" {0 0 0};
    %vpi_call/w 3 63 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x124e09cb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134f1c040_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x134f1c040_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x134f1c040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f1c0f0, 0, 4;
    %load/vec4 v0x134f1c040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134f1c040_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x124e09cb0;
T_9 ;
    %wait E_0x134f1bb30;
    %load/vec4 v0x134f1bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x134f1bf90_0;
    %ix/getv 3, v0x134f1bca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134f1c0f0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x124e09e20;
T_10 ;
    %fork t_1, S_0x134f1c280;
    %jmp t_0;
    .scope S_0x134f1c280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134f1c450_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x134f1c450_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x134f1c450_0;
    %store/vec4a v0x134f1c950, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x134f1c450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x134f1c450_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f1c950, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f1c950, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134f1c950, 4, 0;
    %end;
    .scope S_0x124e09e20;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
