// Seed: 4268494714
module module_0 (
    input wor  id_0,
    input wire id_1
);
  supply0 id_3;
  initial #1 id_3 = id_1;
  tri0 id_4;
  wire id_5;
  logic [7:0] id_6;
  wire id_7;
  wire id_8;
  assign module_1.type_10 = 0;
  assign id_3 = 1 == 1;
  int id_9;
  supply0 id_10;
  wire id_11;
  wire id_12;
  wor id_13 = 1'h0;
  assign id_9 = 1;
  wire id_14, id_15;
  assign id_6[1] = id_14;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
