Reading timing models for corner nom_ff_n40C_5v50…
Reading cell library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_ff_n40C_5v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/53-openroad-rcx/nom/tiny_tonegen.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000276    0.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.016369    0.138545    0.481241    0.832258 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.138545    0.000147    0.832405 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005652    0.189603    0.145026    0.977430 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.189603    0.000113    0.977543 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004590    0.118510    0.096329    1.073872 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.118510    0.000092    1.073964 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.073964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000276    0.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451017   clock uncertainty
                                  0.000000    0.451017   clock reconvergence pessimism
                                  0.083870    0.534887   library hold time
                                              0.534887   data required time
---------------------------------------------------------------------------------------------
                                              0.534887   data required time
                                             -1.073964   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539077   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405    0.351760 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015234    0.132189    0.476311    0.828071 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.132189    0.000201    0.828271 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005195    0.162971    0.131394    0.959666 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.162971    0.000056    0.959722 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004522    0.143012    0.118141    1.077862 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.143012    0.000054    1.077916 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.077916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405    0.351760 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451760   clock uncertainty
                                  0.000000    0.451760   clock reconvergence pessimism
                                  0.079547    0.531307   library hold time
                                              0.531307   data required time
---------------------------------------------------------------------------------------------
                                              0.531307   data required time
                                             -1.077916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.546609   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250    0.350991 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030368    0.362294    0.697896    1.048887 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.362294    0.000343    1.049230 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004349    0.134467    0.082446    1.131676 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.134467    0.000086    1.131762 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.131762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250    0.350991 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450991   clock uncertainty
                                  0.000000    0.450991   clock reconvergence pessimism
                                  0.080993    0.531984   library hold time
                                              0.531984   data required time
---------------------------------------------------------------------------------------------
                                              0.531984   data required time
                                             -1.131762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599778   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171    0.350911 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026610    0.198924    0.523845    0.874756 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.198925    0.000358    0.875114 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005340    0.180851    0.180741    1.055855 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.180851    0.000104    1.055959 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004103    0.112441    0.091682    1.147641 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.112441    0.000078    1.147719 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.147719   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171    0.350911 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450911   clock uncertainty
                                  0.000000    0.450911   clock reconvergence pessimism
                                  0.084964    0.535875   library hold time
                                              0.535875   data required time
---------------------------------------------------------------------------------------------
                                              0.535875   data required time
                                             -1.147719   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611844   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385    0.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.021630    0.169157    0.503612    0.855352 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.169159    0.000421    0.855773 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004017    0.096936    0.251011    1.106784 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.096936    0.000045    1.106829 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005989    0.089564    0.233273    1.340102 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.089564    0.000086    1.340189 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.340189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385    0.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451740   clock uncertainty
                                  0.000000    0.451740   clock reconvergence pessimism
                                  0.089532    0.541272   library hold time
                                              0.541272   data required time
---------------------------------------------------------------------------------------------
                                              0.541272   data required time
                                             -1.340189   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798916   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000338    0.351079 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005744    0.117482    0.540090    0.891169 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.117482    0.000071    0.891240 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005942    0.105646    0.095532    0.986772 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.105646    0.000065    0.986837 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016395    0.287479    0.202734    1.189571 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.287479    0.000181    1.189753 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005058    0.123552    0.081729    1.271482 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.123552    0.000103    1.271585 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005828    0.080988    0.188068    1.459652 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.080988    0.000122    1.459774 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.459774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000367    0.351722 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451722   clock uncertainty
                                  0.000000    0.451722   clock reconvergence pessimism
                                  0.091332    0.543054   library hold time
                                              0.543054   data required time
---------------------------------------------------------------------------------------------
                                              0.543054   data required time
                                             -1.459774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916720   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272593    0.001179    5.011302 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000367    0.351722 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451722   clock uncertainty
                                  0.000000    0.451722   clock reconvergence pessimism
                                  0.226221    0.677943   library removal time
                                              0.677943   data required time
---------------------------------------------------------------------------------------------
                                              0.677943   data required time
                                             -5.011302   data arrival time
---------------------------------------------------------------------------------------------
                                              4.333358   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272597    0.001279    5.011401 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011401   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385    0.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451740   clock uncertainty
                                  0.000000    0.451740   clock reconvergence pessimism
                                  0.226221    0.677961   library removal time
                                              0.677961   data required time
---------------------------------------------------------------------------------------------
                                              0.677961   data required time
                                             -5.011401   data arrival time
---------------------------------------------------------------------------------------------
                                              4.333440   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272596    0.001252    5.011374 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000276    0.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451017   clock uncertainty
                                  0.000000    0.451017   clock reconvergence pessimism
                                  0.226159    0.677176   library removal time
                                              0.677176   data required time
---------------------------------------------------------------------------------------------
                                              0.677176   data required time
                                             -5.011374   data arrival time
---------------------------------------------------------------------------------------------
                                              4.334198   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272629    0.002091    5.012213 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620    0.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149632    0.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405    0.351760 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451760   clock uncertainty
                                  0.000000    0.451760   clock reconvergence pessimism
                                  0.226223    0.677983   library removal time
                                              0.677983   data required time
---------------------------------------------------------------------------------------------
                                              0.677983   data required time
                                             -5.012213   data arrival time
---------------------------------------------------------------------------------------------
                                              4.334231   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272635    0.002227    5.012349 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000316    0.351057 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451057   clock uncertainty
                                  0.000000    0.451057   clock reconvergence pessimism
                                  0.226161    0.677218   library removal time
                                              0.677218   data required time
---------------------------------------------------------------------------------------------
                                              0.677218   data required time
                                             -5.012349   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335131   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272637    0.002256    5.012378 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000338    0.351079 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451079   clock uncertainty
                                  0.000000    0.451079   clock reconvergence pessimism
                                  0.226162    0.677241   library removal time
                                              0.677241   data required time
---------------------------------------------------------------------------------------------
                                              0.677241   data required time
                                             -5.012378   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335137   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272635    0.002218    5.012340 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000205    0.350945 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450945   clock uncertainty
                                  0.000000    0.450945   clock reconvergence pessimism
                                  0.226161    0.677107   library removal time
                                              0.677107   data required time
---------------------------------------------------------------------------------------------
                                              0.677107   data required time
                                             -5.012340   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335233   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272639    0.002308    5.012430 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171    0.350911 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450911   clock uncertainty
                                  0.000000    0.450911   clock reconvergence pessimism
                                  0.226162    0.677073   library removal time
                                              0.677073   data required time
---------------------------------------------------------------------------------------------
                                              0.677073   data required time
                                             -5.012430   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335357   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272646    0.002442    5.012564 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023838    0.085603    0.040764    0.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000    0.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339    0.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398    0.201501 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149240    0.350741 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250    0.350991 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.450991   clock uncertainty
                                  0.000000    0.450991   clock reconvergence pessimism
                                  0.226162    0.677153   library removal time
                                              0.677153   data required time
---------------------------------------------------------------------------------------------
                                              0.677153   data required time
                                             -5.012564   data arrival time
---------------------------------------------------------------------------------------------
                                              4.335411   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272646    0.002442    5.012564 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012564   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250   20.350990 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250990   clock uncertainty
                                  0.000000   20.250990   clock reconvergence pessimism
                                  0.101067   20.352058   library recovery time
                                             20.352058   data required time
---------------------------------------------------------------------------------------------
                                             20.352058   data required time
                                             -5.012564   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339494   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272639    0.002308    5.012430 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012430   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171   20.350910 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250912   clock uncertainty
                                  0.000000   20.250912   clock reconvergence pessimism
                                  0.101069   20.351980   library recovery time
                                             20.351980   data required time
---------------------------------------------------------------------------------------------
                                             20.351980   data required time
                                             -5.012430   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339551   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272635    0.002218    5.012340 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012340   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000206   20.350946 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250946   clock uncertainty
                                  0.000000   20.250946   clock reconvergence pessimism
                                  0.101070   20.352016   library recovery time
                                             20.352016   data required time
---------------------------------------------------------------------------------------------
                                             20.352016   data required time
                                             -5.012340   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339677   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272635    0.002227    5.012349 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012349   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000316   20.351057 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251057   clock uncertainty
                                  0.000000   20.251057   clock reconvergence pessimism
                                  0.101070   20.352125   library recovery time
                                             20.352125   data required time
---------------------------------------------------------------------------------------------
                                             20.352125   data required time
                                             -5.012349   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339776   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272637    0.002256    5.012378 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012378   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000339   20.351080 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251080   clock uncertainty
                                  0.000000   20.251080   clock reconvergence pessimism
                                  0.101069   20.352148   library recovery time
                                             20.352148   data required time
---------------------------------------------------------------------------------------------
                                             20.352148   data required time
                                             -5.012378   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339770   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272596    0.001252    5.011374 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011374   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000277   20.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251017   clock uncertainty
                                  0.000000   20.251017   clock reconvergence pessimism
                                  0.101077   20.352095   library recovery time
                                             20.352095   data required time
---------------------------------------------------------------------------------------------
                                             20.352095   data required time
                                             -5.011374   data arrival time
---------------------------------------------------------------------------------------------
                                             15.340719   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272629    0.002091    5.012213 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012213   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405   20.351761 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251760   clock uncertainty
                                  0.000000   20.251760   clock reconvergence pessimism
                                  0.101235   20.352995   library recovery time
                                             20.352995   data required time
---------------------------------------------------------------------------------------------
                                             20.352995   data required time
                                             -5.012213   data arrival time
---------------------------------------------------------------------------------------------
                                             15.340781   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272597    0.001279    5.011401 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011401   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385   20.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251740   clock uncertainty
                                  0.000000   20.251740   clock reconvergence pessimism
                                  0.101241   20.352982   library recovery time
                                             20.352982   data required time
---------------------------------------------------------------------------------------------
                                             20.352982   data required time
                                             -5.011401   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341581   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272593    0.001179    5.011302 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011302   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000368   20.351723 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251722   clock uncertainty
                                  0.000000   20.251722   clock reconvergence pessimism
                                  0.101241   20.352964   library recovery time
                                             20.352964   data required time
---------------------------------------------------------------------------------------------
                                             20.352964   data required time
                                             -5.011302   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341662   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282043    0.000317    4.464616 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004522    0.252736    0.203935    4.668551 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.252736    0.000054    4.668605 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.668605   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405   20.351761 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251760   clock uncertainty
                                  0.000000   20.251760   clock reconvergence pessimism
                                 -0.219542   20.032219   library setup time
                                             20.032219   data required time
---------------------------------------------------------------------------------------------
                                             20.032219   data required time
                                             -4.668605   data arrival time
---------------------------------------------------------------------------------------------
                                             15.363613   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282045    0.000522    4.464822 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004590    0.176909    0.166686    4.631508 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.176909    0.000092    4.631600 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.631600   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000277   20.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251017   clock uncertainty
                                  0.000000   20.251017   clock reconvergence pessimism
                                 -0.206871   20.044146   library setup time
                                             20.044146   data required time
---------------------------------------------------------------------------------------------
                                             20.044146   data required time
                                             -4.631600   data arrival time
---------------------------------------------------------------------------------------------
                                             15.412546   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282045    0.000558    4.464858 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004103    0.169286    0.161107    4.625965 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.169286    0.000079    4.626043 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.626043   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171   20.350910 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250912   clock uncertainty
                                  0.000000   20.250912   clock reconvergence pessimism
                                 -0.205454   20.045458   library setup time
                                             20.045458   data required time
---------------------------------------------------------------------------------------------
                                             20.045458   data required time
                                             -4.626043   data arrival time
---------------------------------------------------------------------------------------------
                                             15.419414   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282045    0.000518    4.464818 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004349    0.177694    0.153235    4.618052 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.177694    0.000086    4.618138 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.618138   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250   20.350990 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250990   clock uncertainty
                                  0.000000   20.250990   clock reconvergence pessimism
                                 -0.207017   20.043974   library setup time
                                             20.043974   data required time
---------------------------------------------------------------------------------------------
                                             20.043974   data required time
                                             -4.618138   data arrival time
---------------------------------------------------------------------------------------------
                                             15.425838   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211685    0.000332    4.250845 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005989    0.135384    0.298514    4.549359 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.135384    0.000087    4.549446 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.549446   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385   20.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251740   clock uncertainty
                                  0.000000   20.251740   clock reconvergence pessimism
                                 -0.199026   20.052713   library setup time
                                             20.052713   data required time
---------------------------------------------------------------------------------------------
                                             20.052713   data required time
                                             -4.549446   data arrival time
---------------------------------------------------------------------------------------------
                                             15.503268   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211685    0.000453    4.250967 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005828    0.107758    0.204070    4.455037 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.107758    0.000122    4.455159 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.455159   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000368   20.351723 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251722   clock uncertainty
                                  0.000000   20.251722   clock reconvergence pessimism
                                 -0.193891   20.057831   library setup time
                                             20.057831   data required time
---------------------------------------------------------------------------------------------
                                             20.057831   data required time
                                             -4.455159   data arrival time
---------------------------------------------------------------------------------------------
                                             15.602674   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272646    0.002442    5.012564 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012564   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250   20.350990 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250990   clock uncertainty
                                  0.000000   20.250990   clock reconvergence pessimism
                                  0.101067   20.352058   library recovery time
                                             20.352058   data required time
---------------------------------------------------------------------------------------------
                                             20.352058   data required time
                                             -5.012564   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339494   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282043    0.000317    4.464616 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004522    0.252736    0.203935    4.668551 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.252736    0.000054    4.668605 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.668605   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405   20.351761 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251760   clock uncertainty
                                  0.000000   20.251760   clock reconvergence pessimism
                                 -0.219542   20.032219   library setup time
                                             20.032219   data required time
---------------------------------------------------------------------------------------------
                                             20.032219   data required time
                                             -4.668605   data arrival time
---------------------------------------------------------------------------------------------
                                             15.363613   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ff_n40C_5v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ff_n40C_5v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ff_n40C_5v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.076260e-03 4.673034e-04 4.167216e-08 1.543605e-03  58.9%
Combinational        1.337050e-04 1.385582e-04 5.160530e-08 2.723148e-04  10.4%
Clock                6.456218e-04 1.598378e-04 5.842825e-08 8.055180e-04  30.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.855587e-03 7.656995e-04 1.517056e-07 2.621438e-03 100.0%
                            70.8%        29.2%         0.0%
%OL_METRIC_F power__internal__total 0.0018555870046839118
%OL_METRIC_F power__switching__total 0.0007656994857825339
%OL_METRIC_F power__leakage__total 1.5170560629940155e-7
%OL_METRIC_F power__total 0.002621438354253769

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ff_n40C_5v50 -0.10084854070616181
======================= nom_ff_n40C_5v50 Corner ===================================

Clock clk
0.350911 source latency _665_/CLK ^
-0.351760 target latency _666_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.100849 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ff_n40C_5v50 0.10084854070616181
======================= nom_ff_n40C_5v50 Corner ===================================

Clock clk
0.351760 source latency _666_/CLK ^
-0.350911 target latency _665_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.100849 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ff_n40C_5v50 0.5390770205032663
nom_ff_n40C_5v50: 0.5390770205032663
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ff_n40C_5v50 15.339493665011732
nom_ff_n40C_5v50: 15.339493665011732
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ff_n40C_5v50 0
nom_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ff_n40C_5v50 0.539077
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.350911         network latency _665_/CLK
        1.831135 network latency _706_/CLK
---------------
0.350911 1.831135 latency
        1.480223 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.375672         network latency _656_/CLK
        1.714515 network latency _706_/CLK
---------------
1.375672 1.714515 latency
        0.338844 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.323104         network latency _665_/CLK
        0.323978 network latency _666_/CLK
---------------
0.323104 0.323978 latency
        0.000874 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.94 fmax = 516.28
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_ff_n40C_5v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/54-openroad-stapostpnr/nom_ff_n40C_5v50/tiny_tonegen__nom_ff_n40C_5v50.lib…
