{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@216:227@HdlStmAssign", "\n  assign  tdd_rx_valid_i0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;\n  assign  tdd_rx_valid_q0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q0 & tdd_rx_rf_en) : rx_valid_q0;\n  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i1 & tdd_rx_rf_en) : rx_valid_i1;\n  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;\n\n  // assign  tdd_enable = tdd_enable_s;\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@214:225", "  assign  tdd_tx_valid_q1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q1 & tdd_tx_dp_en_s) : tx_valid_q1;\n\n  assign  tdd_rx_valid_i0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;\n  assign  tdd_rx_valid_q0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q0 & tdd_rx_rf_en) : rx_valid_q0;\n  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i1 & tdd_rx_rf_en) : rx_valid_i1;\n  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@205:216", "\n  // tx/rx data flow control\n\n  assign  tdd_tx_valid_i0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;\n  assign  tdd_tx_valid_q0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q0 & tdd_tx_dp_en_s) : tx_valid_q0;\n  assign  tdd_tx_valid_i1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i1 & tdd_tx_dp_en_s) : tx_valid_i1;\n  assign  tdd_tx_valid_q1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q1 & tdd_tx_dp_en_s) : tx_valid_q1;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@218:229", "                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;\n  assign  tdd_rx_valid_q0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q0 & tdd_rx_rf_en) : rx_valid_q0;\n  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i1 & tdd_rx_rf_en) : rx_valid_i1;\n  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;\n\n  // assign  tdd_enable = tdd_enable_s;\n\n  assign tdd_sync_t = tdd_terminal_type_s;\n\n"]], "Diff Content": {"Delete": [[221, "  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n"]], "Add": [[221, "  assign  tdd_rx_valid_i1 = ((tdd_enable_synced_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n"]]}}