
out/stm32f4_usb_to_audio.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <PDM_Filter_Init>:
 8000188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800018c:	4606      	mov	r6, r0
 800018e:	f8df 0d2c 	ldr.w	r0, [pc, #3372]	; 8000ebc <.text_8>
 8000192:	f8df 1d2c 	ldr.w	r1, [pc, #3372]	; 8000ec0 <.text_9>
 8000196:	6001      	str	r1, [r0, #0]
 8000198:	f8df 1d28 	ldr.w	r1, [pc, #3368]	; 8000ec4 <.text_10>
 800019c:	6800      	ldr	r0, [r0, #0]
 800019e:	4288      	cmp	r0, r1
 80001a0:	d136      	bne.n	8000210 <PDM_Filter_Init+0x88>
 80001a2:	f8df 0d24 	ldr.w	r0, [pc, #3364]	; 8000ec8 <.text_11>
 80001a6:	6001      	str	r1, [r0, #0]
 80001a8:	f106 0710 	add.w	r7, r6, #16
 80001ac:	2000      	movs	r0, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b8      	str	r0, [r7, #8]
 80001b2:	6078      	str	r0, [r7, #4]
 80001b4:	6038      	str	r0, [r7, #0]
 80001b6:	61b8      	str	r0, [r7, #24]
 80001b8:	6178      	str	r0, [r7, #20]
 80001ba:	6138      	str	r0, [r7, #16]
 80001bc:	6874      	ldr	r4, [r6, #4]
 80001be:	4620      	mov	r0, r4
 80001c0:	2100      	movs	r1, #0
 80001c2:	f001 fb6f 	bl	80018a4 <__aeabi_cfcmpeq>
 80001c6:	d024      	beq.n	8000212 <PDM_Filter_Init+0x8a>
 80001c8:	f04f 4087 	mov.w	r0, #1132462080	; 0x43800000
 80001cc:	4621      	mov	r1, r4
 80001ce:	f000 fe83 	bl	8000ed8 <__aeabi_fmul>
 80001d2:	f001 f899 	bl	8001308 <__aeabi_f2d>
 80001d6:	4605      	mov	r5, r0
 80001d8:	4689      	mov	r9, r1
 80001da:	4620      	mov	r0, r4
 80001dc:	f001 f894 	bl	8001308 <__aeabi_f2d>
 80001e0:	4604      	mov	r4, r0
 80001e2:	4688      	mov	r8, r1
 80001e4:	8830      	ldrh	r0, [r6, #0]
 80001e6:	f001 f86d 	bl	80012c4 <__aeabi_ui2d>
 80001ea:	f8df 2ce0 	ldr.w	r2, [pc, #3296]	; 8000ecc <.text_12>
 80001ee:	f8df 3ce0 	ldr.w	r3, [pc, #3296]	; 8000ed0 <.text_13>
 80001f2:	f001 fa0b 	bl	800160c <__aeabi_ddiv>
 80001f6:	4622      	mov	r2, r4
 80001f8:	4643      	mov	r3, r8
 80001fa:	f000 ff27 	bl	800104c <__adddf3>
 80001fe:	4602      	mov	r2, r0
 8000200:	460b      	mov	r3, r1
 8000202:	4628      	mov	r0, r5
 8000204:	4649      	mov	r1, r9
 8000206:	f001 fa01 	bl	800160c <__aeabi_ddiv>
 800020a:	f001 fae7 	bl	80017dc <__aeabi_d2iz>
 800020e:	e001      	b.n	8000214 <PDM_Filter_Init+0x8c>
 8000210:	e7fe      	b.n	8000210 <PDM_Filter_Init+0x88>
 8000212:	2000      	movs	r0, #0
 8000214:	83b8      	strh	r0, [r7, #28]
 8000216:	68b4      	ldr	r4, [r6, #8]
 8000218:	4620      	mov	r0, r4
 800021a:	2100      	movs	r1, #0
 800021c:	f001 fb42 	bl	80018a4 <__aeabi_cfcmpeq>
 8000220:	d022      	beq.n	8000268 <PDM_Filter_Init+0xe0>
 8000222:	8835      	ldrh	r5, [r6, #0]
 8000224:	0228      	lsls	r0, r5, #8
 8000226:	f001 f85d 	bl	80012e4 <__aeabi_i2d>
 800022a:	4682      	mov	sl, r0
 800022c:	468b      	mov	fp, r1
 800022e:	4620      	mov	r0, r4
 8000230:	f001 f86a 	bl	8001308 <__aeabi_f2d>
 8000234:	4602      	mov	r2, r0
 8000236:	460b      	mov	r3, r1
 8000238:	f8df 0c90 	ldr.w	r0, [pc, #3216]	; 8000ecc <.text_12>
 800023c:	f8df 1c90 	ldr.w	r1, [pc, #3216]	; 8000ed0 <.text_13>
 8000240:	f001 f8ba 	bl	80013b8 <__aeabi_dmul>
 8000244:	4604      	mov	r4, r0
 8000246:	4688      	mov	r8, r1
 8000248:	4628      	mov	r0, r5
 800024a:	f001 f83b 	bl	80012c4 <__aeabi_ui2d>
 800024e:	4622      	mov	r2, r4
 8000250:	4643      	mov	r3, r8
 8000252:	f000 fefb 	bl	800104c <__adddf3>
 8000256:	4602      	mov	r2, r0
 8000258:	460b      	mov	r3, r1
 800025a:	4650      	mov	r0, sl
 800025c:	4659      	mov	r1, fp
 800025e:	f001 f9d5 	bl	800160c <__aeabi_ddiv>
 8000262:	f001 fabb 	bl	80017dc <__aeabi_d2iz>
 8000266:	e000      	b.n	800026a <PDM_Filter_Init+0xe2>
 8000268:	2000      	movs	r0, #0
 800026a:	83f8      	strh	r0, [r7, #30]
 800026c:	8830      	ldrh	r0, [r6, #0]
 800026e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000272:	fb90 f0f1 	sdiv	r0, r0, r1
 8000276:	8438      	strh	r0, [r7, #32]
 8000278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800027c <PDM_Filter_64_LSB>:
 800027c:	e92d 4ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000280:	b096      	sub	sp, #88	; 0x58
 8000282:	f8df 1c44 	ldr.w	r1, [pc, #3140]	; 8000ec8 <.text_11>
 8000286:	6809      	ldr	r1, [r1, #0]
 8000288:	f8df 2c38 	ldr.w	r2, [pc, #3128]	; 8000ec4 <.text_10>
 800028c:	4291      	cmp	r1, r2
 800028e:	d000      	beq.n	8000292 <PDM_Filter_64_LSB+0x16>
 8000290:	e7fe      	b.n	8000290 <PDM_Filter_64_LSB+0x14>
 8000292:	4619      	mov	r1, r3
 8000294:	3110      	adds	r1, #16
 8000296:	9100      	str	r1, [sp, #0]
 8000298:	6909      	ldr	r1, [r1, #16]
 800029a:	9a00      	ldr	r2, [sp, #0]
 800029c:	6952      	ldr	r2, [r2, #20]
 800029e:	9207      	str	r2, [sp, #28]
 80002a0:	9a00      	ldr	r2, [sp, #0]
 80002a2:	6992      	ldr	r2, [r2, #24]
 80002a4:	9203      	str	r2, [sp, #12]
 80002a6:	9a00      	ldr	r2, [sp, #0]
 80002a8:	f8d2 9000 	ldr.w	r9, [r2]
 80002ac:	6852      	ldr	r2, [r2, #4]
 80002ae:	9206      	str	r2, [sp, #24]
 80002b0:	9a00      	ldr	r2, [sp, #0]
 80002b2:	6892      	ldr	r2, [r2, #8]
 80002b4:	9b00      	ldr	r3, [sp, #0]
 80002b6:	68db      	ldr	r3, [r3, #12]
 80002b8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80002ba:	89a4      	ldrh	r4, [r4, #12]
 80002bc:	9401      	str	r4, [sp, #4]
 80002be:	9c00      	ldr	r4, [sp, #0]
 80002c0:	8ba4      	ldrh	r4, [r4, #28]
 80002c2:	9405      	str	r4, [sp, #20]
 80002c4:	9c00      	ldr	r4, [sp, #0]
 80002c6:	8be4      	ldrh	r4, [r4, #30]
 80002c8:	9408      	str	r4, [sp, #32]
 80002ca:	2400      	movs	r4, #0
 80002cc:	f44f 7580 	mov.w	r5, #256	; 0x100
 80002d0:	9e05      	ldr	r6, [sp, #20]
 80002d2:	1bad      	subs	r5, r5, r6
 80002d4:	950d      	str	r5, [sp, #52]	; 0x34
 80002d6:	9d01      	ldr	r5, [sp, #4]
 80002d8:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3
 80002dc:	950c      	str	r5, [sp, #48]	; 0x30
 80002de:	9d01      	ldr	r5, [sp, #4]
 80002e0:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 80002e4:	0075      	lsls	r5, r6, #1
 80002e6:	950b      	str	r5, [sp, #44]	; 0x2c
 80002e8:	9d01      	ldr	r5, [sp, #4]
 80002ea:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80002ee:	950a      	str	r5, [sp, #40]	; 0x28
 80002f0:	9d01      	ldr	r5, [sp, #4]
 80002f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80002f6:	9509      	str	r5, [sp, #36]	; 0x24
 80002f8:	9d00      	ldr	r5, [sp, #0]
 80002fa:	8c2d      	ldrh	r5, [r5, #32]
 80002fc:	2d01      	cmp	r5, #1
 80002fe:	f2c0 811d 	blt.w	800053c <PDM_Filter_64_LSB+0x2c0>
 8000302:	7805      	ldrb	r5, [r0, #0]
 8000304:	f8df 6bc0 	ldr.w	r6, [pc, #3008]	; 8000ec8 <.text_11>
 8000308:	19ad      	adds	r5, r5, r6
 800030a:	9e06      	ldr	r6, [sp, #24]
 800030c:	f895 7204 	ldrb.w	r7, [r5, #516]	; 0x204
 8000310:	19be      	adds	r6, r7, r6
 8000312:	960e      	str	r6, [sp, #56]	; 0x38
 8000314:	f895 6104 	ldrb.w	r6, [r5, #260]	; 0x104
 8000318:	eb09 0746 	add.w	r7, r9, r6, lsl #1
 800031c:	792d      	ldrb	r5, [r5, #4]
 800031e:	9e01      	ldr	r6, [sp, #4]
 8000320:	5c36      	ldrb	r6, [r6, r0]
 8000322:	f8df cba4 	ldr.w	ip, [pc, #2980]	; 8000ec8 <.text_11>
 8000326:	4466      	add	r6, ip
 8000328:	f896 c204 	ldrb.w	ip, [r6, #516]	; 0x204
 800032c:	4467      	add	r7, ip
 800032e:	9702      	str	r7, [sp, #8]
 8000330:	970f      	str	r7, [sp, #60]	; 0x3c
 8000332:	f896 7104 	ldrb.w	r7, [r6, #260]	; 0x104
 8000336:	eb05 0547 	add.w	r5, r5, r7, lsl #1
 800033a:	7936      	ldrb	r6, [r6, #4]
 800033c:	9f01      	ldr	r7, [sp, #4]
 800033e:	f810 7017 	ldrb.w	r7, [r0, r7, lsl #1]
 8000342:	f8df cb84 	ldr.w	ip, [pc, #2948]	; 8000ec8 <.text_11>
 8000346:	4467      	add	r7, ip
 8000348:	f897 c204 	ldrb.w	ip, [r7, #516]	; 0x204
 800034c:	4465      	add	r5, ip
 800034e:	9510      	str	r5, [sp, #64]	; 0x40
 8000350:	f897 c104 	ldrb.w	ip, [r7, #260]	; 0x104
 8000354:	eb06 064c 	add.w	r6, r6, ip, lsl #1
 8000358:	793f      	ldrb	r7, [r7, #4]
 800035a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800035e:	f81c c000 	ldrb.w	ip, [ip, r0]
 8000362:	f8df eb64 	ldr.w	lr, [pc, #2916]	; 8000ec8 <.text_11>
 8000366:	44e6      	add	lr, ip
 8000368:	f89e c204 	ldrb.w	ip, [lr, #516]	; 0x204
 800036c:	4466      	add	r6, ip
 800036e:	9611      	str	r6, [sp, #68]	; 0x44
 8000370:	f89e c104 	ldrb.w	ip, [lr, #260]	; 0x104
 8000374:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 8000378:	f89e e004 	ldrb.w	lr, [lr, #4]
 800037c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000380:	f810 c02c 	ldrb.w	ip, [r0, ip, lsl #2]
 8000384:	f8df 8b40 	ldr.w	r8, [pc, #2880]	; 8000ec8 <.text_11>
 8000388:	44e0      	add	r8, ip
 800038a:	f898 c204 	ldrb.w	ip, [r8, #516]	; 0x204
 800038e:	4467      	add	r7, ip
 8000390:	9712      	str	r7, [sp, #72]	; 0x48
 8000392:	f898 c104 	ldrb.w	ip, [r8, #260]	; 0x104
 8000396:	eb0e 0c4c 	add.w	ip, lr, ip, lsl #1
 800039a:	f898 8004 	ldrb.w	r8, [r8, #4]
 800039e:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 80003a2:	f81e e000 	ldrb.w	lr, [lr, r0]
 80003a6:	f8df 9b20 	ldr.w	r9, [pc, #2848]	; 8000ec8 <.text_11>
 80003aa:	44f1      	add	r9, lr
 80003ac:	f899 e204 	ldrb.w	lr, [r9, #516]	; 0x204
 80003b0:	44e6      	add	lr, ip
 80003b2:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 80003b6:	f899 c104 	ldrb.w	ip, [r9, #260]	; 0x104
 80003ba:	eb08 0c4c 	add.w	ip, r8, ip, lsl #1
 80003be:	f899 a004 	ldrb.w	sl, [r9, #4]
 80003c2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80003c6:	f818 8000 	ldrb.w	r8, [r8, r0]
 80003ca:	f8df 9afc 	ldr.w	r9, [pc, #2812]	; 8000ec8 <.text_11>
 80003ce:	44c1      	add	r9, r8
 80003d0:	f899 8204 	ldrb.w	r8, [r9, #516]	; 0x204
 80003d4:	44e0      	add	r8, ip
 80003d6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80003da:	f899 c104 	ldrb.w	ip, [r9, #260]	; 0x104
 80003de:	eb0a 0a4c 	add.w	sl, sl, ip, lsl #1
 80003e2:	f899 9004 	ldrb.w	r9, [r9, #4]
 80003e6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
 80003ea:	f81c c000 	ldrb.w	ip, [ip, r0]
 80003ee:	f8df bad8 	ldr.w	fp, [pc, #2776]	; 8000ec8 <.text_11>
 80003f2:	44e3      	add	fp, ip
 80003f4:	f8cd b010 	str.w	fp, [sp, #16]
 80003f8:	f89b c204 	ldrb.w	ip, [fp, #516]	; 0x204
 80003fc:	44e2      	add	sl, ip
 80003fe:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
 8000402:	f8dd c010 	ldr.w	ip, [sp, #16]
 8000406:	f89c c104 	ldrb.w	ip, [ip, #260]	; 0x104
 800040a:	eb09 094c 	add.w	r9, r9, ip, lsl #1
 800040e:	f8cd 9018 	str.w	r9, [sp, #24]
 8000412:	f8dd c010 	ldr.w	ip, [sp, #16]
 8000416:	f89c 9004 	ldrb.w	r9, [ip, #4]
 800041a:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800041e:	ebcc 0bcc 	rsb	fp, ip, ip, lsl #3
 8000422:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 8000426:	f8dd c008 	ldr.w	ip, [sp, #8]
 800042a:	f04f 0b15 	mov.w	fp, #21
 800042e:	fb0b 330c 	mla	r3, fp, ip, r3
 8000432:	ebc5 1c05 	rsb	ip, r5, r5, lsl #4
 8000436:	4463      	add	r3, ip
 8000438:	eb06 0c86 	add.w	ip, r6, r6, lsl #2
 800043c:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 8000440:	eb07 0c47 	add.w	ip, r7, r7, lsl #1
 8000444:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 8000448:	eb0e 0c4e 	add.w	ip, lr, lr, lsl #1
 800044c:	4463      	add	r3, ip
 800044e:	eb08 0c03 	add.w	ip, r8, r3
 8000452:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000454:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8000458:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800045c:	9b02      	ldr	r3, [sp, #8]
 800045e:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8000462:	fb0b 2203 	mla	r2, fp, r3, r2
 8000466:	232e      	movs	r3, #46	; 0x2e
 8000468:	fb03 2205 	mla	r2, r3, r5, r2
 800046c:	19bb      	adds	r3, r7, r6
 800046e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000472:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8000476:	232e      	movs	r3, #46	; 0x2e
 8000478:	fb03 220e 	mla	r2, r3, lr, r2
 800047c:	fb0b 2208 	mla	r2, fp, r8, r2
 8000480:	eb0a 03ca 	add.w	r3, sl, sl, lsl #3
 8000484:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000488:	9a02      	ldr	r2, [sp, #8]
 800048a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800048e:	18aa      	adds	r2, r5, r2
 8000490:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 8000494:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 8000498:	eb07 0587 	add.w	r5, r7, r7, lsl #2
 800049c:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 80004a0:	ebce 150e 	rsb	r5, lr, lr, lsl #4
 80004a4:	18aa      	adds	r2, r5, r2
 80004a6:	2515      	movs	r5, #21
 80004a8:	fb05 2208 	mla	r2, r5, r8, r2
 80004ac:	ebca 05ca 	rsb	r5, sl, sl, lsl #3
 80004b0:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80004b4:	f5ac 3500 	sub.w	r5, ip, #131072	; 0x20000
 80004b8:	9e08      	ldr	r6, [sp, #32]
 80004ba:	b156      	cbz	r6, 80004d2 <PDM_Filter_64_LSB+0x256>
 80004bc:	9e08      	ldr	r6, [sp, #32]
 80004be:	1869      	adds	r1, r5, r1
 80004c0:	9f07      	ldr	r7, [sp, #28]
 80004c2:	1bc9      	subs	r1, r1, r7
 80004c4:	4371      	muls	r1, r6
 80004c6:	11ce      	asrs	r6, r1, #7
 80004c8:	eb01 6116 	add.w	r1, r1, r6, lsr #24
 80004cc:	1209      	asrs	r1, r1, #8
 80004ce:	9507      	str	r5, [sp, #28]
 80004d0:	460d      	mov	r5, r1
 80004d2:	9e05      	ldr	r6, [sp, #20]
 80004d4:	b166      	cbz	r6, 80004f0 <PDM_Filter_64_LSB+0x274>
 80004d6:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80004d8:	9f03      	ldr	r7, [sp, #12]
 80004da:	f8dd c014 	ldr.w	ip, [sp, #20]
 80004de:	fb05 f50c 	mul.w	r5, r5, ip
 80004e2:	fb07 5506 	mla	r5, r7, r6, r5
 80004e6:	11ee      	asrs	r6, r5, #7
 80004e8:	eb05 6516 	add.w	r5, r5, r6, lsr #24
 80004ec:	122d      	asrs	r5, r5, #8
 80004ee:	9503      	str	r5, [sp, #12]
 80004f0:	f8bd 605c 	ldrh.w	r6, [sp, #92]	; 0x5c
 80004f4:	4375      	muls	r5, r6
 80004f6:	2d01      	cmp	r5, #1
 80004f8:	bfac      	ite	ge
 80004fa:	3508      	addge	r5, #8
 80004fc:	3d08      	sublt	r5, #8
 80004fe:	10ee      	asrs	r6, r5, #3
 8000500:	eb05 7516 	add.w	r5, r5, r6, lsr #28
 8000504:	112d      	asrs	r5, r5, #4
 8000506:	f8df 69cc 	ldr.w	r6, [pc, #2508]	; 8000ed4 <.text_14>
 800050a:	42b5      	cmp	r5, r6
 800050c:	bfb8      	it	lt
 800050e:	4635      	movlt	r5, r6
 8000510:	db05      	blt.n	800051e <PDM_Filter_64_LSB+0x2a2>
 8000512:	f647 76bd 	movw	r6, #32701	; 0x7fbd
 8000516:	42b5      	cmp	r5, r6
 8000518:	bfa8      	it	ge
 800051a:	f647 75bc 	movwge	r5, #32700	; 0x7fbc
 800051e:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8000520:	89f6      	ldrh	r6, [r6, #14]
 8000522:	4366      	muls	r6, r4
 8000524:	9f16      	ldr	r7, [sp, #88]	; 0x58
 8000526:	f827 5016 	strh.w	r5, [r7, r6, lsl #1]
 800052a:	9d01      	ldr	r5, [sp, #4]
 800052c:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
 8000530:	1c64      	adds	r4, r4, #1
 8000532:	9d00      	ldr	r5, [sp, #0]
 8000534:	8c2d      	ldrh	r5, [r5, #32]
 8000536:	42ac      	cmp	r4, r5
 8000538:	f6ff aee3 	blt.w	8000302 <PDM_Filter_64_LSB+0x86>
 800053c:	9800      	ldr	r0, [sp, #0]
 800053e:	f8c0 9000 	str.w	r9, [r0]
 8000542:	9800      	ldr	r0, [sp, #0]
 8000544:	9c06      	ldr	r4, [sp, #24]
 8000546:	6044      	str	r4, [r0, #4]
 8000548:	9800      	ldr	r0, [sp, #0]
 800054a:	6082      	str	r2, [r0, #8]
 800054c:	9800      	ldr	r0, [sp, #0]
 800054e:	60c3      	str	r3, [r0, #12]
 8000550:	9800      	ldr	r0, [sp, #0]
 8000552:	6101      	str	r1, [r0, #16]
 8000554:	9800      	ldr	r0, [sp, #0]
 8000556:	9907      	ldr	r1, [sp, #28]
 8000558:	6141      	str	r1, [r0, #20]
 800055a:	9800      	ldr	r0, [sp, #0]
 800055c:	9903      	ldr	r1, [sp, #12]
 800055e:	6181      	str	r1, [r0, #24]
 8000560:	9800      	ldr	r0, [sp, #0]
 8000562:	8c00      	ldrh	r0, [r0, #32]
 8000564:	b019      	add	sp, #100	; 0x64
 8000566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800056a <PDM_Filter_80_LSB>:
 800056a:	e92d 4ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800056e:	b098      	sub	sp, #96	; 0x60
 8000570:	f8df 1954 	ldr.w	r1, [pc, #2388]	; 8000ec8 <.text_11>
 8000574:	6809      	ldr	r1, [r1, #0]
 8000576:	f8df 294c 	ldr.w	r2, [pc, #2380]	; 8000ec4 <.text_10>
 800057a:	4291      	cmp	r1, r2
 800057c:	d000      	beq.n	8000580 <PDM_Filter_80_LSB+0x16>
 800057e:	e7fe      	b.n	800057e <PDM_Filter_80_LSB+0x14>
 8000580:	4619      	mov	r1, r3
 8000582:	3110      	adds	r1, #16
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	6909      	ldr	r1, [r1, #16]
 8000588:	9a00      	ldr	r2, [sp, #0]
 800058a:	6952      	ldr	r2, [r2, #20]
 800058c:	9207      	str	r2, [sp, #28]
 800058e:	9a00      	ldr	r2, [sp, #0]
 8000590:	6992      	ldr	r2, [r2, #24]
 8000592:	9203      	str	r2, [sp, #12]
 8000594:	9a00      	ldr	r2, [sp, #0]
 8000596:	f8d2 9000 	ldr.w	r9, [r2]
 800059a:	6852      	ldr	r2, [r2, #4]
 800059c:	9206      	str	r2, [sp, #24]
 800059e:	9a00      	ldr	r2, [sp, #0]
 80005a0:	6892      	ldr	r2, [r2, #8]
 80005a2:	9b00      	ldr	r3, [sp, #0]
 80005a4:	68db      	ldr	r3, [r3, #12]
 80005a6:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 80005a8:	89a4      	ldrh	r4, [r4, #12]
 80005aa:	9401      	str	r4, [sp, #4]
 80005ac:	9c00      	ldr	r4, [sp, #0]
 80005ae:	8ba4      	ldrh	r4, [r4, #28]
 80005b0:	9405      	str	r4, [sp, #20]
 80005b2:	9c00      	ldr	r4, [sp, #0]
 80005b4:	8be4      	ldrh	r4, [r4, #30]
 80005b6:	9408      	str	r4, [sp, #32]
 80005b8:	2400      	movs	r4, #0
 80005ba:	f44f 7580 	mov.w	r5, #256	; 0x100
 80005be:	9e05      	ldr	r6, [sp, #20]
 80005c0:	1bad      	subs	r5, r5, r6
 80005c2:	950d      	str	r5, [sp, #52]	; 0x34
 80005c4:	9d01      	ldr	r5, [sp, #4]
 80005c6:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3
 80005ca:	950c      	str	r5, [sp, #48]	; 0x30
 80005cc:	9d01      	ldr	r5, [sp, #4]
 80005ce:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 80005d2:	0075      	lsls	r5, r6, #1
 80005d4:	950b      	str	r5, [sp, #44]	; 0x2c
 80005d6:	9d01      	ldr	r5, [sp, #4]
 80005d8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80005dc:	950a      	str	r5, [sp, #40]	; 0x28
 80005de:	9d01      	ldr	r5, [sp, #4]
 80005e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80005e4:	9509      	str	r5, [sp, #36]	; 0x24
 80005e6:	9d00      	ldr	r5, [sp, #0]
 80005e8:	8c2d      	ldrh	r5, [r5, #32]
 80005ea:	2d01      	cmp	r5, #1
 80005ec:	f2c0 811d 	blt.w	800082a <PDM_Filter_80_LSB+0x2c0>
 80005f0:	7805      	ldrb	r5, [r0, #0]
 80005f2:	f8df 68d4 	ldr.w	r6, [pc, #2260]	; 8000ec8 <.text_11>
 80005f6:	19ad      	adds	r5, r5, r6
 80005f8:	9e06      	ldr	r6, [sp, #24]
 80005fa:	f895 7204 	ldrb.w	r7, [r5, #516]	; 0x204
 80005fe:	19be      	adds	r6, r7, r6
 8000600:	960e      	str	r6, [sp, #56]	; 0x38
 8000602:	f895 6104 	ldrb.w	r6, [r5, #260]	; 0x104
 8000606:	eb09 0746 	add.w	r7, r9, r6, lsl #1
 800060a:	792d      	ldrb	r5, [r5, #4]
 800060c:	9e01      	ldr	r6, [sp, #4]
 800060e:	5c36      	ldrb	r6, [r6, r0]
 8000610:	f8df c8b4 	ldr.w	ip, [pc, #2228]	; 8000ec8 <.text_11>
 8000614:	4466      	add	r6, ip
 8000616:	f896 c204 	ldrb.w	ip, [r6, #516]	; 0x204
 800061a:	4467      	add	r7, ip
 800061c:	9702      	str	r7, [sp, #8]
 800061e:	970f      	str	r7, [sp, #60]	; 0x3c
 8000620:	f896 7104 	ldrb.w	r7, [r6, #260]	; 0x104
 8000624:	eb05 0547 	add.w	r5, r5, r7, lsl #1
 8000628:	7936      	ldrb	r6, [r6, #4]
 800062a:	9f01      	ldr	r7, [sp, #4]
 800062c:	f810 7017 	ldrb.w	r7, [r0, r7, lsl #1]
 8000630:	f8df c894 	ldr.w	ip, [pc, #2196]	; 8000ec8 <.text_11>
 8000634:	4467      	add	r7, ip
 8000636:	f897 c204 	ldrb.w	ip, [r7, #516]	; 0x204
 800063a:	4465      	add	r5, ip
 800063c:	9510      	str	r5, [sp, #64]	; 0x40
 800063e:	f897 c104 	ldrb.w	ip, [r7, #260]	; 0x104
 8000642:	eb06 064c 	add.w	r6, r6, ip, lsl #1
 8000646:	793f      	ldrb	r7, [r7, #4]
 8000648:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800064c:	f81c c000 	ldrb.w	ip, [ip, r0]
 8000650:	f8df e874 	ldr.w	lr, [pc, #2164]	; 8000ec8 <.text_11>
 8000654:	44e6      	add	lr, ip
 8000656:	f89e c204 	ldrb.w	ip, [lr, #516]	; 0x204
 800065a:	4466      	add	r6, ip
 800065c:	9611      	str	r6, [sp, #68]	; 0x44
 800065e:	f89e c104 	ldrb.w	ip, [lr, #260]	; 0x104
 8000662:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 8000666:	f89e e004 	ldrb.w	lr, [lr, #4]
 800066a:	f8dd c004 	ldr.w	ip, [sp, #4]
 800066e:	f810 c02c 	ldrb.w	ip, [r0, ip, lsl #2]
 8000672:	f8df 8854 	ldr.w	r8, [pc, #2132]	; 8000ec8 <.text_11>
 8000676:	44e0      	add	r8, ip
 8000678:	f898 c204 	ldrb.w	ip, [r8, #516]	; 0x204
 800067c:	4467      	add	r7, ip
 800067e:	9712      	str	r7, [sp, #72]	; 0x48
 8000680:	f898 c104 	ldrb.w	ip, [r8, #260]	; 0x104
 8000684:	eb0e 0c4c 	add.w	ip, lr, ip, lsl #1
 8000688:	f898 8004 	ldrb.w	r8, [r8, #4]
 800068c:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8000690:	f81e e000 	ldrb.w	lr, [lr, r0]
 8000694:	f8df 9830 	ldr.w	r9, [pc, #2096]	; 8000ec8 <.text_11>
 8000698:	44f1      	add	r9, lr
 800069a:	f899 e204 	ldrb.w	lr, [r9, #516]	; 0x204
 800069e:	44e6      	add	lr, ip
 80006a0:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 80006a4:	f899 c104 	ldrb.w	ip, [r9, #260]	; 0x104
 80006a8:	eb08 0c4c 	add.w	ip, r8, ip, lsl #1
 80006ac:	f899 a004 	ldrb.w	sl, [r9, #4]
 80006b0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80006b4:	f818 8000 	ldrb.w	r8, [r8, r0]
 80006b8:	f8df 980c 	ldr.w	r9, [pc, #2060]	; 8000ec8 <.text_11>
 80006bc:	44c1      	add	r9, r8
 80006be:	f899 8204 	ldrb.w	r8, [r9, #516]	; 0x204
 80006c2:	44e0      	add	r8, ip
 80006c4:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80006c8:	f899 c104 	ldrb.w	ip, [r9, #260]	; 0x104
 80006cc:	eb0a 0a4c 	add.w	sl, sl, ip, lsl #1
 80006d0:	f899 9004 	ldrb.w	r9, [r9, #4]
 80006d4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
 80006d8:	f81c c000 	ldrb.w	ip, [ip, r0]
 80006dc:	f8df b7e8 	ldr.w	fp, [pc, #2024]	; 8000ec8 <.text_11>
 80006e0:	44e3      	add	fp, ip
 80006e2:	f8cd b010 	str.w	fp, [sp, #16]
 80006e6:	f89b c204 	ldrb.w	ip, [fp, #516]	; 0x204
 80006ea:	44e2      	add	sl, ip
 80006ec:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
 80006f0:	f8dd c010 	ldr.w	ip, [sp, #16]
 80006f4:	f89c c104 	ldrb.w	ip, [ip, #260]	; 0x104
 80006f8:	eb09 094c 	add.w	r9, r9, ip, lsl #1
 80006fc:	f8cd 9018 	str.w	r9, [sp, #24]
 8000700:	f8dd c010 	ldr.w	ip, [sp, #16]
 8000704:	f89c 9004 	ldrb.w	r9, [ip, #4]
 8000708:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800070c:	ebcc 0bcc 	rsb	fp, ip, ip, lsl #3
 8000710:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 8000714:	f8dd c008 	ldr.w	ip, [sp, #8]
 8000718:	f04f 0b15 	mov.w	fp, #21
 800071c:	fb0b 330c 	mla	r3, fp, ip, r3
 8000720:	ebc5 1c05 	rsb	ip, r5, r5, lsl #4
 8000724:	4463      	add	r3, ip
 8000726:	eb06 0c86 	add.w	ip, r6, r6, lsl #2
 800072a:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 800072e:	eb07 0c47 	add.w	ip, r7, r7, lsl #1
 8000732:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 8000736:	eb0e 0c4e 	add.w	ip, lr, lr, lsl #1
 800073a:	4463      	add	r3, ip
 800073c:	eb08 0c03 	add.w	ip, r8, r3
 8000740:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000742:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8000746:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800074a:	9b02      	ldr	r3, [sp, #8]
 800074c:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8000750:	fb0b 2203 	mla	r2, fp, r3, r2
 8000754:	232e      	movs	r3, #46	; 0x2e
 8000756:	fb03 2205 	mla	r2, r3, r5, r2
 800075a:	19bb      	adds	r3, r7, r6
 800075c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000760:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8000764:	232e      	movs	r3, #46	; 0x2e
 8000766:	fb03 220e 	mla	r2, r3, lr, r2
 800076a:	fb0b 2208 	mla	r2, fp, r8, r2
 800076e:	eb0a 03ca 	add.w	r3, sl, sl, lsl #3
 8000772:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000776:	9a02      	ldr	r2, [sp, #8]
 8000778:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800077c:	18aa      	adds	r2, r5, r2
 800077e:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 8000782:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 8000786:	eb07 0587 	add.w	r5, r7, r7, lsl #2
 800078a:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 800078e:	ebce 150e 	rsb	r5, lr, lr, lsl #4
 8000792:	18aa      	adds	r2, r5, r2
 8000794:	2515      	movs	r5, #21
 8000796:	fb05 2208 	mla	r2, r5, r8, r2
 800079a:	ebca 05ca 	rsb	r5, sl, sl, lsl #3
 800079e:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80007a2:	f5ac 3500 	sub.w	r5, ip, #131072	; 0x20000
 80007a6:	9e08      	ldr	r6, [sp, #32]
 80007a8:	b156      	cbz	r6, 80007c0 <PDM_Filter_80_LSB+0x256>
 80007aa:	9e08      	ldr	r6, [sp, #32]
 80007ac:	1869      	adds	r1, r5, r1
 80007ae:	9f07      	ldr	r7, [sp, #28]
 80007b0:	1bc9      	subs	r1, r1, r7
 80007b2:	4371      	muls	r1, r6
 80007b4:	11ce      	asrs	r6, r1, #7
 80007b6:	eb01 6116 	add.w	r1, r1, r6, lsr #24
 80007ba:	1209      	asrs	r1, r1, #8
 80007bc:	9507      	str	r5, [sp, #28]
 80007be:	460d      	mov	r5, r1
 80007c0:	9e05      	ldr	r6, [sp, #20]
 80007c2:	b166      	cbz	r6, 80007de <PDM_Filter_80_LSB+0x274>
 80007c4:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80007c6:	9f03      	ldr	r7, [sp, #12]
 80007c8:	f8dd c014 	ldr.w	ip, [sp, #20]
 80007cc:	fb05 f50c 	mul.w	r5, r5, ip
 80007d0:	fb07 5506 	mla	r5, r7, r6, r5
 80007d4:	11ee      	asrs	r6, r5, #7
 80007d6:	eb05 6516 	add.w	r5, r5, r6, lsr #24
 80007da:	122d      	asrs	r5, r5, #8
 80007dc:	9503      	str	r5, [sp, #12]
 80007de:	f8bd 6064 	ldrh.w	r6, [sp, #100]	; 0x64
 80007e2:	4375      	muls	r5, r6
 80007e4:	2d01      	cmp	r5, #1
 80007e6:	bfac      	ite	ge
 80007e8:	3508      	addge	r5, #8
 80007ea:	3d08      	sublt	r5, #8
 80007ec:	10ee      	asrs	r6, r5, #3
 80007ee:	eb05 7516 	add.w	r5, r5, r6, lsr #28
 80007f2:	112d      	asrs	r5, r5, #4
 80007f4:	f8df 66dc 	ldr.w	r6, [pc, #1756]	; 8000ed4 <.text_14>
 80007f8:	42b5      	cmp	r5, r6
 80007fa:	bfb8      	it	lt
 80007fc:	4635      	movlt	r5, r6
 80007fe:	db05      	blt.n	800080c <PDM_Filter_80_LSB+0x2a2>
 8000800:	f647 76bd 	movw	r6, #32701	; 0x7fbd
 8000804:	42b5      	cmp	r5, r6
 8000806:	bfa8      	it	ge
 8000808:	f647 75bc 	movwge	r5, #32700	; 0x7fbc
 800080c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800080e:	89f6      	ldrh	r6, [r6, #14]
 8000810:	4366      	muls	r6, r4
 8000812:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8000814:	f827 5016 	strh.w	r5, [r7, r6, lsl #1]
 8000818:	9d01      	ldr	r5, [sp, #4]
 800081a:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
 800081e:	1c64      	adds	r4, r4, #1
 8000820:	9d00      	ldr	r5, [sp, #0]
 8000822:	8c2d      	ldrh	r5, [r5, #32]
 8000824:	42ac      	cmp	r4, r5
 8000826:	f6ff aee3 	blt.w	80005f0 <PDM_Filter_80_LSB+0x86>
 800082a:	9800      	ldr	r0, [sp, #0]
 800082c:	f8c0 9000 	str.w	r9, [r0]
 8000830:	9800      	ldr	r0, [sp, #0]
 8000832:	9c06      	ldr	r4, [sp, #24]
 8000834:	6044      	str	r4, [r0, #4]
 8000836:	9800      	ldr	r0, [sp, #0]
 8000838:	6082      	str	r2, [r0, #8]
 800083a:	9800      	ldr	r0, [sp, #0]
 800083c:	60c3      	str	r3, [r0, #12]
 800083e:	9800      	ldr	r0, [sp, #0]
 8000840:	6101      	str	r1, [r0, #16]
 8000842:	9800      	ldr	r0, [sp, #0]
 8000844:	9907      	ldr	r1, [sp, #28]
 8000846:	6141      	str	r1, [r0, #20]
 8000848:	9800      	ldr	r0, [sp, #0]
 800084a:	9903      	ldr	r1, [sp, #12]
 800084c:	6181      	str	r1, [r0, #24]
 800084e:	9800      	ldr	r0, [sp, #0]
 8000850:	8c00      	ldrh	r0, [r0, #32]
 8000852:	b01b      	add	sp, #108	; 0x6c
 8000854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000858 <PDM_Filter_64_MSB>:
 8000858:	e92d 4ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800085c:	b096      	sub	sp, #88	; 0x58
 800085e:	f8df 1668 	ldr.w	r1, [pc, #1640]	; 8000ec8 <.text_11>
 8000862:	6809      	ldr	r1, [r1, #0]
 8000864:	f8df 265c 	ldr.w	r2, [pc, #1628]	; 8000ec4 <.text_10>
 8000868:	4291      	cmp	r1, r2
 800086a:	d000      	beq.n	800086e <PDM_Filter_64_MSB+0x16>
 800086c:	e7fe      	b.n	800086c <PDM_Filter_64_MSB+0x14>
 800086e:	4619      	mov	r1, r3
 8000870:	3110      	adds	r1, #16
 8000872:	9100      	str	r1, [sp, #0]
 8000874:	6909      	ldr	r1, [r1, #16]
 8000876:	9a00      	ldr	r2, [sp, #0]
 8000878:	6952      	ldr	r2, [r2, #20]
 800087a:	9207      	str	r2, [sp, #28]
 800087c:	9a00      	ldr	r2, [sp, #0]
 800087e:	6992      	ldr	r2, [r2, #24]
 8000880:	9203      	str	r2, [sp, #12]
 8000882:	9a00      	ldr	r2, [sp, #0]
 8000884:	f8d2 9000 	ldr.w	r9, [r2]
 8000888:	6852      	ldr	r2, [r2, #4]
 800088a:	9206      	str	r2, [sp, #24]
 800088c:	9a00      	ldr	r2, [sp, #0]
 800088e:	6892      	ldr	r2, [r2, #8]
 8000890:	9b00      	ldr	r3, [sp, #0]
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8000896:	89a4      	ldrh	r4, [r4, #12]
 8000898:	9401      	str	r4, [sp, #4]
 800089a:	9c00      	ldr	r4, [sp, #0]
 800089c:	8ba4      	ldrh	r4, [r4, #28]
 800089e:	9405      	str	r4, [sp, #20]
 80008a0:	9c00      	ldr	r4, [sp, #0]
 80008a2:	8be4      	ldrh	r4, [r4, #30]
 80008a4:	9408      	str	r4, [sp, #32]
 80008a6:	2400      	movs	r4, #0
 80008a8:	f44f 7580 	mov.w	r5, #256	; 0x100
 80008ac:	9e05      	ldr	r6, [sp, #20]
 80008ae:	1bad      	subs	r5, r5, r6
 80008b0:	950d      	str	r5, [sp, #52]	; 0x34
 80008b2:	9d01      	ldr	r5, [sp, #4]
 80008b4:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3
 80008b8:	950c      	str	r5, [sp, #48]	; 0x30
 80008ba:	9d01      	ldr	r5, [sp, #4]
 80008bc:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 80008c0:	0075      	lsls	r5, r6, #1
 80008c2:	950b      	str	r5, [sp, #44]	; 0x2c
 80008c4:	9d01      	ldr	r5, [sp, #4]
 80008c6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80008ca:	950a      	str	r5, [sp, #40]	; 0x28
 80008cc:	9d01      	ldr	r5, [sp, #4]
 80008ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80008d2:	9509      	str	r5, [sp, #36]	; 0x24
 80008d4:	9d00      	ldr	r5, [sp, #0]
 80008d6:	8c2d      	ldrh	r5, [r5, #32]
 80008d8:	2d01      	cmp	r5, #1
 80008da:	f2c0 811f 	blt.w	8000b1c <PDM_Filter_64_MSB+0x2c4>
 80008de:	7805      	ldrb	r5, [r0, #0]
 80008e0:	f8df 65e4 	ldr.w	r6, [pc, #1508]	; 8000ec8 <.text_11>
 80008e4:	19ad      	adds	r5, r5, r6
 80008e6:	9e06      	ldr	r6, [sp, #24]
 80008e8:	792f      	ldrb	r7, [r5, #4]
 80008ea:	19be      	adds	r6, r7, r6
 80008ec:	960e      	str	r6, [sp, #56]	; 0x38
 80008ee:	f895 6104 	ldrb.w	r6, [r5, #260]	; 0x104
 80008f2:	eb09 0746 	add.w	r7, r9, r6, lsl #1
 80008f6:	f895 5204 	ldrb.w	r5, [r5, #516]	; 0x204
 80008fa:	9e01      	ldr	r6, [sp, #4]
 80008fc:	5c36      	ldrb	r6, [r6, r0]
 80008fe:	f8df c5c8 	ldr.w	ip, [pc, #1480]	; 8000ec8 <.text_11>
 8000902:	4466      	add	r6, ip
 8000904:	f896 c004 	ldrb.w	ip, [r6, #4]
 8000908:	4467      	add	r7, ip
 800090a:	9702      	str	r7, [sp, #8]
 800090c:	970f      	str	r7, [sp, #60]	; 0x3c
 800090e:	f896 7104 	ldrb.w	r7, [r6, #260]	; 0x104
 8000912:	eb05 0547 	add.w	r5, r5, r7, lsl #1
 8000916:	f896 6204 	ldrb.w	r6, [r6, #516]	; 0x204
 800091a:	9f01      	ldr	r7, [sp, #4]
 800091c:	f810 7017 	ldrb.w	r7, [r0, r7, lsl #1]
 8000920:	f8df c5a4 	ldr.w	ip, [pc, #1444]	; 8000ec8 <.text_11>
 8000924:	4467      	add	r7, ip
 8000926:	f897 c004 	ldrb.w	ip, [r7, #4]
 800092a:	4465      	add	r5, ip
 800092c:	9510      	str	r5, [sp, #64]	; 0x40
 800092e:	f897 c104 	ldrb.w	ip, [r7, #260]	; 0x104
 8000932:	eb06 064c 	add.w	r6, r6, ip, lsl #1
 8000936:	f897 7204 	ldrb.w	r7, [r7, #516]	; 0x204
 800093a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800093e:	f81c c000 	ldrb.w	ip, [ip, r0]
 8000942:	f8df e584 	ldr.w	lr, [pc, #1412]	; 8000ec8 <.text_11>
 8000946:	44e6      	add	lr, ip
 8000948:	f89e c004 	ldrb.w	ip, [lr, #4]
 800094c:	4466      	add	r6, ip
 800094e:	9611      	str	r6, [sp, #68]	; 0x44
 8000950:	f89e c104 	ldrb.w	ip, [lr, #260]	; 0x104
 8000954:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 8000958:	f89e e204 	ldrb.w	lr, [lr, #516]	; 0x204
 800095c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000960:	f810 c02c 	ldrb.w	ip, [r0, ip, lsl #2]
 8000964:	f8df 8560 	ldr.w	r8, [pc, #1376]	; 8000ec8 <.text_11>
 8000968:	44e0      	add	r8, ip
 800096a:	f898 c004 	ldrb.w	ip, [r8, #4]
 800096e:	4467      	add	r7, ip
 8000970:	9712      	str	r7, [sp, #72]	; 0x48
 8000972:	f898 c104 	ldrb.w	ip, [r8, #260]	; 0x104
 8000976:	eb0e 0c4c 	add.w	ip, lr, ip, lsl #1
 800097a:	f898 8204 	ldrb.w	r8, [r8, #516]	; 0x204
 800097e:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8000982:	f81e e000 	ldrb.w	lr, [lr, r0]
 8000986:	f8df 9540 	ldr.w	r9, [pc, #1344]	; 8000ec8 <.text_11>
 800098a:	44f1      	add	r9, lr
 800098c:	f899 e004 	ldrb.w	lr, [r9, #4]
 8000990:	44e6      	add	lr, ip
 8000992:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 8000996:	f899 c104 	ldrb.w	ip, [r9, #260]	; 0x104
 800099a:	eb08 0c4c 	add.w	ip, r8, ip, lsl #1
 800099e:	f899 a204 	ldrb.w	sl, [r9, #516]	; 0x204
 80009a2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80009a6:	f818 8000 	ldrb.w	r8, [r8, r0]
 80009aa:	f8df 951c 	ldr.w	r9, [pc, #1308]	; 8000ec8 <.text_11>
 80009ae:	44c1      	add	r9, r8
 80009b0:	f899 8004 	ldrb.w	r8, [r9, #4]
 80009b4:	44e0      	add	r8, ip
 80009b6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80009ba:	f899 c104 	ldrb.w	ip, [r9, #260]	; 0x104
 80009be:	eb0a 0a4c 	add.w	sl, sl, ip, lsl #1
 80009c2:	f899 9204 	ldrb.w	r9, [r9, #516]	; 0x204
 80009c6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
 80009ca:	f81c c000 	ldrb.w	ip, [ip, r0]
 80009ce:	f8df b4f8 	ldr.w	fp, [pc, #1272]	; 8000ec8 <.text_11>
 80009d2:	44e3      	add	fp, ip
 80009d4:	f8cd b010 	str.w	fp, [sp, #16]
 80009d8:	f89b c004 	ldrb.w	ip, [fp, #4]
 80009dc:	44e2      	add	sl, ip
 80009de:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
 80009e2:	f8dd c010 	ldr.w	ip, [sp, #16]
 80009e6:	f89c c104 	ldrb.w	ip, [ip, #260]	; 0x104
 80009ea:	eb09 094c 	add.w	r9, r9, ip, lsl #1
 80009ee:	f8cd 9018 	str.w	r9, [sp, #24]
 80009f2:	f8dd c010 	ldr.w	ip, [sp, #16]
 80009f6:	f89c 9204 	ldrb.w	r9, [ip, #516]	; 0x204
 80009fa:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 80009fe:	ebcc 0bcc 	rsb	fp, ip, ip, lsl #3
 8000a02:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 8000a06:	f8dd c008 	ldr.w	ip, [sp, #8]
 8000a0a:	f04f 0b15 	mov.w	fp, #21
 8000a0e:	fb0b 330c 	mla	r3, fp, ip, r3
 8000a12:	ebc5 1c05 	rsb	ip, r5, r5, lsl #4
 8000a16:	4463      	add	r3, ip
 8000a18:	eb06 0c86 	add.w	ip, r6, r6, lsl #2
 8000a1c:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 8000a20:	eb07 0c47 	add.w	ip, r7, r7, lsl #1
 8000a24:	eb03 034c 	add.w	r3, r3, ip, lsl #1
 8000a28:	eb0e 0c4e 	add.w	ip, lr, lr, lsl #1
 8000a2c:	4463      	add	r3, ip
 8000a2e:	eb08 0c03 	add.w	ip, r8, r3
 8000a32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000a34:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8000a38:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000a3c:	9b02      	ldr	r3, [sp, #8]
 8000a3e:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8000a42:	fb0b 2203 	mla	r2, fp, r3, r2
 8000a46:	232e      	movs	r3, #46	; 0x2e
 8000a48:	fb03 2205 	mla	r2, r3, r5, r2
 8000a4c:	19bb      	adds	r3, r7, r6
 8000a4e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000a52:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8000a56:	232e      	movs	r3, #46	; 0x2e
 8000a58:	fb03 220e 	mla	r2, r3, lr, r2
 8000a5c:	fb0b 2208 	mla	r2, fp, r8, r2
 8000a60:	eb0a 03ca 	add.w	r3, sl, sl, lsl #3
 8000a64:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000a68:	9a02      	ldr	r2, [sp, #8]
 8000a6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000a6e:	18aa      	adds	r2, r5, r2
 8000a70:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 8000a74:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 8000a78:	eb07 0587 	add.w	r5, r7, r7, lsl #2
 8000a7c:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 8000a80:	ebce 150e 	rsb	r5, lr, lr, lsl #4
 8000a84:	18aa      	adds	r2, r5, r2
 8000a86:	2515      	movs	r5, #21
 8000a88:	fb05 2208 	mla	r2, r5, r8, r2
 8000a8c:	ebca 05ca 	rsb	r5, sl, sl, lsl #3
 8000a90:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8000a94:	f5ac 3500 	sub.w	r5, ip, #131072	; 0x20000
 8000a98:	9e08      	ldr	r6, [sp, #32]
 8000a9a:	b156      	cbz	r6, 8000ab2 <PDM_Filter_64_MSB+0x25a>
 8000a9c:	9e08      	ldr	r6, [sp, #32]
 8000a9e:	1869      	adds	r1, r5, r1
 8000aa0:	9f07      	ldr	r7, [sp, #28]
 8000aa2:	1bc9      	subs	r1, r1, r7
 8000aa4:	4371      	muls	r1, r6
 8000aa6:	11ce      	asrs	r6, r1, #7
 8000aa8:	eb01 6116 	add.w	r1, r1, r6, lsr #24
 8000aac:	1209      	asrs	r1, r1, #8
 8000aae:	9507      	str	r5, [sp, #28]
 8000ab0:	460d      	mov	r5, r1
 8000ab2:	9e05      	ldr	r6, [sp, #20]
 8000ab4:	b166      	cbz	r6, 8000ad0 <PDM_Filter_64_MSB+0x278>
 8000ab6:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8000ab8:	9f03      	ldr	r7, [sp, #12]
 8000aba:	f8dd c014 	ldr.w	ip, [sp, #20]
 8000abe:	fb05 f50c 	mul.w	r5, r5, ip
 8000ac2:	fb07 5506 	mla	r5, r7, r6, r5
 8000ac6:	11ee      	asrs	r6, r5, #7
 8000ac8:	eb05 6516 	add.w	r5, r5, r6, lsr #24
 8000acc:	122d      	asrs	r5, r5, #8
 8000ace:	9503      	str	r5, [sp, #12]
 8000ad0:	f8bd 605c 	ldrh.w	r6, [sp, #92]	; 0x5c
 8000ad4:	4375      	muls	r5, r6
 8000ad6:	2d01      	cmp	r5, #1
 8000ad8:	bfac      	ite	ge
 8000ada:	3508      	addge	r5, #8
 8000adc:	3d08      	sublt	r5, #8
 8000ade:	10ee      	asrs	r6, r5, #3
 8000ae0:	eb05 7516 	add.w	r5, r5, r6, lsr #28
 8000ae4:	112d      	asrs	r5, r5, #4
 8000ae6:	f8df 63ec 	ldr.w	r6, [pc, #1004]	; 8000ed4 <.text_14>
 8000aea:	42b5      	cmp	r5, r6
 8000aec:	bfb8      	it	lt
 8000aee:	4635      	movlt	r5, r6
 8000af0:	db05      	blt.n	8000afe <PDM_Filter_64_MSB+0x2a6>
 8000af2:	f647 76bd 	movw	r6, #32701	; 0x7fbd
 8000af6:	42b5      	cmp	r5, r6
 8000af8:	bfa8      	it	ge
 8000afa:	f647 75bc 	movwge	r5, #32700	; 0x7fbc
 8000afe:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8000b00:	89f6      	ldrh	r6, [r6, #14]
 8000b02:	4366      	muls	r6, r4
 8000b04:	9f16      	ldr	r7, [sp, #88]	; 0x58
 8000b06:	f827 5016 	strh.w	r5, [r7, r6, lsl #1]
 8000b0a:	9d01      	ldr	r5, [sp, #4]
 8000b0c:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
 8000b10:	1c64      	adds	r4, r4, #1
 8000b12:	9d00      	ldr	r5, [sp, #0]
 8000b14:	8c2d      	ldrh	r5, [r5, #32]
 8000b16:	42ac      	cmp	r4, r5
 8000b18:	f6ff aee1 	blt.w	80008de <PDM_Filter_64_MSB+0x86>
 8000b1c:	9800      	ldr	r0, [sp, #0]
 8000b1e:	f8c0 9000 	str.w	r9, [r0]
 8000b22:	9800      	ldr	r0, [sp, #0]
 8000b24:	9c06      	ldr	r4, [sp, #24]
 8000b26:	6044      	str	r4, [r0, #4]
 8000b28:	9800      	ldr	r0, [sp, #0]
 8000b2a:	6082      	str	r2, [r0, #8]
 8000b2c:	9800      	ldr	r0, [sp, #0]
 8000b2e:	60c3      	str	r3, [r0, #12]
 8000b30:	9800      	ldr	r0, [sp, #0]
 8000b32:	6101      	str	r1, [r0, #16]
 8000b34:	9800      	ldr	r0, [sp, #0]
 8000b36:	9907      	ldr	r1, [sp, #28]
 8000b38:	6141      	str	r1, [r0, #20]
 8000b3a:	9800      	ldr	r0, [sp, #0]
 8000b3c:	9903      	ldr	r1, [sp, #12]
 8000b3e:	6181      	str	r1, [r0, #24]
 8000b40:	9800      	ldr	r0, [sp, #0]
 8000b42:	8c00      	ldrh	r0, [r0, #32]
 8000b44:	b019      	add	sp, #100	; 0x64
 8000b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000b4a <PDM_Filter_80_MSB>:
 8000b4a:	e92d 4ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b4e:	b09e      	sub	sp, #120	; 0x78
 8000b50:	49dd      	ldr	r1, [pc, #884]	; (8000ec8 <.text_11>)
 8000b52:	6809      	ldr	r1, [r1, #0]
 8000b54:	4adb      	ldr	r2, [pc, #876]	; (8000ec4 <.text_10>)
 8000b56:	4291      	cmp	r1, r2
 8000b58:	d000      	beq.n	8000b5c <PDM_Filter_80_MSB+0x12>
 8000b5a:	e7fe      	b.n	8000b5a <PDM_Filter_80_MSB+0x10>
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	3110      	adds	r1, #16
 8000b60:	9100      	str	r1, [sp, #0]
 8000b62:	6909      	ldr	r1, [r1, #16]
 8000b64:	9a00      	ldr	r2, [sp, #0]
 8000b66:	6952      	ldr	r2, [r2, #20]
 8000b68:	920a      	str	r2, [sp, #40]	; 0x28
 8000b6a:	9a00      	ldr	r2, [sp, #0]
 8000b6c:	6992      	ldr	r2, [r2, #24]
 8000b6e:	9204      	str	r2, [sp, #16]
 8000b70:	9a00      	ldr	r2, [sp, #0]
 8000b72:	6812      	ldr	r2, [r2, #0]
 8000b74:	9209      	str	r2, [sp, #36]	; 0x24
 8000b76:	9a00      	ldr	r2, [sp, #0]
 8000b78:	6852      	ldr	r2, [r2, #4]
 8000b7a:	9208      	str	r2, [sp, #32]
 8000b7c:	9a00      	ldr	r2, [sp, #0]
 8000b7e:	6892      	ldr	r2, [r2, #8]
 8000b80:	9b00      	ldr	r3, [sp, #0]
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8000b86:	89a4      	ldrh	r4, [r4, #12]
 8000b88:	9401      	str	r4, [sp, #4]
 8000b8a:	9c00      	ldr	r4, [sp, #0]
 8000b8c:	8ba4      	ldrh	r4, [r4, #28]
 8000b8e:	9407      	str	r4, [sp, #28]
 8000b90:	9c00      	ldr	r4, [sp, #0]
 8000b92:	8be4      	ldrh	r4, [r4, #30]
 8000b94:	940b      	str	r4, [sp, #44]	; 0x2c
 8000b96:	2400      	movs	r4, #0
 8000b98:	9d01      	ldr	r5, [sp, #4]
 8000b9a:	eb05 0685 	add.w	r6, r5, r5, lsl #2
 8000b9e:	0075      	lsls	r5, r6, #1
 8000ba0:	9513      	str	r5, [sp, #76]	; 0x4c
 8000ba2:	f44f 7580 	mov.w	r5, #256	; 0x100
 8000ba6:	9e07      	ldr	r6, [sp, #28]
 8000ba8:	1bad      	subs	r5, r5, r6
 8000baa:	9512      	str	r5, [sp, #72]	; 0x48
 8000bac:	9d01      	ldr	r5, [sp, #4]
 8000bae:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 8000bb2:	9511      	str	r5, [sp, #68]	; 0x44
 8000bb4:	9d01      	ldr	r5, [sp, #4]
 8000bb6:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3
 8000bba:	9510      	str	r5, [sp, #64]	; 0x40
 8000bbc:	9d01      	ldr	r5, [sp, #4]
 8000bbe:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 8000bc2:	0075      	lsls	r5, r6, #1
 8000bc4:	950f      	str	r5, [sp, #60]	; 0x3c
 8000bc6:	9d01      	ldr	r5, [sp, #4]
 8000bc8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8000bcc:	950e      	str	r5, [sp, #56]	; 0x38
 8000bce:	9d01      	ldr	r5, [sp, #4]
 8000bd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000bd4:	950d      	str	r5, [sp, #52]	; 0x34
 8000bd6:	9d00      	ldr	r5, [sp, #0]
 8000bd8:	8c2d      	ldrh	r5, [r5, #32]
 8000bda:	2d01      	cmp	r5, #1
 8000bdc:	f2c0 8157 	blt.w	8000e8e <PDM_Filter_80_MSB+0x344>
 8000be0:	7805      	ldrb	r5, [r0, #0]
 8000be2:	4eb9      	ldr	r6, [pc, #740]	; (8000ec8 <.text_11>)
 8000be4:	19ad      	adds	r5, r5, r6
 8000be6:	9e08      	ldr	r6, [sp, #32]
 8000be8:	792f      	ldrb	r7, [r5, #4]
 8000bea:	443e      	add	r6, r7
 8000bec:	9614      	str	r6, [sp, #80]	; 0x50
 8000bee:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000bf0:	f895 7104 	ldrb.w	r7, [r5, #260]	; 0x104
 8000bf4:	eb06 0b47 	add.w	fp, r6, r7, lsl #1
 8000bf8:	f895 5204 	ldrb.w	r5, [r5, #516]	; 0x204
 8000bfc:	9e01      	ldr	r6, [sp, #4]
 8000bfe:	5c36      	ldrb	r6, [r6, r0]
 8000c00:	4fb1      	ldr	r7, [pc, #708]	; (8000ec8 <.text_11>)
 8000c02:	443e      	add	r6, r7
 8000c04:	7937      	ldrb	r7, [r6, #4]
 8000c06:	445f      	add	r7, fp
 8000c08:	9703      	str	r7, [sp, #12]
 8000c0a:	9715      	str	r7, [sp, #84]	; 0x54
 8000c0c:	f896 7104 	ldrb.w	r7, [r6, #260]	; 0x104
 8000c10:	eb05 0547 	add.w	r5, r5, r7, lsl #1
 8000c14:	f896 6204 	ldrb.w	r6, [r6, #516]	; 0x204
 8000c18:	f8dd b004 	ldr.w	fp, [sp, #4]
 8000c1c:	f810 b01b 	ldrb.w	fp, [r0, fp, lsl #1]
 8000c20:	4fa9      	ldr	r7, [pc, #676]	; (8000ec8 <.text_11>)
 8000c22:	445f      	add	r7, fp
 8000c24:	f897 c004 	ldrb.w	ip, [r7, #4]
 8000c28:	4465      	add	r5, ip
 8000c2a:	9516      	str	r5, [sp, #88]	; 0x58
 8000c2c:	f897 c104 	ldrb.w	ip, [r7, #260]	; 0x104
 8000c30:	eb06 064c 	add.w	r6, r6, ip, lsl #1
 8000c34:	f897 7204 	ldrb.w	r7, [r7, #516]	; 0x204
 8000c38:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
 8000c3c:	f81c c000 	ldrb.w	ip, [ip, r0]
 8000c40:	f8df e284 	ldr.w	lr, [pc, #644]	; 8000ec8 <.text_11>
 8000c44:	44e6      	add	lr, ip
 8000c46:	f89e c004 	ldrb.w	ip, [lr, #4]
 8000c4a:	4466      	add	r6, ip
 8000c4c:	9617      	str	r6, [sp, #92]	; 0x5c
 8000c4e:	f89e c104 	ldrb.w	ip, [lr, #260]	; 0x104
 8000c52:	eb07 0b4c 	add.w	fp, r7, ip, lsl #1
 8000c56:	f89e 7204 	ldrb.w	r7, [lr, #516]	; 0x204
 8000c5a:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000c5e:	f810 c02c 	ldrb.w	ip, [r0, ip, lsl #2]
 8000c62:	f8df 8264 	ldr.w	r8, [pc, #612]	; 8000ec8 <.text_11>
 8000c66:	44e0      	add	r8, ip
 8000c68:	f898 c004 	ldrb.w	ip, [r8, #4]
 8000c6c:	44e3      	add	fp, ip
 8000c6e:	f8cd b060 	str.w	fp, [sp, #96]	; 0x60
 8000c72:	f898 c104 	ldrb.w	ip, [r8, #260]	; 0x104
 8000c76:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 8000c7a:	f898 8204 	ldrb.w	r8, [r8, #516]	; 0x204
 8000c7e:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
 8000c82:	f81e e000 	ldrb.w	lr, [lr, r0]
 8000c86:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8000ec8 <.text_11>
 8000c8a:	44f1      	add	r9, lr
 8000c8c:	f899 e004 	ldrb.w	lr, [r9, #4]
 8000c90:	44be      	add	lr, r7
 8000c92:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
 8000c96:	f899 7104 	ldrb.w	r7, [r9, #260]	; 0x104
 8000c9a:	eb08 0747 	add.w	r7, r8, r7, lsl #1
 8000c9e:	f899 a204 	ldrb.w	sl, [r9, #516]	; 0x204
 8000ca2:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8000ca6:	f818 8000 	ldrb.w	r8, [r8, r0]
 8000caa:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8000ec8 <.text_11>
 8000cae:	44c1      	add	r9, r8
 8000cb0:	f899 8004 	ldrb.w	r8, [r9, #4]
 8000cb4:	44b8      	add	r8, r7
 8000cb6:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8000cba:	f899 7104 	ldrb.w	r7, [r9, #260]	; 0x104
 8000cbe:	eb0a 0c47 	add.w	ip, sl, r7, lsl #1
 8000cc2:	f899 a204 	ldrb.w	sl, [r9, #516]	; 0x204
 8000cc6:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8000cc8:	f817 9000 	ldrb.w	r9, [r7, r0]
 8000ccc:	4f7e      	ldr	r7, [pc, #504]	; (8000ec8 <.text_11>)
 8000cce:	444f      	add	r7, r9
 8000cd0:	f897 9004 	ldrb.w	r9, [r7, #4]
 8000cd4:	44e1      	add	r9, ip
 8000cd6:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
 8000cda:	f897 c104 	ldrb.w	ip, [r7, #260]	; 0x104
 8000cde:	eb0a 0a4c 	add.w	sl, sl, ip, lsl #1
 8000ce2:	f897 7204 	ldrb.w	r7, [r7, #516]	; 0x204
 8000ce6:	9706      	str	r7, [sp, #24]
 8000ce8:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000cec:	f810 c03c 	ldrb.w	ip, [r0, ip, lsl #3]
 8000cf0:	4f75      	ldr	r7, [pc, #468]	; (8000ec8 <.text_11>)
 8000cf2:	4467      	add	r7, ip
 8000cf4:	9702      	str	r7, [sp, #8]
 8000cf6:	793f      	ldrb	r7, [r7, #4]
 8000cf8:	44ba      	add	sl, r7
 8000cfa:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
 8000cfe:	f8dd c018 	ldr.w	ip, [sp, #24]
 8000d02:	9f02      	ldr	r7, [sp, #8]
 8000d04:	f897 7104 	ldrb.w	r7, [r7, #260]	; 0x104
 8000d08:	eb0c 0747 	add.w	r7, ip, r7, lsl #1
 8000d0c:	970c      	str	r7, [sp, #48]	; 0x30
 8000d0e:	f8dd c008 	ldr.w	ip, [sp, #8]
 8000d12:	f89c 7204 	ldrb.w	r7, [ip, #516]	; 0x204
 8000d16:	9706      	str	r7, [sp, #24]
 8000d18:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8000d1a:	f817 c000 	ldrb.w	ip, [r7, r0]
 8000d1e:	4f6a      	ldr	r7, [pc, #424]	; (8000ec8 <.text_11>)
 8000d20:	4467      	add	r7, ip
 8000d22:	9702      	str	r7, [sp, #8]
 8000d24:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
 8000d28:	793f      	ldrb	r7, [r7, #4]
 8000d2a:	4467      	add	r7, ip
 8000d2c:	9705      	str	r7, [sp, #20]
 8000d2e:	971d      	str	r7, [sp, #116]	; 0x74
 8000d30:	f8dd c018 	ldr.w	ip, [sp, #24]
 8000d34:	9f02      	ldr	r7, [sp, #8]
 8000d36:	f897 7104 	ldrb.w	r7, [r7, #260]	; 0x104
 8000d3a:	eb0c 0747 	add.w	r7, ip, r7, lsl #1
 8000d3e:	9708      	str	r7, [sp, #32]
 8000d40:	f8dd c008 	ldr.w	ip, [sp, #8]
 8000d44:	f89c 7204 	ldrb.w	r7, [ip, #516]	; 0x204
 8000d48:	9709      	str	r7, [sp, #36]	; 0x24
 8000d4a:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 8000d4e:	272d      	movs	r7, #45	; 0x2d
 8000d50:	fb07 330c 	mla	r3, r7, ip, r3
 8000d54:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8000d58:	eb0c 07cc 	add.w	r7, ip, ip, lsl #3
 8000d5c:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8000d60:	ebc5 0cc5 	rsb	ip, r5, r5, lsl #3
 8000d64:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 8000d68:	2715      	movs	r7, #21
 8000d6a:	fb07 3306 	mla	r3, r7, r6, r3
 8000d6e:	ebcb 1c0b 	rsb	ip, fp, fp, lsl #4
 8000d72:	4463      	add	r3, ip
 8000d74:	eb0e 078e 	add.w	r7, lr, lr, lsl #2
 8000d78:	eb03 0347 	add.w	r3, r3, r7, lsl #1
 8000d7c:	eb08 0748 	add.w	r7, r8, r8, lsl #1
 8000d80:	eb03 0347 	add.w	r3, r3, r7, lsl #1
 8000d84:	eb09 0749 	add.w	r7, r9, r9, lsl #1
 8000d88:	443b      	add	r3, r7
 8000d8a:	eb0a 0c03 	add.w	ip, sl, r3
 8000d8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8000d90:	2737      	movs	r7, #55	; 0x37
 8000d92:	fb07 2203 	mla	r2, r7, r3, r2
 8000d96:	9b03      	ldr	r3, [sp, #12]
 8000d98:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8000d9c:	189a      	adds	r2, r3, r2
 8000d9e:	2345      	movs	r3, #69	; 0x45
 8000da0:	fb03 2205 	mla	r2, r3, r5, r2
 8000da4:	2349      	movs	r3, #73	; 0x49
 8000da6:	fb03 2206 	mla	r2, r3, r6, r2
 8000daa:	eb0e 030b 	add.w	r3, lr, fp
 8000dae:	274b      	movs	r7, #75	; 0x4b
 8000db0:	fb07 2203 	mla	r2, r7, r3, r2
 8000db4:	2349      	movs	r3, #73	; 0x49
 8000db6:	fb03 2208 	mla	r2, r3, r8, r2
 8000dba:	2345      	movs	r3, #69	; 0x45
 8000dbc:	fb03 2209 	mla	r2, r3, r9, r2
 8000dc0:	ebca 138a 	rsb	r3, sl, sl, lsl #6
 8000dc4:	189a      	adds	r2, r3, r2
 8000dc6:	9b05      	ldr	r3, [sp, #20]
 8000dc8:	2737      	movs	r7, #55	; 0x37
 8000dca:	fb07 2303 	mla	r3, r7, r3, r2
 8000dce:	9a03      	ldr	r2, [sp, #12]
 8000dd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000dd4:	18aa      	adds	r2, r5, r2
 8000dd6:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 8000dda:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 8000dde:	eb0b 058b 	add.w	r5, fp, fp, lsl #2
 8000de2:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 8000de6:	ebce 150e 	rsb	r5, lr, lr, lsl #4
 8000dea:	18aa      	adds	r2, r5, r2
 8000dec:	2515      	movs	r5, #21
 8000dee:	fb05 2208 	mla	r2, r5, r8, r2
 8000df2:	ebc9 05c9 	rsb	r5, r9, r9, lsl #3
 8000df6:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8000dfa:	eb0a 05ca 	add.w	r5, sl, sl, lsl #3
 8000dfe:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8000e02:	9d05      	ldr	r5, [sp, #20]
 8000e04:	262d      	movs	r6, #45	; 0x2d
 8000e06:	fb06 2205 	mla	r2, r6, r5, r2
 8000e0a:	f5ac 357a 	sub.w	r5, ip, #256000	; 0x3e800
 8000e0e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8000e10:	b156      	cbz	r6, 8000e28 <PDM_Filter_80_MSB+0x2de>
 8000e12:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8000e14:	1869      	adds	r1, r5, r1
 8000e16:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8000e18:	1bc9      	subs	r1, r1, r7
 8000e1a:	4371      	muls	r1, r6
 8000e1c:	11ce      	asrs	r6, r1, #7
 8000e1e:	eb01 6116 	add.w	r1, r1, r6, lsr #24
 8000e22:	1209      	asrs	r1, r1, #8
 8000e24:	950a      	str	r5, [sp, #40]	; 0x28
 8000e26:	460d      	mov	r5, r1
 8000e28:	9e07      	ldr	r6, [sp, #28]
 8000e2a:	b166      	cbz	r6, 8000e46 <PDM_Filter_80_MSB+0x2fc>
 8000e2c:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8000e2e:	9f04      	ldr	r7, [sp, #16]
 8000e30:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8000e34:	fb05 f50c 	mul.w	r5, r5, ip
 8000e38:	fb07 5506 	mla	r5, r7, r6, r5
 8000e3c:	11ee      	asrs	r6, r5, #7
 8000e3e:	eb05 6516 	add.w	r5, r5, r6, lsr #24
 8000e42:	122d      	asrs	r5, r5, #8
 8000e44:	9504      	str	r5, [sp, #16]
 8000e46:	f8bd 607c 	ldrh.w	r6, [sp, #124]	; 0x7c
 8000e4a:	4375      	muls	r5, r6
 8000e4c:	2d01      	cmp	r5, #1
 8000e4e:	bfac      	ite	ge
 8000e50:	3510      	addge	r5, #16
 8000e52:	3d10      	sublt	r5, #16
 8000e54:	112e      	asrs	r6, r5, #4
 8000e56:	eb05 65d6 	add.w	r5, r5, r6, lsr #27
 8000e5a:	116d      	asrs	r5, r5, #5
 8000e5c:	4e1d      	ldr	r6, [pc, #116]	; (8000ed4 <.text_14>)
 8000e5e:	42b5      	cmp	r5, r6
 8000e60:	bfb8      	it	lt
 8000e62:	4635      	movlt	r5, r6
 8000e64:	db05      	blt.n	8000e72 <PDM_Filter_80_MSB+0x328>
 8000e66:	f647 76bd 	movw	r6, #32701	; 0x7fbd
 8000e6a:	42b5      	cmp	r5, r6
 8000e6c:	bfa8      	it	ge
 8000e6e:	f647 75bc 	movwge	r5, #32700	; 0x7fbc
 8000e72:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8000e74:	89f6      	ldrh	r6, [r6, #14]
 8000e76:	4366      	muls	r6, r4
 8000e78:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 8000e7a:	f827 5016 	strh.w	r5, [r7, r6, lsl #1]
 8000e7e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8000e80:	1828      	adds	r0, r5, r0
 8000e82:	1c64      	adds	r4, r4, #1
 8000e84:	9d00      	ldr	r5, [sp, #0]
 8000e86:	8c2d      	ldrh	r5, [r5, #32]
 8000e88:	42ac      	cmp	r4, r5
 8000e8a:	f6ff aea9 	blt.w	8000be0 <PDM_Filter_80_MSB+0x96>
 8000e8e:	9800      	ldr	r0, [sp, #0]
 8000e90:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8000e92:	6004      	str	r4, [r0, #0]
 8000e94:	9800      	ldr	r0, [sp, #0]
 8000e96:	9c08      	ldr	r4, [sp, #32]
 8000e98:	6044      	str	r4, [r0, #4]
 8000e9a:	9800      	ldr	r0, [sp, #0]
 8000e9c:	6082      	str	r2, [r0, #8]
 8000e9e:	9800      	ldr	r0, [sp, #0]
 8000ea0:	60c3      	str	r3, [r0, #12]
 8000ea2:	9800      	ldr	r0, [sp, #0]
 8000ea4:	6101      	str	r1, [r0, #16]
 8000ea6:	9800      	ldr	r0, [sp, #0]
 8000ea8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000eaa:	6141      	str	r1, [r0, #20]
 8000eac:	9800      	ldr	r0, [sp, #0]
 8000eae:	9904      	ldr	r1, [sp, #16]
 8000eb0:	6181      	str	r1, [r0, #24]
 8000eb2:	9800      	ldr	r0, [sp, #0]
 8000eb4:	8c00      	ldrh	r0, [r0, #32]
 8000eb6:	b021      	add	sp, #132	; 0x84
 8000eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000ebc <.text_8>:
 8000ebc:	40023000 	.word	0x40023000

08000ec0 <.text_9>:
 8000ec0:	f407a5c2 	.word	0xf407a5c2

08000ec4 <.text_10>:
 8000ec4:	b5e8b5cd 	.word	0xb5e8b5cd

08000ec8 <.text_11>:
 8000ec8:	20000000 	.word	0x20000000

08000ecc <.text_12>:
 8000ecc:	51eb851f 	.word	0x51eb851f

08000ed0 <.text_13>:
 8000ed0:	40191eb8 	.word	0x40191eb8

08000ed4 <.text_14>:
 8000ed4:	ffff8044 	.word	0xffff8044

08000ed8 <__aeabi_fmul>:
 8000ed8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000edc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ee0:	bf1e      	ittt	ne
 8000ee2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ee6:	ea92 0f0c 	teqne	r2, ip
 8000eea:	ea93 0f0c 	teqne	r3, ip
 8000eee:	d06f      	beq.n	8000fd0 <__aeabi_fmul+0xf8>
 8000ef0:	441a      	add	r2, r3
 8000ef2:	ea80 0c01 	eor.w	ip, r0, r1
 8000ef6:	0240      	lsls	r0, r0, #9
 8000ef8:	bf18      	it	ne
 8000efa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000efe:	d01e      	beq.n	8000f3e <__aeabi_fmul+0x66>
 8000f00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000f08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000f0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000f10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000f18:	bf3e      	ittt	cc
 8000f1a:	0049      	lslcc	r1, r1, #1
 8000f1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	ea40 0001 	orr.w	r0, r0, r1
 8000f26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000f2a:	2afd      	cmp	r2, #253	; 0xfd
 8000f2c:	d81d      	bhi.n	8000f6a <__aeabi_fmul+0x92>
 8000f2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f36:	bf08      	it	eq
 8000f38:	f020 0001 	biceq.w	r0, r0, #1
 8000f3c:	4770      	bx	lr
 8000f3e:	f090 0f00 	teq	r0, #0
 8000f42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f46:	bf08      	it	eq
 8000f48:	0249      	lsleq	r1, r1, #9
 8000f4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f52:	3a7f      	subs	r2, #127	; 0x7f
 8000f54:	bfc2      	ittt	gt
 8000f56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f5e:	4770      	bxgt	lr
 8000f60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f64:	f04f 0300 	mov.w	r3, #0
 8000f68:	3a01      	subs	r2, #1
 8000f6a:	dc5d      	bgt.n	8001028 <__aeabi_fmul+0x150>
 8000f6c:	f112 0f19 	cmn.w	r2, #25
 8000f70:	bfdc      	itt	le
 8000f72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f76:	4770      	bxle	lr
 8000f78:	f1c2 0200 	rsb	r2, r2, #0
 8000f7c:	0041      	lsls	r1, r0, #1
 8000f7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000f82:	f1c2 0220 	rsb	r2, r2, #32
 8000f86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f8e:	f140 0000 	adc.w	r0, r0, #0
 8000f92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f96:	bf08      	it	eq
 8000f98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f9c:	4770      	bx	lr
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fmul+0xce>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fmul+0xe6>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e78f      	b.n	8000ef0 <__aeabi_fmul+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	bf18      	it	ne
 8000fda:	ea93 0f0c 	teqne	r3, ip
 8000fde:	d00a      	beq.n	8000ff6 <__aeabi_fmul+0x11e>
 8000fe0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fe4:	bf18      	it	ne
 8000fe6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fea:	d1d8      	bne.n	8000f9e <__aeabi_fmul+0xc6>
 8000fec:	ea80 0001 	eor.w	r0, r0, r1
 8000ff0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ff4:	4770      	bx	lr
 8000ff6:	f090 0f00 	teq	r0, #0
 8000ffa:	bf17      	itett	ne
 8000ffc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8001000:	4608      	moveq	r0, r1
 8001002:	f091 0f00 	teqne	r1, #0
 8001006:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800100a:	d014      	beq.n	8001036 <__aeabi_fmul+0x15e>
 800100c:	ea92 0f0c 	teq	r2, ip
 8001010:	d101      	bne.n	8001016 <__aeabi_fmul+0x13e>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	d10f      	bne.n	8001036 <__aeabi_fmul+0x15e>
 8001016:	ea93 0f0c 	teq	r3, ip
 800101a:	d103      	bne.n	8001024 <__aeabi_fmul+0x14c>
 800101c:	024b      	lsls	r3, r1, #9
 800101e:	bf18      	it	ne
 8001020:	4608      	movne	r0, r1
 8001022:	d108      	bne.n	8001036 <__aeabi_fmul+0x15e>
 8001024:	ea80 0001 	eor.w	r0, r0, r1
 8001028:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800102c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001030:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001034:	4770      	bx	lr
 8001036:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800103a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800103e:	4770      	bx	lr

08001040 <__aeabi_drsub>:
 8001040:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8001044:	e002      	b.n	800104c <__adddf3>
 8001046:	bf00      	nop

08001048 <__aeabi_dsub>:
 8001048:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800104c <__adddf3>:
 800104c:	b530      	push	{r4, r5, lr}
 800104e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8001052:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8001056:	ea94 0f05 	teq	r4, r5
 800105a:	bf08      	it	eq
 800105c:	ea90 0f02 	teqeq	r0, r2
 8001060:	bf1f      	itttt	ne
 8001062:	ea54 0c00 	orrsne.w	ip, r4, r0
 8001066:	ea55 0c02 	orrsne.w	ip, r5, r2
 800106a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800106e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001072:	f000 80e2 	beq.w	800123a <__adddf3+0x1ee>
 8001076:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800107a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800107e:	bfb8      	it	lt
 8001080:	426d      	neglt	r5, r5
 8001082:	dd0c      	ble.n	800109e <__adddf3+0x52>
 8001084:	442c      	add	r4, r5
 8001086:	ea80 0202 	eor.w	r2, r0, r2
 800108a:	ea81 0303 	eor.w	r3, r1, r3
 800108e:	ea82 0000 	eor.w	r0, r2, r0
 8001092:	ea83 0101 	eor.w	r1, r3, r1
 8001096:	ea80 0202 	eor.w	r2, r0, r2
 800109a:	ea81 0303 	eor.w	r3, r1, r3
 800109e:	2d36      	cmp	r5, #54	; 0x36
 80010a0:	bf88      	it	hi
 80010a2:	bd30      	pophi	{r4, r5, pc}
 80010a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80010a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80010ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80010b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80010b4:	d002      	beq.n	80010bc <__adddf3+0x70>
 80010b6:	4240      	negs	r0, r0
 80010b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80010c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80010c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80010c8:	d002      	beq.n	80010d0 <__adddf3+0x84>
 80010ca:	4252      	negs	r2, r2
 80010cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010d0:	ea94 0f05 	teq	r4, r5
 80010d4:	f000 80a7 	beq.w	8001226 <__adddf3+0x1da>
 80010d8:	f1a4 0401 	sub.w	r4, r4, #1
 80010dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80010e0:	db0d      	blt.n	80010fe <__adddf3+0xb2>
 80010e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80010e6:	fa22 f205 	lsr.w	r2, r2, r5
 80010ea:	1880      	adds	r0, r0, r2
 80010ec:	f141 0100 	adc.w	r1, r1, #0
 80010f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80010f4:	1880      	adds	r0, r0, r2
 80010f6:	fa43 f305 	asr.w	r3, r3, r5
 80010fa:	4159      	adcs	r1, r3
 80010fc:	e00e      	b.n	800111c <__adddf3+0xd0>
 80010fe:	f1a5 0520 	sub.w	r5, r5, #32
 8001102:	f10e 0e20 	add.w	lr, lr, #32
 8001106:	2a01      	cmp	r2, #1
 8001108:	fa03 fc0e 	lsl.w	ip, r3, lr
 800110c:	bf28      	it	cs
 800110e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8001112:	fa43 f305 	asr.w	r3, r3, r5
 8001116:	18c0      	adds	r0, r0, r3
 8001118:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800111c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8001120:	d507      	bpl.n	8001132 <__adddf3+0xe6>
 8001122:	f04f 0e00 	mov.w	lr, #0
 8001126:	f1dc 0c00 	rsbs	ip, ip, #0
 800112a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800112e:	eb6e 0101 	sbc.w	r1, lr, r1
 8001132:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8001136:	d31b      	bcc.n	8001170 <__adddf3+0x124>
 8001138:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800113c:	d30c      	bcc.n	8001158 <__adddf3+0x10c>
 800113e:	0849      	lsrs	r1, r1, #1
 8001140:	ea5f 0030 	movs.w	r0, r0, rrx
 8001144:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8001148:	f104 0401 	add.w	r4, r4, #1
 800114c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8001150:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8001154:	f080 809a 	bcs.w	800128c <__adddf3+0x240>
 8001158:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800115c:	bf08      	it	eq
 800115e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001162:	f150 0000 	adcs.w	r0, r0, #0
 8001166:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800116a:	ea41 0105 	orr.w	r1, r1, r5
 800116e:	bd30      	pop	{r4, r5, pc}
 8001170:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8001174:	4140      	adcs	r0, r0
 8001176:	eb41 0101 	adc.w	r1, r1, r1
 800117a:	3c01      	subs	r4, #1
 800117c:	bf28      	it	cs
 800117e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8001182:	d2e9      	bcs.n	8001158 <__adddf3+0x10c>
 8001184:	f091 0f00 	teq	r1, #0
 8001188:	bf04      	itt	eq
 800118a:	4601      	moveq	r1, r0
 800118c:	2000      	moveq	r0, #0
 800118e:	fab1 f381 	clz	r3, r1
 8001192:	bf08      	it	eq
 8001194:	3320      	addeq	r3, #32
 8001196:	f1a3 030b 	sub.w	r3, r3, #11
 800119a:	f1b3 0220 	subs.w	r2, r3, #32
 800119e:	da0c      	bge.n	80011ba <__adddf3+0x16e>
 80011a0:	320c      	adds	r2, #12
 80011a2:	dd08      	ble.n	80011b6 <__adddf3+0x16a>
 80011a4:	f102 0c14 	add.w	ip, r2, #20
 80011a8:	f1c2 020c 	rsb	r2, r2, #12
 80011ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80011b0:	fa21 f102 	lsr.w	r1, r1, r2
 80011b4:	e00c      	b.n	80011d0 <__adddf3+0x184>
 80011b6:	f102 0214 	add.w	r2, r2, #20
 80011ba:	bfd8      	it	le
 80011bc:	f1c2 0c20 	rsble	ip, r2, #32
 80011c0:	fa01 f102 	lsl.w	r1, r1, r2
 80011c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80011c8:	bfdc      	itt	le
 80011ca:	ea41 010c 	orrle.w	r1, r1, ip
 80011ce:	4090      	lslle	r0, r2
 80011d0:	1ae4      	subs	r4, r4, r3
 80011d2:	bfa2      	ittt	ge
 80011d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80011d8:	4329      	orrge	r1, r5
 80011da:	bd30      	popge	{r4, r5, pc}
 80011dc:	ea6f 0404 	mvn.w	r4, r4
 80011e0:	3c1f      	subs	r4, #31
 80011e2:	da1c      	bge.n	800121e <__adddf3+0x1d2>
 80011e4:	340c      	adds	r4, #12
 80011e6:	dc0e      	bgt.n	8001206 <__adddf3+0x1ba>
 80011e8:	f104 0414 	add.w	r4, r4, #20
 80011ec:	f1c4 0220 	rsb	r2, r4, #32
 80011f0:	fa20 f004 	lsr.w	r0, r0, r4
 80011f4:	fa01 f302 	lsl.w	r3, r1, r2
 80011f8:	ea40 0003 	orr.w	r0, r0, r3
 80011fc:	fa21 f304 	lsr.w	r3, r1, r4
 8001200:	ea45 0103 	orr.w	r1, r5, r3
 8001204:	bd30      	pop	{r4, r5, pc}
 8001206:	f1c4 040c 	rsb	r4, r4, #12
 800120a:	f1c4 0220 	rsb	r2, r4, #32
 800120e:	fa20 f002 	lsr.w	r0, r0, r2
 8001212:	fa01 f304 	lsl.w	r3, r1, r4
 8001216:	ea40 0003 	orr.w	r0, r0, r3
 800121a:	4629      	mov	r1, r5
 800121c:	bd30      	pop	{r4, r5, pc}
 800121e:	fa21 f004 	lsr.w	r0, r1, r4
 8001222:	4629      	mov	r1, r5
 8001224:	bd30      	pop	{r4, r5, pc}
 8001226:	f094 0f00 	teq	r4, #0
 800122a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800122e:	bf06      	itte	eq
 8001230:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8001234:	3401      	addeq	r4, #1
 8001236:	3d01      	subne	r5, #1
 8001238:	e74e      	b.n	80010d8 <__adddf3+0x8c>
 800123a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800123e:	bf18      	it	ne
 8001240:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001244:	d029      	beq.n	800129a <__adddf3+0x24e>
 8001246:	ea94 0f05 	teq	r4, r5
 800124a:	bf08      	it	eq
 800124c:	ea90 0f02 	teqeq	r0, r2
 8001250:	d005      	beq.n	800125e <__adddf3+0x212>
 8001252:	ea54 0c00 	orrs.w	ip, r4, r0
 8001256:	bf04      	itt	eq
 8001258:	4619      	moveq	r1, r3
 800125a:	4610      	moveq	r0, r2
 800125c:	bd30      	pop	{r4, r5, pc}
 800125e:	ea91 0f03 	teq	r1, r3
 8001262:	bf1e      	ittt	ne
 8001264:	2100      	movne	r1, #0
 8001266:	2000      	movne	r0, #0
 8001268:	bd30      	popne	{r4, r5, pc}
 800126a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800126e:	d105      	bne.n	800127c <__adddf3+0x230>
 8001270:	0040      	lsls	r0, r0, #1
 8001272:	4149      	adcs	r1, r1
 8001274:	bf28      	it	cs
 8001276:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800127a:	bd30      	pop	{r4, r5, pc}
 800127c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8001280:	bf3c      	itt	cc
 8001282:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8001286:	bd30      	popcc	{r4, r5, pc}
 8001288:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800128c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8001290:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001294:	f04f 0000 	mov.w	r0, #0
 8001298:	bd30      	pop	{r4, r5, pc}
 800129a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800129e:	bf1a      	itte	ne
 80012a0:	4619      	movne	r1, r3
 80012a2:	4610      	movne	r0, r2
 80012a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80012a8:	bf1c      	itt	ne
 80012aa:	460b      	movne	r3, r1
 80012ac:	4602      	movne	r2, r0
 80012ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80012b2:	bf06      	itte	eq
 80012b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80012b8:	ea91 0f03 	teqeq	r1, r3
 80012bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80012c0:	bd30      	pop	{r4, r5, pc}
 80012c2:	bf00      	nop

080012c4 <__aeabi_ui2d>:
 80012c4:	f090 0f00 	teq	r0, #0
 80012c8:	bf04      	itt	eq
 80012ca:	2100      	moveq	r1, #0
 80012cc:	4770      	bxeq	lr
 80012ce:	b530      	push	{r4, r5, lr}
 80012d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80012d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80012d8:	f04f 0500 	mov.w	r5, #0
 80012dc:	f04f 0100 	mov.w	r1, #0
 80012e0:	e750      	b.n	8001184 <__adddf3+0x138>
 80012e2:	bf00      	nop

080012e4 <__aeabi_i2d>:
 80012e4:	f090 0f00 	teq	r0, #0
 80012e8:	bf04      	itt	eq
 80012ea:	2100      	moveq	r1, #0
 80012ec:	4770      	bxeq	lr
 80012ee:	b530      	push	{r4, r5, lr}
 80012f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80012f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80012f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80012fc:	bf48      	it	mi
 80012fe:	4240      	negmi	r0, r0
 8001300:	f04f 0100 	mov.w	r1, #0
 8001304:	e73e      	b.n	8001184 <__adddf3+0x138>
 8001306:	bf00      	nop

08001308 <__aeabi_f2d>:
 8001308:	0042      	lsls	r2, r0, #1
 800130a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800130e:	ea4f 0131 	mov.w	r1, r1, rrx
 8001312:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8001316:	bf1f      	itttt	ne
 8001318:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800131c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8001320:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8001324:	4770      	bxne	lr
 8001326:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800132a:	bf08      	it	eq
 800132c:	4770      	bxeq	lr
 800132e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8001332:	bf04      	itt	eq
 8001334:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8001338:	4770      	bxeq	lr
 800133a:	b530      	push	{r4, r5, lr}
 800133c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8001340:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8001344:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8001348:	e71c      	b.n	8001184 <__adddf3+0x138>
 800134a:	bf00      	nop

0800134c <__aeabi_ul2d>:
 800134c:	ea50 0201 	orrs.w	r2, r0, r1
 8001350:	bf08      	it	eq
 8001352:	4770      	bxeq	lr
 8001354:	b530      	push	{r4, r5, lr}
 8001356:	f04f 0500 	mov.w	r5, #0
 800135a:	e00a      	b.n	8001372 <__aeabi_l2d+0x16>

0800135c <__aeabi_l2d>:
 800135c:	ea50 0201 	orrs.w	r2, r0, r1
 8001360:	bf08      	it	eq
 8001362:	4770      	bxeq	lr
 8001364:	b530      	push	{r4, r5, lr}
 8001366:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800136a:	d502      	bpl.n	8001372 <__aeabi_l2d+0x16>
 800136c:	4240      	negs	r0, r0
 800136e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001372:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001376:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800137a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800137e:	f43f aed8 	beq.w	8001132 <__adddf3+0xe6>
 8001382:	f04f 0203 	mov.w	r2, #3
 8001386:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800138a:	bf18      	it	ne
 800138c:	3203      	addne	r2, #3
 800138e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001392:	bf18      	it	ne
 8001394:	3203      	addne	r2, #3
 8001396:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800139a:	f1c2 0320 	rsb	r3, r2, #32
 800139e:	fa00 fc03 	lsl.w	ip, r0, r3
 80013a2:	fa20 f002 	lsr.w	r0, r0, r2
 80013a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80013aa:	ea40 000e 	orr.w	r0, r0, lr
 80013ae:	fa21 f102 	lsr.w	r1, r1, r2
 80013b2:	4414      	add	r4, r2
 80013b4:	e6bd      	b.n	8001132 <__adddf3+0xe6>
 80013b6:	bf00      	nop

080013b8 <__aeabi_dmul>:
 80013b8:	b570      	push	{r4, r5, r6, lr}
 80013ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80013be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80013c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80013c6:	bf1d      	ittte	ne
 80013c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80013cc:	ea94 0f0c 	teqne	r4, ip
 80013d0:	ea95 0f0c 	teqne	r5, ip
 80013d4:	f000 f8de 	bleq	8001594 <__aeabi_dmul+0x1dc>
 80013d8:	442c      	add	r4, r5
 80013da:	ea81 0603 	eor.w	r6, r1, r3
 80013de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80013e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80013e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80013ea:	bf18      	it	ne
 80013ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80013f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80013f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80013f8:	d038      	beq.n	800146c <__aeabi_dmul+0xb4>
 80013fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80013fe:	f04f 0500 	mov.w	r5, #0
 8001402:	fbe1 e502 	umlal	lr, r5, r1, r2
 8001406:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800140a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800140e:	f04f 0600 	mov.w	r6, #0
 8001412:	fbe1 5603 	umlal	r5, r6, r1, r3
 8001416:	f09c 0f00 	teq	ip, #0
 800141a:	bf18      	it	ne
 800141c:	f04e 0e01 	orrne.w	lr, lr, #1
 8001420:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8001424:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8001428:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800142c:	d204      	bcs.n	8001438 <__aeabi_dmul+0x80>
 800142e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8001432:	416d      	adcs	r5, r5
 8001434:	eb46 0606 	adc.w	r6, r6, r6
 8001438:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800143c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8001440:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8001444:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8001448:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800144c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8001450:	bf88      	it	hi
 8001452:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8001456:	d81e      	bhi.n	8001496 <__aeabi_dmul+0xde>
 8001458:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800145c:	bf08      	it	eq
 800145e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001462:	f150 0000 	adcs.w	r0, r0, #0
 8001466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800146a:	bd70      	pop	{r4, r5, r6, pc}
 800146c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8001470:	ea46 0101 	orr.w	r1, r6, r1
 8001474:	ea40 0002 	orr.w	r0, r0, r2
 8001478:	ea81 0103 	eor.w	r1, r1, r3
 800147c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8001480:	bfc2      	ittt	gt
 8001482:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001486:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800148a:	bd70      	popgt	{r4, r5, r6, pc}
 800148c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001490:	f04f 0e00 	mov.w	lr, #0
 8001494:	3c01      	subs	r4, #1
 8001496:	f300 80ab 	bgt.w	80015f0 <__aeabi_dmul+0x238>
 800149a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800149e:	bfde      	ittt	le
 80014a0:	2000      	movle	r0, #0
 80014a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80014a6:	bd70      	pople	{r4, r5, r6, pc}
 80014a8:	f1c4 0400 	rsb	r4, r4, #0
 80014ac:	3c20      	subs	r4, #32
 80014ae:	da35      	bge.n	800151c <__aeabi_dmul+0x164>
 80014b0:	340c      	adds	r4, #12
 80014b2:	dc1b      	bgt.n	80014ec <__aeabi_dmul+0x134>
 80014b4:	f104 0414 	add.w	r4, r4, #20
 80014b8:	f1c4 0520 	rsb	r5, r4, #32
 80014bc:	fa00 f305 	lsl.w	r3, r0, r5
 80014c0:	fa20 f004 	lsr.w	r0, r0, r4
 80014c4:	fa01 f205 	lsl.w	r2, r1, r5
 80014c8:	ea40 0002 	orr.w	r0, r0, r2
 80014cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80014d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80014d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80014d8:	fa21 f604 	lsr.w	r6, r1, r4
 80014dc:	eb42 0106 	adc.w	r1, r2, r6
 80014e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80014e4:	bf08      	it	eq
 80014e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80014ea:	bd70      	pop	{r4, r5, r6, pc}
 80014ec:	f1c4 040c 	rsb	r4, r4, #12
 80014f0:	f1c4 0520 	rsb	r5, r4, #32
 80014f4:	fa00 f304 	lsl.w	r3, r0, r4
 80014f8:	fa20 f005 	lsr.w	r0, r0, r5
 80014fc:	fa01 f204 	lsl.w	r2, r1, r4
 8001500:	ea40 0002 	orr.w	r0, r0, r2
 8001504:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001508:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800150c:	f141 0100 	adc.w	r1, r1, #0
 8001510:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001514:	bf08      	it	eq
 8001516:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800151a:	bd70      	pop	{r4, r5, r6, pc}
 800151c:	f1c4 0520 	rsb	r5, r4, #32
 8001520:	fa00 f205 	lsl.w	r2, r0, r5
 8001524:	ea4e 0e02 	orr.w	lr, lr, r2
 8001528:	fa20 f304 	lsr.w	r3, r0, r4
 800152c:	fa01 f205 	lsl.w	r2, r1, r5
 8001530:	ea43 0302 	orr.w	r3, r3, r2
 8001534:	fa21 f004 	lsr.w	r0, r1, r4
 8001538:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800153c:	fa21 f204 	lsr.w	r2, r1, r4
 8001540:	ea20 0002 	bic.w	r0, r0, r2
 8001544:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8001548:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800154c:	bf08      	it	eq
 800154e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001552:	bd70      	pop	{r4, r5, r6, pc}
 8001554:	f094 0f00 	teq	r4, #0
 8001558:	d10f      	bne.n	800157a <__aeabi_dmul+0x1c2>
 800155a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800155e:	0040      	lsls	r0, r0, #1
 8001560:	eb41 0101 	adc.w	r1, r1, r1
 8001564:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001568:	bf08      	it	eq
 800156a:	3c01      	subeq	r4, #1
 800156c:	d0f7      	beq.n	800155e <__aeabi_dmul+0x1a6>
 800156e:	ea41 0106 	orr.w	r1, r1, r6
 8001572:	f095 0f00 	teq	r5, #0
 8001576:	bf18      	it	ne
 8001578:	4770      	bxne	lr
 800157a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800157e:	0052      	lsls	r2, r2, #1
 8001580:	eb43 0303 	adc.w	r3, r3, r3
 8001584:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001588:	bf08      	it	eq
 800158a:	3d01      	subeq	r5, #1
 800158c:	d0f7      	beq.n	800157e <__aeabi_dmul+0x1c6>
 800158e:	ea43 0306 	orr.w	r3, r3, r6
 8001592:	4770      	bx	lr
 8001594:	ea94 0f0c 	teq	r4, ip
 8001598:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800159c:	bf18      	it	ne
 800159e:	ea95 0f0c 	teqne	r5, ip
 80015a2:	d00c      	beq.n	80015be <__aeabi_dmul+0x206>
 80015a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80015a8:	bf18      	it	ne
 80015aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80015ae:	d1d1      	bne.n	8001554 <__aeabi_dmul+0x19c>
 80015b0:	ea81 0103 	eor.w	r1, r1, r3
 80015b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80015b8:	f04f 0000 	mov.w	r0, #0
 80015bc:	bd70      	pop	{r4, r5, r6, pc}
 80015be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80015c2:	bf06      	itte	eq
 80015c4:	4610      	moveq	r0, r2
 80015c6:	4619      	moveq	r1, r3
 80015c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80015cc:	d019      	beq.n	8001602 <__aeabi_dmul+0x24a>
 80015ce:	ea94 0f0c 	teq	r4, ip
 80015d2:	d102      	bne.n	80015da <__aeabi_dmul+0x222>
 80015d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80015d8:	d113      	bne.n	8001602 <__aeabi_dmul+0x24a>
 80015da:	ea95 0f0c 	teq	r5, ip
 80015de:	d105      	bne.n	80015ec <__aeabi_dmul+0x234>
 80015e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80015e4:	bf1c      	itt	ne
 80015e6:	4610      	movne	r0, r2
 80015e8:	4619      	movne	r1, r3
 80015ea:	d10a      	bne.n	8001602 <__aeabi_dmul+0x24a>
 80015ec:	ea81 0103 	eor.w	r1, r1, r3
 80015f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80015f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80015f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80015fc:	f04f 0000 	mov.w	r0, #0
 8001600:	bd70      	pop	{r4, r5, r6, pc}
 8001602:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8001606:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800160a:	bd70      	pop	{r4, r5, r6, pc}

0800160c <__aeabi_ddiv>:
 800160c:	b570      	push	{r4, r5, r6, lr}
 800160e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001612:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8001616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800161a:	bf1d      	ittte	ne
 800161c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8001620:	ea94 0f0c 	teqne	r4, ip
 8001624:	ea95 0f0c 	teqne	r5, ip
 8001628:	f000 f8a7 	bleq	800177a <__aeabi_ddiv+0x16e>
 800162c:	eba4 0405 	sub.w	r4, r4, r5
 8001630:	ea81 0e03 	eor.w	lr, r1, r3
 8001634:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001638:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800163c:	f000 8088 	beq.w	8001750 <__aeabi_ddiv+0x144>
 8001640:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001644:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8001648:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800164c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001650:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001654:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8001658:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800165c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001660:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8001664:	429d      	cmp	r5, r3
 8001666:	bf08      	it	eq
 8001668:	4296      	cmpeq	r6, r2
 800166a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800166e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8001672:	d202      	bcs.n	800167a <__aeabi_ddiv+0x6e>
 8001674:	085b      	lsrs	r3, r3, #1
 8001676:	ea4f 0232 	mov.w	r2, r2, rrx
 800167a:	1ab6      	subs	r6, r6, r2
 800167c:	eb65 0503 	sbc.w	r5, r5, r3
 8001680:	085b      	lsrs	r3, r3, #1
 8001682:	ea4f 0232 	mov.w	r2, r2, rrx
 8001686:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800168a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800168e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001692:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001696:	bf22      	ittt	cs
 8001698:	1ab6      	subcs	r6, r6, r2
 800169a:	4675      	movcs	r5, lr
 800169c:	ea40 000c 	orrcs.w	r0, r0, ip
 80016a0:	085b      	lsrs	r3, r3, #1
 80016a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80016a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80016aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016ae:	bf22      	ittt	cs
 80016b0:	1ab6      	subcs	r6, r6, r2
 80016b2:	4675      	movcs	r5, lr
 80016b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80016b8:	085b      	lsrs	r3, r3, #1
 80016ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80016be:	ebb6 0e02 	subs.w	lr, r6, r2
 80016c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016c6:	bf22      	ittt	cs
 80016c8:	1ab6      	subcs	r6, r6, r2
 80016ca:	4675      	movcs	r5, lr
 80016cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80016d0:	085b      	lsrs	r3, r3, #1
 80016d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80016d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80016da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016de:	bf22      	ittt	cs
 80016e0:	1ab6      	subcs	r6, r6, r2
 80016e2:	4675      	movcs	r5, lr
 80016e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80016e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80016ec:	d018      	beq.n	8001720 <__aeabi_ddiv+0x114>
 80016ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80016f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80016f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80016fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80016fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8001702:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001706:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800170a:	d1c0      	bne.n	800168e <__aeabi_ddiv+0x82>
 800170c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001710:	d10b      	bne.n	800172a <__aeabi_ddiv+0x11e>
 8001712:	ea41 0100 	orr.w	r1, r1, r0
 8001716:	f04f 0000 	mov.w	r0, #0
 800171a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800171e:	e7b6      	b.n	800168e <__aeabi_ddiv+0x82>
 8001720:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001724:	bf04      	itt	eq
 8001726:	4301      	orreq	r1, r0
 8001728:	2000      	moveq	r0, #0
 800172a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800172e:	bf88      	it	hi
 8001730:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8001734:	f63f aeaf 	bhi.w	8001496 <__aeabi_dmul+0xde>
 8001738:	ebb5 0c03 	subs.w	ip, r5, r3
 800173c:	bf04      	itt	eq
 800173e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8001742:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001746:	f150 0000 	adcs.w	r0, r0, #0
 800174a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800174e:	bd70      	pop	{r4, r5, r6, pc}
 8001750:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8001754:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8001758:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800175c:	bfc2      	ittt	gt
 800175e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001762:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001766:	bd70      	popgt	{r4, r5, r6, pc}
 8001768:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800176c:	f04f 0e00 	mov.w	lr, #0
 8001770:	3c01      	subs	r4, #1
 8001772:	e690      	b.n	8001496 <__aeabi_dmul+0xde>
 8001774:	ea45 0e06 	orr.w	lr, r5, r6
 8001778:	e68d      	b.n	8001496 <__aeabi_dmul+0xde>
 800177a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800177e:	ea94 0f0c 	teq	r4, ip
 8001782:	bf08      	it	eq
 8001784:	ea95 0f0c 	teqeq	r5, ip
 8001788:	f43f af3b 	beq.w	8001602 <__aeabi_dmul+0x24a>
 800178c:	ea94 0f0c 	teq	r4, ip
 8001790:	d10a      	bne.n	80017a8 <__aeabi_ddiv+0x19c>
 8001792:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001796:	f47f af34 	bne.w	8001602 <__aeabi_dmul+0x24a>
 800179a:	ea95 0f0c 	teq	r5, ip
 800179e:	f47f af25 	bne.w	80015ec <__aeabi_dmul+0x234>
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	e72c      	b.n	8001602 <__aeabi_dmul+0x24a>
 80017a8:	ea95 0f0c 	teq	r5, ip
 80017ac:	d106      	bne.n	80017bc <__aeabi_ddiv+0x1b0>
 80017ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80017b2:	f43f aefd 	beq.w	80015b0 <__aeabi_dmul+0x1f8>
 80017b6:	4610      	mov	r0, r2
 80017b8:	4619      	mov	r1, r3
 80017ba:	e722      	b.n	8001602 <__aeabi_dmul+0x24a>
 80017bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80017c0:	bf18      	it	ne
 80017c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80017c6:	f47f aec5 	bne.w	8001554 <__aeabi_dmul+0x19c>
 80017ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80017ce:	f47f af0d 	bne.w	80015ec <__aeabi_dmul+0x234>
 80017d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80017d6:	f47f aeeb 	bne.w	80015b0 <__aeabi_dmul+0x1f8>
 80017da:	e712      	b.n	8001602 <__aeabi_dmul+0x24a>

080017dc <__aeabi_d2iz>:
 80017dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80017e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80017e4:	d215      	bcs.n	8001812 <__aeabi_d2iz+0x36>
 80017e6:	d511      	bpl.n	800180c <__aeabi_d2iz+0x30>
 80017e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80017ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80017f0:	d912      	bls.n	8001818 <__aeabi_d2iz+0x3c>
 80017f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80017f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80017fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80017fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8001802:	fa23 f002 	lsr.w	r0, r3, r2
 8001806:	bf18      	it	ne
 8001808:	4240      	negne	r0, r0
 800180a:	4770      	bx	lr
 800180c:	f04f 0000 	mov.w	r0, #0
 8001810:	4770      	bx	lr
 8001812:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001816:	d105      	bne.n	8001824 <__aeabi_d2iz+0x48>
 8001818:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800181c:	bf08      	it	eq
 800181e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001822:	4770      	bx	lr
 8001824:	f04f 0000 	mov.w	r0, #0
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop

0800182c <__gesf2>:
 800182c:	f04f 3cff 	mov.w	ip, #4294967295
 8001830:	e006      	b.n	8001840 <__cmpsf2+0x4>
 8001832:	bf00      	nop

08001834 <__lesf2>:
 8001834:	f04f 0c01 	mov.w	ip, #1
 8001838:	e002      	b.n	8001840 <__cmpsf2+0x4>
 800183a:	bf00      	nop

0800183c <__cmpsf2>:
 800183c:	f04f 0c01 	mov.w	ip, #1
 8001840:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001844:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001848:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800184c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001850:	bf18      	it	ne
 8001852:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001856:	d011      	beq.n	800187c <__cmpsf2+0x40>
 8001858:	b001      	add	sp, #4
 800185a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800185e:	bf18      	it	ne
 8001860:	ea90 0f01 	teqne	r0, r1
 8001864:	bf58      	it	pl
 8001866:	ebb2 0003 	subspl.w	r0, r2, r3
 800186a:	bf88      	it	hi
 800186c:	17c8      	asrhi	r0, r1, #31
 800186e:	bf38      	it	cc
 8001870:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001874:	bf18      	it	ne
 8001876:	f040 0001 	orrne.w	r0, r0, #1
 800187a:	4770      	bx	lr
 800187c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001880:	d102      	bne.n	8001888 <__cmpsf2+0x4c>
 8001882:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001886:	d105      	bne.n	8001894 <__cmpsf2+0x58>
 8001888:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800188c:	d1e4      	bne.n	8001858 <__cmpsf2+0x1c>
 800188e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001892:	d0e1      	beq.n	8001858 <__cmpsf2+0x1c>
 8001894:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop

0800189c <__aeabi_cfrcmple>:
 800189c:	4684      	mov	ip, r0
 800189e:	4608      	mov	r0, r1
 80018a0:	4661      	mov	r1, ip
 80018a2:	e7ff      	b.n	80018a4 <__aeabi_cfcmpeq>

080018a4 <__aeabi_cfcmpeq>:
 80018a4:	b50f      	push	{r0, r1, r2, r3, lr}
 80018a6:	f7ff ffc9 	bl	800183c <__cmpsf2>
 80018aa:	2800      	cmp	r0, #0
 80018ac:	bf48      	it	mi
 80018ae:	f110 0f00 	cmnmi.w	r0, #0
 80018b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080018b4 <__aeabi_fcmpeq>:
 80018b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80018b8:	f7ff fff4 	bl	80018a4 <__aeabi_cfcmpeq>
 80018bc:	bf0c      	ite	eq
 80018be:	2001      	moveq	r0, #1
 80018c0:	2000      	movne	r0, #0
 80018c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80018c6:	bf00      	nop

080018c8 <__aeabi_fcmplt>:
 80018c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80018cc:	f7ff ffea 	bl	80018a4 <__aeabi_cfcmpeq>
 80018d0:	bf34      	ite	cc
 80018d2:	2001      	movcc	r0, #1
 80018d4:	2000      	movcs	r0, #0
 80018d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80018da:	bf00      	nop

080018dc <__aeabi_fcmple>:
 80018dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80018e0:	f7ff ffe0 	bl	80018a4 <__aeabi_cfcmpeq>
 80018e4:	bf94      	ite	ls
 80018e6:	2001      	movls	r0, #1
 80018e8:	2000      	movhi	r0, #0
 80018ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80018ee:	bf00      	nop

080018f0 <__aeabi_fcmpge>:
 80018f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80018f4:	f7ff ffd2 	bl	800189c <__aeabi_cfrcmple>
 80018f8:	bf94      	ite	ls
 80018fa:	2001      	movls	r0, #1
 80018fc:	2000      	movhi	r0, #0
 80018fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001902:	bf00      	nop

08001904 <__aeabi_fcmpgt>:
 8001904:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001908:	f7ff ffc8 	bl	800189c <__aeabi_cfrcmple>
 800190c:	bf34      	ite	cc
 800190e:	2001      	movcc	r0, #1
 8001910:	2000      	movcs	r0, #0
 8001912:	f85d fb08 	ldr.w	pc, [sp], #8
 8001916:	bf00      	nop

08001918 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001918:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800191a:	e003      	b.n	8001924 <LoopCopyDataInit>

0800191c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800191c:	4b0a      	ldr	r3, [pc, #40]	; (8001948 <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 800191e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001920:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001922:	3104      	adds	r1, #4

08001924 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001924:	4809      	ldr	r0, [pc, #36]	; (800194c <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 8001928:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800192a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800192c:	d3f6      	bcc.n	800191c <CopyDataInit>
  ldr  r2, =_sbss
 800192e:	4a09      	ldr	r2, [pc, #36]	; (8001954 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 8001930:	e002      	b.n	8001938 <LoopFillZerobss>

08001932 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001932:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001934:	f842 3b04 	str.w	r3, [r2], #4

08001938 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001938:	4b07      	ldr	r3, [pc, #28]	; (8001958 <LoopFillZerobss+0x20>)
  cmp  r2, r3
 800193a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800193c:	d3f9      	bcc.n	8001932 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800193e:	f000 f8a5 	bl	8001a8c <SystemInit>
/* Call the application's entry point.*/
  bl  main
 8001942:	f000 f80d 	bl	8001960 <main>
  bx  lr    
 8001946:	4770      	bx	lr
  ldr  r3, =_sidata
 8001948:	0800575c 	.word	0x0800575c
  ldr  r0, =_sdata
 800194c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001950:	20000468 	.word	0x20000468
  ldr  r2, =_sbss
 8001954:	20000468 	.word	0x20000468
  ldr  r3, = _ebss
 8001958:	20000e5c 	.word	0x20000e5c

0800195c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800195c:	e7fe      	b.n	800195c <ADC_IRQHandler>
	...

08001960 <main>:
extern uint8_t buffer_ready;

void init_audio_dac(void);

int main(void)
{
 8001960:	b500      	push	{lr}
  
  RCC_ClocksTypeDef RCC_Clocks;
  
  /* Initialize LEDs and User_Button on STM32F4-Discovery --------------------*/
  STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_GPIO); 
 8001962:	2100      	movs	r1, #0
{
 8001964:	b087      	sub	sp, #28
  STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_GPIO); 
 8001966:	4608      	mov	r0, r1
 8001968:	f002 f876 	bl	8003a58 <STM_EVAL_PBInit>
  
  STM_EVAL_LEDInit(LED4);
 800196c:	2000      	movs	r0, #0
 800196e:	f002 f82d 	bl	80039cc <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED3);
 8001972:	2001      	movs	r0, #1
 8001974:	f002 f82a 	bl	80039cc <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED5);
 8001978:	2002      	movs	r0, #2
 800197a:	f002 f827 	bl	80039cc <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED6);
 800197e:	2003      	movs	r0, #3
 8001980:	f002 f824 	bl	80039cc <STM_EVAL_LEDInit>
  
  
  RCC_GetClocksFreq(&RCC_Clocks);//test
 8001984:	a802      	add	r0, sp, #8
 8001986:	f003 fd2d 	bl	80053e4 <RCC_GetClocksFreq>
  
  EVAL_AUDIO_Init(OUTPUT_DEVICE_HEADPHONE, 86, I2S_AudioFreq_16k);//init speaker (optional)
  
  USBD_Init(&USB_OTG_dev,      
 800198a:	4c0b      	ldr	r4, [pc, #44]	; (80019b8 <main+0x58>)
  EVAL_AUDIO_Init(OUTPUT_DEVICE_HEADPHONE, 86, I2S_AudioFreq_16k);//init speaker (optional)
 800198c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001990:	2156      	movs	r1, #86	; 0x56
 8001992:	2002      	movs	r0, #2
 8001994:	f002 fcfc 	bl	8004390 <EVAL_AUDIO_Init>
  USBD_Init(&USB_OTG_dev,      
 8001998:	4808      	ldr	r0, [pc, #32]	; (80019bc <main+0x5c>)
 800199a:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <main+0x60>)
 800199c:	4a09      	ldr	r2, [pc, #36]	; (80019c4 <main+0x64>)
 800199e:	9400      	str	r4, [sp, #0]
 80019a0:	2101      	movs	r1, #1
 80019a2:	f002 febf 	bl	8004724 <USBD_Init>
            &USR_desc, 
            &AUDIO_cb, 
            &USR_cb);
  
  
  simple_rec_start();//initialise MIC and start capture data from MIC
 80019a6:	f000 facd 	bl	8001f44 <simple_rec_start>
  
  EVAL_AUDIO_Play((uint16_t*)(&audiodata[0]),MIC_FILTER_RESULT_LENGTH*2*2);//play data to speaker (optional)
 80019aa:	4807      	ldr	r0, [pc, #28]	; (80019c8 <main+0x68>)
 80019ac:	2140      	movs	r1, #64	; 0x40
 80019ae:	f002 fa1b 	bl	8003de8 <EVAL_AUDIO_Play>
  
  while(1)
  {
    asm("nop");
 80019b2:	bf00      	nop
  while(1)
 80019b4:	e7fd      	b.n	80019b2 <main+0x52>
 80019b6:	bf00      	nop
 80019b8:	20000338 	.word	0x20000338
 80019bc:	20000468 	.word	0x20000468
 80019c0:	20000358 	.word	0x20000358
 80019c4:	2000031c 	.word	0x2000031c
 80019c8:	20000a60 	.word	0x20000a60

080019cc <EVAL_AUDIO_TransferComplete_CallBack>:
//speaker CallBack - optional
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t* pBuffer, uint32_t Size)
{
  uint8_t i;
  //called after speaker data TransferComplete
  asm("nop");
 80019cc:	bf00      	nop
#ifdef AUDIO_MAL_MODE_NORMAL
  for (i=0;i<(MIC_FILTER_RESULT_LENGTH*2);i++)
  {
    if (buffer_ready == 1) {
 80019ce:	4b0c      	ldr	r3, [pc, #48]	; (8001a00 <EVAL_AUDIO_TransferComplete_CallBack+0x34>)
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d003      	beq.n	80019de <EVAL_AUDIO_TransferComplete_CallBack+0x12>
    } else { 
	RecBuf0[i>>1];
    }//make pseudo-stereo
  }
  
  EVAL_AUDIO_Play((uint16_t*)(&audiodata[0]),MIC_FILTER_RESULT_LENGTH*2*2);
 80019d6:	480b      	ldr	r0, [pc, #44]	; (8001a04 <EVAL_AUDIO_TransferComplete_CallBack+0x38>)
 80019d8:	2140      	movs	r1, #64	; 0x40
 80019da:	f002 ba05 	b.w	8003de8 <EVAL_AUDIO_Play>
 80019de:	4a0a      	ldr	r2, [pc, #40]	; (8001a08 <EVAL_AUDIO_TransferComplete_CallBack+0x3c>)
 80019e0:	480a      	ldr	r0, [pc, #40]	; (8001a0c <EVAL_AUDIO_TransferComplete_CallBack+0x40>)
    if (buffer_ready == 1) {
 80019e2:	2300      	movs	r3, #0
       audiodata[i] = RecBuf1[i>>1];
 80019e4:	f3c3 0146 	ubfx	r1, r3, #1, #7
  for (i=0;i<(MIC_FILTER_RESULT_LENGTH*2);i++)
 80019e8:	3301      	adds	r3, #1
       audiodata[i] = RecBuf1[i>>1];
 80019ea:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 80019ee:	f822 1f02 	strh.w	r1, [r2, #2]!
  for (i=0;i<(MIC_FILTER_RESULT_LENGTH*2);i++)
 80019f2:	2b20      	cmp	r3, #32
 80019f4:	d1f6      	bne.n	80019e4 <EVAL_AUDIO_TransferComplete_CallBack+0x18>
  EVAL_AUDIO_Play((uint16_t*)(&audiodata[0]),MIC_FILTER_RESULT_LENGTH*2*2);
 80019f6:	4803      	ldr	r0, [pc, #12]	; (8001a04 <EVAL_AUDIO_TransferComplete_CallBack+0x38>)
 80019f8:	2140      	movs	r1, #64	; 0x40
 80019fa:	f002 b9f5 	b.w	8003de8 <EVAL_AUDIO_Play>
 80019fe:	bf00      	nop
 8001a00:	20000354 	.word	0x20000354
 8001a04:	20000a60 	.word	0x20000a60
 8001a08:	20000a5e 	.word	0x20000a5e
 8001a0c:	20000cb8 	.word	0x20000cb8

08001a10 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop

08001a14 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <HardFault_Handler>
 8001a16:	bf00      	nop

08001a18 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001a18:	e7fe      	b.n	8001a18 <MemManage_Handler>
 8001a1a:	bf00      	nop

08001a1c <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001a1c:	e7fe      	b.n	8001a1c <BusFault_Handler>
 8001a1e:	bf00      	nop

08001a20 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <UsageFault_Handler>
 8001a22:	bf00      	nop

08001a24 <SVC_Handler>:
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop

08001a28 <DebugMon_Handler>:
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop

08001a2c <PendSV_Handler>:
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop

08001a30 <SysTick_Handler>:
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop

08001a34 <EXTI0_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
  UserButtonPressed = 0x01;
 8001a34:	4b02      	ldr	r3, [pc, #8]	; (8001a40 <EXTI0_IRQHandler+0xc>)
 8001a36:	2001      	movs	r0, #1
 8001a38:	7018      	strb	r0, [r3, #0]
    /* Clear the EXTI line pending bit */
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 8001a3a:	f003 bb3b 	b.w	80050b4 <EXTI_ClearITPendingBit>
 8001a3e:	bf00      	nop
 8001a40:	20000a5c 	.word	0x20000a5c

08001a44 <OTG_FS_WKUP_IRQHandler>:
  * @brief  This function handles EXTI15_10_IRQ Handler.
  * @param  None
  * @retval None
  */
void OTG_FS_WKUP_IRQHandler(void)
{
 8001a44:	b510      	push	{r4, lr}
  if(USB_OTG_dev.cfg.low_power)
 8001a46:	4c0c      	ldr	r4, [pc, #48]	; (8001a78 <OTG_FS_WKUP_IRQHandler+0x34>)
 8001a48:	7aa3      	ldrb	r3, [r4, #10]
 8001a4a:	b92b      	cbnz	r3, 8001a58 <OTG_FS_WKUP_IRQHandler+0x14>
	/* After wake-up from sleep mode, reconfigure the system clock */
	SystemInit();
    USB_OTG_UngateClock(&USB_OTG_dev);
  }
  EXTI_ClearITPendingBit(EXTI_Line18);
}
 8001a4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  EXTI_ClearITPendingBit(EXTI_Line18);
 8001a50:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001a54:	f003 bb2e 	b.w	80050b4 <EXTI_ClearITPendingBit>
	SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8001a58:	4a08      	ldr	r2, [pc, #32]	; (8001a7c <OTG_FS_WKUP_IRQHandler+0x38>)
 8001a5a:	6913      	ldr	r3, [r2, #16]
 8001a5c:	f023 0306 	bic.w	r3, r3, #6
 8001a60:	6113      	str	r3, [r2, #16]
	SystemInit();
 8001a62:	f000 f813 	bl	8001a8c <SystemInit>
    USB_OTG_UngateClock(&USB_OTG_dev);
 8001a66:	4620      	mov	r0, r4
 8001a68:	f001 f998 	bl	8002d9c <USB_OTG_UngateClock>
}
 8001a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  EXTI_ClearITPendingBit(EXTI_Line18);
 8001a70:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001a74:	f003 bb1e 	b.w	80050b4 <EXTI_ClearITPendingBit>
 8001a78:	20000468 	.word	0x20000468
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <OTG_FS_IRQHandler>:
  * @param  None
  * @retval None
  */
void OTG_FS_IRQHandler(void)
{
  USBD_OTG_ISR_Handler (&USB_OTG_dev);
 8001a80:	4801      	ldr	r0, [pc, #4]	; (8001a88 <OTG_FS_IRQHandler+0x8>)
 8001a82:	f001 bc8b 	b.w	800339c <USBD_OTG_ISR_Handler>
 8001a86:	bf00      	nop
 8001a88:	20000468 	.word	0x20000468

08001a8c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001a8c:	4a3c      	ldr	r2, [pc, #240]	; (8001b80 <SystemInit+0xf4>)

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001a8e:	483d      	ldr	r0, [pc, #244]	; (8001b84 <SystemInit+0xf8>)
  RCC->CR |= (uint32_t)0x00000001;
 8001a90:	6813      	ldr	r3, [r2, #0]
  RCC->CFGR = 0x00000000;
 8001a92:	2100      	movs	r1, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	6013      	str	r3, [r2, #0]
  RCC->CFGR = 0x00000000;
 8001a9a:	6091      	str	r1, [r2, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001a9c:	6813      	ldr	r3, [r2, #0]
 8001a9e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001aa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aa6:	6013      	str	r3, [r2, #0]
  RCC->PLLCFGR = 0x24003010;
 8001aa8:	6050      	str	r0, [r2, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001aaa:	6813      	ldr	r3, [r2, #0]
{
 8001aac:	b082      	sub	sp, #8
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001aae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ab2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ab4:	60d1      	str	r1, [r2, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001ab6:	9100      	str	r1, [sp, #0]
 8001ab8:	9101      	str	r1, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001aba:	6813      	ldr	r3, [r2, #0]
 8001abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	e003      	b.n	8001acc <SystemInit+0x40>
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001ac4:	9b00      	ldr	r3, [sp, #0]
 8001ac6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001aca:	d009      	beq.n	8001ae0 <SystemInit+0x54>
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001acc:	6813      	ldr	r3, [r2, #0]
 8001ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad2:	9301      	str	r3, [sp, #4]
    StartUpCounter++;
 8001ad4:	9b00      	ldr	r3, [sp, #0]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001ada:	9b01      	ldr	r3, [sp, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d0f1      	beq.n	8001ac4 <SystemInit+0x38>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001ae0:	4b27      	ldr	r3, [pc, #156]	; (8001b80 <SystemInit+0xf4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8001ae8:	bf18      	it	ne
 8001aea:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001aec:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001aee:	9b01      	ldr	r3, [sp, #4]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d014      	beq.n	8001b1e <SystemInit+0x92>

/******************************************************************************/
/*                        I2S clock configuration                             */
/******************************************************************************/
  /* PLLI2S clock used as I2S clock source */
  RCC->CFGR &= ~RCC_CFGR_I2SSRC;
 8001af4:	4a22      	ldr	r2, [pc, #136]	; (8001b80 <SystemInit+0xf4>)

  /* Configure PLLI2S */
  RCC->PLLI2SCFGR = (PLLI2S_N << 6) | (PLLI2S_R << 28);
 8001af6:	4924      	ldr	r1, [pc, #144]	; (8001b88 <SystemInit+0xfc>)
  RCC->CFGR &= ~RCC_CFGR_I2SSRC;
 8001af8:	6893      	ldr	r3, [r2, #8]
 8001afa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001afe:	6093      	str	r3, [r2, #8]
  RCC->PLLI2SCFGR = (PLLI2S_N << 6) | (PLLI2S_R << 28);
 8001b00:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84

  /* Enable PLLI2S */
  RCC->CR |= ((uint32_t)RCC_CR_PLLI2SON);
 8001b04:	6813      	ldr	r3, [r2, #0]
 8001b06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b0a:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is ready */
  while((RCC->CR & RCC_CR_PLLI2SRDY) == 0)
 8001b0c:	6813      	ldr	r3, [r2, #0]
 8001b0e:	011b      	lsls	r3, r3, #4
 8001b10:	d5fc      	bpl.n	8001b0c <SystemInit+0x80>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b12:	4b1e      	ldr	r3, [pc, #120]	; (8001b8c <SystemInit+0x100>)
 8001b14:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b18:	609a      	str	r2, [r3, #8]
}
 8001b1a:	b002      	add	sp, #8
 8001b1c:	4770      	bx	lr
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001b1e:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <SystemInit+0xf4>)
    PWR->CR |= PWR_CR_PMODE;  
 8001b20:	491b      	ldr	r1, [pc, #108]	; (8001b90 <SystemInit+0x104>)
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001b22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001b24:	481b      	ldr	r0, [pc, #108]	; (8001b94 <SystemInit+0x108>)
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001b26:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b2a:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001b2c:	680a      	ldr	r2, [r1, #0]
 8001b2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b32:	600a      	str	r2, [r1, #0]
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001b34:	689a      	ldr	r2, [r3, #8]
 8001b36:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001b38:	689a      	ldr	r2, [r3, #8]
 8001b3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b3e:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001b40:	689a      	ldr	r2, [r3, #8]
 8001b42:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8001b46:	609a      	str	r2, [r3, #8]
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001b48:	6058      	str	r0, [r3, #4]
    RCC->CR |= RCC_CR_PLLON;
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001b50:	601a      	str	r2, [r3, #0]
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	0192      	lsls	r2, r2, #6
 8001b56:	d5fc      	bpl.n	8001b52 <SystemInit+0xc6>
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001b58:	4a0f      	ldr	r2, [pc, #60]	; (8001b98 <SystemInit+0x10c>)
 8001b5a:	f240 6105 	movw	r1, #1541	; 0x605
 8001b5e:	6011      	str	r1, [r2, #0]
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001b60:	6899      	ldr	r1, [r3, #8]
 8001b62:	f021 0103 	bic.w	r1, r1, #3
 8001b66:	6099      	str	r1, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001b68:	6899      	ldr	r1, [r3, #8]
 8001b6a:	f041 0102 	orr.w	r1, r1, #2
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001b6e:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001b72:	6099      	str	r1, [r3, #8]
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001b74:	6893      	ldr	r3, [r2, #8]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b08      	cmp	r3, #8
 8001b7c:	d1fa      	bne.n	8001b74 <SystemInit+0xe8>
 8001b7e:	e7b9      	b.n	8001af4 <SystemInit+0x68>
 8001b80:	40023800 	.word	0x40023800
 8001b84:	24003010 	.word	0x24003010
 8001b88:	30004080 	.word	0x30004080
 8001b8c:	e000ed00 	.word	0xe000ed00
 8001b90:	40007000 	.word	0x40007000
 8001b94:	07405408 	.word	0x07405408
 8001b98:	40023c00 	.word	0x40023c00

08001b9c <USB_OTG_BSP_Init>:
* @param  None
* @retval None
*/

void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
 8001b9c:	b530      	push	{r4, r5, lr}
#endif
#endif

 #ifdef USE_USB_OTG_FS

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);  
 8001b9e:	2101      	movs	r1, #1
  
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOA, &GPIO_InitStructure);  
 8001ba0:	4c1f      	ldr	r4, [pc, #124]	; (8001c20 <USB_OTG_BSP_Init+0x84>)
{
 8001ba2:	b083      	sub	sp, #12
  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);  
 8001ba4:	4608      	mov	r0, r1
 8001ba6:	f003 fc65 	bl	8005474 <RCC_AHB1PeriphClockCmd>
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001baa:	f240 3302 	movw	r3, #770	; 0x302
  GPIO_Init(GPIOA, &GPIO_InitStructure);  
 8001bae:	4669      	mov	r1, sp
 8001bb0:	4620      	mov	r0, r4
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001bb2:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001bb6:	e9cd 2300 	strd	r2, r3, [sp]
  GPIO_Init(GPIOA, &GPIO_InitStructure);  
 8001bba:	f003 fa81 	bl	80050c0 <GPIO_Init>
  
//  GPIO_PinAFConfig(GPIOA,GPIO_PinSource8,GPIO_AF_OTG1_FS) ;
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ; 
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	220a      	movs	r2, #10
 8001bc2:	210b      	movs	r1, #11
 8001bc4:	f003 facc 	bl	8005160 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;
 8001bc8:	4620      	mov	r0, r4
 8001bca:	220a      	movs	r2, #10
 8001bcc:	210c      	movs	r1, #12
 8001bce:	f003 fac7 	bl	8005160 <GPIO_PinAFConfig>
  
  /* Configure  VBUS Pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001bd2:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <USB_OTG_BSP_Init+0x88>)
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8001bd4:	f44f 7200 	mov.w	r2, #512	; 0x200
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOA, &GPIO_InitStructure);    
 8001bd8:	4669      	mov	r1, sp
 8001bda:	4620      	mov	r0, r4
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001bdc:	e9cd 2300 	strd	r2, r3, [sp]
  GPIO_Init(GPIOA, &GPIO_InitStructure);    
 8001be0:	f003 fa6e 	bl	80050c0 <GPIO_Init>
  
  /* Configure ID pin */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
 8001be4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;  
 8001be8:	2501      	movs	r5, #1
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_Init(GPIOA, &GPIO_InitStructure);  
 8001bea:	4669      	mov	r1, sp
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
 8001bec:	9300      	str	r3, [sp, #0]
  GPIO_Init(GPIOA, &GPIO_InitStructure);  
 8001bee:	4620      	mov	r0, r4
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001bf0:	f240 1303 	movw	r3, #259	; 0x103
 8001bf4:	f8ad 3005 	strh.w	r3, [sp, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;  
 8001bf8:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);  
 8001bfc:	f003 fa60 	bl	80050c0 <GPIO_Init>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_OTG1_FS) ;   
 8001c00:	220a      	movs	r2, #10
 8001c02:	4611      	mov	r1, r2
 8001c04:	4620      	mov	r0, r4
 8001c06:	f003 faab 	bl	8005160 <GPIO_PinAFConfig>

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001c0a:	4629      	mov	r1, r5
 8001c0c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001c10:	f003 fc54 	bl	80054bc <RCC_APB2PeriphClockCmd>
  RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ; 
 8001c14:	4629      	mov	r1, r5
 8001c16:	2080      	movs	r0, #128	; 0x80
 8001c18:	f003 fc38 	bl	800548c <RCC_AHB2PeriphClockCmd>
  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_OTG_HS, ENABLE) ;  

  #endif // USE_ULPI_PHY

 #endif //USB_OTG_HS
}
 8001c1c:	b003      	add	sp, #12
 8001c1e:	bd30      	pop	{r4, r5, pc}
 8001c20:	40020000 	.word	0x40020000
 8001c24:	00010300 	.word	0x00010300

08001c28 <USB_OTG_BSP_EnableInterrupt>:
*         Enabele USB Global interrupt
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
{
 8001c28:	b500      	push	{lr}
  NVIC_InitTypeDef NVIC_InitStructure; 
  
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8001c2a:	f44f 60c0 	mov.w	r0, #1536	; 0x600
{
 8001c2e:	b083      	sub	sp, #12
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8001c30:	f003 f842 	bl	8004cb8 <NVIC_PriorityGroupConfig>
#ifdef USE_USB_OTG_HS   
  NVIC_InitStructure.NVIC_IRQChannel = OTG_HS_IRQn;
#else
  NVIC_InitStructure.NVIC_IRQChannel = OTG_FS_IRQn;  
 8001c34:	4b03      	ldr	r3, [pc, #12]	; (8001c44 <USB_OTG_BSP_EnableInterrupt+0x1c>)
 8001c36:	9301      	str	r3, [sp, #4]
#endif
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);  
 8001c38:	a801      	add	r0, sp, #4
 8001c3a:	f003 f847 	bl	8004ccc <NVIC_Init>
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);   
#endif
}
 8001c3e:	b003      	add	sp, #12
 8001c40:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c44:	01030143 	.word	0x01030143

08001c48 <USB_OTG_BSP_uDelay>:
    {
      return ;
    }
  }
  while (1);
}
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <USB_OTG_BSP_mDelay>:
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop

08001c50 <USBD_USR_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
  *length = sizeof(USBD_DeviceDesc);
 8001c50:	2312      	movs	r3, #18
  return USBD_DeviceDesc;
}
 8001c52:	4801      	ldr	r0, [pc, #4]	; (8001c58 <USBD_USR_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_DeviceDesc);
 8001c54:	800b      	strh	r3, [r1, #0]
}
 8001c56:	4770      	bx	lr
 8001c58:	20000304 	.word	0x20000304

08001c5c <USBD_USR_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 8001c5c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8001c5e:	4801      	ldr	r0, [pc, #4]	; (8001c64 <USBD_USR_LangIDStrDescriptor+0x8>)
  *length =  sizeof(USBD_LangIDDesc);  
 8001c60:	800b      	strh	r3, [r1, #0]
}
 8001c62:	4770      	bx	lr
 8001c64:	20000318 	.word	0x20000318

08001c68 <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 8001c68:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8001c6a:	4c04      	ldr	r4, [pc, #16]	; (8001c7c <USBD_USR_ManufacturerStrDescriptor+0x14>)
 8001c6c:	4804      	ldr	r0, [pc, #16]	; (8001c80 <USBD_USR_ManufacturerStrDescriptor+0x18>)
{
 8001c6e:	460a      	mov	r2, r1
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8001c70:	4621      	mov	r1, r4
 8001c72:	f002 fff7 	bl	8004c64 <USBD_GetString>
  return USBD_StrDesc;
}
 8001c76:	4620      	mov	r0, r4
 8001c78:	bd10      	pop	{r4, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000d84 	.word	0x20000d84
 8001c80:	080056d8 	.word	0x080056d8

08001c84 <USBD_USR_ProductStrDescriptor>:
{
 8001c84:	460a      	mov	r2, r1
 8001c86:	b508      	push	{r3, lr}
    USBD_GetString (USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 8001c88:	4905      	ldr	r1, [pc, #20]	; (8001ca0 <USBD_USR_ProductStrDescriptor+0x1c>)
  if(speed == 0)
 8001c8a:	b920      	cbnz	r0, 8001c96 <USBD_USR_ProductStrDescriptor+0x12>
    USBD_GetString (USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 8001c8c:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <USBD_USR_ProductStrDescriptor+0x20>)
 8001c8e:	f002 ffe9 	bl	8004c64 <USBD_GetString>
}
 8001c92:	4803      	ldr	r0, [pc, #12]	; (8001ca0 <USBD_USR_ProductStrDescriptor+0x1c>)
 8001c94:	bd08      	pop	{r3, pc}
    USBD_GetString (USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 8001c96:	4804      	ldr	r0, [pc, #16]	; (8001ca8 <USBD_USR_ProductStrDescriptor+0x24>)
 8001c98:	f002 ffe4 	bl	8004c64 <USBD_GetString>
}
 8001c9c:	4800      	ldr	r0, [pc, #0]	; (8001ca0 <USBD_USR_ProductStrDescriptor+0x1c>)
 8001c9e:	bd08      	pop	{r3, pc}
 8001ca0:	20000d84 	.word	0x20000d84
 8001ca4:	080056e0 	.word	0x080056e0
 8001ca8:	080056d8 	.word	0x080056d8

08001cac <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 8001cac:	460a      	mov	r2, r1
 8001cae:	b508      	push	{r3, lr}
  if(speed  == USB_OTG_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_HS_STRING, USBD_StrDesc, length);
 8001cb0:	4905      	ldr	r1, [pc, #20]	; (8001cc8 <USBD_USR_SerialStrDescriptor+0x1c>)
  if(speed  == USB_OTG_SPEED_HIGH)
 8001cb2:	b920      	cbnz	r0, 8001cbe <USBD_USR_SerialStrDescriptor+0x12>
    USBD_GetString (USBD_SERIALNUMBER_HS_STRING, USBD_StrDesc, length);
 8001cb4:	4805      	ldr	r0, [pc, #20]	; (8001ccc <USBD_USR_SerialStrDescriptor+0x20>)
 8001cb6:	f002 ffd5 	bl	8004c64 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_FS_STRING, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8001cba:	4803      	ldr	r0, [pc, #12]	; (8001cc8 <USBD_USR_SerialStrDescriptor+0x1c>)
 8001cbc:	bd08      	pop	{r3, pc}
    USBD_GetString (USBD_SERIALNUMBER_FS_STRING, USBD_StrDesc, length);    
 8001cbe:	4804      	ldr	r0, [pc, #16]	; (8001cd0 <USBD_USR_SerialStrDescriptor+0x24>)
 8001cc0:	f002 ffd0 	bl	8004c64 <USBD_GetString>
}
 8001cc4:	4800      	ldr	r0, [pc, #0]	; (8001cc8 <USBD_USR_SerialStrDescriptor+0x1c>)
 8001cc6:	bd08      	pop	{r3, pc}
 8001cc8:	20000d84 	.word	0x20000d84
 8001ccc:	08005704 	.word	0x08005704
 8001cd0:	08005714 	.word	0x08005714

08001cd4 <USBD_USR_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
 8001cd4:	b510      	push	{r4, lr}
  if(speed  == USB_OTG_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 8001cd6:	4c04      	ldr	r4, [pc, #16]	; (8001ce8 <USBD_USR_ConfigStrDescriptor+0x14>)
 8001cd8:	4804      	ldr	r0, [pc, #16]	; (8001cec <USBD_USR_ConfigStrDescriptor+0x18>)
{
 8001cda:	460a      	mov	r2, r1
    USBD_GetString (USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 8001cdc:	4621      	mov	r1, r4
 8001cde:	f002 ffc1 	bl	8004c64 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	bd10      	pop	{r4, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20000d84 	.word	0x20000d84
 8001cec:	08005724 	.word	0x08005724

08001cf0 <USBD_USR_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
 8001cf0:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 8001cf2:	4c04      	ldr	r4, [pc, #16]	; (8001d04 <USBD_USR_InterfaceStrDescriptor+0x14>)
 8001cf4:	4804      	ldr	r0, [pc, #16]	; (8001d08 <USBD_USR_InterfaceStrDescriptor+0x18>)
{
 8001cf6:	460a      	mov	r2, r1
    USBD_GetString (USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 8001cf8:	4621      	mov	r1, r4
 8001cfa:	f002 ffb3 	bl	8004c64 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8001cfe:	4620      	mov	r0, r4
 8001d00:	bd10      	pop	{r4, pc}
 8001d02:	bf00      	nop
 8001d04:	20000d84 	.word	0x20000d84
 8001d08:	08005734 	.word	0x08005734

08001d0c <USBD_USR_Init>:
* @retval None
*/
void USBD_USR_Init(void)
{  
  
}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop

08001d10 <USBD_USR_DeviceReset>:
* @retval None
*/
void USBD_USR_DeviceReset(uint8_t speed )
{

}
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop

08001d14 <USBD_USR_DeviceDisconnected>:
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop

08001d18 <USBD_USR_DeviceConfigured>:
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop

08001d1c <USBD_USR_DeviceSuspended>:
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop

08001d20 <USBD_USR_DeviceResumed>:
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop

08001d24 <USBD_USR_DeviceConnected>:
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop

08001d28 <WaveRecorderInit.part.0>:
    return 0;
  }
  else
  {
    /* Enable CRC module */
    RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
 8001d28:	4955      	ldr	r1, [pc, #340]	; (8001e80 <WaveRecorderInit.part.0+0x158>)
    
    /* Filter LP & HP Init */
    Filter.LP_HZ = 8000.0;
 8001d2a:	4b56      	ldr	r3, [pc, #344]	; (8001e84 <WaveRecorderInit.part.0+0x15c>)
    RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
 8001d2c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
uint32_t WaveRecorderInit(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
 8001d2e:	b5f0      	push	{r4, r5, r6, r7, lr}
    RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
 8001d30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001d34:	630a      	str	r2, [r1, #48]	; 0x30
    Filter.HP_HZ = 200.0;
 8001d36:	4a54      	ldr	r2, [pc, #336]	; (8001e88 <WaveRecorderInit.part.0+0x160>)
 8001d38:	609a      	str	r2, [r3, #8]

    Filter.Fs = 16000;
    Filter.Out_MicChannels = 1;
    Filter.In_MicChannels = 1;
 8001d3a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
uint32_t WaveRecorderInit(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
 8001d3e:	b093      	sub	sp, #76	; 0x4c
    Filter.In_MicChannels = 1;
 8001d40:	60da      	str	r2, [r3, #12]
    Filter.Fs = 16000;
 8001d42:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
    Filter.LP_HZ = 8000.0;
 8001d46:	4d51      	ldr	r5, [pc, #324]	; (8001e8c <WaveRecorderInit.part.0+0x164>)
    Filter.Fs = 16000;
 8001d48:	8019      	strh	r1, [r3, #0]
uint32_t WaveRecorderInit(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
 8001d4a:	4604      	mov	r4, r0
    
    PDM_Filter_Init((PDMFilter_InitStruct *)&Filter);
 8001d4c:	4618      	mov	r0, r3
    Filter.LP_HZ = 8000.0;
 8001d4e:	605d      	str	r5, [r3, #4]
    PDM_Filter_Init((PDMFilter_InitStruct *)&Filter);
 8001d50:	f7fe fa1a 	bl	8000188 <PDM_Filter_Init>
    
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8001d54:	f44f 7040 	mov.w	r0, #768	; 0x300
 8001d58:	f002 ffae 	bl	8004cb8 <NVIC_PriorityGroupConfig>
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;

  /* SPI SCK pin configuration */
  GPIO_InitStructure.GPIO_Pin = SPI_SCK_PIN;
  GPIO_Init(SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 8001d5c:	4f4c      	ldr	r7, [pc, #304]	; (8001e90 <WaveRecorderInit.part.0+0x168>)
  /* Connect SPI pins to AF5 */  
  GPIO_PinAFConfig(SPI_SCK_GPIO_PORT, SPI_SCK_SOURCE, SPI_SCK_AF);
  
  /* SPI MOSI pin configuration */
  GPIO_InitStructure.GPIO_Pin =  SPI_MOSI_PIN;
  GPIO_Init(SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8001d5e:	4d4d      	ldr	r5, [pc, #308]	; (8001e94 <WaveRecorderInit.part.0+0x16c>)
  RCC_AHB1PeriphClockCmd(SPI_SCK_GPIO_CLK | SPI_MOSI_GPIO_CLK, ENABLE);
 8001d60:	2101      	movs	r1, #1
 8001d62:	2006      	movs	r0, #6
 8001d64:	f003 fb86 	bl	8005474 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(SPI_SCK_GPIO_CLK | SPI_MOSI_GPIO_CLK, ENABLE);
 8001d68:	2101      	movs	r1, #1
 8001d6a:	2006      	movs	r0, #6
 8001d6c:	f003 fb82 	bl	8005474 <RCC_AHB1PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin = SPI_SCK_PIN;
 8001d70:	f44f 6680 	mov.w	r6, #1024	; 0x400
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001d74:	f240 2302 	movw	r3, #514	; 0x202
  GPIO_Init(SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 8001d78:	a902      	add	r1, sp, #8
 8001d7a:	4638      	mov	r0, r7
  GPIO_InitStructure.GPIO_Pin = SPI_SCK_PIN;
 8001d7c:	e9cd 6302 	strd	r6, r3, [sp, #8]
  GPIO_Init(SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 8001d80:	f003 f99e 	bl	80050c0 <GPIO_Init>
  GPIO_PinAFConfig(SPI_SCK_GPIO_PORT, SPI_SCK_SOURCE, SPI_SCK_AF);
 8001d84:	4638      	mov	r0, r7
 8001d86:	2205      	movs	r2, #5
  GPIO_InitStructure.GPIO_Pin =  SPI_MOSI_PIN;
 8001d88:	2708      	movs	r7, #8
  GPIO_PinAFConfig(SPI_SCK_GPIO_PORT, SPI_SCK_SOURCE, SPI_SCK_AF);
 8001d8a:	210a      	movs	r1, #10
 8001d8c:	f003 f9e8 	bl	8005160 <GPIO_PinAFConfig>
  GPIO_Init(SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8001d90:	eb0d 0107 	add.w	r1, sp, r7
 8001d94:	4628      	mov	r0, r5
  GPIO_InitStructure.GPIO_Pin =  SPI_MOSI_PIN;
 8001d96:	9702      	str	r7, [sp, #8]
  GPIO_Init(SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8001d98:	f003 f992 	bl	80050c0 <GPIO_Init>
  GPIO_PinAFConfig(SPI_MOSI_GPIO_PORT, SPI_MOSI_SOURCE, SPI_MOSI_AF);
 8001d9c:	2205      	movs	r2, #5
 8001d9e:	4628      	mov	r0, r5
 8001da0:	2103      	movs	r1, #3
 8001da2:	f003 f9dd 	bl	8005160 <GPIO_PinAFConfig>

  /* Enable the SPI clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2,ENABLE);
  
  /* SPI configuration */
  SPI_I2S_DeInit(SPI2);
 8001da6:	f5a5 35e8 	sub.w	r5, r5, #118784	; 0x1d000
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2,ENABLE);
 8001daa:	2101      	movs	r1, #1
 8001dac:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001db0:	f003 fb78 	bl	80054a4 <RCC_APB1PeriphClockCmd>
  I2S_InitStructure.I2S_AudioFreq = Freq/2;//i2s two channel mode
 8001db4:	0864      	lsrs	r4, r4, #1
  SPI_I2S_DeInit(SPI2);
 8001db6:	4628      	mov	r0, r5
 8001db8:	f003 fba4 	bl	8005504 <SPI_I2S_DeInit>
  I2S_InitStructure.I2S_Standard = I2S_Standard_LSB;
  I2S_InitStructure.I2S_DataFormat = I2S_DataFormat_16b;
  I2S_InitStructure.I2S_CPOL = I2S_CPOL_High;
  I2S_InitStructure.I2S_Mode = I2S_Mode_MasterRx;
 8001dbc:	4b36      	ldr	r3, [pc, #216]	; (8001e98 <WaveRecorderInit.part.0+0x170>)
  I2S_InitStructure.I2S_AudioFreq = Freq/2;//i2s two channel mode
 8001dbe:	9404      	str	r4, [sp, #16]
  I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  /* Initialize the I2S peripheral with the structure above */
  I2S_Init(SPI2, &I2S_InitStructure);
 8001dc0:	eb0d 0107 	add.w	r1, sp, r7
  I2S_InitStructure.I2S_Mode = I2S_Mode_MasterRx;
 8001dc4:	2400      	movs	r4, #0
  I2S_Init(SPI2, &I2S_InitStructure);
 8001dc6:	4628      	mov	r0, r5
  I2S_InitStructure.I2S_Mode = I2S_Mode_MasterRx;
 8001dc8:	9302      	str	r3, [sp, #8]
  I2S_InitStructure.I2S_CPOL = I2S_CPOL_High;
 8001dca:	f8ad 7014 	strh.w	r7, [sp, #20]
  I2S_InitStructure.I2S_Mode = I2S_Mode_MasterRx;
 8001dce:	9403      	str	r4, [sp, #12]
  I2S_Init(SPI2, &I2S_InitStructure);
 8001dd0:	f003 fbce 	bl	8005570 <I2S_Init>

  SPI_I2S_DMACmd(SPI2, SPI_I2S_DMAReq_Rx, ENABLE);//enable DMA
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	4611      	mov	r1, r2
 8001dd8:	4628      	mov	r0, r5
  DMA_Cmd(DMA1_Stream3, DISABLE);//stream3 - spi2_rx
 8001dda:	f505 350a 	add.w	r5, r5, #141312	; 0x22800
  SPI_I2S_DMACmd(SPI2, SPI_I2S_DMAReq_Rx, ENABLE);//enable DMA
 8001dde:	f003 fc45 	bl	800566c <SPI_I2S_DMACmd>
  DMA_Cmd(DMA1_Stream3, DISABLE);//stream3 - spi2_rx
 8001de2:	3558      	adds	r5, #88	; 0x58
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 8001de4:	2101      	movs	r1, #1
 8001de6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001dea:	f003 fb43 	bl	8005474 <RCC_AHB1PeriphClockCmd>
  DMA_Cmd(DMA1_Stream3, DISABLE);//stream3 - spi2_rx
 8001dee:	4621      	mov	r1, r4
 8001df0:	4628      	mov	r0, r5
 8001df2:	f003 f8a3 	bl	8004f3c <DMA_Cmd>
  DMA_DeInit(DMA1_Stream3);
 8001df6:	4628      	mov	r0, r5
 8001df8:	f002 ffdc 	bl	8004db4 <DMA_DeInit>
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;//16bit
 8001dfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e00:	9309      	str	r3, [sp, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;//<<<<<<<<<<<<
 8001e02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e0a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8001e0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001e12:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
  DMA_InitStructure.DMA_Channel = DMA_Channel_0; //spi2_rx
 8001e16:	a318      	add	r3, pc, #96	; (adr r3, 8001e78 <WaveRecorderInit.part.0+0x150>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Mic_DMA_PDM_Buffer0;
 8001e20:	4b1e      	ldr	r3, [pc, #120]	; (8001e9c <WaveRecorderInit.part.0+0x174>)
 8001e22:	9304      	str	r3, [sp, #16]
  DMA_Init(DMA1_Stream3, &DMA_InitStructure);
 8001e24:	eb0d 0107 	add.w	r1, sp, r7
  DMA_InitStructure.DMA_BufferSize = (uint32_t)INTERNAL_BUFF_SIZE;
 8001e28:	2340      	movs	r3, #64	; 0x40
  DMA_Init(DMA1_Stream3, &DMA_InitStructure);
 8001e2a:	4628      	mov	r0, r5
  DMA_InitStructure.DMA_BufferSize = (uint32_t)INTERNAL_BUFF_SIZE;
 8001e2c:	9306      	str	r3, [sp, #24]
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001e2e:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001e32:	9608      	str	r6, [sp, #32]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8001e34:	9405      	str	r4, [sp, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001e36:	9407      	str	r4, [sp, #28]
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001e38:	9410      	str	r4, [sp, #64]	; 0x40
  DMA_Init(DMA1_Stream3, &DMA_InitStructure);
 8001e3a:	f003 f851 	bl	8004ee0 <DMA_Init>
  DMA_DoubleBufferModeConfig(DMA1_Stream3, (uint32_t)&Mic_DMA_PDM_Buffer1, DMA_Memory_0);//0 buffer is the first
 8001e3e:	4622      	mov	r2, r4
 8001e40:	4628      	mov	r0, r5
 8001e42:	4917      	ldr	r1, [pc, #92]	; (8001ea0 <WaveRecorderInit.part.0+0x178>)
 8001e44:	f003 f884 	bl	8004f50 <DMA_DoubleBufferModeConfig>
  DMA_ITConfig(DMA1_Stream3, DMA_IT_TC, ENABLE);
 8001e48:	2201      	movs	r2, #1
 8001e4a:	4628      	mov	r0, r5
 8001e4c:	2110      	movs	r1, #16
 8001e4e:	f003 f8cf 	bl	8004ff0 <DMA_ITConfig>
  DMA_DoubleBufferModeCmd(DMA1_Stream3, ENABLE);
 8001e52:	2101      	movs	r1, #1
 8001e54:	4628      	mov	r0, r5
 8001e56:	f003 f887 	bl	8004f68 <DMA_DoubleBufferModeCmd>
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Stream3_IRQn;
 8001e5a:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <WaveRecorderInit.part.0+0x17c>)
 8001e5c:	9301      	str	r3, [sp, #4]
  NVIC_Init(&NVIC_InitStructure);
 8001e5e:	a801      	add	r0, sp, #4
 8001e60:	f002 ff34 	bl	8004ccc <NVIC_Init>
  DMA_Cmd(DMA1_Stream3, ENABLE);
 8001e64:	2101      	movs	r1, #1
 8001e66:	4628      	mov	r0, r5
 8001e68:	f003 f868 	bl	8004f3c <DMA_Cmd>
    AudioRecInited = 1;
 8001e6c:	4b0e      	ldr	r3, [pc, #56]	; (8001ea8 <WaveRecorderInit.part.0+0x180>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	601a      	str	r2, [r3, #0]
}
 8001e72:	b013      	add	sp, #76	; 0x4c
 8001e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e76:	bf00      	nop
 8001e78:	00000000 	.word	0x00000000
 8001e7c:	4000380c 	.word	0x4000380c
 8001e80:	40023800 	.word	0x40023800
 8001e84:	20000ae4 	.word	0x20000ae4
 8001e88:	43480000 	.word	0x43480000
 8001e8c:	45fa0000 	.word	0x45fa0000
 8001e90:	40020400 	.word	0x40020400
 8001e94:	40020800 	.word	0x40020800
 8001e98:	00200300 	.word	0x00200300
 8001e9c:	20000b18 	.word	0x20000b18
 8001ea0:	20000b98 	.word	0x20000b98
 8001ea4:	010a0a0e 	.word	0x010a0a0e
 8001ea8:	20000ae0 	.word	0x20000ae0

08001eac <DMA1_Stream3_IRQHandler>:
{
 8001eac:	b510      	push	{r4, lr}
  STM_EVAL_LEDOn(LED3);
 8001eae:	2001      	movs	r0, #1
 8001eb0:	f001 fdac 	bl	8003a0c <STM_EVAL_LEDOn>
  if (DMA_GetFlagStatus(DMA1_Stream3, DMA_FLAG_TCIF3) != RESET)
 8001eb4:	481a      	ldr	r0, [pc, #104]	; (8001f20 <DMA1_Stream3_IRQHandler+0x74>)
 8001eb6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
 8001eba:	f003 f863 	bl	8004f84 <DMA_GetFlagStatus>
 8001ebe:	b920      	cbnz	r0, 8001eca <DMA1_Stream3_IRQHandler+0x1e>
}
 8001ec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  STM_EVAL_LEDOff(LED3);
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	f001 bdad 	b.w	8003a24 <STM_EVAL_LEDOff>
    DMA_ClearFlag(DMA1_Stream3, DMA_FLAG_TCIF3);
 8001eca:	4815      	ldr	r0, [pc, #84]	; (8001f20 <DMA1_Stream3_IRQHandler+0x74>)
      tmp_buf_number = 0;
 8001ecc:	4c15      	ldr	r4, [pc, #84]	; (8001f24 <DMA1_Stream3_IRQHandler+0x78>)
    DMA_ClearFlag(DMA1_Stream3, DMA_FLAG_TCIF3);
 8001ece:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
 8001ed2:	f003 f873 	bl	8004fbc <DMA_ClearFlag>
    if ((DMA1_Stream3->CR & DMA_SxCR_CT) == 0)//get number of current buffer
 8001ed6:	4b14      	ldr	r3, [pc, #80]	; (8001f28 <DMA1_Stream3_IRQHandler+0x7c>)
      tmp_buf_number = 0;
 8001ed8:	4814      	ldr	r0, [pc, #80]	; (8001f2c <DMA1_Stream3_IRQHandler+0x80>)
    if ((DMA1_Stream3->CR & DMA_SxCR_CT) == 0)//get number of current buffer
 8001eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001edc:	4a14      	ldr	r2, [pc, #80]	; (8001f30 <DMA1_Stream3_IRQHandler+0x84>)
      tmp_buf_number = 0;
 8001ede:	4915      	ldr	r1, [pc, #84]	; (8001f34 <DMA1_Stream3_IRQHandler+0x88>)
    if ((DMA1_Stream3->CR & DMA_SxCR_CT) == 0)//get number of current buffer
 8001ee0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
      tmp_buf_number = 0;
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	4b14      	ldr	r3, [pc, #80]	; (8001f38 <DMA1_Stream3_IRQHandler+0x8c>)
 8001ee8:	bf17      	itett	ne
 8001eea:	4620      	movne	r0, r4
 8001eec:	2401      	moveq	r4, #1
 8001eee:	2400      	movne	r4, #0
 8001ef0:	4619      	movne	r1, r3
    for (i=0;i<INTERNAL_BUFF_SIZE;i++){Mic_PDM_Buffer[i] = HTONS(write_buf[i]);}//swap bytes for filter
 8001ef2:	3802      	subs	r0, #2
 8001ef4:	f102 0c80 	add.w	ip, r2, #128	; 0x80
 8001ef8:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8001efc:	ba5b      	rev16	r3, r3
 8001efe:	f822 3b02 	strh.w	r3, [r2], #2
 8001f02:	4594      	cmp	ip, r2
 8001f04:	d1f8      	bne.n	8001ef8 <DMA1_Stream3_IRQHandler+0x4c>
    PDM_Filter_64_LSB((uint8_t *)Mic_PDM_Buffer, decode_buf, MicGain , (PDMFilter_InitStruct *)&Filter);//filter RAW data
 8001f06:	4b0d      	ldr	r3, [pc, #52]	; (8001f3c <DMA1_Stream3_IRQHandler+0x90>)
 8001f08:	4809      	ldr	r0, [pc, #36]	; (8001f30 <DMA1_Stream3_IRQHandler+0x84>)
 8001f0a:	221e      	movs	r2, #30
 8001f0c:	f7fe f9b6 	bl	800027c <PDM_Filter_64_LSB>
    buffer_ready = tmp_buf_number;
 8001f10:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <DMA1_Stream3_IRQHandler+0x94>)
 8001f12:	701c      	strb	r4, [r3, #0]
}
 8001f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  STM_EVAL_LEDOff(LED3);
 8001f18:	2001      	movs	r0, #1
 8001f1a:	f001 bd83 	b.w	8003a24 <STM_EVAL_LEDOff>
 8001f1e:	bf00      	nop
 8001f20:	40026058 	.word	0x40026058
 8001f24:	20000b18 	.word	0x20000b18
 8001f28:	40026000 	.word	0x40026000
 8001f2c:	20000b98 	.word	0x20000b98
 8001f30:	20000c18 	.word	0x20000c18
 8001f34:	20000cb8 	.word	0x20000cb8
 8001f38:	20000c98 	.word	0x20000c98
 8001f3c:	20000ae4 	.word	0x20000ae4
 8001f40:	20000354 	.word	0x20000354

08001f44 <simple_rec_start>:
{
 8001f44:	b510      	push	{r4, lr}
  if (AudioRecInited)
 8001f46:	4c08      	ldr	r4, [pc, #32]	; (8001f68 <simple_rec_start+0x24>)
 8001f48:	6823      	ldr	r3, [r4, #0]
 8001f4a:	b12b      	cbz	r3, 8001f58 <simple_rec_start+0x14>
}
 8001f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    I2S_Cmd(SPI2, ENABLE); 
 8001f50:	4806      	ldr	r0, [pc, #24]	; (8001f6c <simple_rec_start+0x28>)
 8001f52:	2101      	movs	r1, #1
 8001f54:	f003 bb7a 	b.w	800564c <I2S_Cmd>
 8001f58:	f44f 407a 	mov.w	r0, #64000	; 0xfa00
 8001f5c:	f7ff fee4 	bl	8001d28 <WaveRecorderInit.part.0>
  if (AudioRecInited)
 8001f60:	6823      	ldr	r3, [r4, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d1f2      	bne.n	8001f4c <simple_rec_start+0x8>
}
 8001f66:	bd10      	pop	{r4, pc}
 8001f68:	20000ae0 	.word	0x20000ae0
 8001f6c:	40003800 	.word	0x40003800

08001f70 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 8001f70:	b430      	push	{r4, r5}
  USB_OTG_STS status = USB_OTG_OK;
  if (pdev->cfg.dma_enable == 0)
 8001f72:	78c4      	ldrb	r4, [r0, #3]
 8001f74:	b96c      	cbnz	r4, 8001f92 <USB_OTG_WritePacket+0x22>
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
 8001f76:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    count32b =  (len + 3) / 4;
 8001f7a:	1cda      	adds	r2, r3, #3
    for (i = 0; i < count32b; i++, src+=4)
 8001f7c:	1092      	asrs	r2, r2, #2
    fifo = pdev->regs.DFIFO[ch_ep_num];
 8001f7e:	f8d0 50d0 	ldr.w	r5, [r0, #208]	; 0xd0
    for (i = 0; i < count32b; i++, src+=4)
 8001f82:	d006      	beq.n	8001f92 <USB_OTG_WritePacket+0x22>
 8001f84:	4623      	mov	r3, r4
 8001f86:	3301      	adds	r3, #1
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 8001f88:	f851 0b04 	ldr.w	r0, [r1], #4
 8001f8c:	6028      	str	r0, [r5, #0]
    for (i = 0; i < count32b; i++, src+=4)
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d1f9      	bne.n	8001f86 <USB_OTG_WritePacket+0x16>
    }
  }
  return status;
}
 8001f92:	2000      	movs	r0, #0
 8001f94:	bc30      	pop	{r4, r5}
 8001f96:	4770      	bx	lr

08001f98 <USB_OTG_ReadPacket>:
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
 8001f98:	3203      	adds	r2, #3
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8001f9a:	ea5f 0ca2 	movs.w	ip, r2, asr #2
{
 8001f9e:	b430      	push	{r4, r5}
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 8001fa0:	f8d0 50d0 	ldr.w	r5, [r0, #208]	; 0xd0
  for ( i = 0; i < count32b; i++, dest += 4 )
 8001fa4:	d00b      	beq.n	8001fbe <USB_OTG_ReadPacket+0x26>
 8001fa6:	460a      	mov	r2, r1
 8001fa8:	2300      	movs	r3, #0
 8001faa:	3301      	adds	r3, #1
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 8001fac:	682c      	ldr	r4, [r5, #0]
 8001fae:	f842 4b04 	str.w	r4, [r2], #4
  for ( i = 0; i < count32b; i++, dest += 4 )
 8001fb2:	459c      	cmp	ip, r3
 8001fb4:	d1f9      	bne.n	8001faa <USB_OTG_ReadPacket+0x12>
 8001fb6:	eb01 008c 	add.w	r0, r1, ip, lsl #2
    
  }
  return ((void *)dest);
}
 8001fba:	bc30      	pop	{r4, r5}
 8001fbc:	4770      	bx	lr
  for ( i = 0; i < count32b; i++, dest += 4 )
 8001fbe:	4608      	mov	r0, r1
}
 8001fc0:	bc30      	pop	{r4, r5}
 8001fc2:	4770      	bx	lr

08001fc4 <USB_OTG_SelectCore>:
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8001fc4:	2201      	movs	r2, #1
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 8001fc6:	2340      	movs	r3, #64	; 0x40
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 8001fc8:	4291      	cmp	r1, r2
{
 8001fca:	b4f0      	push	{r4, r5, r6, r7}
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8001fcc:	8042      	strh	r2, [r0, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 8001fce:	8083      	strh	r3, [r0, #4]
  if (coreID == USB_OTG_FS_CORE_ID)
 8001fd0:	f000 815f 	beq.w	8002292 <USB_OTG_SelectCore+0x2ce>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 8001fd4:	2900      	cmp	r1, #0
 8001fd6:	f040 8144 	bne.w	8002262 <USB_OTG_SelectCore+0x29e>
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
    pdev->cfg.host_channels    = 12 ;
    pdev->cfg.dev_endpoints    = 6 ;
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 8001fda:	4cbc      	ldr	r4, [pc, #752]	; (80022cc <USB_OTG_SelectCore+0x308>)
 8001fdc:	4ebc      	ldr	r6, [pc, #752]	; (80022d0 <USB_OTG_SelectCore+0x30c>)
 8001fde:	4fbd      	ldr	r7, [pc, #756]	; (80022d4 <USB_OTG_SelectCore+0x310>)
 8001fe0:	4dbd      	ldr	r5, [pc, #756]	; (80022d8 <USB_OTG_SelectCore+0x314>)
 8001fe2:	f8df c304 	ldr.w	ip, [pc, #772]	; 80022e8 <USB_OTG_SelectCore+0x324>
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 8001fe6:	72c1      	strb	r1, [r0, #11]
    pdev->cfg.host_channels    = 12 ;
 8001fe8:	f240 620c 	movw	r2, #1548	; 0x60c
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 8001fec:	f44f 63a0 	mov.w	r3, #1280	; 0x500
    pdev->cfg.host_channels    = 12 ;
 8001ff0:	8002      	strh	r2, [r0, #0]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 8001ff2:	80c3      	strh	r3, [r0, #6]
 8001ff4:	2106      	movs	r1, #6
 8001ff6:	220c      	movs	r2, #12
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 8001ff8:	4623      	mov	r3, r4
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 8001ffa:	e9c0 4c03 	strd	r4, ip, [r0, #12]
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 8001ffe:	f503 6410 	add.w	r4, r3, #2304	; 0x900
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 8002002:	6184      	str	r4, [r0, #24]
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002004:	f503 6430 	add.w	r4, r3, #2816	; 0xb00
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002008:	6544      	str	r4, [r0, #84]	; 0x54
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800200a:	f503 6412 	add.w	r4, r3, #2336	; 0x920
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800200e:	61c4      	str	r4, [r0, #28]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002010:	2902      	cmp	r1, #2
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002012:	f503 6432 	add.w	r4, r3, #2848	; 0xb20
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002016:	6584      	str	r4, [r0, #88]	; 0x58
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002018:	d069      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800201a:	f503 6414 	add.w	r4, r3, #2368	; 0x940
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800201e:	6204      	str	r4, [r0, #32]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002020:	2903      	cmp	r1, #3
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002022:	f503 6434 	add.w	r4, r3, #2880	; 0xb40
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002026:	65c4      	str	r4, [r0, #92]	; 0x5c
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002028:	d061      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800202a:	f503 6416 	add.w	r4, r3, #2400	; 0x960
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800202e:	6244      	str	r4, [r0, #36]	; 0x24
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002030:	2904      	cmp	r1, #4
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002032:	f503 6436 	add.w	r4, r3, #2912	; 0xb60
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002036:	6604      	str	r4, [r0, #96]	; 0x60
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002038:	d059      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800203a:	f503 6418 	add.w	r4, r3, #2432	; 0x980
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800203e:	6284      	str	r4, [r0, #40]	; 0x28
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002040:	2905      	cmp	r1, #5
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002042:	f503 6438 	add.w	r4, r3, #2944	; 0xb80
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002046:	6644      	str	r4, [r0, #100]	; 0x64
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002048:	d051      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800204a:	f503 641a 	add.w	r4, r3, #2464	; 0x9a0
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800204e:	62c4      	str	r4, [r0, #44]	; 0x2c
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002050:	2906      	cmp	r1, #6
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002052:	f503 643a 	add.w	r4, r3, #2976	; 0xba0
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002056:	6684      	str	r4, [r0, #104]	; 0x68
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002058:	d049      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800205a:	f503 641c 	add.w	r4, r3, #2496	; 0x9c0
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800205e:	6304      	str	r4, [r0, #48]	; 0x30
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002060:	2907      	cmp	r1, #7
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002062:	f503 643c 	add.w	r4, r3, #3008	; 0xbc0
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002066:	66c4      	str	r4, [r0, #108]	; 0x6c
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002068:	d041      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800206a:	f503 641e 	add.w	r4, r3, #2528	; 0x9e0
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800206e:	6344      	str	r4, [r0, #52]	; 0x34
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002070:	2908      	cmp	r1, #8
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002072:	f503 643e 	add.w	r4, r3, #3040	; 0xbe0
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002076:	6704      	str	r4, [r0, #112]	; 0x70
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002078:	d039      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800207a:	f503 6420 	add.w	r4, r3, #2560	; 0xa00
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800207e:	6384      	str	r4, [r0, #56]	; 0x38
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002080:	2909      	cmp	r1, #9
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002082:	f503 6440 	add.w	r4, r3, #3072	; 0xc00
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002086:	6744      	str	r4, [r0, #116]	; 0x74
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002088:	d031      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800208a:	f503 6422 	add.w	r4, r3, #2592	; 0xa20
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800208e:	63c4      	str	r4, [r0, #60]	; 0x3c
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002090:	290a      	cmp	r1, #10
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002092:	f503 6442 	add.w	r4, r3, #3104	; 0xc20
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002096:	6784      	str	r4, [r0, #120]	; 0x78
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002098:	d029      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800209a:	f503 6424 	add.w	r4, r3, #2624	; 0xa40
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800209e:	6404      	str	r4, [r0, #64]	; 0x40
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80020a0:	290b      	cmp	r1, #11
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 80020a2:	f503 6444 	add.w	r4, r3, #3136	; 0xc40
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 80020a6:	67c4      	str	r4, [r0, #124]	; 0x7c
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80020a8:	d021      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 80020aa:	f503 6426 	add.w	r4, r3, #2656	; 0xa60
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 80020ae:	6444      	str	r4, [r0, #68]	; 0x44
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80020b0:	290c      	cmp	r1, #12
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 80020b2:	f503 6446 	add.w	r4, r3, #3168	; 0xc60
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 80020b6:	f8c0 4080 	str.w	r4, [r0, #128]	; 0x80
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80020ba:	d018      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 80020bc:	f503 6428 	add.w	r4, r3, #2688	; 0xa80
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 80020c0:	6484      	str	r4, [r0, #72]	; 0x48
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80020c2:	290d      	cmp	r1, #13
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 80020c4:	f503 6448 	add.w	r4, r3, #3200	; 0xc80
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 80020c8:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80020cc:	d00f      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 80020ce:	f503 642a 	add.w	r4, r3, #2720	; 0xaa0
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 80020d2:	64c4      	str	r4, [r0, #76]	; 0x4c
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80020d4:	290e      	cmp	r1, #14
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 80020d6:	f503 644a 	add.w	r4, r3, #3232	; 0xca0
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 80020da:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80020de:	d006      	beq.n	80020ee <USB_OTG_SelectCore+0x12a>
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 80020e0:	f503 612c 	add.w	r1, r3, #2752	; 0xac0
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 80020e4:	6501      	str	r1, [r0, #80]	; 0x50
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 80020e6:	f503 614c 	add.w	r1, r3, #3264	; 0xcc0
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 80020ea:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 80020ee:	6145      	str	r5, [r0, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 80020f0:	f8c0 70cc 	str.w	r7, [r0, #204]	; 0xcc
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	f000 80af 	beq.w	8002258 <USB_OTG_SelectCore+0x294>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 80020fa:	f503 61a0 	add.w	r1, r3, #1280	; 0x500
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80020fe:	2a01      	cmp	r2, #1
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 8002100:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002104:	f000 80f4 	beq.w	80022f0 <USB_OTG_SelectCore+0x32c>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002108:	f503 61a4 	add.w	r1, r3, #1312	; 0x520
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800210c:	2a02      	cmp	r2, #2
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800210e:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002112:	d04b      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002114:	f503 61a8 	add.w	r1, r3, #1344	; 0x540
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002118:	2a03      	cmp	r2, #3
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800211a:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800211e:	d045      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002120:	f503 61ac 	add.w	r1, r3, #1376	; 0x560
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002124:	2a04      	cmp	r2, #4
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 8002126:	f8c0 109c 	str.w	r1, [r0, #156]	; 0x9c
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800212a:	d03f      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 800212c:	f503 61b0 	add.w	r1, r3, #1408	; 0x580
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002130:	2a05      	cmp	r2, #5
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 8002132:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002136:	d039      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002138:	f503 61b4 	add.w	r1, r3, #1440	; 0x5a0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800213c:	2a06      	cmp	r2, #6
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800213e:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002142:	d033      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002144:	f503 61b8 	add.w	r1, r3, #1472	; 0x5c0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002148:	2a07      	cmp	r2, #7
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800214a:	f8c0 10a8 	str.w	r1, [r0, #168]	; 0xa8
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800214e:	d02d      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002150:	f503 61bc 	add.w	r1, r3, #1504	; 0x5e0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002154:	2a08      	cmp	r2, #8
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 8002156:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800215a:	d027      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 800215c:	f503 61c0 	add.w	r1, r3, #1536	; 0x600
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002160:	2a09      	cmp	r2, #9
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 8002162:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002166:	d021      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002168:	f503 61c4 	add.w	r1, r3, #1568	; 0x620
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800216c:	2a0a      	cmp	r2, #10
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800216e:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002172:	d01b      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002174:	f503 61c8 	add.w	r1, r3, #1600	; 0x640
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002178:	2a0b      	cmp	r2, #11
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800217a:	f8c0 10b8 	str.w	r1, [r0, #184]	; 0xb8
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800217e:	d015      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002180:	f503 61cc 	add.w	r1, r3, #1632	; 0x660
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002184:	2a0c      	cmp	r2, #12
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 8002186:	f8c0 10bc 	str.w	r1, [r0, #188]	; 0xbc
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800218a:	d00f      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 800218c:	f503 61d0 	add.w	r1, r3, #1664	; 0x680
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002190:	2a0d      	cmp	r2, #13
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 8002192:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002196:	d009      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002198:	f503 61d4 	add.w	r1, r3, #1696	; 0x6a0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800219c:	2a0e      	cmp	r2, #14
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800219e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021a2:	d003      	beq.n	80021ac <USB_OTG_SelectCore+0x1e8>
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 80021a4:	f503 61d8 	add.w	r1, r3, #1728	; 0x6c0
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 80021a8:	f8c0 10c8 	str.w	r1, [r0, #200]	; 0xc8
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021ac:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
 80021b0:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021b4:	2a02      	cmp	r2, #2
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021b6:	f503 5100 	add.w	r1, r3, #8192	; 0x2000
 80021ba:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021be:	d04b      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021c0:	f503 5140 	add.w	r1, r3, #12288	; 0x3000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021c4:	2a03      	cmp	r2, #3
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021c6:	f8c0 10d8 	str.w	r1, [r0, #216]	; 0xd8
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021ca:	d045      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021cc:	f503 4180 	add.w	r1, r3, #16384	; 0x4000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021d0:	2a04      	cmp	r2, #4
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021d2:	f8c0 10dc 	str.w	r1, [r0, #220]	; 0xdc
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021d6:	d03f      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021d8:	f503 41a0 	add.w	r1, r3, #20480	; 0x5000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021dc:	2a05      	cmp	r2, #5
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021de:	f8c0 10e0 	str.w	r1, [r0, #224]	; 0xe0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021e2:	d039      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021e4:	f503 41c0 	add.w	r1, r3, #24576	; 0x6000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021e8:	2a06      	cmp	r2, #6
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021ea:	f8c0 10e4 	str.w	r1, [r0, #228]	; 0xe4
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021ee:	d033      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021f0:	f503 41e0 	add.w	r1, r3, #28672	; 0x7000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021f4:	2a07      	cmp	r2, #7
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021f6:	f8c0 10e8 	str.w	r1, [r0, #232]	; 0xe8
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80021fa:	d02d      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80021fc:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002200:	2a08      	cmp	r2, #8
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002202:	f8c0 10ec 	str.w	r1, [r0, #236]	; 0xec
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002206:	d027      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002208:	f503 4110 	add.w	r1, r3, #36864	; 0x9000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800220c:	2a09      	cmp	r2, #9
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800220e:	f8c0 10f0 	str.w	r1, [r0, #240]	; 0xf0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002212:	d021      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002214:	f503 4120 	add.w	r1, r3, #40960	; 0xa000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002218:	2a0a      	cmp	r2, #10
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800221a:	f8c0 10f4 	str.w	r1, [r0, #244]	; 0xf4
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800221e:	d01b      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002220:	f503 4130 	add.w	r1, r3, #45056	; 0xb000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002224:	2a0b      	cmp	r2, #11
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002226:	f8c0 10f8 	str.w	r1, [r0, #248]	; 0xf8
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800222a:	d015      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800222c:	f503 4140 	add.w	r1, r3, #49152	; 0xc000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002230:	2a0c      	cmp	r2, #12
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002232:	f8c0 10fc 	str.w	r1, [r0, #252]	; 0xfc
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002236:	d00f      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002238:	f503 4150 	add.w	r1, r3, #53248	; 0xd000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800223c:	2a0d      	cmp	r2, #13
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800223e:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002242:	d009      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002244:	f503 4160 	add.w	r1, r3, #57344	; 0xe000
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002248:	2a0e      	cmp	r2, #14
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800224a:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800224e:	d003      	beq.n	8002258 <USB_OTG_SelectCore+0x294>
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002250:	f503 4370 	add.w	r3, r3, #61440	; 0xf000
 8002254:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
      (i * USB_OTG_DATA_FIFO_SIZE));
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 8002258:	f8c0 610c 	str.w	r6, [r0, #268]	; 0x10c
  
  return status;
}
 800225c:	2000      	movs	r0, #0
 800225e:	bcf0      	pop	{r4, r5, r6, r7}
 8002260:	4770      	bx	lr
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002262:	7841      	ldrb	r1, [r0, #1]
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002264:	7802      	ldrb	r2, [r0, #0]
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 8002266:	2300      	movs	r3, #0
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 8002268:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800226c:	e9c0 3403 	strd	r3, r4, [r0, #12]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002270:	b319      	cbz	r1, 80022ba <USB_OTG_SelectCore+0x2f6>
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 8002272:	f44f 6410 	mov.w	r4, #2304	; 0x900
 8002276:	6184      	str	r4, [r0, #24]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002278:	2901      	cmp	r1, #1
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 800227a:	f44f 6430 	mov.w	r4, #2816	; 0xb00
 800227e:	6544      	str	r4, [r0, #84]	; 0x54
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002280:	f44f 6660 	mov.w	r6, #3584	; 0xe00
 8002284:	f44f 6788 	mov.w	r7, #1088	; 0x440
 8002288:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800228c:	f47f aebd 	bne.w	800200a <USB_OTG_SelectCore+0x46>
 8002290:	e72d      	b.n	80020ee <USB_OTG_SelectCore+0x12a>
    pdev->cfg.host_channels    = 8 ;
 8002292:	f44f 6481 	mov.w	r4, #1032	; 0x408
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 8002296:	f44f 72a0 	mov.w	r2, #320	; 0x140
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 800229a:	2302      	movs	r3, #2
    pdev->cfg.host_channels    = 8 ;
 800229c:	8004      	strh	r4, [r0, #0]
 800229e:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 80022a2:	72c1      	strb	r1, [r0, #11]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 80022a4:	80c2      	strh	r2, [r0, #6]
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 80022a6:	7203      	strb	r3, [r0, #8]
 80022a8:	4e0c      	ldr	r6, [pc, #48]	; (80022dc <USB_OTG_SelectCore+0x318>)
 80022aa:	4f0d      	ldr	r7, [pc, #52]	; (80022e0 <USB_OTG_SelectCore+0x31c>)
 80022ac:	4d0d      	ldr	r5, [pc, #52]	; (80022e4 <USB_OTG_SelectCore+0x320>)
 80022ae:	f8df c03c 	ldr.w	ip, [pc, #60]	; 80022ec <USB_OTG_SelectCore+0x328>
 80022b2:	2104      	movs	r1, #4
 80022b4:	2208      	movs	r2, #8
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 80022b6:	4623      	mov	r3, r4
 80022b8:	e69f      	b.n	8001ffa <USB_OTG_SelectCore+0x36>
  uint32_t i , baseAddress = 0;
 80022ba:	460b      	mov	r3, r1
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80022bc:	f44f 6660 	mov.w	r6, #3584	; 0xe00
 80022c0:	f44f 6788 	mov.w	r7, #1088	; 0x440
 80022c4:	f44f 6580 	mov.w	r5, #1024	; 0x400
 80022c8:	e711      	b.n	80020ee <USB_OTG_SelectCore+0x12a>
 80022ca:	bf00      	nop
 80022cc:	40040000 	.word	0x40040000
 80022d0:	40040e00 	.word	0x40040e00
 80022d4:	40040440 	.word	0x40040440
 80022d8:	40040400 	.word	0x40040400
 80022dc:	50000e00 	.word	0x50000e00
 80022e0:	50000440 	.word	0x50000440
 80022e4:	50000400 	.word	0x50000400
 80022e8:	40040800 	.word	0x40040800
 80022ec:	50000800 	.word	0x50000800
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80022f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80022f4:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80022f8:	e7ae      	b.n	8002258 <USB_OTG_SelectCore+0x294>
 80022fa:	bf00      	nop

080022fc <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 80022fc:	b570      	push	{r4, r5, r6, lr}
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
  
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 80022fe:	7a03      	ldrb	r3, [r0, #8]
 8002300:	2b01      	cmp	r3, #1
{
 8002302:	b082      	sub	sp, #8
 8002304:	4604      	mov	r4, r0
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002306:	d142      	bne.n	800238e <USB_OTG_CoreInit+0x92>
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 8002308:	68c2      	ldr	r2, [r0, #12]
    gccfg.b.pwdn = 0;
    
    if (pdev->cfg.Sof_output)
 800230a:	7a41      	ldrb	r1, [r0, #9]
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 800230c:	6b96      	ldr	r6, [r2, #56]	; 0x38
    gccfg.b.pwdn = 0;
 800230e:	f36f 4610 	bfc	r6, #16, #1
    if (pdev->cfg.Sof_output)
 8002312:	2900      	cmp	r1, #0
 8002314:	d038      	beq.n	8002388 <USB_OTG_CoreInit+0x8c>
 8002316:	f363 5614 	bfi	r6, r3, #20, #1
    {
      gccfg.b.sofouten = 1;   
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800231a:	6396      	str	r6, [r2, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800231c:	68d3      	ldr	r3, [r2, #12]
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800231e:	4d44      	ldr	r5, [pc, #272]	; (8002430 <USB_OTG_CoreInit+0x134>)
    
    usbcfg.b.physel            = 0; /* HS Interface */
 8002320:	f423 0394 	bic.w	r3, r3, #4849664	; 0x4a0000
 8002324:	f023 0340 	bic.w	r3, r3, #64	; 0x40
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
    
    usbcfg.b.ulpi_fsls = 0;
    usbcfg.b.ulpi_clk_sus_m = 0;
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8002328:	60d3      	str	r3, [r2, #12]
  greset.d32 = 0;
 800232a:	2100      	movs	r1, #0
    USB_OTG_BSP_uDelay(3);
 800232c:	2003      	movs	r0, #3
  greset.d32 = 0;
 800232e:	9100      	str	r1, [sp, #0]
    USB_OTG_BSP_uDelay(3);
 8002330:	f7ff fc8a 	bl	8001c48 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8002334:	68e3      	ldr	r3, [r4, #12]
 8002336:	691a      	ldr	r2, [r3, #16]
 8002338:	9200      	str	r2, [sp, #0]
    if (++count > 200000)
 800233a:	e006      	b.n	800234a <USB_OTG_CoreInit+0x4e>
    USB_OTG_BSP_uDelay(3);
 800233c:	f7ff fc84 	bl	8001c48 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8002340:	68e3      	ldr	r3, [r4, #12]
    if (++count > 200000)
 8002342:	3d01      	subs	r5, #1
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8002344:	691a      	ldr	r2, [r3, #16]
 8002346:	9200      	str	r2, [sp, #0]
    if (++count > 200000)
 8002348:	d018      	beq.n	800237c <USB_OTG_CoreInit+0x80>
  while (greset.b.ahbidle == 0);
 800234a:	9a00      	ldr	r2, [sp, #0]
 800234c:	2a00      	cmp	r2, #0
    USB_OTG_BSP_uDelay(3);
 800234e:	f04f 0003 	mov.w	r0, #3
  while (greset.b.ahbidle == 0);
 8002352:	daf3      	bge.n	800233c <USB_OTG_CoreInit+0x40>
  greset.b.csftrst = 1;
 8002354:	9900      	ldr	r1, [sp, #0]
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8002356:	4a36      	ldr	r2, [pc, #216]	; (8002430 <USB_OTG_CoreInit+0x134>)
  greset.b.csftrst = 1;
 8002358:	f041 0101 	orr.w	r1, r1, #1
 800235c:	9100      	str	r1, [sp, #0]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800235e:	9900      	ldr	r1, [sp, #0]
 8002360:	6119      	str	r1, [r3, #16]
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8002362:	6919      	ldr	r1, [r3, #16]
 8002364:	9100      	str	r1, [sp, #0]
    if (++count > 200000)
 8002366:	e003      	b.n	8002370 <USB_OTG_CoreInit+0x74>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8002368:	6919      	ldr	r1, [r3, #16]
 800236a:	9100      	str	r1, [sp, #0]
    if (++count > 200000)
 800236c:	3a01      	subs	r2, #1
 800236e:	d002      	beq.n	8002376 <USB_OTG_CoreInit+0x7a>
  while (greset.b.csftrst == 1);
 8002370:	9900      	ldr	r1, [sp, #0]
 8002372:	07c8      	lsls	r0, r1, #31
 8002374:	d4f8      	bmi.n	8002368 <USB_OTG_CoreInit+0x6c>
  USB_OTG_BSP_uDelay(3);
 8002376:	2003      	movs	r0, #3
 8002378:	f7ff fc66 	bl	8001c48 <USB_OTG_BSP_uDelay>
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
    
    if(pdev->cfg.dma_enable == 1)
 800237c:	78e3      	ldrb	r3, [r4, #3]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d047      	beq.n	8002412 <USB_OTG_CoreInit+0x116>
  usbcfg.b.srpcap = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_EnableCommonInt(pdev);
#endif
  return status;
}
 8002382:	2000      	movs	r0, #0
 8002384:	b002      	add	sp, #8
 8002386:	bd70      	pop	{r4, r5, r6, pc}
      gccfg.b.sofouten = 1;   
 8002388:	f3c6 5300 	ubfx	r3, r6, #20, #1
 800238c:	e7c3      	b.n	8002316 <USB_OTG_CoreInit+0x1a>
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 800238e:	68c2      	ldr	r2, [r0, #12]
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8002390:	4d27      	ldr	r5, [pc, #156]	; (8002430 <USB_OTG_CoreInit+0x134>)
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 8002392:	68d3      	ldr	r3, [r2, #12]
    usbcfg.b.physel  = 1; /* FS Interface */
 8002394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8002398:	60d3      	str	r3, [r2, #12]
 800239a:	2600      	movs	r6, #0
    USB_OTG_BSP_uDelay(3);
 800239c:	2003      	movs	r0, #3
  greset.d32 = 0;
 800239e:	9601      	str	r6, [sp, #4]
    USB_OTG_BSP_uDelay(3);
 80023a0:	f7ff fc52 	bl	8001c48 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80023a4:	68e3      	ldr	r3, [r4, #12]
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 80023aa:	e006      	b.n	80023ba <USB_OTG_CoreInit+0xbe>
    USB_OTG_BSP_uDelay(3);
 80023ac:	f7ff fc4c 	bl	8001c48 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80023b0:	68e3      	ldr	r3, [r4, #12]
    if (++count > 200000)
 80023b2:	3d01      	subs	r5, #1
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80023b4:	691a      	ldr	r2, [r3, #16]
 80023b6:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 80023b8:	d019      	beq.n	80023ee <USB_OTG_CoreInit+0xf2>
  while (greset.b.ahbidle == 0);
 80023ba:	9a01      	ldr	r2, [sp, #4]
 80023bc:	2a00      	cmp	r2, #0
    USB_OTG_BSP_uDelay(3);
 80023be:	f04f 0003 	mov.w	r0, #3
  while (greset.b.ahbidle == 0);
 80023c2:	daf3      	bge.n	80023ac <USB_OTG_CoreInit+0xb0>
  greset.b.csftrst = 1;
 80023c4:	9901      	ldr	r1, [sp, #4]
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80023c6:	4a1a      	ldr	r2, [pc, #104]	; (8002430 <USB_OTG_CoreInit+0x134>)
  greset.b.csftrst = 1;
 80023c8:	f041 0101 	orr.w	r1, r1, #1
 80023cc:	9101      	str	r1, [sp, #4]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80023ce:	9901      	ldr	r1, [sp, #4]
 80023d0:	6119      	str	r1, [r3, #16]
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80023d2:	6919      	ldr	r1, [r3, #16]
 80023d4:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 80023d6:	e003      	b.n	80023e0 <USB_OTG_CoreInit+0xe4>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80023d8:	6919      	ldr	r1, [r3, #16]
 80023da:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 80023dc:	3a01      	subs	r2, #1
 80023de:	d002      	beq.n	80023e6 <USB_OTG_CoreInit+0xea>
  while (greset.b.csftrst == 1);
 80023e0:	9901      	ldr	r1, [sp, #4]
 80023e2:	07c9      	lsls	r1, r1, #31
 80023e4:	d4f8      	bmi.n	80023d8 <USB_OTG_CoreInit+0xdc>
  USB_OTG_BSP_uDelay(3);
 80023e6:	2003      	movs	r0, #3
 80023e8:	f7ff fc2e 	bl	8001c48 <USB_OTG_BSP_uDelay>
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 80023ec:	68e3      	ldr	r3, [r4, #12]
    if(pdev->cfg.Sof_output)
 80023ee:	7a62      	ldrb	r2, [r4, #9]
 80023f0:	3a00      	subs	r2, #0
 80023f2:	bf18      	it	ne
 80023f4:	2201      	movne	r2, #1
    gccfg.b.pwdn = 1;
 80023f6:	0112      	lsls	r2, r2, #4
 80023f8:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
 80023fc:	f362 4617 	bfi	r6, r2, #16, #8
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8002400:	639e      	str	r6, [r3, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 8002402:	2014      	movs	r0, #20
 8002404:	f7ff fc22 	bl	8001c4c <USB_OTG_BSP_mDelay>
  if(pdev->cfg.dma_enable == 1)
 8002408:	78e3      	ldrb	r3, [r4, #3]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d1b9      	bne.n	8002382 <USB_OTG_CoreInit+0x86>
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 800240e:	68e1      	ldr	r1, [r4, #12]
 8002410:	e002      	b.n	8002418 <USB_OTG_CoreInit+0x11c>
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8002412:	68e1      	ldr	r1, [r4, #12]
 8002414:	232a      	movs	r3, #42	; 0x2a
 8002416:	608b      	str	r3, [r1, #8]
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 8002418:	688b      	ldr	r3, [r1, #8]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800241a:	f023 023e 	bic.w	r2, r3, #62	; 0x3e
 800241e:	f042 022a 	orr.w	r2, r2, #42	; 0x2a
 8002422:	f362 0307 	bfi	r3, r2, #0, #8
}
 8002426:	2000      	movs	r0, #0
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8002428:	608b      	str	r3, [r1, #8]
}
 800242a:	b002      	add	sp, #8
 800242c:	bd70      	pop	{r4, r5, r6, pc}
 800242e:	bf00      	nop
 8002430:	00030d40 	.word	0x00030d40

08002434 <USB_OTG_EnableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 8002434:	4603      	mov	r3, r0
  
  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
  return status;
}
 8002436:	2000      	movs	r0, #0
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	6893      	ldr	r3, [r2, #8]
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6093      	str	r3, [r2, #8]
}
 8002442:	4770      	bx	lr

08002444 <USB_OTG_DisableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 8002444:	4603      	mov	r3, r0
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
  return status;
}
 8002446:	2000      	movs	r0, #0
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	6893      	ldr	r3, [r2, #8]
 800244c:	f023 0301 	bic.w	r3, r3, #1
 8002450:	6093      	str	r3, [r2, #8]
}
 8002452:	4770      	bx	lr

08002454 <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 8002454:	b500      	push	{lr}
 8002456:	b083      	sub	sp, #12
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
  greset.d32 = 0;
 8002458:	2300      	movs	r3, #0
 800245a:	9301      	str	r3, [sp, #4]
  greset.b.txfflsh = 1;
 800245c:	9b01      	ldr	r3, [sp, #4]
 800245e:	f043 0320 	orr.w	r3, r3, #32
 8002462:	9301      	str	r3, [sp, #4]
  greset.b.txfnum  = num;
 8002464:	9b01      	ldr	r3, [sp, #4]
 8002466:	f361 138a 	bfi	r3, r1, #6, #5
 800246a:	9301      	str	r3, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800246c:	68c1      	ldr	r1, [r0, #12]
 800246e:	9b01      	ldr	r3, [sp, #4]
 8002470:	610b      	str	r3, [r1, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8002472:	690a      	ldr	r2, [r1, #16]
 8002474:	4b08      	ldr	r3, [pc, #32]	; (8002498 <USB_OTG_FlushTxFifo+0x44>)
 8002476:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 8002478:	e003      	b.n	8002482 <USB_OTG_FlushTxFifo+0x2e>
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800247a:	690a      	ldr	r2, [r1, #16]
 800247c:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 800247e:	3b01      	subs	r3, #1
 8002480:	d002      	beq.n	8002488 <USB_OTG_FlushTxFifo+0x34>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 8002482:	9a01      	ldr	r2, [sp, #4]
 8002484:	0692      	lsls	r2, r2, #26
 8002486:	d4f8      	bmi.n	800247a <USB_OTG_FlushTxFifo+0x26>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 8002488:	2003      	movs	r0, #3
 800248a:	f7ff fbdd 	bl	8001c48 <USB_OTG_BSP_uDelay>
  return status;
}
 800248e:	2000      	movs	r0, #0
 8002490:	b003      	add	sp, #12
 8002492:	f85d fb04 	ldr.w	pc, [sp], #4
 8002496:	bf00      	nop
 8002498:	00030d40 	.word	0x00030d40

0800249c <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 800249c:	b500      	push	{lr}
 800249e:	b083      	sub	sp, #12
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
  
  greset.d32 = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	9301      	str	r3, [sp, #4]
  greset.b.rxfflsh = 1;
 80024a4:	9b01      	ldr	r3, [sp, #4]
 80024a6:	f043 0310 	orr.w	r3, r3, #16
 80024aa:	9301      	str	r3, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80024ac:	68c1      	ldr	r1, [r0, #12]
 80024ae:	9b01      	ldr	r3, [sp, #4]
 80024b0:	610b      	str	r3, [r1, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80024b2:	690a      	ldr	r2, [r1, #16]
 80024b4:	4b08      	ldr	r3, [pc, #32]	; (80024d8 <USB_OTG_FlushRxFifo+0x3c>)
 80024b6:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 80024b8:	e003      	b.n	80024c2 <USB_OTG_FlushRxFifo+0x26>
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80024ba:	690a      	ldr	r2, [r1, #16]
 80024bc:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 80024be:	3b01      	subs	r3, #1
 80024c0:	d002      	beq.n	80024c8 <USB_OTG_FlushRxFifo+0x2c>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 80024c2:	9a01      	ldr	r2, [sp, #4]
 80024c4:	06d2      	lsls	r2, r2, #27
 80024c6:	d4f8      	bmi.n	80024ba <USB_OTG_FlushRxFifo+0x1e>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 80024c8:	2003      	movs	r0, #3
 80024ca:	f7ff fbbd 	bl	8001c48 <USB_OTG_BSP_uDelay>
  return status;
}
 80024ce:	2000      	movs	r0, #0
 80024d0:	b003      	add	sp, #12
 80024d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80024d6:	bf00      	nop
 80024d8:	00030d40 	.word	0x00030d40

080024dc <USB_OTG_SetCurrentMode>:
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 80024dc:	b510      	push	{r4, lr}
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 80024de:	68c4      	ldr	r4, [r0, #12]
 80024e0:	68e3      	ldr	r3, [r4, #12]
  
  usbcfg.b.force_host = 0;
 80024e2:	f3c3 6207 	ubfx	r2, r3, #24, #8
 80024e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
  usbcfg.b.force_dev = 0;
  
  if ( mode == HOST_MODE)
 80024ea:	2901      	cmp	r1, #1
  usbcfg.b.force_host = 0;
 80024ec:	f362 631f 	bfi	r3, r2, #24, #8
  if ( mode == HOST_MODE)
 80024f0:	d008      	beq.n	8002504 <USB_OTG_SetCurrentMode+0x28>
  {
    usbcfg.b.force_host = 1;
  }
  else if ( mode == DEVICE_MODE)
 80024f2:	b909      	cbnz	r1, 80024f8 <USB_OTG_SetCurrentMode+0x1c>
  {
    usbcfg.b.force_dev = 1;
 80024f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_BSP_mDelay(50);
 80024f8:	2032      	movs	r0, #50	; 0x32
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 80024fa:	60e3      	str	r3, [r4, #12]
  USB_OTG_BSP_mDelay(50);
 80024fc:	f7ff fba6 	bl	8001c4c <USB_OTG_BSP_mDelay>
  return status;
}
 8002500:	2000      	movs	r0, #0
 8002502:	bd10      	pop	{r4, pc}
    usbcfg.b.force_host = 1;
 8002504:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002508:	e7f6      	b.n	80024f8 <USB_OTG_SetCurrentMode+0x1c>
 800250a:	bf00      	nop

0800250c <USB_OTG_IsDeviceMode>:
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 800250c:	68c3      	ldr	r3, [r0, #12]
 800250e:	6958      	ldr	r0, [r3, #20]
* @param  pdev : Selected device
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
 8002510:	43c0      	mvns	r0, r0
}
 8002512:	f000 0001 	and.w	r0, r0, #1
 8002516:	4770      	bx	lr

08002518 <USB_OTG_ReadCoreItr>:
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v = 0;
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8002518:	68c3      	ldr	r3, [r0, #12]
 800251a:	6958      	ldr	r0, [r3, #20]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 800251c:	699b      	ldr	r3, [r3, #24]
  return v;
}
 800251e:	4018      	ands	r0, r3
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop

08002524 <USB_OTG_CoreInitDev>:
  nptxfifosize.d32 = 0;
  txfifosize.d32 = 0;
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 8002524:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8002528:	6902      	ldr	r2, [r0, #16]
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 800252a:	2100      	movs	r1, #0
{
 800252c:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 800252e:	6019      	str	r1, [r3, #0]
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8002530:	6813      	ldr	r3, [r2, #0]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 8002532:	f361 23cc 	bfi	r3, r1, #11, #2
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 8002536:	6013      	str	r3, [r2, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 8002538:	7ac3      	ldrb	r3, [r0, #11]
 800253a:	2b01      	cmp	r3, #1
{
 800253c:	b082      	sub	sp, #8
 800253e:	4604      	mov	r4, r0
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 8002540:	f000 81e5 	beq.w	800290e <USB_OTG_CoreInitDev+0x3ea>
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 8002544:	68c1      	ldr	r1, [r0, #12]
  greset.d32 = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	9301      	str	r3, [sp, #4]
  greset.b.txfflsh = 1;
 800254a:	9b01      	ldr	r3, [sp, #4]
 800254c:	f043 0320 	orr.w	r3, r3, #32
 8002550:	9301      	str	r3, [sp, #4]
  greset.b.txfnum  = num;
 8002552:	9a01      	ldr	r2, [sp, #4]
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8002554:	4b7e      	ldr	r3, [pc, #504]	; (8002750 <USB_OTG_CoreInitDev+0x22c>)
  greset.b.txfnum  = num;
 8002556:	2010      	movs	r0, #16
 8002558:	f360 128a 	bfi	r2, r0, #6, #5
 800255c:	9201      	str	r2, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800255e:	9a01      	ldr	r2, [sp, #4]
 8002560:	610a      	str	r2, [r1, #16]
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8002562:	690a      	ldr	r2, [r1, #16]
 8002564:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 8002566:	e003      	b.n	8002570 <USB_OTG_CoreInitDev+0x4c>
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8002568:	690a      	ldr	r2, [r1, #16]
 800256a:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 800256c:	3b01      	subs	r3, #1
 800256e:	d002      	beq.n	8002576 <USB_OTG_CoreInitDev+0x52>
  while (greset.b.txfflsh == 1);
 8002570:	9a01      	ldr	r2, [sp, #4]
 8002572:	0690      	lsls	r0, r2, #26
 8002574:	d4f8      	bmi.n	8002568 <USB_OTG_CoreInitDev+0x44>
  USB_OTG_BSP_uDelay(3);
 8002576:	2003      	movs	r0, #3
 8002578:	f7ff fb66 	bl	8001c48 <USB_OTG_BSP_uDelay>
  greset.d32 = 0;
 800257c:	2300      	movs	r3, #0
 800257e:	9300      	str	r3, [sp, #0]
  greset.b.rxfflsh = 1;
 8002580:	9b00      	ldr	r3, [sp, #0]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 8002582:	68e1      	ldr	r1, [r4, #12]
  greset.b.rxfflsh = 1;
 8002584:	f043 0310 	orr.w	r3, r3, #16
 8002588:	9300      	str	r3, [sp, #0]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800258a:	9b00      	ldr	r3, [sp, #0]
 800258c:	610b      	str	r3, [r1, #16]
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800258e:	690a      	ldr	r2, [r1, #16]
 8002590:	4b6f      	ldr	r3, [pc, #444]	; (8002750 <USB_OTG_CoreInitDev+0x22c>)
 8002592:	9200      	str	r2, [sp, #0]
    if (++count > 200000)
 8002594:	e003      	b.n	800259e <USB_OTG_CoreInitDev+0x7a>
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8002596:	690a      	ldr	r2, [r1, #16]
 8002598:	9200      	str	r2, [sp, #0]
    if (++count > 200000)
 800259a:	3b01      	subs	r3, #1
 800259c:	d002      	beq.n	80025a4 <USB_OTG_CoreInitDev+0x80>
  while (greset.b.rxfflsh == 1);
 800259e:	9a00      	ldr	r2, [sp, #0]
 80025a0:	06d2      	lsls	r2, r2, #27
 80025a2:	d4f8      	bmi.n	8002596 <USB_OTG_CoreInitDev+0x72>
  USB_OTG_BSP_uDelay(3);
 80025a4:	2003      	movs	r0, #3
 80025a6:	f7ff fb4f 	bl	8001c48 <USB_OTG_BSP_uDelay>
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
  USB_OTG_FlushRxFifo(pdev);
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 80025aa:	6921      	ldr	r1, [r4, #16]
 80025ac:	2200      	movs	r2, #0
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80025ae:	f04f 33ff 	mov.w	r3, #4294967295
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 80025b2:	610a      	str	r2, [r1, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 80025b4:	614a      	str	r2, [r1, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80025b6:	618b      	str	r3, [r1, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 80025b8:	61ca      	str	r2, [r1, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80025ba:	7863      	ldrb	r3, [r4, #1]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 8184 	beq.w	80028ca <USB_OTG_CoreInitDev+0x3a6>
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 80025c2:	69a5      	ldr	r5, [r4, #24]
 80025c4:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80025c6:	2e00      	cmp	r6, #0
 80025c8:	bfac      	ite	ge
 80025ca:	2600      	movge	r6, #0
 80025cc:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80025d0:	20ff      	movs	r0, #255	; 0xff
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80025d2:	2b01      	cmp	r3, #1
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 80025d4:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 80025d6:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80025d8:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80025da:	f000 81c7 	beq.w	800296c <USB_OTG_CoreInitDev+0x448>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 80025de:	69e5      	ldr	r5, [r4, #28]
 80025e0:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80025e2:	2e00      	cmp	r6, #0
 80025e4:	bfac      	ite	ge
 80025e6:	2600      	movge	r6, #0
 80025e8:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80025ec:	2b02      	cmp	r3, #2
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 80025ee:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 80025f0:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80025f2:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80025f4:	f000 80ae 	beq.w	8002754 <USB_OTG_CoreInitDev+0x230>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 80025f8:	6a25      	ldr	r5, [r4, #32]
 80025fa:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80025fc:	2e00      	cmp	r6, #0
 80025fe:	bfac      	ite	ge
 8002600:	2600      	movge	r6, #0
 8002602:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002606:	2b03      	cmp	r3, #3
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8002608:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 800260a:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800260c:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800260e:	f000 80a1 	beq.w	8002754 <USB_OTG_CoreInitDev+0x230>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 8002612:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002614:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 8002616:	2e00      	cmp	r6, #0
 8002618:	bfac      	ite	ge
 800261a:	2600      	movge	r6, #0
 800261c:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002620:	2b04      	cmp	r3, #4
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8002622:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8002624:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8002626:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002628:	f000 8094 	beq.w	8002754 <USB_OTG_CoreInitDev+0x230>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 800262c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800262e:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 8002630:	2e00      	cmp	r6, #0
 8002632:	bfac      	ite	ge
 8002634:	2600      	movge	r6, #0
 8002636:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800263a:	2b05      	cmp	r3, #5
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 800263c:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 800263e:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8002640:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002642:	f000 8087 	beq.w	8002754 <USB_OTG_CoreInitDev+0x230>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 8002646:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8002648:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 800264a:	2e00      	cmp	r6, #0
 800264c:	bfac      	ite	ge
 800264e:	2600      	movge	r6, #0
 8002650:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002654:	2b06      	cmp	r3, #6
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8002656:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8002658:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800265a:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800265c:	d07a      	beq.n	8002754 <USB_OTG_CoreInitDev+0x230>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 800265e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8002660:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 8002662:	2e00      	cmp	r6, #0
 8002664:	bfac      	ite	ge
 8002666:	2600      	movge	r6, #0
 8002668:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800266c:	2b07      	cmp	r3, #7
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 800266e:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8002670:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8002672:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002674:	d05f      	beq.n	8002736 <USB_OTG_CoreInitDev+0x212>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 8002676:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8002678:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 800267a:	2e00      	cmp	r6, #0
 800267c:	bfac      	ite	ge
 800267e:	2600      	movge	r6, #0
 8002680:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002684:	2b08      	cmp	r3, #8
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8002686:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8002688:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800268a:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800268c:	d053      	beq.n	8002736 <USB_OTG_CoreInitDev+0x212>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 800268e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8002690:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 8002692:	2e00      	cmp	r6, #0
 8002694:	bfac      	ite	ge
 8002696:	2600      	movge	r6, #0
 8002698:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800269c:	2b09      	cmp	r3, #9
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 800269e:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 80026a0:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80026a2:	60a8      	str	r0, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80026a4:	d047      	beq.n	8002736 <USB_OTG_CoreInitDev+0x212>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 80026a6:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80026a8:	682a      	ldr	r2, [r5, #0]
    if (depctl.b.epena)
 80026aa:	2a00      	cmp	r2, #0
 80026ac:	bfac      	ite	ge
 80026ae:	2200      	movge	r2, #0
 80026b0:	f04f 4290 	movlt.w	r2, #1207959552	; 0x48000000
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 80026b4:	602a      	str	r2, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 80026b6:	2000      	movs	r0, #0
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80026b8:	22ff      	movs	r2, #255	; 0xff
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80026ba:	2b0a      	cmp	r3, #10
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 80026bc:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80026be:	60aa      	str	r2, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80026c0:	d039      	beq.n	8002736 <USB_OTG_CoreInitDev+0x212>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 80026c2:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80026c4:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80026c6:	4286      	cmp	r6, r0
 80026c8:	bfac      	ite	ge
 80026ca:	4606      	movge	r6, r0
 80026cc:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80026d0:	2b0b      	cmp	r3, #11
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 80026d2:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 80026d4:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80026d6:	60aa      	str	r2, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80026d8:	d02d      	beq.n	8002736 <USB_OTG_CoreInitDev+0x212>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 80026da:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80026dc:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80026de:	4286      	cmp	r6, r0
 80026e0:	bfac      	ite	ge
 80026e2:	4606      	movge	r6, r0
 80026e4:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80026e8:	2b0c      	cmp	r3, #12
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 80026ea:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 80026ec:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80026ee:	60aa      	str	r2, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80026f0:	d021      	beq.n	8002736 <USB_OTG_CoreInitDev+0x212>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 80026f2:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80026f4:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80026f6:	4286      	cmp	r6, r0
 80026f8:	bfac      	ite	ge
 80026fa:	4606      	movge	r6, r0
 80026fc:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002700:	2b0d      	cmp	r3, #13
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8002702:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8002704:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8002706:	60aa      	str	r2, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002708:	d015      	beq.n	8002736 <USB_OTG_CoreInitDev+0x212>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 800270a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800270c:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 800270e:	4286      	cmp	r6, r0
 8002710:	bfac      	ite	ge
 8002712:	4606      	movge	r6, r0
 8002714:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002718:	2b0e      	cmp	r3, #14
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 800271a:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 800271c:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800271e:	60aa      	str	r2, [r5, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002720:	d009      	beq.n	8002736 <USB_OTG_CoreInitDev+0x212>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 8002722:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8002724:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 8002726:	4286      	cmp	r6, r0
 8002728:	bfac      	ite	ge
 800272a:	4606      	movge	r6, r0
 800272c:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8002730:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8002732:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8002734:	60aa      	str	r2, [r5, #8]
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8002736:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002738:	682a      	ldr	r2, [r5, #0]
    if (depctl.b.epena)
 800273a:	2a00      	cmp	r2, #0
 800273c:	f280 810b 	bge.w	8002956 <USB_OTG_CoreInitDev+0x432>
    }
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002740:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002744:	602a      	str	r2, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002746:	2200      	movs	r2, #0
 8002748:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800274a:	22ff      	movs	r2, #255	; 0xff
 800274c:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800274e:	e00b      	b.n	8002768 <USB_OTG_CoreInitDev+0x244>
 8002750:	00030d40 	.word	0x00030d40
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8002754:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002756:	682a      	ldr	r2, [r5, #0]
    if (depctl.b.epena)
 8002758:	2a00      	cmp	r2, #0
 800275a:	f2c0 810f 	blt.w	800297c <USB_OTG_CoreInitDev+0x458>
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 800275e:	2200      	movs	r2, #0
 8002760:	602a      	str	r2, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002762:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002764:	22ff      	movs	r2, #255	; 0xff
 8002766:	60aa      	str	r2, [r5, #8]
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8002768:	6da5      	ldr	r5, [r4, #88]	; 0x58
 800276a:	682a      	ldr	r2, [r5, #0]
    if (depctl.b.epena)
 800276c:	2a00      	cmp	r2, #0
 800276e:	bfac      	ite	ge
 8002770:	2200      	movge	r2, #0
 8002772:	f04f 4290 	movlt.w	r2, #1207959552	; 0x48000000
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002776:	602a      	str	r2, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002778:	2000      	movs	r0, #0
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800277a:	22ff      	movs	r2, #255	; 0xff
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800277c:	2b02      	cmp	r3, #2
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800277e:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002780:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002782:	f240 80a2 	bls.w	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8002786:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 8002788:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 800278a:	4286      	cmp	r6, r0
 800278c:	bfac      	ite	ge
 800278e:	4606      	movge	r6, r0
 8002790:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002794:	2b03      	cmp	r3, #3
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002796:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002798:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800279a:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800279c:	f000 8095 	beq.w	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 80027a0:	6e25      	ldr	r5, [r4, #96]	; 0x60
 80027a2:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80027a4:	4286      	cmp	r6, r0
 80027a6:	bfac      	ite	ge
 80027a8:	4606      	movge	r6, r0
 80027aa:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80027ae:	2b04      	cmp	r3, #4
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 80027b0:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 80027b2:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80027b4:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80027b6:	f000 8088 	beq.w	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 80027ba:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80027bc:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80027be:	4286      	cmp	r6, r0
 80027c0:	bfac      	ite	ge
 80027c2:	4606      	movge	r6, r0
 80027c4:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80027c8:	2b05      	cmp	r3, #5
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 80027ca:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 80027cc:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80027ce:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80027d0:	d07b      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 80027d2:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 80027d4:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80027d6:	4286      	cmp	r6, r0
 80027d8:	bfac      	ite	ge
 80027da:	4606      	movge	r6, r0
 80027dc:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80027e0:	2b06      	cmp	r3, #6
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 80027e2:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 80027e4:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80027e6:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80027e8:	d06f      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 80027ea:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80027ec:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 80027ee:	4286      	cmp	r6, r0
 80027f0:	bfac      	ite	ge
 80027f2:	4606      	movge	r6, r0
 80027f4:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80027f8:	2b07      	cmp	r3, #7
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 80027fa:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 80027fc:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80027fe:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002800:	d063      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8002802:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8002804:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 8002806:	4286      	cmp	r6, r0
 8002808:	bfac      	ite	ge
 800280a:	4606      	movge	r6, r0
 800280c:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002810:	2b08      	cmp	r3, #8
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002812:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002814:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002816:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002818:	d057      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800281a:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800281c:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 800281e:	4286      	cmp	r6, r0
 8002820:	bfac      	ite	ge
 8002822:	4606      	movge	r6, r0
 8002824:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002828:	2b09      	cmp	r3, #9
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 800282a:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800282c:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800282e:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002830:	d04b      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8002832:	6fa5      	ldr	r5, [r4, #120]	; 0x78
 8002834:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 8002836:	4286      	cmp	r6, r0
 8002838:	bfac      	ite	ge
 800283a:	4606      	movge	r6, r0
 800283c:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002840:	2b0a      	cmp	r3, #10
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002842:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002844:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002846:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002848:	d03f      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800284a:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800284c:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 800284e:	4286      	cmp	r6, r0
 8002850:	bfac      	ite	ge
 8002852:	4606      	movge	r6, r0
 8002854:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002858:	2b0b      	cmp	r3, #11
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 800285a:	602e      	str	r6, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800285c:	6128      	str	r0, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800285e:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002860:	d033      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8002862:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8002866:	6810      	ldr	r0, [r2, #0]
    if (depctl.b.epena)
 8002868:	2800      	cmp	r0, #0
 800286a:	bfac      	ite	ge
 800286c:	2000      	movge	r0, #0
 800286e:	f04f 4090 	movlt.w	r0, #1207959552	; 0x48000000
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002872:	6010      	str	r0, [r2, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002874:	2500      	movs	r5, #0
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002876:	20ff      	movs	r0, #255	; 0xff
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002878:	2b0c      	cmp	r3, #12
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800287a:	6115      	str	r5, [r2, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800287c:	6090      	str	r0, [r2, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800287e:	d024      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8002880:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002884:	6816      	ldr	r6, [r2, #0]
    if (depctl.b.epena)
 8002886:	42ae      	cmp	r6, r5
 8002888:	bfac      	ite	ge
 800288a:	462e      	movge	r6, r5
 800288c:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002890:	2b0d      	cmp	r3, #13
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002892:	6016      	str	r6, [r2, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002894:	6115      	str	r5, [r2, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002896:	6090      	str	r0, [r2, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002898:	d017      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800289a:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 800289e:	6816      	ldr	r6, [r2, #0]
    if (depctl.b.epena)
 80028a0:	42ae      	cmp	r6, r5
 80028a2:	bfac      	ite	ge
 80028a4:	462e      	movge	r6, r5
 80028a6:	f04f 4690 	movlt.w	r6, #1207959552	; 0x48000000
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80028aa:	2b0e      	cmp	r3, #14
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 80028ac:	6016      	str	r6, [r2, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 80028ae:	6115      	str	r5, [r2, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80028b0:	6090      	str	r0, [r2, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80028b2:	d00a      	beq.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 80028b4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80028b8:	681a      	ldr	r2, [r3, #0]
    if (depctl.b.epena)
 80028ba:	42aa      	cmp	r2, r5
 80028bc:	bfac      	ite	ge
 80028be:	462a      	movge	r2, r5
 80028c0:	f04f 4290 	movlt.w	r2, #1207959552	; 0x48000000
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 80028c4:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 80028c6:	611d      	str	r5, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80028c8:	6098      	str	r0, [r3, #8]
  }
  msk.d32 = 0;
  msk.b.txfifoundrn = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 80028ca:	690b      	ldr	r3, [r1, #16]
 80028cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d0:	610b      	str	r3, [r1, #16]
  
  if (pdev->cfg.dma_enable == 1)
 80028d2:	78e0      	ldrb	r0, [r4, #3]
 80028d4:	2801      	cmp	r0, #1
 80028d6:	d02f      	beq.n	8002938 <USB_OTG_CoreInitDev+0x414>
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 80028d8:	68e2      	ldr	r2, [r4, #12]
  intmsk.d32 = 0;
 80028da:	2300      	movs	r3, #0
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 80028dc:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
  
  if (pdev->cfg.dma_enable == 0)
  {
    intmsk.b.rxstsqlvl = 1;
 80028e0:	4298      	cmp	r0, r3
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 80028e2:	f04f 34ff 	mov.w	r4, #4294967295
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 80028e6:	4827      	ldr	r0, [pc, #156]	; (8002984 <USB_OTG_CoreInitDev+0x460>)
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 80028e8:	6193      	str	r3, [r2, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 80028ea:	6151      	str	r1, [r2, #20]
    intmsk.b.rxstsqlvl = 1;
 80028ec:	bf08      	it	eq
 80028ee:	2310      	moveq	r3, #16
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 80028f0:	6054      	str	r4, [r2, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 80028f2:	6151      	str	r1, [r2, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 80028f4:	6190      	str	r0, [r2, #24]
  intmsk.b.usbsuspend = 1;
  intmsk.b.usbreset   = 1;
  intmsk.b.enumdone   = 1;
  intmsk.b.inepintr   = 1;
  intmsk.b.outepintr  = 1;
  intmsk.b.sofintr    = 1; 
 80028f6:	f443 2343 	orr.w	r3, r3, #798720	; 0xc3000
  //!!!  intmsk.b.incomplisoout    = 1;
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 80028fa:	6991      	ldr	r1, [r2, #24]
  intmsk.b.sofintr    = 1; 
 80028fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002900:	f043 0308 	orr.w	r3, r3, #8
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 8002904:	430b      	orrs	r3, r1
}
 8002906:	2000      	movs	r0, #0
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 8002908:	6193      	str	r3, [r2, #24]
}
 800290a:	b002      	add	sp, #8
 800290c:	bd70      	pop	{r4, r5, r6, pc}
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 800290e:	6813      	ldr	r3, [r2, #0]
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 8002910:	68c1      	ldr	r1, [r0, #12]
  dcfg.b.devspd = speed;
 8002912:	f043 0303 	orr.w	r3, r3, #3
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 8002916:	2080      	movs	r0, #128	; 0x80
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 8002918:	6013      	str	r3, [r2, #0]
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 800291a:	6248      	str	r0, [r1, #36]	; 0x24
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 800291c:	f44f 7300 	mov.w	r3, #512	; 0x200
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 8002920:	f04f 1080 	mov.w	r0, #8388736	; 0x800080
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 8002924:	f04f 2201 	mov.w	r2, #16777472	; 0x1000100
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 8002928:	6288      	str	r0, [r1, #40]	; 0x28
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 800292a:	f8c1 2104 	str.w	r2, [r1, #260]	; 0x104
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 800292e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 8002932:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
 8002936:	e606      	b.n	8002546 <USB_OTG_CoreInitDev+0x22>
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 8002938:	68e2      	ldr	r2, [r4, #12]
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 800293a:	4d13      	ldr	r5, [pc, #76]	; (8002988 <USB_OTG_CoreInitDev+0x464>)
 800293c:	630d      	str	r5, [r1, #48]	; 0x30
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800293e:	f06f 4080 	mvn.w	r0, #1073741824	; 0x40000000
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 8002942:	4c10      	ldr	r4, [pc, #64]	; (8002984 <USB_OTG_CoreInitDev+0x460>)
  intmsk.d32 = 0;
 8002944:	2300      	movs	r3, #0
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 8002946:	f04f 31ff 	mov.w	r1, #4294967295
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 800294a:	6193      	str	r3, [r2, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800294c:	6150      	str	r0, [r2, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 800294e:	6051      	str	r1, [r2, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 8002950:	6150      	str	r0, [r2, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 8002952:	6194      	str	r4, [r2, #24]
  if (pdev->cfg.dma_enable == 0)
 8002954:	e7cf      	b.n	80028f6 <USB_OTG_CoreInitDev+0x3d2>
    if (depctl.b.epena)
 8002956:	2200      	movs	r2, #0
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002958:	602a      	str	r2, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800295a:	2200      	movs	r2, #0
 800295c:	612a      	str	r2, [r5, #16]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800295e:	2b01      	cmp	r3, #1
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002960:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8002964:	60aa      	str	r2, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002966:	f47f aeff 	bne.w	8002768 <USB_OTG_CoreInitDev+0x244>
 800296a:	e7ae      	b.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800296c:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800296e:	682e      	ldr	r6, [r5, #0]
    if (depctl.b.epena)
 8002970:	2e00      	cmp	r6, #0
 8002972:	db03      	blt.n	800297c <USB_OTG_CoreInitDev+0x458>
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002974:	602a      	str	r2, [r5, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002976:	612a      	str	r2, [r5, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002978:	60a8      	str	r0, [r5, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800297a:	e7a6      	b.n	80028ca <USB_OTG_CoreInitDev+0x3a6>
    if (depctl.b.epena)
 800297c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002980:	e7ea      	b.n	8002958 <USB_OTG_CoreInitDev+0x434>
 8002982:	bf00      	nop
 8002984:	80000800 	.word	0x80000800
 8002988:	00810103 	.word	0x00810103

0800298c <USB_OTG_GetDeviceSpeed>:
{
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800298c:	6903      	ldr	r3, [r0, #16]
 800298e:	6898      	ldr	r0, [r3, #8]
  
  switch (dsts.b.enumspd)
 8002990:	f3c0 0041 	ubfx	r0, r0, #1, #2
 8002994:	2802      	cmp	r0, #2
 8002996:	bf1d      	ittte	ne
 8002998:	f020 0002 	bicne.w	r0, r0, #2
 800299c:	f1c0 0003 	rsbne	r0, r0, #3
 80029a0:	b2c0      	uxtbne	r0, r0
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
    break;
    
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    speed = USB_SPEED_LOW;
 80029a2:	2001      	moveq	r0, #1
    break;
  }
  
  return speed;
}
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop

080029a8 <USB_OTG_EP0Activate>:
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80029a8:	6903      	ldr	r3, [r0, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 80029aa:	6981      	ldr	r1, [r0, #24]
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80029ac:	689a      	ldr	r2, [r3, #8]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 80029ae:	6808      	ldr	r0, [r1, #0]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 80029b0:	f3c2 0241 	ubfx	r2, r2, #1, #2
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
    break;
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 80029b4:	2a02      	cmp	r2, #2
 80029b6:	bf14      	ite	ne
 80029b8:	2200      	movne	r2, #0
 80029ba:	2203      	moveq	r2, #3
 80029bc:	f362 000a 	bfi	r0, r2, #0, #11
    break;
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 80029c0:	6008      	str	r0, [r1, #0]
  dctl.b.cgnpinnak = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 80029c2:	685a      	ldr	r2, [r3, #4]
 80029c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  return status;
}
 80029c8:	2000      	movs	r0, #0
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 80029ca:	605a      	str	r2, [r3, #4]
}
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop

080029d0 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 80029d0:	b430      	push	{r4, r5}
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 80029d2:	784b      	ldrb	r3, [r1, #1]
 80029d4:	2b01      	cmp	r3, #1
  daintmsk.d32 = 0;
 80029d6:	f04f 0200 	mov.w	r2, #0
  if (ep->is_in == 1)
 80029da:	d027      	beq.n	8002a2c <USB_OTG_EPActivate+0x5c>
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 80029dc:	780d      	ldrb	r5, [r1, #0]
 80029de:	eb00 0385 	add.w	r3, r0, r5, lsl #2
 80029e2:	6d5c      	ldr	r4, [r3, #84]	; 0x54
    daintmsk.ep.out = 1 << ep->num;
 80029e4:	2301      	movs	r3, #1
 80029e6:	40ab      	lsls	r3, r5
 80029e8:	f363 421f 	bfi	r2, r3, #16, #16
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 80029ec:	6825      	ldr	r5, [r4, #0]
  if (!depctl.b.usbactep)
 80029ee:	042b      	lsls	r3, r5, #16
 80029f0:	d415      	bmi.n	8002a1e <USB_OTG_EPActivate+0x4e>
  {
    depctl.b.mps    = ep->maxpacket;
 80029f2:	688b      	ldr	r3, [r1, #8]
 80029f4:	f891 c003 	ldrb.w	ip, [r1, #3]
 80029f8:	88c9      	ldrh	r1, [r1, #6]
 80029fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a06:	f00c 0c03 	and.w	ip, ip, #3
 8002a0a:	f001 010f 	and.w	r1, r1, #15
 8002a0e:	ea43 438c 	orr.w	r3, r3, ip, lsl #18
 8002a12:	ea43 5381 	orr.w	r3, r3, r1, lsl #22
 8002a16:	4909      	ldr	r1, [pc, #36]	; (8002a3c <USB_OTG_EPActivate+0x6c>)
 8002a18:	4029      	ands	r1, r5
 8002a1a:	430b      	orrs	r3, r1
    depctl.b.eptype = ep->type;
    depctl.b.txfnum = ep->tx_fifo_num;
    depctl.b.setd0pid = 1;
    depctl.b.usbactep = 1;
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 8002a1c:	6023      	str	r3, [r4, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 8002a1e:	6903      	ldr	r3, [r0, #16]
 8002a20:	69d9      	ldr	r1, [r3, #28]
 8002a22:	430a      	orrs	r2, r1
  return status;
}
 8002a24:	2000      	movs	r0, #0
 8002a26:	bc30      	pop	{r4, r5}
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 8002a28:	61da      	str	r2, [r3, #28]
}
 8002a2a:	4770      	bx	lr
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8002a2c:	780c      	ldrb	r4, [r1, #0]
    daintmsk.ep.in = 1 << ep->num;
 8002a2e:	40a3      	lsls	r3, r4
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8002a30:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    daintmsk.ep.in = 1 << ep->num;
 8002a34:	f363 020f 	bfi	r2, r3, #0, #16
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8002a38:	69a4      	ldr	r4, [r4, #24]
    daintmsk.ep.in = 1 << ep->num;
 8002a3a:	e7d7      	b.n	80029ec <USB_OTG_EPActivate+0x1c>
 8002a3c:	ec337800 	.word	0xec337800

08002a40 <USB_OTG_EPDeactivate>:
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8002a40:	784a      	ldrb	r2, [r1, #1]
 8002a42:	2a01      	cmp	r2, #1
  daintmsk.d32 = 0;  
 8002a44:	f04f 0c00 	mov.w	ip, #0
  if (ep->is_in == 1)
 8002a48:	d00f      	beq.n	8002a6a <USB_OTG_EPDeactivate+0x2a>
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 8002a4a:	780a      	ldrb	r2, [r1, #0]
 8002a4c:	eb00 0182 	add.w	r1, r0, r2, lsl #2
    daintmsk.ep.out = 1 << ep->num;
 8002a50:	2301      	movs	r3, #1
 8002a52:	4093      	lsls	r3, r2
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 8002a54:	6d49      	ldr	r1, [r1, #84]	; 0x54
    daintmsk.ep.out = 1 << ep->num;
 8002a56:	f363 4c1f 	bfi	ip, r3, #16, #16
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 8002a5a:	6902      	ldr	r2, [r0, #16]
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 8002a5c:	2000      	movs	r0, #0
 8002a5e:	6008      	str	r0, [r1, #0]
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 8002a60:	69d3      	ldr	r3, [r2, #28]
 8002a62:	ea23 030c 	bic.w	r3, r3, ip
 8002a66:	61d3      	str	r3, [r2, #28]
  return status;
}
 8002a68:	4770      	bx	lr
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8002a6a:	780b      	ldrb	r3, [r1, #0]
 8002a6c:	eb00 0183 	add.w	r1, r0, r3, lsl #2
    daintmsk.ep.in = 1 << ep->num;
 8002a70:	409a      	lsls	r2, r3
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8002a72:	6989      	ldr	r1, [r1, #24]
    daintmsk.ep.in = 1 << ep->num;
 8002a74:	f362 0c0f 	bfi	ip, r2, #0, #16
 8002a78:	e7ef      	b.n	8002a5a <USB_OTG_EPDeactivate+0x1a>
 8002a7a:	bf00      	nop

08002a7c <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8002a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t fifoemptymsk = 0;  
  
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 8002a80:	784b      	ldrb	r3, [r1, #1]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d030      	beq.n	8002ae8 <USB_OTG_EPStartXfer+0x6c>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 8002a86:	780b      	ldrb	r3, [r1, #0]
 8002a88:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002a8c:	6d5c      	ldr	r4, [r3, #84]	; 0x54
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 8002a8e:	694b      	ldr	r3, [r1, #20]
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 8002a90:	6822      	ldr	r2, [r4, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 8002a92:	6925      	ldr	r5, [r4, #16]
    if (ep->xfer_len == 0)
 8002a94:	b31b      	cbz	r3, 8002ade <USB_OTG_EPStartXfer+0x62>
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 8002a96:	688e      	ldr	r6, [r1, #8]
 8002a98:	4433      	add	r3, r6
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	fbb3 f3f6 	udiv	r3, r3, r6
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 8002aa0:	f3c3 0c09 	ubfx	ip, r3, #0, #10
 8002aa4:	fb06 fc0c 	mul.w	ip, r6, ip
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 8002aa8:	f3c3 0309 	ubfx	r3, r3, #0, #10
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 8002aac:	f3cc 0c12 	ubfx	ip, ip, #0, #19
 8002ab0:	ea4c 43c3 	orr.w	r3, ip, r3, lsl #19
 8002ab4:	f363 051c 	bfi	r5, r3, #0, #29
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 8002ab8:	6125      	str	r5, [r4, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8002aba:	78c3      	ldrb	r3, [r0, #3]
 8002abc:	2b01      	cmp	r3, #1
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8002abe:	bf04      	itt	eq
 8002ac0:	690b      	ldreq	r3, [r1, #16]
 8002ac2:	6163      	streq	r3, [r4, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 8002ac4:	78cb      	ldrb	r3, [r1, #3]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d044      	beq.n	8002b54 <USB_OTG_EPStartXfer+0xd8>
      {
        depctl.b.setd0pid = 1;
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
 8002aca:	f3c2 6307 	ubfx	r3, r2, #24, #8
 8002ace:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8002ad2:	f363 621f 	bfi	r2, r3, #24, #8
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 8002ad6:	6022      	str	r2, [r4, #0]
  }
  return status;
}
 8002ad8:	2000      	movs	r0, #0
 8002ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      deptsiz.b.xfersize = ep->maxpacket;
 8002ade:	688b      	ldr	r3, [r1, #8]
 8002ae0:	f3c3 0c12 	ubfx	ip, r3, #0, #19
      deptsiz.b.pktcnt = 1;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e7e3      	b.n	8002ab0 <USB_OTG_EPStartXfer+0x34>
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 8002ae8:	f891 e000 	ldrb.w	lr, [r1]
    if (ep->xfer_len == 0)
 8002aec:	694e      	ldr	r6, [r1, #20]
 8002aee:	eb00 0c8e 	add.w	ip, r0, lr, lsl #2
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 8002af2:	f8dc 7018 	ldr.w	r7, [ip, #24]
 8002af6:	683a      	ldr	r2, [r7, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 8002af8:	693c      	ldr	r4, [r7, #16]
    if (ep->xfer_len == 0)
 8002afa:	b386      	cbz	r6, 8002b5e <USB_OTG_EPStartXfer+0xe2>
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 8002afc:	f8d1 9008 	ldr.w	r9, [r1, #8]
      deptsiz.b.xfersize = ep->xfer_len;
 8002b00:	f004 4560 	and.w	r5, r4, #3758096384	; 0xe0000000
 8002b04:	4c35      	ldr	r4, [pc, #212]	; (8002bdc <USB_OTG_EPStartXfer+0x160>)
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 8002b06:	eb06 0809 	add.w	r8, r6, r9
 8002b0a:	f108 38ff 	add.w	r8, r8, #4294967295
 8002b0e:	fbb8 f8f9 	udiv	r8, r8, r9
      deptsiz.b.xfersize = ep->xfer_len;
 8002b12:	ea04 44c8 	and.w	r4, r4, r8, lsl #19
 8002b16:	f3c6 0812 	ubfx	r8, r6, #0, #19
 8002b1a:	ea44 0408 	orr.w	r4, r4, r8
      if (ep->type == EP_TYPE_ISOC)
 8002b1e:	f891 8003 	ldrb.w	r8, [r1, #3]
      deptsiz.b.xfersize = ep->xfer_len;
 8002b22:	432c      	orrs	r4, r5
      if (ep->type == EP_TYPE_ISOC)
 8002b24:	f1b8 0f01 	cmp.w	r8, #1
      deptsiz.b.xfersize = ep->xfer_len;
 8002b28:	4625      	mov	r5, r4
      if (ep->type == EP_TYPE_ISOC)
 8002b2a:	d045      	beq.n	8002bb8 <USB_OTG_EPStartXfer+0x13c>
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 8002b2c:	613c      	str	r4, [r7, #16]
    if (pdev->cfg.dma_enable == 1)
 8002b2e:	78c4      	ldrb	r4, [r0, #3]
 8002b30:	2c01      	cmp	r4, #1
 8002b32:	d04f      	beq.n	8002bd4 <USB_OTG_EPStartXfer+0x158>
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8002b34:	6901      	ldr	r1, [r0, #16]
 8002b36:	6b48      	ldr	r0, [r1, #52]	; 0x34
          fifoemptymsk = 1 << ep->num;
 8002b38:	fa03 f30e 	lsl.w	r3, r3, lr
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8002b3c:	4303      	orrs	r3, r0
 8002b3e:	634b      	str	r3, [r1, #52]	; 0x34
    depctl.b.cnak = 1;
 8002b40:	f3c2 6307 	ubfx	r3, r2, #24, #8
 8002b44:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8002b48:	f363 621f 	bfi	r2, r3, #24, #8
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 8002b4c:	603a      	str	r2, [r7, #0]
}
 8002b4e:	2000      	movs	r0, #0
 8002b50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (ep->even_odd_frame)
 8002b54:	794b      	ldrb	r3, [r1, #5]
 8002b56:	b363      	cbz	r3, 8002bb2 <USB_OTG_EPStartXfer+0x136>
        depctl.b.setd1pid = 1;
 8002b58:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002b5c:	e7b5      	b.n	8002aca <USB_OTG_EPStartXfer+0x4e>
      deptsiz.b.xfersize = 0;
 8002b5e:	f004 4460 	and.w	r4, r4, #3758096384	; 0xe0000000
 8002b62:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
      if (ep->type == EP_TYPE_ISOC)
 8002b66:	78cd      	ldrb	r5, [r1, #3]
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 8002b68:	613c      	str	r4, [r7, #16]
    if (pdev->cfg.dma_enable == 1)
 8002b6a:	78c3      	ldrb	r3, [r0, #3]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d02c      	beq.n	8002bca <USB_OTG_EPStartXfer+0x14e>
      if (ep->type != EP_TYPE_ISOC)
 8002b70:	2d01      	cmp	r5, #1
 8002b72:	d1e5      	bne.n	8002b40 <USB_OTG_EPStartXfer+0xc4>
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8002b74:	6900      	ldr	r0, [r0, #16]
 8002b76:	6880      	ldr	r0, [r0, #8]
      if (((dsts.b.soffn)&0x1) == 0)
 8002b78:	05c0      	lsls	r0, r0, #23
        depctl.b.setd1pid = 1;
 8002b7a:	bf54      	ite	pl
 8002b7c:	f042 5200 	orrpl.w	r2, r2, #536870912	; 0x20000000
        depctl.b.setd0pid = 1;
 8002b80:	f042 5280 	orrmi.w	r2, r2, #268435456	; 0x10000000
    depctl.b.cnak = 1;
 8002b84:	f3c2 6007 	ubfx	r0, r2, #24, #8
 8002b88:	f060 007b 	orn	r0, r0, #123	; 0x7b
 8002b8c:	f360 621f 	bfi	r2, r0, #24, #8
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 8002b90:	603a      	str	r2, [r7, #0]
  if (pdev->cfg.dma_enable == 0)
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1a0      	bne.n	8002ad8 <USB_OTG_EPStartXfer+0x5c>
    count32b =  (len + 3) / 4;
 8002b96:	b2b0      	uxth	r0, r6
 8002b98:	3003      	adds	r0, #3
    for (i = 0; i < count32b; i++, src+=4)
 8002b9a:	1080      	asrs	r0, r0, #2
    fifo = pdev->regs.DFIFO[ch_ep_num];
 8002b9c:	f8dc 40d0 	ldr.w	r4, [ip, #208]	; 0xd0
    for (i = 0; i < count32b; i++, src+=4)
 8002ba0:	d09a      	beq.n	8002ad8 <USB_OTG_EPStartXfer+0x5c>
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 8002ba2:	68ca      	ldr	r2, [r1, #12]
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 8002ba4:	f852 1b04 	ldr.w	r1, [r2], #4
 8002ba8:	6021      	str	r1, [r4, #0]
    for (i = 0; i < count32b; i++, src+=4)
 8002baa:	3301      	adds	r3, #1
 8002bac:	4298      	cmp	r0, r3
 8002bae:	d1f9      	bne.n	8002ba4 <USB_OTG_EPStartXfer+0x128>
 8002bb0:	e792      	b.n	8002ad8 <USB_OTG_EPStartXfer+0x5c>
        depctl.b.setd0pid = 1;
 8002bb2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002bb6:	e788      	b.n	8002aca <USB_OTG_EPStartXfer+0x4e>
        deptsiz.b.mc = 1;
 8002bb8:	f368 755e 	bfi	r5, r8, #29, #2
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 8002bbc:	613d      	str	r5, [r7, #16]
    if (pdev->cfg.dma_enable == 1)
 8002bbe:	78c3      	ldrb	r3, [r0, #3]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d1d7      	bne.n	8002b74 <USB_OTG_EPStartXfer+0xf8>
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 8002bc4:	690c      	ldr	r4, [r1, #16]
 8002bc6:	617c      	str	r4, [r7, #20]
    if (ep->type == EP_TYPE_ISOC)
 8002bc8:	e7d4      	b.n	8002b74 <USB_OTG_EPStartXfer+0xf8>
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 8002bca:	690c      	ldr	r4, [r1, #16]
 8002bcc:	617c      	str	r4, [r7, #20]
    if (ep->type == EP_TYPE_ISOC)
 8002bce:	2d01      	cmp	r5, #1
 8002bd0:	d1b6      	bne.n	8002b40 <USB_OTG_EPStartXfer+0xc4>
 8002bd2:	e7cf      	b.n	8002b74 <USB_OTG_EPStartXfer+0xf8>
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 8002bd4:	690b      	ldr	r3, [r1, #16]
 8002bd6:	617b      	str	r3, [r7, #20]
    if (ep->type == EP_TYPE_ISOC)
 8002bd8:	e7b2      	b.n	8002b40 <USB_OTG_EPStartXfer+0xc4>
 8002bda:	bf00      	nop
 8002bdc:	1ff80000 	.word	0x1ff80000

08002be0 <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8002be0:	b430      	push	{r4, r5}
  uint32_t fifoemptymsk = 0;
  
  depctl.d32   = 0;
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 8002be2:	784b      	ldrb	r3, [r1, #1]
 8002be4:	2b01      	cmp	r3, #1
{
 8002be6:	b082      	sub	sp, #8
  if (ep->is_in == 1)
 8002be8:	d029      	beq.n	8002c3e <USB_OTG_EP0StartXfer+0x5e>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8002bea:	780b      	ldrb	r3, [r1, #0]
 8002bec:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002bf0:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 8002bf2:	682c      	ldr	r4, [r5, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 8002bf4:	692b      	ldr	r3, [r5, #16]
 8002bf6:	9300      	str	r3, [sp, #0]
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 8002bf8:	694b      	ldr	r3, [r1, #20]
 8002bfa:	b1e3      	cbz	r3, 8002c36 <USB_OTG_EP0StartXfer+0x56>
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 8002bfc:	688b      	ldr	r3, [r1, #8]
 8002bfe:	614b      	str	r3, [r1, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 8002c00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      deptsiz.b.pktcnt = 1;
 8002c04:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002c08:	9b00      	ldr	r3, [sp, #0]
 8002c0a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8002c0e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002c12:	4313      	orrs	r3, r2
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 8002c14:	612b      	str	r3, [r5, #16]
    if (pdev->cfg.dma_enable == 1)
 8002c16:	78c3      	ldrb	r3, [r0, #3]
 8002c18:	2b01      	cmp	r3, #1
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8002c1a:	bf04      	itt	eq
 8002c1c:	690b      	ldreq	r3, [r1, #16]
 8002c1e:	616b      	streq	r3, [r5, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
 8002c20:	f3c4 6307 	ubfx	r3, r4, #24, #8
 8002c24:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8002c28:	f363 641f 	bfi	r4, r3, #24, #8
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 8002c2c:	602c      	str	r4, [r5, #0]
    
  }
  return status;
}
 8002c2e:	2000      	movs	r0, #0
 8002c30:	b002      	add	sp, #8
 8002c32:	bc30      	pop	{r4, r5}
 8002c34:	4770      	bx	lr
      deptsiz.b.xfersize = ep->maxpacket;
 8002c36:	688b      	ldr	r3, [r1, #8]
 8002c38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      deptsiz.b.pktcnt = 1;
 8002c3c:	e7e2      	b.n	8002c04 <USB_OTG_EP0StartXfer+0x24>
    in_regs = pdev->regs.INEP_REGS[0];
 8002c3e:	6982      	ldr	r2, [r0, #24]
    if (ep->xfer_len == 0)
 8002c40:	694d      	ldr	r5, [r1, #20]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 8002c42:	6814      	ldr	r4, [r2, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 8002c44:	6913      	ldr	r3, [r2, #16]
 8002c46:	9300      	str	r3, [sp, #0]
    if (ep->xfer_len == 0)
 8002c48:	b355      	cbz	r5, 8002ca0 <USB_OTG_EP0StartXfer+0xc0>
      if (ep->xfer_len > ep->maxpacket)
 8002c4a:	688b      	ldr	r3, [r1, #8]
 8002c4c:	429d      	cmp	r5, r3
        ep->xfer_len = ep->maxpacket;
 8002c4e:	bf84      	itt	hi
 8002c50:	614b      	strhi	r3, [r1, #20]
        deptsiz.b.xfersize = ep->maxpacket;
 8002c52:	f003 057f 	andhi.w	r5, r3, #127	; 0x7f
      deptsiz.b.pktcnt = 1;
 8002c56:	9b00      	ldr	r3, [sp, #0]
        deptsiz.b.xfersize = ep->xfer_len;
 8002c58:	bf98      	it	ls
 8002c5a:	f005 057f 	andls.w	r5, r5, #127	; 0x7f
      deptsiz.b.pktcnt = 1;
 8002c5e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8002c62:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002c66:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8002c6a:	431d      	orrs	r5, r3
 8002c6c:	9500      	str	r5, [sp, #0]
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 8002c6e:	9b00      	ldr	r3, [sp, #0]
 8002c70:	6113      	str	r3, [r2, #16]
    if (pdev->cfg.dma_enable == 1)
 8002c72:	78c3      	ldrb	r3, [r0, #3]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d01f      	beq.n	8002cb8 <USB_OTG_EP0StartXfer+0xd8>
    depctl.b.cnak = 1;
 8002c78:	f3c4 6507 	ubfx	r5, r4, #24, #8
 8002c7c:	f065 057b 	orn	r5, r5, #123	; 0x7b
 8002c80:	f365 641f 	bfi	r4, r5, #24, #8
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 8002c84:	6014      	str	r4, [r2, #0]
    if (pdev->cfg.dma_enable == 0)
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1d1      	bne.n	8002c2e <USB_OTG_EP0StartXfer+0x4e>
      if (ep->xfer_len > 0)
 8002c8a:	694b      	ldr	r3, [r1, #20]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0ce      	beq.n	8002c2e <USB_OTG_EP0StartXfer+0x4e>
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8002c90:	6902      	ldr	r2, [r0, #16]
          fifoemptymsk |= 1 << ep->num;
 8002c92:	7808      	ldrb	r0, [r1, #0]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8002c94:	6b51      	ldr	r1, [r2, #52]	; 0x34
          fifoemptymsk |= 1 << ep->num;
 8002c96:	2301      	movs	r3, #1
 8002c98:	4083      	lsls	r3, r0
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8002c9a:	430b      	orrs	r3, r1
 8002c9c:	6353      	str	r3, [r2, #52]	; 0x34
 8002c9e:	e7c6      	b.n	8002c2e <USB_OTG_EP0StartXfer+0x4e>
      deptsiz.b.xfersize = 0;
 8002ca0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8002ca4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002ca8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002cac:	9300      	str	r3, [sp, #0]
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 8002cae:	9b00      	ldr	r3, [sp, #0]
 8002cb0:	6113      	str	r3, [r2, #16]
    if (pdev->cfg.dma_enable == 1)
 8002cb2:	78c3      	ldrb	r3, [r0, #3]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d1df      	bne.n	8002c78 <USB_OTG_EP0StartXfer+0x98>
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 8002cb8:	780b      	ldrb	r3, [r1, #0]
 8002cba:	690d      	ldr	r5, [r1, #16]
 8002cbc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    depctl.b.cnak = 1;
 8002cc0:	f3c4 6307 	ubfx	r3, r4, #24, #8
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 8002cc4:	6981      	ldr	r1, [r0, #24]
    depctl.b.cnak = 1;
 8002cc6:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8002cca:	f363 641f 	bfi	r4, r3, #24, #8
}
 8002cce:	2000      	movs	r0, #0
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 8002cd0:	614d      	str	r5, [r1, #20]
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 8002cd2:	6014      	str	r4, [r2, #0]
}
 8002cd4:	b002      	add	sp, #8
 8002cd6:	bc30      	pop	{r4, r5}
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop

08002cdc <USB_OTG_EPSetStall>:
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 8002cdc:	784b      	ldrb	r3, [r1, #1]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d009      	beq.n	8002cf6 <USB_OTG_EPSetStall+0x1a>
    depctl.b.stall = 1;
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8002ce2:	780b      	ldrb	r3, [r1, #0]
 8002ce4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002ce8:	6d42      	ldr	r2, [r0, #84]	; 0x54
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8002cea:	6813      	ldr	r3, [r2, #0]
    /* set the stall bit */
    depctl.b.stall = 1;
 8002cec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8002cf0:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	4770      	bx	lr
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8002cf6:	780a      	ldrb	r2, [r1, #0]
    depctl.b.stall = 1;
 8002cf8:	4909      	ldr	r1, [pc, #36]	; (8002d20 <USB_OTG_EPSetStall+0x44>)
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8002cfa:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002cfe:	6980      	ldr	r0, [r0, #24]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8002d00:	6802      	ldr	r2, [r0, #0]
    if (depctl.b.epena)
 8002d02:	2a00      	cmp	r2, #0
      depctl.b.epdis = 1;
 8002d04:	bfa8      	it	ge
 8002d06:	f3c2 7380 	ubfxge	r3, r2, #30, #1
    depctl.b.stall = 1;
 8002d0a:	039b      	lsls	r3, r3, #14
 8002d0c:	ea01 4112 	and.w	r1, r1, r2, lsr #16
 8002d10:	f043 0320 	orr.w	r3, r3, #32
 8002d14:	430b      	orrs	r3, r1
 8002d16:	f363 421f 	bfi	r2, r3, #16, #16
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8002d1a:	6002      	str	r2, [r0, #0]
}
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	4770      	bx	lr
 8002d20:	ffffbfdf 	.word	0xffffbfdf

08002d24 <USB_OTG_EPClearStall>:
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
 8002d24:	784b      	ldrb	r3, [r1, #1]
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8002d26:	78ca      	ldrb	r2, [r1, #3]
  if (ep->is_in == 1)
 8002d28:	2b01      	cmp	r3, #1
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8002d2a:	780b      	ldrb	r3, [r1, #0]
 8002d2c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8002d30:	f1a2 0202 	sub.w	r2, r2, #2
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8002d34:	bf0c      	ite	eq
 8002d36:	6980      	ldreq	r0, [r0, #24]
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8002d38:	6d40      	ldrne	r0, [r0, #84]	; 0x54
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8002d3a:	6803      	ldr	r3, [r0, #0]
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8002d3c:	2a01      	cmp	r2, #1
  depctl.b.stall = 0;
 8002d3e:	f36f 5355 	bfc	r3, #21, #1
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 8002d42:	bf8c      	ite	hi
 8002d44:	f3c3 7200 	ubfxhi	r2, r3, #28, #1
 8002d48:	2201      	movls	r2, #1
 8002d4a:	f362 731c 	bfi	r3, r2, #28, #1
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8002d4e:	6003      	str	r3, [r0, #0]
  return status;
}
 8002d50:	2000      	movs	r0, #0
 8002d52:	4770      	bx	lr

08002d54 <USB_OTG_ReadDevAllOutEp_itr>:
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8002d54:	6903      	ldr	r3, [r0, #16]
 8002d56:	6998      	ldr	r0, [r3, #24]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	4018      	ands	r0, r3
  return ((v & 0xffff0000) >> 16);
}
 8002d5c:	0c00      	lsrs	r0, r0, #16
 8002d5e:	4770      	bx	lr

08002d60 <USB_OTG_ReadDevOutEP_itr>:
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 8002d60:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 8002d64:	6903      	ldr	r3, [r0, #16]
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 8002d66:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002d68:	6890      	ldr	r0, [r2, #8]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 8002d6a:	695b      	ldr	r3, [r3, #20]
  return v;
}
 8002d6c:	4018      	ands	r0, r3
 8002d6e:	4770      	bx	lr

08002d70 <USB_OTG_ReadDevAllInEPItr>:
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8002d70:	6903      	ldr	r3, [r0, #16]
 8002d72:	6998      	ldr	r0, [r3, #24]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	4018      	ands	r0, r3
  return (v & 0xffff);
}
 8002d78:	b280      	uxth	r0, r0
 8002d7a:	4770      	bx	lr

08002d7c <USB_OTG_EP0_OutStart>:
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
  doeptsize0.b.pktcnt = 1;
  doeptsize0.b.xfersize = 8 * 3;
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 8002d7c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002d7e:	4a06      	ldr	r2, [pc, #24]	; (8002d98 <USB_OTG_EP0_OutStart+0x1c>)
 8002d80:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 8002d82:	78c2      	ldrb	r2, [r0, #3]
 8002d84:	2a01      	cmp	r2, #1
 8002d86:	d106      	bne.n	8002d96 <USB_OTG_EP0_OutStart+0x1a>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 8002d88:	f200 50cc 	addw	r0, r0, #1484	; 0x5cc
 8002d8c:	6158      	str	r0, [r3, #20]
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
    doepctl.b.epena = 1;
    doepctl.d32 = 0x80008000;
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 8002d8e:	f04f 2280 	mov.w	r2, #2147516416	; 0x80008000
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 8002d92:	6819      	ldr	r1, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 8002d94:	601a      	str	r2, [r3, #0]
  }
}
 8002d96:	4770      	bx	lr
 8002d98:	c0080018 	.word	0xc0080018

08002d9c <USB_OTG_UngateClock>:
* @param  None
* @retval : None
*/
void USB_OTG_UngateClock(USB_OTG_CORE_HANDLE *pdev)
{
  if(pdev->cfg.low_power)
 8002d9c:	7a83      	ldrb	r3, [r0, #10]
 8002d9e:	b163      	cbz	r3, 8002dba <USB_OTG_UngateClock+0x1e>
  {
    
    USB_OTG_DSTS_TypeDef     dsts;
    USB_OTG_PCGCCTL_TypeDef  power; 
    
    dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8002da0:	6903      	ldr	r3, [r0, #16]
 8002da2:	689b      	ldr	r3, [r3, #8]
    
    if(dsts.b.suspsts == 1)
 8002da4:	07db      	lsls	r3, r3, #31
 8002da6:	d508      	bpl.n	8002dba <USB_OTG_UngateClock+0x1e>
    {
      /* un-gate USB Core clock */
      power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 8002da8:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
      power.b.gatehclk = 0;
      power.b.stoppclk = 0;
      USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 8002dac:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
      power.b.stoppclk = 0;
 8002db0:	f023 0103 	bic.w	r1, r3, #3
 8002db4:	f361 0307 	bfi	r3, r1, #0, #8
      USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 8002db8:	6013      	str	r3, [r2, #0]
      
    }
  }
}
 8002dba:	4770      	bx	lr

08002dbc <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 8002dbc:	b510      	push	{r4, lr}
 8002dbe:	4604      	mov	r4, r0
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 8002dc0:	f7ff f900 	bl	8001fc4 <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.device_address = 0;
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002dc4:	7862      	ldrb	r2, [r4, #1]
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8002dc6:	2001      	movs	r0, #1
  pdev->dev.device_address = 0;
 8002dc8:	2300      	movs	r3, #0
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8002dca:	f884 0112 	strb.w	r0, [r4, #274]	; 0x112
  pdev->dev.device_address = 0;
 8002dce:	f884 3114 	strb.w	r3, [r4, #276]	; 0x114
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002dd2:	2a00      	cmp	r2, #0
 8002dd4:	f000 81cf 	beq.w	8003176 <DCD_Init+0x3ba>
  {
    ep = &pdev->dev.in_ep[i];
    /* Init ep structure */
    ep->is_in = 1;
    ep->num = i;
 8002dd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ddc:	f8a4 111c 	strh.w	r1, [r4, #284]	; 0x11c
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002de0:	4282      	cmp	r2, r0
    ep->tx_fifo_num = i;
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 8002de2:	f04f 0140 	mov.w	r1, #64	; 0x40
    ep->xfer_buff = 0;
 8002de6:	e9c4 1349 	strd	r1, r3, [r4, #292]	; 0x124
    ep->tx_fifo_num = i;
 8002dea:	f8a4 3122 	strh.w	r3, [r4, #290]	; 0x122
    ep->type = EP_TYPE_CTRL;
 8002dee:	f884 311f 	strb.w	r3, [r4, #287]	; 0x11f
    ep->xfer_len = 0;
 8002df2:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002df6:	f000 81d0 	beq.w	800319a <DCD_Init+0x3de>
    ep->tx_fifo_num = i;
 8002dfa:	f8a4 014a 	strh.w	r0, [r4, #330]	; 0x14a
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002dfe:	2a02      	cmp	r2, #2
    ep->num = i;
 8002e00:	f240 1001 	movw	r0, #257	; 0x101
    ep->xfer_buff = 0;
 8002e04:	e9c4 1353 	strd	r1, r3, [r4, #332]	; 0x14c
    ep->type = EP_TYPE_CTRL;
 8002e08:	f884 3147 	strb.w	r3, [r4, #327]	; 0x147
    ep->xfer_len = 0;
 8002e0c:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
    ep->num = i;
 8002e10:	f8a4 0144 	strh.w	r0, [r4, #324]	; 0x144
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e14:	f000 80d2 	beq.w	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002e18:	f44f 7081 	mov.w	r0, #258	; 0x102
 8002e1c:	f8a4 016c 	strh.w	r0, [r4, #364]	; 0x16c
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e20:	2a03      	cmp	r2, #3
    ep->tx_fifo_num = i;
 8002e22:	f04f 0002 	mov.w	r0, #2
    ep->xfer_buff = 0;
 8002e26:	e9c4 135d 	strd	r1, r3, [r4, #372]	; 0x174
    ep->tx_fifo_num = i;
 8002e2a:	f8a4 0172 	strh.w	r0, [r4, #370]	; 0x172
    ep->type = EP_TYPE_CTRL;
 8002e2e:	f884 316f 	strb.w	r3, [r4, #367]	; 0x16f
    ep->xfer_len = 0;
 8002e32:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e36:	f000 80c1 	beq.w	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002e3a:	f240 1003 	movw	r0, #259	; 0x103
 8002e3e:	f8a4 0194 	strh.w	r0, [r4, #404]	; 0x194
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e42:	2a04      	cmp	r2, #4
    ep->tx_fifo_num = i;
 8002e44:	f04f 0003 	mov.w	r0, #3
    ep->xfer_buff = 0;
 8002e48:	e9c4 1367 	strd	r1, r3, [r4, #412]	; 0x19c
    ep->tx_fifo_num = i;
 8002e4c:	f8a4 019a 	strh.w	r0, [r4, #410]	; 0x19a
    ep->type = EP_TYPE_CTRL;
 8002e50:	f884 3197 	strb.w	r3, [r4, #407]	; 0x197
    ep->xfer_len = 0;
 8002e54:	f8c4 31a8 	str.w	r3, [r4, #424]	; 0x1a8
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e58:	f000 80b0 	beq.w	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002e5c:	f44f 7082 	mov.w	r0, #260	; 0x104
 8002e60:	f8a4 01bc 	strh.w	r0, [r4, #444]	; 0x1bc
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e64:	2a05      	cmp	r2, #5
    ep->tx_fifo_num = i;
 8002e66:	f04f 0004 	mov.w	r0, #4
    ep->xfer_buff = 0;
 8002e6a:	e9c4 1371 	strd	r1, r3, [r4, #452]	; 0x1c4
    ep->tx_fifo_num = i;
 8002e6e:	f8a4 01c2 	strh.w	r0, [r4, #450]	; 0x1c2
    ep->type = EP_TYPE_CTRL;
 8002e72:	f884 31bf 	strb.w	r3, [r4, #447]	; 0x1bf
    ep->xfer_len = 0;
 8002e76:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e7a:	f000 809f 	beq.w	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002e7e:	f240 1005 	movw	r0, #261	; 0x105
 8002e82:	f8a4 01e4 	strh.w	r0, [r4, #484]	; 0x1e4
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e86:	2a06      	cmp	r2, #6
    ep->tx_fifo_num = i;
 8002e88:	f04f 0005 	mov.w	r0, #5
    ep->xfer_buff = 0;
 8002e8c:	e9c4 137b 	strd	r1, r3, [r4, #492]	; 0x1ec
    ep->tx_fifo_num = i;
 8002e90:	f8a4 01ea 	strh.w	r0, [r4, #490]	; 0x1ea
    ep->type = EP_TYPE_CTRL;
 8002e94:	f884 31e7 	strb.w	r3, [r4, #487]	; 0x1e7
    ep->xfer_len = 0;
 8002e98:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002e9c:	f000 808e 	beq.w	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002ea0:	f44f 7083 	mov.w	r0, #262	; 0x106
 8002ea4:	f8a4 020c 	strh.w	r0, [r4, #524]	; 0x20c
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002ea8:	2a07      	cmp	r2, #7
    ep->tx_fifo_num = i;
 8002eaa:	f04f 0006 	mov.w	r0, #6
    ep->xfer_buff = 0;
 8002eae:	e9c4 1385 	strd	r1, r3, [r4, #532]	; 0x214
    ep->tx_fifo_num = i;
 8002eb2:	f8a4 0212 	strh.w	r0, [r4, #530]	; 0x212
    ep->type = EP_TYPE_CTRL;
 8002eb6:	f884 320f 	strb.w	r3, [r4, #527]	; 0x20f
    ep->xfer_len = 0;
 8002eba:	f8c4 3220 	str.w	r3, [r4, #544]	; 0x220
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002ebe:	d07d      	beq.n	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002ec0:	f240 1007 	movw	r0, #263	; 0x107
 8002ec4:	f8a4 0234 	strh.w	r0, [r4, #564]	; 0x234
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002ec8:	2a08      	cmp	r2, #8
    ep->tx_fifo_num = i;
 8002eca:	f04f 0007 	mov.w	r0, #7
    ep->xfer_buff = 0;
 8002ece:	e9c4 138f 	strd	r1, r3, [r4, #572]	; 0x23c
    ep->tx_fifo_num = i;
 8002ed2:	f8a4 023a 	strh.w	r0, [r4, #570]	; 0x23a
    ep->type = EP_TYPE_CTRL;
 8002ed6:	f884 3237 	strb.w	r3, [r4, #567]	; 0x237
    ep->xfer_len = 0;
 8002eda:	f8c4 3248 	str.w	r3, [r4, #584]	; 0x248
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002ede:	d06d      	beq.n	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002ee0:	f44f 7084 	mov.w	r0, #264	; 0x108
 8002ee4:	f8a4 025c 	strh.w	r0, [r4, #604]	; 0x25c
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002ee8:	2a09      	cmp	r2, #9
    ep->tx_fifo_num = i;
 8002eea:	f04f 0008 	mov.w	r0, #8
    ep->xfer_buff = 0;
 8002eee:	e9c4 1399 	strd	r1, r3, [r4, #612]	; 0x264
    ep->tx_fifo_num = i;
 8002ef2:	f8a4 0262 	strh.w	r0, [r4, #610]	; 0x262
    ep->type = EP_TYPE_CTRL;
 8002ef6:	f884 325f 	strb.w	r3, [r4, #607]	; 0x25f
    ep->xfer_len = 0;
 8002efa:	f8c4 3270 	str.w	r3, [r4, #624]	; 0x270
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002efe:	d05d      	beq.n	8002fbc <DCD_Init+0x200>
    ep->tx_fifo_num = i;
 8002f00:	2109      	movs	r1, #9
    ep->num = i;
 8002f02:	f240 1009 	movw	r0, #265	; 0x109
    ep->tx_fifo_num = i;
 8002f06:	f8a4 128a 	strh.w	r1, [r4, #650]	; 0x28a
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f0a:	2a0a      	cmp	r2, #10
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 8002f0c:	f04f 0140 	mov.w	r1, #64	; 0x40
    ep->xfer_buff = 0;
 8002f10:	e9c4 13a3 	strd	r1, r3, [r4, #652]	; 0x28c
    ep->num = i;
 8002f14:	f8a4 0284 	strh.w	r0, [r4, #644]	; 0x284
    ep->type = EP_TYPE_CTRL;
 8002f18:	f884 3287 	strb.w	r3, [r4, #647]	; 0x287
    ep->xfer_len = 0;
 8002f1c:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f20:	d04c      	beq.n	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002f22:	f44f 7085 	mov.w	r0, #266	; 0x10a
 8002f26:	f8a4 02ac 	strh.w	r0, [r4, #684]	; 0x2ac
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f2a:	2a0b      	cmp	r2, #11
    ep->tx_fifo_num = i;
 8002f2c:	f04f 000a 	mov.w	r0, #10
    ep->xfer_buff = 0;
 8002f30:	e9c4 13ad 	strd	r1, r3, [r4, #692]	; 0x2b4
    ep->tx_fifo_num = i;
 8002f34:	f8a4 02b2 	strh.w	r0, [r4, #690]	; 0x2b2
    ep->type = EP_TYPE_CTRL;
 8002f38:	f884 32af 	strb.w	r3, [r4, #687]	; 0x2af
    ep->xfer_len = 0;
 8002f3c:	f8c4 32c0 	str.w	r3, [r4, #704]	; 0x2c0
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f40:	d03c      	beq.n	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002f42:	f240 100b 	movw	r0, #267	; 0x10b
 8002f46:	f8a4 02d4 	strh.w	r0, [r4, #724]	; 0x2d4
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f4a:	2a0c      	cmp	r2, #12
    ep->tx_fifo_num = i;
 8002f4c:	f04f 000b 	mov.w	r0, #11
    ep->xfer_buff = 0;
 8002f50:	e9c4 13b7 	strd	r1, r3, [r4, #732]	; 0x2dc
    ep->tx_fifo_num = i;
 8002f54:	f8a4 02da 	strh.w	r0, [r4, #730]	; 0x2da
    ep->type = EP_TYPE_CTRL;
 8002f58:	f884 32d7 	strb.w	r3, [r4, #727]	; 0x2d7
    ep->xfer_len = 0;
 8002f5c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f60:	d02c      	beq.n	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002f62:	f44f 7086 	mov.w	r0, #268	; 0x10c
 8002f66:	f8a4 02fc 	strh.w	r0, [r4, #764]	; 0x2fc
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f6a:	2a0d      	cmp	r2, #13
    ep->tx_fifo_num = i;
 8002f6c:	f04f 000c 	mov.w	r0, #12
    ep->xfer_buff = 0;
 8002f70:	e9c4 13c1 	strd	r1, r3, [r4, #772]	; 0x304
    ep->tx_fifo_num = i;
 8002f74:	f8a4 0302 	strh.w	r0, [r4, #770]	; 0x302
    ep->type = EP_TYPE_CTRL;
 8002f78:	f884 32ff 	strb.w	r3, [r4, #767]	; 0x2ff
    ep->xfer_len = 0;
 8002f7c:	f8c4 3310 	str.w	r3, [r4, #784]	; 0x310
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f80:	d01c      	beq.n	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002f82:	f240 100d 	movw	r0, #269	; 0x10d
 8002f86:	f8a4 0324 	strh.w	r0, [r4, #804]	; 0x324
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002f8a:	2a0e      	cmp	r2, #14
    ep->tx_fifo_num = i;
 8002f8c:	f04f 000d 	mov.w	r0, #13
    ep->xfer_buff = 0;
 8002f90:	e9c4 13cb 	strd	r1, r3, [r4, #812]	; 0x32c
    ep->tx_fifo_num = i;
 8002f94:	f8a4 032a 	strh.w	r0, [r4, #810]	; 0x32a
    ep->type = EP_TYPE_CTRL;
 8002f98:	f884 3327 	strb.w	r3, [r4, #807]	; 0x327
    ep->xfer_len = 0;
 8002f9c:	f8c4 3338 	str.w	r3, [r4, #824]	; 0x338
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8002fa0:	d00c      	beq.n	8002fbc <DCD_Init+0x200>
    ep->num = i;
 8002fa2:	f44f 7087 	mov.w	r0, #270	; 0x10e
    ep->xfer_buff = 0;
 8002fa6:	e9c4 13d5 	strd	r1, r3, [r4, #852]	; 0x354
    ep->num = i;
 8002faa:	f8a4 034c 	strh.w	r0, [r4, #844]	; 0x34c
    ep->tx_fifo_num = i;
 8002fae:	200e      	movs	r0, #14
 8002fb0:	f8a4 0352 	strh.w	r0, [r4, #850]	; 0x352
    ep->type = EP_TYPE_CTRL;
 8002fb4:	f884 334f 	strb.w	r3, [r4, #847]	; 0x34f
    ep->xfer_len = 0;
 8002fb8:	f8c4 3360 	str.w	r3, [r4, #864]	; 0x360
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    ep = &pdev->dev.out_ep[i];
    /* Init ep structure */
    ep->is_in = 0;
    ep->num = i;
 8002fbc:	2300      	movs	r3, #0
    ep->tx_fifo_num = i;
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8002fbe:	2140      	movs	r1, #64	; 0x40
    ep->num = i;
 8002fc0:	2001      	movs	r0, #1
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002fc2:	2a02      	cmp	r2, #2
    ep->xfer_buff = 0;
 8002fc4:	e9c4 13df 	strd	r1, r3, [r4, #892]	; 0x37c
 8002fc8:	e9c4 13e9 	strd	r1, r3, [r4, #932]	; 0x3a4
    ep->num = i;
 8002fcc:	f8a4 3374 	strh.w	r3, [r4, #884]	; 0x374
    ep->tx_fifo_num = i;
 8002fd0:	f8a4 337a 	strh.w	r3, [r4, #890]	; 0x37a
    ep->type = EP_TYPE_CTRL;
 8002fd4:	f884 3377 	strb.w	r3, [r4, #887]	; 0x377
    ep->xfer_len = 0;
 8002fd8:	f8c4 3388 	str.w	r3, [r4, #904]	; 0x388
    ep->num = i;
 8002fdc:	f8a4 039c 	strh.w	r0, [r4, #924]	; 0x39c
    ep->tx_fifo_num = i;
 8002fe0:	f8a4 03a2 	strh.w	r0, [r4, #930]	; 0x3a2
    ep->type = EP_TYPE_CTRL;
 8002fe4:	f884 339f 	strb.w	r3, [r4, #927]	; 0x39f
    ep->xfer_len = 0;
 8002fe8:	f8c4 33b0 	str.w	r3, [r4, #944]	; 0x3b0
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002fec:	f000 80c3 	beq.w	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 8002ff0:	2002      	movs	r0, #2
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002ff2:	2a03      	cmp	r2, #3
    ep->xfer_buff = 0;
 8002ff4:	e9c4 13f3 	strd	r1, r3, [r4, #972]	; 0x3cc
    ep->num = i;
 8002ff8:	f8a4 03c4 	strh.w	r0, [r4, #964]	; 0x3c4
    ep->tx_fifo_num = i;
 8002ffc:	f8a4 03ca 	strh.w	r0, [r4, #970]	; 0x3ca
    ep->type = EP_TYPE_CTRL;
 8003000:	f884 33c7 	strb.w	r3, [r4, #967]	; 0x3c7
    ep->xfer_len = 0;
 8003004:	f8c4 33d8 	str.w	r3, [r4, #984]	; 0x3d8
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003008:	f000 80b5 	beq.w	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 800300c:	2003      	movs	r0, #3
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800300e:	2a04      	cmp	r2, #4
    ep->xfer_buff = 0;
 8003010:	e9c4 13fd 	strd	r1, r3, [r4, #1012]	; 0x3f4
    ep->num = i;
 8003014:	f8a4 03ec 	strh.w	r0, [r4, #1004]	; 0x3ec
    ep->tx_fifo_num = i;
 8003018:	f8a4 03f2 	strh.w	r0, [r4, #1010]	; 0x3f2
    ep->type = EP_TYPE_CTRL;
 800301c:	f884 33ef 	strb.w	r3, [r4, #1007]	; 0x3ef
    ep->xfer_len = 0;
 8003020:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003024:	f000 80a7 	beq.w	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 8003028:	2004      	movs	r0, #4
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800302a:	2a05      	cmp	r2, #5
    ep->num = i;
 800302c:	f8a4 0414 	strh.w	r0, [r4, #1044]	; 0x414
    ep->tx_fifo_num = i;
 8003030:	f8a4 041a 	strh.w	r0, [r4, #1050]	; 0x41a
    ep->type = EP_TYPE_CTRL;
 8003034:	f884 3417 	strb.w	r3, [r4, #1047]	; 0x417
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8003038:	f8c4 141c 	str.w	r1, [r4, #1052]	; 0x41c
    ep->xfer_buff = 0;
 800303c:	f8c4 3420 	str.w	r3, [r4, #1056]	; 0x420
    ep->xfer_len = 0;
 8003040:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003044:	f000 8097 	beq.w	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 8003048:	2005      	movs	r0, #5
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800304a:	2a06      	cmp	r2, #6
    ep->num = i;
 800304c:	f8a4 043c 	strh.w	r0, [r4, #1084]	; 0x43c
    ep->tx_fifo_num = i;
 8003050:	f8a4 0442 	strh.w	r0, [r4, #1090]	; 0x442
    ep->type = EP_TYPE_CTRL;
 8003054:	f884 343f 	strb.w	r3, [r4, #1087]	; 0x43f
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8003058:	f8c4 1444 	str.w	r1, [r4, #1092]	; 0x444
    ep->xfer_buff = 0;
 800305c:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
    ep->xfer_len = 0;
 8003060:	f8c4 3450 	str.w	r3, [r4, #1104]	; 0x450
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003064:	f000 8087 	beq.w	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 8003068:	2006      	movs	r0, #6
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800306a:	2a07      	cmp	r2, #7
    ep->num = i;
 800306c:	f8a4 0464 	strh.w	r0, [r4, #1124]	; 0x464
    ep->tx_fifo_num = i;
 8003070:	f8a4 046a 	strh.w	r0, [r4, #1130]	; 0x46a
    ep->type = EP_TYPE_CTRL;
 8003074:	f884 3467 	strb.w	r3, [r4, #1127]	; 0x467
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8003078:	f8c4 146c 	str.w	r1, [r4, #1132]	; 0x46c
    ep->xfer_buff = 0;
 800307c:	f8c4 3470 	str.w	r3, [r4, #1136]	; 0x470
    ep->xfer_len = 0;
 8003080:	f8c4 3478 	str.w	r3, [r4, #1144]	; 0x478
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003084:	d077      	beq.n	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 8003086:	2007      	movs	r0, #7
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003088:	2a08      	cmp	r2, #8
    ep->num = i;
 800308a:	f8a4 048c 	strh.w	r0, [r4, #1164]	; 0x48c
    ep->tx_fifo_num = i;
 800308e:	f8a4 0492 	strh.w	r0, [r4, #1170]	; 0x492
    ep->type = EP_TYPE_CTRL;
 8003092:	f884 348f 	strb.w	r3, [r4, #1167]	; 0x48f
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8003096:	f8c4 1494 	str.w	r1, [r4, #1172]	; 0x494
    ep->xfer_buff = 0;
 800309a:	f8c4 3498 	str.w	r3, [r4, #1176]	; 0x498
    ep->xfer_len = 0;
 800309e:	f8c4 34a0 	str.w	r3, [r4, #1184]	; 0x4a0
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80030a2:	d068      	beq.n	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 80030a4:	2008      	movs	r0, #8
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80030a6:	2a09      	cmp	r2, #9
    ep->num = i;
 80030a8:	f8a4 04b4 	strh.w	r0, [r4, #1204]	; 0x4b4
    ep->tx_fifo_num = i;
 80030ac:	f8a4 04ba 	strh.w	r0, [r4, #1210]	; 0x4ba
    ep->type = EP_TYPE_CTRL;
 80030b0:	f884 34b7 	strb.w	r3, [r4, #1207]	; 0x4b7
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 80030b4:	f8c4 14bc 	str.w	r1, [r4, #1212]	; 0x4bc
    ep->xfer_buff = 0;
 80030b8:	f8c4 34c0 	str.w	r3, [r4, #1216]	; 0x4c0
    ep->xfer_len = 0;
 80030bc:	f8c4 34c8 	str.w	r3, [r4, #1224]	; 0x4c8
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80030c0:	d059      	beq.n	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 80030c2:	2009      	movs	r0, #9
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80030c4:	2a0a      	cmp	r2, #10
    ep->num = i;
 80030c6:	f8a4 04dc 	strh.w	r0, [r4, #1244]	; 0x4dc
    ep->tx_fifo_num = i;
 80030ca:	f8a4 04e2 	strh.w	r0, [r4, #1250]	; 0x4e2
    ep->type = EP_TYPE_CTRL;
 80030ce:	f884 34df 	strb.w	r3, [r4, #1247]	; 0x4df
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 80030d2:	f8c4 14e4 	str.w	r1, [r4, #1252]	; 0x4e4
    ep->xfer_buff = 0;
 80030d6:	f8c4 34e8 	str.w	r3, [r4, #1256]	; 0x4e8
    ep->xfer_len = 0;
 80030da:	f8c4 34f0 	str.w	r3, [r4, #1264]	; 0x4f0
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80030de:	d04a      	beq.n	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 80030e0:	200a      	movs	r0, #10
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80030e2:	2a0b      	cmp	r2, #11
    ep->num = i;
 80030e4:	f8a4 0504 	strh.w	r0, [r4, #1284]	; 0x504
    ep->tx_fifo_num = i;
 80030e8:	f8a4 050a 	strh.w	r0, [r4, #1290]	; 0x50a
    ep->type = EP_TYPE_CTRL;
 80030ec:	f884 3507 	strb.w	r3, [r4, #1287]	; 0x507
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 80030f0:	f8c4 150c 	str.w	r1, [r4, #1292]	; 0x50c
    ep->xfer_buff = 0;
 80030f4:	f8c4 3510 	str.w	r3, [r4, #1296]	; 0x510
    ep->xfer_len = 0;
 80030f8:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80030fc:	d03b      	beq.n	8003176 <DCD_Init+0x3ba>
    ep->type = EP_TYPE_CTRL;
 80030fe:	2300      	movs	r3, #0
    ep->num = i;
 8003100:	200b      	movs	r0, #11
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8003102:	2140      	movs	r1, #64	; 0x40
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003104:	2a0c      	cmp	r2, #12
    ep->num = i;
 8003106:	f8a4 052c 	strh.w	r0, [r4, #1324]	; 0x52c
    ep->tx_fifo_num = i;
 800310a:	f8a4 0532 	strh.w	r0, [r4, #1330]	; 0x532
    ep->type = EP_TYPE_CTRL;
 800310e:	f884 352f 	strb.w	r3, [r4, #1327]	; 0x52f
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8003112:	f8c4 1534 	str.w	r1, [r4, #1332]	; 0x534
    ep->xfer_buff = 0;
 8003116:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    ep->xfer_len = 0;
 800311a:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800311e:	d02a      	beq.n	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 8003120:	200c      	movs	r0, #12
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003122:	2a0d      	cmp	r2, #13
    ep->num = i;
 8003124:	f8a4 0554 	strh.w	r0, [r4, #1364]	; 0x554
    ep->tx_fifo_num = i;
 8003128:	f8a4 055a 	strh.w	r0, [r4, #1370]	; 0x55a
    ep->type = EP_TYPE_CTRL;
 800312c:	f884 3557 	strb.w	r3, [r4, #1367]	; 0x557
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8003130:	f8c4 155c 	str.w	r1, [r4, #1372]	; 0x55c
    ep->xfer_buff = 0;
 8003134:	f8c4 3560 	str.w	r3, [r4, #1376]	; 0x560
    ep->xfer_len = 0;
 8003138:	f8c4 3568 	str.w	r3, [r4, #1384]	; 0x568
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800313c:	d01b      	beq.n	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 800313e:	200d      	movs	r0, #13
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003140:	2a0e      	cmp	r2, #14
    ep->num = i;
 8003142:	f8a4 057c 	strh.w	r0, [r4, #1404]	; 0x57c
    ep->tx_fifo_num = i;
 8003146:	f8a4 0582 	strh.w	r0, [r4, #1410]	; 0x582
    ep->type = EP_TYPE_CTRL;
 800314a:	f884 357f 	strb.w	r3, [r4, #1407]	; 0x57f
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 800314e:	f8c4 1584 	str.w	r1, [r4, #1412]	; 0x584
    ep->xfer_buff = 0;
 8003152:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    ep->xfer_len = 0;
 8003156:	f8c4 3590 	str.w	r3, [r4, #1424]	; 0x590
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800315a:	d00c      	beq.n	8003176 <DCD_Init+0x3ba>
    ep->num = i;
 800315c:	220e      	movs	r2, #14
 800315e:	f8a4 25a4 	strh.w	r2, [r4, #1444]	; 0x5a4
    ep->tx_fifo_num = i;
 8003162:	f8a4 25aa 	strh.w	r2, [r4, #1450]	; 0x5aa
    ep->type = EP_TYPE_CTRL;
 8003166:	f884 35a7 	strb.w	r3, [r4, #1447]	; 0x5a7
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 800316a:	f8c4 15ac 	str.w	r1, [r4, #1452]	; 0x5ac
    ep->xfer_buff = 0;
 800316e:	f8c4 35b0 	str.w	r3, [r4, #1456]	; 0x5b0
    ep->xfer_len = 0;
 8003172:	f8c4 35b8 	str.w	r3, [r4, #1464]	; 0x5b8
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 8003176:	4620      	mov	r0, r4
 8003178:	f7ff f964 	bl	8002444 <USB_OTG_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 800317c:	4620      	mov	r0, r4
 800317e:	f7ff f8bd 	bl	80022fc <USB_OTG_CoreInit>


  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 8003182:	2100      	movs	r1, #0
 8003184:	4620      	mov	r0, r4
 8003186:	f7ff f9a9 	bl	80024dc <USB_OTG_SetCurrentMode>
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 800318a:	4620      	mov	r0, r4
 800318c:	f7ff f9ca 	bl	8002524 <USB_OTG_CoreInitDev>
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 8003190:	4620      	mov	r0, r4
}
 8003192:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USB_OTG_EnableGlobalInt(pdev);
 8003196:	f7ff b94d 	b.w	8002434 <USB_OTG_EnableGlobalInt>
    ep->xfer_buff = 0;
 800319a:	e9c4 13df 	strd	r1, r3, [r4, #892]	; 0x37c
    ep->num = i;
 800319e:	f8a4 3374 	strh.w	r3, [r4, #884]	; 0x374
    ep->tx_fifo_num = i;
 80031a2:	f8a4 337a 	strh.w	r3, [r4, #890]	; 0x37a
    ep->type = EP_TYPE_CTRL;
 80031a6:	f884 3377 	strb.w	r3, [r4, #887]	; 0x377
    ep->xfer_len = 0;
 80031aa:	f8c4 3388 	str.w	r3, [r4, #904]	; 0x388
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80031ae:	e7e2      	b.n	8003176 <DCD_Init+0x3ba>

080031b0 <DCD_EP_Open>:
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 80031b0:	f011 0f80 	tst.w	r1, #128	; 0x80
{
 80031b4:	b508      	push	{r3, lr}
  if ((ep_addr & 0x80) == 0x80)
 80031b6:	d11c      	bne.n	80031f2 <DCD_EP_Open+0x42>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 80031b8:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 80031bc:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 80031c0:	f04f 0e28 	mov.w	lr, #40	; 0x28
 80031c4:	fb0e 0e01 	mla	lr, lr, r1, r0
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 80031c8:	f8cc 237c 	str.w	r2, [ip, #892]	; 0x37c
  ep->is_in = (0x80 & ep_addr) != 0;
 80031cc:	2200      	movs	r2, #0
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 80031ce:	f50e 7e5d 	add.w	lr, lr, #884	; 0x374
  ep->num   = ep_addr & 0x7F;
 80031d2:	f88c 1374 	strb.w	r1, [ip, #884]	; 0x374
  ep->type = ep_type;
 80031d6:	f88c 3377 	strb.w	r3, [ip, #887]	; 0x377
  ep->is_in = (0x80 & ep_addr) != 0;
 80031da:	f88c 2375 	strb.w	r2, [ip, #885]	; 0x375
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 80031de:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0;
 80031e0:	bf04      	itt	eq
 80031e2:	2300      	moveq	r3, #0
 80031e4:	f88e 3004 	strbeq.w	r3, [lr, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 80031e8:	4671      	mov	r1, lr
 80031ea:	f7ff fbf1 	bl	80029d0 <USB_OTG_EPActivate>
  return 0;
}
 80031ee:	2000      	movs	r0, #0
 80031f0:	bd08      	pop	{r3, pc}
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 80031f2:	f001 0c7f 	and.w	ip, r1, #127	; 0x7f
  ep->num   = ep_addr & 0x7F;
 80031f6:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 80031fa:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 80031fe:	f04f 0e28 	mov.w	lr, #40	; 0x28
 8003202:	fb0e 0e0c 	mla	lr, lr, ip, r0
  ep->maxpacket = ep_mps;
 8003206:	f8c1 2124 	str.w	r2, [r1, #292]	; 0x124
  ep->is_in = (0x80 & ep_addr) != 0;
 800320a:	2201      	movs	r2, #1
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800320c:	f50e 7e8e 	add.w	lr, lr, #284	; 0x11c
  ep->num   = ep_addr & 0x7F;
 8003210:	f881 c11c 	strb.w	ip, [r1, #284]	; 0x11c
  ep->type = ep_type;
 8003214:	f881 311f 	strb.w	r3, [r1, #287]	; 0x11f
    ep->tx_fifo_num = ep->num;
 8003218:	f8a1 c122 	strh.w	ip, [r1, #290]	; 0x122
  ep->is_in = (0x80 & ep_addr) != 0;
 800321c:	f881 211d 	strb.w	r2, [r1, #285]	; 0x11d
    ep->tx_fifo_num = ep->num;
 8003220:	e7dd      	b.n	80031de <DCD_EP_Open+0x2e>
 8003222:	bf00      	nop

08003224 <DCD_EP_Close>:
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 8003224:	fa4f fc81 	sxtb.w	ip, r1
 8003228:	f1bc 0f00 	cmp.w	ip, #0
{
 800322c:	b508      	push	{r3, lr}
 800322e:	460a      	mov	r2, r1
  if ((ep_addr&0x80) == 0x80)
 8003230:	db0d      	blt.n	800324e <DCD_EP_Close+0x2a>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8003232:	2328      	movs	r3, #40	; 0x28
 8003234:	fb03 0301 	mla	r3, r3, r1, r0
 8003238:	f503 715d 	add.w	r1, r3, #884	; 0x374
  }
  ep->num   = ep_addr & 0x7F;
  ep->is_in = (0x80 & ep_addr) != 0;
 800323c:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
  ep->num   = ep_addr & 0x7F;
 8003240:	700a      	strb	r2, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8003242:	f881 c001 	strb.w	ip, [r1, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 8003246:	f7ff fbfb 	bl	8002a40 <USB_OTG_EPDeactivate>
  return 0;
}
 800324a:	2000      	movs	r0, #0
 800324c:	bd08      	pop	{r3, pc}
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800324e:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8003252:	2328      	movs	r3, #40	; 0x28
 8003254:	fb03 0302 	mla	r3, r3, r2, r0
 8003258:	f503 718e 	add.w	r1, r3, #284	; 0x11c
 800325c:	e7ee      	b.n	800323c <DCD_EP_Close+0x18>
 800325e:	bf00      	nop

08003260 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 8003260:	b510      	push	{r4, lr}
 8003262:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 8003266:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 800326a:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800326e:	2128      	movs	r1, #40	; 0x28
  ep->xfer_len = buf_len;
 8003270:	f8cc 3388 	str.w	r3, [ip, #904]	; 0x388
  ep->xfer_count = 0;
 8003274:	2300      	movs	r3, #0
  ep->xfer_buff = pbuf;  
 8003276:	f8cc 2380 	str.w	r2, [ip, #896]	; 0x380
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
 800327a:	f88c 4374 	strb.w	r4, [ip, #884]	; 0x374
  ep->xfer_count = 0;
 800327e:	f8cc 338c 	str.w	r3, [ip, #908]	; 0x38c
  ep->is_in = 0;
 8003282:	f88c 3375 	strb.w	r3, [ip, #885]	; 0x375
  
  if (pdev->cfg.dma_enable == 1)
 8003286:	78c3      	ldrb	r3, [r0, #3]
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8003288:	fb01 0104 	mla	r1, r1, r4, r0
  if (pdev->cfg.dma_enable == 1)
 800328c:	2b01      	cmp	r3, #1
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800328e:	f501 715d 	add.w	r1, r1, #884	; 0x374
  {
    ep->dma_addr = (uint32_t)pbuf;  
 8003292:	bf08      	it	eq
 8003294:	f8cc 2384 	streq.w	r2, [ip, #900]	; 0x384
  }
  
  if ( ep->num == 0 )
 8003298:	b91c      	cbnz	r4, 80032a2 <DCD_EP_PrepareRx+0x42>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800329a:	f7ff fca1 	bl	8002be0 <USB_OTG_EP0StartXfer>
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
  }
  return 0;
}
 800329e:	2000      	movs	r0, #0
 80032a0:	bd10      	pop	{r4, pc}
    USB_OTG_EPStartXfer(pdev, ep );
 80032a2:	f7ff fbeb 	bl	8002a7c <USB_OTG_EPStartXfer>
}
 80032a6:	2000      	movs	r0, #0
 80032a8:	bd10      	pop	{r4, pc}
 80032aa:	bf00      	nop

080032ac <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 80032ac:	b510      	push	{r4, lr}
 80032ae:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 80032b2:	eb04 0e84 	add.w	lr, r4, r4, lsl #2
 80032b6:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 80032ba:	2128      	movs	r1, #40	; 0x28
  ep->num = ep_addr & 0x7F;  
  ep->xfer_buff = pbuf;
  ep->dma_addr = (uint32_t)pbuf;  
  ep->xfer_count = 0;
  ep->xfer_len  = buf_len;
 80032bc:	f8ce 3130 	str.w	r3, [lr, #304]	; 0x130
  ep->xfer_count = 0;
 80032c0:	2300      	movs	r3, #0
 80032c2:	f8ce 3134 	str.w	r3, [lr, #308]	; 0x134
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 80032c6:	fb01 0c04 	mla	ip, r1, r4, r0
  ep->is_in = 1;
 80032ca:	2301      	movs	r3, #1
  ep->dma_addr = (uint32_t)pbuf;  
 80032cc:	e9ce 224a 	strd	r2, r2, [lr, #296]	; 0x128
  ep->num = ep_addr & 0x7F;  
 80032d0:	f88e 411c 	strb.w	r4, [lr, #284]	; 0x11c
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 80032d4:	f50c 718e 	add.w	r1, ip, #284	; 0x11c
  ep->is_in = 1;
 80032d8:	f88e 311d 	strb.w	r3, [lr, #285]	; 0x11d
  
  if ( ep->num == 0 )
 80032dc:	b91c      	cbnz	r4, 80032e6 <DCD_EP_Tx+0x3a>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 80032de:	f7ff fc7f 	bl	8002be0 <USB_OTG_EP0StartXfer>
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
  }
  return 0;
}
 80032e2:	2000      	movs	r0, #0
 80032e4:	bd10      	pop	{r4, pc}
    USB_OTG_EPStartXfer(pdev, ep );
 80032e6:	f7ff fbc9 	bl	8002a7c <USB_OTG_EPStartXfer>
}
 80032ea:	2000      	movs	r0, #0
 80032ec:	bd10      	pop	{r4, pc}
 80032ee:	bf00      	nop

080032f0 <DCD_EP_Stall>:
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 80032f0:	fa4f fc81 	sxtb.w	ip, r1
 80032f4:	f1bc 0f00 	cmp.w	ip, #0
{
 80032f8:	b508      	push	{r3, lr}
 80032fa:	460a      	mov	r2, r1
  if ((0x80 & epnum) == 0x80)
 80032fc:	db0f      	blt.n	800331e <DCD_EP_Stall+0x2e>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 80032fe:	2328      	movs	r3, #40	; 0x28
 8003300:	fb03 0301 	mla	r3, r3, r1, r0
 8003304:	f503 715d 	add.w	r1, r3, #884	; 0x374
  }

  ep->is_stall = 1;
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8003308:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
  ep->is_stall = 1;
 800330c:	2301      	movs	r3, #1
 800330e:	708b      	strb	r3, [r1, #2]
  ep->num   = epnum & 0x7F;
 8003310:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 8003312:	f881 c001 	strb.w	ip, [r1, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 8003316:	f7ff fce1 	bl	8002cdc <USB_OTG_EPSetStall>
  return (0);
}
 800331a:	2000      	movs	r0, #0
 800331c:	bd08      	pop	{r3, pc}
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 800331e:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8003322:	2328      	movs	r3, #40	; 0x28
 8003324:	fb03 0302 	mla	r3, r3, r2, r0
 8003328:	f503 718e 	add.w	r1, r3, #284	; 0x11c
 800332c:	e7ec      	b.n	8003308 <DCD_EP_Stall+0x18>
 800332e:	bf00      	nop

08003330 <DCD_EP_ClrStall>:
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8003330:	fa4f fc81 	sxtb.w	ip, r1
 8003334:	f1bc 0f00 	cmp.w	ip, #0
{
 8003338:	b510      	push	{r4, lr}
 800333a:	460a      	mov	r2, r1
  if ((0x80 & epnum) == 0x80)
 800333c:	db0f      	blt.n	800335e <DCD_EP_ClrStall+0x2e>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800333e:	2328      	movs	r3, #40	; 0x28
 8003340:	fb03 0301 	mla	r3, r3, r1, r0
 8003344:	f503 715d 	add.w	r1, r3, #884	; 0x374
  }
  
  ep->is_stall = 0;  
 8003348:	2400      	movs	r4, #0
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 800334a:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
  ep->is_stall = 0;  
 800334e:	708c      	strb	r4, [r1, #2]
  ep->num   = epnum & 0x7F;
 8003350:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 8003352:	f881 c001 	strb.w	ip, [r1, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 8003356:	f7ff fce5 	bl	8002d24 <USB_OTG_EPClearStall>
  return (0);
}
 800335a:	4620      	mov	r0, r4
 800335c:	bd10      	pop	{r4, pc}
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800335e:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8003362:	2328      	movs	r3, #40	; 0x28
 8003364:	fb03 0302 	mla	r3, r3, r2, r0
 8003368:	f503 718e 	add.w	r1, r3, #284	; 0x11c
 800336c:	e7ec      	b.n	8003348 <DCD_EP_ClrStall+0x18>
 800336e:	bf00      	nop

08003370 <DCD_EP_Flush>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Flush (USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8003370:	b508      	push	{r3, lr}

  if ((epnum & 0x80) == 0x80)
 8003372:	060b      	lsls	r3, r1, #24
 8003374:	d403      	bmi.n	800337e <DCD_EP_Flush+0xe>
  {
    USB_OTG_FlushTxFifo(pdev, epnum & 0x7F);
  }
  else
  {
    USB_OTG_FlushRxFifo(pdev);
 8003376:	f7ff f891 	bl	800249c <USB_OTG_FlushRxFifo>
  }

  return (0);
}
 800337a:	2000      	movs	r0, #0
 800337c:	bd08      	pop	{r3, pc}
    USB_OTG_FlushTxFifo(pdev, epnum & 0x7F);
 800337e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8003382:	f7ff f867 	bl	8002454 <USB_OTG_FlushTxFifo>
}
 8003386:	2000      	movs	r0, #0
 8003388:	bd08      	pop	{r3, pc}
 800338a:	bf00      	nop

0800338c <DCD_EP_SetAddress>:
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
  dcfg.b.devaddr = address;
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 800338c:	6902      	ldr	r2, [r0, #16]
  dcfg.d32 = 0;
 800338e:	2300      	movs	r3, #0
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 8003390:	6810      	ldr	r0, [r2, #0]
  dcfg.b.devaddr = address;
 8003392:	f361 130a 	bfi	r3, r1, #4, #7
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 8003396:	4303      	orrs	r3, r0
 8003398:	6013      	str	r3, [r2, #0]
}
 800339a:	4770      	bx	lr

0800339c <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 800339c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033a0:	b085      	sub	sp, #20
 80033a2:	4604      	mov	r4, r0
//    GPIOB->BSRRL = GPIO_Pin_12;
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;

  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 80033a4:	f7ff f8b2 	bl	800250c <USB_OTG_IsDeviceMode>
 80033a8:	b910      	cbnz	r0, 80033b0 <USBD_OTG_ISR_Handler+0x14>
    }   
#endif    
  }
//  GPIOB->BSRRH = GPIO_Pin_12;
  return retval;
}
 80033aa:	b005      	add	sp, #20
 80033ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 80033b0:	4620      	mov	r0, r4
 80033b2:	f7ff f8b1 	bl	8002518 <USB_OTG_ReadCoreItr>
    if (gintr_status.b.outepintr)
 80033b6:	f3c0 4907 	ubfx	r9, r0, #16, #8
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 80033ba:	4606      	mov	r6, r0
    if (gintr_status.b.outepintr)
 80033bc:	f019 0008 	ands.w	r0, r9, #8
 80033c0:	f040 819d 	bne.w	80036fe <USBD_OTG_ISR_Handler+0x362>
    if (gintr_status.b.inepint)
 80033c4:	f019 0f04 	tst.w	r9, #4
 80033c8:	f040 80ed 	bne.w	80035a6 <USBD_OTG_ISR_Handler+0x20a>
    if (gintr_status.b.wkupintr)
 80033cc:	2e00      	cmp	r6, #0
 80033ce:	f2c0 81ed 	blt.w	80037ac <USBD_OTG_ISR_Handler+0x410>
     if (gintr_status.b.usbsuspend)
 80033d2:	0532      	lsls	r2, r6, #20
 80033d4:	f3c6 2707 	ubfx	r7, r6, #8, #8
 80033d8:	f100 8160 	bmi.w	800369c <USBD_OTG_ISR_Handler+0x300>
    if (gintr_status.b.sofintr)
 80033dc:	b2f5      	uxtb	r5, r6
 80033de:	0736      	lsls	r6, r6, #28
 80033e0:	d420      	bmi.n	8003424 <USBD_OTG_ISR_Handler+0x88>
    if (gintr_status.b.rxstsqlvl)
 80033e2:	06e9      	lsls	r1, r5, #27
 80033e4:	d42a      	bmi.n	800343c <USBD_OTG_ISR_Handler+0xa0>
    if (gintr_status.b.usbreset)
 80033e6:	06fa      	lsls	r2, r7, #27
 80033e8:	d451      	bmi.n	800348e <USBD_OTG_ISR_Handler+0xf2>
    if (gintr_status.b.enumdone)
 80033ea:	06bb      	lsls	r3, r7, #26
 80033ec:	d5dd      	bpl.n	80033aa <USBD_OTG_ISR_Handler+0xe>
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
 80033ee:	4620      	mov	r0, r4
 80033f0:	f7ff fada 	bl	80029a8 <USB_OTG_EP0Activate>
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 80033f4:	68e3      	ldr	r3, [r4, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 80033f6:	4620      	mov	r0, r4
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 80033f8:	68dd      	ldr	r5, [r3, #12]
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 80033fa:	f7ff fac7 	bl	800298c <USB_OTG_GetDeviceSpeed>
 80033fe:	2803      	cmp	r0, #3
 8003400:	f000 81ef 	beq.w	80037e2 <USBD_OTG_ISR_Handler+0x446>
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
    gusbcfg.b.usbtrdtim = 9;
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8003404:	2101      	movs	r1, #1
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8003406:	2240      	movs	r2, #64	; 0x40
    gusbcfg.b.usbtrdtim = 5;
 8003408:	2305      	movs	r3, #5
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800340a:	70a1      	strb	r1, [r4, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800340c:	80a2      	strh	r2, [r4, #4]
    gusbcfg.b.usbtrdtim = 5;
 800340e:	f363 258d 	bfi	r5, r3, #10, #4
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 8003412:	68e3      	ldr	r3, [r4, #12]
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.enumdone = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 8003414:	f44f 5200 	mov.w	r2, #8192	; 0x2000
      retval |= DCD_HandleEnumDone_ISR(pdev);
 8003418:	2001      	movs	r0, #1
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800341a:	60dd      	str	r5, [r3, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 800341c:	615a      	str	r2, [r3, #20]
}
 800341e:	b005      	add	sp, #20
 8003420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  USBD_DCD_INT_fops->SOF(pdev);
 8003424:	4b9c      	ldr	r3, [pc, #624]	; (8003698 <USBD_OTG_ISR_Handler+0x2fc>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4620      	mov	r0, r4
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	4798      	blx	r3
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 800342e:	68e3      	ldr	r3, [r4, #12]
 8003430:	2208      	movs	r2, #8
    if (gintr_status.b.rxstsqlvl)
 8003432:	06e9      	lsls	r1, r5, #27
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 8003434:	615a      	str	r2, [r3, #20]
      retval |= DCD_HandleSof_ISR(pdev);
 8003436:	f04f 0001 	mov.w	r0, #1
    if (gintr_status.b.rxstsqlvl)
 800343a:	d5d4      	bpl.n	80033e6 <USBD_OTG_ISR_Handler+0x4a>
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 800343c:	68e1      	ldr	r1, [r4, #12]
 800343e:	698b      	ldr	r3, [r1, #24]
 8003440:	f023 0310 	bic.w	r3, r3, #16
 8003444:	618b      	str	r3, [r1, #24]
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 8003446:	6a0e      	ldr	r6, [r1, #32]
  switch (status.b.pktsts)
 8003448:	f3c6 4243 	ubfx	r2, r6, #17, #4
 800344c:	2a02      	cmp	r2, #2
  ep = &pdev->dev.out_ep[status.b.epnum];
 800344e:	f006 050f 	and.w	r5, r6, #15
  switch (status.b.pktsts)
 8003452:	f000 81cf 	beq.w	80037f4 <USBD_OTG_ISR_Handler+0x458>
 8003456:	2a06      	cmp	r2, #6
 8003458:	d111      	bne.n	800347e <USBD_OTG_ISR_Handler+0xe2>
    ep->xfer_count += status.b.bcnt;
 800345a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800345e:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 8003462:	2208      	movs	r2, #8
 8003464:	f204 51cc 	addw	r1, r4, #1484	; 0x5cc
 8003468:	4620      	mov	r0, r4
 800346a:	f7fe fd95 	bl	8001f98 <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 800346e:	f8d5 238c 	ldr.w	r2, [r5, #908]	; 0x38c
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 8003472:	68e1      	ldr	r1, [r4, #12]
    ep->xfer_count += status.b.bcnt;
 8003474:	f3c6 130a 	ubfx	r3, r6, #4, #11
 8003478:	4413      	add	r3, r2
 800347a:	f8c5 338c 	str.w	r3, [r5, #908]	; 0x38c
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 800347e:	698b      	ldr	r3, [r1, #24]
    if (gintr_status.b.usbreset)
 8003480:	06fa      	lsls	r2, r7, #27
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 8003482:	f043 0310 	orr.w	r3, r3, #16
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 8003486:	f04f 0001 	mov.w	r0, #1
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 800348a:	618b      	str	r3, [r1, #24]
    if (gintr_status.b.usbreset)
 800348c:	d5ad      	bpl.n	80033ea <USBD_OTG_ISR_Handler+0x4e>
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 800348e:	6922      	ldr	r2, [r4, #16]
 8003490:	6853      	ldr	r3, [r2, #4]
  doepmsk.d32 = 0;
 8003492:	2500      	movs	r5, #0
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 8003494:	f023 0301 	bic.w	r3, r3, #1
 8003498:	6053      	str	r3, [r2, #4]
  USB_OTG_FlushTxFifo(pdev ,  0 );
 800349a:	4629      	mov	r1, r5
 800349c:	4620      	mov	r0, r4
 800349e:	f7fe ffd9 	bl	8002454 <USB_OTG_FlushTxFifo>
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034a2:	7862      	ldrb	r2, [r4, #1]
  diepmsk.d32 = 0;
 80034a4:	462e      	mov	r6, r5
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034a6:	2a00      	cmp	r2, #0
 80034a8:	d05d      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034aa:	69a0      	ldr	r0, [r4, #24]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034ac:	6d61      	ldr	r1, [r4, #84]	; 0x54
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034ae:	23ff      	movs	r3, #255	; 0xff
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034b0:	2a01      	cmp	r2, #1
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034b2:	6083      	str	r3, [r0, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034b4:	608b      	str	r3, [r1, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034b6:	d056      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034b8:	69e1      	ldr	r1, [r4, #28]
 80034ba:	608b      	str	r3, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034bc:	6da1      	ldr	r1, [r4, #88]	; 0x58
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034be:	2a02      	cmp	r2, #2
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034c0:	608b      	str	r3, [r1, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034c2:	d050      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034c4:	6a21      	ldr	r1, [r4, #32]
 80034c6:	608b      	str	r3, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034c8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034ca:	2a03      	cmp	r2, #3
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034cc:	608b      	str	r3, [r1, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034ce:	d04a      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034d0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80034d2:	608b      	str	r3, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034d4:	6e21      	ldr	r1, [r4, #96]	; 0x60
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034d6:	2a04      	cmp	r2, #4
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034d8:	608b      	str	r3, [r1, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034da:	d044      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034dc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80034de:	608b      	str	r3, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034e0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034e2:	2a05      	cmp	r2, #5
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034e4:	608b      	str	r3, [r1, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034e6:	d03e      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034e8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80034ea:	608b      	str	r3, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034ec:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034ee:	2a06      	cmp	r2, #6
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034f0:	608b      	str	r3, [r1, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034f2:	d038      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80034f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80034f6:	608b      	str	r3, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034f8:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034fa:	2a07      	cmp	r2, #7
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80034fc:	608b      	str	r3, [r1, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80034fe:	d032      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8003500:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003502:	608b      	str	r3, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003504:	6f21      	ldr	r1, [r4, #112]	; 0x70
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003506:	2a08      	cmp	r2, #8
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003508:	608b      	str	r3, [r1, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800350a:	d02c      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800350c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800350e:	6f63      	ldr	r3, [r4, #116]	; 0x74
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8003510:	20ff      	movs	r0, #255	; 0xff
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003512:	2a09      	cmp	r2, #9
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8003514:	6088      	str	r0, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003516:	6098      	str	r0, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003518:	d025      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800351a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800351c:	6098      	str	r0, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800351e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003520:	2a0a      	cmp	r2, #10
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003522:	6098      	str	r0, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003524:	d01f      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8003526:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003528:	6098      	str	r0, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800352a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800352c:	2a0b      	cmp	r2, #11
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800352e:	6098      	str	r0, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003530:	d019      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8003532:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003534:	6098      	str	r0, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003536:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800353a:	2a0c      	cmp	r2, #12
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800353c:	6098      	str	r0, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800353e:	d012      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8003540:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003542:	6098      	str	r0, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003544:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003548:	2a0d      	cmp	r2, #13
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800354a:	6098      	str	r0, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800354c:	d00b      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800354e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003550:	6098      	str	r0, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003552:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003556:	2a0e      	cmp	r2, #14
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003558:	6098      	str	r0, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800355a:	d004      	beq.n	8003566 <USBD_OTG_ISR_Handler+0x1ca>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800355c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800355e:	6098      	str	r0, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003560:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8003564:	6098      	str	r0, [r3, #8]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 8003566:	6923      	ldr	r3, [r4, #16]
  doepmsk.b.xfercompl = 1;
 8003568:	220b      	movs	r2, #11
 800356a:	f362 0507 	bfi	r5, r2, #0, #8
  diepmsk.b.xfercompl = 1;
 800356e:	f362 0607 	bfi	r6, r2, #0, #8
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 8003572:	f04f 32ff 	mov.w	r2, #4294967295
 8003576:	619a      	str	r2, [r3, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 8003578:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800357c:	61da      	str	r2, [r3, #28]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 800357e:	615d      	str	r5, [r3, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 8003580:	611e      	str	r6, [r3, #16]
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8003582:	681a      	ldr	r2, [r3, #0]
  dcfg.b.devaddr = 0;
 8003584:	f36f 120a 	bfc	r2, #4, #7
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 8003588:	601a      	str	r2, [r3, #0]
  USB_OTG_EP0_OutStart(pdev);
 800358a:	4620      	mov	r0, r4
 800358c:	f7ff fbf6 	bl	8002d7c <USB_OTG_EP0_OutStart>
  USBD_DCD_INT_fops->Reset(pdev);
 8003590:	4b41      	ldr	r3, [pc, #260]	; (8003698 <USBD_OTG_ISR_Handler+0x2fc>)
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8003592:	68e2      	ldr	r2, [r4, #12]
  USBD_DCD_INT_fops->Reset(pdev);
 8003594:	681b      	ldr	r3, [r3, #0]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8003596:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  USBD_DCD_INT_fops->Reset(pdev);
 800359a:	691b      	ldr	r3, [r3, #16]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800359c:	6151      	str	r1, [r2, #20]
  USBD_DCD_INT_fops->Reset(pdev);
 800359e:	4620      	mov	r0, r4
 80035a0:	4798      	blx	r3
      retval |= DCD_HandleUsbReset_ISR(pdev);
 80035a2:	2001      	movs	r0, #1
 80035a4:	e721      	b.n	80033ea <USBD_OTG_ISR_Handler+0x4e>
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 80035a6:	4620      	mov	r0, r4
 80035a8:	f7ff fbe2 	bl	8002d70 <USB_OTG_ReadDevAllInEPItr>
  while ( ep_intr )
 80035ac:	4681      	mov	r9, r0
 80035ae:	2800      	cmp	r0, #0
 80035b0:	d070      	beq.n	8003694 <USBD_OTG_ISR_Handler+0x2f8>
 80035b2:	f104 0a18 	add.w	sl, r4, #24
 80035b6:	4625      	mov	r5, r4
  uint32_t epnum = 0;
 80035b8:	f04f 0b00 	mov.w	fp, #0
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 80035bc:	9601      	str	r6, [sp, #4]
 80035be:	e019      	b.n	80035f4 <USBD_OTG_ISR_Handler+0x258>
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 80035c0:	4835      	ldr	r0, [pc, #212]	; (8003698 <USBD_OTG_ISR_Handler+0x2fc>)
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 80035c2:	f8da 6000 	ldr.w	r6, [sl]
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 80035c6:	6800      	ldr	r0, [r0, #0]
 80035c8:	4611      	mov	r1, r2
 80035ca:	6847      	ldr	r7, [r0, #4]
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 80035cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
        fifoemptymsk = 0x1 << epnum;
 80035ce:	2001      	movs	r0, #1
 80035d0:	fa00 f00b 	lsl.w	r0, r0, fp
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 80035d4:	ea22 0200 	bic.w	r2, r2, r0
 80035d8:	635a      	str	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 80035da:	2301      	movs	r3, #1
 80035dc:	60b3      	str	r3, [r6, #8]
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 80035de:	4620      	mov	r0, r4
 80035e0:	47b8      	blx	r7
  while ( ep_intr )
 80035e2:	ea5f 0959 	movs.w	r9, r9, lsr #1
    epnum++;
 80035e6:	f10b 0b01 	add.w	fp, fp, #1
  while ( ep_intr )
 80035ea:	f10a 0a04 	add.w	sl, sl, #4
 80035ee:	f105 0528 	add.w	r5, r5, #40	; 0x28
 80035f2:	d04e      	beq.n	8003692 <USBD_OTG_ISR_Handler+0x2f6>
    if (ep_intr&0x1) /* In ITR */
 80035f4:	f019 0f01 	tst.w	r9, #1
 80035f8:	d0f3      	beq.n	80035e2 <USBD_OTG_ISR_Handler+0x246>
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 80035fa:	fa5f f28b 	uxtb.w	r2, fp
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 80035fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8003602:	6998      	ldr	r0, [r3, #24]
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 8003604:	6923      	ldr	r3, [r4, #16]
 8003606:	6919      	ldr	r1, [r3, #16]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 8003608:	6b5f      	ldr	r7, [r3, #52]	; 0x34
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 800360a:	6880      	ldr	r0, [r0, #8]
 800360c:	4001      	ands	r1, r0
      if ( diepint.b.xfercompl )
 800360e:	07c9      	lsls	r1, r1, #31
 8003610:	d4d6      	bmi.n	80035c0 <USBD_OTG_ISR_Handler+0x224>
  len = ep->xfer_len - ep->xfer_count;
 8003612:	e9d5 134c 	ldrd	r1, r3, [r5, #304]	; 0x130
  len32b = (len + 3) / 4;
 8003616:	f8d5 0124 	ldr.w	r0, [r5, #292]	; 0x124
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800361a:	f8da 6000 	ldr.w	r6, [sl]
  len = ep->xfer_len - ep->xfer_count;
 800361e:	eba1 0e03 	sub.w	lr, r1, r3
  len32b = (len + 3) / 4;
 8003622:	4570      	cmp	r0, lr
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8003624:	69b7      	ldr	r7, [r6, #24]
  len32b = (len + 3) / 4;
 8003626:	bf28      	it	cs
 8003628:	4670      	movcs	r0, lr
  while  (txstatus.b.txfspcavail > len32b &&
 800362a:	b2bf      	uxth	r7, r7
  len32b = (len + 3) / 4;
 800362c:	3003      	adds	r0, #3
  while  (txstatus.b.txfspcavail > len32b &&
 800362e:	ebb7 0f90 	cmp.w	r7, r0, lsr #2
 8003632:	d92b      	bls.n	800368c <USBD_OTG_ISR_Handler+0x2f0>
 8003634:	4630      	mov	r0, r6
 8003636:	4690      	mov	r8, r2
 8003638:	e023      	b.n	8003682 <USBD_OTG_ISR_Handler+0x2e6>
 800363a:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 800363e:	f8d5 1128 	ldr.w	r1, [r5, #296]	; 0x128
 8003642:	429e      	cmp	r6, r3
 8003644:	bf28      	it	cs
 8003646:	461e      	movcs	r6, r3
 8003648:	4642      	mov	r2, r8
 800364a:	b2b3      	uxth	r3, r6
 800364c:	4620      	mov	r0, r4
 800364e:	f7fe fc8f 	bl	8001f70 <USB_OTG_WritePacket>
    ep->xfer_count += len;
 8003652:	f8d5 3134 	ldr.w	r3, [r5, #308]	; 0x134
    ep->xfer_buff  += len;
 8003656:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
    if( ep->xfer_count >= ep->xfer_len){
 800365a:	f8d5 1130 	ldr.w	r1, [r5, #304]	; 0x130
    ep->xfer_count += len;
 800365e:	4433      	add	r3, r6
    len32b = (len + 3) / 4;
 8003660:	1cf7      	adds	r7, r6, #3
    ep->xfer_buff  += len;
 8003662:	4432      	add	r2, r6
    if( ep->xfer_count >= ep->xfer_len){
 8003664:	428b      	cmp	r3, r1
    len32b = (len + 3) / 4;
 8003666:	ea4f 0797 	mov.w	r7, r7, lsr #2
    ep->xfer_buff  += len;
 800366a:	f8c5 2128 	str.w	r2, [r5, #296]	; 0x128
    ep->xfer_count += len;
 800366e:	f8c5 3134 	str.w	r3, [r5, #308]	; 0x134
    if( ep->xfer_count >= ep->xfer_len){
 8003672:	f080 80dc 	bcs.w	800382e <USBD_OTG_ISR_Handler+0x492>
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8003676:	f8da 0000 	ldr.w	r0, [sl]
 800367a:	6982      	ldr	r2, [r0, #24]
  while  (txstatus.b.txfspcavail > len32b &&
 800367c:	b292      	uxth	r2, r2
 800367e:	4297      	cmp	r7, r2
 8003680:	d203      	bcs.n	800368a <USBD_OTG_ISR_Handler+0x2ee>
          ep->xfer_count < ep->xfer_len &&
 8003682:	4299      	cmp	r1, r3
    len = ep->xfer_len - ep->xfer_count;
 8003684:	eba1 0603 	sub.w	r6, r1, r3
          ep->xfer_count < ep->xfer_len &&
 8003688:	d8d7      	bhi.n	800363a <USBD_OTG_ISR_Handler+0x29e>
 800368a:	4606      	mov	r6, r0
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 800368c:	2380      	movs	r3, #128	; 0x80
 800368e:	60b3      	str	r3, [r6, #8]
 8003690:	e7a7      	b.n	80035e2 <USBD_OTG_ISR_Handler+0x246>
 8003692:	9e01      	ldr	r6, [sp, #4]
      retval |= DCD_HandleInEP_ISR(pdev);
 8003694:	2001      	movs	r0, #1
 8003696:	e699      	b.n	80033cc <USBD_OTG_ISR_Handler+0x30>
 8003698:	20000454 	.word	0x20000454
  USBD_DCD_INT_fops->Suspend (pdev);      
 800369c:	4b6a      	ldr	r3, [pc, #424]	; (8003848 <USBD_OTG_ISR_Handler+0x4ac>)
  prev_status = pdev->dev.device_status;
 800369e:	f894 2112 	ldrb.w	r2, [r4, #274]	; 0x112
  USBD_DCD_INT_fops->Suspend (pdev);      
 80036a2:	681b      	ldr	r3, [r3, #0]
  __IO uint8_t prev_status = 0;
 80036a4:	2100      	movs	r1, #0
  USBD_DCD_INT_fops->Suspend (pdev);      
 80036a6:	695b      	ldr	r3, [r3, #20]
  __IO uint8_t prev_status = 0;
 80036a8:	f88d 100f 	strb.w	r1, [sp, #15]
  USBD_DCD_INT_fops->Suspend (pdev);      
 80036ac:	4620      	mov	r0, r4
  prev_status = pdev->dev.device_status;
 80036ae:	f88d 200f 	strb.w	r2, [sp, #15]
  USBD_DCD_INT_fops->Suspend (pdev);      
 80036b2:	4798      	blx	r3
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80036b4:	e9d4 3203 	ldrd	r3, r2, [r4, #12]
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80036b8:	6891      	ldr	r1, [r2, #8]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80036ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036be:	615a      	str	r2, [r3, #20]
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 80036c0:	7aa3      	ldrb	r3, [r4, #10]
 80036c2:	b1d3      	cbz	r3, 80036fa <USBD_OTG_ISR_Handler+0x35e>
 80036c4:	07cb      	lsls	r3, r1, #31
 80036c6:	d518      	bpl.n	80036fa <USBD_OTG_ISR_Handler+0x35e>
 80036c8:	f894 0115 	ldrb.w	r0, [r4, #277]	; 0x115
 80036cc:	2801      	cmp	r0, #1
 80036ce:	d114      	bne.n	80036fa <USBD_OTG_ISR_Handler+0x35e>
    (prev_status  == USB_OTG_CONFIGURED))
 80036d0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    (pdev->dev.connection_status == 1) && 
 80036d4:	2b03      	cmp	r3, #3
 80036d6:	f47f ae81 	bne.w	80033dc <USBD_OTG_ISR_Handler+0x40>
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 80036da:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	f042 0201 	orr.w	r2, r2, #1
 80036e4:	601a      	str	r2, [r3, #0]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	f042 0203 	orr.w	r2, r2, #3
 80036ec:	601a      	str	r2, [r3, #0]
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 80036ee:	4a57      	ldr	r2, [pc, #348]	; (800384c <USBD_OTG_ISR_Handler+0x4b0>)
 80036f0:	6913      	ldr	r3, [r2, #16]
 80036f2:	f043 0306 	orr.w	r3, r3, #6
 80036f6:	6113      	str	r3, [r2, #16]
 80036f8:	e670      	b.n	80033dc <USBD_OTG_ISR_Handler+0x40>
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 80036fa:	2001      	movs	r0, #1
 80036fc:	e66e      	b.n	80033dc <USBD_OTG_ISR_Handler+0x40>
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 80036fe:	4620      	mov	r0, r4
 8003700:	f7ff fb28 	bl	8002d54 <USB_OTG_ReadDevAllOutEp_itr>
  while ( ep_intr )
 8003704:	4605      	mov	r5, r0
 8003706:	2800      	cmp	r0, #0
 8003708:	d04e      	beq.n	80037a8 <USBD_OTG_ISR_Handler+0x40c>
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 800370a:	f8df a13c 	ldr.w	sl, [pc, #316]	; 8003848 <USBD_OTG_ISR_Handler+0x4ac>
 800370e:	f104 0754 	add.w	r7, r4, #84	; 0x54
 8003712:	46a3      	mov	fp, r4
  uint32_t epnum = 0;
 8003714:	f04f 0800 	mov.w	r8, #0
 8003718:	e007      	b.n	800372a <USBD_OTG_ISR_Handler+0x38e>
  while ( ep_intr )
 800371a:	086d      	lsrs	r5, r5, #1
    epnum++;
 800371c:	f108 0801 	add.w	r8, r8, #1
  while ( ep_intr )
 8003720:	f107 0704 	add.w	r7, r7, #4
 8003724:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 8003728:	d03e      	beq.n	80037a8 <USBD_OTG_ISR_Handler+0x40c>
    if (ep_intr&0x1)
 800372a:	07e9      	lsls	r1, r5, #31
 800372c:	d5f5      	bpl.n	800371a <USBD_OTG_ISR_Handler+0x37e>
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 800372e:	fa5f f188 	uxtb.w	r1, r8
 8003732:	4620      	mov	r0, r4
 8003734:	9101      	str	r1, [sp, #4]
 8003736:	f7ff fb13 	bl	8002d60 <USB_OTG_ReadDevOutEP_itr>
      if ( doepint.b.xfercompl )
 800373a:	f010 0f01 	tst.w	r0, #1
 800373e:	9901      	ldr	r1, [sp, #4]
 8003740:	b2c3      	uxtb	r3, r0
 8003742:	d105      	bne.n	8003750 <USBD_OTG_ISR_Handler+0x3b4>
      if ( doepint.b.epdisabled )
 8003744:	079a      	lsls	r2, r3, #30
 8003746:	d524      	bpl.n	8003792 <USBD_OTG_ISR_Handler+0x3f6>
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	2202      	movs	r2, #2
 800374c:	609a      	str	r2, [r3, #8]
      if ( doepint.b.setup )
 800374e:	e7e4      	b.n	800371a <USBD_OTG_ISR_Handler+0x37e>
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	2201      	movs	r2, #1
 8003754:	609a      	str	r2, [r3, #8]
        if (pdev->cfg.dma_enable == 1)
 8003756:	78e2      	ldrb	r2, [r4, #3]
 8003758:	2a01      	cmp	r2, #1
 800375a:	d107      	bne.n	800376c <USBD_OTG_ISR_Handler+0x3d0>
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 800375c:	691a      	ldr	r2, [r3, #16]
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800375e:	f8db 337c 	ldr.w	r3, [fp, #892]	; 0x37c
            deptsiz.b.xfersize;
 8003762:	f3c2 0212 	ubfx	r2, r2, #0, #19
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8003766:	1a9b      	subs	r3, r3, r2
 8003768:	f8cb 338c 	str.w	r3, [fp, #908]	; 0x38c
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 800376c:	f8da 3000 	ldr.w	r3, [sl]
 8003770:	4620      	mov	r0, r4
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4798      	blx	r3
        if (pdev->cfg.dma_enable == 1)
 8003776:	78e3      	ldrb	r3, [r4, #3]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d1ce      	bne.n	800371a <USBD_OTG_ISR_Handler+0x37e>
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 800377c:	f1b8 0f00 	cmp.w	r8, #0
 8003780:	d1cb      	bne.n	800371a <USBD_OTG_ISR_Handler+0x37e>
 8003782:	f894 3111 	ldrb.w	r3, [r4, #273]	; 0x111
 8003786:	2b05      	cmp	r3, #5
 8003788:	d1c7      	bne.n	800371a <USBD_OTG_ISR_Handler+0x37e>
            USB_OTG_EP0_OutStart(pdev);
 800378a:	4620      	mov	r0, r4
 800378c:	f7ff faf6 	bl	8002d7c <USB_OTG_EP0_OutStart>
      if ( doepint.b.epdisabled )
 8003790:	e7c3      	b.n	800371a <USBD_OTG_ISR_Handler+0x37e>
      if ( doepint.b.setup )
 8003792:	0718      	lsls	r0, r3, #28
 8003794:	d5c1      	bpl.n	800371a <USBD_OTG_ISR_Handler+0x37e>
        USBD_DCD_INT_fops->SetupStage(pdev);
 8003796:	f8da 3000 	ldr.w	r3, [sl]
 800379a:	4620      	mov	r0, r4
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	2208      	movs	r2, #8
 80037a4:	609a      	str	r2, [r3, #8]
 80037a6:	e7b8      	b.n	800371a <USBD_OTG_ISR_Handler+0x37e>
      retval |= DCD_HandleOutEP_ISR(pdev);
 80037a8:	2001      	movs	r0, #1
 80037aa:	e60b      	b.n	80033c4 <USBD_OTG_ISR_Handler+0x28>
  if(pdev->cfg.low_power)
 80037ac:	7aa3      	ldrb	r3, [r4, #10]
 80037ae:	b143      	cbz	r3, 80037c2 <USBD_OTG_ISR_Handler+0x426>
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 80037b0:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
    power.b.stoppclk = 0;
 80037b4:	f023 0203 	bic.w	r2, r3, #3
 80037b8:	f362 0307 	bfi	r3, r2, #0, #8
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 80037bc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80037c0:	6013      	str	r3, [r2, #0]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 80037c2:	6922      	ldr	r2, [r4, #16]
  USBD_DCD_INT_fops->Resume (pdev);
 80037c4:	4920      	ldr	r1, [pc, #128]	; (8003848 <USBD_OTG_ISR_Handler+0x4ac>)
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 80037c6:	6853      	ldr	r3, [r2, #4]
  USBD_DCD_INT_fops->Resume (pdev);
 80037c8:	6809      	ldr	r1, [r1, #0]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 80037ca:	f023 0301 	bic.w	r3, r3, #1
  USBD_DCD_INT_fops->Resume (pdev);
 80037ce:	6989      	ldr	r1, [r1, #24]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 80037d0:	6053      	str	r3, [r2, #4]
  USBD_DCD_INT_fops->Resume (pdev);
 80037d2:	4620      	mov	r0, r4
 80037d4:	4788      	blx	r1
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80037d6:	68e3      	ldr	r3, [r4, #12]
 80037d8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80037dc:	615a      	str	r2, [r3, #20]
      retval |= DCD_HandleResume_ISR(pdev);
 80037de:	2001      	movs	r0, #1
 80037e0:	e5f7      	b.n	80033d2 <USBD_OTG_ISR_Handler+0x36>
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 80037e2:	2100      	movs	r1, #0
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 80037e4:	f44f 7200 	mov.w	r2, #512	; 0x200
    gusbcfg.b.usbtrdtim = 9;
 80037e8:	2309      	movs	r3, #9
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 80037ea:	70a1      	strb	r1, [r4, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 80037ec:	80a2      	strh	r2, [r4, #4]
    gusbcfg.b.usbtrdtim = 9;
 80037ee:	f363 258d 	bfi	r5, r3, #10, #4
 80037f2:	e60e      	b.n	8003412 <USBD_OTG_ISR_Handler+0x76>
    if (status.b.bcnt)
 80037f4:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 80037f8:	4232      	tst	r2, r6
 80037fa:	f43f ae40 	beq.w	800347e <USBD_OTG_ISR_Handler+0xe2>
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 80037fe:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8003802:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8003806:	f3c6 160a 	ubfx	r6, r6, #4, #11
 800380a:	f8d5 1380 	ldr.w	r1, [r5, #896]	; 0x380
 800380e:	4632      	mov	r2, r6
 8003810:	4620      	mov	r0, r4
 8003812:	f7fe fbc1 	bl	8001f98 <USB_OTG_ReadPacket>
      ep->xfer_count += status.b.bcnt;
 8003816:	f8d5 138c 	ldr.w	r1, [r5, #908]	; 0x38c
      ep->xfer_buff += status.b.bcnt;
 800381a:	f8d5 3380 	ldr.w	r3, [r5, #896]	; 0x380
 800381e:	4433      	add	r3, r6
      ep->xfer_count += status.b.bcnt;
 8003820:	440e      	add	r6, r1
      ep->xfer_buff += status.b.bcnt;
 8003822:	f8c5 3380 	str.w	r3, [r5, #896]	; 0x380
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 8003826:	68e1      	ldr	r1, [r4, #12]
      ep->xfer_count += status.b.bcnt;
 8003828:	f8c5 638c 	str.w	r6, [r5, #908]	; 0x38c
 800382c:	e627      	b.n	800347e <USBD_OTG_ISR_Handler+0xe2>
            uint32_t fifoemptymsk = 1 << ep->num;
 800382e:	f895 311c 	ldrb.w	r3, [r5, #284]	; 0x11c
            USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8003832:	6921      	ldr	r1, [r4, #16]
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 8003834:	f8da 6000 	ldr.w	r6, [sl]
            uint32_t fifoemptymsk = 1 << ep->num;
 8003838:	2201      	movs	r2, #1
 800383a:	409a      	lsls	r2, r3
            USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 800383c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800383e:	ea23 0302 	bic.w	r3, r3, r2
 8003842:	634b      	str	r3, [r1, #52]	; 0x34
            break;
 8003844:	e722      	b.n	800368c <USBD_OTG_ISR_Handler+0x2f0>
 8003846:	bf00      	nop
 8003848:	20000454 	.word	0x20000454
 800384c:	e000ed00 	.word	0xe000ed00

08003850 <usbd_audio_DataOut>:
  */
static uint8_t  usbd_audio_DataOut (void *pdev, uint8_t epnum)
{     
  //for speaker only
  return USBD_OK;
}
 8003850:	2000      	movs	r0, #0
 8003852:	4770      	bx	lr

08003854 <USBD_audio_GetCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_audio_GetCfgDesc (uint8_t speed, uint16_t *length)
{
  *length = sizeof (usbd_audio_CfgDesc);
 8003854:	236d      	movs	r3, #109	; 0x6d
  return usbd_audio_CfgDesc;
}
 8003856:	4801      	ldr	r0, [pc, #4]	; (800385c <USBD_audio_GetCfgDesc+0x8>)
  *length = sizeof (usbd_audio_CfgDesc);
 8003858:	800b      	strh	r3, [r1, #0]
}
 800385a:	4770      	bx	lr
 800385c:	20000384 	.word	0x20000384

08003860 <usbd_audio_DataIn>:
{
 8003860:	b510      	push	{r4, lr}
  DCD_EP_Flush(pdev,AUDIO_IN_EP);//very important!!!
 8003862:	2181      	movs	r1, #129	; 0x81
{
 8003864:	4604      	mov	r4, r0
  DCD_EP_Flush(pdev,AUDIO_IN_EP);//very important!!!
 8003866:	f7ff fd83 	bl	8003370 <DCD_EP_Flush>
  if (buffer_ready == 1) {
 800386a:	4b08      	ldr	r3, [pc, #32]	; (800388c <usbd_audio_DataIn+0x2c>)
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b01      	cmp	r3, #1
    DCD_EP_Tx (pdev,AUDIO_IN_EP, (uint8_t*)(RecBuf1), AUDIO_IN_PACKET);//length in words to bytes
 8003870:	bf0c      	ite	eq
 8003872:	4a07      	ldreq	r2, [pc, #28]	; (8003890 <usbd_audio_DataIn+0x30>)
    DCD_EP_Tx (pdev,AUDIO_IN_EP, (uint8_t*)(RecBuf0), AUDIO_IN_PACKET);//length in words to bytes
 8003874:	4a07      	ldrne	r2, [pc, #28]	; (8003894 <usbd_audio_DataIn+0x34>)
 8003876:	2320      	movs	r3, #32
 8003878:	2181      	movs	r1, #129	; 0x81
 800387a:	4620      	mov	r0, r4
 800387c:	f7ff fd16 	bl	80032ac <DCD_EP_Tx>
  STM_EVAL_LEDToggle(LED6);
 8003880:	2003      	movs	r0, #3
 8003882:	f000 f8db 	bl	8003a3c <STM_EVAL_LEDToggle>
}
 8003886:	2000      	movs	r0, #0
 8003888:	bd10      	pop	{r4, pc}
 800388a:	bf00      	nop
 800388c:	20000354 	.word	0x20000354
 8003890:	20000cb8 	.word	0x20000cb8
 8003894:	20000c98 	.word	0x20000c98

08003898 <usbd_audio_EP0_RxReady>:
{ 
 8003898:	b508      	push	{r3, lr}
  STM_EVAL_LEDToggle(LED5);
 800389a:	2002      	movs	r0, #2
 800389c:	f000 f8ce 	bl	8003a3c <STM_EVAL_LEDToggle>
}
 80038a0:	2000      	movs	r0, #0
 80038a2:	bd08      	pop	{r3, pc}

080038a4 <usbd_audio_Setup>:
{
 80038a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038a6:	780c      	ldrb	r4, [r1, #0]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80038a8:	f014 0460 	ands.w	r4, r4, #96	; 0x60
{
 80038ac:	460e      	mov	r6, r1
 80038ae:	f04f 0700 	mov.w	r7, #0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80038b2:	d00e      	beq.n	80038d2 <usbd_audio_Setup+0x2e>
 80038b4:	2c20      	cmp	r4, #32
 80038b6:	d109      	bne.n	80038cc <usbd_audio_Setup+0x28>
    switch (req->bRequest)
 80038b8:	784d      	ldrb	r5, [r1, #1]
 80038ba:	2d01      	cmp	r5, #1
 80038bc:	d026      	beq.n	800390c <usbd_audio_Setup+0x68>
 80038be:	2d81      	cmp	r5, #129	; 0x81
 80038c0:	d01d      	beq.n	80038fe <usbd_audio_Setup+0x5a>
      return USBD_FAIL;
 80038c2:	2402      	movs	r4, #2
      USBD_CtlError (pdev, req);
 80038c4:	f001 f9c0 	bl	8004c48 <USBD_CtlError>
}
 80038c8:	4620      	mov	r0, r4
 80038ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80038cc:	463c      	mov	r4, r7
}
 80038ce:	4620      	mov	r0, r4
 80038d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (req->bRequest)
 80038d2:	784b      	ldrb	r3, [r1, #1]
 80038d4:	2b0a      	cmp	r3, #10
 80038d6:	d02b      	beq.n	8003930 <usbd_audio_Setup+0x8c>
 80038d8:	2b0b      	cmp	r3, #11
 80038da:	4605      	mov	r5, r0
 80038dc:	d02d      	beq.n	800393a <usbd_audio_Setup+0x96>
 80038de:	2b06      	cmp	r3, #6
 80038e0:	d1f5      	bne.n	80038ce <usbd_audio_Setup+0x2a>
      if( (req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 80038e2:	884b      	ldrh	r3, [r1, #2]
 80038e4:	0a1b      	lsrs	r3, r3, #8
 80038e6:	2b21      	cmp	r3, #33	; 0x21
 80038e8:	d103      	bne.n	80038f2 <usbd_audio_Setup+0x4e>
        len = MIN(USB_AUDIO_DESC_SIZ , req->wLength);
 80038ea:	88cf      	ldrh	r7, [r1, #6]
 80038ec:	2f09      	cmp	r7, #9
 80038ee:	bf28      	it	cs
 80038f0:	2709      	movcs	r7, #9
      USBD_CtlSendData (pdev, pbuf, len);
 80038f2:	491f      	ldr	r1, [pc, #124]	; (8003970 <usbd_audio_Setup+0xcc>)
 80038f4:	463a      	mov	r2, r7
 80038f6:	4628      	mov	r0, r5
 80038f8:	f000 ff46 	bl	8004788 <USBD_CtlSendData>
      break;
 80038fc:	e7e7      	b.n	80038ce <usbd_audio_Setup+0x2a>
  USBD_CtlSendData (pdev, 
 80038fe:	88ca      	ldrh	r2, [r1, #6]
 8003900:	491c      	ldr	r1, [pc, #112]	; (8003974 <usbd_audio_Setup+0xd0>)
  return USBD_OK;
 8003902:	463c      	mov	r4, r7
  USBD_CtlSendData (pdev, 
 8003904:	f000 ff40 	bl	8004788 <USBD_CtlSendData>
}
 8003908:	4620      	mov	r0, r4
 800390a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (req->wLength)
 800390c:	88cc      	ldrh	r4, [r1, #6]
 800390e:	2c00      	cmp	r4, #0
 8003910:	d0dd      	beq.n	80038ce <usbd_audio_Setup+0x2a>
    USBD_CtlPrepareRx (pdev, 
 8003912:	4622      	mov	r2, r4
 8003914:	4917      	ldr	r1, [pc, #92]	; (8003974 <usbd_audio_Setup+0xd0>)
 8003916:	f000 ff4d 	bl	80047b4 <USBD_CtlPrepareRx>
    AudioCtlCmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800391a:	4a17      	ldr	r2, [pc, #92]	; (8003978 <usbd_audio_Setup+0xd4>)
    AudioCtlUnit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800391c:	88b3      	ldrh	r3, [r6, #4]
    AudioCtlCmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800391e:	7015      	strb	r5, [r2, #0]
    AudioCtlUnit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8003920:	4816      	ldr	r0, [pc, #88]	; (800397c <usbd_audio_Setup+0xd8>)
    AudioCtlLen = req->wLength;          /* Set the request data length */
 8003922:	4a17      	ldr	r2, [pc, #92]	; (8003980 <usbd_audio_Setup+0xdc>)
 8003924:	88f1      	ldrh	r1, [r6, #6]
 8003926:	6011      	str	r1, [r2, #0]
    AudioCtlUnit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8003928:	0a1b      	lsrs	r3, r3, #8
  return USBD_OK;
 800392a:	463c      	mov	r4, r7
    AudioCtlUnit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800392c:	7003      	strb	r3, [r0, #0]
 800392e:	e7ce      	b.n	80038ce <usbd_audio_Setup+0x2a>
      USBD_CtlSendData (pdev, (uint8_t *)&usbd_audio_AltSet, 1);
 8003930:	4914      	ldr	r1, [pc, #80]	; (8003984 <usbd_audio_Setup+0xe0>)
 8003932:	2201      	movs	r2, #1
 8003934:	f000 ff28 	bl	8004788 <USBD_CtlSendData>
      break;
 8003938:	e7c9      	b.n	80038ce <usbd_audio_Setup+0x2a>
      if ((uint8_t)(req->wValue) < AUDIO_TOTAL_IF_NUM)
 800393a:	788b      	ldrb	r3, [r1, #2]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d80e      	bhi.n	800395e <usbd_audio_Setup+0xba>
        usbd_audio_AltSet = (uint8_t)(req->wValue);
 8003940:	4a10      	ldr	r2, [pc, #64]	; (8003984 <usbd_audio_Setup+0xe0>)
 8003942:	6013      	str	r3, [r2, #0]
        if (usbd_audio_AltSet == 1) //  
 8003944:	6813      	ldr	r3, [r2, #0]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d00c      	beq.n	8003964 <usbd_audio_Setup+0xc0>
        	PlayFlag = 0;
 800394a:	4b0f      	ldr	r3, [pc, #60]	; (8003988 <usbd_audio_Setup+0xe4>)
			STM_EVAL_LEDOff(LED5);
 800394c:	2002      	movs	r0, #2
        	PlayFlag = 0;
 800394e:	601c      	str	r4, [r3, #0]
			STM_EVAL_LEDOff(LED5);
 8003950:	f000 f868 	bl	8003a24 <STM_EVAL_LEDOff>
        	DCD_EP_Flush (pdev,AUDIO_IN_EP);
 8003954:	2181      	movs	r1, #129	; 0x81
 8003956:	4628      	mov	r0, r5
 8003958:	f7ff fd0a 	bl	8003370 <DCD_EP_Flush>
 800395c:	e7b7      	b.n	80038ce <usbd_audio_Setup+0x2a>
        USBD_CtlError (pdev, req);
 800395e:	f001 f973 	bl	8004c48 <USBD_CtlError>
 8003962:	e7b4      	b.n	80038ce <usbd_audio_Setup+0x2a>
		  PlayFlag = 1;
 8003964:	4a08      	ldr	r2, [pc, #32]	; (8003988 <usbd_audio_Setup+0xe4>)
		  STM_EVAL_LEDOn(LED5);
 8003966:	2002      	movs	r0, #2
		  PlayFlag = 1;
 8003968:	6013      	str	r3, [r2, #0]
		  STM_EVAL_LEDOn(LED5);
 800396a:	f000 f84f 	bl	8003a0c <STM_EVAL_LEDOn>
 800396e:	e7ae      	b.n	80038ce <usbd_audio_Setup+0x2a>
 8003970:	20000396 	.word	0x20000396
 8003974:	20000cd8 	.word	0x20000cd8
 8003978:	20000d18 	.word	0x20000d18
 800397c:	20000d20 	.word	0x20000d20
 8003980:	20000d1c 	.word	0x20000d1c
 8003984:	20000d28 	.word	0x20000d28
 8003988:	20000d24 	.word	0x20000d24

0800398c <usbd_audio_DeInit>:
{ 
 800398c:	b508      	push	{r3, lr}
  DCD_EP_Close (pdev , AUDIO_IN_EP);
 800398e:	2181      	movs	r1, #129	; 0x81
 8003990:	f7ff fc48 	bl	8003224 <DCD_EP_Close>
}
 8003994:	2000      	movs	r0, #0
 8003996:	bd08      	pop	{r3, pc}

08003998 <usbd_audio_Init>:
{  
 8003998:	b508      	push	{r3, lr}
  DCD_EP_Open(pdev,
 800399a:	2220      	movs	r2, #32
 800399c:	2301      	movs	r3, #1
 800399e:	2181      	movs	r1, #129	; 0x81
 80039a0:	f7ff fc06 	bl	80031b0 <DCD_EP_Open>
}
 80039a4:	2000      	movs	r0, #0
 80039a6:	bd08      	pop	{r3, pc}

080039a8 <usbd_audio_SOF>:
{     
 80039a8:	b510      	push	{r4, lr}
  if (PlayFlag == 1) {
 80039aa:	4c07      	ldr	r4, [pc, #28]	; (80039c8 <usbd_audio_SOF+0x20>)
 80039ac:	6823      	ldr	r3, [r4, #0]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d001      	beq.n	80039b6 <usbd_audio_SOF+0xe>
}
 80039b2:	2000      	movs	r0, #0
 80039b4:	bd10      	pop	{r4, pc}
    DCD_EP_Tx (pdev,AUDIO_IN_EP, NULL, AUDIO_IN_PACKET);
 80039b6:	2320      	movs	r3, #32
 80039b8:	2200      	movs	r2, #0
 80039ba:	2181      	movs	r1, #129	; 0x81
 80039bc:	f7ff fc76 	bl	80032ac <DCD_EP_Tx>
    PlayFlag = 2;
 80039c0:	2302      	movs	r3, #2
 80039c2:	6023      	str	r3, [r4, #0]
}
 80039c4:	2000      	movs	r0, #0
 80039c6:	bd10      	pop	{r4, pc}
 80039c8:	20000d24 	.word	0x20000d24

080039cc <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 80039cc:	b510      	push	{r4, lr}
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 80039ce:	4b0b      	ldr	r3, [pc, #44]	; (80039fc <STM_EVAL_LEDInit+0x30>)
{
 80039d0:	b082      	sub	sp, #8
 80039d2:	4604      	mov	r4, r0
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 80039d4:	2101      	movs	r1, #1
 80039d6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80039da:	f001 fd4b 	bl	8005474 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 80039de:	4b08      	ldr	r3, [pc, #32]	; (8003a00 <STM_EVAL_LEDInit+0x34>)
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 80039e0:	4908      	ldr	r1, [pc, #32]	; (8003a04 <STM_EVAL_LEDInit+0x38>)
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 80039e2:	f833 2014 	ldrh.w	r2, [r3, r4, lsl #1]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80039e6:	4b08      	ldr	r3, [pc, #32]	; (8003a08 <STM_EVAL_LEDInit+0x3c>)
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 80039e8:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
 80039ec:	4669      	mov	r1, sp
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80039ee:	e9cd 2300 	strd	r2, r3, [sp]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 80039f2:	f001 fb65 	bl	80050c0 <GPIO_Init>
}
 80039f6:	b002      	add	sp, #8
 80039f8:	bd10      	pop	{r4, pc}
 80039fa:	bf00      	nop
 80039fc:	08005744 	.word	0x08005744
 8003a00:	08005754 	.word	0x08005754
 8003a04:	200003f8 	.word	0x200003f8
 8003a08:	01000201 	.word	0x01000201

08003a0c <STM_EVAL_LEDOn>:
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8003a0c:	4b03      	ldr	r3, [pc, #12]	; (8003a1c <STM_EVAL_LEDOn+0x10>)
 8003a0e:	4a04      	ldr	r2, [pc, #16]	; (8003a20 <STM_EVAL_LEDOn+0x14>)
 8003a10:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8003a14:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8003a18:	831a      	strh	r2, [r3, #24]
}
 8003a1a:	4770      	bx	lr
 8003a1c:	200003f8 	.word	0x200003f8
 8003a20:	08005754 	.word	0x08005754

08003a24 <STM_EVAL_LEDOff>:
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 8003a24:	4b03      	ldr	r3, [pc, #12]	; (8003a34 <STM_EVAL_LEDOff+0x10>)
 8003a26:	4a04      	ldr	r2, [pc, #16]	; (8003a38 <STM_EVAL_LEDOff+0x14>)
 8003a28:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8003a2c:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8003a30:	835a      	strh	r2, [r3, #26]
}
 8003a32:	4770      	bx	lr
 8003a34:	200003f8 	.word	0x200003f8
 8003a38:	08005754 	.word	0x08005754

08003a3c <STM_EVAL_LEDToggle>:
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8003a3c:	4a04      	ldr	r2, [pc, #16]	; (8003a50 <STM_EVAL_LEDToggle+0x14>)
 8003a3e:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <STM_EVAL_LEDToggle+0x18>)
 8003a40:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8003a44:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 8003a48:	6951      	ldr	r1, [r2, #20]
 8003a4a:	404b      	eors	r3, r1
 8003a4c:	6153      	str	r3, [r2, #20]
}
 8003a4e:	4770      	bx	lr
 8003a50:	200003f8 	.word	0x200003f8
 8003a54:	08005754 	.word	0x08005754

08003a58 <STM_EVAL_PBInit>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
{
 8003a58:	b570      	push	{r4, r5, r6, lr}
 8003a5a:	460c      	mov	r4, r1
  GPIO_InitTypeDef GPIO_InitStructure;
  EXTI_InitTypeDef EXTI_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the BUTTON Clock */
  RCC_AHB1PeriphClockCmd(BUTTON_CLK[Button], ENABLE);
 8003a5c:	2101      	movs	r1, #1
{
 8003a5e:	b086      	sub	sp, #24
 8003a60:	4605      	mov	r5, r0
  RCC_AHB1PeriphClockCmd(BUTTON_CLK[Button], ENABLE);
 8003a62:	4608      	mov	r0, r1
 8003a64:	f001 fd06 	bl	8005474 <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8003a68:	2101      	movs	r1, #1
 8003a6a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a6e:	f001 fd25 	bl	80054bc <RCC_APB2PeriphClockCmd>

  /* Configure Button pin as input */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 8003a72:	4a13      	ldr	r2, [pc, #76]	; (8003ac0 <STM_EVAL_PBInit+0x68>)
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8003a74:	2600      	movs	r6, #0
  GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
 8003a76:	2301      	movs	r3, #1
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 8003a78:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8003a7c:	f88d 600c 	strb.w	r6, [sp, #12]
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 8003a80:	a902      	add	r1, sp, #8
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003a82:	f88d 600f 	strb.w	r6, [sp, #15]
  GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
 8003a86:	9302      	str	r3, [sp, #8]
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 8003a88:	f001 fb1a 	bl	80050c0 <GPIO_Init>

  if (Button_Mode == BUTTON_MODE_EXTI)
 8003a8c:	2c01      	cmp	r4, #1
 8003a8e:	d001      	beq.n	8003a94 <STM_EVAL_PBInit+0x3c>
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;

    NVIC_Init(&NVIC_InitStructure); 
  }
}
 8003a90:	b006      	add	sp, #24
 8003a92:	bd70      	pop	{r4, r5, r6, pc}
    SYSCFG_EXTILineConfig(BUTTON_PORT_SOURCE[Button], BUTTON_PIN_SOURCE[Button]);
 8003a94:	4631      	mov	r1, r6
 8003a96:	4630      	mov	r0, r6
 8003a98:	f001 fe08 	bl	80056ac <SYSCFG_EXTILineConfig>
    EXTI_Init(&EXTI_InitStructure);
 8003a9c:	a804      	add	r0, sp, #16
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8003a9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003aa2:	f8ad 3014 	strh.w	r3, [sp, #20]
    EXTI_InitStructure.EXTI_Line = BUTTON_EXTI_LINE[Button];
 8003aa6:	9404      	str	r4, [sp, #16]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8003aa8:	f88d 4016 	strb.w	r4, [sp, #22]
    EXTI_Init(&EXTI_InitStructure);
 8003aac:	f001 fac0 	bl	8005030 <EXTI_Init>
    NVIC_InitStructure.NVIC_IRQChannel = BUTTON_IRQn[Button];
 8003ab0:	4b04      	ldr	r3, [pc, #16]	; (8003ac4 <STM_EVAL_PBInit+0x6c>)
 8003ab2:	9301      	str	r3, [sp, #4]
    NVIC_Init(&NVIC_InitStructure); 
 8003ab4:	a801      	add	r0, sp, #4
 8003ab6:	f001 f909 	bl	8004ccc <NVIC_Init>
}
 8003aba:	b006      	add	sp, #24
 8003abc:	bd70      	pop	{r4, r5, r6, pc}
 8003abe:	bf00      	nop
 8003ac0:	200003f4 	.word	0x200003f4
 8003ac4:	010f0f06 	.word	0x010f0f06

08003ac8 <Audio_MAL_IRQHandler.part.0>:
/**
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
 8003ac8:	b570      	push	{r4, r5, r6, lr}
 8003aca:	4c1a      	ldr	r4, [pc, #104]	; (8003b34 <Audio_MAL_IRQHandler.part.0+0x6c>)
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8003acc:	6820      	ldr	r0, [r4, #0]
 8003ace:	f001 fa55 	bl	8004f7c <DMA_GetCmdStatus>
 8003ad2:	2800      	cmp	r0, #0
 8003ad4:	d1fa      	bne.n	8003acc <Audio_MAL_IRQHandler.part.0+0x4>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8003ad6:	4b18      	ldr	r3, [pc, #96]	; (8003b38 <Audio_MAL_IRQHandler.part.0+0x70>)
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8003ad8:	4e18      	ldr	r6, [pc, #96]	; (8003b3c <Audio_MAL_IRQHandler.part.0+0x74>)
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8003ada:	6819      	ldr	r1, [r3, #0]
 8003adc:	6820      	ldr	r0, [r4, #0]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8003ade:	4d18      	ldr	r5, [pc, #96]	; (8003b40 <Audio_MAL_IRQHandler.part.0+0x78>)
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8003ae0:	f001 fa6c 	bl	8004fbc <DMA_ClearFlag>
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8003ae4:	4917      	ldr	r1, [pc, #92]	; (8003b44 <Audio_MAL_IRQHandler.part.0+0x7c>)
 8003ae6:	6833      	ldr	r3, [r6, #0]
 8003ae8:	608b      	str	r3, [r1, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8003aea:	682b      	ldr	r3, [r5, #0]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003aec:	6820      	ldr	r0, [r4, #0]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8003aee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003af2:	4293      	cmp	r3, r2
 8003af4:	bf28      	it	cs
 8003af6:	4613      	movcs	r3, r2
 8003af8:	610b      	str	r3, [r1, #16]
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003afa:	f001 f9f1 	bl	8004ee0 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8003afe:	2101      	movs	r1, #1
 8003b00:	6820      	ldr	r0, [r4, #0]
 8003b02:	f001 fa1b 	bl	8004f3c <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8003b06:	682b      	ldr	r3, [r5, #0]
 8003b08:	6832      	ldr	r2, [r6, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8003b0a:	6820      	ldr	r0, [r4, #0]
      CurrentPos += DMA_MAX(AudioRemSize);        
 8003b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b10:	bf2c      	ite	cs
 8003b12:	490d      	ldrcs	r1, [pc, #52]	; (8003b48 <Audio_MAL_IRQHandler.part.0+0x80>)
 8003b14:	0059      	lslcc	r1, r3, #1
 8003b16:	440a      	add	r2, r1
 8003b18:	6032      	str	r2, [r6, #0]
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8003b1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	bf94      	ite	ls
 8003b22:	1adb      	subls	r3, r3, r3
 8003b24:	1a9b      	subhi	r3, r3, r2
 8003b26:	602b      	str	r3, [r5, #0]
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8003b28:	2101      	movs	r1, #1
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8003b2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8003b2e:	f001 ba05 	b.w	8004f3c <DMA_Cmd>
 8003b32:	bf00      	nop
 8003b34:	20000418 	.word	0x20000418
 8003b38:	20000410 	.word	0x20000410
 8003b3c:	20000d34 	.word	0x20000d34
 8003b40:	20000d30 	.word	0x20000d30
 8003b44:	20000d38 	.word	0x20000d38
 8003b48:	0001fffe 	.word	0x0001fffe

08003b4c <Codec_WriteRegister>:
  * @param  RegisterAddr: The address (location) of the register to be written.
  * @param  RegisterValue: the Byte value to be written into destination register.
  * @retval 0 if correct communication, else wrong communication
  */
static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue)
{
 8003b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t result = 0;

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
 8003b50:	4c9c      	ldr	r4, [pc, #624]	; (8003dc4 <Codec_WriteRegister+0x278>)
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8003b52:	4d9d      	ldr	r5, [pc, #628]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  CODECTimeout = CODEC_LONG_TIMEOUT;
 8003b54:	f44f 1396 	mov.w	r3, #1228800	; 0x12c000
{
 8003b58:	4606      	mov	r6, r0
 8003b5a:	460f      	mov	r7, r1
  CODECTimeout = CODEC_LONG_TIMEOUT;
 8003b5c:	6023      	str	r3, [r4, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8003b5e:	e005      	b.n	8003b6c <Codec_WriteRegister+0x20>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	1e5a      	subs	r2, r3, #1
 8003b64:	6022      	str	r2, [r4, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 811f 	beq.w	8003daa <Codec_WriteRegister+0x25e>
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8003b6c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8003b70:	4628      	mov	r0, r5
 8003b72:	f001 fc07 	bl	8005384 <I2C_GetFlagStatus>
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d1f2      	bne.n	8003b60 <Codec_WriteRegister+0x14>
  }
  
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8003b7a:	4893      	ldr	r0, [pc, #588]	; (8003dc8 <Codec_WriteRegister+0x27c>)

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003b7c:	f8df 8250 	ldr.w	r8, [pc, #592]	; 8003dd0 <Codec_WriteRegister+0x284>
 8003b80:	4d91      	ldr	r5, [pc, #580]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8003b82:	2101      	movs	r1, #1
 8003b84:	f001 fbb4 	bl	80052f0 <I2C_GenerateSTART>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b8c:	6023      	str	r3, [r4, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003b8e:	e005      	b.n	8003b9c <Codec_WriteRegister+0x50>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	1e5a      	subs	r2, r3, #1
 8003b94:	6022      	str	r2, [r4, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f000 8108 	beq.w	8003dac <Codec_WriteRegister+0x260>
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003b9c:	4641      	mov	r1, r8
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	f001 fbe2 	bl	8005368 <I2C_CheckEvent>
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	d0f3      	beq.n	8003b90 <Codec_WriteRegister+0x44>
  }
  
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 8003ba8:	4887      	ldr	r0, [pc, #540]	; (8003dc8 <Codec_WriteRegister+0x27c>)

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8003baa:	f8df 8234 	ldr.w	r8, [pc, #564]	; 8003de0 <Codec_WriteRegister+0x294>
 8003bae:	4d86      	ldr	r5, [pc, #536]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	2194      	movs	r1, #148	; 0x94
 8003bb4:	f001 fbb8 	bl	8005328 <I2C_Send7bitAddress>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bbc:	6023      	str	r3, [r4, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8003bbe:	e005      	b.n	8003bcc <Codec_WriteRegister+0x80>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	1e5a      	subs	r2, r3, #1
 8003bc4:	6022      	str	r2, [r4, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 80f1 	beq.w	8003dae <Codec_WriteRegister+0x262>
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8003bcc:	4641      	mov	r1, r8
 8003bce:	4628      	mov	r0, r5
 8003bd0:	f001 fbca 	bl	8005368 <I2C_CheckEvent>
 8003bd4:	2800      	cmp	r0, #0
 8003bd6:	d0f3      	beq.n	8003bc0 <Codec_WriteRegister+0x74>
  }

  /* Transmit the first address for write operation */
  I2C_SendData(CODEC_I2C, RegisterAddr);
 8003bd8:	487b      	ldr	r0, [pc, #492]	; (8003dc8 <Codec_WriteRegister+0x27c>)

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 8003bda:	f8df 8208 	ldr.w	r8, [pc, #520]	; 8003de4 <Codec_WriteRegister+0x298>
 8003bde:	4d7a      	ldr	r5, [pc, #488]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_SendData(CODEC_I2C, RegisterAddr);
 8003be0:	4631      	mov	r1, r6
 8003be2:	f001 fbbb 	bl	800535c <I2C_SendData>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003be6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bea:	6023      	str	r3, [r4, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 8003bec:	e005      	b.n	8003bfa <Codec_WriteRegister+0xae>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003bee:	6823      	ldr	r3, [r4, #0]
 8003bf0:	1e5a      	subs	r2, r3, #1
 8003bf2:	6022      	str	r2, [r4, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 80db 	beq.w	8003db0 <Codec_WriteRegister+0x264>
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 8003bfa:	4641      	mov	r1, r8
 8003bfc:	4628      	mov	r0, r5
 8003bfe:	f001 fbb3 	bl	8005368 <I2C_CheckEvent>
 8003c02:	2800      	cmp	r0, #0
 8003c04:	d0f3      	beq.n	8003bee <Codec_WriteRegister+0xa2>
  }
  
  /* Prepare the register value to be sent */
  I2C_SendData(CODEC_I2C, RegisterValue);
 8003c06:	4870      	ldr	r0, [pc, #448]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  
  /*!< Wait till all data have been physically transferred on the bus */
  CODECTimeout = CODEC_LONG_TIMEOUT;
  while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 8003c08:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003dcc <Codec_WriteRegister+0x280>
 8003c0c:	4d6e      	ldr	r5, [pc, #440]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_SendData(CODEC_I2C, RegisterValue);
 8003c0e:	4639      	mov	r1, r7
 8003c10:	f001 fba4 	bl	800535c <I2C_SendData>
  CODECTimeout = CODEC_LONG_TIMEOUT;
 8003c14:	f44f 1396 	mov.w	r3, #1228800	; 0x12c000
 8003c18:	6023      	str	r3, [r4, #0]
  while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 8003c1a:	e005      	b.n	8003c28 <Codec_WriteRegister+0xdc>
  {
    if((CODECTimeout--) == 0) Codec_TIMEOUT_UserCallback();
 8003c1c:	6823      	ldr	r3, [r4, #0]
 8003c1e:	1e5a      	subs	r2, r3, #1
 8003c20:	6022      	str	r2, [r4, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f000 80c5 	beq.w	8003db2 <Codec_WriteRegister+0x266>
  while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 8003c28:	4641      	mov	r1, r8
 8003c2a:	4628      	mov	r0, r5
 8003c2c:	f001 fbaa 	bl	8005384 <I2C_GetFlagStatus>
 8003c30:	2800      	cmp	r0, #0
 8003c32:	d0f3      	beq.n	8003c1c <Codec_WriteRegister+0xd0>
  }
  
  /* End the configuration sequence */
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);  
 8003c34:	4864      	ldr	r0, [pc, #400]	; (8003dc8 <Codec_WriteRegister+0x27c>)
{
  uint32_t result = 0;

  /*!< While the bus is busy */
  CODECTimeout = CODEC_LONG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8003c36:	4d64      	ldr	r5, [pc, #400]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);  
 8003c38:	2101      	movs	r1, #1
 8003c3a:	f001 fb67 	bl	800530c <I2C_GenerateSTOP>
  CODECTimeout = CODEC_LONG_TIMEOUT;
 8003c3e:	f44f 1396 	mov.w	r3, #1228800	; 0x12c000
 8003c42:	6023      	str	r3, [r4, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8003c44:	e005      	b.n	8003c52 <Codec_WriteRegister+0x106>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003c46:	6823      	ldr	r3, [r4, #0]
 8003c48:	1e5a      	subs	r2, r3, #1
 8003c4a:	6022      	str	r2, [r4, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 80b1 	beq.w	8003db4 <Codec_WriteRegister+0x268>
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 8003c52:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8003c56:	4628      	mov	r0, r5
 8003c58:	f001 fb94 	bl	8005384 <I2C_GetFlagStatus>
 8003c5c:	2800      	cmp	r0, #0
 8003c5e:	d1f2      	bne.n	8003c46 <Codec_WriteRegister+0xfa>
  }
  
  /* Start the config sequence */
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8003c60:	4859      	ldr	r0, [pc, #356]	; (8003dc8 <Codec_WriteRegister+0x27c>)

  /* Test on EV5 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003c62:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8003dd0 <Codec_WriteRegister+0x284>
 8003c66:	4d58      	ldr	r5, [pc, #352]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8003c68:	2101      	movs	r1, #1
 8003c6a:	f001 fb41 	bl	80052f0 <I2C_GenerateSTART>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003c6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c72:	6023      	str	r3, [r4, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003c74:	e005      	b.n	8003c82 <Codec_WriteRegister+0x136>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003c76:	6823      	ldr	r3, [r4, #0]
 8003c78:	1e5a      	subs	r2, r3, #1
 8003c7a:	6022      	str	r2, [r4, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 809a 	beq.w	8003db6 <Codec_WriteRegister+0x26a>
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003c82:	4641      	mov	r1, r8
 8003c84:	4628      	mov	r0, r5
 8003c86:	f001 fb6f 	bl	8005368 <I2C_CheckEvent>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d0f3      	beq.n	8003c76 <Codec_WriteRegister+0x12a>
  }
  
  /* Transmit the slave address and enable writing operation */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 8003c8e:	484e      	ldr	r0, [pc, #312]	; (8003dc8 <Codec_WriteRegister+0x27c>)

  /* Test on EV6 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8003c90:	f8df 814c 	ldr.w	r8, [pc, #332]	; 8003de0 <Codec_WriteRegister+0x294>
 8003c94:	4d4c      	ldr	r5, [pc, #304]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 8003c96:	2200      	movs	r2, #0
 8003c98:	2194      	movs	r1, #148	; 0x94
 8003c9a:	f001 fb45 	bl	8005328 <I2C_Send7bitAddress>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003c9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ca2:	6023      	str	r3, [r4, #0]
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8003ca4:	e005      	b.n	8003cb2 <Codec_WriteRegister+0x166>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	1e5a      	subs	r2, r3, #1
 8003caa:	6022      	str	r2, [r4, #0]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 8083 	beq.w	8003db8 <Codec_WriteRegister+0x26c>
  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8003cb2:	4641      	mov	r1, r8
 8003cb4:	4628      	mov	r0, r5
 8003cb6:	f001 fb57 	bl	8005368 <I2C_CheckEvent>
 8003cba:	2800      	cmp	r0, #0
 8003cbc:	d0f3      	beq.n	8003ca6 <Codec_WriteRegister+0x15a>
  }

  /* Transmit the register address to be read */
  I2C_SendData(CODEC_I2C, RegisterAddr);
 8003cbe:	4631      	mov	r1, r6
 8003cc0:	4841      	ldr	r0, [pc, #260]	; (8003dc8 <Codec_WriteRegister+0x27c>)

  /* Test on EV8 and clear it */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 8003cc2:	4e42      	ldr	r6, [pc, #264]	; (8003dcc <Codec_WriteRegister+0x280>)
 8003cc4:	4d40      	ldr	r5, [pc, #256]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_SendData(CODEC_I2C, RegisterAddr);
 8003cc6:	f001 fb49 	bl	800535c <I2C_SendData>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003cca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cce:	6023      	str	r3, [r4, #0]
  while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 8003cd0:	e004      	b.n	8003cdc <Codec_WriteRegister+0x190>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003cd2:	6823      	ldr	r3, [r4, #0]
 8003cd4:	1e5a      	subs	r2, r3, #1
 8003cd6:	6022      	str	r2, [r4, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d06e      	beq.n	8003dba <Codec_WriteRegister+0x26e>
  while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 8003cdc:	4631      	mov	r1, r6
 8003cde:	4628      	mov	r0, r5
 8003ce0:	f001 fb50 	bl	8005384 <I2C_GetFlagStatus>
 8003ce4:	2800      	cmp	r0, #0
 8003ce6:	d0f4      	beq.n	8003cd2 <Codec_WriteRegister+0x186>
  }
  
  /*!< Send START condition a second time */  
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8003ce8:	4837      	ldr	r0, [pc, #220]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  
  /*!< Test on EV5 and clear it (cleared by reading SR1 then writing to DR) */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003cea:	4e39      	ldr	r6, [pc, #228]	; (8003dd0 <Codec_WriteRegister+0x284>)
 8003cec:	4d36      	ldr	r5, [pc, #216]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 8003cee:	2101      	movs	r1, #1
 8003cf0:	f001 fafe 	bl	80052f0 <I2C_GenerateSTART>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003cf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cf8:	6023      	str	r3, [r4, #0]
  while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003cfa:	e004      	b.n	8003d06 <Codec_WriteRegister+0x1ba>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	1e5a      	subs	r2, r3, #1
 8003d00:	6022      	str	r2, [r4, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d05a      	beq.n	8003dbc <Codec_WriteRegister+0x270>
  while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 8003d06:	4631      	mov	r1, r6
 8003d08:	4628      	mov	r0, r5
 8003d0a:	f001 fb2d 	bl	8005368 <I2C_CheckEvent>
 8003d0e:	2800      	cmp	r0, #0
 8003d10:	d0f4      	beq.n	8003cfc <Codec_WriteRegister+0x1b0>
  } 
  
  /*!< Send Codec address for read */
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Receiver);  
 8003d12:	482d      	ldr	r0, [pc, #180]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  
  /* Wait on ADDR flag to be set (ADDR is still not cleared at this level */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 8003d14:	4d2c      	ldr	r5, [pc, #176]	; (8003dc8 <Codec_WriteRegister+0x27c>)
 8003d16:	4e2f      	ldr	r6, [pc, #188]	; (8003dd4 <Codec_WriteRegister+0x288>)
  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Receiver);  
 8003d18:	2201      	movs	r2, #1
 8003d1a:	2194      	movs	r1, #148	; 0x94
 8003d1c:	f001 fb04 	bl	8005328 <I2C_Send7bitAddress>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003d20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d24:	6023      	str	r3, [r4, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 8003d26:	e004      	b.n	8003d32 <Codec_WriteRegister+0x1e6>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003d28:	6823      	ldr	r3, [r4, #0]
 8003d2a:	1e5a      	subs	r2, r3, #1
 8003d2c:	6022      	str	r2, [r4, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d045      	beq.n	8003dbe <Codec_WriteRegister+0x272>
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 8003d32:	4825      	ldr	r0, [pc, #148]	; (8003dc8 <Codec_WriteRegister+0x27c>)
 8003d34:	4631      	mov	r1, r6
 8003d36:	f001 fb25 	bl	8005384 <I2C_GetFlagStatus>
 8003d3a:	2800      	cmp	r0, #0
 8003d3c:	d0f4      	beq.n	8003d28 <Codec_WriteRegister+0x1dc>
  }     
  
  /*!< Disable Acknowledgment */
  I2C_AcknowledgeConfig(CODEC_I2C, DISABLE);   
 8003d3e:	4822      	ldr	r0, [pc, #136]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  /*!< Send STOP Condition */
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);
  
  /* Wait for the byte to be received */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 8003d40:	4e25      	ldr	r6, [pc, #148]	; (8003dd8 <Codec_WriteRegister+0x28c>)
  I2C_AcknowledgeConfig(CODEC_I2C, DISABLE);   
 8003d42:	2100      	movs	r1, #0
 8003d44:	f001 fafc 	bl	8005340 <I2C_AcknowledgeConfig>
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);
 8003d48:	481f      	ldr	r0, [pc, #124]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  (void)CODEC_I2C->SR2;
 8003d4a:	8b2b      	ldrh	r3, [r5, #24]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 8003d4c:	4d1e      	ldr	r5, [pc, #120]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  I2C_GenerateSTOP(CODEC_I2C, ENABLE);
 8003d4e:	2101      	movs	r1, #1
 8003d50:	f001 fadc 	bl	800530c <I2C_GenerateSTOP>
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003d54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d58:	6023      	str	r3, [r4, #0]
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 8003d5a:	e003      	b.n	8003d64 <Codec_WriteRegister+0x218>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003d5c:	6823      	ldr	r3, [r4, #0]
 8003d5e:	1e5a      	subs	r2, r3, #1
 8003d60:	6022      	str	r2, [r4, #0]
 8003d62:	b36b      	cbz	r3, 8003dc0 <Codec_WriteRegister+0x274>
  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 8003d64:	4631      	mov	r1, r6
 8003d66:	4628      	mov	r0, r5
 8003d68:	f001 fb0c 	bl	8005384 <I2C_GetFlagStatus>
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	d0f5      	beq.n	8003d5c <Codec_WriteRegister+0x210>
  }
  
  /*!< Read the byte received from the Codec */
  result = I2C_ReceiveData(CODEC_I2C);
 8003d70:	4815      	ldr	r0, [pc, #84]	; (8003dc8 <Codec_WriteRegister+0x27c>)
 8003d72:	f001 faf5 	bl	8005360 <I2C_ReceiveData>
  
  /* Wait to make sure that STOP flag has been cleared */
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003d76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 8003d7a:	4a13      	ldr	r2, [pc, #76]	; (8003dc8 <Codec_WriteRegister+0x27c>)
  CODECTimeout = CODEC_FLAG_TIMEOUT;
 8003d7c:	6023      	str	r3, [r4, #0]
  result = I2C_ReceiveData(CODEC_I2C);
 8003d7e:	4605      	mov	r5, r0
  while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 8003d80:	e003      	b.n	8003d8a <Codec_WriteRegister+0x23e>
  {
    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 8003d82:	6823      	ldr	r3, [r4, #0]
 8003d84:	1e59      	subs	r1, r3, #1
 8003d86:	6021      	str	r1, [r4, #0]
 8003d88:	b1db      	cbz	r3, 8003dc2 <Codec_WriteRegister+0x276>
  while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 8003d8a:	8813      	ldrh	r3, [r2, #0]
 8003d8c:	059b      	lsls	r3, r3, #22
 8003d8e:	d4f8      	bmi.n	8003d82 <Codec_WriteRegister+0x236>
  }  
  
  /*!< Re-Enable Acknowledgment to be ready for another reception */
  I2C_AcknowledgeConfig(CODEC_I2C, ENABLE);  
 8003d90:	480d      	ldr	r0, [pc, #52]	; (8003dc8 <Codec_WriteRegister+0x27c>)
 8003d92:	2101      	movs	r1, #1
 8003d94:	f001 fad4 	bl	8005340 <I2C_AcknowledgeConfig>
  
  /* Clear AF flag for next communication */
  I2C_ClearFlag(CODEC_I2C, I2C_FLAG_AF); 
 8003d98:	480b      	ldr	r0, [pc, #44]	; (8003dc8 <Codec_WriteRegister+0x27c>)
 8003d9a:	4910      	ldr	r1, [pc, #64]	; (8003ddc <Codec_WriteRegister+0x290>)
 8003d9c:	f001 fb0e 	bl	80053bc <I2C_ClearFlag>
}
 8003da0:	1b78      	subs	r0, r7, r5
 8003da2:	bf18      	it	ne
 8003da4:	2001      	movne	r0, #1
 8003da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  * @retval None
  */
uint32_t Codec_TIMEOUT_UserCallback(void)
{
  /* Block communication and all processes */
  while (1)
 8003daa:	e7fe      	b.n	8003daa <Codec_WriteRegister+0x25e>
 8003dac:	e7fe      	b.n	8003dac <Codec_WriteRegister+0x260>
 8003dae:	e7fe      	b.n	8003dae <Codec_WriteRegister+0x262>
 8003db0:	e7fe      	b.n	8003db0 <Codec_WriteRegister+0x264>
 8003db2:	e7fe      	b.n	8003db2 <Codec_WriteRegister+0x266>
 8003db4:	e7fe      	b.n	8003db4 <Codec_WriteRegister+0x268>
 8003db6:	e7fe      	b.n	8003db6 <Codec_WriteRegister+0x26a>
 8003db8:	e7fe      	b.n	8003db8 <Codec_WriteRegister+0x26c>
 8003dba:	e7fe      	b.n	8003dba <Codec_WriteRegister+0x26e>
 8003dbc:	e7fe      	b.n	8003dbc <Codec_WriteRegister+0x270>
 8003dbe:	e7fe      	b.n	8003dbe <Codec_WriteRegister+0x272>
 8003dc0:	e7fe      	b.n	8003dc0 <Codec_WriteRegister+0x274>
 8003dc2:	e7fe      	b.n	8003dc2 <Codec_WriteRegister+0x276>
 8003dc4:	20000420 	.word	0x20000420
 8003dc8:	40005400 	.word	0x40005400
 8003dcc:	10000004 	.word	0x10000004
 8003dd0:	00030001 	.word	0x00030001
 8003dd4:	10000002 	.word	0x10000002
 8003dd8:	10000040 	.word	0x10000040
 8003ddc:	10000400 	.word	0x10000400
 8003de0:	00070082 	.word	0x00070082
 8003de4:	00070080 	.word	0x00070080

08003de8 <EVAL_AUDIO_Play>:
{
 8003de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  */
void Audio_MAL_Play(uint32_t Addr, uint32_t Size)
{ 
  //STM_EVAL_LEDToggle(LED6);
  //STM_EVAL_LEDOn(LED6);
  DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);//   dma   
 8003dec:	4b2d      	ldr	r3, [pc, #180]	; (8003ea4 <EVAL_AUDIO_Play+0xbc>)
 8003dee:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8003ed0 <EVAL_AUDIO_Play+0xe8>
  AudioTotalSize = Size/2;
 8003df2:	4f2d      	ldr	r7, [pc, #180]	; (8003ea8 <EVAL_AUDIO_Play+0xc0>)
 8003df4:	084e      	lsrs	r6, r1, #1
  Audio_MAL_Play((uint32_t)pBuffer, (uint32_t)(DMA_MAX(AudioTotalSize / 2)));
 8003df6:	f5b6 3f00 	cmp.w	r6, #131072	; 0x20000
 8003dfa:	bf38      	it	cc
 8003dfc:	088c      	lsrcc	r4, r1, #2
{
 8003dfe:	4605      	mov	r5, r0
  DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);//   dma   
 8003e00:	6819      	ldr	r1, [r3, #0]
 8003e02:	f8d8 0000 	ldr.w	r0, [r8]
  AudioTotalSize = Size/2;
 8003e06:	603e      	str	r6, [r7, #0]
  Audio_MAL_Play((uint32_t)pBuffer, (uint32_t)(DMA_MAX(AudioTotalSize / 2)));
 8003e08:	bf28      	it	cs
 8003e0a:	f64f 74ff 	movwcs	r4, #65535	; 0xffff
  DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);//   dma   
 8003e0e:	f001 f8d5 	bl	8004fbc <DMA_ClearFlag>
  //Audio_MAL_Stop();
  
//I2S_Cmd(CODEC_I2S, DISABLE);
  
  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 8003e12:	4b26      	ldr	r3, [pc, #152]	; (8003eac <EVAL_AUDIO_Play+0xc4>)
 8003e14:	f8d3 9000 	ldr.w	r9, [r3]
 8003e18:	f1b9 0f01 	cmp.w	r9, #1
 8003e1c:	d02c      	beq.n	8003e78 <EVAL_AUDIO_Play+0x90>
  }
#ifndef DAC_USE_I2S_DMA //#ifndef DAC_USE_I2S_DMA
  else
  {
    dac_play_cnt = 0;
    dac_play_ptr = (uint16_t*)Addr;
 8003e1e:	4a24      	ldr	r2, [pc, #144]	; (8003eb0 <EVAL_AUDIO_Play+0xc8>)
    dac_play_size = Size * 2;
    /* Configure the buffer address and size */
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 8003e20:	4924      	ldr	r1, [pc, #144]	; (8003eb4 <EVAL_AUDIO_Play+0xcc>)
    dac_play_ptr = (uint16_t*)Addr;
 8003e22:	6015      	str	r5, [r2, #0]
    dac_play_size = Size * 2;
 8003e24:	4a24      	ldr	r2, [pc, #144]	; (8003eb8 <EVAL_AUDIO_Play+0xd0>)
    dac_play_cnt = 0;
 8003e26:	4b25      	ldr	r3, [pc, #148]	; (8003ebc <EVAL_AUDIO_Play+0xd4>)
    DMA_InitStructure.DMA_BufferSize = (uint32_t)Size;
 8003e28:	610c      	str	r4, [r1, #16]
    dac_play_size = Size * 2;
 8003e2a:	0064      	lsls	r4, r4, #1
    
    /* Configure the DMA Stream with the new parameters */
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003e2c:	f8d8 0000 	ldr.w	r0, [r8]
    dac_play_size = Size * 2;
 8003e30:	8014      	strh	r4, [r2, #0]
    dac_play_cnt = 0;
 8003e32:	2200      	movs	r2, #0
 8003e34:	801a      	strh	r2, [r3, #0]
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 8003e36:	608d      	str	r5, [r1, #8]
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003e38:	f001 f852 	bl	8004ee0 <DMA_Init>
    
    /* Enable the I2S DMA Stream*/
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);
 8003e3c:	f8d8 0000 	ldr.w	r0, [r8]
 8003e40:	2101      	movs	r1, #1
 8003e42:	f001 f87b 	bl	8004f3c <DMA_Cmd>
  }
#endif /* DAC_USE_I2S_DMA */
  
  /* If the I2S peripheral is still not enabled, enable it */
  if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
 8003e46:	481e      	ldr	r0, [pc, #120]	; (8003ec0 <EVAL_AUDIO_Play+0xd8>)
 8003e48:	8b83      	ldrh	r3, [r0, #28]
 8003e4a:	055b      	lsls	r3, r3, #21
 8003e4c:	d525      	bpl.n	8003e9a <EVAL_AUDIO_Play+0xb2>
  AudioRemSize = (Size/2) - DMA_MAX(AudioTotalSize);//  16-bit
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	4a1c      	ldr	r2, [pc, #112]	; (8003ec4 <EVAL_AUDIO_Play+0xdc>)
 8003e52:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003e56:	428b      	cmp	r3, r1
 8003e58:	bf94      	ite	ls
 8003e5a:	1af6      	subls	r6, r6, r3
 8003e5c:	1a76      	subhi	r6, r6, r1
  CurrentPos = pBuffer + DMA_MAX(AudioTotalSize);//  16-bit
 8003e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e62:	bf28      	it	cs
 8003e64:	4b18      	ldrcs	r3, [pc, #96]	; (8003ec8 <EVAL_AUDIO_Play+0xe0>)
  AudioRemSize = (Size/2) - DMA_MAX(AudioTotalSize);//  16-bit
 8003e66:	6016      	str	r6, [r2, #0]
  CurrentPos = pBuffer + DMA_MAX(AudioTotalSize);//  16-bit
 8003e68:	bf38      	it	cc
 8003e6a:	005b      	lslcc	r3, r3, #1
 8003e6c:	4a17      	ldr	r2, [pc, #92]	; (8003ecc <EVAL_AUDIO_Play+0xe4>)
 8003e6e:	441d      	add	r5, r3
 8003e70:	6015      	str	r5, [r2, #0]
}
 8003e72:	2000      	movs	r0, #0
 8003e74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 8003e78:	490e      	ldr	r1, [pc, #56]	; (8003eb4 <EVAL_AUDIO_Play+0xcc>)
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003e7a:	f8d8 0000 	ldr.w	r0, [r8]
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 8003e7e:	608d      	str	r5, [r1, #8]
    DMA_InitStructure.DMA_BufferSize = (uint32_t)(Size*2);
 8003e80:	0064      	lsls	r4, r4, #1
 8003e82:	610c      	str	r4, [r1, #16]
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003e84:	f001 f82c 	bl	8004ee0 <DMA_Init>
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);   
 8003e88:	f8d8 0000 	ldr.w	r0, [r8]
 8003e8c:	4649      	mov	r1, r9
 8003e8e:	f001 f855 	bl	8004f3c <DMA_Cmd>
  if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
 8003e92:	480b      	ldr	r0, [pc, #44]	; (8003ec0 <EVAL_AUDIO_Play+0xd8>)
 8003e94:	8b83      	ldrh	r3, [r0, #28]
 8003e96:	055b      	lsls	r3, r3, #21
 8003e98:	d4d9      	bmi.n	8003e4e <EVAL_AUDIO_Play+0x66>
  {
    I2S_Cmd(CODEC_I2S, ENABLE);
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	f001 fbd6 	bl	800564c <I2S_Cmd>
 8003ea0:	e7d5      	b.n	8003e4e <EVAL_AUDIO_Play+0x66>
 8003ea2:	bf00      	nop
 8003ea4:	20000410 	.word	0x20000410
 8003ea8:	2000041c 	.word	0x2000041c
 8003eac:	20000424 	.word	0x20000424
 8003eb0:	20000d78 	.word	0x20000d78
 8003eb4:	20000d38 	.word	0x20000d38
 8003eb8:	20000d7c 	.word	0x20000d7c
 8003ebc:	20000d76 	.word	0x20000d76
 8003ec0:	40003c00 	.word	0x40003c00
 8003ec4:	20000d30 	.word	0x20000d30
 8003ec8:	0001fffe 	.word	0x0001fffe
 8003ecc:	20000d34 	.word	0x20000d34
 8003ed0:	20000418 	.word	0x20000418

08003ed4 <DMA1_Stream7_IRQHandler>:
{ 
 8003ed4:	b570      	push	{r4, r5, r6, lr}
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8003ed6:	4d0f      	ldr	r5, [pc, #60]	; (8003f14 <DMA1_Stream7_IRQHandler+0x40>)
 8003ed8:	4c0f      	ldr	r4, [pc, #60]	; (8003f18 <DMA1_Stream7_IRQHandler+0x44>)
 8003eda:	6829      	ldr	r1, [r5, #0]
 8003edc:	6820      	ldr	r0, [r4, #0]
 8003ede:	f001 f851 	bl	8004f84 <DMA_GetFlagStatus>
 8003ee2:	b130      	cbz	r0, 8003ef2 <DMA1_Stream7_IRQHandler+0x1e>
    if (AudioRemSize > 0)
 8003ee4:	4b0d      	ldr	r3, [pc, #52]	; (8003f1c <DMA1_Stream7_IRQHandler+0x48>)
 8003ee6:	681e      	ldr	r6, [r3, #0]
 8003ee8:	b126      	cbz	r6, 8003ef4 <DMA1_Stream7_IRQHandler+0x20>
}
 8003eea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003eee:	f7ff bdeb 	b.w	8003ac8 <Audio_MAL_IRQHandler.part.0>
 8003ef2:	bd70      	pop	{r4, r5, r6, pc}
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8003ef4:	6820      	ldr	r0, [r4, #0]
 8003ef6:	4631      	mov	r1, r6
 8003ef8:	f001 f820 	bl	8004f3c <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8003efc:	6829      	ldr	r1, [r5, #0]
 8003efe:	6820      	ldr	r0, [r4, #0]
 8003f00:	f001 f85c 	bl	8004fbc <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t*)CurrentPos, 0);       
 8003f04:	4b06      	ldr	r3, [pc, #24]	; (8003f20 <DMA1_Stream7_IRQHandler+0x4c>)
 8003f06:	4631      	mov	r1, r6
 8003f08:	6818      	ldr	r0, [r3, #0]
}
 8003f0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t*)CurrentPos, 0);       
 8003f0e:	f7fd bd5d 	b.w	80019cc <EVAL_AUDIO_TransferComplete_CallBack>
 8003f12:	bf00      	nop
 8003f14:	20000410 	.word	0x20000410
 8003f18:	20000418 	.word	0x20000418
 8003f1c:	20000d30 	.word	0x20000d30
 8003f20:	20000d34 	.word	0x20000d34

08003f24 <DMA1_Stream0_IRQHandler>:
 8003f24:	b570      	push	{r4, r5, r6, lr}
 8003f26:	4d0f      	ldr	r5, [pc, #60]	; (8003f64 <DMA1_Stream0_IRQHandler+0x40>)
 8003f28:	4c0f      	ldr	r4, [pc, #60]	; (8003f68 <DMA1_Stream0_IRQHandler+0x44>)
 8003f2a:	6829      	ldr	r1, [r5, #0]
 8003f2c:	6820      	ldr	r0, [r4, #0]
 8003f2e:	f001 f829 	bl	8004f84 <DMA_GetFlagStatus>
 8003f32:	b130      	cbz	r0, 8003f42 <DMA1_Stream0_IRQHandler+0x1e>
 8003f34:	4b0d      	ldr	r3, [pc, #52]	; (8003f6c <DMA1_Stream0_IRQHandler+0x48>)
 8003f36:	681e      	ldr	r6, [r3, #0]
 8003f38:	b126      	cbz	r6, 8003f44 <DMA1_Stream0_IRQHandler+0x20>
 8003f3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003f3e:	f7ff bdc3 	b.w	8003ac8 <Audio_MAL_IRQHandler.part.0>
 8003f42:	bd70      	pop	{r4, r5, r6, pc}
 8003f44:	6820      	ldr	r0, [r4, #0]
 8003f46:	4631      	mov	r1, r6
 8003f48:	f000 fff8 	bl	8004f3c <DMA_Cmd>
 8003f4c:	6829      	ldr	r1, [r5, #0]
 8003f4e:	6820      	ldr	r0, [r4, #0]
 8003f50:	f001 f834 	bl	8004fbc <DMA_ClearFlag>
 8003f54:	4b06      	ldr	r3, [pc, #24]	; (8003f70 <DMA1_Stream0_IRQHandler+0x4c>)
 8003f56:	4631      	mov	r1, r6
 8003f58:	6818      	ldr	r0, [r3, #0]
 8003f5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003f5e:	f7fd bd35 	b.w	80019cc <EVAL_AUDIO_TransferComplete_CallBack>
 8003f62:	bf00      	nop
 8003f64:	20000410 	.word	0x20000410
 8003f68:	20000418 	.word	0x20000418
 8003f6c:	20000d30 	.word	0x20000d30
 8003f70:	20000d34 	.word	0x20000d34

08003f74 <SPI3_IRQHandler>:
{
 8003f74:	b508      	push	{r3, lr}
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8003f76:	482e      	ldr	r0, [pc, #184]	; (8004030 <SPI3_IRQHandler+0xbc>)
 8003f78:	2102      	movs	r1, #2
 8003f7a:	f001 fb91 	bl	80056a0 <SPI_I2S_GetFlagStatus>
 8003f7e:	b1d8      	cbz	r0, 8003fb8 <SPI3_IRQHandler+0x44>
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003f80:	4a2c      	ldr	r2, [pc, #176]	; (8004034 <SPI3_IRQHandler+0xc0>)
  int16_t data;
  static uint16_t udata;
  uint16_t *local_ptr;
  volatile uint16_t cnt_tmp;
  
  if (dac_play_cnt <= dac_play_size)
 8003f82:	492d      	ldr	r1, [pc, #180]	; (8004038 <SPI3_IRQHandler+0xc4>)
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003f84:	6813      	ldr	r3, [r2, #0]
  if (dac_play_cnt <= dac_play_size)
 8003f86:	482d      	ldr	r0, [pc, #180]	; (800403c <SPI3_IRQHandler+0xc8>)
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003f88:	2b02      	cmp	r3, #2
  if (dac_play_cnt <= dac_play_size)
 8003f8a:	8800      	ldrh	r0, [r0, #0]
 8003f8c:	880b      	ldrh	r3, [r1, #0]
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003f8e:	d014      	beq.n	8003fba <SPI3_IRQHandler+0x46>
  if (dac_play_cnt <= dac_play_size)
 8003f90:	4298      	cmp	r0, r3
 8003f92:	d32a      	bcc.n	8003fea <SPI3_IRQHandler+0x76>
  {
    dac_play_cnt++;
    
      if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003f94:	6812      	ldr	r2, [r2, #0]
    dac_play_cnt++;
 8003f96:	3301      	adds	r3, #1
 8003f98:	b29b      	uxth	r3, r3
      if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003f9a:	2a02      	cmp	r2, #2
    dac_play_cnt++;
 8003f9c:	800b      	strh	r3, [r1, #0]
      if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003f9e:	d02e      	beq.n	8003ffe <SPI3_IRQHandler+0x8a>
        data = (*local_ptr);
        udata = 32768 + data;
      }
      else //i2s mode
      {
        local_ptr = dac_play_ptr;
 8003fa0:	4a27      	ldr	r2, [pc, #156]	; (8004040 <SPI3_IRQHandler+0xcc>)
        dac_play_ptr++;
        udata = *local_ptr;
 8003fa2:	4828      	ldr	r0, [pc, #160]	; (8004044 <SPI3_IRQHandler+0xd0>)
        local_ptr = dac_play_ptr;
 8003fa4:	6813      	ldr	r3, [r2, #0]
        udata = *local_ptr;
 8003fa6:	8819      	ldrh	r1, [r3, #0]
 8003fa8:	8001      	strh	r1, [r0, #0]
        dac_play_ptr++;
 8003faa:	3302      	adds	r3, #2
 8003fac:	6013      	str	r3, [r2, #0]
       SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8003fae:	4820      	ldr	r0, [pc, #128]	; (8004030 <SPI3_IRQHandler+0xbc>)
}
 8003fb0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
       SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8003fb4:	f001 bb58 	b.w	8005668 <SPI_I2S_SendData>
}
 8003fb8:	bd08      	pop	{r3, pc}
  if (dac_play_cnt <= dac_play_size)
 8003fba:	4298      	cmp	r0, r3
 8003fbc:	d31c      	bcc.n	8003ff8 <SPI3_IRQHandler+0x84>
      if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003fbe:	6812      	ldr	r2, [r2, #0]
    dac_play_cnt++;
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	b29b      	uxth	r3, r3
      if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003fc4:	2a02      	cmp	r2, #2
    dac_play_cnt++;
 8003fc6:	800b      	strh	r3, [r1, #0]
      if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003fc8:	d025      	beq.n	8004016 <SPI3_IRQHandler+0xa2>
        local_ptr = dac_play_ptr;
 8003fca:	4a1d      	ldr	r2, [pc, #116]	; (8004040 <SPI3_IRQHandler+0xcc>)
        udata = *local_ptr;
 8003fcc:	481d      	ldr	r0, [pc, #116]	; (8004044 <SPI3_IRQHandler+0xd0>)
        local_ptr = dac_play_ptr;
 8003fce:	6813      	ldr	r3, [r2, #0]
        udata = *local_ptr;
 8003fd0:	8819      	ldrh	r1, [r3, #0]
 8003fd2:	8001      	strh	r1, [r0, #0]
        dac_play_ptr++;
 8003fd4:	3302      	adds	r3, #2
 8003fd6:	6013      	str	r3, [r2, #0]
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8003fd8:	2004      	movs	r0, #4
 8003fda:	f000 fedb 	bl	8004d94 <DAC_SetChannel1Data>
}
 8003fde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      SPI_I2S_SendData(CODEC_I2S, 0); 
 8003fe2:	4813      	ldr	r0, [pc, #76]	; (8004030 <SPI3_IRQHandler+0xbc>)
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	f001 bb3f 	b.w	8005668 <SPI_I2S_SendData>
    return udata;
  }
  else
  {
    //STM_EVAL_LEDOff(LED6);
    return udata;
 8003fea:	4b16      	ldr	r3, [pc, #88]	; (8004044 <SPI3_IRQHandler+0xd0>)
 8003fec:	8819      	ldrh	r1, [r3, #0]
       SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8003fee:	4810      	ldr	r0, [pc, #64]	; (8004030 <SPI3_IRQHandler+0xbc>)
}
 8003ff0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
       SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8003ff4:	f001 bb38 	b.w	8005668 <SPI_I2S_SendData>
    return udata;
 8003ff8:	4b12      	ldr	r3, [pc, #72]	; (8004044 <SPI3_IRQHandler+0xd0>)
 8003ffa:	8819      	ldrh	r1, [r3, #0]
 8003ffc:	e7ec      	b.n	8003fd8 <SPI3_IRQHandler+0x64>
        local_ptr = dac_play_ptr;
 8003ffe:	4910      	ldr	r1, [pc, #64]	; (8004040 <SPI3_IRQHandler+0xcc>)
 8004000:	680a      	ldr	r2, [r1, #0]
        if ((dac_play_cnt & 1) == 0)
 8004002:	07db      	lsls	r3, r3, #31
          dac_play_ptr++;
 8004004:	bf5c      	itt	pl
 8004006:	1d13      	addpl	r3, r2, #4
 8004008:	600b      	strpl	r3, [r1, #0]
        udata = 32768 + data;
 800400a:	8811      	ldrh	r1, [r2, #0]
 800400c:	4b0d      	ldr	r3, [pc, #52]	; (8004044 <SPI3_IRQHandler+0xd0>)
 800400e:	f481 4100 	eor.w	r1, r1, #32768	; 0x8000
 8004012:	8019      	strh	r1, [r3, #0]
 8004014:	e7eb      	b.n	8003fee <SPI3_IRQHandler+0x7a>
        local_ptr = dac_play_ptr;
 8004016:	490a      	ldr	r1, [pc, #40]	; (8004040 <SPI3_IRQHandler+0xcc>)
 8004018:	680a      	ldr	r2, [r1, #0]
        if ((dac_play_cnt & 1) == 0)
 800401a:	07d8      	lsls	r0, r3, #31
          dac_play_ptr++;
 800401c:	bf5c      	itt	pl
 800401e:	1d13      	addpl	r3, r2, #4
 8004020:	600b      	strpl	r3, [r1, #0]
        udata = 32768 + data;
 8004022:	8811      	ldrh	r1, [r2, #0]
 8004024:	4b07      	ldr	r3, [pc, #28]	; (8004044 <SPI3_IRQHandler+0xd0>)
 8004026:	f481 4100 	eor.w	r1, r1, #32768	; 0x8000
 800402a:	8019      	strh	r1, [r3, #0]
 800402c:	e7d4      	b.n	8003fd8 <SPI3_IRQHandler+0x64>
 800402e:	bf00      	nop
 8004030:	40003c00 	.word	0x40003c00
 8004034:	20000424 	.word	0x20000424
 8004038:	20000d76 	.word	0x20000d76
 800403c:	20000d7c 	.word	0x20000d7c
 8004040:	20000d78 	.word	0x20000d78
 8004044:	20000d7e 	.word	0x20000d7e

08004048 <Codec_Init>:
{
 8004048:	e92d 46f0 	stmdb	sp!, {r4, r5, r6, r7, r9, sl, lr}
  RCC_AHB1PeriphClockCmd(AUDIO_RESET_GPIO_CLK,ENABLE);
 800404c:	2008      	movs	r0, #8
{
 800404e:	b08b      	sub	sp, #44	; 0x2c
 8004050:	468a      	mov	sl, r1
  RCC_AHB1PeriphClockCmd(AUDIO_RESET_GPIO_CLK,ENABLE);
 8004052:	2101      	movs	r1, #1
{
 8004054:	4617      	mov	r7, r2
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8004056:	2410      	movs	r4, #16
  RCC_AHB1PeriphClockCmd(AUDIO_RESET_GPIO_CLK,ENABLE);
 8004058:	f001 fa0c 	bl	8005474 <RCC_AHB1PeriphClockCmd>
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800405c:	f240 1301 	movw	r3, #257	; 0x101
  GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStructure);    
 8004060:	488f      	ldr	r0, [pc, #572]	; (80042a0 <Codec_Init+0x258>)
 8004062:	a906      	add	r1, sp, #24
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8004064:	e9cd 4306 	strd	r4, r3, [sp, #24]
  GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStructure);    
 8004068:	f001 f82a 	bl	80050c0 <GPIO_Init>
  RCC_AHB1PeriphClockCmd(CODEC_I2C_GPIO_CLOCK | CODEC_I2S_GPIO_CLOCK, ENABLE);
 800406c:	2101      	movs	r1, #1
 800406e:	2007      	movs	r0, #7
 8004070:	f001 fa00 	bl	8005474 <RCC_AHB1PeriphClockCmd>
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8004074:	4b8b      	ldr	r3, [pc, #556]	; (80042a4 <Codec_Init+0x25c>)
  GPIO_Init(CODEC_I2C_GPIO, &GPIO_InitStructure);     
 8004076:	488c      	ldr	r0, [pc, #560]	; (80042a8 <Codec_Init+0x260>)
 8004078:	a906      	add	r1, sp, #24
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800407a:	f44f 7510 	mov.w	r5, #576	; 0x240
 800407e:	e9cd 5306 	strd	r5, r3, [sp, #24]
  GPIO_Init(CODEC_I2C_GPIO, &GPIO_InitStructure);     
 8004082:	f001 f81d 	bl	80050c0 <GPIO_Init>
  GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SCL_PINSRC, CODEC_I2C_GPIO_AF);  
 8004086:	4888      	ldr	r0, [pc, #544]	; (80042a8 <Codec_Init+0x260>)
 8004088:	2204      	movs	r2, #4
 800408a:	2106      	movs	r1, #6
 800408c:	f001 f868 	bl	8005160 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SDA_PINSRC, CODEC_I2C_GPIO_AF);  
 8004090:	2204      	movs	r2, #4
 8004092:	4885      	ldr	r0, [pc, #532]	; (80042a8 <Codec_Init+0x260>)
 8004094:	2109      	movs	r1, #9
 8004096:	f001 f863 	bl	8005160 <GPIO_PinAFConfig>
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800409a:	f44f 56a0 	mov.w	r6, #5120	; 0x1400
 800409e:	f240 2302 	movw	r3, #514	; 0x202
  GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);
 80040a2:	4882      	ldr	r0, [pc, #520]	; (80042ac <Codec_Init+0x264>)
 80040a4:	a906      	add	r1, sp, #24
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80040a6:	e9cd 6306 	strd	r6, r3, [sp, #24]
  GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);
 80040aa:	f001 f809 	bl	80050c0 <GPIO_Init>
  if (CurrAudioInterface != AUDIO_INTERFACE_DAC) 
 80040ae:	4e80      	ldr	r6, [pc, #512]	; (80042b0 <Codec_Init+0x268>)
  GPIO_PinAFConfig(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PINSRC, CODEC_I2S_GPIO_AF);  
 80040b0:	4880      	ldr	r0, [pc, #512]	; (80042b4 <Codec_Init+0x26c>)
 80040b2:	2206      	movs	r2, #6
 80040b4:	2104      	movs	r1, #4
 80040b6:	f001 f853 	bl	8005160 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SCK_PINSRC, CODEC_I2S_GPIO_AF);
 80040ba:	487c      	ldr	r0, [pc, #496]	; (80042ac <Codec_Init+0x264>)
 80040bc:	2206      	movs	r2, #6
 80040be:	210a      	movs	r1, #10
 80040c0:	f001 f84e 	bl	8005160 <GPIO_PinAFConfig>
  if (CurrAudioInterface != AUDIO_INTERFACE_DAC) 
 80040c4:	6833      	ldr	r3, [r6, #0]
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	f000 80a9 	beq.w	800421e <Codec_Init+0x1d6>
    GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
 80040cc:	4879      	ldr	r0, [pc, #484]	; (80042b4 <Codec_Init+0x26c>)
    GPIO_InitStructure.GPIO_Pin = CODEC_I2S_WS_PIN ;
 80040ce:	9406      	str	r4, [sp, #24]
    GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
 80040d0:	a906      	add	r1, sp, #24
 80040d2:	f000 fff5 	bl	80050c0 <GPIO_Init>
    GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SD_PINSRC, CODEC_I2S_GPIO_AF);
 80040d6:	4875      	ldr	r0, [pc, #468]	; (80042ac <Codec_Init+0x264>)
 80040d8:	2206      	movs	r2, #6
 80040da:	210c      	movs	r1, #12
 80040dc:	f001 f840 	bl	8005160 <GPIO_PinAFConfig>
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80040e0:	f240 2302 	movw	r3, #514	; 0x202
 80040e4:	2080      	movs	r0, #128	; 0x80
 80040e6:	e9cd 0306 	strd	r0, r3, [sp, #24]
  GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure);   
 80040ea:	a906      	add	r1, sp, #24
 80040ec:	486f      	ldr	r0, [pc, #444]	; (80042ac <Codec_Init+0x264>)
 80040ee:	f000 ffe7 	bl	80050c0 <GPIO_Init>
  GPIO_PinAFConfig(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PINSRC, CODEC_I2S_GPIO_AF); 
 80040f2:	486e      	ldr	r0, [pc, #440]	; (80042ac <Codec_Init+0x264>)
 80040f4:	2206      	movs	r2, #6
 80040f6:	2107      	movs	r1, #7
 80040f8:	f001 f832 	bl	8005160 <GPIO_PinAFConfig>
  GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_RESET);
 80040fc:	4868      	ldr	r0, [pc, #416]	; (80042a0 <Codec_Init+0x258>)
 80040fe:	2200      	movs	r2, #0
 8004100:	2110      	movs	r1, #16
 8004102:	f001 f827 	bl	8005154 <GPIO_WriteBit>
  Delay(CODEC_RESET_DELAY); 
 8004106:	f644 74ff 	movw	r4, #20479	; 0x4fff
  for (; nCount != 0; nCount--);
 800410a:	3c01      	subs	r4, #1
 800410c:	d1fd      	bne.n	800410a <Codec_Init+0xc2>
  GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_SET);
 800410e:	2201      	movs	r2, #1
 8004110:	4863      	ldr	r0, [pc, #396]	; (80042a0 <Codec_Init+0x258>)
 8004112:	2110      	movs	r1, #16
 8004114:	f001 f81e 	bl	8005154 <GPIO_WriteBit>
  RCC_APB1PeriphClockCmd(CODEC_I2C_CLK, ENABLE);
 8004118:	2101      	movs	r1, #1
 800411a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800411e:	f001 f9c1 	bl	80054a4 <RCC_APB1PeriphClockCmd>
  I2C_DeInit(CODEC_I2C);
 8004122:	4865      	ldr	r0, [pc, #404]	; (80042b8 <Codec_Init+0x270>)
 8004124:	f001 f830 	bl	8005188 <I2C_DeInit>
  I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8004128:	4964      	ldr	r1, [pc, #400]	; (80042bc <Codec_Init+0x274>)
 800412a:	4b65      	ldr	r3, [pc, #404]	; (80042c0 <Codec_Init+0x278>)
  I2C_Cmd(CODEC_I2C, ENABLE);  
 800412c:	4862      	ldr	r0, [pc, #392]	; (80042b8 <Codec_Init+0x270>)
  I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 800412e:	e9cd 1307 	strd	r1, r3, [sp, #28]
  I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
 8004132:	4b64      	ldr	r3, [pc, #400]	; (80042c4 <Codec_Init+0x27c>)
 8004134:	9306      	str	r3, [sp, #24]
  I2C_Cmd(CODEC_I2C, ENABLE);  
 8004136:	2101      	movs	r1, #1
  I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8004138:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800413c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  I2C_Cmd(CODEC_I2C, ENABLE);  
 8004140:	f001 f8c8 	bl	80052d4 <I2C_Cmd>
  I2C_Init(CODEC_I2C, &I2C_InitStructure);
 8004144:	485c      	ldr	r0, [pc, #368]	; (80042b8 <Codec_Init+0x270>)
 8004146:	a906      	add	r1, sp, #24
 8004148:	f001 f854 	bl	80051f4 <I2C_Init>
  counter += Codec_WriteRegister(0x02, 0x01);  
 800414c:	2101      	movs	r1, #1
 800414e:	2002      	movs	r0, #2
 8004150:	f7ff fcfc 	bl	8003b4c <Codec_WriteRegister>
  counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
 8004154:	21af      	movs	r1, #175	; 0xaf
  counter += Codec_WriteRegister(0x02, 0x01);  
 8004156:	4605      	mov	r5, r0
  counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
 8004158:	2004      	movs	r0, #4
 800415a:	f7ff fcf7 	bl	8003b4c <Codec_WriteRegister>
  OutputDev = 0xAF;
 800415e:	4b5a      	ldr	r3, [pc, #360]	; (80042c8 <Codec_Init+0x280>)
 8004160:	22af      	movs	r2, #175	; 0xaf
  counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
 8004162:	4405      	add	r5, r0
  counter += Codec_WriteRegister(0x05, 0x81);
 8004164:	2181      	movs	r1, #129	; 0x81
 8004166:	2005      	movs	r0, #5
  OutputDev = 0xAF;
 8004168:	701a      	strb	r2, [r3, #0]
  counter += Codec_WriteRegister(0x05, 0x81);
 800416a:	f7ff fcef 	bl	8003b4c <Codec_WriteRegister>
  counter += Codec_WriteRegister(0x06, CODEC_STANDARD);
 800416e:	2104      	movs	r1, #4
  counter += Codec_WriteRegister(0x05, 0x81);
 8004170:	4405      	add	r5, r0
  counter += Codec_WriteRegister(0x06, CODEC_STANDARD);
 8004172:	2006      	movs	r0, #6
 8004174:	f7ff fcea 	bl	8003b4c <Codec_WriteRegister>
    counter += Codec_WriteRegister(0x20, Volume - 0xE7); 
 8004178:	f10a 0119 	add.w	r1, sl, #25
 800417c:	b2c9      	uxtb	r1, r1
  counter += Codec_WriteRegister(0x06, CODEC_STANDARD);
 800417e:	4405      	add	r5, r0
    counter += Codec_WriteRegister(0x20, Volume - 0xE7); 
 8004180:	2020      	movs	r0, #32
 8004182:	9101      	str	r1, [sp, #4]
 8004184:	f7ff fce2 	bl	8003b4c <Codec_WriteRegister>
    counter += Codec_WriteRegister(0x21, Volume - 0xE7);     
 8004188:	9901      	ldr	r1, [sp, #4]
 800418a:	2021      	movs	r0, #33	; 0x21
 800418c:	f7ff fcde 	bl	8003b4c <Codec_WriteRegister>
  if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8004190:	6833      	ldr	r3, [r6, #0]
 8004192:	2b02      	cmp	r3, #2
 8004194:	d053      	beq.n	800423e <Codec_Init+0x1f6>
  counter += Codec_WriteRegister(0x02, 0x9E);  
 8004196:	219e      	movs	r1, #158	; 0x9e
 8004198:	2002      	movs	r0, #2
 800419a:	f7ff fcd7 	bl	8003b4c <Codec_WriteRegister>
  counter += Codec_WriteRegister(0x0A, 0x00);
 800419e:	2100      	movs	r1, #0
  counter += Codec_WriteRegister(0x02, 0x9E);  
 80041a0:	4405      	add	r5, r0
  counter += Codec_WriteRegister(0x0A, 0x00);
 80041a2:	200a      	movs	r0, #10
 80041a4:	f7ff fcd2 	bl	8003b4c <Codec_WriteRegister>
  if (CurrAudioInterface != AUDIO_INTERFACE_DAC)
 80041a8:	6833      	ldr	r3, [r6, #0]
 80041aa:	2b02      	cmp	r3, #2
  counter += Codec_WriteRegister(0x0A, 0x00);
 80041ac:	eb05 0400 	add.w	r4, r5, r0
  if (CurrAudioInterface != AUDIO_INTERFACE_DAC)
 80041b0:	d004      	beq.n	80041bc <Codec_Init+0x174>
    counter += Codec_WriteRegister(0x0E, 0x04);
 80041b2:	2104      	movs	r1, #4
 80041b4:	200e      	movs	r0, #14
 80041b6:	f7ff fcc9 	bl	8003b4c <Codec_WriteRegister>
 80041ba:	4404      	add	r4, r0
  counter += Codec_WriteRegister(0x27, 0x00);
 80041bc:	2100      	movs	r1, #0
 80041be:	2027      	movs	r0, #39	; 0x27
 80041c0:	f7ff fcc4 	bl	8003b4c <Codec_WriteRegister>
  counter += Codec_WriteRegister(0x1F, 0x0F);
 80041c4:	210f      	movs	r1, #15
  counter += Codec_WriteRegister(0x27, 0x00);
 80041c6:	4404      	add	r4, r0
  counter += Codec_WriteRegister(0x1F, 0x0F);
 80041c8:	201f      	movs	r0, #31
 80041ca:	f7ff fcbf 	bl	8003b4c <Codec_WriteRegister>
  counter += Codec_WriteRegister(0x1A, 0x0A);
 80041ce:	210a      	movs	r1, #10
  counter += Codec_WriteRegister(0x1F, 0x0F);
 80041d0:	4404      	add	r4, r0
  counter += Codec_WriteRegister(0x1A, 0x0A);
 80041d2:	201a      	movs	r0, #26
 80041d4:	f7ff fcba 	bl	8003b4c <Codec_WriteRegister>
  counter += Codec_WriteRegister(0x1B, 0x0A);
 80041d8:	210a      	movs	r1, #10
  counter += Codec_WriteRegister(0x1A, 0x0A);
 80041da:	4404      	add	r4, r0
  counter += Codec_WriteRegister(0x1B, 0x0A);
 80041dc:	201b      	movs	r0, #27
 80041de:	f7ff fcb5 	bl	8003b4c <Codec_WriteRegister>
  RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, ENABLE);
 80041e2:	2101      	movs	r1, #1
  counter += Codec_WriteRegister(0x1B, 0x0A);
 80041e4:	4404      	add	r4, r0
  RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, ENABLE);
 80041e6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80041ea:	f001 f95b 	bl	80054a4 <RCC_APB1PeriphClockCmd>
  SPI_I2S_DeInit(CODEC_I2S);
 80041ee:	4837      	ldr	r0, [pc, #220]	; (80042cc <Codec_Init+0x284>)
 80041f0:	f001 f988 	bl	8005504 <SPI_I2S_DeInit>
  I2S_InitStructure.I2S_CPOL = I2S_CPOL_Low;
 80041f4:	2500      	movs	r5, #0
   I2S_InitStructure.I2S_Mode = I2S_Mode_MasterTx;
 80041f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041fa:	f44f 7200 	mov.w	r2, #512	; 0x200
  I2S_Init(CODEC_I2S, &I2S_InitStructure);
 80041fe:	4833      	ldr	r0, [pc, #204]	; (80042cc <Codec_Init+0x284>)
  I2S_InitStructure.I2S_AudioFreq = AudioFreq;
 8004200:	9708      	str	r7, [sp, #32]
  I2S_Init(CODEC_I2S, &I2S_InitStructure);
 8004202:	a906      	add	r1, sp, #24
   I2S_InitStructure.I2S_Mode = I2S_Mode_MasterTx;
 8004204:	e9cd 2306 	strd	r2, r3, [sp, #24]
  I2S_InitStructure.I2S_CPOL = I2S_CPOL_Low;
 8004208:	f8ad 5024 	strh.w	r5, [sp, #36]	; 0x24
  I2S_Init(CODEC_I2S, &I2S_InitStructure);
 800420c:	f001 f9b0 	bl	8005570 <I2S_Init>
  if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8004210:	6833      	ldr	r3, [r6, #0]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d02e      	beq.n	8004274 <Codec_Init+0x22c>
}
 8004216:	4620      	mov	r0, r4
 8004218:	b00b      	add	sp, #44	; 0x2c
 800421a:	e8bd 86f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, pc}
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800421e:	2101      	movs	r1, #1
 8004220:	4608      	mov	r0, r1
 8004222:	f001 f927 	bl	8005474 <RCC_AHB1PeriphClockCmd>
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8004226:	2303      	movs	r3, #3
 8004228:	f88d 301c 	strb.w	r3, [sp, #28]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 800422c:	4821      	ldr	r0, [pc, #132]	; (80042b4 <Codec_Init+0x26c>)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 800422e:	9406      	str	r4, [sp, #24]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004230:	2300      	movs	r3, #0
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004232:	a906      	add	r1, sp, #24
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004234:	f88d 301f 	strb.w	r3, [sp, #31]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004238:	f000 ff42 	bl	80050c0 <GPIO_Init>
 800423c:	e750      	b.n	80040e0 <Codec_Init+0x98>
    counter += Codec_WriteRegister(0x08, 0x01);
 800423e:	2101      	movs	r1, #1
 8004240:	2008      	movs	r0, #8
 8004242:	f7ff fc83 	bl	8003b4c <Codec_WriteRegister>
    counter += Codec_WriteRegister(0x09, 0x01);
 8004246:	2101      	movs	r1, #1
    counter += Codec_WriteRegister(0x08, 0x01);
 8004248:	4681      	mov	r9, r0
    counter += Codec_WriteRegister(0x09, 0x01);
 800424a:	2009      	movs	r0, #9
 800424c:	f7ff fc7e 	bl	8003b4c <Codec_WriteRegister>
 8004250:	4448      	add	r0, r9
 8004252:	4405      	add	r5, r0
    counter += Codec_WriteRegister(0x0E, 0xC0);
 8004254:	21c0      	movs	r1, #192	; 0xc0
 8004256:	200e      	movs	r0, #14
 8004258:	f7ff fc78 	bl	8003b4c <Codec_WriteRegister>
    counter += Codec_WriteRegister(0x14, 0x00);
 800425c:	4621      	mov	r1, r4
    counter += Codec_WriteRegister(0x0E, 0xC0);
 800425e:	4405      	add	r5, r0
    counter += Codec_WriteRegister(0x14, 0x00);
 8004260:	2014      	movs	r0, #20
 8004262:	f7ff fc73 	bl	8003b4c <Codec_WriteRegister>
    counter += Codec_WriteRegister(0x15, 0x00);
 8004266:	4621      	mov	r1, r4
    counter += Codec_WriteRegister(0x14, 0x00);
 8004268:	4405      	add	r5, r0
    counter += Codec_WriteRegister(0x15, 0x00);
 800426a:	2015      	movs	r0, #21
 800426c:	f7ff fc6e 	bl	8003b4c <Codec_WriteRegister>
 8004270:	4405      	add	r5, r0
 8004272:	e790      	b.n	8004196 <Codec_Init+0x14e>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 8004274:	2101      	movs	r1, #1
 8004276:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800427a:	f001 f913 	bl	80054a4 <RCC_APB1PeriphClockCmd>
    DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 800427e:	2200      	movs	r2, #0
 8004280:	2300      	movs	r3, #0
    DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 8004282:	a902      	add	r1, sp, #8
 8004284:	4628      	mov	r0, r5
    DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 8004286:	e9cd 2302 	strd	r2, r3, [sp, #8]
    DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 800428a:	9505      	str	r5, [sp, #20]
    DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 800428c:	f000 fd56 	bl	8004d3c <DAC_Init>
    DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);  
 8004290:	4628      	mov	r0, r5
 8004292:	2101      	movs	r1, #1
 8004294:	f000 fd6a 	bl	8004d6c <DAC_Cmd>
}
 8004298:	4620      	mov	r0, r4
 800429a:	b00b      	add	sp, #44	; 0x2c
 800429c:	e8bd 86f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, pc}
 80042a0:	40020c00 	.word	0x40020c00
 80042a4:	00010202 	.word	0x00010202
 80042a8:	40020400 	.word	0x40020400
 80042ac:	40020800 	.word	0x40020800
 80042b0:	20000424 	.word	0x20000424
 80042b4:	40020000 	.word	0x40020000
 80042b8:	40005400 	.word	0x40005400
 80042bc:	bfff0000 	.word	0xbfff0000
 80042c0:	04000033 	.word	0x04000033
 80042c4:	000186a0 	.word	0x000186a0
 80042c8:	20000d74 	.word	0x20000d74
 80042cc:	40003c00 	.word	0x40003c00

080042d0 <SET_I2S_PLL>:
  }
  
}

void SET_I2S_PLL(uint32_t AudioFreq)
{
 80042d0:	b510      	push	{r4, lr}
 80042d2:	4604      	mov	r4, r0
	RCC_PLLI2SCmd(DISABLE);
 80042d4:	2000      	movs	r0, #0
 80042d6:	f001 f87f 	bl	80053d8 <RCC_PLLI2SCmd>

	switch(AudioFreq)
 80042da:	f5b4 4ffa 	cmp.w	r4, #32000	; 0x7d00
 80042de:	d019      	beq.n	8004314 <SET_I2S_PLL+0x44>
 80042e0:	d821      	bhi.n	8004326 <SET_I2S_PLL+0x56>
 80042e2:	f5b4 5f7a 	cmp.w	r4, #16000	; 0x3e80
 80042e6:	d015      	beq.n	8004314 <SET_I2S_PLL+0x44>
 80042e8:	d90d      	bls.n	8004306 <SET_I2S_PLL+0x36>
 80042ea:	f245 6322 	movw	r3, #22050	; 0x5622
 80042ee:	429c      	cmp	r4, r3
 80042f0:	d104      	bne.n	80042fc <SET_I2S_PLL+0x2c>
	 case I2S_AudioFreq_16k: {RCC_PLLI2SConfig  (213,2);break;}
	 case I2S_AudioFreq_11k: {RCC_PLLI2SConfig  (213,2);break;}//??? ?? ?????????, ????? ?????? ????????????
	 case I2S_AudioFreq_32k: {RCC_PLLI2SConfig  (213,2);break;}
	 case I2S_AudioFreq_48k: {RCC_PLLI2SConfig  (258,3);break;}
	 case I2S_AudioFreq_96k: {RCC_PLLI2SConfig  (344,2);break;}
	 case I2S_AudioFreq_22k: {RCC_PLLI2SConfig  (429,4);break;}
 80042f2:	2104      	movs	r1, #4
 80042f4:	f240 10ad 	movw	r0, #429	; 0x1ad
 80042f8:	f001 f864 	bl	80053c4 <RCC_PLLI2SConfig>
	 case I2S_AudioFreq_44k: {RCC_PLLI2SConfig  (271,2);break;}
	}
	RCC_PLLI2SCmd(ENABLE);
}
 80042fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_PLLI2SCmd(ENABLE);
 8004300:	2001      	movs	r0, #1
 8004302:	f001 b869 	b.w	80053d8 <RCC_PLLI2SCmd>
	switch(AudioFreq)
 8004306:	f5b4 5ffa 	cmp.w	r4, #8000	; 0x1f40
 800430a:	d02b      	beq.n	8004364 <SET_I2S_PLL+0x94>
 800430c:	f642 3311 	movw	r3, #11025	; 0x2b11
 8004310:	429c      	cmp	r4, r3
 8004312:	d1f3      	bne.n	80042fc <SET_I2S_PLL+0x2c>
	 case I2S_AudioFreq_16k: {RCC_PLLI2SConfig  (213,2);break;}
 8004314:	20d5      	movs	r0, #213	; 0xd5
 8004316:	2102      	movs	r1, #2
 8004318:	f001 f854 	bl	80053c4 <RCC_PLLI2SConfig>
}
 800431c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_PLLI2SCmd(ENABLE);
 8004320:	2001      	movs	r0, #1
 8004322:	f001 b859 	b.w	80053d8 <RCC_PLLI2SCmd>
	switch(AudioFreq)
 8004326:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800432a:	429c      	cmp	r4, r3
 800432c:	d024      	beq.n	8004378 <SET_I2S_PLL+0xa8>
 800432e:	4b17      	ldr	r3, [pc, #92]	; (800438c <SET_I2S_PLL+0xbc>)
 8004330:	429c      	cmp	r4, r3
 8004332:	d109      	bne.n	8004348 <SET_I2S_PLL+0x78>
	 case I2S_AudioFreq_96k: {RCC_PLLI2SConfig  (344,2);break;}
 8004334:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004338:	2102      	movs	r1, #2
 800433a:	f001 f843 	bl	80053c4 <RCC_PLLI2SConfig>
}
 800433e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_PLLI2SCmd(ENABLE);
 8004342:	2001      	movs	r0, #1
 8004344:	f001 b848 	b.w	80053d8 <RCC_PLLI2SCmd>
	switch(AudioFreq)
 8004348:	f64a 4344 	movw	r3, #44100	; 0xac44
 800434c:	429c      	cmp	r4, r3
 800434e:	d1d5      	bne.n	80042fc <SET_I2S_PLL+0x2c>
	 case I2S_AudioFreq_44k: {RCC_PLLI2SConfig  (271,2);break;}
 8004350:	f240 100f 	movw	r0, #271	; 0x10f
 8004354:	2102      	movs	r1, #2
 8004356:	f001 f835 	bl	80053c4 <RCC_PLLI2SConfig>
}
 800435a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_PLLI2SCmd(ENABLE);
 800435e:	2001      	movs	r0, #1
 8004360:	f001 b83a 	b.w	80053d8 <RCC_PLLI2SCmd>
	 case I2S_AudioFreq_8k: {RCC_PLLI2SConfig  (256,5);break;}
 8004364:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004368:	2105      	movs	r1, #5
 800436a:	f001 f82b 	bl	80053c4 <RCC_PLLI2SConfig>
}
 800436e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_PLLI2SCmd(ENABLE);
 8004372:	2001      	movs	r0, #1
 8004374:	f001 b830 	b.w	80053d8 <RCC_PLLI2SCmd>
	 case I2S_AudioFreq_48k: {RCC_PLLI2SConfig  (258,3);break;}
 8004378:	f44f 7081 	mov.w	r0, #258	; 0x102
 800437c:	2103      	movs	r1, #3
 800437e:	f001 f821 	bl	80053c4 <RCC_PLLI2SConfig>
}
 8004382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_PLLI2SCmd(ENABLE);
 8004386:	2001      	movs	r0, #1
 8004388:	f001 b826 	b.w	80053d8 <RCC_PLLI2SCmd>
 800438c:	00017700 	.word	0x00017700

08004390 <EVAL_AUDIO_Init>:
{    
 8004390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004392:	b08b      	sub	sp, #44	; 0x2c
 8004394:	460c      	mov	r4, r1
 8004396:	4605      	mov	r5, r0
  SET_I2S_PLL(AudioFreq);//configures I2S PLL module
 8004398:	4610      	mov	r0, r2
 800439a:	9201      	str	r2, [sp, #4]
 800439c:	f7ff ff98 	bl	80042d0 <SET_I2S_PLL>
  if (Codec_Init(OutputDevice, VOLUME_CONVERT(Volume), AudioFreq) != 0)
 80043a0:	2c64      	cmp	r4, #100	; 0x64
 80043a2:	9a01      	ldr	r2, [sp, #4]
 80043a4:	d80f      	bhi.n	80043c6 <EVAL_AUDIO_Init+0x36>
 80043a6:	4b4d      	ldr	r3, [pc, #308]	; (80044dc <EVAL_AUDIO_Init+0x14c>)
 80043a8:	ebc4 2104 	rsb	r1, r4, r4, lsl #8
 80043ac:	fba3 3101 	umull	r3, r1, r3, r1
 80043b0:	f3c1 1147 	ubfx	r1, r1, #5, #8
 80043b4:	4628      	mov	r0, r5
 80043b6:	f7ff fe47 	bl	8004048 <Codec_Init>
 80043ba:	4604      	mov	r4, r0
 80043bc:	b150      	cbz	r0, 80043d4 <EVAL_AUDIO_Init+0x44>
    return 1;                
 80043be:	2401      	movs	r4, #1
}
 80043c0:	4620      	mov	r0, r4
 80043c2:	b00b      	add	sp, #44	; 0x2c
 80043c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (Codec_Init(OutputDevice, VOLUME_CONVERT(Volume), AudioFreq) != 0)
 80043c6:	2164      	movs	r1, #100	; 0x64
 80043c8:	4628      	mov	r0, r5
 80043ca:	f7ff fe3d 	bl	8004048 <Codec_Init>
 80043ce:	4604      	mov	r4, r0
 80043d0:	2800      	cmp	r0, #0
 80043d2:	d1f4      	bne.n	80043be <EVAL_AUDIO_Init+0x2e>
  asm("nop");
 80043d4:	bf00      	nop
  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 80043d6:	4d42      	ldr	r5, [pc, #264]	; (80044e0 <EVAL_AUDIO_Init+0x150>)
 80043d8:	682e      	ldr	r6, [r5, #0]
 80043da:	2e01      	cmp	r6, #1
 80043dc:	d03b      	beq.n	8004456 <EVAL_AUDIO_Init+0xc6>
  if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 80043de:	682a      	ldr	r2, [r5, #0]
 80043e0:	2a01      	cmp	r2, #1
 80043e2:	d031      	beq.n	8004448 <EVAL_AUDIO_Init+0xb8>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1 | RCC_AHB1Periph_GPIOA, ENABLE);
 80043e4:	483f      	ldr	r0, [pc, #252]	; (80044e4 <EVAL_AUDIO_Init+0x154>)
 80043e6:	2101      	movs	r1, #1
 80043e8:	f001 f844 	bl	8005474 <RCC_AHB1PeriphClockCmd>
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 80043ec:	2101      	movs	r1, #1
 80043ee:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80043f2:	f001 f857 	bl	80054a4 <RCC_APB1PeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 80043f6:	2310      	movs	r3, #16
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80043f8:	2500      	movs	r5, #0
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80043fa:	a904      	add	r1, sp, #16
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 80043fc:	9304      	str	r3, [sp, #16]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80043fe:	483a      	ldr	r0, [pc, #232]	; (80044e8 <EVAL_AUDIO_Init+0x158>)
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004400:	f88d 5017 	strb.w	r5, [sp, #23]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8004404:	2303      	movs	r3, #3
 8004406:	f88d 3014 	strb.w	r3, [sp, #20]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800440a:	f000 fe59 	bl	80050c0 <GPIO_Init>
  DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 800440e:	2200      	movs	r2, #0
 8004410:	2300      	movs	r3, #0
 8004412:	e9cd 2306 	strd	r2, r3, [sp, #24]
  DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 8004416:	a906      	add	r1, sp, #24
  DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 8004418:	2302      	movs	r3, #2
 800441a:	2200      	movs	r2, #0
  DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 800441c:	4628      	mov	r0, r5
  DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 800441e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 8004422:	f000 fc8b 	bl	8004d3c <DAC_Init>
  DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);
 8004426:	4628      	mov	r0, r5
 8004428:	2101      	movs	r1, #1
 800442a:	f000 fc9f 	bl	8004d6c <DAC_Cmd>
    SPI_I2S_ITConfig(SPI3, SPI_I2S_IT_TXE, ENABLE);
 800442e:	2201      	movs	r2, #1
 8004430:	2171      	movs	r1, #113	; 0x71
 8004432:	482e      	ldr	r0, [pc, #184]	; (80044ec <EVAL_AUDIO_Init+0x15c>)
 8004434:	f001 f924 	bl	8005680 <SPI_I2S_ITConfig>
    NVIC_InitStructure.NVIC_IRQChannel = CODEC_I2S_IRQ;
 8004438:	4b2d      	ldr	r3, [pc, #180]	; (80044f0 <EVAL_AUDIO_Init+0x160>)
 800443a:	9306      	str	r3, [sp, #24]
    NVIC_Init(&NVIC_InitStructure); 
 800443c:	a806      	add	r0, sp, #24
 800443e:	f000 fc45 	bl	8004ccc <NVIC_Init>
}
 8004442:	4620      	mov	r0, r4
 8004444:	b00b      	add	sp, #44	; 0x2c
 8004446:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);  
 8004448:	4828      	ldr	r0, [pc, #160]	; (80044ec <EVAL_AUDIO_Init+0x15c>)
 800444a:	2102      	movs	r1, #2
 800444c:	f001 f90e 	bl	800566c <SPI_I2S_DMACmd>
}
 8004450:	4620      	mov	r0, r4
 8004452:	b00b      	add	sp, #44	; 0x2c
 8004454:	bdf0      	pop	{r4, r5, r6, r7, pc}
    RCC_AHB1PeriphClockCmd(AUDIO_MAL_DMA_CLOCK, ENABLE); 
 8004456:	4b27      	ldr	r3, [pc, #156]	; (80044f4 <EVAL_AUDIO_Init+0x164>)
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 8004458:	4f27      	ldr	r7, [pc, #156]	; (80044f8 <EVAL_AUDIO_Init+0x168>)
    RCC_AHB1PeriphClockCmd(AUDIO_MAL_DMA_CLOCK, ENABLE); 
 800445a:	6818      	ldr	r0, [r3, #0]
 800445c:	4631      	mov	r1, r6
 800445e:	f001 f809 	bl	8005474 <RCC_AHB1PeriphClockCmd>
    DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 8004462:	4621      	mov	r1, r4
 8004464:	6838      	ldr	r0, [r7, #0]
 8004466:	f000 fd69 	bl	8004f3c <DMA_Cmd>
    DMA_DeInit(AUDIO_MAL_DMA_STREAM);
 800446a:	6838      	ldr	r0, [r7, #0]
 800446c:	f000 fca2 	bl	8004db4 <DMA_DeInit>
    DMA_InitStructure.DMA_Channel = AUDIO_MAL_DMA_CHANNEL;  
 8004470:	4b22      	ldr	r3, [pc, #136]	; (80044fc <EVAL_AUDIO_Init+0x16c>)
 8004472:	4923      	ldr	r1, [pc, #140]	; (8004500 <EVAL_AUDIO_Init+0x170>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	600b      	str	r3, [r1, #0]
    DMA_InitStructure.DMA_PeripheralBaseAddr = AUDIO_MAL_DMA_DREG;
 8004478:	4b22      	ldr	r3, [pc, #136]	; (8004504 <EVAL_AUDIO_Init+0x174>)
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);  
 800447a:	6838      	ldr	r0, [r7, #0]
    DMA_InitStructure.DMA_PeripheralBaseAddr = AUDIO_MAL_DMA_DREG;
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	604b      	str	r3, [r1, #4]
    DMA_InitStructure.DMA_BufferSize = (uint32_t)0xFFFE;      /* This field will be configured in play function */
 8004480:	2240      	movs	r2, #64	; 0x40
 8004482:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004486:	e9c1 2303 	strd	r2, r3, [r1, #12]
    DMA_InitStructure.DMA_PeripheralDataSize = AUDIO_MAL_DMA_PERIPH_DATA_SIZE;
 800448a:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 800448e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004492:	e9c1 c306 	strd	ip, r3, [r1, #24]
    DMA_InitStructure.DMA_MemoryDataSize = AUDIO_MAL_DMA_MEM_DATA_SIZE; 
 8004496:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800449a:	620b      	str	r3, [r1, #32]
    DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 800449c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044a0:	628b      	str	r3, [r1, #40]	; 0x28
    DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 80044a2:	e9c1 440b 	strd	r4, r4, [r1, #44]	; 0x2c
    DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;  
 80044a6:	e9c1 440d 	strd	r4, r4, [r1, #52]	; 0x34
    DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)0;      /* This field will be configured in play function */
 80044aa:	608c      	str	r4, [r1, #8]
    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80044ac:	614c      	str	r4, [r1, #20]
    DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 80044ae:	624c      	str	r4, [r1, #36]	; 0x24
    DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);  
 80044b0:	f000 fd16 	bl	8004ee0 <DMA_Init>
    DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TC, ENABLE);
 80044b4:	6838      	ldr	r0, [r7, #0]
 80044b6:	4632      	mov	r2, r6
 80044b8:	2110      	movs	r1, #16
 80044ba:	f000 fd99 	bl	8004ff0 <DMA_ITConfig>
    NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
 80044be:	4a12      	ldr	r2, [pc, #72]	; (8004508 <EVAL_AUDIO_Init+0x178>)
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80044c0:	f88d 600f 	strb.w	r6, [sp, #15]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 80044c4:	230a      	movs	r3, #10
    NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
 80044c6:	6812      	ldr	r2, [r2, #0]
 80044c8:	f88d 200c 	strb.w	r2, [sp, #12]
    NVIC_Init(&NVIC_InitStructure);
 80044cc:	a803      	add	r0, sp, #12
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 80044ce:	f88d 300d 	strb.w	r3, [sp, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 80044d2:	f88d 300e 	strb.w	r3, [sp, #14]
    NVIC_Init(&NVIC_InitStructure);
 80044d6:	f000 fbf9 	bl	8004ccc <NVIC_Init>
 80044da:	e780      	b.n	80043de <EVAL_AUDIO_Init+0x4e>
 80044dc:	51eb851f 	.word	0x51eb851f
 80044e0:	20000424 	.word	0x20000424
 80044e4:	00200001 	.word	0x00200001
 80044e8:	40020000 	.word	0x40020000
 80044ec:	40003c00 	.word	0x40003c00
 80044f0:	010a0a33 	.word	0x010a0a33
 80044f4:	20000408 	.word	0x20000408
 80044f8:	20000418 	.word	0x20000418
 80044fc:	20000d2c 	.word	0x20000d2c
 8004500:	20000d38 	.word	0x20000d38
 8004504:	2000040c 	.word	0x2000040c
 8004508:	20000414 	.word	0x20000414

0800450c <USBD_Resume>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 800450c:	b510      	push	{r4, lr}
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 800450e:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
{
 8004512:	4604      	mov	r4, r0
  pdev->dev.usr_cb->DeviceResumed(); 
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	4798      	blx	r3
  pdev->dev.device_status = pdev->dev.device_old_status;  
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 8004518:	2303      	movs	r3, #3
 800451a:	f884 3112 	strb.w	r3, [r4, #274]	; 0x112
  return USBD_OK;
}
 800451e:	2000      	movs	r0, #0
 8004520:	bd10      	pop	{r4, pc}
 8004522:	bf00      	nop

08004524 <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 8004524:	b508      	push	{r3, lr}
  pdev->dev.device_old_status = pdev->dev.device_status;
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 8004526:	2204      	movs	r2, #4
  pdev->dev.device_old_status = pdev->dev.device_status;
 8004528:	f890 1112 	ldrb.w	r1, [r0, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 800452c:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
  pdev->dev.device_old_status = pdev->dev.device_status;
 8004530:	f880 1113 	strb.w	r1, [r0, #275]	; 0x113
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 8004534:	f880 2112 	strb.w	r2, [r0, #274]	; 0x112
  pdev->dev.usr_cb->DeviceSuspended(); 
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	4798      	blx	r3
  return USBD_OK;
}
 800453c:	2000      	movs	r0, #0
 800453e:	bd08      	pop	{r3, pc}

08004540 <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 8004540:	b508      	push	{r3, lr}
  if(pdev->dev.class_cb->SOF)
 8004542:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	b103      	cbz	r3, 800454c <USBD_SOF+0xc>
  {
    pdev->dev.class_cb->SOF(pdev); 
 800454a:	4798      	blx	r3
  }
  return USBD_OK;
}
 800454c:	2000      	movs	r0, #0
 800454e:	bd08      	pop	{r3, pc}

08004550 <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8004550:	b508      	push	{r3, lr}
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 8004552:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	4798      	blx	r3
  return USBD_OK;
}
 800455a:	2000      	movs	r0, #0
 800455c:	bd08      	pop	{r3, pc}
 800455e:	bf00      	nop

08004560 <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8004560:	b508      	push	{r3, lr}
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 8004562:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8004566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004568:	4798      	blx	r3
  return USBD_OK;
}
 800456a:	2000      	movs	r0, #0
 800456c:	bd08      	pop	{r3, pc}
 800456e:	bf00      	nop

08004570 <USBD_Reset>:
  DCD_EP_Open(pdev,
 8004570:	2300      	movs	r3, #0
{
 8004572:	b510      	push	{r4, lr}
  DCD_EP_Open(pdev,
 8004574:	4619      	mov	r1, r3
{
 8004576:	4604      	mov	r4, r0
  DCD_EP_Open(pdev,
 8004578:	2240      	movs	r2, #64	; 0x40
 800457a:	f7fe fe19 	bl	80031b0 <DCD_EP_Open>
  DCD_EP_Open(pdev,
 800457e:	2180      	movs	r1, #128	; 0x80
 8004580:	2300      	movs	r3, #0
 8004582:	2240      	movs	r2, #64	; 0x40
 8004584:	4620      	mov	r0, r4
 8004586:	f7fe fe13 	bl	80031b0 <DCD_EP_Open>
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 800458a:	f8d4 35e8 	ldr.w	r3, [r4, #1512]	; 0x5e8
 800458e:	78a0      	ldrb	r0, [r4, #2]
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8004590:	2201      	movs	r2, #1
 8004592:	f884 2112 	strb.w	r2, [r4, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	4798      	blx	r3
}
 800459a:	2000      	movs	r0, #0
 800459c:	bd10      	pop	{r4, pc}
 800459e:	bf00      	nop

080045a0 <USBD_SetupStage>:
{
 80045a0:	b510      	push	{r4, lr}
 80045a2:	b082      	sub	sp, #8
  USBD_ParseSetupRequest(pdev , &req);
 80045a4:	4669      	mov	r1, sp
{
 80045a6:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(pdev , &req);
 80045a8:	f000 fb2e 	bl	8004c08 <USBD_ParseSetupRequest>
  switch (req.bmRequest & 0x1F) 
 80045ac:	f89d 1000 	ldrb.w	r1, [sp]
 80045b0:	f001 031f 	and.w	r3, r1, #31
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d00a      	beq.n	80045ce <USBD_SetupStage+0x2e>
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d016      	beq.n	80045ea <USBD_SetupStage+0x4a>
 80045bc:	b173      	cbz	r3, 80045dc <USBD_SetupStage+0x3c>
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 80045be:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80045c2:	4620      	mov	r0, r4
 80045c4:	f7fe fe94 	bl	80032f0 <DCD_EP_Stall>
}
 80045c8:	2000      	movs	r0, #0
 80045ca:	b002      	add	sp, #8
 80045cc:	bd10      	pop	{r4, pc}
    USBD_StdItfReq(pdev, &req);
 80045ce:	4669      	mov	r1, sp
 80045d0:	4620      	mov	r0, r4
 80045d2:	f000 fa8b 	bl	8004aec <USBD_StdItfReq>
}
 80045d6:	2000      	movs	r0, #0
 80045d8:	b002      	add	sp, #8
 80045da:	bd10      	pop	{r4, pc}
    USBD_StdDevReq (pdev, &req);
 80045dc:	4669      	mov	r1, sp
 80045de:	4620      	mov	r0, r4
 80045e0:	f000 f91e 	bl	8004820 <USBD_StdDevReq>
}
 80045e4:	2000      	movs	r0, #0
 80045e6:	b002      	add	sp, #8
 80045e8:	bd10      	pop	{r4, pc}
    USBD_StdEPReq(pdev, &req);   
 80045ea:	4669      	mov	r1, sp
 80045ec:	4620      	mov	r0, r4
 80045ee:	f000 fa9f 	bl	8004b30 <USBD_StdEPReq>
}
 80045f2:	2000      	movs	r0, #0
 80045f4:	b002      	add	sp, #8
 80045f6:	bd10      	pop	{r4, pc}

080045f8 <USBD_DataInStage>:
{
 80045f8:	b538      	push	{r3, r4, r5, lr}
 80045fa:	4604      	mov	r4, r0
  if(epnum == 0) 
 80045fc:	b949      	cbnz	r1, 8004612 <USBD_DataInStage+0x1a>
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 80045fe:	f890 3111 	ldrb.w	r3, [r0, #273]	; 0x111
 8004602:	2b02      	cmp	r3, #2
 8004604:	d01a      	beq.n	800463c <USBD_DataInStage+0x44>
    if (pdev->dev.test_mode == 1)
 8004606:	f894 3116 	ldrb.w	r3, [r4, #278]	; 0x116
 800460a:	2b01      	cmp	r3, #1
 800460c:	d00d      	beq.n	800462a <USBD_DataInStage+0x32>
}
 800460e:	2000      	movs	r0, #0
 8004610:	bd38      	pop	{r3, r4, r5, pc}
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 8004612:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d0f8      	beq.n	800460e <USBD_DataInStage+0x16>
 800461c:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8004620:	2a03      	cmp	r2, #3
 8004622:	d1f4      	bne.n	800460e <USBD_DataInStage+0x16>
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 8004624:	4798      	blx	r3
}
 8004626:	2000      	movs	r0, #0
 8004628:	bd38      	pop	{r3, r4, r5, pc}
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 800462a:	4b1f      	ldr	r3, [pc, #124]	; (80046a8 <USBD_DataInStage+0xb0>)
 800462c:	6922      	ldr	r2, [r4, #16]
 800462e:	6819      	ldr	r1, [r3, #0]
 8004630:	6051      	str	r1, [r2, #4]
      pdev->dev.test_mode = 0;
 8004632:	2300      	movs	r3, #0
 8004634:	f884 3116 	strb.w	r3, [r4, #278]	; 0x116
}
 8004638:	2000      	movs	r0, #0
 800463a:	bd38      	pop	{r3, r4, r5, pc}
      if(ep->rem_data_len > ep->maxpacket)
 800463c:	f8d0 2138 	ldr.w	r2, [r0, #312]	; 0x138
 8004640:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 8004644:	429a      	cmp	r2, r3
 8004646:	d822      	bhi.n	800468e <USBD_DataInStage+0x96>
        if((ep->total_data_len % ep->maxpacket == 0) &&
 8004648:	f8d0 213c 	ldr.w	r2, [r0, #316]	; 0x13c
 800464c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004650:	fb03 2515 	mls	r5, r3, r5, r2
 8004654:	b95d      	cbnz	r5, 800466e <USBD_DataInStage+0x76>
 8004656:	4293      	cmp	r3, r2
 8004658:	d809      	bhi.n	800466e <USBD_DataInStage+0x76>
           (ep->total_data_len >= ep->maxpacket) &&
 800465a:	f8d0 3140 	ldr.w	r3, [r0, #320]	; 0x140
 800465e:	429a      	cmp	r2, r3
 8004660:	d205      	bcs.n	800466e <USBD_DataInStage+0x76>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8004662:	462a      	mov	r2, r5
 8004664:	f000 f89e 	bl	80047a4 <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 8004668:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
 800466c:	e7cb      	b.n	8004606 <USBD_DataInStage+0xe>
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 800466e:	f8d4 35e4 	ldr.w	r3, [r4, #1508]	; 0x5e4
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	b11b      	cbz	r3, 800467e <USBD_DataInStage+0x86>
 8004676:	f894 2112 	ldrb.w	r2, [r4, #274]	; 0x112
 800467a:	2a03      	cmp	r2, #3
 800467c:	d010      	beq.n	80046a0 <USBD_DataInStage+0xa8>
          USBD_CtlReceiveStatus(pdev);
 800467e:	4620      	mov	r0, r4
 8004680:	f000 f8be 	bl	8004800 <USBD_CtlReceiveStatus>
    if (pdev->dev.test_mode == 1)
 8004684:	f894 3116 	ldrb.w	r3, [r4, #278]	; 0x116
 8004688:	2b01      	cmp	r3, #1
 800468a:	d1c0      	bne.n	800460e <USBD_DataInStage+0x16>
 800468c:	e7cd      	b.n	800462a <USBD_DataInStage+0x32>
        ep->rem_data_len -=  ep->maxpacket;
 800468e:	1ad2      	subs	r2, r2, r3
        USBD_CtlContinueSendData (pdev, 
 8004690:	f8d0 1128 	ldr.w	r1, [r0, #296]	; 0x128
        ep->rem_data_len -=  ep->maxpacket;
 8004694:	f8c0 2138 	str.w	r2, [r0, #312]	; 0x138
        USBD_CtlContinueSendData (pdev, 
 8004698:	b292      	uxth	r2, r2
 800469a:	f000 f883 	bl	80047a4 <USBD_CtlContinueSendData>
 800469e:	e7b2      	b.n	8004606 <USBD_DataInStage+0xe>
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 80046a0:	4620      	mov	r0, r4
 80046a2:	4798      	blx	r3
 80046a4:	e7eb      	b.n	800467e <USBD_DataInStage+0x86>
 80046a6:	bf00      	nop
 80046a8:	20000d80 	.word	0x20000d80

080046ac <USBD_DataOutStage>:
{
 80046ac:	b510      	push	{r4, lr}
 80046ae:	4604      	mov	r4, r0
  if(epnum == 0) 
 80046b0:	b929      	cbnz	r1, 80046be <USBD_DataOutStage+0x12>
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 80046b2:	f890 3111 	ldrb.w	r3, [r0, #273]	; 0x111
 80046b6:	2b03      	cmp	r3, #3
 80046b8:	d00d      	beq.n	80046d6 <USBD_DataOutStage+0x2a>
}
 80046ba:	2000      	movs	r0, #0
 80046bc:	bd10      	pop	{r4, pc}
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 80046be:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0f8      	beq.n	80046ba <USBD_DataOutStage+0xe>
 80046c8:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 80046cc:	2a03      	cmp	r2, #3
 80046ce:	d1f4      	bne.n	80046ba <USBD_DataOutStage+0xe>
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 80046d0:	4798      	blx	r3
}
 80046d2:	2000      	movs	r0, #0
 80046d4:	bd10      	pop	{r4, pc}
      if(ep->rem_data_len > ep->maxpacket)
 80046d6:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80046da:	f8d0 237c 	ldr.w	r2, [r0, #892]	; 0x37c
 80046de:	4293      	cmp	r3, r2
 80046e0:	d912      	bls.n	8004708 <USBD_DataOutStage+0x5c>
        if(pdev->cfg.dma_enable == 1)
 80046e2:	78c1      	ldrb	r1, [r0, #3]
 80046e4:	2901      	cmp	r1, #1
          ep->xfer_buff += ep->maxpacket; 
 80046e6:	f8d0 1380 	ldr.w	r1, [r0, #896]	; 0x380
        ep->rem_data_len -=  ep->maxpacket;
 80046ea:	eba3 0302 	sub.w	r3, r3, r2
          ep->xfer_buff += ep->maxpacket; 
 80046ee:	bf04      	itt	eq
 80046f0:	1889      	addeq	r1, r1, r2
 80046f2:	f8c0 1380 	streq.w	r1, [r0, #896]	; 0x380
                            MIN(ep->rem_data_len ,ep->maxpacket));
 80046f6:	429a      	cmp	r2, r3
 80046f8:	bf28      	it	cs
 80046fa:	461a      	movcs	r2, r3
        ep->rem_data_len -=  ep->maxpacket;
 80046fc:	f8c0 3390 	str.w	r3, [r0, #912]	; 0x390
        USBD_CtlContinueRx (pdev, 
 8004700:	b292      	uxth	r2, r2
 8004702:	f000 f865 	bl	80047d0 <USBD_CtlContinueRx>
 8004706:	e7d8      	b.n	80046ba <USBD_DataOutStage+0xe>
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 8004708:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	b11b      	cbz	r3, 8004718 <USBD_DataOutStage+0x6c>
 8004710:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8004714:	2a03      	cmp	r2, #3
 8004716:	d003      	beq.n	8004720 <USBD_DataOutStage+0x74>
        USBD_CtlSendStatus(pdev);
 8004718:	4620      	mov	r0, r4
 800471a:	f000 f861 	bl	80047e0 <USBD_CtlSendStatus>
 800471e:	e7cc      	b.n	80046ba <USBD_DataOutStage+0xe>
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 8004720:	4798      	blx	r3
 8004722:	e7f9      	b.n	8004718 <USBD_DataOutStage+0x6c>

08004724 <USBD_Init>:
{
 8004724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004726:	b083      	sub	sp, #12
 8004728:	4604      	mov	r4, r0
 800472a:	4615      	mov	r5, r2
 800472c:	461e      	mov	r6, r3
 800472e:	9f08      	ldr	r7, [sp, #32]
 8004730:	9101      	str	r1, [sp, #4]
  USB_OTG_BSP_Init(pdev);  
 8004732:	f7fd fa33 	bl	8001b9c <USB_OTG_BSP_Init>
  DCD_Init(pdev , coreID);
 8004736:	4620      	mov	r0, r4
 8004738:	9901      	ldr	r1, [sp, #4]
  pdev->dev.class_cb = class_cb;
 800473a:	f8c4 65e4 	str.w	r6, [r4, #1508]	; 0x5e4
  pdev->dev.usr_cb = usr_cb;  
 800473e:	f8c4 75e8 	str.w	r7, [r4, #1512]	; 0x5e8
  pdev->dev.usr_device = pDevice;    
 8004742:	f8c4 55ec 	str.w	r5, [r4, #1516]	; 0x5ec
  DCD_Init(pdev , coreID);
 8004746:	f7fe fb39 	bl	8002dbc <DCD_Init>
  pdev->dev.usr_cb->Init();
 800474a:	f8d4 35e8 	ldr.w	r3, [r4, #1512]	; 0x5e8
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4798      	blx	r3
  USB_OTG_BSP_EnableInterrupt(pdev);
 8004752:	4620      	mov	r0, r4
}
 8004754:	b003      	add	sp, #12
 8004756:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  USB_OTG_BSP_EnableInterrupt(pdev);
 800475a:	f7fd ba65 	b.w	8001c28 <USB_OTG_BSP_EnableInterrupt>
 800475e:	bf00      	nop

08004760 <USBD_SetCfg>:
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8004760:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
{
 8004764:	b510      	push	{r4, lr}
 8004766:	4604      	mov	r4, r0
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4798      	blx	r3
  pdev->dev.usr_cb->DeviceConfigured();
 800476c:	f8d4 35e8 	ldr.w	r3, [r4, #1512]	; 0x5e8
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	4798      	blx	r3
}
 8004774:	2000      	movs	r0, #0
 8004776:	bd10      	pop	{r4, pc}

08004778 <USBD_ClrCfg>:
{
 8004778:	b508      	push	{r3, lr}
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 800477a:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	4798      	blx	r3
}
 8004782:	2000      	movs	r0, #0
 8004784:	bd08      	pop	{r3, pc}
 8004786:	bf00      	nop

08004788 <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004788:	b508      	push	{r3, lr}
 800478a:	4613      	mov	r3, r2
 800478c:	460a      	mov	r2, r1
  USBD_Status ret = USBD_OK;
  
  pdev->dev.in_ep[0].total_data_len = len;
  pdev->dev.in_ep[0].rem_data_len   = len;
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 800478e:	2102      	movs	r1, #2
  pdev->dev.in_ep[0].rem_data_len   = len;
 8004790:	e9c0 334e 	strd	r3, r3, [r0, #312]	; 0x138
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 8004794:	f880 1111 	strb.w	r1, [r0, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 8004798:	2100      	movs	r1, #0
 800479a:	f7fe fd87 	bl	80032ac <DCD_EP_Tx>
 
  return ret;
}
 800479e:	2000      	movs	r0, #0
 80047a0:	bd08      	pop	{r3, pc}
 80047a2:	bf00      	nop

080047a4 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 80047a4:	b508      	push	{r3, lr}
 80047a6:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 80047a8:	460a      	mov	r2, r1
 80047aa:	2100      	movs	r1, #0
 80047ac:	f7fe fd7e 	bl	80032ac <DCD_EP_Tx>
  
  
  return ret;
}
 80047b0:	2000      	movs	r0, #0
 80047b2:	bd08      	pop	{r3, pc}

080047b4 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_Status  USBD_CtlPrepareRx (USB_OTG_CORE_HANDLE  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 80047b4:	b508      	push	{r3, lr}
 80047b6:	4613      	mov	r3, r2
 80047b8:	460a      	mov	r2, r1
  USBD_Status ret = USBD_OK;
  
  pdev->dev.out_ep[0].total_data_len = len;
  pdev->dev.out_ep[0].rem_data_len   = len;
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 80047ba:	2103      	movs	r1, #3
  pdev->dev.out_ep[0].rem_data_len   = len;
 80047bc:	e9c0 33e4 	strd	r3, r3, [r0, #912]	; 0x390
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 80047c0:	f880 1111 	strb.w	r1, [r0, #273]	; 0x111
  
  DCD_EP_PrepareRx (pdev,
 80047c4:	2100      	movs	r1, #0
 80047c6:	f7fe fd4b 	bl	8003260 <DCD_EP_PrepareRx>
                    pbuf,
                    len);
  

  return ret;
}
 80047ca:	2000      	movs	r0, #0
 80047cc:	bd08      	pop	{r3, pc}
 80047ce:	bf00      	nop

080047d0 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80047d0:	b508      	push	{r3, lr}
 80047d2:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  DCD_EP_PrepareRx (pdev,
 80047d4:	460a      	mov	r2, r1
 80047d6:	2100      	movs	r1, #0
 80047d8:	f7fe fd42 	bl	8003260 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
}
 80047dc:	2000      	movs	r0, #0
 80047de:	bd08      	pop	{r3, pc}

080047e0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 80047e0:	b510      	push	{r4, lr}
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
  DCD_EP_Tx (pdev,
 80047e2:	2300      	movs	r3, #0
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 80047e4:	2104      	movs	r1, #4
{
 80047e6:	4604      	mov	r4, r0
  DCD_EP_Tx (pdev,
 80047e8:	461a      	mov	r2, r3
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 80047ea:	f880 1111 	strb.w	r1, [r0, #273]	; 0x111
  DCD_EP_Tx (pdev,
 80047ee:	4619      	mov	r1, r3
 80047f0:	f7fe fd5c 	bl	80032ac <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 80047f4:	4620      	mov	r0, r4
 80047f6:	f7fe fac1 	bl	8002d7c <USB_OTG_EP0_OutStart>
  
  return ret;
}
 80047fa:	2000      	movs	r0, #0
 80047fc:	bd10      	pop	{r4, pc}
 80047fe:	bf00      	nop

08004800 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8004800:	b510      	push	{r4, lr}
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
  DCD_EP_PrepareRx ( pdev,
 8004802:	2300      	movs	r3, #0
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 8004804:	2105      	movs	r1, #5
{
 8004806:	4604      	mov	r4, r0
  DCD_EP_PrepareRx ( pdev,
 8004808:	461a      	mov	r2, r3
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 800480a:	f880 1111 	strb.w	r1, [r0, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 800480e:	4619      	mov	r1, r3
 8004810:	f7fe fd26 	bl	8003260 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 8004814:	4620      	mov	r0, r4
 8004816:	f7fe fab1 	bl	8002d7c <USB_OTG_EP0_OutStart>
  
  return ret;
}
 800481a:	2000      	movs	r0, #0
 800481c:	bd10      	pop	{r4, pc}
 800481e:	bf00      	nop

08004820 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8004820:	b570      	push	{r4, r5, r6, lr}
  USBD_Status ret = USBD_OK;  
  
  switch (req->bRequest) 
 8004822:	784b      	ldrb	r3, [r1, #1]
{
 8004824:	b082      	sub	sp, #8
 8004826:	460d      	mov	r5, r1
 8004828:	4604      	mov	r4, r0
  switch (req->bRequest) 
 800482a:	2b09      	cmp	r3, #9
 800482c:	d811      	bhi.n	8004852 <USBD_StdDevReq+0x32>
 800482e:	e8df f003 	tbb	[pc, r3]
 8004832:	503d      	.short	0x503d
 8004834:	7a106510 	.word	0x7a106510
 8004838:	1e961005 	.word	0x1e961005
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 800483c:	884b      	ldrh	r3, [r1, #2]
 800483e:	0a1e      	lsrs	r6, r3, #8
 8004840:	2e02      	cmp	r6, #2
 8004842:	f000 812c 	beq.w	8004a9e <USBD_StdDevReq+0x27e>
 8004846:	2e03      	cmp	r6, #3
 8004848:	f000 80f0 	beq.w	8004a2c <USBD_StdDevReq+0x20c>
 800484c:	2e01      	cmp	r6, #1
 800484e:	f000 8096 	beq.w	800497e <USBD_StdDevReq+0x15e>

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
  
  DCD_EP_Stall(pdev , 0x80);
 8004852:	2180      	movs	r1, #128	; 0x80
 8004854:	4620      	mov	r0, r4
 8004856:	f7fe fd4b 	bl	80032f0 <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 800485a:	2100      	movs	r1, #0
 800485c:	4620      	mov	r0, r4
 800485e:	f7fe fd47 	bl	80032f0 <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 8004862:	4620      	mov	r0, r4
 8004864:	f7fe fa8a 	bl	8002d7c <USB_OTG_EP0_OutStart>
}
 8004868:	2000      	movs	r0, #0
 800486a:	b002      	add	sp, #8
 800486c:	bd70      	pop	{r4, r5, r6, pc}
  cfgidx = (uint8_t)(req->wValue);                 
 800486e:	7889      	ldrb	r1, [r1, #2]
 8004870:	4d9a      	ldr	r5, [pc, #616]	; (8004adc <USBD_StdDevReq+0x2bc>)
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 8004872:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8004874:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 8004876:	d8ec      	bhi.n	8004852 <USBD_StdDevReq+0x32>
    switch (pdev->dev.device_status) 
 8004878:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 800487c:	2b02      	cmp	r3, #2
 800487e:	f000 80a1 	beq.w	80049c4 <USBD_StdDevReq+0x1a4>
 8004882:	2b03      	cmp	r3, #3
 8004884:	d1e5      	bne.n	8004852 <USBD_StdDevReq+0x32>
      if (cfgidx == 0) 
 8004886:	2900      	cmp	r1, #0
 8004888:	f000 8118 	beq.w	8004abc <USBD_StdDevReq+0x29c>
      else  if (cfgidx != pdev->dev.device_config) 
 800488c:	f890 1110 	ldrb.w	r1, [r0, #272]	; 0x110
 8004890:	2901      	cmp	r1, #1
 8004892:	d02f      	beq.n	80048f4 <USBD_StdDevReq+0xd4>
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 8004894:	f7ff ff70 	bl	8004778 <USBD_ClrCfg>
        pdev->dev.device_config = cfgidx;
 8004898:	7829      	ldrb	r1, [r5, #0]
 800489a:	f884 1110 	strb.w	r1, [r4, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 800489e:	4620      	mov	r0, r4
 80048a0:	f7ff ff5e 	bl	8004760 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 80048a4:	4620      	mov	r0, r4
 80048a6:	f7ff ff9b 	bl	80047e0 <USBD_CtlSendStatus>
 80048aa:	e7dd      	b.n	8004868 <USBD_StdDevReq+0x48>
  switch (pdev->dev.device_status) 
 80048ac:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 80048b0:	3b02      	subs	r3, #2
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d8cd      	bhi.n	8004852 <USBD_StdDevReq+0x32>
    USBD_cfg_status = 0x00;                                    
 80048b6:	4b8a      	ldr	r3, [pc, #552]	; (8004ae0 <USBD_StdDevReq+0x2c0>)
    if (pdev->dev.DevRemoteWakeup) 
 80048b8:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
    USBD_cfg_status = 0x00;                                    
 80048bc:	2100      	movs	r1, #0
 80048be:	6019      	str	r1, [r3, #0]
    if (pdev->dev.DevRemoteWakeup) 
 80048c0:	b10a      	cbz	r2, 80048c6 <USBD_StdDevReq+0xa6>
      USBD_cfg_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 80048c2:	2202      	movs	r2, #2
 80048c4:	601a      	str	r2, [r3, #0]
    USBD_CtlSendData (pdev, 
 80048c6:	4986      	ldr	r1, [pc, #536]	; (8004ae0 <USBD_StdDevReq+0x2c0>)
 80048c8:	2202      	movs	r2, #2
 80048ca:	4620      	mov	r0, r4
 80048cc:	f7ff ff5c 	bl	8004788 <USBD_CtlSendData>
    break;
 80048d0:	e7ca      	b.n	8004868 <USBD_StdDevReq+0x48>
  switch (pdev->dev.device_status)
 80048d2:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 80048d6:	3b02      	subs	r3, #2
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d8ba      	bhi.n	8004852 <USBD_StdDevReq+0x32>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80048dc:	884b      	ldrh	r3, [r1, #2]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d1c2      	bne.n	8004868 <USBD_StdDevReq+0x48>
      pdev->dev.class_cb->Setup (pdev, req);   
 80048e2:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
      pdev->dev.DevRemoteWakeup = 0; 
 80048e6:	2200      	movs	r2, #0
      pdev->dev.class_cb->Setup (pdev, req);   
 80048e8:	689b      	ldr	r3, [r3, #8]
      pdev->dev.DevRemoteWakeup = 0; 
 80048ea:	f8c0 2118 	str.w	r2, [r0, #280]	; 0x118
      pdev->dev.class_cb->Setup (pdev, req);   
 80048ee:	4629      	mov	r1, r5
 80048f0:	4620      	mov	r0, r4
 80048f2:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80048f4:	4620      	mov	r0, r4
 80048f6:	f7ff ff73 	bl	80047e0 <USBD_CtlSendStatus>
 80048fa:	e7b5      	b.n	8004868 <USBD_StdDevReq+0x48>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80048fc:	884b      	ldrh	r3, [r1, #2]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	f000 808e 	beq.w	8004a20 <USBD_StdDevReq+0x200>
  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8004904:	2b02      	cmp	r3, #2
 8004906:	d1af      	bne.n	8004868 <USBD_StdDevReq+0x48>
           ((req->wIndex & 0xFF) == 0))
 8004908:	888b      	ldrh	r3, [r1, #4]
  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 800490a:	b2da      	uxtb	r2, r3
 800490c:	2a00      	cmp	r2, #0
 800490e:	d1ab      	bne.n	8004868 <USBD_StdDevReq+0x48>
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 8004910:	6902      	ldr	r2, [r0, #16]
    switch (test_mode) 
 8004912:	0a1b      	lsrs	r3, r3, #8
 8004914:	3b01      	subs	r3, #1
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 8004916:	6852      	ldr	r2, [r2, #4]
    switch (test_mode) 
 8004918:	2b04      	cmp	r3, #4
 800491a:	d868      	bhi.n	80049ee <USBD_StdDevReq+0x1ce>
 800491c:	e8df f003 	tbb	[pc, r3]
 8004920:	70747c78 	.word	0x70747c78
 8004924:	64          	.byte	0x64
 8004925:	00          	.byte	0x00
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8004926:	888b      	ldrh	r3, [r1, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d192      	bne.n	8004852 <USBD_StdDevReq+0x32>
 800492c:	88cb      	ldrh	r3, [r1, #6]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d18f      	bne.n	8004852 <USBD_StdDevReq+0x32>
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8004932:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8004936:	2b03      	cmp	r3, #3
 8004938:	d08b      	beq.n	8004852 <USBD_StdDevReq+0x32>
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800493a:	884d      	ldrh	r5, [r1, #2]
 800493c:	f005 057f 	and.w	r5, r5, #127	; 0x7f
      pdev->dev.device_address = dev_addr;
 8004940:	f880 5114 	strb.w	r5, [r0, #276]	; 0x114
      DCD_EP_SetAddress(pdev, dev_addr);               
 8004944:	4629      	mov	r1, r5
 8004946:	f7fe fd21 	bl	800338c <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 800494a:	4620      	mov	r0, r4
 800494c:	f7ff ff48 	bl	80047e0 <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8004950:	2d00      	cmp	r5, #0
 8004952:	f000 80af 	beq.w	8004ab4 <USBD_StdDevReq+0x294>
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 8004956:	2302      	movs	r3, #2
 8004958:	f884 3112 	strb.w	r3, [r4, #274]	; 0x112
 800495c:	e784      	b.n	8004868 <USBD_StdDevReq+0x48>
  if (req->wLength != 1) 
 800495e:	88ca      	ldrh	r2, [r1, #6]
 8004960:	2a01      	cmp	r2, #1
 8004962:	f47f af76 	bne.w	8004852 <USBD_StdDevReq+0x32>
    switch (pdev->dev.device_status )  
 8004966:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 800496a:	2b02      	cmp	r3, #2
 800496c:	d038      	beq.n	80049e0 <USBD_StdDevReq+0x1c0>
 800496e:	2b03      	cmp	r3, #3
 8004970:	f47f af6f 	bne.w	8004852 <USBD_StdDevReq+0x32>
      USBD_CtlSendData (pdev, 
 8004974:	f500 7188 	add.w	r1, r0, #272	; 0x110
 8004978:	f7ff ff06 	bl	8004788 <USBD_CtlSendData>
      break;
 800497c:	e774      	b.n	8004868 <USBD_StdDevReq+0x48>
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 800497e:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
 8004982:	7880      	ldrb	r0, [r0, #2]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f10d 0106 	add.w	r1, sp, #6
 800498a:	4798      	blx	r3
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
 800498c:	88ea      	ldrh	r2, [r5, #6]
 800498e:	2a40      	cmp	r2, #64	; 0x40
 8004990:	f000 809f 	beq.w	8004ad2 <USBD_StdDevReq+0x2b2>
 8004994:	f894 3112 	ldrb.w	r3, [r4, #274]	; 0x112
 8004998:	2b01      	cmp	r3, #1
 800499a:	f000 809c 	beq.w	8004ad6 <USBD_StdDevReq+0x2b6>
  if((len != 0)&& (req->wLength != 0))
 800499e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f43f af60 	beq.w	8004868 <USBD_StdDevReq+0x48>
 80049a8:	88ea      	ldrh	r2, [r5, #6]
 80049aa:	2a00      	cmp	r2, #0
 80049ac:	f43f af5c 	beq.w	8004868 <USBD_StdDevReq+0x48>
    len = MIN(len , req->wLength);
 80049b0:	429a      	cmp	r2, r3
 80049b2:	bf28      	it	cs
 80049b4:	461a      	movcs	r2, r3
    USBD_CtlSendData (pdev, 
 80049b6:	4601      	mov	r1, r0
 80049b8:	4620      	mov	r0, r4
    len = MIN(len , req->wLength);
 80049ba:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 80049be:	f7ff fee3 	bl	8004788 <USBD_CtlSendData>
 80049c2:	e751      	b.n	8004868 <USBD_StdDevReq+0x48>
      if (cfgidx) 
 80049c4:	2900      	cmp	r1, #0
 80049c6:	d095      	beq.n	80048f4 <USBD_StdDevReq+0xd4>
        pdev->dev.device_config = cfgidx;
 80049c8:	2101      	movs	r1, #1
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 80049ca:	2303      	movs	r3, #3
        pdev->dev.device_config = cfgidx;
 80049cc:	f880 1110 	strb.w	r1, [r0, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 80049d0:	f880 3112 	strb.w	r3, [r0, #274]	; 0x112
        USBD_SetCfg(pdev , cfgidx);
 80049d4:	f7ff fec4 	bl	8004760 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 80049d8:	4620      	mov	r0, r4
 80049da:	f7ff ff01 	bl	80047e0 <USBD_CtlSendStatus>
 80049de:	e743      	b.n	8004868 <USBD_StdDevReq+0x48>
      USBD_CtlSendData (pdev, 
 80049e0:	4940      	ldr	r1, [pc, #256]	; (8004ae4 <USBD_StdDevReq+0x2c4>)
 80049e2:	f7ff fed1 	bl	8004788 <USBD_CtlSendData>
      break;
 80049e6:	e73f      	b.n	8004868 <USBD_StdDevReq+0x48>
      dctl.b.tstctl = 5;
 80049e8:	2305      	movs	r3, #5
 80049ea:	f363 1206 	bfi	r2, r3, #4, #3
    SET_TEST_MODE = dctl;
 80049ee:	4b3e      	ldr	r3, [pc, #248]	; (8004ae8 <USBD_StdDevReq+0x2c8>)
    pdev->dev.test_mode = 1;
 80049f0:	2101      	movs	r1, #1
 80049f2:	f884 1116 	strb.w	r1, [r4, #278]	; 0x116
    USBD_CtlSendStatus(pdev);
 80049f6:	4620      	mov	r0, r4
    SET_TEST_MODE = dctl;
 80049f8:	601a      	str	r2, [r3, #0]
    USBD_CtlSendStatus(pdev);
 80049fa:	f7ff fef1 	bl	80047e0 <USBD_CtlSendStatus>
}
 80049fe:	e733      	b.n	8004868 <USBD_StdDevReq+0x48>
      dctl.b.tstctl = 4;
 8004a00:	2304      	movs	r3, #4
 8004a02:	f363 1206 	bfi	r2, r3, #4, #3
      break;
 8004a06:	e7f2      	b.n	80049ee <USBD_StdDevReq+0x1ce>
      dctl.b.tstctl = 3;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	f363 1206 	bfi	r2, r3, #4, #3
      break;
 8004a0e:	e7ee      	b.n	80049ee <USBD_StdDevReq+0x1ce>
      dctl.b.tstctl = 1;
 8004a10:	2301      	movs	r3, #1
 8004a12:	f363 1206 	bfi	r2, r3, #4, #3
      break;
 8004a16:	e7ea      	b.n	80049ee <USBD_StdDevReq+0x1ce>
      dctl.b.tstctl = 2;
 8004a18:	2302      	movs	r3, #2
 8004a1a:	f363 1206 	bfi	r2, r3, #4, #3
      break;
 8004a1e:	e7e6      	b.n	80049ee <USBD_StdDevReq+0x1ce>
    pdev->dev.class_cb->Setup (pdev, req);   
 8004a20:	f8d0 25e4 	ldr.w	r2, [r0, #1508]	; 0x5e4
    pdev->dev.DevRemoteWakeup = 1;  
 8004a24:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
    pdev->dev.class_cb->Setup (pdev, req);   
 8004a28:	6893      	ldr	r3, [r2, #8]
 8004a2a:	e760      	b.n	80048ee <USBD_StdDevReq+0xce>
    switch ((uint8_t)(req->wValue))
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b05      	cmp	r3, #5
 8004a30:	f63f af0f 	bhi.w	8004852 <USBD_StdDevReq+0x32>
 8004a34:	e8df f003 	tbb	[pc, r3]
 8004a38:	131b232b 	.word	0x131b232b
 8004a3c:	030b      	.short	0x030b
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 8004a3e:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
 8004a42:	7880      	ldrb	r0, [r0, #2]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	f10d 0106 	add.w	r1, sp, #6
 8004a4a:	4798      	blx	r3
      break;
 8004a4c:	e7a7      	b.n	800499e <USBD_StdDevReq+0x17e>
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 8004a4e:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
 8004a52:	7880      	ldrb	r0, [r0, #2]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	f10d 0106 	add.w	r1, sp, #6
 8004a5a:	4798      	blx	r3
      break;
 8004a5c:	e79f      	b.n	800499e <USBD_StdDevReq+0x17e>
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 8004a5e:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
 8004a62:	7880      	ldrb	r0, [r0, #2]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f10d 0106 	add.w	r1, sp, #6
 8004a6a:	4798      	blx	r3
      break;
 8004a6c:	e797      	b.n	800499e <USBD_StdDevReq+0x17e>
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 8004a6e:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
 8004a72:	7880      	ldrb	r0, [r0, #2]
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	f10d 0106 	add.w	r1, sp, #6
 8004a7a:	4798      	blx	r3
      break;
 8004a7c:	e78f      	b.n	800499e <USBD_StdDevReq+0x17e>
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 8004a7e:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
 8004a82:	7880      	ldrb	r0, [r0, #2]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f10d 0106 	add.w	r1, sp, #6
 8004a8a:	4798      	blx	r3
      break;
 8004a8c:	e787      	b.n	800499e <USBD_StdDevReq+0x17e>
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 8004a8e:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
 8004a92:	7880      	ldrb	r0, [r0, #2]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f10d 0106 	add.w	r1, sp, #6
 8004a9a:	4798      	blx	r3
      break;
 8004a9c:	e77f      	b.n	800499e <USBD_StdDevReq+0x17e>
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 8004a9e:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8004aa2:	7880      	ldrb	r0, [r0, #2]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa6:	f10d 0106 	add.w	r1, sp, #6
 8004aaa:	4798      	blx	r3
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004aac:	7046      	strb	r6, [r0, #1]
    pdev->dev.pConfig_descriptor = pbuf;    
 8004aae:	f8c4 05f0 	str.w	r0, [r4, #1520]	; 0x5f0
    break;
 8004ab2:	e774      	b.n	800499e <USBD_StdDevReq+0x17e>
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	f884 3112 	strb.w	r3, [r4, #274]	; 0x112
 8004aba:	e6d5      	b.n	8004868 <USBD_StdDevReq+0x48>
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 8004abc:	2302      	movs	r3, #2
 8004abe:	f880 3112 	strb.w	r3, [r0, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 8004ac2:	f880 1110 	strb.w	r1, [r0, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 8004ac6:	f7ff fe57 	bl	8004778 <USBD_ClrCfg>
        USBD_CtlSendStatus(pdev);
 8004aca:	4620      	mov	r0, r4
 8004acc:	f7ff fe88 	bl	80047e0 <USBD_CtlSendStatus>
 8004ad0:	e6ca      	b.n	8004868 <USBD_StdDevReq+0x48>
  if((len != 0)&& (req->wLength != 0))
 8004ad2:	2308      	movs	r3, #8
 8004ad4:	e76c      	b.n	80049b0 <USBD_StdDevReq+0x190>
 8004ad6:	2308      	movs	r3, #8
 8004ad8:	e767      	b.n	80049aa <USBD_StdDevReq+0x18a>
 8004ada:	bf00      	nop
 8004adc:	20000e58 	.word	0x20000e58
 8004ae0:	20000e4c 	.word	0x20000e4c
 8004ae4:	20000e50 	.word	0x20000e50
 8004ae8:	20000d80 	.word	0x20000d80

08004aec <USBD_StdItfReq>:
{
 8004aec:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev.device_status) 
 8004aee:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8004af2:	2b03      	cmp	r3, #3
{
 8004af4:	4604      	mov	r4, r0
  switch (pdev->dev.device_status) 
 8004af6:	d10d      	bne.n	8004b14 <USBD_StdItfReq+0x28>
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 8004af8:	790b      	ldrb	r3, [r1, #4]
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	460d      	mov	r5, r1
 8004afe:	d809      	bhi.n	8004b14 <USBD_StdItfReq+0x28>
      pdev->dev.class_cb->Setup (pdev, req); 
 8004b00:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8004b08:	88eb      	ldrh	r3, [r5, #6]
 8004b0a:	b973      	cbnz	r3, 8004b2a <USBD_StdItfReq+0x3e>
         USBD_CtlSendStatus(pdev);
 8004b0c:	4620      	mov	r0, r4
 8004b0e:	f7ff fe67 	bl	80047e0 <USBD_CtlSendStatus>
 8004b12:	e00a      	b.n	8004b2a <USBD_StdItfReq+0x3e>
  DCD_EP_Stall(pdev , 0x80);
 8004b14:	2180      	movs	r1, #128	; 0x80
 8004b16:	4620      	mov	r0, r4
 8004b18:	f7fe fbea 	bl	80032f0 <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	4620      	mov	r0, r4
 8004b20:	f7fe fbe6 	bl	80032f0 <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 8004b24:	4620      	mov	r0, r4
 8004b26:	f7fe f929 	bl	8002d7c <USB_OTG_EP0_OutStart>
}
 8004b2a:	2000      	movs	r0, #0
 8004b2c:	bd38      	pop	{r3, r4, r5, pc}
 8004b2e:	bf00      	nop

08004b30 <USBD_StdEPReq>:
{
 8004b30:	b538      	push	{r3, r4, r5, lr}
 8004b32:	460c      	mov	r4, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8004b34:	888a      	ldrh	r2, [r1, #4]
  switch (req->bRequest) 
 8004b36:	7863      	ldrb	r3, [r4, #1]
 8004b38:	2b01      	cmp	r3, #1
{
 8004b3a:	4605      	mov	r5, r0
  ep_addr  = LOBYTE(req->wIndex);   
 8004b3c:	b2d1      	uxtb	r1, r2
  switch (req->bRequest) 
 8004b3e:	d004      	beq.n	8004b4a <USBD_StdEPReq+0x1a>
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d032      	beq.n	8004baa <USBD_StdEPReq+0x7a>
 8004b44:	b1a3      	cbz	r3, 8004b70 <USBD_StdEPReq+0x40>
}
 8004b46:	2000      	movs	r0, #0
 8004b48:	bd38      	pop	{r3, r4, r5, pc}
    switch (pdev->dev.device_status) 
 8004b4a:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d012      	beq.n	8004b78 <USBD_StdEPReq+0x48>
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d040      	beq.n	8004bd8 <USBD_StdEPReq+0xa8>
  DCD_EP_Stall(pdev , 0x80);
 8004b56:	2180      	movs	r1, #128	; 0x80
 8004b58:	4628      	mov	r0, r5
 8004b5a:	f7fe fbc9 	bl	80032f0 <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 8004b5e:	2100      	movs	r1, #0
 8004b60:	4628      	mov	r0, r5
 8004b62:	f7fe fbc5 	bl	80032f0 <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 8004b66:	4628      	mov	r0, r5
 8004b68:	f7fe f908 	bl	8002d7c <USB_OTG_EP0_OutStart>
}
 8004b6c:	2000      	movs	r0, #0
 8004b6e:	bd38      	pop	{r3, r4, r5, pc}
    switch (pdev->dev.device_status) 
 8004b70:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d104      	bne.n	8004b82 <USBD_StdEPReq+0x52>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004b78:	064a      	lsls	r2, r1, #25
 8004b7a:	d0e4      	beq.n	8004b46 <USBD_StdEPReq+0x16>
        DCD_EP_Stall(pdev , ep_addr);
 8004b7c:	f7fe fbb8 	bl	80032f0 <DCD_EP_Stall>
 8004b80:	e7e1      	b.n	8004b46 <USBD_StdEPReq+0x16>
 8004b82:	2b03      	cmp	r3, #3
 8004b84:	d1e7      	bne.n	8004b56 <USBD_StdEPReq+0x26>
      if ((ep_addr & 0x80)== 0x80)
 8004b86:	0613      	lsls	r3, r2, #24
 8004b88:	d42e      	bmi.n	8004be8 <USBD_StdEPReq+0xb8>
        if(pdev->dev.out_ep[ep_addr].is_stall)
 8004b8a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004b8e:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8004b92:	f891 3376 	ldrb.w	r3, [r1, #886]	; 0x376
 8004b96:	b38b      	cbz	r3, 8004bfc <USBD_StdEPReq+0xcc>
          USBD_ep_status = 0x0001;     
 8004b98:	4b1a      	ldr	r3, [pc, #104]	; (8004c04 <USBD_StdEPReq+0xd4>)
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]
      USBD_CtlSendData (pdev,
 8004b9e:	4919      	ldr	r1, [pc, #100]	; (8004c04 <USBD_StdEPReq+0xd4>)
 8004ba0:	2202      	movs	r2, #2
 8004ba2:	4628      	mov	r0, r5
 8004ba4:	f7ff fdf0 	bl	8004788 <USBD_CtlSendData>
      break;
 8004ba8:	e7cd      	b.n	8004b46 <USBD_StdEPReq+0x16>
    switch (pdev->dev.device_status) 
 8004baa:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d0e2      	beq.n	8004b78 <USBD_StdEPReq+0x48>
 8004bb2:	2b03      	cmp	r3, #3
 8004bb4:	d1cf      	bne.n	8004b56 <USBD_StdEPReq+0x26>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004bb6:	8863      	ldrh	r3, [r4, #2]
 8004bb8:	b91b      	cbnz	r3, 8004bc2 <USBD_StdEPReq+0x92>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004bba:	064a      	lsls	r2, r1, #25
 8004bbc:	d001      	beq.n	8004bc2 <USBD_StdEPReq+0x92>
          DCD_EP_Stall(pdev , ep_addr);
 8004bbe:	f7fe fb97 	bl	80032f0 <DCD_EP_Stall>
          pdev->dev.class_cb->Setup (pdev, req);
 8004bc2:	f8d5 35e4 	ldr.w	r3, [r5, #1508]	; 0x5e4
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	4628      	mov	r0, r5
 8004bcc:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8004bce:	4628      	mov	r0, r5
 8004bd0:	f7ff fe06 	bl	80047e0 <USBD_CtlSendStatus>
}
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	bd38      	pop	{r3, r4, r5, pc}
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004bd8:	8863      	ldrh	r3, [r4, #2]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1b3      	bne.n	8004b46 <USBD_StdEPReq+0x16>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004bde:	064b      	lsls	r3, r1, #25
 8004be0:	d0f5      	beq.n	8004bce <USBD_StdEPReq+0x9e>
          DCD_EP_ClrStall(pdev , ep_addr);
 8004be2:	f7fe fba5 	bl	8003330 <DCD_EP_ClrStall>
 8004be6:	e7ec      	b.n	8004bc2 <USBD_StdEPReq+0x92>
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 8004be8:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8004bec:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004bf0:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8004bf4:	f891 311e 	ldrb.w	r3, [r1, #286]	; 0x11e
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1cd      	bne.n	8004b98 <USBD_StdEPReq+0x68>
          USBD_ep_status = 0x0000;  
 8004bfc:	4b01      	ldr	r3, [pc, #4]	; (8004c04 <USBD_StdEPReq+0xd4>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	e7cc      	b.n	8004b9e <USBD_StdEPReq+0x6e>
 8004c04:	20000e54 	.word	0x20000e54

08004c08 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 8004c08:	f8b0 35cc 	ldrh.w	r3, [r0, #1484]	; 0x5cc
 8004c0c:	800b      	strh	r3, [r1, #0]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 8004c0e:	f890 c5cf 	ldrb.w	ip, [r0, #1487]	; 0x5cf
 8004c12:	f890 35ce 	ldrb.w	r3, [r0, #1486]	; 0x5ce
 8004c16:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8004c1a:	804b      	strh	r3, [r1, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 8004c1c:	f890 c5d1 	ldrb.w	ip, [r0, #1489]	; 0x5d1
 8004c20:	f890 35d0 	ldrb.w	r3, [r0, #1488]	; 0x5d0
 8004c24:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8004c28:	808b      	strh	r3, [r1, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 8004c2a:	f890 c5d3 	ldrb.w	ip, [r0, #1491]	; 0x5d3
 8004c2e:	f890 35d2 	ldrb.w	r3, [r0, #1490]	; 0x5d2
 8004c32:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8004c36:	b29b      	uxth	r3, r3
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 8004c38:	2201      	movs	r2, #1
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 8004c3a:	80cb      	strh	r3, [r1, #6]
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 8004c3c:	f8c0 3140 	str.w	r3, [r0, #320]	; 0x140
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 8004c40:	f880 2111 	strb.w	r2, [r0, #273]	; 0x111
}
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop

08004c48 <USBD_CtlError>:
{
 8004c48:	b510      	push	{r4, lr}
  DCD_EP_Stall(pdev , 0x80);
 8004c4a:	2180      	movs	r1, #128	; 0x80
{
 8004c4c:	4604      	mov	r4, r0
  DCD_EP_Stall(pdev , 0x80);
 8004c4e:	f7fe fb4f 	bl	80032f0 <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 8004c52:	4620      	mov	r0, r4
 8004c54:	2100      	movs	r1, #0
 8004c56:	f7fe fb4b 	bl	80032f0 <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 8004c5a:	4620      	mov	r0, r4
}
 8004c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USB_OTG_EP0_OutStart(pdev);  
 8004c60:	f7fe b88c 	b.w	8002d7c <USB_OTG_EP0_OutStart>

08004c64 <USBD_GetString>:
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8004c64:	b318      	cbz	r0, 8004cae <USBD_GetString+0x4a>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != NULL) 
 8004c66:	7803      	ldrb	r3, [r0, #0]
{
 8004c68:	b430      	push	{r4, r5}
    while (*buf != NULL) 
 8004c6a:	b30b      	cbz	r3, 8004cb0 <USBD_GetString+0x4c>
 8004c6c:	4604      	mov	r4, r0
 8004c6e:	f1c0 0c01 	rsb	ip, r0, #1
    {
        len++;
 8004c72:	eb04 030c 	add.w	r3, r4, ip
    while (*buf != NULL) 
 8004c76:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2d00      	cmp	r5, #0
 8004c7e:	d1f8      	bne.n	8004c72 <USBD_GetString+0xe>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004c80:	3301      	adds	r3, #1
 8004c82:	005b      	lsls	r3, r3, #1
    unicode[idx++] = *len;
 8004c84:	b2dc      	uxtb	r4, r3
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004c86:	8013      	strh	r3, [r2, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004c88:	2303      	movs	r3, #3
    unicode[idx++] = *len;
 8004c8a:	700c      	strb	r4, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004c8c:	704b      	strb	r3, [r1, #1]
    while (*desc != NULL) 
 8004c8e:	7804      	ldrb	r4, [r0, #0]
 8004c90:	b15c      	cbz	r4, 8004caa <USBD_GetString+0x46>
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004c92:	2302      	movs	r3, #2
      unicode[idx++] =  0x00;
 8004c94:	2500      	movs	r5, #0
      unicode[idx++] = *desc++;
 8004c96:	1c5a      	adds	r2, r3, #1
 8004c98:	b2d2      	uxtb	r2, r2
 8004c9a:	54cc      	strb	r4, [r1, r3]
      unicode[idx++] =  0x00;
 8004c9c:	548d      	strb	r5, [r1, r2]
    while (*desc != NULL) 
 8004c9e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
      unicode[idx++] =  0x00;
 8004ca2:	3302      	adds	r3, #2
 8004ca4:	b2db      	uxtb	r3, r3
    while (*desc != NULL) 
 8004ca6:	2c00      	cmp	r4, #0
 8004ca8:	d1f5      	bne.n	8004c96 <USBD_GetString+0x32>
}
 8004caa:	bc30      	pop	{r4, r5}
 8004cac:	4770      	bx	lr
 8004cae:	4770      	bx	lr
    while (*buf != NULL) 
 8004cb0:	2402      	movs	r4, #2
 8004cb2:	4623      	mov	r3, r4
 8004cb4:	e7e7      	b.n	8004c86 <USBD_GetString+0x22>
 8004cb6:	bf00      	nop

08004cb8 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004cb8:	4b03      	ldr	r3, [pc, #12]	; (8004cc8 <NVIC_PriorityGroupConfig+0x10>)
 8004cba:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8004cbe:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8004cc2:	60d8      	str	r0, [r3, #12]
}
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	e000ed00 	.word	0xe000ed00

08004ccc <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004ccc:	78c3      	ldrb	r3, [r0, #3]
 8004cce:	b323      	cbz	r3, 8004d1a <NVIC_Init+0x4e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004cd0:	4b18      	ldr	r3, [pc, #96]	; (8004d34 <NVIC_Init+0x68>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004cd2:	f890 c001 	ldrb.w	ip, [r0, #1]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004cd6:	68d9      	ldr	r1, [r3, #12]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8004cd8:	7882      	ldrb	r2, [r0, #2]
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004cda:	7800      	ldrb	r0, [r0, #0]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004cdc:	43c9      	mvns	r1, r1
 8004cde:	f3c1 2102 	ubfx	r1, r1, #8, #3
    tmppre = (0x4 - tmppriority);
 8004ce2:	f1c1 0304 	rsb	r3, r1, #4
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	fa0c fc03 	lsl.w	ip, ip, r3
    tmpsub = tmpsub >> tmppriority;
 8004cec:	230f      	movs	r3, #15
 8004cee:	410b      	asrs	r3, r1
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004cf0:	fa5f fc8c 	uxtb.w	ip, ip
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004cf4:	4910      	ldr	r1, [pc, #64]	; (8004d38 <NVIC_Init+0x6c>)
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	ea43 030c 	orr.w	r3, r3, ip
    tmppriority = tmppriority << 0x04;
 8004cfc:	011b      	lsls	r3, r3, #4
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004cfe:	eb01 0c00 	add.w	ip, r1, r0
    tmppriority = tmppriority << 0x04;
 8004d02:	b2db      	uxtb	r3, r3
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004d04:	0942      	lsrs	r2, r0, #5
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004d06:	f88c 3300 	strb.w	r3, [ip, #768]	; 0x300
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004d0a:	f000 001f 	and.w	r0, r0, #31
 8004d0e:	2301      	movs	r3, #1
 8004d10:	fa03 f000 	lsl.w	r0, r3, r0
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004d14:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8004d18:	4770      	bx	lr
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004d1a:	7803      	ldrb	r3, [r0, #0]
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004d1c:	4806      	ldr	r0, [pc, #24]	; (8004d38 <NVIC_Init+0x6c>)
 8004d1e:	095a      	lsrs	r2, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004d20:	2101      	movs	r1, #1
 8004d22:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004d26:	3220      	adds	r2, #32
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004d28:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004d2c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }
}
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	e000ed00 	.word	0xe000ed00
 8004d38:	e000e100 	.word	0xe000e100

08004d3c <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8004d3c:	b430      	push	{r4, r5}
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8004d3e:	4c0a      	ldr	r4, [pc, #40]	; (8004d68 <DAC_Init+0x2c>)
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8004d40:	f640 72fe 	movw	r2, #4094	; 0xffe
  tmpreg1 = DAC->CR;
 8004d44:	6823      	ldr	r3, [r4, #0]
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8004d46:	4082      	lsls	r2, r0
 8004d48:	ea23 0202 	bic.w	r2, r3, r2
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8004d4c:	e9d1 3500 	ldrd	r3, r5, [r1]
 8004d50:	432b      	orrs	r3, r5
 8004d52:	688d      	ldr	r5, [r1, #8]
 8004d54:	68c9      	ldr	r1, [r1, #12]
 8004d56:	432b      	orrs	r3, r5
 8004d58:	430b      	orrs	r3, r1
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8004d5a:	fa03 f000 	lsl.w	r0, r3, r0
 8004d5e:	4310      	orrs	r0, r2
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8004d60:	6020      	str	r0, [r4, #0]
}
 8004d62:	bc30      	pop	{r4, r5}
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	40007400 	.word	0x40007400

08004d6c <DAC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d6c:	b139      	cbz	r1, 8004d7e <DAC_Cmd+0x12>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 8004d6e:	4a08      	ldr	r2, [pc, #32]	; (8004d90 <DAC_Cmd+0x24>)
 8004d70:	2301      	movs	r3, #1
 8004d72:	6811      	ldr	r1, [r2, #0]
 8004d74:	fa03 f000 	lsl.w	r0, r3, r0
 8004d78:	4308      	orrs	r0, r1
 8004d7a:	6010      	str	r0, [r2, #0]
 8004d7c:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8004d7e:	4904      	ldr	r1, [pc, #16]	; (8004d90 <DAC_Cmd+0x24>)
 8004d80:	2201      	movs	r2, #1
 8004d82:	680b      	ldr	r3, [r1, #0]
 8004d84:	fa02 f000 	lsl.w	r0, r2, r0
 8004d88:	ea23 0000 	bic.w	r0, r3, r0
 8004d8c:	6008      	str	r0, [r1, #0]
  }
}
 8004d8e:	4770      	bx	lr
 8004d90:	40007400 	.word	0x40007400

08004d94 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8004d94:	b082      	sub	sp, #8
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8004d96:	4b06      	ldr	r3, [pc, #24]	; (8004db0 <DAC_SetChannel1Data+0x1c>)
  __IO uint32_t tmp = 0;
 8004d98:	2200      	movs	r2, #0
 8004d9a:	9201      	str	r2, [sp, #4]
  tmp = (uint32_t)DAC_BASE; 
 8004d9c:	9301      	str	r3, [sp, #4]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8004d9e:	9b01      	ldr	r3, [sp, #4]
 8004da0:	3308      	adds	r3, #8
 8004da2:	4403      	add	r3, r0
 8004da4:	9301      	str	r3, [sp, #4]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004da6:	9b01      	ldr	r3, [sp, #4]
 8004da8:	6019      	str	r1, [r3, #0]
}
 8004daa:	b002      	add	sp, #8
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	40007400 	.word	0x40007400

08004db4 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8004db4:	6802      	ldr	r2, [r0, #0]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8004db6:	4936      	ldr	r1, [pc, #216]	; (8004e90 <DMA_DeInit+0xdc>)
  DMAy_Streamx->CR  = 0;
 8004db8:	2300      	movs	r3, #0
{
 8004dba:	b410      	push	{r4}
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8004dbc:	f022 0201 	bic.w	r2, r2, #1
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8004dc0:	2421      	movs	r4, #33	; 0x21
  if (DMAy_Streamx == DMA1_Stream0)
 8004dc2:	4288      	cmp	r0, r1
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8004dc4:	6002      	str	r2, [r0, #0]
  DMAy_Streamx->CR  = 0;
 8004dc6:	6003      	str	r3, [r0, #0]
  DMAy_Streamx->NDTR = 0;
 8004dc8:	6043      	str	r3, [r0, #4]
  DMAy_Streamx->PAR  = 0;
 8004dca:	6083      	str	r3, [r0, #8]
  DMAy_Streamx->M0AR = 0;
 8004dcc:	60c3      	str	r3, [r0, #12]
  DMAy_Streamx->M1AR = 0;
 8004dce:	6103      	str	r3, [r0, #16]
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8004dd0:	6144      	str	r4, [r0, #20]
  if (DMAy_Streamx == DMA1_Stream0)
 8004dd2:	d038      	beq.n	8004e46 <DMA_DeInit+0x92>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8004dd4:	4b2f      	ldr	r3, [pc, #188]	; (8004e94 <DMA_DeInit+0xe0>)
 8004dd6:	4298      	cmp	r0, r3
 8004dd8:	d02e      	beq.n	8004e38 <DMA_DeInit+0x84>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8004dda:	4b2f      	ldr	r3, [pc, #188]	; (8004e98 <DMA_DeInit+0xe4>)
 8004ddc:	4298      	cmp	r0, r3
 8004dde:	d03c      	beq.n	8004e5a <DMA_DeInit+0xa6>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8004de0:	4b2e      	ldr	r3, [pc, #184]	; (8004e9c <DMA_DeInit+0xe8>)
 8004de2:	4298      	cmp	r0, r3
 8004de4:	d040      	beq.n	8004e68 <DMA_DeInit+0xb4>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8004de6:	4b2e      	ldr	r3, [pc, #184]	; (8004ea0 <DMA_DeInit+0xec>)
 8004de8:	4298      	cmp	r0, r3
 8004dea:	d032      	beq.n	8004e52 <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8004dec:	4b2d      	ldr	r3, [pc, #180]	; (8004ea4 <DMA_DeInit+0xf0>)
 8004dee:	4298      	cmp	r0, r3
 8004df0:	d041      	beq.n	8004e76 <DMA_DeInit+0xc2>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8004df2:	4b2d      	ldr	r3, [pc, #180]	; (8004ea8 <DMA_DeInit+0xf4>)
 8004df4:	4298      	cmp	r0, r3
 8004df6:	d046      	beq.n	8004e86 <DMA_DeInit+0xd2>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8004df8:	4b2c      	ldr	r3, [pc, #176]	; (8004eac <DMA_DeInit+0xf8>)
 8004dfa:	4298      	cmp	r0, r3
 8004dfc:	d017      	beq.n	8004e2e <DMA_DeInit+0x7a>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 8004dfe:	4b2c      	ldr	r3, [pc, #176]	; (8004eb0 <DMA_DeInit+0xfc>)
 8004e00:	4298      	cmp	r0, r3
 8004e02:	d03c      	beq.n	8004e7e <DMA_DeInit+0xca>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8004e04:	4b2b      	ldr	r3, [pc, #172]	; (8004eb4 <DMA_DeInit+0x100>)
 8004e06:	4298      	cmp	r0, r3
 8004e08:	d016      	beq.n	8004e38 <DMA_DeInit+0x84>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 8004e0a:	4b2b      	ldr	r3, [pc, #172]	; (8004eb8 <DMA_DeInit+0x104>)
 8004e0c:	4298      	cmp	r0, r3
 8004e0e:	d024      	beq.n	8004e5a <DMA_DeInit+0xa6>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8004e10:	4b2a      	ldr	r3, [pc, #168]	; (8004ebc <DMA_DeInit+0x108>)
 8004e12:	4298      	cmp	r0, r3
 8004e14:	d028      	beq.n	8004e68 <DMA_DeInit+0xb4>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8004e16:	4b2a      	ldr	r3, [pc, #168]	; (8004ec0 <DMA_DeInit+0x10c>)
 8004e18:	4298      	cmp	r0, r3
 8004e1a:	d01a      	beq.n	8004e52 <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8004e1c:	4b29      	ldr	r3, [pc, #164]	; (8004ec4 <DMA_DeInit+0x110>)
 8004e1e:	4298      	cmp	r0, r3
 8004e20:	d029      	beq.n	8004e76 <DMA_DeInit+0xc2>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8004e22:	4b29      	ldr	r3, [pc, #164]	; (8004ec8 <DMA_DeInit+0x114>)
 8004e24:	4298      	cmp	r0, r3
 8004e26:	d02e      	beq.n	8004e86 <DMA_DeInit+0xd2>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 8004e28:	4b28      	ldr	r3, [pc, #160]	; (8004ecc <DMA_DeInit+0x118>)
 8004e2a:	4298      	cmp	r0, r3
 8004e2c:	d108      	bne.n	8004e40 <DMA_DeInit+0x8c>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8004e2e:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8004e32:	f843 2cac 	str.w	r2, [r3, #-172]
    }
  }
}
 8004e36:	e003      	b.n	8004e40 <DMA_DeInit+0x8c>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8004e38:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8004e3c:	f843 2c20 	str.w	r2, [r3, #-32]
}
 8004e40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e44:	4770      	bx	lr
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8004e46:	4b22      	ldr	r3, [pc, #136]	; (8004ed0 <DMA_DeInit+0x11c>)
}
 8004e48:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8004e4c:	223d      	movs	r2, #61	; 0x3d
 8004e4e:	609a      	str	r2, [r3, #8]
}
 8004e50:	4770      	bx	lr
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8004e52:	4a20      	ldr	r2, [pc, #128]	; (8004ed4 <DMA_DeInit+0x120>)
 8004e54:	f843 2c64 	str.w	r2, [r3, #-100]
 8004e58:	e7f2      	b.n	8004e40 <DMA_DeInit+0x8c>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8004e5a:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
}
 8004e5e:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8004e62:	f843 2c38 	str.w	r2, [r3, #-56]
}
 8004e66:	4770      	bx	lr
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8004e68:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
}
 8004e6c:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8004e70:	f843 2c50 	str.w	r2, [r3, #-80]
}
 8004e74:	4770      	bx	lr
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8004e76:	4a18      	ldr	r2, [pc, #96]	; (8004ed8 <DMA_DeInit+0x124>)
 8004e78:	f843 2c7c 	str.w	r2, [r3, #-124]
 8004e7c:	e7e0      	b.n	8004e40 <DMA_DeInit+0x8c>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8004e7e:	223d      	movs	r2, #61	; 0x3d
 8004e80:	f843 2c08 	str.w	r2, [r3, #-8]
 8004e84:	e7dc      	b.n	8004e40 <DMA_DeInit+0x8c>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8004e86:	4a15      	ldr	r2, [pc, #84]	; (8004edc <DMA_DeInit+0x128>)
 8004e88:	f843 2c94 	str.w	r2, [r3, #-148]
 8004e8c:	e7d8      	b.n	8004e40 <DMA_DeInit+0x8c>
 8004e8e:	bf00      	nop
 8004e90:	40026010 	.word	0x40026010
 8004e94:	40026028 	.word	0x40026028
 8004e98:	40026040 	.word	0x40026040
 8004e9c:	40026058 	.word	0x40026058
 8004ea0:	40026070 	.word	0x40026070
 8004ea4:	40026088 	.word	0x40026088
 8004ea8:	400260a0 	.word	0x400260a0
 8004eac:	400260b8 	.word	0x400260b8
 8004eb0:	40026410 	.word	0x40026410
 8004eb4:	40026428 	.word	0x40026428
 8004eb8:	40026440 	.word	0x40026440
 8004ebc:	40026458 	.word	0x40026458
 8004ec0:	40026470 	.word	0x40026470
 8004ec4:	40026488 	.word	0x40026488
 8004ec8:	400264a0 	.word	0x400264a0
 8004ecc:	400264b8 	.word	0x400264b8
 8004ed0:	40026000 	.word	0x40026000
 8004ed4:	2000003d 	.word	0x2000003d
 8004ed8:	20000f40 	.word	0x20000f40
 8004edc:	203d0000 	.word	0x203d0000

08004ee0 <DMA_Init>:
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004ee0:	680b      	ldr	r3, [r1, #0]
 8004ee2:	694a      	ldr	r2, [r1, #20]
{
 8004ee4:	b430      	push	{r4, r5}
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004ee6:	68cc      	ldr	r4, [r1, #12]
  tmpreg = DMAy_Streamx->CR;
 8004ee8:	6805      	ldr	r5, [r0, #0]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004eea:	4323      	orrs	r3, r4
 8004eec:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004eee:	e9d1 4206 	ldrd	r4, r2, [r1, #24]
 8004ef2:	4323      	orrs	r3, r4
 8004ef4:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004ef6:	e9d1 4208 	ldrd	r4, r2, [r1, #32]
 8004efa:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8004efc:	6a8c      	ldr	r4, [r1, #40]	; 0x28
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004efe:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8004f00:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8004f02:	4323      	orrs	r3, r4
 8004f04:	4313      	orrs	r3, r2
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f06:	4c0c      	ldr	r4, [pc, #48]	; (8004f38 <DMA_Init+0x58>)
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8004f08:	6b8a      	ldr	r2, [r1, #56]	; 0x38
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f0a:	402c      	ands	r4, r5
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8004f0c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004f0e:	4323      	orrs	r3, r4
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8004f10:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  DMAy_Streamx->CR = tmpreg;
 8004f12:	6003      	str	r3, [r0, #0]
  tmpreg = DMAy_Streamx->FCR;
 8004f14:	6943      	ldr	r3, [r0, #20]
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8004f16:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f18:	f023 0c07 	bic.w	ip, r3, #7
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8004f1c:	ea42 0304 	orr.w	r3, r2, r4
 8004f20:	ea43 030c 	orr.w	r3, r3, ip
  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8004f24:	690c      	ldr	r4, [r1, #16]
  DMAy_Streamx->FCR = tmpreg;
 8004f26:	6143      	str	r3, [r0, #20]
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8004f28:	e9d1 2301 	ldrd	r2, r3, [r1, #4]
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8004f2c:	6044      	str	r4, [r0, #4]
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8004f2e:	6082      	str	r2, [r0, #8]
}
 8004f30:	bc30      	pop	{r4, r5}
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8004f32:	60c3      	str	r3, [r0, #12]
}
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	f01c803f 	.word	0xf01c803f

08004f3c <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8004f3c:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8004f3e:	b119      	cbz	r1, 8004f48 <DMA_Cmd+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8004f40:	f043 0301 	orr.w	r3, r3, #1
 8004f44:	6003      	str	r3, [r0, #0]
 8004f46:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8004f48:	f023 0301 	bic.w	r3, r3, #1
 8004f4c:	6003      	str	r3, [r0, #0]
  }
}
 8004f4e:	4770      	bx	lr

08004f50 <DMA_DoubleBufferModeConfig>:
  assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));

  if (DMA_CurrentMemory != DMA_Memory_0)
  {
    /* Set Memory 1 as current memory address */
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 8004f50:	6803      	ldr	r3, [r0, #0]
  if (DMA_CurrentMemory != DMA_Memory_0)
 8004f52:	b122      	cbz	r2, 8004f5e <DMA_DoubleBufferModeConfig+0xe>
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 8004f54:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004f58:	6003      	str	r3, [r0, #0]
    /* Set Memory 0 as current memory address */
    DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
  }

  /* Write to DMAy Streamx M1AR */
  DMAy_Streamx->M1AR = Memory1BaseAddr;
 8004f5a:	6101      	str	r1, [r0, #16]
}
 8004f5c:	4770      	bx	lr
    DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
 8004f5e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004f62:	6003      	str	r3, [r0, #0]
  DMAy_Streamx->M1AR = Memory1BaseAddr;
 8004f64:	6101      	str	r1, [r0, #16]
}
 8004f66:	4770      	bx	lr

08004f68 <DMA_DoubleBufferModeCmd>:

  /* Configure the Double Buffer mode */
  if (NewState != DISABLE)
  {
    /* Enable the Double buffer mode */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 8004f68:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8004f6a:	b119      	cbz	r1, 8004f74 <DMA_DoubleBufferModeCmd+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 8004f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f70:	6003      	str	r3, [r0, #0]
 8004f72:	4770      	bx	lr
  }
  else
  {
    /* Disable the Double buffer mode */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
 8004f74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f78:	6003      	str	r3, [r0, #0]
  }
}
 8004f7a:	4770      	bx	lr

08004f7c <DMA_GetCmdStatus>:
  FunctionalState state = DISABLE;

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8004f7c:	6800      	ldr	r0, [r0, #0]
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
  }
  return state;
}
 8004f7e:	f000 0001 	and.w	r0, r0, #1
 8004f82:	4770      	bx	lr

08004f84 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8004f84:	b410      	push	{r4}
    DMAy = DMA1; 
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8004f86:	4a0a      	ldr	r2, [pc, #40]	; (8004fb0 <DMA_GetFlagStatus+0x2c>)
  if (DMAy_Streamx < DMA2_Stream0)
 8004f88:	4c0a      	ldr	r4, [pc, #40]	; (8004fb4 <DMA_GetFlagStatus+0x30>)
    DMAy = DMA2; 
 8004f8a:	4b0b      	ldr	r3, [pc, #44]	; (8004fb8 <DMA_GetFlagStatus+0x34>)
 8004f8c:	42a0      	cmp	r0, r4
 8004f8e:	bf88      	it	hi
 8004f90:	4613      	movhi	r3, r2
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8004f92:	008a      	lsls	r2, r1, #2
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8004f94:	bf4c      	ite	mi
 8004f96:	6858      	ldrmi	r0, [r3, #4]
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8004f98:	6818      	ldrpl	r0, [r3, #0]
    bitstatus = RESET;
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
}
 8004f9a:	f85d 4b04 	ldr.w	r4, [sp], #4
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8004f9e:	4008      	ands	r0, r1
 8004fa0:	f020 20f0 	bic.w	r0, r0, #4026593280	; 0xf000f000
 8004fa4:	f020 1082 	bic.w	r0, r0, #8519810	; 0x820082
}
 8004fa8:	3800      	subs	r0, #0
 8004faa:	bf18      	it	ne
 8004fac:	2001      	movne	r0, #1
 8004fae:	4770      	bx	lr
 8004fb0:	40026400 	.word	0x40026400
 8004fb4:	4002640f 	.word	0x4002640f
 8004fb8:	40026000 	.word	0x40026000

08004fbc <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8004fbc:	b410      	push	{r4}
    DMAy = DMA1; 
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8004fbe:	4b09      	ldr	r3, [pc, #36]	; (8004fe4 <DMA_ClearFlag+0x28>)
  if (DMAy_Streamx < DMA2_Stream0)
 8004fc0:	4c09      	ldr	r4, [pc, #36]	; (8004fe8 <DMA_ClearFlag+0x2c>)
    DMAy = DMA2; 
 8004fc2:	4a0a      	ldr	r2, [pc, #40]	; (8004fec <DMA_ClearFlag+0x30>)
 8004fc4:	42a0      	cmp	r0, r4
 8004fc6:	bf88      	it	hi
 8004fc8:	4613      	movhi	r3, r2
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8004fca:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8004fce:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8004fd2:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8004fd6:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8004fda:	bf14      	ite	ne
 8004fdc:	60d9      	strne	r1, [r3, #12]
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8004fde:	6099      	streq	r1, [r3, #8]
}
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	40026000 	.word	0x40026000
 8004fe8:	4002640f 	.word	0x4002640f
 8004fec:	40026400 	.word	0x40026400

08004ff0 <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8004ff0:	060b      	lsls	r3, r1, #24
 8004ff2:	d50c      	bpl.n	800500e <DMA_ITConfig+0x1e>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8004ff4:	6943      	ldr	r3, [r0, #20]
    if (NewState != DISABLE)
 8004ff6:	b1aa      	cbz	r2, 8005024 <DMA_ITConfig+0x34>
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8004ff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8004ffc:	2980      	cmp	r1, #128	; 0x80
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8004ffe:	6143      	str	r3, [r0, #20]
  if (DMA_IT != DMA_IT_FE)
 8005000:	d00f      	beq.n	8005022 <DMA_ITConfig+0x32>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8005002:	6803      	ldr	r3, [r0, #0]
 8005004:	f001 011e 	and.w	r1, r1, #30
 8005008:	4319      	orrs	r1, r3
 800500a:	6001      	str	r1, [r0, #0]
 800500c:	4770      	bx	lr
  if (DMA_IT != DMA_IT_FE)
 800500e:	2980      	cmp	r1, #128	; 0x80
 8005010:	d007      	beq.n	8005022 <DMA_ITConfig+0x32>
    if (NewState != DISABLE)
 8005012:	2a00      	cmp	r2, #0
 8005014:	d1f5      	bne.n	8005002 <DMA_ITConfig+0x12>
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8005016:	6803      	ldr	r3, [r0, #0]
 8005018:	f001 011e 	and.w	r1, r1, #30
 800501c:	ea23 0101 	bic.w	r1, r3, r1
 8005020:	6001      	str	r1, [r0, #0]
    }    
  }
}
 8005022:	4770      	bx	lr
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8005024:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  if (DMA_IT != DMA_IT_FE)
 8005028:	2980      	cmp	r1, #128	; 0x80
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 800502a:	6143      	str	r3, [r0, #20]
  if (DMA_IT != DMA_IT_FE)
 800502c:	d1f3      	bne.n	8005016 <DMA_ITConfig+0x26>
 800502e:	4770      	bx	lr

08005030 <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8005030:	7983      	ldrb	r3, [r0, #6]
 8005032:	b343      	cbz	r3, 8005086 <EXTI_Init+0x56>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8005034:	4b1e      	ldr	r3, [pc, #120]	; (80050b0 <EXTI_Init+0x80>)
 8005036:	6801      	ldr	r1, [r0, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	ea22 0201 	bic.w	r2, r2, r1
{
 800503e:	b410      	push	{r4}
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8005040:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	ea22 0201 	bic.w	r2, r2, r1
 8005048:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800504a:	7902      	ldrb	r2, [r0, #4]
 800504c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005050:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8005054:	6814      	ldr	r4, [r2, #0]
 8005056:	4321      	orrs	r1, r4
 8005058:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800505a:	6899      	ldr	r1, [r3, #8]
 800505c:	6802      	ldr	r2, [r0, #0]
 800505e:	ea21 0102 	bic.w	r1, r1, r2
 8005062:	6099      	str	r1, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8005064:	68d9      	ldr	r1, [r3, #12]
 8005066:	ea21 0102 	bic.w	r1, r1, r2
 800506a:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800506c:	7941      	ldrb	r1, [r0, #5]
 800506e:	2910      	cmp	r1, #16
 8005070:	d014      	beq.n	800509c <EXTI_Init+0x6c>
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8005072:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 8005076:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800507a:	f85d 4b04 	ldr.w	r4, [sp], #4
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800507e:	6819      	ldr	r1, [r3, #0]
 8005080:	430a      	orrs	r2, r1
 8005082:	601a      	str	r2, [r3, #0]
}
 8005084:	4770      	bx	lr
    tmp += EXTI_InitStruct->EXTI_Mode;
 8005086:	7903      	ldrb	r3, [r0, #4]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8005088:	6801      	ldr	r1, [r0, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;
 800508a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800508e:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	ea22 0201 	bic.w	r2, r2, r1
 8005098:	601a      	str	r2, [r3, #0]
 800509a:	4770      	bx	lr
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800509c:	6899      	ldr	r1, [r3, #8]
}
 800509e:	f85d 4b04 	ldr.w	r4, [sp], #4
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80050a2:	4311      	orrs	r1, r2
 80050a4:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80050a6:	68d9      	ldr	r1, [r3, #12]
 80050a8:	430a      	orrs	r2, r1
 80050aa:	60da      	str	r2, [r3, #12]
}
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	40013c00 	.word	0x40013c00

080050b4 <EXTI_ClearITPendingBit>:
 80050b4:	4b01      	ldr	r3, [pc, #4]	; (80050bc <EXTI_ClearITPendingBit+0x8>)
 80050b6:	6158      	str	r0, [r3, #20]
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	40013c00 	.word	0x40013c00

080050c0 <GPIO_Init>:
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80050c0:	2200      	movs	r2, #0
{
 80050c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80050c6:	4613      	mov	r3, r2
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80050c8:	680d      	ldr	r5, [r1, #0]
    pos = ((uint32_t)0x01) << pinpos;
 80050ca:	f04f 0e01 	mov.w	lr, #1

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80050ce:	2603      	movs	r6, #3
 80050d0:	e004      	b.n	80050dc <GPIO_Init+0x1c>
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80050d2:	3301      	adds	r3, #1
 80050d4:	2b10      	cmp	r3, #16
 80050d6:	f102 0202 	add.w	r2, r2, #2
 80050da:	d039      	beq.n	8005150 <GPIO_Init+0x90>
    pos = ((uint32_t)0x01) << pinpos;
 80050dc:	fa0e fc03 	lsl.w	ip, lr, r3
    if (currentpin == pos)
 80050e0:	ea3c 0405 	bics.w	r4, ip, r5
 80050e4:	d1f5      	bne.n	80050d2 <GPIO_Init+0x12>
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80050e6:	6807      	ldr	r7, [r0, #0]
 80050e8:	fa06 f402 	lsl.w	r4, r6, r2
 80050ec:	ea27 0704 	bic.w	r7, r7, r4
 80050f0:	6007      	str	r7, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80050f2:	790f      	ldrb	r7, [r1, #4]
 80050f4:	f8d0 a000 	ldr.w	sl, [r0]
 80050f8:	fa07 f902 	lsl.w	r9, r7, r2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80050fc:	3f01      	subs	r7, #1
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80050fe:	ea49 090a 	orr.w	r9, r9, sl
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8005102:	2f01      	cmp	r7, #1
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8005104:	46a0      	mov	r8, r4
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8005106:	f8c0 9000 	str.w	r9, [r0]
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800510a:	ea6f 0404 	mvn.w	r4, r4
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800510e:	d811      	bhi.n	8005134 <GPIO_Init+0x74>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8005110:	6887      	ldr	r7, [r0, #8]
 8005112:	403c      	ands	r4, r7
 8005114:	6084      	str	r4, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8005116:	794c      	ldrb	r4, [r1, #5]
 8005118:	6887      	ldr	r7, [r0, #8]
 800511a:	4094      	lsls	r4, r2
 800511c:	433c      	orrs	r4, r7
 800511e:	6084      	str	r4, [r0, #8]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8005120:	6844      	ldr	r4, [r0, #4]
 8005122:	ea24 040c 	bic.w	r4, r4, ip
 8005126:	6044      	str	r4, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8005128:	798c      	ldrb	r4, [r1, #6]
 800512a:	6847      	ldr	r7, [r0, #4]
 800512c:	409c      	lsls	r4, r3
 800512e:	b2a4      	uxth	r4, r4
 8005130:	433c      	orrs	r4, r7
 8005132:	6044      	str	r4, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8005134:	68c4      	ldr	r4, [r0, #12]
 8005136:	ea24 0408 	bic.w	r4, r4, r8
 800513a:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800513c:	79cc      	ldrb	r4, [r1, #7]
 800513e:	68c7      	ldr	r7, [r0, #12]
 8005140:	4094      	lsls	r4, r2
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8005142:	3301      	adds	r3, #1
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8005144:	433c      	orrs	r4, r7
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8005146:	2b10      	cmp	r3, #16
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8005148:	60c4      	str	r4, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800514a:	f102 0202 	add.w	r2, r2, #2
 800514e:	d1c5      	bne.n	80050dc <GPIO_Init+0x1c>
    }
  }
}
 8005150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005154 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8005154:	b10a      	cbz	r2, 800515a <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8005156:	8301      	strh	r1, [r0, #24]
 8005158:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800515a:	8341      	strh	r1, [r0, #26]
  }
}
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop

08005160 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8005160:	08cb      	lsrs	r3, r1, #3
 8005162:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8005166:	f001 0107 	and.w	r1, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800516a:	6a03      	ldr	r3, [r0, #32]
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800516c:	0089      	lsls	r1, r1, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800516e:	f04f 0c0f 	mov.w	ip, #15
 8005172:	fa0c fc01 	lsl.w	ip, ip, r1
 8005176:	ea23 030c 	bic.w	r3, r3, ip
 800517a:	6203      	str	r3, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800517c:	6a03      	ldr	r3, [r0, #32]
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800517e:	408a      	lsls	r2, r1
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8005180:	431a      	orrs	r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8005182:	6202      	str	r2, [r0, #32]
}
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop

08005188 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8005188:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 800518a:	4b17      	ldr	r3, [pc, #92]	; (80051e8 <I2C_DeInit+0x60>)
 800518c:	4298      	cmp	r0, r3
 800518e:	d006      	beq.n	800519e <I2C_DeInit+0x16>
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
  }
  else if (I2Cx == I2C2)
 8005190:	4b16      	ldr	r3, [pc, #88]	; (80051ec <I2C_DeInit+0x64>)
 8005192:	4298      	cmp	r0, r3
 8005194:	d00f      	beq.n	80051b6 <I2C_DeInit+0x2e>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
  }
  else 
  {
    if (I2Cx == I2C3)
 8005196:	4b16      	ldr	r3, [pc, #88]	; (80051f0 <I2C_DeInit+0x68>)
 8005198:	4298      	cmp	r0, r3
 800519a:	d018      	beq.n	80051ce <I2C_DeInit+0x46>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 800519c:	bd08      	pop	{r3, pc}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 800519e:	2101      	movs	r1, #1
 80051a0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80051a4:	f000 f996 	bl	80054d4 <RCC_APB1PeriphResetCmd>
}
 80051a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 80051ac:	2100      	movs	r1, #0
 80051ae:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80051b2:	f000 b98f 	b.w	80054d4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80051b6:	2101      	movs	r1, #1
 80051b8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80051bc:	f000 f98a 	bl	80054d4 <RCC_APB1PeriphResetCmd>
}
 80051c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 80051c4:	2100      	movs	r1, #0
 80051c6:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80051ca:	f000 b983 	b.w	80054d4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 80051ce:	2101      	movs	r1, #1
 80051d0:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80051d4:	f000 f97e 	bl	80054d4 <RCC_APB1PeriphResetCmd>
}
 80051d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 80051dc:	2100      	movs	r1, #0
 80051de:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80051e2:	f000 b977 	b.w	80054d4 <RCC_APB1PeriphResetCmd>
 80051e6:	bf00      	nop
 80051e8:	40005400 	.word	0x40005400
 80051ec:	40005800 	.word	0x40005800
 80051f0:	40005c00 	.word	0x40005c00

080051f4 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80051f4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80051f6:	8886      	ldrh	r6, [r0, #4]
{
 80051f8:	b084      	sub	sp, #16
 80051fa:	4604      	mov	r4, r0
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80051fc:	4668      	mov	r0, sp
{
 80051fe:	460d      	mov	r5, r1
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8005200:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  RCC_GetClocksFreq(&rcc_clocks);
 8005204:	f000 f8ee 	bl	80053e4 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8005208:	9902      	ldr	r1, [sp, #8]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 800520a:	4a2f      	ldr	r2, [pc, #188]	; (80052c8 <I2C_Init+0xd4>)
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 800520c:	0436      	lsls	r6, r6, #16
  freqrange = (uint16_t)(pclk1 / 1000000);
 800520e:	fba2 3201 	umull	r3, r2, r2, r1
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8005212:	0c36      	lsrs	r6, r6, #16
  tmpreg |= freqrange;
 8005214:	ea46 4692 	orr.w	r6, r6, r2, lsr #18
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8005218:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800521a:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800521c:	4e2b      	ldr	r6, [pc, #172]	; (80052cc <I2C_Init+0xd8>)
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800521e:	f023 0301 	bic.w	r3, r3, #1
 8005222:	041b      	lsls	r3, r3, #16
 8005224:	0c1b      	lsrs	r3, r3, #16
 8005226:	8023      	strh	r3, [r4, #0]
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005228:	682b      	ldr	r3, [r5, #0]
 800522a:	42b3      	cmp	r3, r6
  freqrange = (uint16_t)(pclk1 / 1000000);
 800522c:	ea4f 4092 	mov.w	r0, r2, lsr #18
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005230:	d823      	bhi.n	800527a <I2C_Init+0x86>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8005232:	4602      	mov	r2, r0
 8005234:	005b      	lsls	r3, r3, #1
 8005236:	fbb1 f3f3 	udiv	r3, r1, r3
 800523a:	b29b      	uxth	r3, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800523c:	3201      	adds	r2, #1
 800523e:	2b04      	cmp	r3, #4
 8005240:	bf38      	it	cc
 8005242:	2304      	movcc	r3, #4
 8005244:	8422      	strh	r2, [r4, #32]
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8005246:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 8005248:	8822      	ldrh	r2, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800524a:	88a9      	ldrh	r1, [r5, #4]
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800524c:	8928      	ldrh	r0, [r5, #8]
  I2Cx->CR1 |= I2C_CR1_PE;
 800524e:	b292      	uxth	r2, r2
 8005250:	f042 0201 	orr.w	r2, r2, #1
 8005254:	8022      	strh	r2, [r4, #0]
  tmpreg = I2Cx->CR1;
 8005256:	8823      	ldrh	r3, [r4, #0]
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005258:	896a      	ldrh	r2, [r5, #10]
  tmpreg &= CR1_CLEAR_MASK;
 800525a:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 800525e:	f023 0302 	bic.w	r3, r3, #2
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005262:	4311      	orrs	r1, r2
  tmpreg &= CR1_CLEAR_MASK;
 8005264:	041b      	lsls	r3, r3, #16
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005266:	89aa      	ldrh	r2, [r5, #12]
  tmpreg &= CR1_CLEAR_MASK;
 8005268:	0c1b      	lsrs	r3, r3, #16
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800526a:	4302      	orrs	r2, r0
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800526c:	430b      	orrs	r3, r1
 800526e:	b29b      	uxth	r3, r3
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005270:	b292      	uxth	r2, r2
  I2Cx->CR1 = tmpreg;
 8005272:	8023      	strh	r3, [r4, #0]
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005274:	8122      	strh	r2, [r4, #8]
}
 8005276:	b004      	add	sp, #16
 8005278:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 800527a:	88ee      	ldrh	r6, [r5, #6]
 800527c:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8005280:	4296      	cmp	r6, r2
 8005282:	d01a      	beq.n	80052ba <I2C_Init+0xc6>
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8005284:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005288:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800528c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005290:	b29b      	uxth	r3, r3
      result |= I2C_DutyCycle_16_9;
 8005292:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    if ((result & I2C_CCR_CCR) == 0)
 8005296:	f3c3 020b 	ubfx	r2, r3, #0, #12
 800529a:	b90a      	cbnz	r2, 80052a0 <I2C_Init+0xac>
      result |= (uint16_t)0x0001;  
 800529c:	f043 0301 	orr.w	r3, r3, #1
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80052a0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80052a4:	fb02 f000 	mul.w	r0, r2, r0
 80052a8:	4a09      	ldr	r2, [pc, #36]	; (80052d0 <I2C_Init+0xdc>)
 80052aa:	fba2 2000 	umull	r2, r0, r2, r0
 80052ae:	0980      	lsrs	r0, r0, #6
 80052b0:	3001      	adds	r0, #1
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 80052b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80052b6:	8420      	strh	r0, [r4, #32]
 80052b8:	e7c5      	b.n	8005246 <I2C_Init+0x52>
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80052ba:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80052be:	fbb1 f3f3 	udiv	r3, r1, r3
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	e7e7      	b.n	8005296 <I2C_Init+0xa2>
 80052c6:	bf00      	nop
 80052c8:	431bde83 	.word	0x431bde83
 80052cc:	000186a0 	.word	0x000186a0
 80052d0:	10624dd3 	.word	0x10624dd3

080052d4 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 80052d4:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 80052d6:	b121      	cbz	r1, 80052e2 <I2C_Cmd+0xe>
    I2Cx->CR1 |= I2C_CR1_PE;
 80052d8:	b29b      	uxth	r3, r3
 80052da:	f043 0301 	orr.w	r3, r3, #1
 80052de:	8003      	strh	r3, [r0, #0]
 80052e0:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 80052e2:	f023 0301 	bic.w	r3, r3, #1
 80052e6:	041b      	lsls	r3, r3, #16
 80052e8:	0c1b      	lsrs	r3, r3, #16
 80052ea:	8003      	strh	r3, [r0, #0]
  }
}
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop

080052f0 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 80052f0:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 80052f2:	b121      	cbz	r1, 80052fe <I2C_GenerateSTART+0xe>
    I2Cx->CR1 |= I2C_CR1_START;
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052fa:	8003      	strh	r3, [r0, #0]
 80052fc:	4770      	bx	lr
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 80052fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005302:	041b      	lsls	r3, r3, #16
 8005304:	0c1b      	lsrs	r3, r3, #16
 8005306:	8003      	strh	r3, [r0, #0]
  }
}
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop

0800530c <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 800530c:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 800530e:	b121      	cbz	r1, 800531a <I2C_GenerateSTOP+0xe>
    I2Cx->CR1 |= I2C_CR1_STOP;
 8005310:	b29b      	uxth	r3, r3
 8005312:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005316:	8003      	strh	r3, [r0, #0]
 8005318:	4770      	bx	lr
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 800531a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800531e:	041b      	lsls	r3, r3, #16
 8005320:	0c1b      	lsrs	r3, r3, #16
 8005322:	8003      	strh	r3, [r0, #0]
  }
}
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop

08005328 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8005328:	b122      	cbz	r2, 8005334 <I2C_Send7bitAddress+0xc>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 800532a:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
  }
  /* Send the address */
  I2Cx->DR = Address;
 800532e:	b289      	uxth	r1, r1
 8005330:	8201      	strh	r1, [r0, #16]
}
 8005332:	4770      	bx	lr
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 8005334:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  I2Cx->DR = Address;
 8005338:	b289      	uxth	r1, r1
 800533a:	8201      	strh	r1, [r0, #16]
}
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop

08005340 <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 8005340:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8005342:	b121      	cbz	r1, 800534e <I2C_AcknowledgeConfig+0xe>
    I2Cx->CR1 |= I2C_CR1_ACK;
 8005344:	b29b      	uxth	r3, r3
 8005346:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800534a:	8003      	strh	r3, [r0, #0]
 800534c:	4770      	bx	lr
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 800534e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005352:	041b      	lsls	r3, r3, #16
 8005354:	0c1b      	lsrs	r3, r3, #16
 8005356:	8003      	strh	r3, [r0, #0]
  }
}
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop

0800535c <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 800535c:	8201      	strh	r1, [r0, #16]
}
 800535e:	4770      	bx	lr

08005360 <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8005360:	8a00      	ldrh	r0, [r0, #16]
}
 8005362:	b2c0      	uxtb	r0, r0
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop

08005368 <I2C_CheckEvent>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005368:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 800536a:	8b00      	ldrh	r0, [r0, #24]
  flag1 = I2Cx->SR1;
 800536c:	b29b      	uxth	r3, r3
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 800536e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8005372:	400b      	ands	r3, r1
 8005374:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
}
 8005378:	1a58      	subs	r0, r3, r1
 800537a:	fab0 f080 	clz	r0, r0
 800537e:	0940      	lsrs	r0, r0, #5
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop

08005384 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8005384:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8005386:	2300      	movs	r3, #0

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8005388:	0f0a      	lsrs	r2, r1, #28
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	9301      	str	r3, [sp, #4]
  i2cxbase = (uint32_t)I2Cx;
 800538e:	9001      	str	r0, [sp, #4]
  i2creg = I2C_FLAG >> 28;
 8005390:	9200      	str	r2, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
  
  if(i2creg != 0)
 8005392:	9b00      	ldr	r3, [sp, #0]
  I2C_FLAG &= FLAG_MASK;
 8005394:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  if(i2creg != 0)
 8005398:	b153      	cbz	r3, 80053b0 <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 800539a:	9b01      	ldr	r3, [sp, #4]
 800539c:	3314      	adds	r3, #20
 800539e:	9301      	str	r3, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80053a0:	9b01      	ldr	r3, [sp, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	420b      	tst	r3, r1
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 80053a6:	bf14      	ite	ne
 80053a8:	2001      	movne	r0, #1
 80053aa:	2000      	moveq	r0, #0
 80053ac:	b002      	add	sp, #8
 80053ae:	4770      	bx	lr
    i2cxbase += 0x18;
 80053b0:	9b01      	ldr	r3, [sp, #4]
 80053b2:	3318      	adds	r3, #24
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80053b4:	0c09      	lsrs	r1, r1, #16
    i2cxbase += 0x18;
 80053b6:	9301      	str	r3, [sp, #4]
 80053b8:	e7f2      	b.n	80053a0 <I2C_GetFlagStatus+0x1c>
 80053ba:	bf00      	nop

080053bc <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80053bc:	43c9      	mvns	r1, r1
 80053be:	b289      	uxth	r1, r1
 80053c0:	8281      	strh	r1, [r0, #20]
}
 80053c2:	4770      	bx	lr

080053c4 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80053c4:	4b03      	ldr	r3, [pc, #12]	; (80053d4 <RCC_PLLI2SConfig+0x10>)
 80053c6:	0709      	lsls	r1, r1, #28
 80053c8:	ea41 1180 	orr.w	r1, r1, r0, lsl #6
 80053cc:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	40023800 	.word	0x40023800

080053d8 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80053d8:	4b01      	ldr	r3, [pc, #4]	; (80053e0 <RCC_PLLI2SCmd+0x8>)
 80053da:	6698      	str	r0, [r3, #104]	; 0x68
}
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	42470000 	.word	0x42470000

080053e4 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80053e4:	4a1f      	ldr	r2, [pc, #124]	; (8005464 <RCC_GetClocksFreq+0x80>)
 80053e6:	6893      	ldr	r3, [r2, #8]
 80053e8:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 80053ec:	2b04      	cmp	r3, #4
{
 80053ee:	b410      	push	{r4}
  switch (tmp)
 80053f0:	d01b      	beq.n	800542a <RCC_GetClocksFreq+0x46>
 80053f2:	2b08      	cmp	r3, #8
 80053f4:	d01c      	beq.n	8005430 <RCC_GetClocksFreq+0x4c>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80053f6:	4b1c      	ldr	r3, [pc, #112]	; (8005468 <RCC_GetClocksFreq+0x84>)
 80053f8:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80053fa:	4a1a      	ldr	r2, [pc, #104]	; (8005464 <RCC_GetClocksFreq+0x80>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80053fc:	491b      	ldr	r1, [pc, #108]	; (800546c <RCC_GetClocksFreq+0x88>)
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80053fe:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 4;
 8005400:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 8005404:	5d0c      	ldrb	r4, [r1, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8005406:	40e3      	lsrs	r3, r4
 8005408:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800540a:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 10;
 800540c:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8005410:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005412:	fa23 f404 	lsr.w	r4, r3, r4
 8005416:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8005418:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 13;
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
}
 800541a:	f85d 4b04 	ldr.w	r4, [sp], #4
  tmp = tmp >> 13;
 800541e:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 8005422:	5c8a      	ldrb	r2, [r1, r2]
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005424:	40d3      	lsrs	r3, r2
 8005426:	60c3      	str	r3, [r0, #12]
}
 8005428:	4770      	bx	lr
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800542a:	4b11      	ldr	r3, [pc, #68]	; (8005470 <RCC_GetClocksFreq+0x8c>)
 800542c:	6003      	str	r3, [r0, #0]
      break;
 800542e:	e7e4      	b.n	80053fa <RCC_GetClocksFreq+0x16>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005430:	6853      	ldr	r3, [r2, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005432:	6851      	ldr	r1, [r2, #4]
      if (pllsource != 0)
 8005434:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005438:	f001 013f 	and.w	r1, r1, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800543c:	6853      	ldr	r3, [r2, #4]
 800543e:	bf14      	ite	ne
 8005440:	4a0b      	ldrne	r2, [pc, #44]	; (8005470 <RCC_GetClocksFreq+0x8c>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005442:	4a09      	ldreq	r2, [pc, #36]	; (8005468 <RCC_GetClocksFreq+0x84>)
 8005444:	fbb2 f1f1 	udiv	r1, r2, r1
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005448:	4a06      	ldr	r2, [pc, #24]	; (8005464 <RCC_GetClocksFreq+0x80>)
 800544a:	6852      	ldr	r2, [r2, #4]
 800544c:	f3c2 4201 	ubfx	r2, r2, #16, #2
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005450:	f3c3 1388 	ubfx	r3, r3, #6, #9
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005454:	3201      	adds	r2, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005456:	fb01 f303 	mul.w	r3, r1, r3
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800545a:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800545c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005460:	6003      	str	r3, [r0, #0]
      break;
 8005462:	e7ca      	b.n	80053fa <RCC_GetClocksFreq+0x16>
 8005464:	40023800 	.word	0x40023800
 8005468:	00f42400 	.word	0x00f42400
 800546c:	20000458 	.word	0x20000458
 8005470:	007a1200 	.word	0x007a1200

08005474 <RCC_AHB1PeriphClockCmd>:
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8005474:	4a04      	ldr	r2, [pc, #16]	; (8005488 <RCC_AHB1PeriphClockCmd+0x14>)
 8005476:	6b13      	ldr	r3, [r2, #48]	; 0x30
  if (NewState != DISABLE)
 8005478:	b111      	cbz	r1, 8005480 <RCC_AHB1PeriphClockCmd+0xc>
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800547a:	4318      	orrs	r0, r3
 800547c:	6310      	str	r0, [r2, #48]	; 0x30
 800547e:	4770      	bx	lr
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8005480:	ea23 0000 	bic.w	r0, r3, r0
 8005484:	6310      	str	r0, [r2, #48]	; 0x30
  }
}
 8005486:	4770      	bx	lr
 8005488:	40023800 	.word	0x40023800

0800548c <RCC_AHB2PeriphClockCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 800548c:	4a04      	ldr	r2, [pc, #16]	; (80054a0 <RCC_AHB2PeriphClockCmd+0x14>)
 800548e:	6b53      	ldr	r3, [r2, #52]	; 0x34
  if (NewState != DISABLE)
 8005490:	b111      	cbz	r1, 8005498 <RCC_AHB2PeriphClockCmd+0xc>
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8005492:	4318      	orrs	r0, r3
 8005494:	6350      	str	r0, [r2, #52]	; 0x34
 8005496:	4770      	bx	lr
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8005498:	ea23 0000 	bic.w	r0, r3, r0
 800549c:	6350      	str	r0, [r2, #52]	; 0x34
  }
}
 800549e:	4770      	bx	lr
 80054a0:	40023800 	.word	0x40023800

080054a4 <RCC_APB1PeriphClockCmd>:
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80054a4:	4a04      	ldr	r2, [pc, #16]	; (80054b8 <RCC_APB1PeriphClockCmd+0x14>)
 80054a6:	6c13      	ldr	r3, [r2, #64]	; 0x40
  if (NewState != DISABLE)
 80054a8:	b111      	cbz	r1, 80054b0 <RCC_APB1PeriphClockCmd+0xc>
    RCC->APB1ENR |= RCC_APB1Periph;
 80054aa:	4318      	orrs	r0, r3
 80054ac:	6410      	str	r0, [r2, #64]	; 0x40
 80054ae:	4770      	bx	lr
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80054b0:	ea23 0000 	bic.w	r0, r3, r0
 80054b4:	6410      	str	r0, [r2, #64]	; 0x40
  }
}
 80054b6:	4770      	bx	lr
 80054b8:	40023800 	.word	0x40023800

080054bc <RCC_APB2PeriphClockCmd>:
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80054bc:	4a04      	ldr	r2, [pc, #16]	; (80054d0 <RCC_APB2PeriphClockCmd+0x14>)
 80054be:	6c53      	ldr	r3, [r2, #68]	; 0x44
  if (NewState != DISABLE)
 80054c0:	b111      	cbz	r1, 80054c8 <RCC_APB2PeriphClockCmd+0xc>
    RCC->APB2ENR |= RCC_APB2Periph;
 80054c2:	4318      	orrs	r0, r3
 80054c4:	6450      	str	r0, [r2, #68]	; 0x44
 80054c6:	4770      	bx	lr
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80054c8:	ea23 0000 	bic.w	r0, r3, r0
 80054cc:	6450      	str	r0, [r2, #68]	; 0x44
  }
}
 80054ce:	4770      	bx	lr
 80054d0:	40023800 	.word	0x40023800

080054d4 <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80054d4:	4a04      	ldr	r2, [pc, #16]	; (80054e8 <RCC_APB1PeriphResetCmd+0x14>)
 80054d6:	6a13      	ldr	r3, [r2, #32]
  if (NewState != DISABLE)
 80054d8:	b111      	cbz	r1, 80054e0 <RCC_APB1PeriphResetCmd+0xc>
    RCC->APB1RSTR |= RCC_APB1Periph;
 80054da:	4318      	orrs	r0, r3
 80054dc:	6210      	str	r0, [r2, #32]
 80054de:	4770      	bx	lr
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80054e0:	ea23 0000 	bic.w	r0, r3, r0
 80054e4:	6210      	str	r0, [r2, #32]
  }
}
 80054e6:	4770      	bx	lr
 80054e8:	40023800 	.word	0x40023800

080054ec <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80054ec:	4a04      	ldr	r2, [pc, #16]	; (8005500 <RCC_APB2PeriphResetCmd+0x14>)
 80054ee:	6a53      	ldr	r3, [r2, #36]	; 0x24
  if (NewState != DISABLE)
 80054f0:	b111      	cbz	r1, 80054f8 <RCC_APB2PeriphResetCmd+0xc>
    RCC->APB2RSTR |= RCC_APB2Periph;
 80054f2:	4318      	orrs	r0, r3
 80054f4:	6250      	str	r0, [r2, #36]	; 0x24
 80054f6:	4770      	bx	lr
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80054f8:	ea23 0000 	bic.w	r0, r3, r0
 80054fc:	6250      	str	r0, [r2, #36]	; 0x24
  }
}
 80054fe:	4770      	bx	lr
 8005500:	40023800 	.word	0x40023800

08005504 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8005504:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8005506:	4b17      	ldr	r3, [pc, #92]	; (8005564 <SPI_I2S_DeInit+0x60>)
 8005508:	4298      	cmp	r0, r3
 800550a:	d006      	beq.n	800551a <SPI_I2S_DeInit+0x16>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 800550c:	4b16      	ldr	r3, [pc, #88]	; (8005568 <SPI_I2S_DeInit+0x64>)
 800550e:	4298      	cmp	r0, r3
 8005510:	d00f      	beq.n	8005532 <SPI_I2S_DeInit+0x2e>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
    }
  else
  {
    if (SPIx == SPI3)
 8005512:	4b16      	ldr	r3, [pc, #88]	; (800556c <SPI_I2S_DeInit+0x68>)
 8005514:	4298      	cmp	r0, r3
 8005516:	d018      	beq.n	800554a <SPI_I2S_DeInit+0x46>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8005518:	bd08      	pop	{r3, pc}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 800551a:	2101      	movs	r1, #1
 800551c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005520:	f7ff ffe4 	bl	80054ec <RCC_APB2PeriphResetCmd>
}
 8005524:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8005528:	2100      	movs	r1, #0
 800552a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800552e:	f7ff bfdd 	b.w	80054ec <RCC_APB2PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8005532:	2101      	movs	r1, #1
 8005534:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005538:	f7ff ffcc 	bl	80054d4 <RCC_APB1PeriphResetCmd>
}
 800553c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8005540:	2100      	movs	r1, #0
 8005542:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005546:	f7ff bfc5 	b.w	80054d4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 800554a:	2101      	movs	r1, #1
 800554c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005550:	f7ff ffc0 	bl	80054d4 <RCC_APB1PeriphResetCmd>
}
 8005554:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8005558:	2100      	movs	r1, #0
 800555a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800555e:	f7ff bfb9 	b.w	80054d4 <RCC_APB1PeriphResetCmd>
 8005562:	bf00      	nop
 8005564:	40013000 	.word	0x40013000
 8005568:	40003800 	.word	0x40003800
 800556c:	40003c00 	.word	0x40003c00

08005570 <I2S_Init>:
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8005570:	8b83      	ldrh	r3, [r0, #28]
 8005572:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005576:	f023 030f 	bic.w	r3, r3, #15
 800557a:	041b      	lsls	r3, r3, #16
  SPIx->I2SPR = 0x0002;
 800557c:	2202      	movs	r2, #2
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 800557e:	0c1b      	lsrs	r3, r3, #16
{
 8005580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8005584:	8383      	strh	r3, [r0, #28]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8005586:	688d      	ldr	r5, [r1, #8]
  SPIx->I2SPR = 0x0002;
 8005588:	8402      	strh	r2, [r0, #32]
  tmpreg = SPIx->I2SCFGR;
 800558a:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 800558e:	f8b1 e004 	ldrh.w	lr, [r1, #4]
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8005592:	4295      	cmp	r5, r2
  tmpreg = SPIx->I2SCFGR;
 8005594:	fa1f fc8c 	uxth.w	ip, ip
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8005598:	d04e      	beq.n	8005638 <I2S_Init+0xc8>
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 800559a:	4b29      	ldr	r3, [pc, #164]	; (8005640 <I2S_Init+0xd0>)
 800559c:	689a      	ldr	r2, [r3, #8]
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 800559e:	f1be 0f00 	cmp.w	lr, #0
 80055a2:	bf14      	ite	ne
 80055a4:	2740      	movne	r7, #64	; 0x40
 80055a6:	2720      	moveq	r7, #32
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 80055a8:	0212      	lsls	r2, r2, #8
 80055aa:	d440      	bmi.n	800562e <I2S_Init+0xbe>
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 80055ac:	4a24      	ldr	r2, [pc, #144]	; (8005640 <I2S_Init+0xd0>)
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80055ae:	88cc      	ldrh	r4, [r1, #6]
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 80055b0:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 80055b4:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 80055b8:	6852      	ldr	r2, [r2, #4]
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80055ba:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 80055be:	f3c6 1688 	ubfx	r6, r6, #6, #9
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 80055c2:	f3c3 7302 	ubfx	r3, r3, #28, #3
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 80055c6:	f002 083f 	and.w	r8, r2, #63	; 0x3f
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 80055ca:	4a1e      	ldr	r2, [pc, #120]	; (8005644 <I2S_Init+0xd4>)
 80055cc:	fbb2 f2f8 	udiv	r2, r2, r8
 80055d0:	fb06 f202 	mul.w	r2, r6, r2
 80055d4:	fbb2 f2f3 	udiv	r2, r2, r3
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80055d8:	bf0c      	ite	eq
 80055da:	0a12      	lsreq	r2, r2, #8
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80055dc:	fbb2 f2f7 	udivne	r2, r2, r7
 80055e0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80055e4:	0053      	lsls	r3, r2, #1
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 80055e6:	4a18      	ldr	r2, [pc, #96]	; (8005648 <I2S_Init+0xd8>)
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80055e8:	fbb3 f3f5 	udiv	r3, r3, r5
 80055ec:	3305      	adds	r3, #5
 80055ee:	b29b      	uxth	r3, r3
    tmp = tmp / 10;  
 80055f0:	fba2 2303 	umull	r2, r3, r2, r3
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80055f4:	091d      	lsrs	r5, r3, #4
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80055f6:	1eaa      	subs	r2, r5, #2
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80055f8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80055fc:	2afd      	cmp	r2, #253	; 0xfd
 80055fe:	bf94      	ite	ls
 8005600:	ea45 2303 	orrls.w	r3, r5, r3, lsl #8
 8005604:	2302      	movhi	r3, #2
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8005606:	4323      	orrs	r3, r4
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8005608:	884a      	ldrh	r2, [r1, #2]
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 800560a:	8403      	strh	r3, [r0, #32]
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 800560c:	880b      	ldrh	r3, [r1, #0]
 800560e:	4313      	orrs	r3, r2
 8005610:	898a      	ldrh	r2, [r1, #12]
 8005612:	ea4e 0e03 	orr.w	lr, lr, r3
 8005616:	ea4e 0e02 	orr.w	lr, lr, r2
 800561a:	ea4c 0c0e 	orr.w	ip, ip, lr
 800561e:	fa1f fc8c 	uxth.w	ip, ip
 8005622:	f44c 6c00 	orr.w	ip, ip, #2048	; 0x800
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;
 8005626:	f8a0 c01c 	strh.w	ip, [r0, #28]
}
 800562a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 800562e:	689a      	ldr	r2, [r3, #8]
 8005630:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8005634:	609a      	str	r2, [r3, #8]
 8005636:	e7b9      	b.n	80055ac <I2S_Init+0x3c>
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8005638:	88cc      	ldrh	r4, [r1, #6]
 800563a:	462b      	mov	r3, r5
 800563c:	e7e3      	b.n	8005606 <I2S_Init+0x96>
 800563e:	bf00      	nop
 8005640:	40023800 	.word	0x40023800
 8005644:	007a1200 	.word	0x007a1200
 8005648:	cccccccd 	.word	0xcccccccd

0800564c <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 800564c:	8b83      	ldrh	r3, [r0, #28]
  if (NewState != DISABLE)
 800564e:	b121      	cbz	r1, 800565a <I2S_Cmd+0xe>
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8005650:	b29b      	uxth	r3, r3
 8005652:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005656:	8383      	strh	r3, [r0, #28]
 8005658:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 800565a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800565e:	041b      	lsls	r3, r3, #16
 8005660:	0c1b      	lsrs	r3, r3, #16
 8005662:	8383      	strh	r3, [r0, #28]
  }
}
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop

08005668 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8005668:	8181      	strh	r1, [r0, #12]
}
 800566a:	4770      	bx	lr

0800566c <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 800566c:	8883      	ldrh	r3, [r0, #4]
 800566e:	b29b      	uxth	r3, r3
  if (NewState != DISABLE)
 8005670:	b112      	cbz	r2, 8005678 <SPI_I2S_DMACmd+0xc>
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8005672:	4319      	orrs	r1, r3
 8005674:	8081      	strh	r1, [r0, #4]
 8005676:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8005678:	ea23 0101 	bic.w	r1, r3, r1
 800567c:	8081      	strh	r1, [r0, #4]
  }
}
 800567e:	4770      	bx	lr

08005680 <SPI_I2S_ITConfig>:

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8005680:	0909      	lsrs	r1, r1, #4
 8005682:	2301      	movs	r3, #1
 8005684:	408b      	lsls	r3, r1
 8005686:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 8005688:	b122      	cbz	r2, 8005694 <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 800568a:	8882      	ldrh	r2, [r0, #4]
 800568c:	b292      	uxth	r2, r2
 800568e:	4313      	orrs	r3, r2
 8005690:	8083      	strh	r3, [r0, #4]
 8005692:	4770      	bx	lr
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8005694:	8882      	ldrh	r2, [r0, #4]
 8005696:	b292      	uxth	r2, r2
 8005698:	ea22 0303 	bic.w	r3, r2, r3
 800569c:	8083      	strh	r3, [r0, #4]
  }
}
 800569e:	4770      	bx	lr

080056a0 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80056a0:	8903      	ldrh	r3, [r0, #8]
 80056a2:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 80056a4:	bf14      	ite	ne
 80056a6:	2001      	movne	r0, #1
 80056a8:	2000      	moveq	r0, #0
 80056aa:	4770      	bx	lr

080056ac <SYSCFG_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80056ac:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 80056b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80056b4:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80056b8:	f001 0103 	and.w	r1, r1, #3
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80056bc:	689a      	ldr	r2, [r3, #8]
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80056be:	0089      	lsls	r1, r1, #2
 80056c0:	f04f 0c0f 	mov.w	ip, #15
 80056c4:	fa0c fc01 	lsl.w	ip, ip, r1
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80056c8:	ea22 020c 	bic.w	r2, r2, ip
 80056cc:	609a      	str	r2, [r3, #8]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80056ce:	689a      	ldr	r2, [r3, #8]
 80056d0:	4088      	lsls	r0, r1
 80056d2:	4302      	orrs	r2, r0
 80056d4:	609a      	str	r2, [r3, #8]
}
 80056d6:	4770      	bx	lr
