-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity generic_atan2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in1_V : IN STD_LOGIC_VECTOR (23 downto 0);
    in2_V : IN STD_LOGIC_VECTOR (23 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of generic_atan2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv24_6487ED : STD_LOGIC_VECTOR (23 downto 0) := "011001001000011111101101";
    constant ap_const_lv24_3243F6 : STD_LOGIC_VECTOR (23 downto 0) := "001100100100001111110110";
    constant ap_const_lv24_CDBC09 : STD_LOGIC_VECTOR (23 downto 0) := "110011011011110000001001";
    constant ap_const_lv24_1921FB : STD_LOGIC_VECTOR (23 downto 0) := "000110010010000111111011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv31_1921FB40 : STD_LOGIC_VECTOR (30 downto 0) := "0011001001000011111101101000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_4DBC0980 : STD_LOGIC_VECTOR (30 downto 0) := "1001101101111000000100110000000";
    constant ap_const_lv31_3243F680 : STD_LOGIC_VECTOR (30 downto 0) := "0110010010000111111011010000000";
    constant ap_const_lv24_B49A0E : STD_LOGIC_VECTOR (23 downto 0) := "101101001001101000001110";

    signal icmp_ln1494_fu_99_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1494_reg_366_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_366_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_370_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_fu_153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln606_reg_375_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_fu_159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_reg_379 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_fu_165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln610_reg_384_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_fu_177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln614_reg_388_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_reg_392 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln618_reg_397_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_fu_195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_reg_401_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in1abs_V_2_fu_201_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal in1abs_V_2_reg_405 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_fu_205_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_reg_410 : STD_LOGIC_VECTOR (24 downto 0);
    signal in2abs_V_2_fu_211_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal in2abs_V_2_reg_415 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_25_fu_215_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_25_reg_420 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln679_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln679_reg_425_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln682_reg_429_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln685_reg_433_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in1abs_V_fu_245_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal in1abs_V_reg_437 : STD_LOGIC_VECTOR (24 downto 0);
    signal in2abs_V_fu_250_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal in2abs_V_reg_443 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln1494_4_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_449_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cordic_circ_apfixed_fu_93_ap_return : STD_LOGIC_VECTOR (29 downto 0);
    signal z_V_3_reg_466 : STD_LOGIC_VECTOR (29 downto 0);
    signal z_V_5_fu_298_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal z_V_5_reg_471 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln708_7_reg_484 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln708_6_reg_489 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln708_5_reg_494 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln627_fu_359_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_cordic_circ_apfixed_fu_93_x_V_read : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_cordic_circ_apfixed_fu_93_y_V_read : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_cordic_circ_apfixed_fu_93_ap_ce : STD_LOGIC;
    signal ap_predicate_op79_call_state3 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call11 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call11 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call11 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call11 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call11 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call11 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call11 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call11 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call11 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call11 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call11 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call11 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call11 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call11 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call11 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call11 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call11 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call11 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call11 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call11 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call11 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call11 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call11 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call11 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call11 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call11 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call11 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call11 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30_ignore_call11 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31_ignore_call11 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32_ignore_call11 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33_ignore_call11 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34_ignore_call11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp79 : BOOLEAN;
    signal ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln1494_fu_99_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1498_fu_105_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1498_fu_105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln599_fu_111_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1494_3_fu_123_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1498_4_fu_129_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1498_4_fu_129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_3_fu_123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln600_fu_135_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal signin1_V_fu_115_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal signin2_V_fu_139_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_5_fu_171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1498_5_fu_195_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1498_5_fu_195_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal in1abs_V_2_fu_201_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal in2abs_V_2_fu_211_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal or_ln682_fu_227_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln663_fu_261_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln663_1_fu_275_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal z_V_4_fu_289_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal z_V_fu_292_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_26_fu_314_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_8_fu_329_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_fu_344_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal in1_V_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal in2_V_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_condition_1309 : BOOLEAN;
    signal ap_condition_1083 : BOOLEAN;
    signal ap_condition_1073 : BOOLEAN;
    signal ap_condition_1063 : BOOLEAN;
    signal ap_condition_1067 : BOOLEAN;
    signal ap_condition_631 : BOOLEAN;
    signal ap_condition_608 : BOOLEAN;

    component cordic_circ_apfixed IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x_V_read : IN STD_LOGIC_VECTOR (29 downto 0);
        y_V_read : IN STD_LOGIC_VECTOR (29 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (29 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_cordic_circ_apfixed_fu_93 : component cordic_circ_apfixed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_V_read => grp_cordic_circ_apfixed_fu_93_x_V_read,
        y_V_read => grp_cordic_circ_apfixed_fu_93_y_V_read,
        ap_return => grp_cordic_circ_apfixed_fu_93_ap_return,
        ap_ce => grp_cordic_circ_apfixed_fu_93_ap_ce);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;

    ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((ap_const_boolean_1 = ap_condition_1073)) then 
                    ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58 <= ap_const_lv24_1921FB;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_58;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((ap_const_boolean_1 = ap_condition_1067)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= ap_const_lv24_CDBC09;
                elsif ((ap_const_boolean_1 = ap_condition_1063)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= ap_const_lv24_3243F6;
                elsif (((ap_const_lv1_1 = and_ln610_reg_384) and (ap_const_lv1_0 = and_ln606_reg_375))) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= ap_const_lv24_6487ED;
                elsif ((ap_const_lv1_1 = and_ln606_reg_375)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= ap_const_lv24_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((ap_const_boolean_1 = ap_condition_608)) then 
                    ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58 <= z_V_5_reg_471(30 downto 7);
                elsif ((ap_const_boolean_1 = ap_condition_631)) then 
                    ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58 <= select_ln627_fu_359_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_58;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                and_ln606_reg_375 <= and_ln606_fu_153_p2;
                and_ln606_reg_375_pp0_iter10_reg <= and_ln606_reg_375_pp0_iter9_reg;
                and_ln606_reg_375_pp0_iter11_reg <= and_ln606_reg_375_pp0_iter10_reg;
                and_ln606_reg_375_pp0_iter12_reg <= and_ln606_reg_375_pp0_iter11_reg;
                and_ln606_reg_375_pp0_iter13_reg <= and_ln606_reg_375_pp0_iter12_reg;
                and_ln606_reg_375_pp0_iter14_reg <= and_ln606_reg_375_pp0_iter13_reg;
                and_ln606_reg_375_pp0_iter15_reg <= and_ln606_reg_375_pp0_iter14_reg;
                and_ln606_reg_375_pp0_iter16_reg <= and_ln606_reg_375_pp0_iter15_reg;
                and_ln606_reg_375_pp0_iter17_reg <= and_ln606_reg_375_pp0_iter16_reg;
                and_ln606_reg_375_pp0_iter18_reg <= and_ln606_reg_375_pp0_iter17_reg;
                and_ln606_reg_375_pp0_iter19_reg <= and_ln606_reg_375_pp0_iter18_reg;
                and_ln606_reg_375_pp0_iter1_reg <= and_ln606_reg_375;
                and_ln606_reg_375_pp0_iter20_reg <= and_ln606_reg_375_pp0_iter19_reg;
                and_ln606_reg_375_pp0_iter21_reg <= and_ln606_reg_375_pp0_iter20_reg;
                and_ln606_reg_375_pp0_iter22_reg <= and_ln606_reg_375_pp0_iter21_reg;
                and_ln606_reg_375_pp0_iter23_reg <= and_ln606_reg_375_pp0_iter22_reg;
                and_ln606_reg_375_pp0_iter24_reg <= and_ln606_reg_375_pp0_iter23_reg;
                and_ln606_reg_375_pp0_iter25_reg <= and_ln606_reg_375_pp0_iter24_reg;
                and_ln606_reg_375_pp0_iter26_reg <= and_ln606_reg_375_pp0_iter25_reg;
                and_ln606_reg_375_pp0_iter27_reg <= and_ln606_reg_375_pp0_iter26_reg;
                and_ln606_reg_375_pp0_iter28_reg <= and_ln606_reg_375_pp0_iter27_reg;
                and_ln606_reg_375_pp0_iter29_reg <= and_ln606_reg_375_pp0_iter28_reg;
                and_ln606_reg_375_pp0_iter2_reg <= and_ln606_reg_375_pp0_iter1_reg;
                and_ln606_reg_375_pp0_iter30_reg <= and_ln606_reg_375_pp0_iter29_reg;
                and_ln606_reg_375_pp0_iter31_reg <= and_ln606_reg_375_pp0_iter30_reg;
                and_ln606_reg_375_pp0_iter32_reg <= and_ln606_reg_375_pp0_iter31_reg;
                and_ln606_reg_375_pp0_iter33_reg <= and_ln606_reg_375_pp0_iter32_reg;
                and_ln606_reg_375_pp0_iter3_reg <= and_ln606_reg_375_pp0_iter2_reg;
                and_ln606_reg_375_pp0_iter4_reg <= and_ln606_reg_375_pp0_iter3_reg;
                and_ln606_reg_375_pp0_iter5_reg <= and_ln606_reg_375_pp0_iter4_reg;
                and_ln606_reg_375_pp0_iter6_reg <= and_ln606_reg_375_pp0_iter5_reg;
                and_ln606_reg_375_pp0_iter7_reg <= and_ln606_reg_375_pp0_iter6_reg;
                and_ln606_reg_375_pp0_iter8_reg <= and_ln606_reg_375_pp0_iter7_reg;
                and_ln606_reg_375_pp0_iter9_reg <= and_ln606_reg_375_pp0_iter8_reg;
                and_ln610_reg_384_pp0_iter10_reg <= and_ln610_reg_384_pp0_iter9_reg;
                and_ln610_reg_384_pp0_iter11_reg <= and_ln610_reg_384_pp0_iter10_reg;
                and_ln610_reg_384_pp0_iter12_reg <= and_ln610_reg_384_pp0_iter11_reg;
                and_ln610_reg_384_pp0_iter13_reg <= and_ln610_reg_384_pp0_iter12_reg;
                and_ln610_reg_384_pp0_iter14_reg <= and_ln610_reg_384_pp0_iter13_reg;
                and_ln610_reg_384_pp0_iter15_reg <= and_ln610_reg_384_pp0_iter14_reg;
                and_ln610_reg_384_pp0_iter16_reg <= and_ln610_reg_384_pp0_iter15_reg;
                and_ln610_reg_384_pp0_iter17_reg <= and_ln610_reg_384_pp0_iter16_reg;
                and_ln610_reg_384_pp0_iter18_reg <= and_ln610_reg_384_pp0_iter17_reg;
                and_ln610_reg_384_pp0_iter19_reg <= and_ln610_reg_384_pp0_iter18_reg;
                and_ln610_reg_384_pp0_iter1_reg <= and_ln610_reg_384;
                and_ln610_reg_384_pp0_iter20_reg <= and_ln610_reg_384_pp0_iter19_reg;
                and_ln610_reg_384_pp0_iter21_reg <= and_ln610_reg_384_pp0_iter20_reg;
                and_ln610_reg_384_pp0_iter22_reg <= and_ln610_reg_384_pp0_iter21_reg;
                and_ln610_reg_384_pp0_iter23_reg <= and_ln610_reg_384_pp0_iter22_reg;
                and_ln610_reg_384_pp0_iter24_reg <= and_ln610_reg_384_pp0_iter23_reg;
                and_ln610_reg_384_pp0_iter25_reg <= and_ln610_reg_384_pp0_iter24_reg;
                and_ln610_reg_384_pp0_iter26_reg <= and_ln610_reg_384_pp0_iter25_reg;
                and_ln610_reg_384_pp0_iter27_reg <= and_ln610_reg_384_pp0_iter26_reg;
                and_ln610_reg_384_pp0_iter28_reg <= and_ln610_reg_384_pp0_iter27_reg;
                and_ln610_reg_384_pp0_iter29_reg <= and_ln610_reg_384_pp0_iter28_reg;
                and_ln610_reg_384_pp0_iter2_reg <= and_ln610_reg_384_pp0_iter1_reg;
                and_ln610_reg_384_pp0_iter30_reg <= and_ln610_reg_384_pp0_iter29_reg;
                and_ln610_reg_384_pp0_iter31_reg <= and_ln610_reg_384_pp0_iter30_reg;
                and_ln610_reg_384_pp0_iter32_reg <= and_ln610_reg_384_pp0_iter31_reg;
                and_ln610_reg_384_pp0_iter33_reg <= and_ln610_reg_384_pp0_iter32_reg;
                and_ln610_reg_384_pp0_iter3_reg <= and_ln610_reg_384_pp0_iter2_reg;
                and_ln610_reg_384_pp0_iter4_reg <= and_ln610_reg_384_pp0_iter3_reg;
                and_ln610_reg_384_pp0_iter5_reg <= and_ln610_reg_384_pp0_iter4_reg;
                and_ln610_reg_384_pp0_iter6_reg <= and_ln610_reg_384_pp0_iter5_reg;
                and_ln610_reg_384_pp0_iter7_reg <= and_ln610_reg_384_pp0_iter6_reg;
                and_ln610_reg_384_pp0_iter8_reg <= and_ln610_reg_384_pp0_iter7_reg;
                and_ln610_reg_384_pp0_iter9_reg <= and_ln610_reg_384_pp0_iter8_reg;
                and_ln614_reg_388_pp0_iter10_reg <= and_ln614_reg_388_pp0_iter9_reg;
                and_ln614_reg_388_pp0_iter11_reg <= and_ln614_reg_388_pp0_iter10_reg;
                and_ln614_reg_388_pp0_iter12_reg <= and_ln614_reg_388_pp0_iter11_reg;
                and_ln614_reg_388_pp0_iter13_reg <= and_ln614_reg_388_pp0_iter12_reg;
                and_ln614_reg_388_pp0_iter14_reg <= and_ln614_reg_388_pp0_iter13_reg;
                and_ln614_reg_388_pp0_iter15_reg <= and_ln614_reg_388_pp0_iter14_reg;
                and_ln614_reg_388_pp0_iter16_reg <= and_ln614_reg_388_pp0_iter15_reg;
                and_ln614_reg_388_pp0_iter17_reg <= and_ln614_reg_388_pp0_iter16_reg;
                and_ln614_reg_388_pp0_iter18_reg <= and_ln614_reg_388_pp0_iter17_reg;
                and_ln614_reg_388_pp0_iter19_reg <= and_ln614_reg_388_pp0_iter18_reg;
                and_ln614_reg_388_pp0_iter1_reg <= and_ln614_reg_388;
                and_ln614_reg_388_pp0_iter20_reg <= and_ln614_reg_388_pp0_iter19_reg;
                and_ln614_reg_388_pp0_iter21_reg <= and_ln614_reg_388_pp0_iter20_reg;
                and_ln614_reg_388_pp0_iter22_reg <= and_ln614_reg_388_pp0_iter21_reg;
                and_ln614_reg_388_pp0_iter23_reg <= and_ln614_reg_388_pp0_iter22_reg;
                and_ln614_reg_388_pp0_iter24_reg <= and_ln614_reg_388_pp0_iter23_reg;
                and_ln614_reg_388_pp0_iter25_reg <= and_ln614_reg_388_pp0_iter24_reg;
                and_ln614_reg_388_pp0_iter26_reg <= and_ln614_reg_388_pp0_iter25_reg;
                and_ln614_reg_388_pp0_iter27_reg <= and_ln614_reg_388_pp0_iter26_reg;
                and_ln614_reg_388_pp0_iter28_reg <= and_ln614_reg_388_pp0_iter27_reg;
                and_ln614_reg_388_pp0_iter29_reg <= and_ln614_reg_388_pp0_iter28_reg;
                and_ln614_reg_388_pp0_iter2_reg <= and_ln614_reg_388_pp0_iter1_reg;
                and_ln614_reg_388_pp0_iter30_reg <= and_ln614_reg_388_pp0_iter29_reg;
                and_ln614_reg_388_pp0_iter31_reg <= and_ln614_reg_388_pp0_iter30_reg;
                and_ln614_reg_388_pp0_iter32_reg <= and_ln614_reg_388_pp0_iter31_reg;
                and_ln614_reg_388_pp0_iter33_reg <= and_ln614_reg_388_pp0_iter32_reg;
                and_ln614_reg_388_pp0_iter3_reg <= and_ln614_reg_388_pp0_iter2_reg;
                and_ln614_reg_388_pp0_iter4_reg <= and_ln614_reg_388_pp0_iter3_reg;
                and_ln614_reg_388_pp0_iter5_reg <= and_ln614_reg_388_pp0_iter4_reg;
                and_ln614_reg_388_pp0_iter6_reg <= and_ln614_reg_388_pp0_iter5_reg;
                and_ln614_reg_388_pp0_iter7_reg <= and_ln614_reg_388_pp0_iter6_reg;
                and_ln614_reg_388_pp0_iter8_reg <= and_ln614_reg_388_pp0_iter7_reg;
                and_ln614_reg_388_pp0_iter9_reg <= and_ln614_reg_388_pp0_iter8_reg;
                and_ln618_reg_397_pp0_iter10_reg <= and_ln618_reg_397_pp0_iter9_reg;
                and_ln618_reg_397_pp0_iter11_reg <= and_ln618_reg_397_pp0_iter10_reg;
                and_ln618_reg_397_pp0_iter12_reg <= and_ln618_reg_397_pp0_iter11_reg;
                and_ln618_reg_397_pp0_iter13_reg <= and_ln618_reg_397_pp0_iter12_reg;
                and_ln618_reg_397_pp0_iter14_reg <= and_ln618_reg_397_pp0_iter13_reg;
                and_ln618_reg_397_pp0_iter15_reg <= and_ln618_reg_397_pp0_iter14_reg;
                and_ln618_reg_397_pp0_iter16_reg <= and_ln618_reg_397_pp0_iter15_reg;
                and_ln618_reg_397_pp0_iter17_reg <= and_ln618_reg_397_pp0_iter16_reg;
                and_ln618_reg_397_pp0_iter18_reg <= and_ln618_reg_397_pp0_iter17_reg;
                and_ln618_reg_397_pp0_iter19_reg <= and_ln618_reg_397_pp0_iter18_reg;
                and_ln618_reg_397_pp0_iter1_reg <= and_ln618_reg_397;
                and_ln618_reg_397_pp0_iter20_reg <= and_ln618_reg_397_pp0_iter19_reg;
                and_ln618_reg_397_pp0_iter21_reg <= and_ln618_reg_397_pp0_iter20_reg;
                and_ln618_reg_397_pp0_iter22_reg <= and_ln618_reg_397_pp0_iter21_reg;
                and_ln618_reg_397_pp0_iter23_reg <= and_ln618_reg_397_pp0_iter22_reg;
                and_ln618_reg_397_pp0_iter24_reg <= and_ln618_reg_397_pp0_iter23_reg;
                and_ln618_reg_397_pp0_iter25_reg <= and_ln618_reg_397_pp0_iter24_reg;
                and_ln618_reg_397_pp0_iter26_reg <= and_ln618_reg_397_pp0_iter25_reg;
                and_ln618_reg_397_pp0_iter27_reg <= and_ln618_reg_397_pp0_iter26_reg;
                and_ln618_reg_397_pp0_iter28_reg <= and_ln618_reg_397_pp0_iter27_reg;
                and_ln618_reg_397_pp0_iter29_reg <= and_ln618_reg_397_pp0_iter28_reg;
                and_ln618_reg_397_pp0_iter2_reg <= and_ln618_reg_397_pp0_iter1_reg;
                and_ln618_reg_397_pp0_iter30_reg <= and_ln618_reg_397_pp0_iter29_reg;
                and_ln618_reg_397_pp0_iter31_reg <= and_ln618_reg_397_pp0_iter30_reg;
                and_ln618_reg_397_pp0_iter32_reg <= and_ln618_reg_397_pp0_iter31_reg;
                and_ln618_reg_397_pp0_iter33_reg <= and_ln618_reg_397_pp0_iter32_reg;
                and_ln618_reg_397_pp0_iter3_reg <= and_ln618_reg_397_pp0_iter2_reg;
                and_ln618_reg_397_pp0_iter4_reg <= and_ln618_reg_397_pp0_iter3_reg;
                and_ln618_reg_397_pp0_iter5_reg <= and_ln618_reg_397_pp0_iter4_reg;
                and_ln618_reg_397_pp0_iter6_reg <= and_ln618_reg_397_pp0_iter5_reg;
                and_ln618_reg_397_pp0_iter7_reg <= and_ln618_reg_397_pp0_iter6_reg;
                and_ln618_reg_397_pp0_iter8_reg <= and_ln618_reg_397_pp0_iter7_reg;
                and_ln618_reg_397_pp0_iter9_reg <= and_ln618_reg_397_pp0_iter8_reg;
                and_ln679_reg_425_pp0_iter10_reg <= and_ln679_reg_425_pp0_iter9_reg;
                and_ln679_reg_425_pp0_iter11_reg <= and_ln679_reg_425_pp0_iter10_reg;
                and_ln679_reg_425_pp0_iter12_reg <= and_ln679_reg_425_pp0_iter11_reg;
                and_ln679_reg_425_pp0_iter13_reg <= and_ln679_reg_425_pp0_iter12_reg;
                and_ln679_reg_425_pp0_iter14_reg <= and_ln679_reg_425_pp0_iter13_reg;
                and_ln679_reg_425_pp0_iter15_reg <= and_ln679_reg_425_pp0_iter14_reg;
                and_ln679_reg_425_pp0_iter16_reg <= and_ln679_reg_425_pp0_iter15_reg;
                and_ln679_reg_425_pp0_iter17_reg <= and_ln679_reg_425_pp0_iter16_reg;
                and_ln679_reg_425_pp0_iter18_reg <= and_ln679_reg_425_pp0_iter17_reg;
                and_ln679_reg_425_pp0_iter19_reg <= and_ln679_reg_425_pp0_iter18_reg;
                and_ln679_reg_425_pp0_iter1_reg <= and_ln679_reg_425;
                and_ln679_reg_425_pp0_iter20_reg <= and_ln679_reg_425_pp0_iter19_reg;
                and_ln679_reg_425_pp0_iter21_reg <= and_ln679_reg_425_pp0_iter20_reg;
                and_ln679_reg_425_pp0_iter22_reg <= and_ln679_reg_425_pp0_iter21_reg;
                and_ln679_reg_425_pp0_iter23_reg <= and_ln679_reg_425_pp0_iter22_reg;
                and_ln679_reg_425_pp0_iter24_reg <= and_ln679_reg_425_pp0_iter23_reg;
                and_ln679_reg_425_pp0_iter25_reg <= and_ln679_reg_425_pp0_iter24_reg;
                and_ln679_reg_425_pp0_iter26_reg <= and_ln679_reg_425_pp0_iter25_reg;
                and_ln679_reg_425_pp0_iter27_reg <= and_ln679_reg_425_pp0_iter26_reg;
                and_ln679_reg_425_pp0_iter28_reg <= and_ln679_reg_425_pp0_iter27_reg;
                and_ln679_reg_425_pp0_iter29_reg <= and_ln679_reg_425_pp0_iter28_reg;
                and_ln679_reg_425_pp0_iter2_reg <= and_ln679_reg_425_pp0_iter1_reg;
                and_ln679_reg_425_pp0_iter30_reg <= and_ln679_reg_425_pp0_iter29_reg;
                and_ln679_reg_425_pp0_iter31_reg <= and_ln679_reg_425_pp0_iter30_reg;
                and_ln679_reg_425_pp0_iter32_reg <= and_ln679_reg_425_pp0_iter31_reg;
                and_ln679_reg_425_pp0_iter33_reg <= and_ln679_reg_425_pp0_iter32_reg;
                and_ln679_reg_425_pp0_iter3_reg <= and_ln679_reg_425_pp0_iter2_reg;
                and_ln679_reg_425_pp0_iter4_reg <= and_ln679_reg_425_pp0_iter3_reg;
                and_ln679_reg_425_pp0_iter5_reg <= and_ln679_reg_425_pp0_iter4_reg;
                and_ln679_reg_425_pp0_iter6_reg <= and_ln679_reg_425_pp0_iter5_reg;
                and_ln679_reg_425_pp0_iter7_reg <= and_ln679_reg_425_pp0_iter6_reg;
                and_ln679_reg_425_pp0_iter8_reg <= and_ln679_reg_425_pp0_iter7_reg;
                and_ln679_reg_425_pp0_iter9_reg <= and_ln679_reg_425_pp0_iter8_reg;
                and_ln685_reg_433_pp0_iter10_reg <= and_ln685_reg_433_pp0_iter9_reg;
                and_ln685_reg_433_pp0_iter11_reg <= and_ln685_reg_433_pp0_iter10_reg;
                and_ln685_reg_433_pp0_iter12_reg <= and_ln685_reg_433_pp0_iter11_reg;
                and_ln685_reg_433_pp0_iter13_reg <= and_ln685_reg_433_pp0_iter12_reg;
                and_ln685_reg_433_pp0_iter14_reg <= and_ln685_reg_433_pp0_iter13_reg;
                and_ln685_reg_433_pp0_iter15_reg <= and_ln685_reg_433_pp0_iter14_reg;
                and_ln685_reg_433_pp0_iter16_reg <= and_ln685_reg_433_pp0_iter15_reg;
                and_ln685_reg_433_pp0_iter17_reg <= and_ln685_reg_433_pp0_iter16_reg;
                and_ln685_reg_433_pp0_iter18_reg <= and_ln685_reg_433_pp0_iter17_reg;
                and_ln685_reg_433_pp0_iter19_reg <= and_ln685_reg_433_pp0_iter18_reg;
                and_ln685_reg_433_pp0_iter1_reg <= and_ln685_reg_433;
                and_ln685_reg_433_pp0_iter20_reg <= and_ln685_reg_433_pp0_iter19_reg;
                and_ln685_reg_433_pp0_iter21_reg <= and_ln685_reg_433_pp0_iter20_reg;
                and_ln685_reg_433_pp0_iter22_reg <= and_ln685_reg_433_pp0_iter21_reg;
                and_ln685_reg_433_pp0_iter23_reg <= and_ln685_reg_433_pp0_iter22_reg;
                and_ln685_reg_433_pp0_iter24_reg <= and_ln685_reg_433_pp0_iter23_reg;
                and_ln685_reg_433_pp0_iter25_reg <= and_ln685_reg_433_pp0_iter24_reg;
                and_ln685_reg_433_pp0_iter26_reg <= and_ln685_reg_433_pp0_iter25_reg;
                and_ln685_reg_433_pp0_iter27_reg <= and_ln685_reg_433_pp0_iter26_reg;
                and_ln685_reg_433_pp0_iter28_reg <= and_ln685_reg_433_pp0_iter27_reg;
                and_ln685_reg_433_pp0_iter29_reg <= and_ln685_reg_433_pp0_iter28_reg;
                and_ln685_reg_433_pp0_iter2_reg <= and_ln685_reg_433_pp0_iter1_reg;
                and_ln685_reg_433_pp0_iter30_reg <= and_ln685_reg_433_pp0_iter29_reg;
                and_ln685_reg_433_pp0_iter31_reg <= and_ln685_reg_433_pp0_iter30_reg;
                and_ln685_reg_433_pp0_iter32_reg <= and_ln685_reg_433_pp0_iter31_reg;
                and_ln685_reg_433_pp0_iter33_reg <= and_ln685_reg_433_pp0_iter32_reg;
                and_ln685_reg_433_pp0_iter3_reg <= and_ln685_reg_433_pp0_iter2_reg;
                and_ln685_reg_433_pp0_iter4_reg <= and_ln685_reg_433_pp0_iter3_reg;
                and_ln685_reg_433_pp0_iter5_reg <= and_ln685_reg_433_pp0_iter4_reg;
                and_ln685_reg_433_pp0_iter6_reg <= and_ln685_reg_433_pp0_iter5_reg;
                and_ln685_reg_433_pp0_iter7_reg <= and_ln685_reg_433_pp0_iter6_reg;
                and_ln685_reg_433_pp0_iter8_reg <= and_ln685_reg_433_pp0_iter7_reg;
                and_ln685_reg_433_pp0_iter9_reg <= and_ln685_reg_433_pp0_iter8_reg;
                ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_58;
                ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_58;
                icmp_ln1494_4_reg_449_pp0_iter10_reg <= icmp_ln1494_4_reg_449_pp0_iter9_reg;
                icmp_ln1494_4_reg_449_pp0_iter11_reg <= icmp_ln1494_4_reg_449_pp0_iter10_reg;
                icmp_ln1494_4_reg_449_pp0_iter12_reg <= icmp_ln1494_4_reg_449_pp0_iter11_reg;
                icmp_ln1494_4_reg_449_pp0_iter13_reg <= icmp_ln1494_4_reg_449_pp0_iter12_reg;
                icmp_ln1494_4_reg_449_pp0_iter14_reg <= icmp_ln1494_4_reg_449_pp0_iter13_reg;
                icmp_ln1494_4_reg_449_pp0_iter15_reg <= icmp_ln1494_4_reg_449_pp0_iter14_reg;
                icmp_ln1494_4_reg_449_pp0_iter16_reg <= icmp_ln1494_4_reg_449_pp0_iter15_reg;
                icmp_ln1494_4_reg_449_pp0_iter17_reg <= icmp_ln1494_4_reg_449_pp0_iter16_reg;
                icmp_ln1494_4_reg_449_pp0_iter18_reg <= icmp_ln1494_4_reg_449_pp0_iter17_reg;
                icmp_ln1494_4_reg_449_pp0_iter19_reg <= icmp_ln1494_4_reg_449_pp0_iter18_reg;
                icmp_ln1494_4_reg_449_pp0_iter20_reg <= icmp_ln1494_4_reg_449_pp0_iter19_reg;
                icmp_ln1494_4_reg_449_pp0_iter21_reg <= icmp_ln1494_4_reg_449_pp0_iter20_reg;
                icmp_ln1494_4_reg_449_pp0_iter22_reg <= icmp_ln1494_4_reg_449_pp0_iter21_reg;
                icmp_ln1494_4_reg_449_pp0_iter23_reg <= icmp_ln1494_4_reg_449_pp0_iter22_reg;
                icmp_ln1494_4_reg_449_pp0_iter24_reg <= icmp_ln1494_4_reg_449_pp0_iter23_reg;
                icmp_ln1494_4_reg_449_pp0_iter25_reg <= icmp_ln1494_4_reg_449_pp0_iter24_reg;
                icmp_ln1494_4_reg_449_pp0_iter26_reg <= icmp_ln1494_4_reg_449_pp0_iter25_reg;
                icmp_ln1494_4_reg_449_pp0_iter27_reg <= icmp_ln1494_4_reg_449_pp0_iter26_reg;
                icmp_ln1494_4_reg_449_pp0_iter28_reg <= icmp_ln1494_4_reg_449_pp0_iter27_reg;
                icmp_ln1494_4_reg_449_pp0_iter29_reg <= icmp_ln1494_4_reg_449_pp0_iter28_reg;
                icmp_ln1494_4_reg_449_pp0_iter2_reg <= icmp_ln1494_4_reg_449;
                icmp_ln1494_4_reg_449_pp0_iter30_reg <= icmp_ln1494_4_reg_449_pp0_iter29_reg;
                icmp_ln1494_4_reg_449_pp0_iter31_reg <= icmp_ln1494_4_reg_449_pp0_iter30_reg;
                icmp_ln1494_4_reg_449_pp0_iter3_reg <= icmp_ln1494_4_reg_449_pp0_iter2_reg;
                icmp_ln1494_4_reg_449_pp0_iter4_reg <= icmp_ln1494_4_reg_449_pp0_iter3_reg;
                icmp_ln1494_4_reg_449_pp0_iter5_reg <= icmp_ln1494_4_reg_449_pp0_iter4_reg;
                icmp_ln1494_4_reg_449_pp0_iter6_reg <= icmp_ln1494_4_reg_449_pp0_iter5_reg;
                icmp_ln1494_4_reg_449_pp0_iter7_reg <= icmp_ln1494_4_reg_449_pp0_iter6_reg;
                icmp_ln1494_4_reg_449_pp0_iter8_reg <= icmp_ln1494_4_reg_449_pp0_iter7_reg;
                icmp_ln1494_4_reg_449_pp0_iter9_reg <= icmp_ln1494_4_reg_449_pp0_iter8_reg;
                icmp_ln1494_reg_366 <= icmp_ln1494_fu_99_p2;
                icmp_ln1494_reg_366_pp0_iter10_reg <= icmp_ln1494_reg_366_pp0_iter9_reg;
                icmp_ln1494_reg_366_pp0_iter11_reg <= icmp_ln1494_reg_366_pp0_iter10_reg;
                icmp_ln1494_reg_366_pp0_iter12_reg <= icmp_ln1494_reg_366_pp0_iter11_reg;
                icmp_ln1494_reg_366_pp0_iter13_reg <= icmp_ln1494_reg_366_pp0_iter12_reg;
                icmp_ln1494_reg_366_pp0_iter14_reg <= icmp_ln1494_reg_366_pp0_iter13_reg;
                icmp_ln1494_reg_366_pp0_iter15_reg <= icmp_ln1494_reg_366_pp0_iter14_reg;
                icmp_ln1494_reg_366_pp0_iter16_reg <= icmp_ln1494_reg_366_pp0_iter15_reg;
                icmp_ln1494_reg_366_pp0_iter17_reg <= icmp_ln1494_reg_366_pp0_iter16_reg;
                icmp_ln1494_reg_366_pp0_iter18_reg <= icmp_ln1494_reg_366_pp0_iter17_reg;
                icmp_ln1494_reg_366_pp0_iter19_reg <= icmp_ln1494_reg_366_pp0_iter18_reg;
                icmp_ln1494_reg_366_pp0_iter1_reg <= icmp_ln1494_reg_366;
                icmp_ln1494_reg_366_pp0_iter20_reg <= icmp_ln1494_reg_366_pp0_iter19_reg;
                icmp_ln1494_reg_366_pp0_iter21_reg <= icmp_ln1494_reg_366_pp0_iter20_reg;
                icmp_ln1494_reg_366_pp0_iter22_reg <= icmp_ln1494_reg_366_pp0_iter21_reg;
                icmp_ln1494_reg_366_pp0_iter23_reg <= icmp_ln1494_reg_366_pp0_iter22_reg;
                icmp_ln1494_reg_366_pp0_iter24_reg <= icmp_ln1494_reg_366_pp0_iter23_reg;
                icmp_ln1494_reg_366_pp0_iter25_reg <= icmp_ln1494_reg_366_pp0_iter24_reg;
                icmp_ln1494_reg_366_pp0_iter26_reg <= icmp_ln1494_reg_366_pp0_iter25_reg;
                icmp_ln1494_reg_366_pp0_iter27_reg <= icmp_ln1494_reg_366_pp0_iter26_reg;
                icmp_ln1494_reg_366_pp0_iter28_reg <= icmp_ln1494_reg_366_pp0_iter27_reg;
                icmp_ln1494_reg_366_pp0_iter29_reg <= icmp_ln1494_reg_366_pp0_iter28_reg;
                icmp_ln1494_reg_366_pp0_iter2_reg <= icmp_ln1494_reg_366_pp0_iter1_reg;
                icmp_ln1494_reg_366_pp0_iter30_reg <= icmp_ln1494_reg_366_pp0_iter29_reg;
                icmp_ln1494_reg_366_pp0_iter31_reg <= icmp_ln1494_reg_366_pp0_iter30_reg;
                icmp_ln1494_reg_366_pp0_iter32_reg <= icmp_ln1494_reg_366_pp0_iter31_reg;
                icmp_ln1494_reg_366_pp0_iter3_reg <= icmp_ln1494_reg_366_pp0_iter2_reg;
                icmp_ln1494_reg_366_pp0_iter4_reg <= icmp_ln1494_reg_366_pp0_iter3_reg;
                icmp_ln1494_reg_366_pp0_iter5_reg <= icmp_ln1494_reg_366_pp0_iter4_reg;
                icmp_ln1494_reg_366_pp0_iter6_reg <= icmp_ln1494_reg_366_pp0_iter5_reg;
                icmp_ln1494_reg_366_pp0_iter7_reg <= icmp_ln1494_reg_366_pp0_iter6_reg;
                icmp_ln1494_reg_366_pp0_iter8_reg <= icmp_ln1494_reg_366_pp0_iter7_reg;
                icmp_ln1494_reg_366_pp0_iter9_reg <= icmp_ln1494_reg_366_pp0_iter8_reg;
                icmp_ln1498_5_reg_401_pp0_iter10_reg <= icmp_ln1498_5_reg_401_pp0_iter9_reg;
                icmp_ln1498_5_reg_401_pp0_iter11_reg <= icmp_ln1498_5_reg_401_pp0_iter10_reg;
                icmp_ln1498_5_reg_401_pp0_iter12_reg <= icmp_ln1498_5_reg_401_pp0_iter11_reg;
                icmp_ln1498_5_reg_401_pp0_iter13_reg <= icmp_ln1498_5_reg_401_pp0_iter12_reg;
                icmp_ln1498_5_reg_401_pp0_iter14_reg <= icmp_ln1498_5_reg_401_pp0_iter13_reg;
                icmp_ln1498_5_reg_401_pp0_iter15_reg <= icmp_ln1498_5_reg_401_pp0_iter14_reg;
                icmp_ln1498_5_reg_401_pp0_iter16_reg <= icmp_ln1498_5_reg_401_pp0_iter15_reg;
                icmp_ln1498_5_reg_401_pp0_iter17_reg <= icmp_ln1498_5_reg_401_pp0_iter16_reg;
                icmp_ln1498_5_reg_401_pp0_iter18_reg <= icmp_ln1498_5_reg_401_pp0_iter17_reg;
                icmp_ln1498_5_reg_401_pp0_iter19_reg <= icmp_ln1498_5_reg_401_pp0_iter18_reg;
                icmp_ln1498_5_reg_401_pp0_iter1_reg <= icmp_ln1498_5_reg_401;
                icmp_ln1498_5_reg_401_pp0_iter20_reg <= icmp_ln1498_5_reg_401_pp0_iter19_reg;
                icmp_ln1498_5_reg_401_pp0_iter21_reg <= icmp_ln1498_5_reg_401_pp0_iter20_reg;
                icmp_ln1498_5_reg_401_pp0_iter22_reg <= icmp_ln1498_5_reg_401_pp0_iter21_reg;
                icmp_ln1498_5_reg_401_pp0_iter23_reg <= icmp_ln1498_5_reg_401_pp0_iter22_reg;
                icmp_ln1498_5_reg_401_pp0_iter24_reg <= icmp_ln1498_5_reg_401_pp0_iter23_reg;
                icmp_ln1498_5_reg_401_pp0_iter25_reg <= icmp_ln1498_5_reg_401_pp0_iter24_reg;
                icmp_ln1498_5_reg_401_pp0_iter26_reg <= icmp_ln1498_5_reg_401_pp0_iter25_reg;
                icmp_ln1498_5_reg_401_pp0_iter27_reg <= icmp_ln1498_5_reg_401_pp0_iter26_reg;
                icmp_ln1498_5_reg_401_pp0_iter28_reg <= icmp_ln1498_5_reg_401_pp0_iter27_reg;
                icmp_ln1498_5_reg_401_pp0_iter29_reg <= icmp_ln1498_5_reg_401_pp0_iter28_reg;
                icmp_ln1498_5_reg_401_pp0_iter2_reg <= icmp_ln1498_5_reg_401_pp0_iter1_reg;
                icmp_ln1498_5_reg_401_pp0_iter30_reg <= icmp_ln1498_5_reg_401_pp0_iter29_reg;
                icmp_ln1498_5_reg_401_pp0_iter31_reg <= icmp_ln1498_5_reg_401_pp0_iter30_reg;
                icmp_ln1498_5_reg_401_pp0_iter32_reg <= icmp_ln1498_5_reg_401_pp0_iter31_reg;
                icmp_ln1498_5_reg_401_pp0_iter33_reg <= icmp_ln1498_5_reg_401_pp0_iter32_reg;
                icmp_ln1498_5_reg_401_pp0_iter3_reg <= icmp_ln1498_5_reg_401_pp0_iter2_reg;
                icmp_ln1498_5_reg_401_pp0_iter4_reg <= icmp_ln1498_5_reg_401_pp0_iter3_reg;
                icmp_ln1498_5_reg_401_pp0_iter5_reg <= icmp_ln1498_5_reg_401_pp0_iter4_reg;
                icmp_ln1498_5_reg_401_pp0_iter6_reg <= icmp_ln1498_5_reg_401_pp0_iter5_reg;
                icmp_ln1498_5_reg_401_pp0_iter7_reg <= icmp_ln1498_5_reg_401_pp0_iter6_reg;
                icmp_ln1498_5_reg_401_pp0_iter8_reg <= icmp_ln1498_5_reg_401_pp0_iter7_reg;
                icmp_ln1498_5_reg_401_pp0_iter9_reg <= icmp_ln1498_5_reg_401_pp0_iter8_reg;
                icmp_ln682_reg_429_pp0_iter10_reg <= icmp_ln682_reg_429_pp0_iter9_reg;
                icmp_ln682_reg_429_pp0_iter11_reg <= icmp_ln682_reg_429_pp0_iter10_reg;
                icmp_ln682_reg_429_pp0_iter12_reg <= icmp_ln682_reg_429_pp0_iter11_reg;
                icmp_ln682_reg_429_pp0_iter13_reg <= icmp_ln682_reg_429_pp0_iter12_reg;
                icmp_ln682_reg_429_pp0_iter14_reg <= icmp_ln682_reg_429_pp0_iter13_reg;
                icmp_ln682_reg_429_pp0_iter15_reg <= icmp_ln682_reg_429_pp0_iter14_reg;
                icmp_ln682_reg_429_pp0_iter16_reg <= icmp_ln682_reg_429_pp0_iter15_reg;
                icmp_ln682_reg_429_pp0_iter17_reg <= icmp_ln682_reg_429_pp0_iter16_reg;
                icmp_ln682_reg_429_pp0_iter18_reg <= icmp_ln682_reg_429_pp0_iter17_reg;
                icmp_ln682_reg_429_pp0_iter19_reg <= icmp_ln682_reg_429_pp0_iter18_reg;
                icmp_ln682_reg_429_pp0_iter1_reg <= icmp_ln682_reg_429;
                icmp_ln682_reg_429_pp0_iter20_reg <= icmp_ln682_reg_429_pp0_iter19_reg;
                icmp_ln682_reg_429_pp0_iter21_reg <= icmp_ln682_reg_429_pp0_iter20_reg;
                icmp_ln682_reg_429_pp0_iter22_reg <= icmp_ln682_reg_429_pp0_iter21_reg;
                icmp_ln682_reg_429_pp0_iter23_reg <= icmp_ln682_reg_429_pp0_iter22_reg;
                icmp_ln682_reg_429_pp0_iter24_reg <= icmp_ln682_reg_429_pp0_iter23_reg;
                icmp_ln682_reg_429_pp0_iter25_reg <= icmp_ln682_reg_429_pp0_iter24_reg;
                icmp_ln682_reg_429_pp0_iter26_reg <= icmp_ln682_reg_429_pp0_iter25_reg;
                icmp_ln682_reg_429_pp0_iter27_reg <= icmp_ln682_reg_429_pp0_iter26_reg;
                icmp_ln682_reg_429_pp0_iter28_reg <= icmp_ln682_reg_429_pp0_iter27_reg;
                icmp_ln682_reg_429_pp0_iter29_reg <= icmp_ln682_reg_429_pp0_iter28_reg;
                icmp_ln682_reg_429_pp0_iter2_reg <= icmp_ln682_reg_429_pp0_iter1_reg;
                icmp_ln682_reg_429_pp0_iter30_reg <= icmp_ln682_reg_429_pp0_iter29_reg;
                icmp_ln682_reg_429_pp0_iter31_reg <= icmp_ln682_reg_429_pp0_iter30_reg;
                icmp_ln682_reg_429_pp0_iter32_reg <= icmp_ln682_reg_429_pp0_iter31_reg;
                icmp_ln682_reg_429_pp0_iter33_reg <= icmp_ln682_reg_429_pp0_iter32_reg;
                icmp_ln682_reg_429_pp0_iter3_reg <= icmp_ln682_reg_429_pp0_iter2_reg;
                icmp_ln682_reg_429_pp0_iter4_reg <= icmp_ln682_reg_429_pp0_iter3_reg;
                icmp_ln682_reg_429_pp0_iter5_reg <= icmp_ln682_reg_429_pp0_iter4_reg;
                icmp_ln682_reg_429_pp0_iter6_reg <= icmp_ln682_reg_429_pp0_iter5_reg;
                icmp_ln682_reg_429_pp0_iter7_reg <= icmp_ln682_reg_429_pp0_iter6_reg;
                icmp_ln682_reg_429_pp0_iter8_reg <= icmp_ln682_reg_429_pp0_iter7_reg;
                icmp_ln682_reg_429_pp0_iter9_reg <= icmp_ln682_reg_429_pp0_iter8_reg;
                icmp_ln879_reg_370 <= icmp_ln879_fu_147_p2;
                icmp_ln879_reg_370_pp0_iter10_reg <= icmp_ln879_reg_370_pp0_iter9_reg;
                icmp_ln879_reg_370_pp0_iter11_reg <= icmp_ln879_reg_370_pp0_iter10_reg;
                icmp_ln879_reg_370_pp0_iter12_reg <= icmp_ln879_reg_370_pp0_iter11_reg;
                icmp_ln879_reg_370_pp0_iter13_reg <= icmp_ln879_reg_370_pp0_iter12_reg;
                icmp_ln879_reg_370_pp0_iter14_reg <= icmp_ln879_reg_370_pp0_iter13_reg;
                icmp_ln879_reg_370_pp0_iter15_reg <= icmp_ln879_reg_370_pp0_iter14_reg;
                icmp_ln879_reg_370_pp0_iter16_reg <= icmp_ln879_reg_370_pp0_iter15_reg;
                icmp_ln879_reg_370_pp0_iter17_reg <= icmp_ln879_reg_370_pp0_iter16_reg;
                icmp_ln879_reg_370_pp0_iter18_reg <= icmp_ln879_reg_370_pp0_iter17_reg;
                icmp_ln879_reg_370_pp0_iter19_reg <= icmp_ln879_reg_370_pp0_iter18_reg;
                icmp_ln879_reg_370_pp0_iter1_reg <= icmp_ln879_reg_370;
                icmp_ln879_reg_370_pp0_iter20_reg <= icmp_ln879_reg_370_pp0_iter19_reg;
                icmp_ln879_reg_370_pp0_iter21_reg <= icmp_ln879_reg_370_pp0_iter20_reg;
                icmp_ln879_reg_370_pp0_iter22_reg <= icmp_ln879_reg_370_pp0_iter21_reg;
                icmp_ln879_reg_370_pp0_iter23_reg <= icmp_ln879_reg_370_pp0_iter22_reg;
                icmp_ln879_reg_370_pp0_iter24_reg <= icmp_ln879_reg_370_pp0_iter23_reg;
                icmp_ln879_reg_370_pp0_iter25_reg <= icmp_ln879_reg_370_pp0_iter24_reg;
                icmp_ln879_reg_370_pp0_iter26_reg <= icmp_ln879_reg_370_pp0_iter25_reg;
                icmp_ln879_reg_370_pp0_iter27_reg <= icmp_ln879_reg_370_pp0_iter26_reg;
                icmp_ln879_reg_370_pp0_iter28_reg <= icmp_ln879_reg_370_pp0_iter27_reg;
                icmp_ln879_reg_370_pp0_iter29_reg <= icmp_ln879_reg_370_pp0_iter28_reg;
                icmp_ln879_reg_370_pp0_iter2_reg <= icmp_ln879_reg_370_pp0_iter1_reg;
                icmp_ln879_reg_370_pp0_iter30_reg <= icmp_ln879_reg_370_pp0_iter29_reg;
                icmp_ln879_reg_370_pp0_iter31_reg <= icmp_ln879_reg_370_pp0_iter30_reg;
                icmp_ln879_reg_370_pp0_iter32_reg <= icmp_ln879_reg_370_pp0_iter31_reg;
                icmp_ln879_reg_370_pp0_iter3_reg <= icmp_ln879_reg_370_pp0_iter2_reg;
                icmp_ln879_reg_370_pp0_iter4_reg <= icmp_ln879_reg_370_pp0_iter3_reg;
                icmp_ln879_reg_370_pp0_iter5_reg <= icmp_ln879_reg_370_pp0_iter4_reg;
                icmp_ln879_reg_370_pp0_iter6_reg <= icmp_ln879_reg_370_pp0_iter5_reg;
                icmp_ln879_reg_370_pp0_iter7_reg <= icmp_ln879_reg_370_pp0_iter6_reg;
                icmp_ln879_reg_370_pp0_iter8_reg <= icmp_ln879_reg_370_pp0_iter7_reg;
                icmp_ln879_reg_370_pp0_iter9_reg <= icmp_ln879_reg_370_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln606_fu_153_p2) and (ap_const_logic_1 = ap_ce_reg))) then
                and_ln610_reg_384 <= and_ln610_fu_165_p2;
                icmp_ln879_4_reg_379 <= icmp_ln879_4_fu_159_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln610_fu_165_p2) and (ap_const_lv1_0 = and_ln606_fu_153_p2) and (ap_const_logic_1 = ap_ce_reg))) then
                and_ln614_reg_388 <= and_ln614_fu_177_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln614_fu_177_p2) and (ap_const_lv1_0 = and_ln610_fu_165_p2) and (ap_const_lv1_0 = and_ln606_fu_153_p2) and (ap_const_logic_1 = ap_ce_reg))) then
                and_ln618_reg_397 <= and_ln618_fu_189_p2;
                icmp_ln879_6_reg_392 <= icmp_ln879_6_fu_183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1498_5_fu_195_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_fu_189_p2) and (ap_const_lv1_0 = and_ln614_fu_177_p2) and (ap_const_lv1_0 = and_ln610_fu_165_p2) and (ap_const_lv1_0 = and_ln606_fu_153_p2) and (ap_const_logic_1 = ap_ce_reg))) then
                and_ln679_reg_425 <= and_ln679_fu_221_p2;
                in1abs_V_2_reg_405 <= in1abs_V_2_fu_201_p1;
                in2abs_V_2_reg_415 <= in2abs_V_2_fu_211_p1;
                r_V_25_reg_420 <= r_V_25_fu_215_p2;
                r_V_reg_410 <= r_V_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln682_fu_233_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln679_fu_221_p2) and (icmp_ln1498_5_fu_195_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_fu_189_p2) and (ap_const_lv1_0 = and_ln614_fu_177_p2) and (ap_const_lv1_0 = and_ln610_fu_165_p2) and (ap_const_lv1_0 = and_ln606_fu_153_p2) and (ap_const_logic_1 = ap_ce_reg))) then
                and_ln685_reg_433 <= and_ln685_fu_239_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= ap_phi_mux_UnifiedRetVal_phi_fu_66_p20;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1498_5_reg_401 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397) and (ap_const_lv1_0 = and_ln614_reg_388) and (ap_const_lv1_0 = and_ln610_reg_384) and (ap_const_lv1_0 = and_ln606_reg_375) and (ap_const_logic_1 = ap_ce_reg))) then
                icmp_ln1494_4_reg_449 <= icmp_ln1494_4_fu_255_p2;
                in1abs_V_reg_437 <= in1abs_V_fu_245_p3;
                in2abs_V_reg_443 <= in2abs_V_fu_250_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln618_fu_189_p2) and (ap_const_lv1_0 = and_ln614_fu_177_p2) and (ap_const_lv1_0 = and_ln610_fu_165_p2) and (ap_const_lv1_0 = and_ln606_fu_153_p2) and (ap_const_logic_1 = ap_ce_reg))) then
                icmp_ln1498_5_reg_401 <= icmp_ln1498_5_fu_195_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln679_fu_221_p2) and (icmp_ln1498_5_fu_195_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_fu_189_p2) and (ap_const_lv1_0 = and_ln614_fu_177_p2) and (ap_const_lv1_0 = and_ln610_fu_165_p2) and (ap_const_lv1_0 = and_ln606_fu_153_p2) and (ap_const_logic_1 = ap_ce_reg))) then
                icmp_ln682_reg_429 <= icmp_ln682_fu_233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                in1_V_int_reg <= in1_V;
                in2_V_int_reg <= in2_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln679_reg_425_pp0_iter32_reg) and (icmp_ln1498_5_reg_401_pp0_iter32_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter32_reg) and (ap_const_logic_1 = ap_ce_reg))) then
                trunc_ln708_5_reg_494 <= ret_V_fu_344_p2(30 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln682_reg_429_pp0_iter32_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln679_reg_425_pp0_iter32_reg) and (icmp_ln1498_5_reg_401_pp0_iter32_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter32_reg) and (ap_const_logic_1 = ap_ce_reg))) then
                trunc_ln708_6_reg_489 <= ret_V_8_fu_329_p2(30 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln685_reg_433_pp0_iter32_reg) and (icmp_ln682_reg_429_pp0_iter32_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln679_reg_425_pp0_iter32_reg) and (icmp_ln1498_5_reg_401_pp0_iter32_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter32_reg) and (ap_const_logic_1 = ap_ce_reg))) then
                trunc_ln708_7_reg_484 <= r_V_26_fu_314_p2(30 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1498_5_reg_401_pp0_iter30_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter30_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter30_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter30_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter30_reg) and (ap_const_logic_1 = ap_ce_reg))) then
                z_V_3_reg_466 <= grp_cordic_circ_apfixed_fu_93_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1498_5_reg_401_pp0_iter31_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter31_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter31_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter31_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter31_reg) and (ap_const_logic_1 = ap_ce_reg))) then
                z_V_5_reg_471 <= z_V_5_fu_298_p3;
            end if;
        end if;
    end process;
    and_ln606_fu_153_p2 <= (icmp_ln879_fu_147_p2 and icmp_ln1494_3_fu_123_p2);
    and_ln610_fu_165_p2 <= (icmp_ln879_fu_147_p2 and icmp_ln879_4_fu_159_p2);
    and_ln614_fu_177_p2 <= (icmp_ln879_5_fu_171_p2 and icmp_ln1494_fu_99_p2);
    and_ln618_fu_189_p2 <= (icmp_ln879_6_fu_183_p2 and icmp_ln879_5_fu_171_p2);
    and_ln679_fu_221_p2 <= (icmp_ln879_4_fu_159_p2 and icmp_ln1494_fu_99_p2);
    and_ln685_fu_239_p2 <= (icmp_ln879_6_fu_183_p2 and icmp_ln1494_3_fu_123_p2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1063_assign_proc : process(and_ln606_reg_375, and_ln610_reg_384, and_ln614_reg_388)
    begin
                ap_condition_1063 <= ((ap_const_lv1_1 = and_ln614_reg_388) and (ap_const_lv1_0 = and_ln610_reg_384) and (ap_const_lv1_0 = and_ln606_reg_375));
    end process;


    ap_condition_1067_assign_proc : process(and_ln606_reg_375, and_ln610_reg_384, and_ln614_reg_388, and_ln618_reg_397)
    begin
                ap_condition_1067 <= ((ap_const_lv1_1 = and_ln618_reg_397) and (ap_const_lv1_0 = and_ln614_reg_388) and (ap_const_lv1_0 = and_ln610_reg_384) and (ap_const_lv1_0 = and_ln606_reg_375));
    end process;


    ap_condition_1073_assign_proc : process(icmp_ln1494_fu_99_p2, and_ln606_fu_153_p2, and_ln610_fu_165_p2, and_ln614_fu_177_p2, and_ln618_fu_189_p2, icmp_ln1498_5_fu_195_p2)
    begin
                ap_condition_1073 <= ((icmp_ln1498_5_fu_195_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln618_fu_189_p2) and (ap_const_lv1_0 = and_ln614_fu_177_p2) and (ap_const_lv1_0 = and_ln610_fu_165_p2) and (ap_const_lv1_0 = and_ln606_fu_153_p2) and (icmp_ln1494_fu_99_p2 = ap_const_lv1_1));
    end process;


    ap_condition_1083_assign_proc : process(and_ln606_reg_375_pp0_iter33_reg, and_ln610_reg_384_pp0_iter33_reg, and_ln614_reg_388_pp0_iter33_reg, and_ln618_reg_397_pp0_iter33_reg, icmp_ln1498_5_reg_401_pp0_iter33_reg)
    begin
                ap_condition_1083 <= ((icmp_ln1498_5_reg_401_pp0_iter33_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter33_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter33_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter33_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter33_reg));
    end process;


    ap_condition_1309_assign_proc : process(and_ln679_reg_425_pp0_iter33_reg, icmp_ln682_reg_429_pp0_iter33_reg, and_ln685_reg_433_pp0_iter33_reg)
    begin
                ap_condition_1309 <= ((ap_const_lv1_1 = and_ln685_reg_433_pp0_iter33_reg) and (icmp_ln682_reg_429_pp0_iter33_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln679_reg_425_pp0_iter33_reg));
    end process;


    ap_condition_608_assign_proc : process(and_ln606_reg_375_pp0_iter32_reg, and_ln610_reg_384_pp0_iter32_reg, and_ln614_reg_388_pp0_iter32_reg, and_ln618_reg_397_pp0_iter32_reg, icmp_ln1498_5_reg_401_pp0_iter32_reg, and_ln679_reg_425_pp0_iter32_reg, icmp_ln682_reg_429_pp0_iter32_reg, and_ln685_reg_433_pp0_iter32_reg)
    begin
                ap_condition_608 <= ((ap_const_lv1_0 = and_ln685_reg_433_pp0_iter32_reg) and (icmp_ln682_reg_429_pp0_iter32_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln679_reg_425_pp0_iter32_reg) and (icmp_ln1498_5_reg_401_pp0_iter32_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter32_reg));
    end process;


    ap_condition_631_assign_proc : process(icmp_ln1494_reg_366_pp0_iter32_reg, and_ln606_reg_375_pp0_iter32_reg, and_ln610_reg_384_pp0_iter32_reg, and_ln614_reg_388_pp0_iter32_reg, and_ln618_reg_397_pp0_iter32_reg, icmp_ln1498_5_reg_401_pp0_iter32_reg)
    begin
                ap_condition_631 <= ((icmp_ln1494_reg_366_pp0_iter32_reg = ap_const_lv1_0) and (icmp_ln1498_5_reg_401_pp0_iter32_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter32_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter32_reg));
    end process;


    ap_phi_mux_UnifiedRetVal_phi_fu_66_p20_assign_proc : process(and_ln679_reg_425_pp0_iter33_reg, icmp_ln682_reg_429_pp0_iter33_reg, trunc_ln708_7_reg_484, trunc_ln708_6_reg_489, trunc_ln708_5_reg_494, ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58, ap_condition_1309, ap_condition_1083)
    begin
        if ((ap_const_boolean_1 = ap_condition_1083)) then
            if ((ap_const_boolean_1 = ap_condition_1309)) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 <= trunc_ln708_7_reg_484;
            elsif (((icmp_ln682_reg_429_pp0_iter33_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln679_reg_425_pp0_iter33_reg))) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 <= trunc_ln708_6_reg_489;
            elsif ((ap_const_lv1_1 = and_ln679_reg_425_pp0_iter33_reg)) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 <= trunc_ln708_5_reg_494;
            else 
                ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 <= ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58;
            end if;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 <= ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_58 <= "XXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op79_call_state3_assign_proc : process(and_ln606_reg_375_pp0_iter1_reg, and_ln610_reg_384_pp0_iter1_reg, and_ln614_reg_388_pp0_iter1_reg, and_ln618_reg_397_pp0_iter1_reg, icmp_ln1498_5_reg_401_pp0_iter1_reg)
    begin
                ap_predicate_op79_call_state3 <= ((icmp_ln1498_5_reg_401_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln618_reg_397_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln614_reg_388_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln610_reg_384_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln606_reg_375_pp0_iter1_reg));
    end process;


    ap_return_assign_proc : process(ap_phi_mux_UnifiedRetVal_phi_fu_66_p20, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_66_p20;
        end if; 
    end process;


    grp_cordic_circ_apfixed_fu_93_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp79, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp79))) then 
            grp_cordic_circ_apfixed_fu_93_ap_ce <= ap_const_logic_1;
        else 
            grp_cordic_circ_apfixed_fu_93_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cordic_circ_apfixed_fu_93_x_V_read <= (select_ln663_fu_261_p3 & ap_const_lv5_0);
    grp_cordic_circ_apfixed_fu_93_y_V_read <= (select_ln663_1_fu_275_p3 & ap_const_lv5_0);
    icmp_ln1494_3_fu_123_p0 <= in2_V_int_reg;
    icmp_ln1494_3_fu_123_p2 <= "1" when (signed(icmp_ln1494_3_fu_123_p0) > signed(ap_const_lv24_0)) else "0";
    icmp_ln1494_4_fu_255_p2 <= "1" when (signed(in1abs_V_fu_245_p3) > signed(in2abs_V_fu_250_p3)) else "0";
    icmp_ln1494_fu_99_p0 <= in1_V_int_reg;
    icmp_ln1494_fu_99_p2 <= "1" when (signed(icmp_ln1494_fu_99_p0) > signed(ap_const_lv24_0)) else "0";
    icmp_ln1498_4_fu_129_p0 <= in2_V_int_reg;
    icmp_ln1498_4_fu_129_p2 <= "1" when (icmp_ln1498_4_fu_129_p0 = ap_const_lv24_0) else "0";
    icmp_ln1498_5_fu_195_p0 <= in1_V_int_reg;
    icmp_ln1498_5_fu_195_p1 <= in2_V_int_reg;
    icmp_ln1498_5_fu_195_p2 <= "1" when (icmp_ln1498_5_fu_195_p0 = icmp_ln1498_5_fu_195_p1) else "0";
    icmp_ln1498_fu_105_p0 <= in1_V_int_reg;
    icmp_ln1498_fu_105_p2 <= "1" when (icmp_ln1498_fu_105_p0 = ap_const_lv24_0) else "0";
    icmp_ln682_fu_233_p2 <= "1" when (or_ln682_fu_227_p2 = ap_const_lv2_0) else "0";
    icmp_ln879_4_fu_159_p2 <= "1" when (signin2_V_fu_139_p3 = ap_const_lv2_0) else "0";
    icmp_ln879_5_fu_171_p2 <= "1" when (signin2_V_fu_139_p3 = ap_const_lv2_1) else "0";
    icmp_ln879_6_fu_183_p2 <= "1" when (signin1_V_fu_115_p3 = ap_const_lv2_0) else "0";
    icmp_ln879_fu_147_p2 <= "1" when (signin1_V_fu_115_p3 = ap_const_lv2_1) else "0";
    in1abs_V_2_fu_201_p0 <= in1_V_int_reg;
        in1abs_V_2_fu_201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in1abs_V_2_fu_201_p0),25));

    in1abs_V_fu_245_p3 <= 
        r_V_reg_410 when (icmp_ln879_6_reg_392(0) = '1') else 
        in1abs_V_2_reg_405;
    in2abs_V_2_fu_211_p0 <= in2_V_int_reg;
        in2abs_V_2_fu_211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in2abs_V_2_fu_211_p0),25));

    in2abs_V_fu_250_p3 <= 
        r_V_25_reg_420 when (icmp_ln879_4_reg_379(0) = '1') else 
        in2abs_V_2_reg_415;
    or_ln682_fu_227_p2 <= (signin2_V_fu_139_p3 or signin1_V_fu_115_p3);
    r_V_25_fu_215_p2 <= std_logic_vector(unsigned(ap_const_lv25_0) - unsigned(in2abs_V_2_fu_211_p1));
    r_V_26_fu_314_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(z_V_5_reg_471));
    r_V_fu_205_p2 <= std_logic_vector(unsigned(ap_const_lv25_0) - unsigned(in1abs_V_2_fu_201_p1));
    ret_V_8_fu_329_p2 <= std_logic_vector(unsigned(z_V_5_reg_471) + unsigned(ap_const_lv31_4DBC0980));
    ret_V_fu_344_p2 <= std_logic_vector(unsigned(ap_const_lv31_3243F680) - unsigned(z_V_5_reg_471));
    select_ln627_fu_359_p3 <= 
        ap_const_lv24_0 when (icmp_ln879_reg_370_pp0_iter32_reg(0) = '1') else 
        ap_const_lv24_B49A0E;
    select_ln663_1_fu_275_p3 <= 
        in2abs_V_reg_443 when (icmp_ln1494_4_reg_449(0) = '1') else 
        in1abs_V_reg_437;
    select_ln663_fu_261_p3 <= 
        in1abs_V_reg_437 when (icmp_ln1494_4_reg_449(0) = '1') else 
        in2abs_V_reg_443;
    signin1_V_fu_115_p3 <= 
        ap_const_lv2_2 when (icmp_ln1494_fu_99_p2(0) = '1') else 
        zext_ln599_fu_111_p1;
    signin2_V_fu_139_p3 <= 
        ap_const_lv2_2 when (icmp_ln1494_3_fu_123_p2(0) = '1') else 
        zext_ln600_fu_135_p1;
        z_V_4_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_V_3_reg_466),31));

    z_V_5_fu_298_p3 <= 
        z_V_fu_292_p2 when (icmp_ln1494_4_reg_449_pp0_iter31_reg(0) = '1') else 
        z_V_4_fu_289_p1;
    z_V_fu_292_p2 <= std_logic_vector(unsigned(ap_const_lv31_1921FB40) - unsigned(z_V_4_fu_289_p1));
    zext_ln599_fu_111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1498_fu_105_p2),2));
    zext_ln600_fu_135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1498_4_fu_129_p2),2));
end behav;
