xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
sys_clock_mmcm2_clk_wiz.v,verilog,xil_defaultlib,../../../../mia702.srcs/sources_1/ip/sys_clock_mmcm2/sys_clock_mmcm2_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
sys_clock_mmcm2.v,verilog,xil_defaultlib,../../../../mia702.srcs/sources_1/ip/sys_clock_mmcm2/sys_clock_mmcm2.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
