<html><head><title>Icestorm: LDRSB (post-index, 32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple M1 Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

Firestorm: <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
Icestorm:  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDRSB (post-index, 32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldrsb w0, [x6], #8</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>2005</td><td>1231</td><td>2031</td><td>1018</td><td>1013</td><td>1036</td><td>1000</td><td>20761</td><td>17530</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1064</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20894</td><td>17797</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1070</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21011</td><td>17486</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1121</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21101</td><td>17534</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21060</td><td>17805</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1068</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21185</td><td>17660</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1116</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21074</td><td>17448</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1122</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21008</td><td>17681</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1127</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21111</td><td>18494</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1100</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21099</td><td>17376</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldrsb w0, [x6], #8
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0147</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50209</td><td>71254</td><td>50161</td><td>40156</td><td>10005</td><td>40247</td><td>10003</td><td>1850074</td><td>534582</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40005</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70101</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850118</td><td>534660</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70097</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850118</td><td>534660</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70097</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850118</td><td>534660</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70180</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850280</td><td>534709</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70097</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850118</td><td>534660</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70097</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850118</td><td>534660</td><td>50109</td><td>40212</td><td>10004</td><td>70289</td><td>10013</td><td>40015</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70097</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850118</td><td>534660</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70097</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850118</td><td>534660</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70097</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850118</td><td>534660</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40004</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0110</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50029</td><td>71260</td><td>50070</td><td>40065</td><td>10005</td><td>40156</td><td>10003</td><td>1850802</td><td>535220</td><td>50019</td><td>40032</td><td>10004</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50025</td><td>70197</td><td>50027</td><td>40025</td><td>10002</td><td>40050</td><td>10000</td><td>1851254</td><td>535357</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70110</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850525</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70110</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850525</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70110</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850525</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70110</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850525</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70110</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850525</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70110</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850525</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70110</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850525</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70109</td><td>10013</td><td>40014</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70110</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850525</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldrsb w0, [x6], #8
  ldrsb w0, [x7], #8
  ldrsb w0, [x8], #8
  ldrsb w0, [x9], #8
  ldrsb w0, [x10], #8
  ldrsb w0, [x11], #8
  ldrsb w0, [x12], #8
  ldrsb w0, [x13], #8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5404</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160209</td><td>44265</td><td>160422</td><td>80312</td><td>80110</td><td>80315</td><td>80010</td><td>240610</td><td>637336</td><td>160122</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43235</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240610</td><td>643803</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43232</td><td>160108</td><td>80107</td><td>80001</td><td>80108</td><td>80011</td><td>240610</td><td>642722</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43231</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80012</td><td>240610</td><td>647050</td><td>160124</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43231</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240610</td><td>640517</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43230</td><td>160107</td><td>80107</td><td>80000</td><td>80110</td><td>80011</td><td>240610</td><td>644907</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43230</td><td>160107</td><td>80107</td><td>80000</td><td>80110</td><td>80011</td><td>240610</td><td>639435</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43231</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240610</td><td>643206</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160205</td><td>43301</td><td>160181</td><td>80151</td><td>80030</td><td>80154</td><td>80010</td><td>240714</td><td>627874</td><td>160122</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43237</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240610</td><td>646631</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5403</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160029</td><td>44736</td><td>160344</td><td>80222</td><td>80122</td><td>80225</td><td>80012</td><td>240215</td><td>646027</td><td>160034</td><td>80032</td><td>80012</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43216</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>647424</td><td>160010</td><td>80020</td><td>80000</td><td>80074</td><td>80054</td><td>80051</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>644191</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>642300</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>640686</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>643592</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>643595</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43219</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>641445</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>645494</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>643945</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr></table></div></div></div></div></body></html>