INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LiuUtin/Desktop/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Carry_Look_Ahead_Adder_8bit/Lab2_111060013_Carry_Look_Ahead_Adder_8bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_111060013_Carry_Look_Ahead_Adder_8bit_t
