
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    23238500                       # Number of ticks simulated
final_tick                                   23238500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141665                       # Simulator instruction rate (inst/s)
host_op_rate                                   164647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              386024679                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652448                       # Number of bytes of host memory used
host_seconds                                     0.06                       # Real time elapsed on the host
sim_insts                                        8527                       # Number of instructions simulated
sim_ops                                          9911                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           18560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        18560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          18560                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              290                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              166                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  456                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          798674613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          457172365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1255846978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     798674613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         798674613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         798674613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         457172365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1255846978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       166.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000574750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                  897                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          456                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   29184                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    29184                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 90                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       23136500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    456                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      248                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      145                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       45                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           66                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     388.848485                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    250.948714                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    343.517024                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            15     22.73%     22.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           13     19.70%     42.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           14     21.21%     63.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            4      6.06%     69.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      6.06%     75.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      3.03%     78.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      4.55%     83.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      1.52%     84.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10     15.15%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            66                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        18560                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        10624                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 798674613.249564290047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 457172364.825612664223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          290                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          166                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst      9612000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5778750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33144.83                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34811.75                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       6840750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 15390750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2280000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15001.64                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33751.64                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1255.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1255.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.81                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.81                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.79                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       376                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.46                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       50737.94                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.46                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2013480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               3234180                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 31680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy          7319940                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy             4320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                14367795                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             618.275491                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              16001250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         27000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF         520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN        10750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        6628000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     16052750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    207060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                     79695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1242360                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               2093610                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                139200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy          8336820                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy              960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                13328985                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             573.573380                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              17755000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        293000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF         520000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN         2500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        4144000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     18279000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    3014                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2108                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               568                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2350                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1050                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.680851                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     333                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 38                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             141                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           61                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        23238500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            46478                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              11272                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          16248                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        3014                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1402                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         10761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1186                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           105                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      2358                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   250                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              22751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.815920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.276621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    15723     69.11%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      788      3.46%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      945      4.15%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5295     23.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                22751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064848                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.349585                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     9755                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  6428                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      5863                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   275                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    430                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1127                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   168                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  16183                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   373                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    430                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    10175                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3389                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1471                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      5684                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1602                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  15529                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     57                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1457                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               16409                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 71673                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            18741                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 10199                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     6209                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 28                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       405                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2839                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2146                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                69                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               39                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      14307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  41                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     12738                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               103                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            4436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        10486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         22751                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.559887                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.001058                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16361     71.91%     71.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2290     10.07%     81.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1852      8.14%     90.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2248      9.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           22751                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  8109     63.66%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.05%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2642     20.74%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1960     15.39%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  12738                       # Type of FU issued
system.cpu.iq.rate                           0.274065                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              48298                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             18785                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        11864                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  12717                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               22                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1000                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          439                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    430                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2593                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   724                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               14348                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               107                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2839                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2146                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 27                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   697                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             92                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          336                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  428                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 12339                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  2524                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               399                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         4450                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1882                       # Number of branches executed
system.cpu.iew.exec_stores                       1926                       # Number of stores executed
system.cpu.iew.exec_rate                     0.265480                       # Inst execution rate
system.cpu.iew.wb_sent                          12009                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         11880                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      6390                       # num instructions producing a value
system.cpu.iew.wb_consumers                     10988                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.255605                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.581544                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            4437                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               407                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        21434                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.462396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.956971                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        16646     77.66%     77.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1692      7.89%     85.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1069      4.99%     90.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2027      9.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        21434                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 8527                       # Number of instructions committed
system.cpu.commit.committedOps                   9911                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           3546                       # Number of memory references committed
system.cpu.commit.loads                          1839                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.branches                       1482                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      8777                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  135                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             6362     64.19%     64.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.03%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1839     18.56%     82.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1691     17.06%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              9911                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  2027                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        33651                       # The number of ROB reads
system.cpu.rob.rob_writes                       30018                       # The number of ROB writes
system.cpu.timesIdled                             219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        8527                       # Number of Instructions Simulated
system.cpu.committedOps                          9911                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.450686                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.450686                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.183463                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.183463                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    13893                       # number of integer regfile reads
system.cpu.int_regfile_writes                    7283                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     43280                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4874                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    4370                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           107.001918                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3345                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.792553                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            106500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   107.001918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.208988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.208988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.365234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             15948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            15948                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2002                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1128                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         3130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3130                       # number of overall hits
system.cpu.dcache.overall_hits::total            3130                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           273                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          509                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data          782                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          782                       # number of overall misses
system.cpu.dcache.overall_misses::total           782                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17805000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17805000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37045999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37045999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     54850999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54850999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54850999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54850999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         3912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3912                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.120000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.120000                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.310935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.310935                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.199898                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.199898                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.199898                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.199898                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65219.780220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65219.780220                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72781.923379                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72781.923379                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70141.942455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70141.942455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70141.942455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70141.942455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          600                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          446                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          594                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          594                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          125                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           63                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5326500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5326500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14777500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14777500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14777500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14777500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.054945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048057                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        75608                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        75608                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84547.619048                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84547.619048                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78603.723404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78603.723404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78603.723404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78603.723404                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           153.981374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               310                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.332258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   153.981374                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.300745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.300745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9742                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         1963                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1963                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         1963                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1963                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1963                       # number of overall hits
system.cpu.icache.overall_hits::total            1963                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          395                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           395                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          395                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            395                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          395                       # number of overall misses
system.cpu.icache.overall_misses::total           395                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30185999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30185999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     30185999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30185999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30185999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30185999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         2358                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2358                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2358                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2358                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.167515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.167515                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.167515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.167515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.167515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.167515                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76420.250633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76420.250633                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76420.250633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76420.250633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76420.250633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76420.250633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           84                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24931499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24931499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24931499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24931499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24931499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24931499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.131891                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.131891                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.131891                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.131891                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.131891                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.131891                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80165.591640                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80165.591640                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80165.591640                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80165.591640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80165.591640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80165.591640                       # average overall mshr miss latency
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          242.696719                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                494                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              456                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.083333                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            72500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   145.088566                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data    97.608153                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.008856                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.005958                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.014813                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.027832                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             4448                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            4448                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           18                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           20                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           38                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           20                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              38                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           20                       # number of overall hits
system.cpu.l2cache.overall_hits::total             38                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           63                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           63                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          293                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          105                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          398                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          293                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          168                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           461                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          293                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          168                       # number of overall misses
system.cpu.l2cache.overall_misses::total          461                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      5200500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      5200500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     24035000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data      8898000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     32933000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     24035000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     14098500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     38133500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     24035000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     14098500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     38133500                       # number of overall miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           63                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           63                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          311                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          436                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          311                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          188                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          499                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          311                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          188                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          499                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.942122                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.840000                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.912844                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.942122                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.893617                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.923848                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.942122                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.893617                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.923848                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82547.619048                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82547.619048                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 82030.716724                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 84742.857143                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82746.231156                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 82030.716724                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 83919.642857                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 82719.088937                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 82030.716724                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 83919.642857                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 82719.088937                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            2                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           63                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           63                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          291                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          103                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          394                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          291                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          166                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          291                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          166                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4570500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      4570500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     20985000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7716500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     28701500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     20985000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     12287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     33272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     20985000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     12287000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     33272000                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.935691                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.824000                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.903670                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.935691                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.882979                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.915832                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.935691                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.882979                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.915832                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 72547.619048                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 72547.619048                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72113.402062                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74917.475728                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72846.446701                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 72113.402062                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 74018.072289                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72805.251641                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 72113.402062                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 74018.072289                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72805.251641                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            504                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 435                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                 5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 63                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                63                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            436                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          625                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          377                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1002                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        19840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        12032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    31872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                499                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.084168                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.277919                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      457     91.58%     91.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                       42      8.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  499                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               252000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              775998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              470998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     23238500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                393                       # Transaction distribution
system.membus.trans_dist::ReadExReq                63                       # Transaction distribution
system.membus.trans_dist::ReadExResp               63                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           393                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port          912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               456                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     456    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 456                       # Request fanout histogram
system.membus.reqLayer0.occupancy              228000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1237250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
