

================================================================
== Vitis HLS Report for 'decision_function_31'
================================================================
* Date:           Tue Mar 11 16:16:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_4_val_read, i18 261559" [firmware/BDT.h:86]   --->   Operation 16 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln86_866 = icmp_slt  i18 %x_14_val_read, i18 261161" [firmware/BDT.h:86]   --->   Operation 17 'icmp' 'icmp_ln86_866' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86_867 = icmp_slt  i18 %x_14_val_read, i18 261481" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86_867' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_868 = icmp_slt  i18 %x_3_val_read, i18 261314" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_868' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_869 = icmp_slt  i18 %x_3_val_read, i18 261326" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_869' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_870 = icmp_slt  i18 %x_3_val_read, i18 261474" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_870' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_871 = icmp_slt  i18 %x_3_val_read, i18 261436" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_871' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_872 = icmp_slt  i18 %x_14_val_read, i18 261109" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_872' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_873 = icmp_slt  i18 %x_14_val_read, i18 261079" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_873' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_874 = icmp_slt  i18 %x_14_val_read, i18 261176" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_874' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_875 = icmp_slt  i18 %x_14_val_read, i18 261243" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_875' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_876 = icmp_slt  i18 %x_3_val_read, i18 261390" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_876' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_877 = icmp_slt  i18 %x_15_val_read, i18 1115" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_877' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_878 = icmp_slt  i18 %x_3_val_read, i18 261419" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_878' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_879 = icmp_slt  i18 %x_14_val_read, i18 261585" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_879' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_880 = icmp_slt  i18 %x_3_val_read, i18 261300" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_880' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_881 = icmp_slt  i18 %x_4_val_read, i18 261318" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_881' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_882 = icmp_slt  i18 %x_15_val_read, i18 359" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_882' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_883 = icmp_slt  i18 %x_3_val_read, i18 261345" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_883' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_884 = icmp_slt  i18 %x_3_val_read, i18 261317" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_884' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_885 = icmp_slt  i18 %x_11_val_read, i18 261757" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_885' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_886 = icmp_slt  i18 %x_3_val_read, i18 261337" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_886' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_887 = icmp_slt  i18 %x_3_val_read, i18 261348" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_887' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_888 = icmp_slt  i18 %x_14_val_read, i18 261350" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_888' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_889 = icmp_slt  i18 %x_14_val_read, i18 261307" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_889' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_890 = icmp_slt  i18 %x_14_val_read, i18 261449" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_890' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_891 = icmp_slt  i18 %x_12_val_read, i18 733" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_891' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_892 = icmp_slt  i18 %x_9_val_read, i18 261730" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_892' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_893 = icmp_slt  i18 %x_3_val_read, i18 261433" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_893' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_894 = icmp_slt  i18 %x_3_val_read, i18 261569" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_894' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_895 = icmp_slt  i18 %x_3_val_read, i18 261483" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_895' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_866, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_419 = xor i1 %icmp_ln86_866, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_419' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_419" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_838 = and i1 %icmp_ln86_868, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_838' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_174)   --->   "%xor_ln104_421 = xor i1 %icmp_ln86_868, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_421' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_174 = and i1 %and_ln102, i1 %xor_ln104_421" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104_174' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_842 = and i1 %icmp_ln86_872, i1 %and_ln102_838" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_842' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_425 = xor i1 %icmp_ln86_872, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_425' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_843 = and i1 %icmp_ln86_873, i1 %and_ln104_174" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_843' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_866 = and i1 %icmp_ln86_881, i1 %xor_ln104_425" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_866' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_851 = and i1 %and_ln102_866, i1 %and_ln102_838" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_851' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_842, i1 %and_ln102_851" [firmware/BDT.h:117]   --->   Operation 58 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 59 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_839 = and i1 %icmp_ln86_869, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_839' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_175)   --->   "%xor_ln104_422 = xor i1 %icmp_ln86_869, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_422' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_175 = and i1 %and_ln104, i1 %xor_ln104_422" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_175' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%xor_ln104_426 = xor i1 %icmp_ln86_873, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_426' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_844 = and i1 %icmp_ln86_874, i1 %and_ln102_839" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_844' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%and_ln102_850 = and i1 %icmp_ln86_880, i1 %and_ln102_842" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_850' <Predicate = (and_ln102_842 & and_ln102_838 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_843)   --->   "%and_ln102_852 = and i1 %icmp_ln86_882, i1 %and_ln102_843" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_852' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%and_ln102_867 = and i1 %icmp_ln86_883, i1 %xor_ln104_426" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_867' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%and_ln102_853 = and i1 %and_ln102_867, i1 %and_ln104_174" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_853' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%xor_ln117 = xor i1 %and_ln102_850, i1 1" [firmware/BDT.h:117]   --->   Operation 69 'xor' 'xor_ln117' <Predicate = (and_ln102_842 & and_ln102_838 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 70 'zext' 'zext_ln117' <Predicate = (and_ln102_842 & and_ln102_838 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%select_ln117 = select i1 %and_ln102_842, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 71 'select' 'select_ln117' <Predicate = (and_ln102_838 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%select_ln117_840 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_840' <Predicate = (and_ln102_838 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%zext_ln117_94 = zext i2 %select_ln117_840" [firmware/BDT.h:117]   --->   Operation 73 'zext' 'zext_ln117_94' <Predicate = (and_ln102_838 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_843)   --->   "%or_ln117_798 = or i1 %and_ln102_838, i1 %and_ln102_852" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117_798' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_841 = select i1 %and_ln102_838, i3 %zext_ln117_94, i3 4" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_841' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%or_ln117_799 = or i1 %and_ln102_838, i1 %and_ln102_843" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_799' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_843)   --->   "%select_ln117_842 = select i1 %or_ln117_798, i3 %select_ln117_841, i3 5" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_842' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%or_ln117_800 = or i1 %or_ln117_799, i1 %and_ln102_853" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_800' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_843 = select i1 %or_ln117_799, i3 %select_ln117_842, i3 6" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_843' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%select_ln117_844 = select i1 %or_ln117_800, i3 %select_ln117_843, i3 7" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_844' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%zext_ln117_95 = zext i3 %select_ln117_844" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117_95' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_845 = select i1 %and_ln102, i4 %zext_ln117_95, i4 8" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_845' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln117_802 = or i1 %and_ln102, i1 %and_ln102_844" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_802' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%and_ln102_837 = and i1 %icmp_ln86_867, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_837' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_173)   --->   "%xor_ln104_420 = xor i1 %icmp_ln86_867, i1 1" [firmware/BDT.h:104]   --->   Operation 85 'xor' 'xor_ln104_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_173 = and i1 %xor_ln104_420, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 86 'and' 'and_ln104_173' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_840 = and i1 %icmp_ln86_870, i1 %and_ln102_837" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_840' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%xor_ln104_427 = xor i1 %icmp_ln86_874, i1 1" [firmware/BDT.h:104]   --->   Operation 88 'xor' 'xor_ln104_427' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln102_845 = and i1 %icmp_ln86_875, i1 %and_ln104_175" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_845' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%and_ln102_846 = and i1 %icmp_ln86_876, i1 %and_ln102_840" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_846' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_847)   --->   "%and_ln102_854 = and i1 %icmp_ln86_884, i1 %and_ln102_844" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_854' <Predicate = (icmp_ln86 & or_ln117_802)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%and_ln102_868 = and i1 %icmp_ln86_885, i1 %xor_ln104_427" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_868' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%and_ln102_855 = and i1 %and_ln102_868, i1 %and_ln102_839" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_855' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_851)   --->   "%and_ln102_856 = and i1 %icmp_ln86_886, i1 %and_ln102_845" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_856' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_847)   --->   "%or_ln117_801 = or i1 %and_ln102, i1 %and_ln102_854" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_801' <Predicate = (icmp_ln86 & or_ln117_802)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_847)   --->   "%select_ln117_846 = select i1 %or_ln117_801, i4 %select_ln117_845, i4 9" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_846' <Predicate = (icmp_ln86 & or_ln117_802)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%or_ln117_803 = or i1 %or_ln117_802, i1 %and_ln102_855" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_803' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_847 = select i1 %or_ln117_802, i4 %select_ln117_846, i4 10" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_847' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_804 = or i1 %and_ln102, i1 %and_ln102_839" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_804' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%select_ln117_848 = select i1 %or_ln117_803, i4 %select_ln117_847, i4 11" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_848' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_851)   --->   "%or_ln117_805 = or i1 %or_ln117_804, i1 %and_ln102_856" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_805' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_849 = select i1 %or_ln117_804, i4 %select_ln117_848, i4 12" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_849' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%or_ln117_806 = or i1 %or_ln117_804, i1 %and_ln102_845" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_806' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_851)   --->   "%select_ln117_850 = select i1 %or_ln117_805, i4 %select_ln117_849, i4 13" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_850' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_851 = select i1 %or_ln117_806, i4 %select_ln117_850, i4 14" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_851' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_176)   --->   "%xor_ln104_423 = xor i1 %icmp_ln86_870, i1 1" [firmware/BDT.h:104]   --->   Operation 106 'xor' 'xor_ln104_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_176 = and i1 %and_ln102_837, i1 %xor_ln104_423" [firmware/BDT.h:104]   --->   Operation 107 'and' 'and_ln104_176' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_841 = and i1 %icmp_ln86_871, i1 %and_ln104_173" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_841' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_177)   --->   "%xor_ln104_424 = xor i1 %icmp_ln86_871, i1 1" [firmware/BDT.h:104]   --->   Operation 109 'xor' 'xor_ln104_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_177 = and i1 %and_ln104_173, i1 %xor_ln104_424" [firmware/BDT.h:104]   --->   Operation 110 'and' 'and_ln104_177' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%xor_ln104_428 = xor i1 %icmp_ln86_875, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_428' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%xor_ln104_429 = xor i1 %icmp_ln86_876, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns)   --->   "%and_ln102_847 = and i1 %icmp_ln86_877, i1 %and_ln104_176" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_847' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%and_ln102_869 = and i1 %icmp_ln86_887, i1 %xor_ln104_428" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_869' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%and_ln102_857 = and i1 %and_ln102_869, i1 %and_ln104_175" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_857' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_855)   --->   "%and_ln102_858 = and i1 %icmp_ln86_888, i1 %and_ln102_846" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%and_ln102_870 = and i1 %icmp_ln86_889, i1 %xor_ln104_429" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%and_ln102_859 = and i1 %and_ln102_870, i1 %and_ln102_840" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%or_ln117_807 = or i1 %or_ln117_806, i1 %and_ln102_857" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_807' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%select_ln117_852 = select i1 %or_ln117_807, i4 %select_ln117_851, i4 15" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_852' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%zext_ln117_96 = zext i4 %select_ln117_852" [firmware/BDT.h:117]   --->   Operation 121 'zext' 'zext_ln117_96' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_855)   --->   "%or_ln117_808 = or i1 %icmp_ln86, i1 %and_ln102_858" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_853 = select i1 %icmp_ln86, i5 %zext_ln117_96, i5 16" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_853' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%or_ln117_809 = or i1 %icmp_ln86, i1 %and_ln102_846" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_809' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_855)   --->   "%select_ln117_854 = select i1 %or_ln117_808, i5 %select_ln117_853, i5 17" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_854' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%or_ln117_810 = or i1 %or_ln117_809, i1 %and_ln102_859" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_855 = select i1 %or_ln117_809, i5 %select_ln117_854, i5 18" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_855' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.97ns)   --->   "%or_ln117_811 = or i1 %icmp_ln86, i1 %and_ln102_840" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_811' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%select_ln117_856 = select i1 %or_ln117_810, i5 %select_ln117_855, i5 19" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_856' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_857 = select i1 %or_ln117_811, i5 %select_ln117_856, i5 20" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_857' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_813 = or i1 %or_ln117_811, i1 %and_ln102_847" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_813' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%or_ln117_815 = or i1 %icmp_ln86, i1 %and_ln102_837" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_815' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_861)   --->   "%xor_ln104_430 = xor i1 %icmp_ln86_877, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_430' <Predicate = (or_ln117_815)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln102_848 = and i1 %icmp_ln86_878, i1 %and_ln102_841" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_848' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_859)   --->   "%and_ln102_860 = and i1 %icmp_ln86_890, i1 %and_ln102_847" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_860' <Predicate = (or_ln117_813 & or_ln117_815)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_861)   --->   "%and_ln102_871 = and i1 %icmp_ln86_891, i1 %xor_ln104_430" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_871' <Predicate = (or_ln117_815)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_861)   --->   "%and_ln102_861 = and i1 %and_ln102_871, i1 %and_ln104_176" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_861' <Predicate = (or_ln117_815)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_863)   --->   "%and_ln102_862 = and i1 %icmp_ln86_892, i1 %and_ln102_848" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_859)   --->   "%or_ln117_812 = or i1 %or_ln117_811, i1 %and_ln102_860" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_812' <Predicate = (or_ln117_813 & or_ln117_815)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_859)   --->   "%select_ln117_858 = select i1 %or_ln117_812, i5 %select_ln117_857, i5 21" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_858' <Predicate = (or_ln117_813 & or_ln117_815)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_861)   --->   "%or_ln117_814 = or i1 %or_ln117_813, i1 %and_ln102_861" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_814' <Predicate = (or_ln117_815)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_859 = select i1 %or_ln117_813, i5 %select_ln117_858, i5 22" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_859' <Predicate = (or_ln117_815)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_861)   --->   "%select_ln117_860 = select i1 %or_ln117_814, i5 %select_ln117_859, i5 23" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_860' <Predicate = (or_ln117_815)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_863)   --->   "%or_ln117_816 = or i1 %or_ln117_815, i1 %and_ln102_862" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_861 = select i1 %or_ln117_815, i5 %select_ln117_860, i5 24" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_861' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_817 = or i1 %or_ln117_815, i1 %and_ln102_848" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_817' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_863)   --->   "%select_ln117_862 = select i1 %or_ln117_816, i5 %select_ln117_861, i5 25" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_862' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_863 = select i1 %or_ln117_817, i5 %select_ln117_862, i5 26" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_863' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_865)   --->   "%xor_ln104_431 = xor i1 %icmp_ln86_878, i1 1" [firmware/BDT.h:104]   --->   Operation 149 'xor' 'xor_ln104_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.97ns)   --->   "%and_ln102_849 = and i1 %icmp_ln86_879, i1 %and_ln104_177" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_849' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_865)   --->   "%and_ln102_872 = and i1 %icmp_ln86_893, i1 %xor_ln104_431" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_865)   --->   "%and_ln102_863 = and i1 %and_ln102_872, i1 %and_ln102_841" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_867)   --->   "%and_ln102_864 = and i1 %icmp_ln86_894, i1 %and_ln102_849" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_865)   --->   "%or_ln117_818 = or i1 %or_ln117_817, i1 %and_ln102_863" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.97ns)   --->   "%or_ln117_819 = or i1 %or_ln117_815, i1 %and_ln102_841" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_819' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_865)   --->   "%select_ln117_864 = select i1 %or_ln117_818, i5 %select_ln117_863, i5 27" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_864' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_867)   --->   "%or_ln117_820 = or i1 %or_ln117_819, i1 %and_ln102_864" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_865 = select i1 %or_ln117_819, i5 %select_ln117_864, i5 28" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_865' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.97ns)   --->   "%or_ln117_821 = or i1 %or_ln117_819, i1 %and_ln102_849" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_821' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_867)   --->   "%select_ln117_866 = select i1 %or_ln117_820, i5 %select_ln117_865, i5 29" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_866' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_867 = select i1 %or_ln117_821, i5 %select_ln117_866, i5 30" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_867' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 162 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_432 = xor i1 %icmp_ln86_879, i1 1" [firmware/BDT.h:104]   --->   Operation 163 'xor' 'xor_ln104_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_873 = and i1 %icmp_ln86_895, i1 %xor_ln104_432" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_865 = and i1 %and_ln102_873, i1 %and_ln104_177" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_822 = or i1 %or_ln117_821, i1 %and_ln102_865" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_868 = select i1 %or_ln117_822, i5 %select_ln117_867, i5 31" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_868' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 7, i5 1, i11 1911, i5 2, i11 447, i5 3, i11 212, i5 4, i11 469, i5 5, i11 1943, i5 6, i11 1821, i5 7, i11 737, i5 8, i11 470, i5 9, i11 2034, i5 10, i11 854, i5 11, i11 431, i5 12, i11 1974, i5 13, i11 1825, i5 14, i11 375, i5 15, i11 19, i5 16, i11 1934, i5 17, i11 250, i5 18, i11 155, i5 19, i11 1805, i5 20, i11 527, i5 21, i11 150, i5 22, i11 1129, i5 23, i11 2028, i5 24, i11 38, i5 25, i11 440, i5 26, i11 191, i5 27, i11 443, i5 28, i11 1863, i5 29, i11 380, i5 30, i11 340, i5 31, i11 2037, i11 0, i5 %select_ln117_868" [firmware/BDT.h:118]   --->   Operation 168 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result" [firmware/BDT.h:122]   --->   Operation 169 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_14_val_read', firmware/BDT.h:86) on port 'x_14_val' (firmware/BDT.h:86) [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_866', firmware/BDT.h:86) [17]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [48]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_838', firmware/BDT.h:102) [54]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_842', firmware/BDT.h:102) [66]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [108]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_850', firmware/BDT.h:102) [82]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [106]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [109]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_840', firmware/BDT.h:117) [110]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_841', firmware/BDT.h:117) [113]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_842', firmware/BDT.h:117) [115]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_843', firmware/BDT.h:117) [117]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_844', firmware/BDT.h:117) [118]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_845', firmware/BDT.h:117) [121]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_854', firmware/BDT.h:102) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_801', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_846', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_847', firmware/BDT.h:117) [125]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_848', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_849', firmware/BDT.h:117) [129]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_850', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_851', firmware/BDT.h:117) [133]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_428', firmware/BDT.h:104) [73]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_869', firmware/BDT.h:102) [92]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_857', firmware/BDT.h:102) [93]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_807', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_852', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_853', firmware/BDT.h:117) [137]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_854', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_855', firmware/BDT.h:117) [141]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_856', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_857', firmware/BDT.h:117) [145]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_860', firmware/BDT.h:102) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_812', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_858', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_859', firmware/BDT.h:117) [149]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_860', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_861', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_862', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_863', firmware/BDT.h:117) [157]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_819', firmware/BDT.h:117) [158]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_865', firmware/BDT.h:117) [161]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_866', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_867', firmware/BDT.h:117) [165]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_432', firmware/BDT.h:104) [81]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_873', firmware/BDT.h:102) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_865', firmware/BDT.h:102) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_822', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_868', firmware/BDT.h:117) [166]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:118) [167]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
