

================================================================
== Vitis HLS Report for 'Autocorrelation_Pipeline_VITIS_LOOP_65_1'
================================================================
* Date:           Fri May 30 22:03:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.173 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      165|  1.320 us|  1.320 us|  165|  165|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |      163|      163|         5|          1|          1|   160|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|      74|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      169|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      169|     174|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_16s_15ns_15ns_31_4_1_U3  |mac_muladd_16s_15ns_15ns_31_4_1  |  i0 * i1 + i2|
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln65_fu_103_p2   |         +|   0|  0|  15|           8|           1|
    |and_ln55_fu_129_p2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_119_p2  |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln65_fu_97_p2   |      icmp|   0|  0|  15|           8|           8|
    |indata_d0            |    select|   0|  0|  16|           1|          15|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  74|          35|          44|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|    8|         16|
    |k_2_fu_52                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln55_reg_186                 |   1|   0|    1|          0|
    |indata_addr_reg_180               |   8|   0|    8|          0|
    |k_2_fu_52                         |   8|   0|    8|          0|
    |p_cast_reg_171                    |  15|   0|   31|         16|
    |icmp_ln55_reg_186                 |  64|  32|    1|          0|
    |indata_addr_reg_180               |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 169|  64|   66|         16|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_65_1|  return value|
|indata_address0  |  out|    8|   ap_memory|                                    indata|         array|
|indata_ce0       |  out|    1|   ap_memory|                                    indata|         array|
|indata_we0       |  out|    1|   ap_memory|                                    indata|         array|
|indata_d0        |  out|   16|   ap_memory|                                    indata|         array|
|indata_address1  |  out|    8|   ap_memory|                                    indata|         array|
|indata_ce1       |  out|    1|   ap_memory|                                    indata|         array|
|indata_q1        |   in|   16|   ap_memory|                                    indata|         array|
|cmp_i68          |   in|    1|     ap_none|                                   cmp_i68|        scalar|
|empty            |   in|   15|     ap_none|                                     empty|        scalar|
+-----------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_2 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 8 'alloca' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp_i68_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i68"   --->   Operation 10 'read' 'cmp_i68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %tmp"   --->   Operation 11 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 0, i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 13 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = load i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 15 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln65 = icmp_eq  i8 %k, i8 160" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 16 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln65 = add i8 %k, i8 1" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 17 'add' 'add_ln65' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc29.split_ifconv, void %if.end32.loopexit.exitStub" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 18 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %k" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 19 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i16 %indata, i64 0, i64 %zext_ln65" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 20 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 21 'load' 'indata_load' <Predicate = (!icmp_ln65)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %add_ln65, i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 22 'store' 'store_ln39' <Predicate = (!icmp_ln65)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 23 [1/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 23 'load' 'indata_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i16 %indata_load, i16 32768" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 24 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %indata_load" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 25 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %p_cast" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 26 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 27 [2/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %p_cast" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 27 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 28 [1/3] (0.00ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %p_cast" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 28 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [2/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 29 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.06>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 30 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:66]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 32 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%and_ln55 = and i1 %cmp_i68_read, i1 %icmp_ln55" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 33 'and' 'and_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 34 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:61->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 35 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %and_ln55, i16 32767, i16 %trunc_ln9" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 36 'select' 'select_ln55' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %select_ln55, i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 37 'store' 'store_ln67' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 38 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ cmp_i68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_2                    (alloca           ) [ 010000]
tmp                    (read             ) [ 000000]
cmp_i68_read           (read             ) [ 011111]
p_cast                 (zext             ) [ 011110]
specinterface_ln0      (specinterface    ) [ 000000]
store_ln39             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
k                      (load             ) [ 000000]
icmp_ln65              (icmp             ) [ 011110]
add_ln65               (add              ) [ 000000]
br_ln65                (br               ) [ 000000]
zext_ln65              (zext             ) [ 000000]
indata_addr            (getelementptr    ) [ 011111]
store_ln39             (store            ) [ 000000]
indata_load            (load             ) [ 000000]
icmp_ln55              (icmp             ) [ 010111]
sext_ln59              (sext             ) [ 010110]
mul_ln59               (mul              ) [ 010001]
specpipeline_ln39      (specpipeline     ) [ 000000]
speclooptripcount_ln66 (speclooptripcount) [ 000000]
specloopname_ln65      (specloopname     ) [ 000000]
and_ln55               (and              ) [ 000000]
prod                   (add              ) [ 000000]
trunc_ln9              (partselect       ) [ 000000]
select_ln55            (select           ) [ 000000]
store_ln67             (store            ) [ 000000]
br_ln65                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cmp_i68">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i68"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="k_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="15" slack="0"/>
<pin id="58" dir="0" index="1" bw="15" slack="0"/>
<pin id="59" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="cmp_i68_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i68_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indata_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="4"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="83" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="indata_load/1 store_ln67/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="15" slack="0"/>
<pin id="87" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln39_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="k_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln65_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln65_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln65_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln39_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln55_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln59_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="and_ln55_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="4"/>
<pin id="131" dir="0" index="1" bw="1" slack="3"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln9_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="31" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="0" index="3" bw="6" slack="0"/>
<pin id="138" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln55_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/5 "/>
</bind>
</comp>

<comp id="151" class="1007" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="15" slack="1"/>
<pin id="154" dir="0" index="2" bw="15" slack="0"/>
<pin id="155" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln59/2 prod/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="k_2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="cmp_i68_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="4"/>
<pin id="168" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp_i68_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_cast_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="31" slack="1"/>
<pin id="173" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="176" class="1005" name="icmp_ln65_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="3"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="180" class="1005" name="indata_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="icmp_ln55_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="3"/>
<pin id="188" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="191" class="1005" name="sext_ln59_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="1"/>
<pin id="193" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="68" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="88"><net_src comp="56" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="118"><net_src comp="103" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="75" pin="7"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="75" pin="7"/><net_sink comp="125" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="147"><net_src comp="129" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="133" pin="4"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="75" pin=1"/></net>

<net id="156"><net_src comp="125" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="162"><net_src comp="52" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="169"><net_src comp="62" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="174"><net_src comp="85" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="179"><net_src comp="97" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="68" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="189"><net_src comp="119" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="194"><net_src comp="125" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: indata | {5 }
 - Input state : 
	Port: Autocorrelation_Pipeline_VITIS_LOOP_65_1 : indata | {1 2 }
	Port: Autocorrelation_Pipeline_VITIS_LOOP_65_1 : cmp_i68 | {1 }
	Port: Autocorrelation_Pipeline_VITIS_LOOP_65_1 : empty | {1 }
  - Chain level:
	State 1
		store_ln39 : 1
		k : 1
		icmp_ln65 : 2
		add_ln65 : 2
		br_ln65 : 3
		zext_ln65 : 2
		indata_addr : 3
		indata_load : 4
		store_ln39 : 3
	State 2
		icmp_ln55 : 1
		sext_ln59 : 1
		mul_ln59 : 2
	State 3
	State 4
		prod : 1
	State 5
		trunc_ln9 : 1
		select_ln55 : 2
		store_ln67 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln65_fu_97     |    0    |    0    |    15   |
|          |     icmp_ln55_fu_119    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln55_fu_142   |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln65_fu_103     |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln55_fu_129     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_151       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_56     |    0    |    0    |    0    |
|          | cmp_i68_read_read_fu_62 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |       p_cast_fu_85      |    0    |    0    |    0    |
|          |     zext_ln65_fu_109    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |     sext_ln59_fu_125    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln9_fu_133    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    71   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|cmp_i68_read_reg_166|    1   |
|  icmp_ln55_reg_186 |    1   |
|  icmp_ln65_reg_176 |    1   |
| indata_addr_reg_180|    8   |
|     k_2_reg_159    |    8   |
|   p_cast_reg_171   |   31   |
|  sext_ln59_reg_191 |   31   |
+--------------------+--------+
|        Total       |   81   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_151    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   81   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   81   |   89   |
+-----------+--------+--------+--------+--------+
