"Address","Occurrences","H2-1","H2-1 Length","H2-2","H2-2 Length","Indexability","Indexability Status"
"https://www.vlsiphysicaldesign.top/","1","More Topics","11","","0","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_logic_synthesis","8","1. Logic Synthesis Fundamentals","31","2. Core Optimizations","21","Indexable",""
"https://www.vlsiphysicaldesign.top/io_design","4","Overview","8","Key Considerations","18","Indexable",""
"https://www.vlsiphysicaldesign.top/eco","4","Overview","8","Typical ECO Triggers","20","Indexable",""
"https://www.vlsiphysicaldesign.top/ccs_modeling","8","Introduction","12","From NLDM to CCS: The Need for a Better Model","45","Indexable",""
"https://www.vlsiphysicaldesign.top/placement","12","Introduction to VLSI Placement","30","Primary Goals and Strategic Objectives of Placement","51","Indexable",""
"https://www.vlsiphysicaldesign.top/power_analysis","4","Types of Power","14","Analysis Flow","13","Indexable",""
"https://www.vlsiphysicaldesign.top/routing","6","Introduction: The Last Mile of Physical Design","46","The Two-Stage Routing Process: Global to Detailed","49","Indexable",""
"https://www.vlsiphysicaldesign.top/sta","4","What STA Does","13","Core Concepts","13","Indexable",""
"https://www.vlsiphysicaldesign.top/logic_synthesis","8","What is Logic Synthesis?","24","Logic Optimization Techniques","29","Indexable",""
"https://www.vlsiphysicaldesign.top/ir_analysis","4","Overview","8","Causes","6","Indexable",""
"https://www.vlsiphysicaldesign.top/powerplan","11","Defining Power Planning: Role and Significance","46","The Blueprint for a Robust PDN: Ideal Properties","48","Indexable",""
"https://www.vlsiphysicaldesign.top/delay_models","4","Overview","8","Key Models","10","Indexable",""
"https://www.vlsiphysicaldesign.top/who-am-i","4","Contact & Links","15","Skills","6","Indexable",""
"https://www.vlsiphysicaldesign.top/cmos_fundamentals","10","The Foundation of Solid-State Electronics","41","The Metal-Oxide-Semiconductor (MOS) System","42","Indexable",""
"https://www.vlsiphysicaldesign.top/blog","0","","0","","0","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_inputs","10","Anatomy of a Digital Design Foundation","38","Defining the Physics: Technology and Interconnect Data","54","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_issues","4","Frequent Problem Areas","22","Typical Fixes","13","Indexable",""
"https://www.vlsiphysicaldesign.top/congestion_analysis","4","Overview","8","What to Look For","16","Indexable",""
"https://www.vlsiphysicaldesign.top/work_sited","7","From ""Advanced Synthesis""","25","From ""CMOS Fundamentals""","24","Indexable",""
"https://www.vlsiphysicaldesign.top/sta_numericals","4","Setup Slack Example","19","Hold Slack Example","18","Indexable",""
"https://www.vlsiphysicaldesign.top/floorplan","8","The Foundation of Physical Design: Understanding Floorplanning","62","Preparing the Canvas: Pre-Floorplanning Essentials","50","Indexable",""
"https://www.vlsiphysicaldesign.top/std_cell_types","4","Overview","8","Common Cell Categories","22","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_cells","4","Overview","8","Common Cell Types","17","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_verification","4","What Gets Verified","18","Core Signoff Checks","19","Indexable",""
"https://www.vlsiphysicaldesign.top/cts","9","The Foundational Principles of Clock Distribution","49","The Clock Tree Synthesis Workflow and Methodologies","51","Indexable",""
"https://www.vlsiphysicaldesign.top/about","2","About This Site","15","Contact Information","19","Indexable",""
"https://www.vlsiphysicaldesign.top/projects","0","","0","","0","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_synthesis","8","Algorithmic Foundations (Optional Deep Dive)","44","Synthesis Foundation: From RTL to Gate-Level Netlist","52","Indexable",""
