

================================================================
== Vivado HLS Report for 'worker_COO_SpMV'
================================================================
* Date:           Sun Nov 20 12:38:16 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2512|  2512|  2512|  2512|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2510|  2510|        12|          1|          1|  2500|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: nnz_read [1/1] 1.04ns
:0  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz)

ST_1: stg_16 [1/1] 1.57ns
:1  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_3, %._crit_edge ]

ST_2: exitcond [1/1] 2.14ns
:1  %exitcond = icmp eq i12 %i, -1596

ST_2: i_3 [1/1] 1.84ns
:2  %i_3 = add i12 %i, 1

ST_2: stg_20 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: i_cast1 [1/1] 0.00ns
:0  %i_cast1 = zext i12 %i to i32

ST_2: tmp4 [1/1] 2.52ns
:4  %tmp4 = icmp slt i32 %i_cast1, %nnz_read

ST_2: stg_23 [1/1] 0.00ns
:5  br i1 %tmp4, label %branch2, label %._crit_edge

ST_2: tmp_s [1/1] 0.00ns
branch2:0  %tmp_s = zext i12 %i to i64

ST_2: val_addr [1/1] 0.00ns
branch2:1  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_s

ST_2: val_load [2/2] 2.71ns
branch2:2  %val_load = load float* %val_addr, align 4

ST_2: col_addr [1/1] 0.00ns
branch2:3  %col_addr = getelementptr [2500 x i7]* %col, i64 0, i64 %tmp_s

ST_2: col_load [2/2] 2.71ns
branch2:4  %col_load = load i7* %col_addr, align 1

ST_2: row_addr [1/1] 0.00ns
branch2:9  %row_addr = getelementptr [2500 x i5]* %row, i64 0, i64 %tmp_s

ST_2: row_load [2/2] 2.71ns
branch2:10  %row_load = load i5* %row_addr, align 1


 <State 3>: 5.10ns
ST_3: val_load [1/2] 2.71ns
branch2:2  %val_load = load float* %val_addr, align 4

ST_3: col_load [1/2] 2.71ns
branch2:4  %col_load = load i7* %col_addr, align 1

ST_3: tmp_7 [1/1] 0.00ns
branch2:5  %tmp_7 = zext i7 %col_load to i64

ST_3: vector_addr [1/1] 0.00ns
branch2:6  %vector_addr = getelementptr inbounds [100 x float]* @vector, i64 0, i64 %tmp_7

ST_3: vector_load [2/2] 2.39ns
branch2:7  %vector_load = load float* %vector_addr, align 4

ST_3: row_load [1/2] 2.71ns
branch2:10  %row_load = load i5* %row_addr, align 1


 <State 4>: 8.09ns
ST_4: vector_load [1/2] 2.39ns
branch2:7  %vector_load = load float* %vector_addr, align 4

ST_4: tmp_8 [4/4] 5.70ns
branch2:8  %tmp_8 = fmul float %val_load, %vector_load


 <State 5>: 5.70ns
ST_5: tmp_8 [3/4] 5.70ns
branch2:8  %tmp_8 = fmul float %val_load, %vector_load


 <State 6>: 5.70ns
ST_6: tmp_8 [2/4] 5.70ns
branch2:8  %tmp_8 = fmul float %val_load, %vector_load

ST_6: tmp_9 [1/1] 0.00ns
branch2:11  %tmp_9 = zext i5 %row_load to i64

ST_6: output_addr [1/1] 0.00ns
branch2:12  %output_addr = getelementptr [25 x float]* %output_r, i64 0, i64 %tmp_9

ST_6: output_load [2/2] 2.39ns
branch2:13  %output_load = load float* %output_addr, align 4


 <State 7>: 5.70ns
ST_7: tmp_8 [1/4] 5.70ns
branch2:8  %tmp_8 = fmul float %val_load, %vector_load

ST_7: output_load [1/2] 2.39ns
branch2:13  %output_load = load float* %output_addr, align 4


 <State 8>: 7.26ns
ST_8: tmp_1 [5/5] 7.26ns
branch2:14  %tmp_1 = fadd float %output_load, %tmp_8


 <State 9>: 7.26ns
ST_9: tmp_1 [4/5] 7.26ns
branch2:14  %tmp_1 = fadd float %output_load, %tmp_8


 <State 10>: 7.26ns
ST_10: tmp_1 [3/5] 7.26ns
branch2:14  %tmp_1 = fadd float %output_load, %tmp_8


 <State 11>: 7.26ns
ST_11: tmp_1 [2/5] 7.26ns
branch2:14  %tmp_1 = fadd float %output_load, %tmp_8


 <State 12>: 7.26ns
ST_12: tmp_1 [1/5] 7.26ns
branch2:14  %tmp_1 = fadd float %output_load, %tmp_8


 <State 13>: 2.39ns
ST_13: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

ST_13: tmp [1/1] 0.00ns
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind

ST_13: stg_53 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_13: stg_54 [1/1] 2.39ns
branch2:15  store float %tmp_1, float* %output_addr, align 4

ST_13: stg_55 [1/1] 0.00ns
branch2:16  br label %._crit_edge

ST_13: empty_9 [1/1] 0.00ns
._crit_edge:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp) nounwind

ST_13: stg_57 [1/1] 0.00ns
._crit_edge:1  br label %1


 <State 14>: 0.00ns
ST_14: stg_58 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
