// Seed: 1237593629
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign id_1 = id_2;
  wire id_3, id_4;
endmodule
program module_1 (
    input  wor   id_0,
    output wor   id_1,
    input  uwire id_2
);
  assign id_1 = id_2;
  wire #1 id_4 = id_4;
  assign id_1 = -1;
  assign id_1 = 1;
  module_0 modCall_1 (id_4);
  wire id_5, id_6;
  assign id_1 = 1;
  genvar id_7;
  tri id_8;
  assign id_1 = id_8;
  final @("") id_6 = id_7;
  wire id_9, id_10;
endmodule
