$date
	Sun May 31 21:58:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pajaro_tb $end
$var wire 3 ! out [2:0] $end
$var reg 1 " clk $end
$var reg 1 # der $end
$var reg 1 $ izq $end
$var reg 1 % rst $end
$scope module dodo $end
$var wire 1 " clk $end
$var wire 1 # der $end
$var wire 1 $ izq $end
$var wire 3 & out [2:0] $end
$var wire 1 % rst $end
$var reg 3 ' state_1 [2:0] $end
$var reg 3 ( state_2 [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b0 '
b0 &
1%
1$
0#
1"
b0 !
$end
#1
0%
0"
#2
b11 (
b1 !
b1 &
b1 '
1"
#3
0"
#4
b111 (
b11 !
b11 &
b11 '
1"
#5
0"
#6
b1 (
b111 !
b111 &
b111 '
1"
#7
0"
#8
b11 (
b1 !
b1 &
b1 '
1"
#9
0"
#10
b111 (
b11 !
b11 &
b11 '
1"
#11
0"
1#
#12
b0 (
b111 !
b111 &
b111 '
1"
#13
0"
#14
b0 !
b0 &
b0 '
1"
#15
0"
#16
1"
#17
0"
#18
1"
#19
0"
#20
1"
#21
0"
#22
1"
#23
0"
#24
1"
#25
b1 (
0"
0#
#26
b11 (
b1 !
b1 &
b1 '
1"
#27
0"
#28
b111 (
b11 !
b11 &
b11 '
1"
#29
0"
0$
#30
b100 (
b111 !
b111 &
b111 '
1"
1#
#31
0"
#32
b110 (
b100 !
b100 &
b100 '
1"
#33
0"
#34
b111 (
b110 !
b110 &
b110 '
1"
#35
0"
#36
b100 (
b111 !
b111 &
b111 '
1"
#37
0"
