{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525278871243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525278871243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:34:31 2018 " "Processing started: Wed May 02 18:34:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525278871243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278871243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278871243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525278872199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525278872199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/niosii_esercitazione.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/niosii_esercitazione.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione " "Found entity 1: NiosII_esercitazione" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_irq_mapper " "Found entity 1: NiosII_esercitazione_irq_mapper" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_irq_mapper.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_mux_002 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_mux_002" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883786 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_mux_001" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_mux " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_mux" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_demux_007 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_demux_007" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_demux_005 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_demux_005" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_demux_002" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_demux_001" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_rsp_demux " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_rsp_demux" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_mux_002" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_mux " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_mux" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_demux_002 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_demux_002" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_demux_001" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_cmd_demux " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_cmd_demux" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883818 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883818 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883818 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883818 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_010_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_010_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_010 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_010" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_009_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_009_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_009 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_009" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_008_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_008_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_008 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_008" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_005_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_005_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_005 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_005" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_003_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_003_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_003 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_003" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_002_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_002_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_002 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_002" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_001_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_001_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router_001 " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router_001" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_esercitazione_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_esercitazione_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NiosII_esercitazione_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_mm_interconnect_0_router_default_decode " "Found entity 1: NiosII_esercitazione_mm_interconnect_0_router_default_decode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_mm_interconnect_0_router " "Found entity 2: NiosII_esercitazione_mm_interconnect_0_router" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_touch_panel_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_touch_panel_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_touch_panel_spi " "Found entity 1: NiosII_esercitazione_touch_panel_spi" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_touch_panel_pen_irq_n.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_touch_panel_pen_irq_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_touch_panel_pen_irq_n " "Found entity 1: NiosII_esercitazione_touch_panel_pen_irq_n" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_pen_irq_n.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_pen_irq_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_touch_panel_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_touch_panel_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_touch_panel_busy " "Found entity 1: NiosII_esercitazione_touch_panel_busy" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_busy.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_timer_0 " "Found entity 1: NiosII_esercitazione_timer_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_timer_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_system_pll_dffpipe_l2c " "Found entity 1: NiosII_esercitazione_system_pll_dffpipe_l2c" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_system_pll_stdsync_sv6 " "Found entity 2: NiosII_esercitazione_system_pll_stdsync_sv6" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_esercitazione_system_pll_altpll_a5t2 " "Found entity 3: NiosII_esercitazione_system_pll_altpll_a5t2" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_esercitazione_system_pll " "Found entity 4: NiosII_esercitazione_system_pll" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_sysid_qsys_0 " "Found entity 1: NiosII_esercitazione_sysid_qsys_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sysid_qsys_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_sliders " "Found entity 1: NiosII_esercitazione_sliders" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sliders.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_sdram_input_efifo_module " "Found entity 1: NiosII_esercitazione_sdram_input_efifo_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_sdram " "Found entity 2: NiosII_esercitazione_sdram" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_push_button.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_push_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_push_button " "Found entity 1: NiosII_esercitazione_push_button" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_push_button.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_push_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc " "Found entity 1: NiosII_esercitazione_proc" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278883880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278883880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_ic_data_module " "Found entity 1: NiosII_esercitazione_proc_cpu_ic_data_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_proc_cpu_ic_tag_module " "Found entity 2: NiosII_esercitazione_proc_cpu_ic_tag_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_esercitazione_proc_cpu_bht_module " "Found entity 3: NiosII_esercitazione_proc_cpu_bht_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_esercitazione_proc_cpu_register_bank_a_module " "Found entity 4: NiosII_esercitazione_proc_cpu_register_bank_a_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_esercitazione_proc_cpu_register_bank_b_module " "Found entity 5: NiosII_esercitazione_proc_cpu_register_bank_b_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosII_esercitazione_proc_cpu_dc_tag_module " "Found entity 6: NiosII_esercitazione_proc_cpu_dc_tag_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosII_esercitazione_proc_cpu_dc_data_module " "Found entity 7: NiosII_esercitazione_proc_cpu_dc_data_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosII_esercitazione_proc_cpu_dc_victim_module " "Found entity 8: NiosII_esercitazione_proc_cpu_dc_victim_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosII_esercitazione_proc_cpu_nios2_oci_debug " "Found entity 9: NiosII_esercitazione_proc_cpu_nios2_oci_debug" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosII_esercitazione_proc_cpu_nios2_oci_break " "Found entity 10: NiosII_esercitazione_proc_cpu_nios2_oci_break" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosII_esercitazione_proc_cpu_nios2_oci_xbrk " "Found entity 11: NiosII_esercitazione_proc_cpu_nios2_oci_xbrk" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosII_esercitazione_proc_cpu_nios2_oci_dbrk " "Found entity 12: NiosII_esercitazione_proc_cpu_nios2_oci_dbrk" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosII_esercitazione_proc_cpu_nios2_oci_itrace " "Found entity 13: NiosII_esercitazione_proc_cpu_nios2_oci_itrace" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosII_esercitazione_proc_cpu_nios2_oci_td_mode " "Found entity 14: NiosII_esercitazione_proc_cpu_nios2_oci_td_mode" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosII_esercitazione_proc_cpu_nios2_oci_dtrace " "Found entity 15: NiosII_esercitazione_proc_cpu_nios2_oci_dtrace" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosII_esercitazione_proc_cpu_nios2_oci_fifo " "Found entity 19: NiosII_esercitazione_proc_cpu_nios2_oci_fifo" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosII_esercitazione_proc_cpu_nios2_oci_pib " "Found entity 20: NiosII_esercitazione_proc_cpu_nios2_oci_pib" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosII_esercitazione_proc_cpu_nios2_oci_im " "Found entity 21: NiosII_esercitazione_proc_cpu_nios2_oci_im" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "22 NiosII_esercitazione_proc_cpu_nios2_performance_monitors " "Found entity 22: NiosII_esercitazione_proc_cpu_nios2_performance_monitors" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "23 NiosII_esercitazione_proc_cpu_nios2_avalon_reg " "Found entity 23: NiosII_esercitazione_proc_cpu_nios2_avalon_reg" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "24 NiosII_esercitazione_proc_cpu_ociram_sp_ram_module " "Found entity 24: NiosII_esercitazione_proc_cpu_ociram_sp_ram_module" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "25 NiosII_esercitazione_proc_cpu_nios2_ocimem " "Found entity 25: NiosII_esercitazione_proc_cpu_nios2_ocimem" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "26 NiosII_esercitazione_proc_cpu_nios2_oci " "Found entity 26: NiosII_esercitazione_proc_cpu_nios2_oci" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""} { "Info" "ISGN_ENTITY_NAME" "27 NiosII_esercitazione_proc_cpu " "Found entity 27: NiosII_esercitazione_proc_cpu" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_debug_slave_sysclk " "Found entity 1: NiosII_esercitazione_proc_cpu_debug_slave_sysclk" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_debug_slave_tck " "Found entity 1: NiosII_esercitazione_proc_cpu_debug_slave_tck" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_tck.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_debug_slave_wrapper " "Found entity 1: NiosII_esercitazione_proc_cpu_debug_slave_wrapper" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_mult_cell " "Found entity 1: NiosII_esercitazione_proc_cpu_mult_cell" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_mult_cell.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_proc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_proc_cpu_test_bench " "Found entity 1: NiosII_esercitazione_proc_cpu_test_bench" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_test_bench.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_jtag_uart_0_sim_scfifo_w " "Found entity 1: NiosII_esercitazione_jtag_uart_0_sim_scfifo_w" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_esercitazione_jtag_uart_0_scfifo_w " "Found entity 2: NiosII_esercitazione_jtag_uart_0_scfifo_w" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_esercitazione_jtag_uart_0_sim_scfifo_r " "Found entity 3: NiosII_esercitazione_jtag_uart_0_sim_scfifo_r" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_esercitazione_jtag_uart_0_scfifo_r " "Found entity 4: NiosII_esercitazione_jtag_uart_0_scfifo_r" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_esercitazione_jtag_uart_0 " "Found entity 5: NiosII_esercitazione_jtag_uart_0" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884810 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "NiosII_esercitazione/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278884810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "NiosII_esercitazione/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_LEDs " "Found entity 1: NiosII_esercitazione_LEDs" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_LEDs.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_esercitazione/synthesis/submodules/niosii_esercitazione_lcd_reset_n.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_esercitazione/synthesis/submodules/niosii_esercitazione_lcd_reset_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_esercitazione_LCD_reset_n " "Found entity 1: NiosII_esercitazione_LCD_reset_n" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_LCD_reset_n.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_LCD_reset_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278884826 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosII_esercitazione_sdram.v(318) " "Verilog HDL or VHDL warning at NiosII_esercitazione_sdram.v(318): conditional expression evaluates to a constant" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525278884857 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosII_esercitazione_sdram.v(328) " "Verilog HDL or VHDL warning at NiosII_esercitazione_sdram.v(328): conditional expression evaluates to a constant" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525278884857 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosII_esercitazione_sdram.v(338) " "Verilog HDL or VHDL warning at NiosII_esercitazione_sdram.v(338): conditional expression evaluates to a constant" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525278884857 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosII_esercitazione_sdram.v(682) " "Verilog HDL or VHDL warning at NiosII_esercitazione_sdram.v(682): conditional expression evaluates to a constant" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525278884857 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosII_esercitazione_touch_panel_spi.v(402) " "Verilog HDL or VHDL warning at NiosII_esercitazione_touch_panel_spi.v(402): conditional expression evaluates to a constant" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525278884857 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de10_lite_first_computer.v(86) " "Verilog HDL warning at de10_lite_first_computer.v(86): extended using \"x\" or \"z\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525278884951 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_first_computer.v 1 1 " "Using design file de10_lite_first_computer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_First_Computer " "Found entity 1: DE10_Lite_First_Computer" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278884951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1525278884951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n de10_lite_first_computer.v(89) " "Verilog HDL Implicit Net warning at de10_lite_first_computer.v(89): created implicit net for \"reset_n\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278884951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Lite_First_Computer " "Elaborating entity \"DE10_Lite_First_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525278884951 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de10_lite_first_computer.v(22) " "Output port \"HEX0\" at de10_lite_first_computer.v(22) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de10_lite_first_computer.v(23) " "Output port \"HEX1\" at de10_lite_first_computer.v(23) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de10_lite_first_computer.v(24) " "Output port \"HEX2\" at de10_lite_first_computer.v(24) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de10_lite_first_computer.v(25) " "Output port \"HEX3\" at de10_lite_first_computer.v(25) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de10_lite_first_computer.v(26) " "Output port \"HEX4\" at de10_lite_first_computer.v(26) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de10_lite_first_computer.v(27) " "Output port \"HEX5\" at de10_lite_first_computer.v(27) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de10_lite_first_computer.v(39) " "Output port \"VGA_B\" at de10_lite_first_computer.v(39) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de10_lite_first_computer.v(40) " "Output port \"VGA_G\" at de10_lite_first_computer.v(40) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de10_lite_first_computer.v(42) " "Output port \"VGA_R\" at de10_lite_first_computer.v(42) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de10_lite_first_computer.v(41) " "Output port \"VGA_HS\" at de10_lite_first_computer.v(41) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de10_lite_first_computer.v(43) " "Output port \"VGA_VS\" at de10_lite_first_computer.v(43) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N de10_lite_first_computer.v(46) " "Output port \"GSENSOR_CS_N\" at de10_lite_first_computer.v(46) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK de10_lite_first_computer.v(48) " "Output port \"GSENSOR_SCLK\" at de10_lite_first_computer.v(48) has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525278885078 "|DE10_Lite_First_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione NiosII_esercitazione:u0 " "Elaborating entity \"NiosII_esercitazione\" for hierarchy \"NiosII_esercitazione:u0\"" {  } { { "de10_lite_first_computer.v" "u0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_LCD_reset_n NiosII_esercitazione:u0\|NiosII_esercitazione_LCD_reset_n:lcd_reset_n " "Elaborating entity \"NiosII_esercitazione_LCD_reset_n\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_LCD_reset_n:lcd_reset_n\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "lcd_reset_n" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_LEDs NiosII_esercitazione:u0\|NiosII_esercitazione_LEDs:leds " "Elaborating entity \"NiosII_esercitazione_LEDs\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_LEDs:leds\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "leds" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Controller NiosII_esercitazione:u0\|LT24_Controller:lt24_controller_0 " "Elaborating entity \"LT24_Controller\" for hierarchy \"NiosII_esercitazione:u0\|LT24_Controller:lt24_controller_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "lt24_controller_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_jtag_uart_0 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NiosII_esercitazione_jtag_uart_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "jtag_uart_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_jtag_uart_0_scfifo_w NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w " "Elaborating entity \"NiosII_esercitazione_jtag_uart_0_scfifo_w\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "the_NiosII_esercitazione_jtag_uart_0_scfifo_w" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "wfifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278885718 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525278885718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278885796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278885796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278885828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278885828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278885859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278885859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278885968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278885968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278885968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278886111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278886111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278886111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278886189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278886189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_w:the_NiosII_esercitazione_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278886189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_jtag_uart_0_scfifo_r NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_r:the_NiosII_esercitazione_jtag_uart_0_scfifo_r " "Elaborating entity \"NiosII_esercitazione_jtag_uart_0_scfifo_r\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|NiosII_esercitazione_jtag_uart_0_scfifo_r:the_NiosII_esercitazione_jtag_uart_0_scfifo_r\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "the_NiosII_esercitazione_jtag_uart_0_scfifo_r" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278886221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278886611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278886643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278886643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278886643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278886643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278886643 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525278886643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosII_esercitazione_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "mm_clock_crossing_bridge_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc " "Elaborating entity \"NiosII_esercitazione_proc\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "proc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu " "Elaborating entity \"NiosII_esercitazione_proc_cpu\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc.v" "cpu" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_test_bench NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_test_bench:the_NiosII_esercitazione_proc_cpu_test_bench " "Elaborating entity \"NiosII_esercitazione_proc_cpu_test_bench\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_test_bench:the_NiosII_esercitazione_proc_cpu_test_bench\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_test_bench" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278888930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_ic_data_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_data_module:NiosII_esercitazione_proc_cpu_ic_data " "Elaborating entity \"NiosII_esercitazione_proc_cpu_ic_data_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_data_module:NiosII_esercitazione_proc_cpu_ic_data\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_ic_data" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_data_module:NiosII_esercitazione_proc_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_data_module:NiosII_esercitazione_proc_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278889324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278889324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_data_module:NiosII_esercitazione_proc_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_data_module:NiosII_esercitazione_proc_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_ic_tag_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_tag_module:NiosII_esercitazione_proc_cpu_ic_tag " "Elaborating entity \"NiosII_esercitazione_proc_cpu_ic_tag_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_tag_module:NiosII_esercitazione_proc_cpu_ic_tag\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_ic_tag" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_tag_module:NiosII_esercitazione_proc_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_tag_module:NiosII_esercitazione_proc_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_1lc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278889631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278889631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_tag_module:NiosII_esercitazione_proc_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_ic_tag_module:NiosII_esercitazione_proc_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_bht_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_bht_module:NiosII_esercitazione_proc_cpu_bht " "Elaborating entity \"NiosII_esercitazione_proc_cpu_bht_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_bht_module:NiosII_esercitazione_proc_cpu_bht\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_bht" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_bht_module:NiosII_esercitazione_proc_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_bht_module:NiosII_esercitazione_proc_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278889835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278889835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_bht_module:NiosII_esercitazione_proc_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_bht_module:NiosII_esercitazione_proc_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_register_bank_a_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a " "Elaborating entity \"NiosII_esercitazione_proc_cpu_register_bank_a_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_register_bank_a" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278889944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278890024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278890024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_a_module:NiosII_esercitazione_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_register_bank_b_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_b_module:NiosII_esercitazione_proc_cpu_register_bank_b " "Elaborating entity \"NiosII_esercitazione_proc_cpu_register_bank_b_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_register_bank_b_module:NiosII_esercitazione_proc_cpu_register_bank_b\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_register_bank_b" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 8224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_mult_cell NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell " "Elaborating entity \"NiosII_esercitazione_proc_cpu_mult_cell\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_mult_cell" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 8809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278890415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278890415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278890927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278891052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278891177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278891224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278891255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278891271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278891302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278891334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278891365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_dc_tag_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_tag_module:NiosII_esercitazione_proc_cpu_dc_tag " "Elaborating entity \"NiosII_esercitazione_proc_cpu_dc_tag_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_tag_module:NiosII_esercitazione_proc_cpu_dc_tag\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_dc_tag" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_tag_module:NiosII_esercitazione_proc_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_tag_module:NiosII_esercitazione_proc_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_rtb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278892212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278892212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_tag_module:NiosII_esercitazione_proc_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_tag_module:NiosII_esercitazione_proc_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_dc_data_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_data_module:NiosII_esercitazione_proc_cpu_dc_data " "Elaborating entity \"NiosII_esercitazione_proc_cpu_dc_data_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_data_module:NiosII_esercitazione_proc_cpu_dc_data\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_dc_data" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_data_module:NiosII_esercitazione_proc_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_data_module:NiosII_esercitazione_proc_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278892509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278892509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_data_module:NiosII_esercitazione_proc_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_data_module:NiosII_esercitazione_proc_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_dc_victim_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_victim_module:NiosII_esercitazione_proc_cpu_dc_victim " "Elaborating entity \"NiosII_esercitazione_proc_cpu_dc_victim_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_victim_module:NiosII_esercitazione_proc_cpu_dc_victim\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_dc_victim" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 9409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_victim_module:NiosII_esercitazione_proc_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_victim_module:NiosII_esercitazione_proc_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278892712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278892712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_victim_module:NiosII_esercitazione_proc_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_dc_victim_module:NiosII_esercitazione_proc_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 10240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_debug NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_debug\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_debug" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_debug:the_NiosII_esercitazione_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278892980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_break NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_break:the_NiosII_esercitazione_proc_cpu_nios2_oci_break " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_break\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_break:the_NiosII_esercitazione_proc_cpu_nios2_oci_break\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_break" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_xbrk NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_xbrk:the_NiosII_esercitazione_proc_cpu_nios2_oci_xbrk " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_xbrk\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_xbrk:the_NiosII_esercitazione_proc_cpu_nios2_oci_xbrk\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_xbrk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_dbrk NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dbrk:the_NiosII_esercitazione_proc_cpu_nios2_oci_dbrk " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_dbrk\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dbrk:the_NiosII_esercitazione_proc_cpu_nios2_oci_dbrk\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_dbrk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_itrace NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_itrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_itrace\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_itrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_dtrace NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dtrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_dtrace\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dtrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_td_mode NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dtrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace\|NiosII_esercitazione_proc_cpu_nios2_oci_td_mode:NiosII_esercitazione_proc_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_td_mode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_dtrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_dtrace\|NiosII_esercitazione_proc_cpu_nios2_oci_td_mode:NiosII_esercitazione_proc_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt:the_NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt:the_NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo\|NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc:the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_pib NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_pib:the_NiosII_esercitazione_proc_cpu_nios2_oci_pib " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_pib\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_pib:the_NiosII_esercitazione_proc_cpu_nios2_oci_pib\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_pib" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_oci_im NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_im:the_NiosII_esercitazione_proc_cpu_nios2_oci_im " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_oci_im\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_oci_im:the_NiosII_esercitazione_proc_cpu_nios2_oci_im\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_im" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_avalon_reg NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_avalon_reg:the_NiosII_esercitazione_proc_cpu_nios2_avalon_reg " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_avalon_reg\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_avalon_reg:the_NiosII_esercitazione_proc_cpu_nios2_avalon_reg\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_avalon_reg" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_nios2_ocimem NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem " "Elaborating entity \"NiosII_esercitazione_proc_cpu_nios2_ocimem\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_ocimem" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278893952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_ociram_sp_ram_module NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram " "Elaborating entity \"NiosII_esercitazione_proc_cpu_ociram_sp_ram_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "NiosII_esercitazione_proc_cpu_ociram_sp_ram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278894202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278894202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_nios2_ocimem:the_NiosII_esercitazione_proc_cpu_nios2_ocimem\|NiosII_esercitazione_proc_cpu_ociram_sp_ram_module:NiosII_esercitazione_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_debug_slave_wrapper NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper " "Elaborating entity \"NiosII_esercitazione_proc_cpu_debug_slave_wrapper\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_debug_slave_tck NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|NiosII_esercitazione_proc_cpu_debug_slave_tck:the_NiosII_esercitazione_proc_cpu_debug_slave_tck " "Elaborating entity \"NiosII_esercitazione_proc_cpu_debug_slave_tck\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|NiosII_esercitazione_proc_cpu_debug_slave_tck:the_NiosII_esercitazione_proc_cpu_debug_slave_tck\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "the_NiosII_esercitazione_proc_cpu_debug_slave_tck" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_proc_cpu_debug_slave_sysclk NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|NiosII_esercitazione_proc_cpu_debug_slave_sysclk:the_NiosII_esercitazione_proc_cpu_debug_slave_sysclk " "Elaborating entity \"NiosII_esercitazione_proc_cpu_debug_slave_sysclk\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|NiosII_esercitazione_proc_cpu_debug_slave_sysclk:the_NiosII_esercitazione_proc_cpu_debug_slave_sysclk\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "the_NiosII_esercitazione_proc_cpu_debug_slave_sysclk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" "NiosII_esercitazione_proc_cpu_debug_slave_phy" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci\|NiosII_esercitazione_proc_cpu_debug_slave_wrapper:the_NiosII_esercitazione_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosII_esercitazione_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_push_button NiosII_esercitazione:u0\|NiosII_esercitazione_push_button:push_button " "Elaborating entity \"NiosII_esercitazione_push_button\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_push_button:push_button\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "push_button" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_sdram NiosII_esercitazione:u0\|NiosII_esercitazione_sdram:sdram " "Elaborating entity \"NiosII_esercitazione_sdram\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_sdram:sdram\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "sdram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_sdram_input_efifo_module NiosII_esercitazione:u0\|NiosII_esercitazione_sdram:sdram\|NiosII_esercitazione_sdram_input_efifo_module:the_NiosII_esercitazione_sdram_input_efifo_module " "Elaborating entity \"NiosII_esercitazione_sdram_input_efifo_module\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_sdram:sdram\|NiosII_esercitazione_sdram_input_efifo_module:the_NiosII_esercitazione_sdram_input_efifo_module\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "the_NiosII_esercitazione_sdram_input_efifo_module" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_sliders NiosII_esercitazione:u0\|NiosII_esercitazione_sliders:sliders " "Elaborating entity \"NiosII_esercitazione_sliders\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_sliders:sliders\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "sliders" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_sysid_qsys_0 NiosII_esercitazione:u0\|NiosII_esercitazione_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"NiosII_esercitazione_sysid_qsys_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_sysid_qsys_0:sysid_qsys_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "sysid_qsys_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278894986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_system_pll NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll " "Elaborating entity \"NiosII_esercitazione_system_pll\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "system_pll" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_system_pll_stdsync_sv6 NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"NiosII_esercitazione_system_pll_stdsync_sv6\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_stdsync_sv6:stdsync2\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "stdsync2" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_system_pll_dffpipe_l2c NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_stdsync_sv6:stdsync2\|NiosII_esercitazione_system_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"NiosII_esercitazione_system_pll_dffpipe_l2c\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_stdsync_sv6:stdsync2\|NiosII_esercitazione_system_pll_dffpipe_l2c:dffpipe3\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "dffpipe3" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_system_pll_altpll_a5t2 NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1 " "Elaborating entity \"NiosII_esercitazione_system_pll_altpll_a5t2\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "sd1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_timer_0 NiosII_esercitazione:u0\|NiosII_esercitazione_timer_0:timer_0 " "Elaborating entity \"NiosII_esercitazione_timer_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_timer_0:timer_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "timer_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_touch_panel_busy NiosII_esercitazione:u0\|NiosII_esercitazione_touch_panel_busy:touch_panel_busy " "Elaborating entity \"NiosII_esercitazione_touch_panel_busy\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_touch_panel_busy:touch_panel_busy\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "touch_panel_busy" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_touch_panel_pen_irq_n NiosII_esercitazione:u0\|NiosII_esercitazione_touch_panel_pen_irq_n:touch_panel_pen_irq_n " "Elaborating entity \"NiosII_esercitazione_touch_panel_pen_irq_n\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_touch_panel_pen_irq_n:touch_panel_pen_irq_n\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "touch_panel_pen_irq_n" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_touch_panel_spi NiosII_esercitazione:u0\|NiosII_esercitazione_touch_panel_spi:touch_panel_spi " "Elaborating entity \"NiosII_esercitazione_touch_panel_spi\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_touch_panel_spi:touch_panel_spi\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "touch_panel_spi" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "mm_interconnect_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_data_master_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_instruction_master_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278895992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "lt24_controller_0_avalon_slave_0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_debug_mem_slave_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_debug_mem_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_pll_pll_slave_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "system_pll_pll_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "lcd_reset_n_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "touch_panel_spi_spi_control_port_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_agent\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_data_master_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_agent\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_instruction_master_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 2611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 2736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 2777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278896993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router:router " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router:router\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router:router\|NiosII_esercitazione_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router:router\|NiosII_esercitazione_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_001 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_001\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_001:router_001\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_001_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_001:router_001\|NiosII_esercitazione_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_001:router_001\|NiosII_esercitazione_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_002 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_002\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_002:router_002\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_002_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_002:router_002\|NiosII_esercitazione_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_002:router_002\|NiosII_esercitazione_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_003 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_003\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_003:router_003\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_003" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_003_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_003:router_003\|NiosII_esercitazione_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_003:router_003\|NiosII_esercitazione_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_005 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_005\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_005:router_005\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_005" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_005_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_005:router_005\|NiosII_esercitazione_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_005_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_005:router_005\|NiosII_esercitazione_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_008 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_008\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_008:router_008\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_008" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_008_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_008:router_008\|NiosII_esercitazione_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_008_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_008:router_008\|NiosII_esercitazione_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_009 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_009\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_009:router_009\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_009" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_009_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_009:router_009\|NiosII_esercitazione_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_009_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_009:router_009\|NiosII_esercitazione_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_010 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_010\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_010:router_010\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "router_010" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_router_010_default_decode NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_010:router_010\|NiosII_esercitazione_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_router_010_default_decode\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_router_010:router_010\|NiosII_esercitazione_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_data_master_limiter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_data_master_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_instruction_master_limiter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "proc_instruction_master_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278897974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_demux NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_demux\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_demux_001 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_demux_002 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_demux_002\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_mux NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_mux\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_cmd_mux_002 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 5787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_demux NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_demux\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_demux_001 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_demux_002 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_demux_005 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_demux_005\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_demux_007 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_demux_007\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_mux NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_mux\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_mux_001 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_rsp_mux_002 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_rsp_mux_002\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_rsp_mux_002.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525278898837 "|DE10_Lite_First_Computer|NiosII_esercitazione:u0|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525278898837 "|DE10_Lite_First_Computer|NiosII_esercitazione:u0|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525278898837 "|DE10_Lite_First_Computer|NiosII_esercitazione:u0|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "crosser" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278898977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0.v" 6956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_esercitazione_irq_mapper NiosII_esercitazione:u0\|NiosII_esercitazione_irq_mapper:irq_mapper " "Elaborating entity \"NiosII_esercitazione_irq_mapper\" for hierarchy \"NiosII_esercitazione:u0\|NiosII_esercitazione_irq_mapper:irq_mapper\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "irq_mapper" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "irq_synchronizer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278899368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278899368 ""}  } { { "NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525278899368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"NiosII_esercitazione:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosII_esercitazione:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "rst_controller" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosII_esercitazione:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosII_esercitazione:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosII_esercitazione:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "rst_controller_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278899477 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1525278902002 "|DE10_Lite_First_Computer|NiosII_esercitazione:u0|NiosII_esercitazione_proc:proc|NiosII_esercitazione_proc_cpu:cpu|NiosII_esercitazione_proc_cpu_nios2_oci:the_NiosII_esercitazione_proc_cpu_nios2_oci|NiosII_esercitazione_proc_cpu_nios2_oci_itrace:the_NiosII_esercitazione_proc_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525278903442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.02.18:35:08 Progress: Loading sld558bbc97/alt_sld_fab_wrapper_hw.tcl " "2018.05.02.18:35:08 Progress: Loading sld558bbc97/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278908468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278911352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278911662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278913601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278913742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278913883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278914055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278914070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278914070 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525278914993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld558bbc97/alt_sld_fab.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278915275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278915275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278915400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278915400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278915400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278915400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278915478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278915478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278915606 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278915606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278915606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278915697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278915697 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "NiosII_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1525278921843 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525278921843 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525278925865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525278925865 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525278925865 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525278925865 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525278925865 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525278925865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278926084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926084 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525278926084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7c1 " "Found entity 1: altsyncram_e7c1" {  } { { "db/altsyncram_e7c1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_e7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278926131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278926131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278926209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525278926209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278926256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278926256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278926334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NiosII_esercitazione:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926334 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525278926334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7c1 " "Found entity 1: altsyncram_g7c1" {  } { { "db/altsyncram_g7c1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/altsyncram_g7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278926396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278926396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278926662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926662 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525278926662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278926712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278926712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278926837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NiosII_esercitazione:u0\|NiosII_esercitazione_proc:proc\|NiosII_esercitazione_proc_cpu:cpu\|NiosII_esercitazione_proc_cpu_mult_cell:the_NiosII_esercitazione_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525278926837 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525278926837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525278926884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278926884 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1525278928418 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1525278928418 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1525278928496 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1525278928496 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1525278928496 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1525278928496 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1525278928496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525278928528 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525278928778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525278928778 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1525278928778 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 442 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" 243 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" 132 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 356 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_touch_panel_spi.v" 253 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_sdram.v" 306 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 352 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 7655 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 2618 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 5916 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 7664 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 4044 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_proc_cpu.v" 5835 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 285 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_timer_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525278928887 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525278928887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|LT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525278932217 "|DE10_Lite_First_Computer|LT24_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525278932217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278932989 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "524 " "524 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525278938374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278938916 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525278939572 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525278939572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278939849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.map.smsg " "Generated suppressed messages file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/DE10_Lite_First_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278941556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525278945240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525278945240 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 151 -1 0 } } { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 307 0 0 } } { "NiosII_esercitazione/synthesis/NiosII_esercitazione.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/NiosII_esercitazione.v" 341 0 0 } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 129 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525278945978 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525278946462 "|DE10_Lite_First_Computer|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525278946462 "|DE10_Lite_First_Computer|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525278946462 "|DE10_Lite_First_Computer|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525278946462 "|DE10_Lite_First_Computer|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525278946462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7021 " "Implemented 7021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525278946462 ""} { "Info" "ICUT_CUT_TM_OPINS" "123 " "Implemented 123 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525278946462 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525278946462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6505 " "Implemented 6505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525278946462 ""} { "Info" "ICUT_CUT_TM_RAMS" "327 " "Implemented 327 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525278946462 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525278946462 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525278946462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525278946462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "910 " "Peak virtual memory: 910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525278946656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 18:35:46 2018 " "Processing ended: Wed May 02 18:35:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525278946656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525278946656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525278946656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525278946656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525278950002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525278950002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:35:48 2018 " "Processing started: Wed May 02 18:35:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525278950002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525278950002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525278950002 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525278950833 ""}
{ "Info" "0" "" "Project  = DE10_Lite_First_Computer" {  } {  } 0 0 "Project  = DE10_Lite_First_Computer" 0 0 "Fitter" 0 0 1525278950833 ""}
{ "Info" "0" "" "Revision = DE10_Lite_First_Computer" {  } {  } 0 0 "Revision = DE10_Lite_First_Computer" 0 0 "Fitter" 0 0 1525278950833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525278951130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525278951130 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Lite_First_Computer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_Lite_First_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525278951192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525278951243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525278951243 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[0\] port" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 2092 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525278951352 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[1\] port" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 2093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525278951352 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[3\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for NiosII_esercitazione:u0\|NiosII_esercitazione_system_pll:system_pll\|NiosII_esercitazione_system_pll_altpll_a5t2:sd1\|wire_pll7_clk\[3\] port" {  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 2095 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525278951352 ""}  } { { "NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/NiosII_esercitazione_system_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 2092 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1525278951352 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525278951852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525278951883 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525278952725 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525278952725 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 17994 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525278952855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 17996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525278952855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 17998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525278952855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 18000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525278952855 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525278952855 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1525278952855 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1525278952855 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1525278952855 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1525278952855 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525278952870 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525278953896 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX1\[1\] 6 3.3-V LVTTL 2.5 V " "Pin HEX1\[1\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 722 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX1\[2\] 6 3.3-V LVTTL 2.5 V " "Pin HEX1\[2\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 723 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX2\[0\] 6 3.3-V LVTTL 2.5 V " "Pin HEX2\[0\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 729 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX2\[3\] 6 3.3-V LVTTL 2.5 V " "Pin HEX2\[3\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 732 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX2\[4\] 6 3.3-V LVTTL 2.5 V " "Pin HEX2\[4\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 733 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX2\[5\] 6 3.3-V LVTTL 2.5 V " "Pin HEX2\[5\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 734 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX2\[6\] 6 3.3-V LVTTL 2.5 V " "Pin HEX2\[6\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 735 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX3\[0\] 6 3.3-V LVTTL 2.5 V " "Pin HEX3\[0\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 737 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX3\[1\] 6 3.3-V LVTTL 2.5 V " "Pin HEX3\[1\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 738 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX3\[2\] 6 3.3-V LVTTL 2.5 V " "Pin HEX3\[2\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX3\[4\] 6 3.3-V LVTTL 2.5 V " "Pin HEX3\[4\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX3\[5\] 6 3.3-V LVTTL 2.5 V " "Pin HEX3\[5\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 742 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX3\[6\] 6 3.3-V LVTTL 2.5 V " "Pin HEX3\[6\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 743 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX3\[7\] 6 3.3-V LVTTL 2.5 V " "Pin HEX3\[7\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 744 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX4\[0\] 6 3.3-V LVTTL 2.5 V " "Pin HEX4\[0\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 745 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX4\[1\] 6 3.3-V LVTTL 2.5 V " "Pin HEX4\[1\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX4\[2\] 6 3.3-V LVTTL 2.5 V " "Pin HEX4\[2\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 747 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX4\[3\] 6 3.3-V LVTTL 2.5 V " "Pin HEX4\[3\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 748 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX4\[4\] 6 3.3-V LVTTL 2.5 V " "Pin HEX4\[4\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 749 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX4\[5\] 6 3.3-V LVTTL 2.5 V " "Pin HEX4\[5\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 750 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX4\[6\] 6 3.3-V LVTTL 2.5 V " "Pin HEX4\[6\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 751 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX4\[7\] 6 3.3-V LVTTL 2.5 V " "Pin HEX4\[7\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 752 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX5\[0\] 6 3.3-V LVTTL 2.5 V " "Pin HEX5\[0\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 753 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX5\[1\] 6 3.3-V LVTTL 2.5 V " "Pin HEX5\[1\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX5\[2\] 6 3.3-V LVTTL 2.5 V " "Pin HEX5\[2\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 755 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX5\[3\] 6 3.3-V LVTTL 2.5 V " "Pin HEX5\[3\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 756 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX5\[4\] 6 3.3-V LVTTL 2.5 V " "Pin HEX5\[4\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX5\[5\] 6 3.3-V LVTTL 2.5 V " "Pin HEX5\[5\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 758 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX5\[6\] 6 3.3-V LVTTL 2.5 V " "Pin HEX5\[6\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 759 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "HEX5\[7\] 6 3.3-V LVTTL 2.5 V " "Pin HEX5\[7\] is incompatible with I/O bank 6.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 760 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525278954646 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525278959178 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1525278959240 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 762 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 761 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 774 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 782 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 779 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 778 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 777 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 776 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525278959256 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1525278959256 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "19 " "Following 19 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 829 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 830 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 666 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 667 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 668 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 669 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 672 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 673 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 674 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 676 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 677 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 680 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 813 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525278959256 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1525278959256 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "68 " "Following 68 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Pin DRAM_CKE has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 818 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 722 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 723 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Pin HEX2\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 729 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Pin HEX2\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 732 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Pin HEX2\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 733 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Pin HEX2\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 734 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Pin HEX2\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 735 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Pin HEX3\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 737 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Pin HEX3\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 738 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Pin HEX3\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Pin HEX3\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Pin HEX3\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 742 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Pin HEX3\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 743 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[7\] GND " "Pin HEX3\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 744 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Pin HEX4\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 745 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Pin HEX4\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Pin HEX4\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 747 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Pin HEX4\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 748 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Pin HEX4\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 749 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Pin HEX4\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 750 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Pin HEX4\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 751 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[7\] GND " "Pin HEX4\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 752 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Pin HEX5\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 753 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Pin HEX5\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Pin HEX5\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 755 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Pin HEX5\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 756 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Pin HEX5\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Pin HEX5\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 758 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Pin HEX5\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 759 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[7\] GND " "Pin HEX5\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 760 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Pin VGA_B\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 783 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Pin VGA_B\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 784 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Pin VGA_B\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 785 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Pin VGA_B\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 786 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Pin VGA_G\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Pin VGA_G\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 788 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Pin VGA_G\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 789 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Pin VGA_G\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 790 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_HS GND " "Pin VGA_HS has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 825 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Pin VGA_R\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 791 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Pin VGA_R\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 792 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Pin VGA_R\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 793 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Pin VGA_R\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_VS GND " "Pin VGA_VS has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 826 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GSENSOR_CS_N GND " "Pin GSENSOR_CS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_CS_N } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 827 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GSENSOR_SCLK GND " "Pin GSENSOR_SCLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SCLK } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 828 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LT24_LCD_ON VCC " "Pin LT24_LCD_ON has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LT24_LCD_ON } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 838 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LT24_RD_N VCC " "Pin LT24_RD_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LT24_RD_N } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 839 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GSENSOR_SDI VCC " "Pin GSENSOR_SDI has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 829 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GSENSOR_SDO VCC " "Pin GSENSOR_SDO has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 830 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[0\] VCC " "Pin ARDUINO_IO\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 666 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[1\] VCC " "Pin ARDUINO_IO\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 667 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[2\] VCC " "Pin ARDUINO_IO\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 668 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[3\] VCC " "Pin ARDUINO_IO\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 669 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[4\] VCC " "Pin ARDUINO_IO\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[5\] VCC " "Pin ARDUINO_IO\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[6\] VCC " "Pin ARDUINO_IO\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 672 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[7\] VCC " "Pin ARDUINO_IO\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 673 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[8\] VCC " "Pin ARDUINO_IO\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 674 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[9\] VCC " "Pin ARDUINO_IO\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[10\] VCC " "Pin ARDUINO_IO\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 676 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[11\] VCC " "Pin ARDUINO_IO\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 677 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[12\] VCC " "Pin ARDUINO_IO\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[13\] VCC " "Pin ARDUINO_IO\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[14\] VCC " "Pin ARDUINO_IO\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 680 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[15\] VCC " "Pin ARDUINO_IO\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N VCC " "Pin ARDUINO_RESET_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/de10_lite_first_computer.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/" { { 0 { 0 ""} 0 813 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1525278959256 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1525278959256 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 31 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 31 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525278959979 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 02 18:35:59 2018 " "Processing ended: Wed May 02 18:35:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525278959979 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525278959979 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525278959979 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525278959979 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 33 s 112 s " "Quartus Prime Full Compilation was unsuccessful. 33 errors, 112 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525278960849 ""}
