

================================================================
== Vivado HLS Report for 'MatcherRee'
================================================================
* Date:           Sat Mar  9 18:41:44 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     159|     151|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      96|
|Register         |        -|      -|     312|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     471|     247|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_6_5_fu_459_p2              |     +    |      0|   0|  16|          16|          16|
    |tmp1_fu_423_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp2_fu_429_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp3_fu_453_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp4_fu_441_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp5_fu_447_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp_fu_435_p2                     |     +    |      0|   0|  16|          16|          16|
    |ap_block_state2_io                |    and   |      0|   0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|   0|   2|           1|           1|
    |i_data_V_data_V_0_load_A          |    and   |      0|   0|   2|           1|           1|
    |i_data_V_data_V_0_load_B          |    and   |      0|   0|   2|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |i_data_V_data_V_0_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 159| 151|         127|         126|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |i_data_V_data_V_0_data_out  |   9|          2|   32|         64|
    |i_data_V_data_V_0_state     |  15|          3|    2|          6|
    |i_data_V_last_V_0_state     |  15|          3|    2|          6|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  96|         20|   74|        156|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_474  |   1|   0|    1|          0|
    |buffQ_V_0                                   |  11|   0|   16|          5|
    |buffQ_V_1                                   |  11|   0|   16|          5|
    |buffQ_V_10                                  |  11|   0|   16|          5|
    |buffQ_V_11                                  |  11|   0|   16|          5|
    |buffQ_V_12                                  |  11|   0|   16|          5|
    |buffQ_V_13                                  |  11|   0|   16|          5|
    |buffQ_V_14                                  |  11|   0|   16|          5|
    |buffQ_V_2                                   |  11|   0|   16|          5|
    |buffQ_V_3                                   |  11|   0|   16|          5|
    |buffQ_V_4                                   |  11|   0|   16|          5|
    |buffQ_V_5                                   |  11|   0|   16|          5|
    |buffQ_V_6                                   |  11|   0|   16|          5|
    |buffQ_V_7                                   |  11|   0|   16|          5|
    |buffQ_V_8                                   |  11|   0|   16|          5|
    |buffQ_V_9                                   |  11|   0|   16|          5|
    |currentState                                |   1|   0|    1|          0|
    |currentState_load_reg_474                   |   1|   0|    1|          0|
    |i_data_V_data_V_0_payload_A                 |  32|   0|   32|          0|
    |i_data_V_data_V_0_payload_B                 |  32|   0|   32|          0|
    |i_data_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |i_data_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |i_data_V_data_V_0_state                     |   2|   0|    2|          0|
    |i_data_V_last_V_0_state                     |   2|   0|    2|          0|
    |o_data_V_data_V_1_payload_A                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                     |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                     |   2|   0|    2|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 312|   0|  387|         75|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    MatcherRee   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    MatcherRee   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 1.40ns
ST_1: start_V_read (38)  [1/1] 0.00ns
.preheader252.preheader:6  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (44)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:66
.preheader252.preheader:12  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_6 (46)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:73
.preheader252.preheader:14  br i1 %currentState_load, label %2, label %0

ST_1: StgValue_7 (48)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:75
:0  br i1 %start_V_read, label %1, label %._crit_edge259

ST_1: StgValue_8 (50)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:76
:0  store i1 true, i1* @currentState, align 1

ST_1: empty (55)  [2/2] 0.00ns  loc: matchedRee/matched.cpp:80
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)


 <State 2>: 4.22ns
ST_2: empty (55)  [1/2] 0.00ns  loc: matchedRee/matched.cpp:80
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

ST_2: tmp_data_V_1 (56)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:80
:1  %tmp_data_V_1 = extractvalue { i32, i1 } %empty, 0

ST_2: buffQ_V_14_load (57)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:2  %buffQ_V_14_load = load i16* @buffQ_V_14, align 4

ST_2: buffQ_V_13_load (58)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:3  %buffQ_V_13_load = load i16* @buffQ_V_13, align 2

ST_2: StgValue_14 (59)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:4  store i16 %buffQ_V_13_load, i16* @buffQ_V_14, align 4

ST_2: buffQ_V_12_load (60)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:5  %buffQ_V_12_load = load i16* @buffQ_V_12, align 8

ST_2: StgValue_16 (61)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:6  store i16 %buffQ_V_12_load, i16* @buffQ_V_13, align 2

ST_2: buffQ_V_11_load (62)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:7  %buffQ_V_11_load = load i16* @buffQ_V_11, align 2

ST_2: StgValue_18 (63)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:8  store i16 %buffQ_V_11_load, i16* @buffQ_V_12, align 8

ST_2: buffQ_V_10_load (64)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:9  %buffQ_V_10_load = load i16* @buffQ_V_10, align 4

ST_2: StgValue_20 (65)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:10  store i16 %buffQ_V_10_load, i16* @buffQ_V_11, align 2

ST_2: buffQ_V_9_load (66)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:11  %buffQ_V_9_load = load i16* @buffQ_V_9, align 2

ST_2: StgValue_22 (67)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:12  store i16 %buffQ_V_9_load, i16* @buffQ_V_10, align 4

ST_2: buffQ_V_8_load (68)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:13  %buffQ_V_8_load = load i16* @buffQ_V_8, align 16

ST_2: StgValue_24 (69)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:14  store i16 %buffQ_V_8_load, i16* @buffQ_V_9, align 2

ST_2: buffI_V_8_load (70)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:15  %buffI_V_8_load = load i16* @buffI_V_8, align 16

ST_2: StgValue_26 (71)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:16  store i16 %buffI_V_8_load, i16* @buffI_V_9, align 2

ST_2: buffQ_V_7_load (72)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:17  %buffQ_V_7_load = load i16* @buffQ_V_7, align 2

ST_2: StgValue_28 (73)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:18  store i16 %buffQ_V_7_load, i16* @buffQ_V_8, align 16

ST_2: buffI_V_7_load (74)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:19  %buffI_V_7_load = load i16* @buffI_V_7, align 2

ST_2: StgValue_30 (75)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:20  store i16 %buffI_V_7_load, i16* @buffI_V_8, align 16

ST_2: buffQ_V_6_load (76)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:21  %buffQ_V_6_load = load i16* @buffQ_V_6, align 4

ST_2: StgValue_32 (77)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:22  store i16 %buffQ_V_6_load, i16* @buffQ_V_7, align 2

ST_2: buffI_V_6_load (78)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:23  %buffI_V_6_load = load i16* @buffI_V_6, align 4

ST_2: StgValue_34 (79)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:24  store i16 %buffI_V_6_load, i16* @buffI_V_7, align 2

ST_2: buffQ_V_5_load (80)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:25  %buffQ_V_5_load = load i16* @buffQ_V_5, align 2

ST_2: StgValue_36 (81)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:26  store i16 %buffQ_V_5_load, i16* @buffQ_V_6, align 4

ST_2: buffI_V_5_load (82)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:27  %buffI_V_5_load = load i16* @buffI_V_5, align 2

ST_2: StgValue_38 (83)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:28  store i16 %buffI_V_5_load, i16* @buffI_V_6, align 4

ST_2: buffQ_V_4_load (84)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:29  %buffQ_V_4_load = load i16* @buffQ_V_4, align 8

ST_2: StgValue_40 (85)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:30  store i16 %buffQ_V_4_load, i16* @buffQ_V_5, align 2

ST_2: buffI_V_4_load (86)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:31  %buffI_V_4_load = load i16* @buffI_V_4, align 8

ST_2: StgValue_42 (87)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:32  store i16 %buffI_V_4_load, i16* @buffI_V_5, align 2

ST_2: buffQ_V_3_load (88)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:33  %buffQ_V_3_load = load i16* @buffQ_V_3, align 2

ST_2: StgValue_44 (89)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:34  store i16 %buffQ_V_3_load, i16* @buffQ_V_4, align 8

ST_2: buffI_V_3_load (90)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:35  %buffI_V_3_load = load i16* @buffI_V_3, align 2

ST_2: StgValue_46 (91)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:36  store i16 %buffI_V_3_load, i16* @buffI_V_4, align 8

ST_2: buffQ_V_2_load (92)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:37  %buffQ_V_2_load = load i16* @buffQ_V_2, align 4

ST_2: StgValue_48 (93)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:38  store i16 %buffQ_V_2_load, i16* @buffQ_V_3, align 2

ST_2: buffI_V_2_load (94)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:39  %buffI_V_2_load = load i16* @buffI_V_2, align 4

ST_2: StgValue_50 (95)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:40  store i16 %buffI_V_2_load, i16* @buffI_V_3, align 2

ST_2: buffQ_V_1_load (96)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:41  %buffQ_V_1_load = load i16* @buffQ_V_1, align 2

ST_2: StgValue_52 (97)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:42  store i16 %buffQ_V_1_load, i16* @buffQ_V_2, align 4

ST_2: buffI_V_1_load (98)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:43  %buffI_V_1_load = load i16* @buffI_V_1, align 2

ST_2: StgValue_54 (99)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:44  store i16 %buffI_V_1_load, i16* @buffI_V_2, align 4

ST_2: buffQ_V_0_load (100)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:45  %buffQ_V_0_load = load i16* @buffQ_V_0, align 16

ST_2: StgValue_56 (101)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:46  store i16 %buffQ_V_0_load, i16* @buffQ_V_1, align 2

ST_2: buffI_V_0_load (102)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:47  %buffI_V_0_load = load i16* @buffI_V_0, align 16

ST_2: StgValue_58 (103)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:48  store i16 %buffI_V_0_load, i16* @buffI_V_1, align 2

ST_2: tmp_1 (104)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:80
:49  %tmp_1 = trunc i32 %tmp_data_V_1 to i11

ST_2: tmp_5 (105)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:86
:50  %tmp_5 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_1, i5 0)

ST_2: StgValue_61 (106)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:86
:51  store i16 %tmp_5, i16* @buffQ_V_0, align 16

ST_2: tmp_2 (107)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:80
:52  %tmp_2 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %tmp_data_V_1, i32 16, i32 26)

ST_2: tmp_7 (108)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:87
:53  %tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_2, i5 0)

ST_2: StgValue_64 (109)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:87
:54  store i16 %tmp_7, i16* @buffI_V_0, align 16

ST_2: tmp1 (110)  [1/1] 1.68ns  loc: matchedRee/matched.cpp:91
:55  %tmp1 = add i16 %buffQ_V_1_load, %buffQ_V_0_load

ST_2: tmp2 (111)  [1/1] 1.27ns  loc: matchedRee/matched.cpp:91
:56  %tmp2 = add i16 %buffQ_V_7_load, %buffQ_V_2_load

ST_2: tmp (112)  [1/1] 1.27ns  loc: matchedRee/matched.cpp:91
:57  %tmp = add i16 %tmp1, %tmp2

ST_2: tmp4 (113)  [1/1] 1.68ns  loc: matchedRee/matched.cpp:91
:58  %tmp4 = add i16 %buffQ_V_12_load, %buffQ_V_9_load

ST_2: tmp5 (114)  [1/1] 1.68ns  loc: matchedRee/matched.cpp:91
:59  %tmp5 = add i16 %tmp_5, %buffQ_V_14_load

ST_2: tmp3 (115)  [1/1] 1.27ns  loc: matchedRee/matched.cpp:91
:60  %tmp3 = add i16 %tmp4, %tmp5

ST_2: p_Val2_6_5 (116)  [1/1] 1.27ns  loc: matchedRee/matched.cpp:91
:61  %p_Val2_6_5 = add i16 %tmp, %tmp3

ST_2: tmp_data_V (117)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:96
:62  %tmp_data_V = zext i16 %p_Val2_6_5 to i32

ST_2: StgValue_73 (118)  [2/2] 0.00ns  loc: matchedRee/matched.cpp:97
:63  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)


 <State 3>: 0.00ns
ST_3: StgValue_74 (32)  [1/1] 0.00ns
.preheader252.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !105

ST_3: StgValue_75 (33)  [1/1] 0.00ns
.preheader252.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !109

ST_3: StgValue_76 (34)  [1/1] 0.00ns
.preheader252.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !113

ST_3: StgValue_77 (35)  [1/1] 0.00ns
.preheader252.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !117

ST_3: StgValue_78 (36)  [1/1] 0.00ns
.preheader252.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !121

ST_3: StgValue_79 (37)  [1/1] 0.00ns
.preheader252.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @MatcherRee_str) nounwind

ST_3: StgValue_80 (39)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:36
.preheader252.preheader:7  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_81 (40)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:38
.preheader252.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_82 (41)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:39
.preheader252.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_83 (42)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:40
.preheader252.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_84 (43)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:41
.preheader252.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_85 (45)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:66
.preheader252.preheader:13  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_86 (51)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:77
:1  br label %._crit_edge259

ST_3: StgValue_87 (53)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:78
._crit_edge259:0  br label %._crit_edge258

ST_3: StgValue_88 (118)  [1/2] 0.00ns  loc: matchedRee/matched.cpp:97
:63  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)

ST_3: StgValue_89 (119)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:98
:64  br label %._crit_edge258

ST_3: StgValue_90 (121)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:101
._crit_edge258:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ buffQ_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffQ_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffI_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
start_V_read      (read          ) [ 0111]
currentState_load (load          ) [ 0111]
StgValue_6        (br            ) [ 0000]
StgValue_7        (br            ) [ 0000]
StgValue_8        (store         ) [ 0000]
empty             (read          ) [ 0000]
tmp_data_V_1      (extractvalue  ) [ 0000]
buffQ_V_14_load   (load          ) [ 0000]
buffQ_V_13_load   (load          ) [ 0000]
StgValue_14       (store         ) [ 0000]
buffQ_V_12_load   (load          ) [ 0000]
StgValue_16       (store         ) [ 0000]
buffQ_V_11_load   (load          ) [ 0000]
StgValue_18       (store         ) [ 0000]
buffQ_V_10_load   (load          ) [ 0000]
StgValue_20       (store         ) [ 0000]
buffQ_V_9_load    (load          ) [ 0000]
StgValue_22       (store         ) [ 0000]
buffQ_V_8_load    (load          ) [ 0000]
StgValue_24       (store         ) [ 0000]
buffI_V_8_load    (load          ) [ 0000]
StgValue_26       (store         ) [ 0000]
buffQ_V_7_load    (load          ) [ 0000]
StgValue_28       (store         ) [ 0000]
buffI_V_7_load    (load          ) [ 0000]
StgValue_30       (store         ) [ 0000]
buffQ_V_6_load    (load          ) [ 0000]
StgValue_32       (store         ) [ 0000]
buffI_V_6_load    (load          ) [ 0000]
StgValue_34       (store         ) [ 0000]
buffQ_V_5_load    (load          ) [ 0000]
StgValue_36       (store         ) [ 0000]
buffI_V_5_load    (load          ) [ 0000]
StgValue_38       (store         ) [ 0000]
buffQ_V_4_load    (load          ) [ 0000]
StgValue_40       (store         ) [ 0000]
buffI_V_4_load    (load          ) [ 0000]
StgValue_42       (store         ) [ 0000]
buffQ_V_3_load    (load          ) [ 0000]
StgValue_44       (store         ) [ 0000]
buffI_V_3_load    (load          ) [ 0000]
StgValue_46       (store         ) [ 0000]
buffQ_V_2_load    (load          ) [ 0000]
StgValue_48       (store         ) [ 0000]
buffI_V_2_load    (load          ) [ 0000]
StgValue_50       (store         ) [ 0000]
buffQ_V_1_load    (load          ) [ 0000]
StgValue_52       (store         ) [ 0000]
buffI_V_1_load    (load          ) [ 0000]
StgValue_54       (store         ) [ 0000]
buffQ_V_0_load    (load          ) [ 0000]
StgValue_56       (store         ) [ 0000]
buffI_V_0_load    (load          ) [ 0000]
StgValue_58       (store         ) [ 0000]
tmp_1             (trunc         ) [ 0000]
tmp_5             (bitconcatenate) [ 0000]
StgValue_61       (store         ) [ 0000]
tmp_2             (partselect    ) [ 0000]
tmp_7             (bitconcatenate) [ 0000]
StgValue_64       (store         ) [ 0000]
tmp1              (add           ) [ 0000]
tmp2              (add           ) [ 0000]
tmp               (add           ) [ 0000]
tmp4              (add           ) [ 0000]
tmp5              (add           ) [ 0000]
tmp3              (add           ) [ 0000]
p_Val2_6_5        (add           ) [ 0000]
tmp_data_V        (zext          ) [ 0101]
StgValue_74       (specbitsmap   ) [ 0000]
StgValue_75       (specbitsmap   ) [ 0000]
StgValue_76       (specbitsmap   ) [ 0000]
StgValue_77       (specbitsmap   ) [ 0000]
StgValue_78       (specbitsmap   ) [ 0000]
StgValue_79       (spectopmodule ) [ 0000]
StgValue_80       (specresource  ) [ 0000]
StgValue_81       (specinterface ) [ 0000]
StgValue_82       (specinterface ) [ 0000]
StgValue_83       (specinterface ) [ 0000]
StgValue_84       (specpipeline  ) [ 0000]
StgValue_85       (specreset     ) [ 0000]
StgValue_86       (br            ) [ 0000]
StgValue_87       (br            ) [ 0000]
StgValue_88       (write         ) [ 0000]
StgValue_89       (br            ) [ 0000]
StgValue_90       (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentState">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffQ_V_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffQ_V_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffQ_V_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffQ_V_11">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffQ_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffQ_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffQ_V_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffI_V_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffI_V_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffQ_V_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffI_V_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffQ_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffI_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffQ_V_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buffI_V_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buffQ_V_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buffI_V_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buffQ_V_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buffI_V_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buffQ_V_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="buffI_V_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="buffQ_V_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="buffI_V_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="buffQ_V_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffQ_V_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="buffI_V_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffI_V_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatcherRee_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="start_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="33" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="16" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="currentState_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_8_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_data_V_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="33" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buffQ_V_14_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_14_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buffQ_V_13_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_13_load/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="StgValue_14_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buffQ_V_12_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_12_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="StgValue_16_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="buffQ_V_11_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_11_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="StgValue_18_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buffQ_V_10_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_10_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="StgValue_20_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="buffQ_V_9_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_9_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="StgValue_22_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="buffQ_V_8_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_8_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="StgValue_24_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="buffI_V_8_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_8_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="StgValue_26_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="buffQ_V_7_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_7_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="StgValue_28_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="buffI_V_7_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_7_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="StgValue_30_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="buffQ_V_6_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_6_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="StgValue_32_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="buffI_V_6_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_6_load/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="StgValue_34_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="buffQ_V_5_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_5_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="StgValue_36_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="buffI_V_5_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_5_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="StgValue_38_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="buffQ_V_4_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_4_load/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="StgValue_40_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="buffI_V_4_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_4_load/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="StgValue_42_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="buffQ_V_3_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_3_load/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="StgValue_44_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="buffI_V_3_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_3_load/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="StgValue_46_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="buffQ_V_2_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_2_load/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="StgValue_48_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="buffI_V_2_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_2_load/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="StgValue_50_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="buffQ_V_1_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_1_load/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="StgValue_52_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="buffI_V_1_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_1_load/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="StgValue_54_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="buffQ_V_0_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffQ_V_0_load/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="StgValue_56_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="buffI_V_0_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffI_V_0_load/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="StgValue_58_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="11" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="StgValue_61_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="11" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="StgValue_64_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="16" slack="0"/>
<pin id="426" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="0"/>
<pin id="432" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="0"/>
<pin id="444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Val2_6_5_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6_5/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_data_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="start_V_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="2"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="currentState_load_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_data_V_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="78" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="114" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="54" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="143" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="143" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="76" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="399" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="341" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="361" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="221" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="321" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="423" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="161" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="191" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="385" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="147" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="441" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="435" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="473"><net_src comp="108" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="133" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="465" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="122" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {3 }
	Port: o_data_V_last_V | {3 }
	Port: currentState | {1 }
	Port: buffQ_V_14 | {2 }
	Port: buffQ_V_13 | {2 }
	Port: buffQ_V_12 | {2 }
	Port: buffQ_V_11 | {2 }
	Port: buffQ_V_10 | {2 }
	Port: buffQ_V_9 | {2 }
	Port: buffQ_V_8 | {2 }
	Port: buffI_V_8 | {2 }
	Port: buffI_V_9 | {2 }
	Port: buffQ_V_7 | {2 }
	Port: buffI_V_7 | {2 }
	Port: buffQ_V_6 | {2 }
	Port: buffI_V_6 | {2 }
	Port: buffQ_V_5 | {2 }
	Port: buffI_V_5 | {2 }
	Port: buffQ_V_4 | {2 }
	Port: buffI_V_4 | {2 }
	Port: buffQ_V_3 | {2 }
	Port: buffI_V_3 | {2 }
	Port: buffQ_V_2 | {2 }
	Port: buffI_V_2 | {2 }
	Port: buffQ_V_1 | {2 }
	Port: buffI_V_1 | {2 }
	Port: buffQ_V_0 | {2 }
	Port: buffI_V_0 | {2 }
 - Input state : 
	Port: MatcherRee : i_data_V_data_V | {1 }
	Port: MatcherRee : i_data_V_last_V | {1 }
	Port: MatcherRee : start_V | {1 }
	Port: MatcherRee : currentState | {1 }
	Port: MatcherRee : buffQ_V_14 | {2 }
	Port: MatcherRee : buffQ_V_13 | {2 }
	Port: MatcherRee : buffQ_V_12 | {2 }
	Port: MatcherRee : buffQ_V_11 | {2 }
	Port: MatcherRee : buffQ_V_10 | {2 }
	Port: MatcherRee : buffQ_V_9 | {2 }
	Port: MatcherRee : buffQ_V_8 | {2 }
	Port: MatcherRee : buffI_V_8 | {2 }
	Port: MatcherRee : buffQ_V_7 | {2 }
	Port: MatcherRee : buffI_V_7 | {2 }
	Port: MatcherRee : buffQ_V_6 | {2 }
	Port: MatcherRee : buffI_V_6 | {2 }
	Port: MatcherRee : buffQ_V_5 | {2 }
	Port: MatcherRee : buffI_V_5 | {2 }
	Port: MatcherRee : buffQ_V_4 | {2 }
	Port: MatcherRee : buffI_V_4 | {2 }
	Port: MatcherRee : buffQ_V_3 | {2 }
	Port: MatcherRee : buffI_V_3 | {2 }
	Port: MatcherRee : buffQ_V_2 | {2 }
	Port: MatcherRee : buffI_V_2 | {2 }
	Port: MatcherRee : buffQ_V_1 | {2 }
	Port: MatcherRee : buffI_V_1 | {2 }
	Port: MatcherRee : buffQ_V_0 | {2 }
	Port: MatcherRee : buffI_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_6 : 1
	State 2
		StgValue_14 : 1
		StgValue_16 : 1
		StgValue_18 : 1
		StgValue_20 : 1
		StgValue_22 : 1
		StgValue_24 : 1
		StgValue_26 : 1
		StgValue_28 : 1
		StgValue_30 : 1
		StgValue_32 : 1
		StgValue_34 : 1
		StgValue_36 : 1
		StgValue_38 : 1
		StgValue_40 : 1
		StgValue_42 : 1
		StgValue_44 : 1
		StgValue_46 : 1
		StgValue_48 : 1
		StgValue_50 : 1
		StgValue_52 : 1
		StgValue_54 : 1
		StgValue_56 : 1
		StgValue_58 : 1
		tmp_1 : 1
		tmp_5 : 2
		StgValue_61 : 3
		tmp_2 : 1
		tmp_7 : 2
		StgValue_64 : 3
		tmp1 : 1
		tmp2 : 1
		tmp : 2
		tmp4 : 1
		tmp5 : 3
		tmp3 : 4
		p_Val2_6_5 : 5
		tmp_data_V : 6
		StgValue_73 : 7
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        tmp1_fu_423       |    53   |    21   |
|          |        tmp2_fu_429       |    0    |    16   |
|          |        tmp_fu_435        |    0    |    16   |
|    add   |        tmp4_fu_441       |    53   |    21   |
|          |        tmp5_fu_447       |    53   |    21   |
|          |        tmp3_fu_453       |    0    |    16   |
|          |     p_Val2_6_5_fu_459    |    0    |    16   |
|----------|--------------------------|---------|---------|
|   read   | start_V_read_read_fu_108 |    0    |    0    |
|          |      grp_read_fu_114     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_122     |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|    tmp_data_V_1_fu_143   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_1_fu_381       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_5_fu_385       |    0    |    0    |
|          |       tmp_7_fu_409       |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_2_fu_399       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     tmp_data_V_fu_465    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   159   |   127   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|currentState_load_reg_474|    1   |
|   start_V_read_reg_470  |    1   |
|    tmp_data_V_reg_478   |   32   |
+-------------------------+--------+
|          Total          |   34   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_122 |  p3  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  1.029  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   159  |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   193  |   136  |
+-----------+--------+--------+--------+
