$date
	Fri Dec 26 10:36:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_flipflop_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$scope module dut $end
$var wire 1 ! Qbar $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z&
0%
0$
0#
x"
x!
$end
#10
1!
0"
1#
1%
#20
0#
1$
0%
#30
1#
1%
#40
0%
