Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun  9 20:02:55 2025
| Host         : LOREFARM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file trq_adc_top_timing_summary_routed.rpt -pb trq_adc_top_timing_summary_routed.pb -rpx trq_adc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : trq_adc_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.538        0.000                      0                   77        0.186        0.000                      0                   77        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.538        0.000                      0                   77        0.186        0.000                      0                   77        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.954ns (37.602%)  route 3.243ns (62.398%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.652    10.606    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X43Y52         FDRE                                         r  adc_inst/dac_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    12.955    adc_inst/CLK
    SLICE_X43Y52         FDRE                                         r  adc_inst/dac_value_reg[7]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X43Y52         FDRE (Setup_fdre_C_CE)      -0.205    13.144    adc_inst/dac_value_reg[7]
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.954ns (37.616%)  route 3.241ns (62.384%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.650    10.604    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    12.955    adc_inst/CLK
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[0]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X43Y51         FDRE (Setup_fdre_C_CE)      -0.205    13.144    adc_inst/dac_value_reg[0]
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.954ns (37.616%)  route 3.241ns (62.384%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.650    10.604    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    12.955    adc_inst/CLK
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[2]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X43Y51         FDRE (Setup_fdre_C_CE)      -0.205    13.144    adc_inst/dac_value_reg[2]
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.954ns (37.616%)  route 3.241ns (62.384%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.650    10.604    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    12.955    adc_inst/CLK
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[6]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X43Y51         FDRE (Setup_fdre_C_CE)      -0.205    13.144    adc_inst/dac_value_reg[6]
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.954ns (37.616%)  route 3.241ns (62.384%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.650    10.604    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    12.955    adc_inst/CLK
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.169    13.180    adc_inst/dac_value_reg[1]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.954ns (37.616%)  route 3.241ns (62.384%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.650    10.604    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    12.955    adc_inst/CLK
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[3]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.169    13.180    adc_inst/dac_value_reg[3]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.954ns (38.666%)  route 3.100ns (61.334%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.509    10.463    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X43Y54         FDRE                                         r  adc_inst/dac_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    12.954    adc_inst/CLK
    SLICE_X43Y54         FDRE                                         r  adc_inst/dac_value_reg[8]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y54         FDRE (Setup_fdre_C_CE)      -0.205    13.143    adc_inst/dac_value_reg[8]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.954ns (38.666%)  route 3.100ns (61.334%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.509    10.463    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X43Y54         FDRE                                         r  adc_inst/dac_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    12.954    adc_inst/CLK
    SLICE_X43Y54         FDRE                                         r  adc_inst/dac_value_reg[9]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y54         FDRE (Setup_fdre_C_CE)      -0.205    13.143    adc_inst/dac_value_reg[9]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.954ns (38.750%)  route 3.089ns (61.250%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.498    10.452    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X42Y54         FDRE                                         r  adc_inst/dac_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    12.954    adc_inst/CLK
    SLICE_X42Y54         FDRE                                         r  adc_inst/dac_value_reg[4]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         FDRE (Setup_fdre_C_CE)      -0.169    13.179    adc_inst/dac_value_reg[4]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 adc_inst/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.954ns (39.402%)  route 3.005ns (60.598%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.409    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  adc_inst/bit_count_reg[3]/Q
                         net (fo=26, routed)          1.091     6.919    adc_inst/bit_count_reg__0[3]
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.324     7.243 r  adc_inst/dac_value0_carry_i_9/O
                         net (fo=2, routed)           0.588     7.831    adc_inst/dac_value0_carry_i_9_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  adc_inst/dac_value0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.487    adc_inst/dac_value0_carry_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.883 r  adc_inst/dac_value0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    adc_inst/dac_value0_carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.040 r  adc_inst/dac_value0_carry__0/CO[1]
                         net (fo=3, routed)           0.581     9.621    adc_inst/dac_value0_carry__0_n_2
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.332     9.953 r  adc_inst/dac_value[9]_i_2/O
                         net (fo=10, routed)          0.415    10.368    adc_inst/dac_value[9]_i_2_n_0
    SLICE_X41Y53         FDRE                                         r  adc_inst/dac_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    12.954    adc_inst/CLK
    SLICE_X41Y53         FDRE                                         r  adc_inst/dac_value_reg[5]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y53         FDRE (Setup_fdre_C_CE)      -0.205    13.143    adc_inst/dac_value_reg[5]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  2.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 adc_inst/phase_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/digital_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.894%)  route 0.125ns (40.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.500    adc_inst/CLK
    SLICE_X40Y53         FDRE                                         r  adc_inst/phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  adc_inst/phase_reg[1]/Q
                         net (fo=2, routed)           0.125     1.765    adc_inst/phase[1]
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  adc_inst/digital_out[7]_i_2/O
                         net (fo=1, routed)           0.000     1.810    adc_inst/digital_out[7]
    SLICE_X39Y53         FDRE                                         r  adc_inst/digital_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.856     2.015    adc_inst/CLK
    SLICE_X39Y53         FDRE                                         r  adc_inst/digital_out_reg[7]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     1.625    adc_inst/digital_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 adc_inst/dac_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/digital_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.201%)  route 0.140ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.500    adc_inst/CLK
    SLICE_X43Y54         FDRE                                         r  adc_inst/dac_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  adc_inst/dac_value_reg[8]/Q
                         net (fo=4, routed)           0.140     1.781    adc_inst/p_1_in[4]
    SLICE_X43Y53         FDRE                                         r  adc_inst/digital_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.017    adc_inst/CLK
    SLICE_X43Y53         FDRE                                         r  adc_inst/digital_out_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.075     1.591    adc_inst/digital_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 start_adc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/phase_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.949%)  route 0.396ns (68.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y47         FDCE                                         r  start_adc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  start_adc_reg/Q
                         net (fo=9, routed)           0.396     2.044    adc_inst/start_adc
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.045     2.089 r  adc_inst/phase[1]_i_1/O
                         net (fo=1, routed)           0.000     2.089    adc_inst/phase[1]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  adc_inst/phase_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.017    adc_inst/CLK
    SLICE_X40Y53         FDRE                                         r  adc_inst/phase_reg[1]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.092     1.862    adc_inst/phase_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 start_adc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.004%)  route 0.395ns (67.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y47         FDCE                                         r  start_adc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  start_adc_reg/Q
                         net (fo=9, routed)           0.395     2.043    adc_inst/start_adc
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.088 r  adc_inst/dac_value[10]_i_1/O
                         net (fo=1, routed)           0.000     2.088    adc_inst/dac_value[10]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  adc_inst/dac_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.017    adc_inst/CLK
    SLICE_X40Y53         FDRE                                         r  adc_inst/dac_value_reg[10]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.091     1.861    adc_inst/dac_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 adc_inst/dac_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/digital_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.496%)  route 0.191ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.500    adc_inst/CLK
    SLICE_X40Y53         FDRE                                         r  adc_inst/dac_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  adc_inst/dac_value_reg[10]/Q
                         net (fo=4, routed)           0.191     1.832    adc_inst/p_1_in[6]
    SLICE_X43Y53         FDRE                                         r  adc_inst/digital_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.017    adc_inst/CLK
    SLICE_X43Y53         FDRE                                         r  adc_inst/digital_out_reg[6]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.076     1.592    adc_inst/digital_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adc_inst/dac_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.501    adc_inst/CLK
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  adc_inst/dac_value_reg[0]/Q
                         net (fo=3, routed)           0.168     1.810    adc_inst/dac_value_reg_n_0_[0]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.042     1.852 r  adc_inst/dac_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    adc_inst/dac_value[0]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.018    adc_inst/CLK
    SLICE_X43Y51         FDRE                                         r  adc_inst/dac_value_reg[0]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.606    adc_inst/dac_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 adc_inst/dac_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.501    adc_inst/CLK
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  adc_inst/dac_value_reg[1]/Q
                         net (fo=3, routed)           0.175     1.840    adc_inst/dac_value_reg_n_0_[1]
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.043     1.883 r  adc_inst/dac_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    adc_inst/dac_value[1]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.018    adc_inst/CLK
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[1]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.133     1.634    adc_inst/dac_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 adc_inst/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.391%)  route 0.206ns (52.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.501    adc_inst/CLK
    SLICE_X41Y52         FDRE                                         r  adc_inst/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  adc_inst/bit_count_reg[1]/Q
                         net (fo=21, routed)          0.206     1.848    adc_inst/bit_count_reg__0[1]
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.893 r  adc_inst/dac_value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.893    adc_inst/dac_value[3]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.018    adc_inst/CLK
    SLICE_X42Y51         FDRE                                         r  adc_inst/dac_value_reg[3]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121     1.638    adc_inst/dac_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adc_inst/dac_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/dac_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.500    adc_inst/CLK
    SLICE_X42Y54         FDRE                                         r  adc_inst/dac_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  adc_inst/dac_value_reg[4]/Q
                         net (fo=4, routed)           0.187     1.851    adc_inst/p_1_in[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.043     1.894 r  adc_inst/dac_value[4]_i_1/O
                         net (fo=1, routed)           0.000     1.894    adc_inst/dac_value[4]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  adc_inst/dac_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.017    adc_inst/CLK
    SLICE_X42Y54         FDRE                                         r  adc_inst/dac_value_reg[4]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.133     1.633    adc_inst/dac_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adc_inst/dac_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_inst/digital_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.462%)  route 0.207ns (59.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.500    adc_inst/CLK
    SLICE_X43Y54         FDRE                                         r  adc_inst/dac_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  adc_inst/dac_value_reg[9]/Q
                         net (fo=4, routed)           0.207     1.848    adc_inst/p_1_in[5]
    SLICE_X43Y53         FDRE                                         r  adc_inst/digital_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.017    adc_inst/CLK
    SLICE_X43Y53         FDRE                                         r  adc_inst/digital_out_reg[5]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.071     1.587    adc_inst/digital_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    adc_inst/bit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    adc_inst/bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    adc_inst/bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    adc_inst/bit_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    adc_inst/busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    adc_inst/dac_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y53    adc_inst/dac_value_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X40Y53    adc_inst/dac_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    adc_inst/dac_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    adc_inst/bit_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    adc_inst/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    adc_inst/bit_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    adc_inst/bit_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    adc_inst/busy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    adc_inst/dac_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    adc_inst/dac_value_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    adc_inst/dac_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    adc_inst/dac_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    adc_inst/dac_value_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    adc_inst/bit_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    adc_inst/bit_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    adc_inst/bit_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    adc_inst/bit_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    adc_inst/busy_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    adc_inst/dac_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    adc_inst/dac_value_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    adc_inst/dac_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    adc_inst/dac_value_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    adc_inst/dac_value_reg[2]/C



