clk_division.v,verilog,xil_defaultlib,../../../../bighomework.srcs/sources_1/ip/clk_division_0/clk_division.v,
clk_division_0.v,verilog,xil_defaultlib,../../../../bighomework.srcs/sources_1/ip/clk_division_0/sim/clk_division_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
