INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_1/sim/TestBlockDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/RAM32X32B/sim/RAM32X32B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X32B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/code_memory/sim/code_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ipshared/1a76/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ipshared/1a76/src/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module check_cond
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ipshared/1a76/src/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ipshared/1a76/src/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ipshared/1a76/src/vespa_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ipshared/1a76/src/AXI4_Lite_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI4_Lite_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/sim/TestBlockDesign_AXI4_Lite_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign_AXI4_Lite_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_auto_pc_0/sim/TestBlockDesign_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.ip_user_files/bd/TestBlockDesign/sim/TestBlockDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign
INFO: [VRFC 10-311] analyzing module TestBlockDesign_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_14MDDF7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.srcs/sim_1/new/vespa_AXI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_AXI_tb
