\doxysubsubsubsection{APB2 Peripheral Force Release Reset}
\label{group___r_c_c___a_p_b2___force___release___reset}\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}


Force or release APB2 peripheral reset.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$APBRSTR2, 0x\+FFFFFFFFU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$APBRSTR2, 0x00U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Force or release APB2 peripheral reset. 



\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_p_b2___force___release___reset_ga915c2f73eef5fc0e95d76219280ef6c0} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_ADC\_FORCE\_RESET@{\_\_HAL\_RCC\_ADC\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_ADC\_FORCE\_RESET@{\_\_HAL\_RCC\_ADC\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_ADC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga06411259bd987c32186d5851815cbd59} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_ADC\_RELEASE\_RESET@{\_\_HAL\_RCC\_ADC\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_ADC\_RELEASE\_RESET@{\_\_HAL\_RCC\_ADC\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_ADC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_APB2\_FORCE\_RESET@{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_APB2\_FORCE\_RESET@{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$APBRSTR2, 0x\+FFFFFFFFU)}

\label{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_APB2\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$APBRSTR2, 0x00U)}

\label{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_SPI1\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST})}

\label{group___r_c_c___a_p_b2___force___release___reset_gaee5b3b45c9e419c7dc2815fea8ca131f} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM14\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM14\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM14\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM14\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM14\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga241bf274a6fba46a49b50aedaf1e08d3} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM14\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM14\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM14\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM14\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM14\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga08cdf6a4295cfb02eae6a70aecf2e3ee} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM16\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM16\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_gaccce3b7168e4357d179cb5c978a7bfe6} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga829f154bfefa2317311c97650f1264aa} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM17\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM17\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga48ebe709fd10e1594c70752a05644a85} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM1\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_USART1\_FORCE\_RESET@{\_\_HAL\_RCC\_USART1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_USART1\_FORCE\_RESET@{\_\_HAL\_RCC\_USART1\_FORCE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST})}

\label{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a} 
\index{APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}!\_\_HAL\_RCC\_USART1\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET}!APB2 Peripheral Force Release Reset@{APB2 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR2, \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST})}

