ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Aug 05, 2024 at 00:12:07 CST
ncverilog
	+access+r
	-f files_core.f
		./SW_define.v
		./tb.sv
		./../SW_Core.sv
	+notimingchecks
file: ./SW_define.v
file: ./tb.sv
			$fread(test_data_ref, fp_test);
			     |
ncvlog: *W,NOSYST (./tb.sv,78|8): System function '$fread' invoked as a task. Return value will be ignored.
			$fread(test_data_read, fp_test);
			     |
ncvlog: *W,NOSYST (./tb.sv,79|8): System function '$fread' invoked as a task. Return value will be ignored.
	module worklib.tb:sv
		errors: 0, warnings: 2
file: ./../SW_Core.sv
	module worklib.SW_core:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: ..........
			i_sequence_ref 		<= {test_data_ref, {(`REF_MAX_LENGTH*2-`REF_LENGTH*2){1'b0}}};		// reference seq
			               		                                      |
ncelab: *W,ZROMCW (./tb.sv,104|58): Zero multiple concatenation multiplier, treated as zero width by enclosing concatenation.
			i_sequence_read 	<= {test_data_read, {(`READ_MAX_LENGTH*2-`READ_LENGTH*2){1'b0}}};  	// read seq
			                	                                        |
ncelab: *W,ZROMCW (./tb.sv,105|60): Zero multiple concatenation multiplier, treated as zero width by enclosing concatenation.
.......... Done
	Generating native compiled code:
		worklib.SW_core:sv <0x1a9ed8a9>
			streams:   0, words:     0
		worklib.tb:sv <0x55f66c5e>
			streams:  13, words: 27492
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Registers:                32      32
		Scalar wires:              8       -
		Vectored wires:           10       -
		Always blocks:             1       1
		Initial blocks:            3       3
		Pseudo assignments:        6       6
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_S-2021.09, Linux x86_64/64bit, 08/29/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'lab2.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
=========
ref    0 = b3617b559e87fa36a4157212b1e271ad04a7969454ec7741572af15afa5e4a62
read   0 = b3617b559e87fa36a4157212b1e271ad04a7969454ec7741572af15afa5e4a62 

Too slow, abort.
Simulation complete via $finish(1) at time 5 MS + 0
./tb.sv:147 		$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Aug 05, 2024 at 00:12:10 CST  (total: 00:00:03)
