do divider_sim.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/nickm/Downloads/lab4_solution/lab4_solution/divider_tb.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:26 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work divider_const.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package divider_const
# -- Compiling package body divider_const
# -- Loading package divider_const
# End time: 12:56:26 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:26 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work leddcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leddcd
# -- Compiling architecture data_flow of leddcd
# End time: 12:56:26 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:26 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder
# -- Compiling package body decoder
# -- Loading package decoder
# End time: 12:56:26 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:26 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package divider_const
# -- Compiling entity divider
# -- Compiling architecture behavior of divider
# End time: 12:56:26 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:26 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work display_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package divider_const
# -- Compiling entity display_divider
# -- Compiling architecture structure of display_divider
# End time: 12:56:26 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:26 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work divider_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package divider_const
# -- Loading package std_logic_textio
# -- Compiling entity divider_tb
# -- Compiling architecture behavioral of divider_tb
# End time: 12:56:26 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim "+notimingchecks" -L work work.divider_tb -wlf divider_sim.wlf 
# Start time: 12:56:26 on Nov 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.divider_const(body)
# Loading ieee.std_logic_textio(body)
# Loading work.divider_tb(behavioral)
# Loading work.divider(behavior)
# Starting simulation...
# 12 / -4 = -3 -- 0
# -8 / 2 = -4 -- 0
# 10 / 0 = OVERFLOW
# -23 / -2 = 11 -- -1
# 100 / 10 = 10 -- 0
# 150 / 50 = 3 -- 0
# 39 / 13 = 3 -- 0
# 38 / 13 = 2 -- 12
# 111 / 1 = 111 -- 0
# 111 / 2 = 55 -- 1
# Simulation complete.
quit -sim
# End time: 13:03:38 on Nov 29,2023, Elapsed time: 0:07:12
# Errors: 0, Warnings: 4
project open C:/Users/nickm/OneDrive/CE355/fpga_tank_game/combined_test/new_combined_tb
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project new_combined_tb
do overall_tb.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/nickm/OneDrive/CE355/fpga_tank_game/combined_test/new_combined_tb.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:04 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../score/score_const.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package score_const
# -- Compiling package body score_const
# -- Loading package score_const
# End time: 13:04:04 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:04 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../bullets/tank_const.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package tank_const
# -- Compiling package body tank_const
# -- Loading package tank_const
# End time: 13:04:04 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:04 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../gamestate/gamestate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package score_const
# -- Compiling entity gamestate
# -- Compiling architecture behavioral of gamestate
# End time: 13:04:04 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:04 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../tanks/tanks.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tank_const
# -- Compiling entity tank
# -- Compiling architecture behavioral of tank
# End time: 13:04:04 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:05 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../bullets/bullets.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tank_const
# -- Compiling entity bullet
# -- Compiling architecture behavioral of bullet
# End time: 13:04:05 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:05 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../bullets/move_object.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity move_object
# -- Compiling architecture behavioral of move_object
# End time: 13:04:05 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:05 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../score/score.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package score_const
# -- Compiling entity score
# -- Compiling architecture behavioral of score
# End time: 13:04:05 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:05 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work overall_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package tank_const
# -- Loading package score_const
# -- Compiling entity overall_tb
# -- Compiling architecture behavioural of overall_tb
# End time: 13:04:05 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim "+notimingchecks" -L work work.overall_tb -wlf overall_tb_sim.wlf 
# Start time: 13:04:05 on Nov 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tank_const(body)
# Loading work.score_const(body)
# Loading work.overall_tb(behavioural)
# Loading work.move_object(behavioral)
# Loading work.bullet(behavioral)
# Loading work.tank(behavioral)
# Loading work.score(behavioral)
# Loading work.gamestate(behavioral)
# ** Error: Cannot open macro file: divider_wave.do
# Error in macro ./overall_tb.do line 18
# Cannot open macro file: divider_wave.do
#     while executing
# "do divider_wave.do"
quit -sim
# End time: 13:04:42 on Nov 29,2023, Elapsed time: 0:00:37
# Errors: 1, Warnings: 2
do overall_tb.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/nickm/OneDrive/CE355/fpga_tank_game/combined_test/new_combined_tb.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:48 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../score/score_const.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package score_const
# -- Compiling package body score_const
# -- Loading package score_const
# End time: 13:04:48 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:48 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../bullets/tank_const.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package tank_const
# -- Compiling package body tank_const
# -- Loading package tank_const
# End time: 13:04:48 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:49 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../gamestate/gamestate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package score_const
# -- Compiling entity gamestate
# -- Compiling architecture behavioral of gamestate
# End time: 13:04:49 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:49 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../tanks/tanks.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tank_const
# -- Compiling entity tank
# -- Compiling architecture behavioral of tank
# End time: 13:04:49 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:49 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../bullets/bullets.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tank_const
# -- Compiling entity bullet
# -- Compiling architecture behavioral of bullet
# End time: 13:04:49 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:49 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../bullets/move_object.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity move_object
# -- Compiling architecture behavioral of move_object
# End time: 13:04:49 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:49 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work ../score/score.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package score_const
# -- Compiling entity score
# -- Compiling architecture behavioral of score
# End time: 13:04:49 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:49 on Nov 29,2023
# vcom -reportprogress 300 -2008 -work work overall_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package tank_const
# -- Loading package score_const
# -- Compiling entity overall_tb
# -- Compiling architecture behavioural of overall_tb
# End time: 13:04:49 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim "+notimingchecks" -L work work.overall_tb -wlf overall_tb_sim.wlf 
# Start time: 13:04:49 on Nov 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tank_const(body)
# Loading work.score_const(body)
# Loading work.overall_tb(behavioural)
# Loading work.move_object(behavioral)
# Loading work.bullet(behavioral)
# Loading work.tank(behavioral)
# Loading work.score(behavioral)
# Loading work.gamestate(behavioral)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /overall_tb/dut_bullet2
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /overall_tb/dut_bullet1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /overall_tb/dut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /overall_tb/dut
