============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Feb 20 2025  10:59:09 am
  Module:                 fifo_top
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_min 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_min 1.0
  Operating conditions:   tsl18cio150_min (best_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Instance           Module        Cell Count  Cell Area  Net Area   Total Area  Wireload  
--------------------------------------------------------------------------------------------
fifo_top                                   379  51124.341   204.236    51328.577 70000 (S)  
  e            fifo_empty                   32   1138.400     6.987     1145.387  4000 (S)  
  f            fifo_full                    32   1119.590     6.446     1126.036  4000 (S)  
  m            fifo_memory                 265  13604.270   118.096    13722.366 16000 (S)  
  rd_addr_sync cdc_synchronizer_39          10    658.600     0.649      659.249  4000 (S)  
    dff_1      dff_41                        5    329.300     0.000      329.300  4000 (S)  
    dff_2      dff_40                        5    329.300     0.000      329.300  4000 (S)  
  rd_sync      reset_sync_43                 2    131.720     0.130      131.850  4000 (S)  
  wr_addr_sync cdc_synchronizer             10    658.600     0.649      659.249  4000 (S)  
    dff_1      dff                           5    329.300     0.000      329.300  4000 (S)  
    dff_2      dff_42                        5    329.300     0.000      329.300  4000 (S)  
  wr_sync      reset_sync                    2    131.720     0.130      131.850  4000 (S)  
  (S) = wireload was automatically selected
