// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/03/2018 03:10:33"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Passador (
	clock,
	entrada,
	saida0,
	saida1,
	saida2,
	saida3,
	saida4,
	saida5);
input 	clock;
input 	[7:0] entrada;
output 	[7:0] saida0;
output 	[7:0] saida1;
output 	[7:0] saida2;
output 	[7:0] saida3;
output 	[7:0] saida4;
output 	[7:0] saida5;

// Design Ports Information
// saida0[0]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida0[1]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida0[2]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida0[3]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida0[4]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida0[5]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida0[6]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida0[7]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida1[0]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida1[1]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida1[2]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida1[3]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida1[4]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida1[5]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida1[6]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida1[7]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida2[0]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida2[1]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida2[2]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida2[3]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida2[4]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida2[5]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida2[6]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida2[7]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida3[0]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida3[1]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida3[2]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida3[3]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida3[4]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida3[5]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida3[6]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida3[7]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida4[0]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida4[1]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida4[2]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida4[3]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida4[4]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida4[5]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida4[6]	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida4[7]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida5[0]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida5[1]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida5[2]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida5[3]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida5[4]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida5[5]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida5[6]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida5[7]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// entrada[0]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entrada[1]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entrada[2]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entrada[3]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entrada[4]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entrada[5]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entrada[6]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entrada[7]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \saida0[0]~reg0feeder_combout ;
wire \saida0[0]~reg0_regout ;
wire \saida0[1]~reg0feeder_combout ;
wire \saida0[1]~reg0_regout ;
wire \saida0[2]~reg0feeder_combout ;
wire \saida0[2]~reg0_regout ;
wire \saida0[3]~reg0feeder_combout ;
wire \saida0[3]~reg0_regout ;
wire \saida0[4]~reg0feeder_combout ;
wire \saida0[4]~reg0_regout ;
wire \saida0[5]~reg0feeder_combout ;
wire \saida0[5]~reg0_regout ;
wire \saida0[6]~reg0feeder_combout ;
wire \saida0[6]~reg0_regout ;
wire \saida0[7]~reg0feeder_combout ;
wire \saida0[7]~reg0_regout ;
wire \in0[0]~feeder_combout ;
wire \saida1[0]~reg0feeder_combout ;
wire \saida1[0]~reg0_regout ;
wire \in0[1]~feeder_combout ;
wire \saida1[1]~reg0feeder_combout ;
wire \saida1[1]~reg0_regout ;
wire \in0[2]~feeder_combout ;
wire \saida1[2]~reg0feeder_combout ;
wire \saida1[2]~reg0_regout ;
wire \in0[3]~feeder_combout ;
wire \saida1[3]~reg0feeder_combout ;
wire \saida1[3]~reg0_regout ;
wire \in0[4]~feeder_combout ;
wire \saida1[4]~reg0feeder_combout ;
wire \saida1[4]~reg0_regout ;
wire \in0[5]~feeder_combout ;
wire \saida1[5]~reg0feeder_combout ;
wire \saida1[5]~reg0_regout ;
wire \in0[6]~feeder_combout ;
wire \saida1[6]~reg0feeder_combout ;
wire \saida1[6]~reg0_regout ;
wire \in0[7]~feeder_combout ;
wire \saida1[7]~reg0feeder_combout ;
wire \saida1[7]~reg0_regout ;
wire \in1[0]~feeder_combout ;
wire \saida2[0]~reg0feeder_combout ;
wire \saida2[0]~reg0_regout ;
wire \in1[1]~feeder_combout ;
wire \saida2[1]~reg0feeder_combout ;
wire \saida2[1]~reg0_regout ;
wire \in1[2]~feeder_combout ;
wire \saida2[2]~reg0feeder_combout ;
wire \saida2[2]~reg0_regout ;
wire \in1[3]~feeder_combout ;
wire \saida2[3]~reg0feeder_combout ;
wire \saida2[3]~reg0_regout ;
wire \in1[4]~feeder_combout ;
wire \saida2[4]~reg0feeder_combout ;
wire \saida2[4]~reg0_regout ;
wire \in1[5]~feeder_combout ;
wire \saida2[5]~reg0feeder_combout ;
wire \saida2[5]~reg0_regout ;
wire \in1[6]~feeder_combout ;
wire \saida2[6]~reg0feeder_combout ;
wire \saida2[6]~reg0_regout ;
wire \in1[7]~feeder_combout ;
wire \saida2[7]~reg0feeder_combout ;
wire \saida2[7]~reg0_regout ;
wire \in2[0]~feeder_combout ;
wire \saida3[0]~reg0feeder_combout ;
wire \saida3[0]~reg0_regout ;
wire \in2[1]~feeder_combout ;
wire \saida3[1]~reg0feeder_combout ;
wire \saida3[1]~reg0_regout ;
wire \in2[2]~feeder_combout ;
wire \saida3[2]~reg0feeder_combout ;
wire \saida3[2]~reg0_regout ;
wire \in2[3]~feeder_combout ;
wire \saida3[3]~reg0feeder_combout ;
wire \saida3[3]~reg0_regout ;
wire \in2[4]~feeder_combout ;
wire \saida3[4]~reg0feeder_combout ;
wire \saida3[4]~reg0_regout ;
wire \in2[5]~feeder_combout ;
wire \saida3[5]~reg0feeder_combout ;
wire \saida3[5]~reg0_regout ;
wire \in2[6]~feeder_combout ;
wire \saida3[6]~reg0feeder_combout ;
wire \saida3[6]~reg0_regout ;
wire \in2[7]~feeder_combout ;
wire \saida3[7]~reg0feeder_combout ;
wire \saida3[7]~reg0_regout ;
wire \in3[0]~feeder_combout ;
wire \saida4[0]~reg0feeder_combout ;
wire \saida4[0]~reg0_regout ;
wire \in3[1]~feeder_combout ;
wire \saida4[1]~reg0feeder_combout ;
wire \saida4[1]~reg0_regout ;
wire \in3[2]~feeder_combout ;
wire \saida4[2]~reg0feeder_combout ;
wire \saida4[2]~reg0_regout ;
wire \in3[3]~feeder_combout ;
wire \saida4[3]~reg0feeder_combout ;
wire \saida4[3]~reg0_regout ;
wire \in3[4]~feeder_combout ;
wire \saida4[4]~reg0feeder_combout ;
wire \saida4[4]~reg0_regout ;
wire \in3[5]~feeder_combout ;
wire \saida4[5]~reg0feeder_combout ;
wire \saida4[5]~reg0_regout ;
wire \in3[6]~feeder_combout ;
wire \saida4[6]~reg0feeder_combout ;
wire \saida4[6]~reg0_regout ;
wire \in3[7]~feeder_combout ;
wire \saida4[7]~reg0feeder_combout ;
wire \saida4[7]~reg0_regout ;
wire \in4[0]~feeder_combout ;
wire \saida5[0]~reg0feeder_combout ;
wire \saida5[0]~reg0_regout ;
wire \in4[1]~feeder_combout ;
wire \saida5[1]~reg0feeder_combout ;
wire \saida5[1]~reg0_regout ;
wire \in4[2]~feeder_combout ;
wire \saida5[2]~reg0feeder_combout ;
wire \saida5[2]~reg0_regout ;
wire \in4[3]~feeder_combout ;
wire \saida5[3]~reg0feeder_combout ;
wire \saida5[3]~reg0_regout ;
wire \in4[4]~feeder_combout ;
wire \saida5[4]~reg0feeder_combout ;
wire \saida5[4]~reg0_regout ;
wire \in4[5]~feeder_combout ;
wire \saida5[5]~reg0feeder_combout ;
wire \saida5[5]~reg0_regout ;
wire \in4[6]~feeder_combout ;
wire \saida5[6]~reg0feeder_combout ;
wire \saida5[6]~reg0_regout ;
wire \in4[7]~feeder_combout ;
wire \saida5[7]~reg0feeder_combout ;
wire \saida5[7]~reg0_regout ;
wire [7:0] \entrada~combout ;
wire [7:0] in4;
wire [7:0] in3;
wire [7:0] in0;
wire [7:0] in2;
wire [7:0] in1;


// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entrada[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entrada~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entrada[0]));
// synopsys translate_off
defparam \entrada[0]~I .input_async_reset = "none";
defparam \entrada[0]~I .input_power_up = "low";
defparam \entrada[0]~I .input_register_mode = "none";
defparam \entrada[0]~I .input_sync_reset = "none";
defparam \entrada[0]~I .oe_async_reset = "none";
defparam \entrada[0]~I .oe_power_up = "low";
defparam \entrada[0]~I .oe_register_mode = "none";
defparam \entrada[0]~I .oe_sync_reset = "none";
defparam \entrada[0]~I .operation_mode = "input";
defparam \entrada[0]~I .output_async_reset = "none";
defparam \entrada[0]~I .output_power_up = "low";
defparam \entrada[0]~I .output_register_mode = "none";
defparam \entrada[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N20
cycloneii_lcell_comb \saida0[0]~reg0feeder (
// Equation(s):
// \saida0[0]~reg0feeder_combout  = \entrada~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [0]),
	.cin(gnd),
	.combout(\saida0[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida0[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida0[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N21
cycloneii_lcell_ff \saida0[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida0[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida0[0]~reg0_regout ));

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entrada[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entrada~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entrada[1]));
// synopsys translate_off
defparam \entrada[1]~I .input_async_reset = "none";
defparam \entrada[1]~I .input_power_up = "low";
defparam \entrada[1]~I .input_register_mode = "none";
defparam \entrada[1]~I .input_sync_reset = "none";
defparam \entrada[1]~I .oe_async_reset = "none";
defparam \entrada[1]~I .oe_power_up = "low";
defparam \entrada[1]~I .oe_register_mode = "none";
defparam \entrada[1]~I .oe_sync_reset = "none";
defparam \entrada[1]~I .operation_mode = "input";
defparam \entrada[1]~I .output_async_reset = "none";
defparam \entrada[1]~I .output_power_up = "low";
defparam \entrada[1]~I .output_register_mode = "none";
defparam \entrada[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N20
cycloneii_lcell_comb \saida0[1]~reg0feeder (
// Equation(s):
// \saida0[1]~reg0feeder_combout  = \entrada~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [1]),
	.cin(gnd),
	.combout(\saida0[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida0[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida0[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N21
cycloneii_lcell_ff \saida0[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida0[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida0[1]~reg0_regout ));

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entrada[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entrada~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entrada[2]));
// synopsys translate_off
defparam \entrada[2]~I .input_async_reset = "none";
defparam \entrada[2]~I .input_power_up = "low";
defparam \entrada[2]~I .input_register_mode = "none";
defparam \entrada[2]~I .input_sync_reset = "none";
defparam \entrada[2]~I .oe_async_reset = "none";
defparam \entrada[2]~I .oe_power_up = "low";
defparam \entrada[2]~I .oe_register_mode = "none";
defparam \entrada[2]~I .oe_sync_reset = "none";
defparam \entrada[2]~I .operation_mode = "input";
defparam \entrada[2]~I .output_async_reset = "none";
defparam \entrada[2]~I .output_power_up = "low";
defparam \entrada[2]~I .output_register_mode = "none";
defparam \entrada[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N24
cycloneii_lcell_comb \saida0[2]~reg0feeder (
// Equation(s):
// \saida0[2]~reg0feeder_combout  = \entrada~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [2]),
	.cin(gnd),
	.combout(\saida0[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida0[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida0[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N25
cycloneii_lcell_ff \saida0[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida0[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida0[2]~reg0_regout ));

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entrada[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entrada~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entrada[3]));
// synopsys translate_off
defparam \entrada[3]~I .input_async_reset = "none";
defparam \entrada[3]~I .input_power_up = "low";
defparam \entrada[3]~I .input_register_mode = "none";
defparam \entrada[3]~I .input_sync_reset = "none";
defparam \entrada[3]~I .oe_async_reset = "none";
defparam \entrada[3]~I .oe_power_up = "low";
defparam \entrada[3]~I .oe_register_mode = "none";
defparam \entrada[3]~I .oe_sync_reset = "none";
defparam \entrada[3]~I .operation_mode = "input";
defparam \entrada[3]~I .output_async_reset = "none";
defparam \entrada[3]~I .output_power_up = "low";
defparam \entrada[3]~I .output_register_mode = "none";
defparam \entrada[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y1_N4
cycloneii_lcell_comb \saida0[3]~reg0feeder (
// Equation(s):
// \saida0[3]~reg0feeder_combout  = \entrada~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [3]),
	.cin(gnd),
	.combout(\saida0[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida0[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida0[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N5
cycloneii_lcell_ff \saida0[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida0[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida0[3]~reg0_regout ));

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entrada[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entrada~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entrada[4]));
// synopsys translate_off
defparam \entrada[4]~I .input_async_reset = "none";
defparam \entrada[4]~I .input_power_up = "low";
defparam \entrada[4]~I .input_register_mode = "none";
defparam \entrada[4]~I .input_sync_reset = "none";
defparam \entrada[4]~I .oe_async_reset = "none";
defparam \entrada[4]~I .oe_power_up = "low";
defparam \entrada[4]~I .oe_register_mode = "none";
defparam \entrada[4]~I .oe_sync_reset = "none";
defparam \entrada[4]~I .operation_mode = "input";
defparam \entrada[4]~I .output_async_reset = "none";
defparam \entrada[4]~I .output_power_up = "low";
defparam \entrada[4]~I .output_register_mode = "none";
defparam \entrada[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N4
cycloneii_lcell_comb \saida0[4]~reg0feeder (
// Equation(s):
// \saida0[4]~reg0feeder_combout  = \entrada~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [4]),
	.cin(gnd),
	.combout(\saida0[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida0[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida0[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N5
cycloneii_lcell_ff \saida0[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida0[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida0[4]~reg0_regout ));

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entrada[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entrada~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entrada[5]));
// synopsys translate_off
defparam \entrada[5]~I .input_async_reset = "none";
defparam \entrada[5]~I .input_power_up = "low";
defparam \entrada[5]~I .input_register_mode = "none";
defparam \entrada[5]~I .input_sync_reset = "none";
defparam \entrada[5]~I .oe_async_reset = "none";
defparam \entrada[5]~I .oe_power_up = "low";
defparam \entrada[5]~I .oe_register_mode = "none";
defparam \entrada[5]~I .oe_sync_reset = "none";
defparam \entrada[5]~I .operation_mode = "input";
defparam \entrada[5]~I .output_async_reset = "none";
defparam \entrada[5]~I .output_power_up = "low";
defparam \entrada[5]~I .output_register_mode = "none";
defparam \entrada[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneii_lcell_comb \saida0[5]~reg0feeder (
// Equation(s):
// \saida0[5]~reg0feeder_combout  = \entrada~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [5]),
	.cin(gnd),
	.combout(\saida0[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida0[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida0[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N21
cycloneii_lcell_ff \saida0[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida0[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida0[5]~reg0_regout ));

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entrada[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entrada~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entrada[6]));
// synopsys translate_off
defparam \entrada[6]~I .input_async_reset = "none";
defparam \entrada[6]~I .input_power_up = "low";
defparam \entrada[6]~I .input_register_mode = "none";
defparam \entrada[6]~I .input_sync_reset = "none";
defparam \entrada[6]~I .oe_async_reset = "none";
defparam \entrada[6]~I .oe_power_up = "low";
defparam \entrada[6]~I .oe_register_mode = "none";
defparam \entrada[6]~I .oe_sync_reset = "none";
defparam \entrada[6]~I .operation_mode = "input";
defparam \entrada[6]~I .output_async_reset = "none";
defparam \entrada[6]~I .output_power_up = "low";
defparam \entrada[6]~I .output_register_mode = "none";
defparam \entrada[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \saida0[6]~reg0feeder (
// Equation(s):
// \saida0[6]~reg0feeder_combout  = \entrada~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [6]),
	.cin(gnd),
	.combout(\saida0[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida0[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida0[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N21
cycloneii_lcell_ff \saida0[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida0[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida0[6]~reg0_regout ));

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entrada[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entrada~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entrada[7]));
// synopsys translate_off
defparam \entrada[7]~I .input_async_reset = "none";
defparam \entrada[7]~I .input_power_up = "low";
defparam \entrada[7]~I .input_register_mode = "none";
defparam \entrada[7]~I .input_sync_reset = "none";
defparam \entrada[7]~I .oe_async_reset = "none";
defparam \entrada[7]~I .oe_power_up = "low";
defparam \entrada[7]~I .oe_register_mode = "none";
defparam \entrada[7]~I .oe_sync_reset = "none";
defparam \entrada[7]~I .operation_mode = "input";
defparam \entrada[7]~I .output_async_reset = "none";
defparam \entrada[7]~I .output_power_up = "low";
defparam \entrada[7]~I .output_register_mode = "none";
defparam \entrada[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N20
cycloneii_lcell_comb \saida0[7]~reg0feeder (
// Equation(s):
// \saida0[7]~reg0feeder_combout  = \entrada~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [7]),
	.cin(gnd),
	.combout(\saida0[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida0[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida0[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N21
cycloneii_lcell_ff \saida0[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida0[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida0[7]~reg0_regout ));

// Location: LCCOMB_X3_Y1_N0
cycloneii_lcell_comb \in0[0]~feeder (
// Equation(s):
// \in0[0]~feeder_combout  = \entrada~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [0]),
	.cin(gnd),
	.combout(\in0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in0[0]~feeder .lut_mask = 16'hFF00;
defparam \in0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N1
cycloneii_lcell_ff \in0[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in0[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in0[0]));

// Location: LCCOMB_X3_Y1_N18
cycloneii_lcell_comb \saida1[0]~reg0feeder (
// Equation(s):
// \saida1[0]~reg0feeder_combout  = in0[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[0]),
	.cin(gnd),
	.combout(\saida1[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida1[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida1[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N19
cycloneii_lcell_ff \saida1[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida1[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida1[0]~reg0_regout ));

// Location: LCCOMB_X3_Y13_N28
cycloneii_lcell_comb \in0[1]~feeder (
// Equation(s):
// \in0[1]~feeder_combout  = \entrada~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [1]),
	.cin(gnd),
	.combout(\in0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in0[1]~feeder .lut_mask = 16'hFF00;
defparam \in0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N29
cycloneii_lcell_ff \in0[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in0[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in0[1]));

// Location: LCCOMB_X3_Y13_N10
cycloneii_lcell_comb \saida1[1]~reg0feeder (
// Equation(s):
// \saida1[1]~reg0feeder_combout  = in0[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[1]),
	.cin(gnd),
	.combout(\saida1[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida1[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida1[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N11
cycloneii_lcell_ff \saida1[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida1[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida1[1]~reg0_regout ));

// Location: LCCOMB_X27_Y1_N28
cycloneii_lcell_comb \in0[2]~feeder (
// Equation(s):
// \in0[2]~feeder_combout  = \entrada~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [2]),
	.cin(gnd),
	.combout(\in0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in0[2]~feeder .lut_mask = 16'hFF00;
defparam \in0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N29
cycloneii_lcell_ff \in0[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in0[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in0[2]));

// Location: LCCOMB_X27_Y1_N10
cycloneii_lcell_comb \saida1[2]~reg0feeder (
// Equation(s):
// \saida1[2]~reg0feeder_combout  = in0[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[2]),
	.cin(gnd),
	.combout(\saida1[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida1[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida1[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N11
cycloneii_lcell_ff \saida1[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida1[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida1[2]~reg0_regout ));

// Location: LCCOMB_X1_Y1_N28
cycloneii_lcell_comb \in0[3]~feeder (
// Equation(s):
// \in0[3]~feeder_combout  = \entrada~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [3]),
	.cin(gnd),
	.combout(\in0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in0[3]~feeder .lut_mask = 16'hFF00;
defparam \in0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N29
cycloneii_lcell_ff \in0[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in0[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in0[3]));

// Location: LCCOMB_X1_Y1_N22
cycloneii_lcell_comb \saida1[3]~reg0feeder (
// Equation(s):
// \saida1[3]~reg0feeder_combout  = in0[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[3]),
	.cin(gnd),
	.combout(\saida1[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida1[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida1[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N23
cycloneii_lcell_ff \saida1[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida1[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida1[3]~reg0_regout ));

// Location: LCCOMB_X27_Y9_N28
cycloneii_lcell_comb \in0[4]~feeder (
// Equation(s):
// \in0[4]~feeder_combout  = \entrada~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [4]),
	.cin(gnd),
	.combout(\in0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in0[4]~feeder .lut_mask = 16'hFF00;
defparam \in0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N29
cycloneii_lcell_ff \in0[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in0[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in0[4]));

// Location: LCCOMB_X27_Y9_N18
cycloneii_lcell_comb \saida1[4]~reg0feeder (
// Equation(s):
// \saida1[4]~reg0feeder_combout  = in0[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[4]),
	.cin(gnd),
	.combout(\saida1[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida1[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida1[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N19
cycloneii_lcell_ff \saida1[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida1[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida1[4]~reg0_regout ));

// Location: LCCOMB_X26_Y13_N28
cycloneii_lcell_comb \in0[5]~feeder (
// Equation(s):
// \in0[5]~feeder_combout  = \entrada~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [5]),
	.cin(gnd),
	.combout(\in0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in0[5]~feeder .lut_mask = 16'hFF00;
defparam \in0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N29
cycloneii_lcell_ff \in0[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in0[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in0[5]));

// Location: LCCOMB_X26_Y13_N10
cycloneii_lcell_comb \saida1[5]~reg0feeder (
// Equation(s):
// \saida1[5]~reg0feeder_combout  = in0[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[5]),
	.cin(gnd),
	.combout(\saida1[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida1[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida1[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N11
cycloneii_lcell_ff \saida1[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida1[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida1[5]~reg0_regout ));

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \in0[6]~feeder (
// Equation(s):
// \in0[6]~feeder_combout  = \entrada~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [6]),
	.cin(gnd),
	.combout(\in0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in0[6]~feeder .lut_mask = 16'hFF00;
defparam \in0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N13
cycloneii_lcell_ff \in0[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in0[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in0[6]));

// Location: LCCOMB_X1_Y13_N22
cycloneii_lcell_comb \saida1[6]~reg0feeder (
// Equation(s):
// \saida1[6]~reg0feeder_combout  = in0[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[6]),
	.cin(gnd),
	.combout(\saida1[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida1[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida1[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N23
cycloneii_lcell_ff \saida1[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida1[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida1[6]~reg0_regout ));

// Location: LCCOMB_X9_Y1_N28
cycloneii_lcell_comb \in0[7]~feeder (
// Equation(s):
// \in0[7]~feeder_combout  = \entrada~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entrada~combout [7]),
	.cin(gnd),
	.combout(\in0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in0[7]~feeder .lut_mask = 16'hFF00;
defparam \in0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N29
cycloneii_lcell_ff \in0[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in0[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in0[7]));

// Location: LCCOMB_X9_Y1_N2
cycloneii_lcell_comb \saida1[7]~reg0feeder (
// Equation(s):
// \saida1[7]~reg0feeder_combout  = in0[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[7]),
	.cin(gnd),
	.combout(\saida1[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida1[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida1[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N3
cycloneii_lcell_ff \saida1[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida1[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida1[7]~reg0_regout ));

// Location: LCCOMB_X3_Y1_N10
cycloneii_lcell_comb \in1[0]~feeder (
// Equation(s):
// \in1[0]~feeder_combout  = in0[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[0]),
	.cin(gnd),
	.combout(\in1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in1[0]~feeder .lut_mask = 16'hFF00;
defparam \in1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N11
cycloneii_lcell_ff \in1[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in1[0]));

// Location: LCCOMB_X3_Y1_N24
cycloneii_lcell_comb \saida2[0]~reg0feeder (
// Equation(s):
// \saida2[0]~reg0feeder_combout  = in1[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[0]),
	.cin(gnd),
	.combout(\saida2[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida2[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida2[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N25
cycloneii_lcell_ff \saida2[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida2[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida2[0]~reg0_regout ));

// Location: LCCOMB_X3_Y13_N22
cycloneii_lcell_comb \in1[1]~feeder (
// Equation(s):
// \in1[1]~feeder_combout  = in0[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[1]),
	.cin(gnd),
	.combout(\in1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in1[1]~feeder .lut_mask = 16'hFF00;
defparam \in1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N23
cycloneii_lcell_ff \in1[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in1[1]));

// Location: LCCOMB_X3_Y13_N24
cycloneii_lcell_comb \saida2[1]~reg0feeder (
// Equation(s):
// \saida2[1]~reg0feeder_combout  = in1[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[1]),
	.cin(gnd),
	.combout(\saida2[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida2[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida2[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N25
cycloneii_lcell_ff \saida2[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida2[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida2[1]~reg0_regout ));

// Location: LCCOMB_X27_Y1_N26
cycloneii_lcell_comb \in1[2]~feeder (
// Equation(s):
// \in1[2]~feeder_combout  = in0[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[2]),
	.cin(gnd),
	.combout(\in1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in1[2]~feeder .lut_mask = 16'hFF00;
defparam \in1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N27
cycloneii_lcell_ff \in1[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in1[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in1[2]));

// Location: LCCOMB_X27_Y1_N20
cycloneii_lcell_comb \saida2[2]~reg0feeder (
// Equation(s):
// \saida2[2]~reg0feeder_combout  = in1[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[2]),
	.cin(gnd),
	.combout(\saida2[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida2[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida2[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N21
cycloneii_lcell_ff \saida2[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida2[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida2[2]~reg0_regout ));

// Location: LCCOMB_X1_Y1_N26
cycloneii_lcell_comb \in1[3]~feeder (
// Equation(s):
// \in1[3]~feeder_combout  = in0[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[3]),
	.cin(gnd),
	.combout(\in1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in1[3]~feeder .lut_mask = 16'hFF00;
defparam \in1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N27
cycloneii_lcell_ff \in1[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in1[3]));

// Location: LCCOMB_X1_Y1_N24
cycloneii_lcell_comb \saida2[3]~reg0feeder (
// Equation(s):
// \saida2[3]~reg0feeder_combout  = in1[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[3]),
	.cin(gnd),
	.combout(\saida2[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida2[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida2[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N25
cycloneii_lcell_ff \saida2[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida2[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida2[3]~reg0_regout ));

// Location: LCCOMB_X27_Y9_N26
cycloneii_lcell_comb \in1[4]~feeder (
// Equation(s):
// \in1[4]~feeder_combout  = in0[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[4]),
	.cin(gnd),
	.combout(\in1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in1[4]~feeder .lut_mask = 16'hFF00;
defparam \in1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N27
cycloneii_lcell_ff \in1[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in1[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in1[4]));

// Location: LCCOMB_X27_Y9_N16
cycloneii_lcell_comb \saida2[4]~reg0feeder (
// Equation(s):
// \saida2[4]~reg0feeder_combout  = in1[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[4]),
	.cin(gnd),
	.combout(\saida2[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida2[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida2[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N17
cycloneii_lcell_ff \saida2[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida2[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida2[4]~reg0_regout ));

// Location: LCCOMB_X26_Y13_N18
cycloneii_lcell_comb \in1[5]~feeder (
// Equation(s):
// \in1[5]~feeder_combout  = in0[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[5]),
	.cin(gnd),
	.combout(\in1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in1[5]~feeder .lut_mask = 16'hFF00;
defparam \in1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N19
cycloneii_lcell_ff \in1[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in1[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in1[5]));

// Location: LCCOMB_X26_Y13_N24
cycloneii_lcell_comb \saida2[5]~reg0feeder (
// Equation(s):
// \saida2[5]~reg0feeder_combout  = in1[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[5]),
	.cin(gnd),
	.combout(\saida2[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida2[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida2[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N25
cycloneii_lcell_ff \saida2[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida2[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida2[5]~reg0_regout ));

// Location: LCCOMB_X1_Y13_N18
cycloneii_lcell_comb \in1[6]~feeder (
// Equation(s):
// \in1[6]~feeder_combout  = in0[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[6]),
	.cin(gnd),
	.combout(\in1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in1[6]~feeder .lut_mask = 16'hFF00;
defparam \in1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N19
cycloneii_lcell_ff \in1[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in1[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in1[6]));

// Location: LCCOMB_X1_Y13_N8
cycloneii_lcell_comb \saida2[6]~reg0feeder (
// Equation(s):
// \saida2[6]~reg0feeder_combout  = in1[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[6]),
	.cin(gnd),
	.combout(\saida2[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida2[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida2[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N9
cycloneii_lcell_ff \saida2[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida2[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida2[6]~reg0_regout ));

// Location: LCCOMB_X9_Y1_N18
cycloneii_lcell_comb \in1[7]~feeder (
// Equation(s):
// \in1[7]~feeder_combout  = in0[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in0[7]),
	.cin(gnd),
	.combout(\in1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in1[7]~feeder .lut_mask = 16'hFF00;
defparam \in1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N19
cycloneii_lcell_ff \in1[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in1[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in1[7]));

// Location: LCCOMB_X9_Y1_N8
cycloneii_lcell_comb \saida2[7]~reg0feeder (
// Equation(s):
// \saida2[7]~reg0feeder_combout  = in1[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[7]),
	.cin(gnd),
	.combout(\saida2[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida2[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida2[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N9
cycloneii_lcell_ff \saida2[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida2[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida2[7]~reg0_regout ));

// Location: LCCOMB_X3_Y1_N12
cycloneii_lcell_comb \in2[0]~feeder (
// Equation(s):
// \in2[0]~feeder_combout  = in1[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[0]),
	.cin(gnd),
	.combout(\in2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in2[0]~feeder .lut_mask = 16'hFF00;
defparam \in2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N13
cycloneii_lcell_ff \in2[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in2[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in2[0]));

// Location: LCCOMB_X3_Y1_N2
cycloneii_lcell_comb \saida3[0]~reg0feeder (
// Equation(s):
// \saida3[0]~reg0feeder_combout  = in2[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[0]),
	.cin(gnd),
	.combout(\saida3[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida3[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida3[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N3
cycloneii_lcell_ff \saida3[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida3[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida3[0]~reg0_regout ));

// Location: LCCOMB_X3_Y13_N12
cycloneii_lcell_comb \in2[1]~feeder (
// Equation(s):
// \in2[1]~feeder_combout  = in1[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[1]),
	.cin(gnd),
	.combout(\in2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in2[1]~feeder .lut_mask = 16'hFF00;
defparam \in2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N13
cycloneii_lcell_ff \in2[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in2[1]));

// Location: LCCOMB_X3_Y13_N26
cycloneii_lcell_comb \saida3[1]~reg0feeder (
// Equation(s):
// \saida3[1]~reg0feeder_combout  = in2[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[1]),
	.cin(gnd),
	.combout(\saida3[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida3[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida3[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N27
cycloneii_lcell_ff \saida3[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida3[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida3[1]~reg0_regout ));

// Location: LCCOMB_X27_Y1_N12
cycloneii_lcell_comb \in2[2]~feeder (
// Equation(s):
// \in2[2]~feeder_combout  = in1[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[2]),
	.cin(gnd),
	.combout(\in2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in2[2]~feeder .lut_mask = 16'hFF00;
defparam \in2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N13
cycloneii_lcell_ff \in2[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in2[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in2[2]));

// Location: LCCOMB_X27_Y1_N6
cycloneii_lcell_comb \saida3[2]~reg0feeder (
// Equation(s):
// \saida3[2]~reg0feeder_combout  = in2[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[2]),
	.cin(gnd),
	.combout(\saida3[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida3[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida3[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N7
cycloneii_lcell_ff \saida3[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida3[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida3[2]~reg0_regout ));

// Location: LCCOMB_X1_Y1_N0
cycloneii_lcell_comb \in2[3]~feeder (
// Equation(s):
// \in2[3]~feeder_combout  = in1[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[3]),
	.cin(gnd),
	.combout(\in2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in2[3]~feeder .lut_mask = 16'hFF00;
defparam \in2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N1
cycloneii_lcell_ff \in2[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in2[3]));

// Location: LCCOMB_X1_Y1_N6
cycloneii_lcell_comb \saida3[3]~reg0feeder (
// Equation(s):
// \saida3[3]~reg0feeder_combout  = in2[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[3]),
	.cin(gnd),
	.combout(\saida3[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida3[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida3[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N7
cycloneii_lcell_ff \saida3[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida3[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida3[3]~reg0_regout ));

// Location: LCCOMB_X27_Y9_N12
cycloneii_lcell_comb \in2[4]~feeder (
// Equation(s):
// \in2[4]~feeder_combout  = in1[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[4]),
	.cin(gnd),
	.combout(\in2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in2[4]~feeder .lut_mask = 16'hFF00;
defparam \in2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N13
cycloneii_lcell_ff \in2[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in2[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in2[4]));

// Location: LCCOMB_X27_Y9_N6
cycloneii_lcell_comb \saida3[4]~reg0feeder (
// Equation(s):
// \saida3[4]~reg0feeder_combout  = in2[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[4]),
	.cin(gnd),
	.combout(\saida3[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida3[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida3[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N7
cycloneii_lcell_ff \saida3[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida3[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida3[4]~reg0_regout ));

// Location: LCCOMB_X26_Y13_N12
cycloneii_lcell_comb \in2[5]~feeder (
// Equation(s):
// \in2[5]~feeder_combout  = in1[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[5]),
	.cin(gnd),
	.combout(\in2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in2[5]~feeder .lut_mask = 16'hFF00;
defparam \in2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N13
cycloneii_lcell_ff \in2[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in2[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in2[5]));

// Location: LCCOMB_X26_Y13_N26
cycloneii_lcell_comb \saida3[5]~reg0feeder (
// Equation(s):
// \saida3[5]~reg0feeder_combout  = in2[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[5]),
	.cin(gnd),
	.combout(\saida3[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida3[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida3[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N27
cycloneii_lcell_ff \saida3[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida3[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida3[5]~reg0_regout ));

// Location: LCCOMB_X1_Y13_N28
cycloneii_lcell_comb \in2[6]~feeder (
// Equation(s):
// \in2[6]~feeder_combout  = in1[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[6]),
	.cin(gnd),
	.combout(\in2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in2[6]~feeder .lut_mask = 16'hFF00;
defparam \in2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N29
cycloneii_lcell_ff \in2[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in2[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in2[6]));

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \saida3[6]~reg0feeder (
// Equation(s):
// \saida3[6]~reg0feeder_combout  = in2[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[6]),
	.cin(gnd),
	.combout(\saida3[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida3[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida3[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N11
cycloneii_lcell_ff \saida3[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida3[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida3[6]~reg0_regout ));

// Location: LCCOMB_X9_Y1_N12
cycloneii_lcell_comb \in2[7]~feeder (
// Equation(s):
// \in2[7]~feeder_combout  = in1[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in1[7]),
	.cin(gnd),
	.combout(\in2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in2[7]~feeder .lut_mask = 16'hFF00;
defparam \in2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N13
cycloneii_lcell_ff \in2[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in2[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in2[7]));

// Location: LCCOMB_X9_Y1_N22
cycloneii_lcell_comb \saida3[7]~reg0feeder (
// Equation(s):
// \saida3[7]~reg0feeder_combout  = in2[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[7]),
	.cin(gnd),
	.combout(\saida3[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida3[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida3[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N23
cycloneii_lcell_ff \saida3[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida3[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida3[7]~reg0_regout ));

// Location: LCCOMB_X3_Y1_N26
cycloneii_lcell_comb \in3[0]~feeder (
// Equation(s):
// \in3[0]~feeder_combout  = in2[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[0]),
	.cin(gnd),
	.combout(\in3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in3[0]~feeder .lut_mask = 16'hFF00;
defparam \in3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N27
cycloneii_lcell_ff \in3[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in3[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in3[0]));

// Location: LCCOMB_X3_Y1_N16
cycloneii_lcell_comb \saida4[0]~reg0feeder (
// Equation(s):
// \saida4[0]~reg0feeder_combout  = in3[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[0]),
	.cin(gnd),
	.combout(\saida4[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida4[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida4[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N17
cycloneii_lcell_ff \saida4[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida4[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida4[0]~reg0_regout ));

// Location: LCCOMB_X3_Y13_N18
cycloneii_lcell_comb \in3[1]~feeder (
// Equation(s):
// \in3[1]~feeder_combout  = in2[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[1]),
	.cin(gnd),
	.combout(\in3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in3[1]~feeder .lut_mask = 16'hFF00;
defparam \in3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N19
cycloneii_lcell_ff \in3[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in3[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in3[1]));

// Location: LCCOMB_X3_Y13_N16
cycloneii_lcell_comb \saida4[1]~reg0feeder (
// Equation(s):
// \saida4[1]~reg0feeder_combout  = in3[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[1]),
	.cin(gnd),
	.combout(\saida4[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida4[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida4[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N17
cycloneii_lcell_ff \saida4[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida4[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida4[1]~reg0_regout ));

// Location: LCCOMB_X27_Y1_N2
cycloneii_lcell_comb \in3[2]~feeder (
// Equation(s):
// \in3[2]~feeder_combout  = in2[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[2]),
	.cin(gnd),
	.combout(\in3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in3[2]~feeder .lut_mask = 16'hFF00;
defparam \in3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N3
cycloneii_lcell_ff \in3[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in3[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in3[2]));

// Location: LCCOMB_X27_Y1_N16
cycloneii_lcell_comb \saida4[2]~reg0feeder (
// Equation(s):
// \saida4[2]~reg0feeder_combout  = in3[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[2]),
	.cin(gnd),
	.combout(\saida4[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida4[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida4[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N17
cycloneii_lcell_ff \saida4[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida4[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida4[2]~reg0_regout ));

// Location: LCCOMB_X1_Y1_N18
cycloneii_lcell_comb \in3[3]~feeder (
// Equation(s):
// \in3[3]~feeder_combout  = in2[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[3]),
	.cin(gnd),
	.combout(\in3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in3[3]~feeder .lut_mask = 16'hFF00;
defparam \in3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N19
cycloneii_lcell_ff \in3[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in3[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in3[3]));

// Location: LCCOMB_X1_Y1_N20
cycloneii_lcell_comb \saida4[3]~reg0feeder (
// Equation(s):
// \saida4[3]~reg0feeder_combout  = in3[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[3]),
	.cin(gnd),
	.combout(\saida4[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida4[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida4[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N21
cycloneii_lcell_ff \saida4[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida4[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida4[3]~reg0_regout ));

// Location: LCCOMB_X27_Y9_N30
cycloneii_lcell_comb \in3[4]~feeder (
// Equation(s):
// \in3[4]~feeder_combout  = in2[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[4]),
	.cin(gnd),
	.combout(\in3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in3[4]~feeder .lut_mask = 16'hFF00;
defparam \in3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N31
cycloneii_lcell_ff \in3[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in3[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in3[4]));

// Location: LCCOMB_X27_Y9_N20
cycloneii_lcell_comb \saida4[4]~reg0feeder (
// Equation(s):
// \saida4[4]~reg0feeder_combout  = in3[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[4]),
	.cin(gnd),
	.combout(\saida4[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida4[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida4[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N21
cycloneii_lcell_ff \saida4[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida4[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida4[4]~reg0_regout ));

// Location: LCCOMB_X26_Y13_N2
cycloneii_lcell_comb \in3[5]~feeder (
// Equation(s):
// \in3[5]~feeder_combout  = in2[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[5]),
	.cin(gnd),
	.combout(\in3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in3[5]~feeder .lut_mask = 16'hFF00;
defparam \in3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N3
cycloneii_lcell_ff \in3[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in3[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in3[5]));

// Location: LCCOMB_X26_Y13_N8
cycloneii_lcell_comb \saida4[5]~reg0feeder (
// Equation(s):
// \saida4[5]~reg0feeder_combout  = in3[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[5]),
	.cin(gnd),
	.combout(\saida4[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida4[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida4[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N9
cycloneii_lcell_ff \saida4[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida4[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida4[5]~reg0_regout ));

// Location: LCCOMB_X1_Y13_N2
cycloneii_lcell_comb \in3[6]~feeder (
// Equation(s):
// \in3[6]~feeder_combout  = in2[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[6]),
	.cin(gnd),
	.combout(\in3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in3[6]~feeder .lut_mask = 16'hFF00;
defparam \in3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N3
cycloneii_lcell_ff \in3[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in3[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in3[6]));

// Location: LCCOMB_X1_Y13_N24
cycloneii_lcell_comb \saida4[6]~reg0feeder (
// Equation(s):
// \saida4[6]~reg0feeder_combout  = in3[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[6]),
	.cin(gnd),
	.combout(\saida4[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida4[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida4[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N25
cycloneii_lcell_ff \saida4[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida4[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida4[6]~reg0_regout ));

// Location: LCCOMB_X9_Y1_N10
cycloneii_lcell_comb \in3[7]~feeder (
// Equation(s):
// \in3[7]~feeder_combout  = in2[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in2[7]),
	.cin(gnd),
	.combout(\in3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in3[7]~feeder .lut_mask = 16'hFF00;
defparam \in3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N11
cycloneii_lcell_ff \in3[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in3[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in3[7]));

// Location: LCCOMB_X9_Y1_N24
cycloneii_lcell_comb \saida4[7]~reg0feeder (
// Equation(s):
// \saida4[7]~reg0feeder_combout  = in3[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[7]),
	.cin(gnd),
	.combout(\saida4[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida4[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida4[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N25
cycloneii_lcell_ff \saida4[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida4[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida4[7]~reg0_regout ));

// Location: LCCOMB_X3_Y1_N28
cycloneii_lcell_comb \in4[0]~feeder (
// Equation(s):
// \in4[0]~feeder_combout  = in3[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[0]),
	.cin(gnd),
	.combout(\in4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in4[0]~feeder .lut_mask = 16'hFF00;
defparam \in4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N29
cycloneii_lcell_ff \in4[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in4[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in4[0]));

// Location: LCCOMB_X3_Y1_N22
cycloneii_lcell_comb \saida5[0]~reg0feeder (
// Equation(s):
// \saida5[0]~reg0feeder_combout  = in4[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in4[0]),
	.cin(gnd),
	.combout(\saida5[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida5[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida5[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y1_N23
cycloneii_lcell_ff \saida5[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida5[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida5[0]~reg0_regout ));

// Location: LCCOMB_X3_Y13_N0
cycloneii_lcell_comb \in4[1]~feeder (
// Equation(s):
// \in4[1]~feeder_combout  = in3[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[1]),
	.cin(gnd),
	.combout(\in4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in4[1]~feeder .lut_mask = 16'hFF00;
defparam \in4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N1
cycloneii_lcell_ff \in4[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in4[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in4[1]));

// Location: LCCOMB_X3_Y13_N6
cycloneii_lcell_comb \saida5[1]~reg0feeder (
// Equation(s):
// \saida5[1]~reg0feeder_combout  = in4[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in4[1]),
	.cin(gnd),
	.combout(\saida5[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida5[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida5[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N7
cycloneii_lcell_ff \saida5[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida5[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida5[1]~reg0_regout ));

// Location: LCCOMB_X27_Y1_N0
cycloneii_lcell_comb \in4[2]~feeder (
// Equation(s):
// \in4[2]~feeder_combout  = in3[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[2]),
	.cin(gnd),
	.combout(\in4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in4[2]~feeder .lut_mask = 16'hFF00;
defparam \in4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N1
cycloneii_lcell_ff \in4[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in4[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in4[2]));

// Location: LCCOMB_X27_Y1_N22
cycloneii_lcell_comb \saida5[2]~reg0feeder (
// Equation(s):
// \saida5[2]~reg0feeder_combout  = in4[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in4[2]),
	.cin(gnd),
	.combout(\saida5[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida5[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida5[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N23
cycloneii_lcell_ff \saida5[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida5[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida5[2]~reg0_regout ));

// Location: LCCOMB_X1_Y1_N12
cycloneii_lcell_comb \in4[3]~feeder (
// Equation(s):
// \in4[3]~feeder_combout  = in3[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[3]),
	.cin(gnd),
	.combout(\in4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in4[3]~feeder .lut_mask = 16'hFF00;
defparam \in4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N13
cycloneii_lcell_ff \in4[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in4[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in4[3]));

// Location: LCCOMB_X1_Y1_N10
cycloneii_lcell_comb \saida5[3]~reg0feeder (
// Equation(s):
// \saida5[3]~reg0feeder_combout  = in4[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in4[3]),
	.cin(gnd),
	.combout(\saida5[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida5[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida5[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N11
cycloneii_lcell_ff \saida5[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida5[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida5[3]~reg0_regout ));

// Location: LCCOMB_X27_Y9_N0
cycloneii_lcell_comb \in4[4]~feeder (
// Equation(s):
// \in4[4]~feeder_combout  = in3[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[4]),
	.cin(gnd),
	.combout(\in4[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in4[4]~feeder .lut_mask = 16'hFF00;
defparam \in4[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N1
cycloneii_lcell_ff \in4[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in4[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in4[4]));

// Location: LCCOMB_X27_Y9_N2
cycloneii_lcell_comb \saida5[4]~reg0feeder (
// Equation(s):
// \saida5[4]~reg0feeder_combout  = in4[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in4[4]),
	.cin(gnd),
	.combout(\saida5[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida5[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida5[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N3
cycloneii_lcell_ff \saida5[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida5[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida5[4]~reg0_regout ));

// Location: LCCOMB_X26_Y13_N0
cycloneii_lcell_comb \in4[5]~feeder (
// Equation(s):
// \in4[5]~feeder_combout  = in3[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[5]),
	.cin(gnd),
	.combout(\in4[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in4[5]~feeder .lut_mask = 16'hFF00;
defparam \in4[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N1
cycloneii_lcell_ff \in4[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in4[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in4[5]));

// Location: LCCOMB_X26_Y13_N22
cycloneii_lcell_comb \saida5[5]~reg0feeder (
// Equation(s):
// \saida5[5]~reg0feeder_combout  = in4[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in4[5]),
	.cin(gnd),
	.combout(\saida5[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida5[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida5[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N23
cycloneii_lcell_ff \saida5[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida5[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida5[5]~reg0_regout ));

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \in4[6]~feeder (
// Equation(s):
// \in4[6]~feeder_combout  = in3[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[6]),
	.cin(gnd),
	.combout(\in4[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in4[6]~feeder .lut_mask = 16'hFF00;
defparam \in4[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N1
cycloneii_lcell_ff \in4[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in4[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in4[6]));

// Location: LCCOMB_X1_Y13_N26
cycloneii_lcell_comb \saida5[6]~reg0feeder (
// Equation(s):
// \saida5[6]~reg0feeder_combout  = in4[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in4[6]),
	.cin(gnd),
	.combout(\saida5[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida5[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida5[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N27
cycloneii_lcell_ff \saida5[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida5[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida5[6]~reg0_regout ));

// Location: LCCOMB_X9_Y1_N0
cycloneii_lcell_comb \in4[7]~feeder (
// Equation(s):
// \in4[7]~feeder_combout  = in3[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in3[7]),
	.cin(gnd),
	.combout(\in4[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \in4[7]~feeder .lut_mask = 16'hFF00;
defparam \in4[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N1
cycloneii_lcell_ff \in4[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\in4[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(in4[7]));

// Location: LCCOMB_X9_Y1_N26
cycloneii_lcell_comb \saida5[7]~reg0feeder (
// Equation(s):
// \saida5[7]~reg0feeder_combout  = in4[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(in4[7]),
	.cin(gnd),
	.combout(\saida5[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \saida5[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \saida5[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y1_N27
cycloneii_lcell_ff \saida5[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\saida5[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\saida5[7]~reg0_regout ));

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida0[0]~I (
	.datain(\saida0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida0[0]));
// synopsys translate_off
defparam \saida0[0]~I .input_async_reset = "none";
defparam \saida0[0]~I .input_power_up = "low";
defparam \saida0[0]~I .input_register_mode = "none";
defparam \saida0[0]~I .input_sync_reset = "none";
defparam \saida0[0]~I .oe_async_reset = "none";
defparam \saida0[0]~I .oe_power_up = "low";
defparam \saida0[0]~I .oe_register_mode = "none";
defparam \saida0[0]~I .oe_sync_reset = "none";
defparam \saida0[0]~I .operation_mode = "output";
defparam \saida0[0]~I .output_async_reset = "none";
defparam \saida0[0]~I .output_power_up = "low";
defparam \saida0[0]~I .output_register_mode = "none";
defparam \saida0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida0[1]~I (
	.datain(\saida0[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida0[1]));
// synopsys translate_off
defparam \saida0[1]~I .input_async_reset = "none";
defparam \saida0[1]~I .input_power_up = "low";
defparam \saida0[1]~I .input_register_mode = "none";
defparam \saida0[1]~I .input_sync_reset = "none";
defparam \saida0[1]~I .oe_async_reset = "none";
defparam \saida0[1]~I .oe_power_up = "low";
defparam \saida0[1]~I .oe_register_mode = "none";
defparam \saida0[1]~I .oe_sync_reset = "none";
defparam \saida0[1]~I .operation_mode = "output";
defparam \saida0[1]~I .output_async_reset = "none";
defparam \saida0[1]~I .output_power_up = "low";
defparam \saida0[1]~I .output_register_mode = "none";
defparam \saida0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida0[2]~I (
	.datain(\saida0[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida0[2]));
// synopsys translate_off
defparam \saida0[2]~I .input_async_reset = "none";
defparam \saida0[2]~I .input_power_up = "low";
defparam \saida0[2]~I .input_register_mode = "none";
defparam \saida0[2]~I .input_sync_reset = "none";
defparam \saida0[2]~I .oe_async_reset = "none";
defparam \saida0[2]~I .oe_power_up = "low";
defparam \saida0[2]~I .oe_register_mode = "none";
defparam \saida0[2]~I .oe_sync_reset = "none";
defparam \saida0[2]~I .operation_mode = "output";
defparam \saida0[2]~I .output_async_reset = "none";
defparam \saida0[2]~I .output_power_up = "low";
defparam \saida0[2]~I .output_register_mode = "none";
defparam \saida0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida0[3]~I (
	.datain(\saida0[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida0[3]));
// synopsys translate_off
defparam \saida0[3]~I .input_async_reset = "none";
defparam \saida0[3]~I .input_power_up = "low";
defparam \saida0[3]~I .input_register_mode = "none";
defparam \saida0[3]~I .input_sync_reset = "none";
defparam \saida0[3]~I .oe_async_reset = "none";
defparam \saida0[3]~I .oe_power_up = "low";
defparam \saida0[3]~I .oe_register_mode = "none";
defparam \saida0[3]~I .oe_sync_reset = "none";
defparam \saida0[3]~I .operation_mode = "output";
defparam \saida0[3]~I .output_async_reset = "none";
defparam \saida0[3]~I .output_power_up = "low";
defparam \saida0[3]~I .output_register_mode = "none";
defparam \saida0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida0[4]~I (
	.datain(\saida0[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida0[4]));
// synopsys translate_off
defparam \saida0[4]~I .input_async_reset = "none";
defparam \saida0[4]~I .input_power_up = "low";
defparam \saida0[4]~I .input_register_mode = "none";
defparam \saida0[4]~I .input_sync_reset = "none";
defparam \saida0[4]~I .oe_async_reset = "none";
defparam \saida0[4]~I .oe_power_up = "low";
defparam \saida0[4]~I .oe_register_mode = "none";
defparam \saida0[4]~I .oe_sync_reset = "none";
defparam \saida0[4]~I .operation_mode = "output";
defparam \saida0[4]~I .output_async_reset = "none";
defparam \saida0[4]~I .output_power_up = "low";
defparam \saida0[4]~I .output_register_mode = "none";
defparam \saida0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida0[5]~I (
	.datain(\saida0[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida0[5]));
// synopsys translate_off
defparam \saida0[5]~I .input_async_reset = "none";
defparam \saida0[5]~I .input_power_up = "low";
defparam \saida0[5]~I .input_register_mode = "none";
defparam \saida0[5]~I .input_sync_reset = "none";
defparam \saida0[5]~I .oe_async_reset = "none";
defparam \saida0[5]~I .oe_power_up = "low";
defparam \saida0[5]~I .oe_register_mode = "none";
defparam \saida0[5]~I .oe_sync_reset = "none";
defparam \saida0[5]~I .operation_mode = "output";
defparam \saida0[5]~I .output_async_reset = "none";
defparam \saida0[5]~I .output_power_up = "low";
defparam \saida0[5]~I .output_register_mode = "none";
defparam \saida0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida0[6]~I (
	.datain(\saida0[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida0[6]));
// synopsys translate_off
defparam \saida0[6]~I .input_async_reset = "none";
defparam \saida0[6]~I .input_power_up = "low";
defparam \saida0[6]~I .input_register_mode = "none";
defparam \saida0[6]~I .input_sync_reset = "none";
defparam \saida0[6]~I .oe_async_reset = "none";
defparam \saida0[6]~I .oe_power_up = "low";
defparam \saida0[6]~I .oe_register_mode = "none";
defparam \saida0[6]~I .oe_sync_reset = "none";
defparam \saida0[6]~I .operation_mode = "output";
defparam \saida0[6]~I .output_async_reset = "none";
defparam \saida0[6]~I .output_power_up = "low";
defparam \saida0[6]~I .output_register_mode = "none";
defparam \saida0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida0[7]~I (
	.datain(\saida0[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida0[7]));
// synopsys translate_off
defparam \saida0[7]~I .input_async_reset = "none";
defparam \saida0[7]~I .input_power_up = "low";
defparam \saida0[7]~I .input_register_mode = "none";
defparam \saida0[7]~I .input_sync_reset = "none";
defparam \saida0[7]~I .oe_async_reset = "none";
defparam \saida0[7]~I .oe_power_up = "low";
defparam \saida0[7]~I .oe_register_mode = "none";
defparam \saida0[7]~I .oe_sync_reset = "none";
defparam \saida0[7]~I .operation_mode = "output";
defparam \saida0[7]~I .output_async_reset = "none";
defparam \saida0[7]~I .output_power_up = "low";
defparam \saida0[7]~I .output_register_mode = "none";
defparam \saida0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida1[0]~I (
	.datain(\saida1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida1[0]));
// synopsys translate_off
defparam \saida1[0]~I .input_async_reset = "none";
defparam \saida1[0]~I .input_power_up = "low";
defparam \saida1[0]~I .input_register_mode = "none";
defparam \saida1[0]~I .input_sync_reset = "none";
defparam \saida1[0]~I .oe_async_reset = "none";
defparam \saida1[0]~I .oe_power_up = "low";
defparam \saida1[0]~I .oe_register_mode = "none";
defparam \saida1[0]~I .oe_sync_reset = "none";
defparam \saida1[0]~I .operation_mode = "output";
defparam \saida1[0]~I .output_async_reset = "none";
defparam \saida1[0]~I .output_power_up = "low";
defparam \saida1[0]~I .output_register_mode = "none";
defparam \saida1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida1[1]~I (
	.datain(\saida1[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida1[1]));
// synopsys translate_off
defparam \saida1[1]~I .input_async_reset = "none";
defparam \saida1[1]~I .input_power_up = "low";
defparam \saida1[1]~I .input_register_mode = "none";
defparam \saida1[1]~I .input_sync_reset = "none";
defparam \saida1[1]~I .oe_async_reset = "none";
defparam \saida1[1]~I .oe_power_up = "low";
defparam \saida1[1]~I .oe_register_mode = "none";
defparam \saida1[1]~I .oe_sync_reset = "none";
defparam \saida1[1]~I .operation_mode = "output";
defparam \saida1[1]~I .output_async_reset = "none";
defparam \saida1[1]~I .output_power_up = "low";
defparam \saida1[1]~I .output_register_mode = "none";
defparam \saida1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida1[2]~I (
	.datain(\saida1[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida1[2]));
// synopsys translate_off
defparam \saida1[2]~I .input_async_reset = "none";
defparam \saida1[2]~I .input_power_up = "low";
defparam \saida1[2]~I .input_register_mode = "none";
defparam \saida1[2]~I .input_sync_reset = "none";
defparam \saida1[2]~I .oe_async_reset = "none";
defparam \saida1[2]~I .oe_power_up = "low";
defparam \saida1[2]~I .oe_register_mode = "none";
defparam \saida1[2]~I .oe_sync_reset = "none";
defparam \saida1[2]~I .operation_mode = "output";
defparam \saida1[2]~I .output_async_reset = "none";
defparam \saida1[2]~I .output_power_up = "low";
defparam \saida1[2]~I .output_register_mode = "none";
defparam \saida1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida1[3]~I (
	.datain(\saida1[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida1[3]));
// synopsys translate_off
defparam \saida1[3]~I .input_async_reset = "none";
defparam \saida1[3]~I .input_power_up = "low";
defparam \saida1[3]~I .input_register_mode = "none";
defparam \saida1[3]~I .input_sync_reset = "none";
defparam \saida1[3]~I .oe_async_reset = "none";
defparam \saida1[3]~I .oe_power_up = "low";
defparam \saida1[3]~I .oe_register_mode = "none";
defparam \saida1[3]~I .oe_sync_reset = "none";
defparam \saida1[3]~I .operation_mode = "output";
defparam \saida1[3]~I .output_async_reset = "none";
defparam \saida1[3]~I .output_power_up = "low";
defparam \saida1[3]~I .output_register_mode = "none";
defparam \saida1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida1[4]~I (
	.datain(\saida1[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida1[4]));
// synopsys translate_off
defparam \saida1[4]~I .input_async_reset = "none";
defparam \saida1[4]~I .input_power_up = "low";
defparam \saida1[4]~I .input_register_mode = "none";
defparam \saida1[4]~I .input_sync_reset = "none";
defparam \saida1[4]~I .oe_async_reset = "none";
defparam \saida1[4]~I .oe_power_up = "low";
defparam \saida1[4]~I .oe_register_mode = "none";
defparam \saida1[4]~I .oe_sync_reset = "none";
defparam \saida1[4]~I .operation_mode = "output";
defparam \saida1[4]~I .output_async_reset = "none";
defparam \saida1[4]~I .output_power_up = "low";
defparam \saida1[4]~I .output_register_mode = "none";
defparam \saida1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida1[5]~I (
	.datain(\saida1[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida1[5]));
// synopsys translate_off
defparam \saida1[5]~I .input_async_reset = "none";
defparam \saida1[5]~I .input_power_up = "low";
defparam \saida1[5]~I .input_register_mode = "none";
defparam \saida1[5]~I .input_sync_reset = "none";
defparam \saida1[5]~I .oe_async_reset = "none";
defparam \saida1[5]~I .oe_power_up = "low";
defparam \saida1[5]~I .oe_register_mode = "none";
defparam \saida1[5]~I .oe_sync_reset = "none";
defparam \saida1[5]~I .operation_mode = "output";
defparam \saida1[5]~I .output_async_reset = "none";
defparam \saida1[5]~I .output_power_up = "low";
defparam \saida1[5]~I .output_register_mode = "none";
defparam \saida1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida1[6]~I (
	.datain(\saida1[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida1[6]));
// synopsys translate_off
defparam \saida1[6]~I .input_async_reset = "none";
defparam \saida1[6]~I .input_power_up = "low";
defparam \saida1[6]~I .input_register_mode = "none";
defparam \saida1[6]~I .input_sync_reset = "none";
defparam \saida1[6]~I .oe_async_reset = "none";
defparam \saida1[6]~I .oe_power_up = "low";
defparam \saida1[6]~I .oe_register_mode = "none";
defparam \saida1[6]~I .oe_sync_reset = "none";
defparam \saida1[6]~I .operation_mode = "output";
defparam \saida1[6]~I .output_async_reset = "none";
defparam \saida1[6]~I .output_power_up = "low";
defparam \saida1[6]~I .output_register_mode = "none";
defparam \saida1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida1[7]~I (
	.datain(\saida1[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida1[7]));
// synopsys translate_off
defparam \saida1[7]~I .input_async_reset = "none";
defparam \saida1[7]~I .input_power_up = "low";
defparam \saida1[7]~I .input_register_mode = "none";
defparam \saida1[7]~I .input_sync_reset = "none";
defparam \saida1[7]~I .oe_async_reset = "none";
defparam \saida1[7]~I .oe_power_up = "low";
defparam \saida1[7]~I .oe_register_mode = "none";
defparam \saida1[7]~I .oe_sync_reset = "none";
defparam \saida1[7]~I .operation_mode = "output";
defparam \saida1[7]~I .output_async_reset = "none";
defparam \saida1[7]~I .output_power_up = "low";
defparam \saida1[7]~I .output_register_mode = "none";
defparam \saida1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida2[0]~I (
	.datain(\saida2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida2[0]));
// synopsys translate_off
defparam \saida2[0]~I .input_async_reset = "none";
defparam \saida2[0]~I .input_power_up = "low";
defparam \saida2[0]~I .input_register_mode = "none";
defparam \saida2[0]~I .input_sync_reset = "none";
defparam \saida2[0]~I .oe_async_reset = "none";
defparam \saida2[0]~I .oe_power_up = "low";
defparam \saida2[0]~I .oe_register_mode = "none";
defparam \saida2[0]~I .oe_sync_reset = "none";
defparam \saida2[0]~I .operation_mode = "output";
defparam \saida2[0]~I .output_async_reset = "none";
defparam \saida2[0]~I .output_power_up = "low";
defparam \saida2[0]~I .output_register_mode = "none";
defparam \saida2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida2[1]~I (
	.datain(\saida2[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida2[1]));
// synopsys translate_off
defparam \saida2[1]~I .input_async_reset = "none";
defparam \saida2[1]~I .input_power_up = "low";
defparam \saida2[1]~I .input_register_mode = "none";
defparam \saida2[1]~I .input_sync_reset = "none";
defparam \saida2[1]~I .oe_async_reset = "none";
defparam \saida2[1]~I .oe_power_up = "low";
defparam \saida2[1]~I .oe_register_mode = "none";
defparam \saida2[1]~I .oe_sync_reset = "none";
defparam \saida2[1]~I .operation_mode = "output";
defparam \saida2[1]~I .output_async_reset = "none";
defparam \saida2[1]~I .output_power_up = "low";
defparam \saida2[1]~I .output_register_mode = "none";
defparam \saida2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida2[2]~I (
	.datain(\saida2[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida2[2]));
// synopsys translate_off
defparam \saida2[2]~I .input_async_reset = "none";
defparam \saida2[2]~I .input_power_up = "low";
defparam \saida2[2]~I .input_register_mode = "none";
defparam \saida2[2]~I .input_sync_reset = "none";
defparam \saida2[2]~I .oe_async_reset = "none";
defparam \saida2[2]~I .oe_power_up = "low";
defparam \saida2[2]~I .oe_register_mode = "none";
defparam \saida2[2]~I .oe_sync_reset = "none";
defparam \saida2[2]~I .operation_mode = "output";
defparam \saida2[2]~I .output_async_reset = "none";
defparam \saida2[2]~I .output_power_up = "low";
defparam \saida2[2]~I .output_register_mode = "none";
defparam \saida2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida2[3]~I (
	.datain(\saida2[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida2[3]));
// synopsys translate_off
defparam \saida2[3]~I .input_async_reset = "none";
defparam \saida2[3]~I .input_power_up = "low";
defparam \saida2[3]~I .input_register_mode = "none";
defparam \saida2[3]~I .input_sync_reset = "none";
defparam \saida2[3]~I .oe_async_reset = "none";
defparam \saida2[3]~I .oe_power_up = "low";
defparam \saida2[3]~I .oe_register_mode = "none";
defparam \saida2[3]~I .oe_sync_reset = "none";
defparam \saida2[3]~I .operation_mode = "output";
defparam \saida2[3]~I .output_async_reset = "none";
defparam \saida2[3]~I .output_power_up = "low";
defparam \saida2[3]~I .output_register_mode = "none";
defparam \saida2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida2[4]~I (
	.datain(\saida2[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida2[4]));
// synopsys translate_off
defparam \saida2[4]~I .input_async_reset = "none";
defparam \saida2[4]~I .input_power_up = "low";
defparam \saida2[4]~I .input_register_mode = "none";
defparam \saida2[4]~I .input_sync_reset = "none";
defparam \saida2[4]~I .oe_async_reset = "none";
defparam \saida2[4]~I .oe_power_up = "low";
defparam \saida2[4]~I .oe_register_mode = "none";
defparam \saida2[4]~I .oe_sync_reset = "none";
defparam \saida2[4]~I .operation_mode = "output";
defparam \saida2[4]~I .output_async_reset = "none";
defparam \saida2[4]~I .output_power_up = "low";
defparam \saida2[4]~I .output_register_mode = "none";
defparam \saida2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida2[5]~I (
	.datain(\saida2[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida2[5]));
// synopsys translate_off
defparam \saida2[5]~I .input_async_reset = "none";
defparam \saida2[5]~I .input_power_up = "low";
defparam \saida2[5]~I .input_register_mode = "none";
defparam \saida2[5]~I .input_sync_reset = "none";
defparam \saida2[5]~I .oe_async_reset = "none";
defparam \saida2[5]~I .oe_power_up = "low";
defparam \saida2[5]~I .oe_register_mode = "none";
defparam \saida2[5]~I .oe_sync_reset = "none";
defparam \saida2[5]~I .operation_mode = "output";
defparam \saida2[5]~I .output_async_reset = "none";
defparam \saida2[5]~I .output_power_up = "low";
defparam \saida2[5]~I .output_register_mode = "none";
defparam \saida2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida2[6]~I (
	.datain(\saida2[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida2[6]));
// synopsys translate_off
defparam \saida2[6]~I .input_async_reset = "none";
defparam \saida2[6]~I .input_power_up = "low";
defparam \saida2[6]~I .input_register_mode = "none";
defparam \saida2[6]~I .input_sync_reset = "none";
defparam \saida2[6]~I .oe_async_reset = "none";
defparam \saida2[6]~I .oe_power_up = "low";
defparam \saida2[6]~I .oe_register_mode = "none";
defparam \saida2[6]~I .oe_sync_reset = "none";
defparam \saida2[6]~I .operation_mode = "output";
defparam \saida2[6]~I .output_async_reset = "none";
defparam \saida2[6]~I .output_power_up = "low";
defparam \saida2[6]~I .output_register_mode = "none";
defparam \saida2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida2[7]~I (
	.datain(\saida2[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida2[7]));
// synopsys translate_off
defparam \saida2[7]~I .input_async_reset = "none";
defparam \saida2[7]~I .input_power_up = "low";
defparam \saida2[7]~I .input_register_mode = "none";
defparam \saida2[7]~I .input_sync_reset = "none";
defparam \saida2[7]~I .oe_async_reset = "none";
defparam \saida2[7]~I .oe_power_up = "low";
defparam \saida2[7]~I .oe_register_mode = "none";
defparam \saida2[7]~I .oe_sync_reset = "none";
defparam \saida2[7]~I .operation_mode = "output";
defparam \saida2[7]~I .output_async_reset = "none";
defparam \saida2[7]~I .output_power_up = "low";
defparam \saida2[7]~I .output_register_mode = "none";
defparam \saida2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida3[0]~I (
	.datain(\saida3[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida3[0]));
// synopsys translate_off
defparam \saida3[0]~I .input_async_reset = "none";
defparam \saida3[0]~I .input_power_up = "low";
defparam \saida3[0]~I .input_register_mode = "none";
defparam \saida3[0]~I .input_sync_reset = "none";
defparam \saida3[0]~I .oe_async_reset = "none";
defparam \saida3[0]~I .oe_power_up = "low";
defparam \saida3[0]~I .oe_register_mode = "none";
defparam \saida3[0]~I .oe_sync_reset = "none";
defparam \saida3[0]~I .operation_mode = "output";
defparam \saida3[0]~I .output_async_reset = "none";
defparam \saida3[0]~I .output_power_up = "low";
defparam \saida3[0]~I .output_register_mode = "none";
defparam \saida3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida3[1]~I (
	.datain(\saida3[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida3[1]));
// synopsys translate_off
defparam \saida3[1]~I .input_async_reset = "none";
defparam \saida3[1]~I .input_power_up = "low";
defparam \saida3[1]~I .input_register_mode = "none";
defparam \saida3[1]~I .input_sync_reset = "none";
defparam \saida3[1]~I .oe_async_reset = "none";
defparam \saida3[1]~I .oe_power_up = "low";
defparam \saida3[1]~I .oe_register_mode = "none";
defparam \saida3[1]~I .oe_sync_reset = "none";
defparam \saida3[1]~I .operation_mode = "output";
defparam \saida3[1]~I .output_async_reset = "none";
defparam \saida3[1]~I .output_power_up = "low";
defparam \saida3[1]~I .output_register_mode = "none";
defparam \saida3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida3[2]~I (
	.datain(\saida3[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida3[2]));
// synopsys translate_off
defparam \saida3[2]~I .input_async_reset = "none";
defparam \saida3[2]~I .input_power_up = "low";
defparam \saida3[2]~I .input_register_mode = "none";
defparam \saida3[2]~I .input_sync_reset = "none";
defparam \saida3[2]~I .oe_async_reset = "none";
defparam \saida3[2]~I .oe_power_up = "low";
defparam \saida3[2]~I .oe_register_mode = "none";
defparam \saida3[2]~I .oe_sync_reset = "none";
defparam \saida3[2]~I .operation_mode = "output";
defparam \saida3[2]~I .output_async_reset = "none";
defparam \saida3[2]~I .output_power_up = "low";
defparam \saida3[2]~I .output_register_mode = "none";
defparam \saida3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida3[3]~I (
	.datain(\saida3[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida3[3]));
// synopsys translate_off
defparam \saida3[3]~I .input_async_reset = "none";
defparam \saida3[3]~I .input_power_up = "low";
defparam \saida3[3]~I .input_register_mode = "none";
defparam \saida3[3]~I .input_sync_reset = "none";
defparam \saida3[3]~I .oe_async_reset = "none";
defparam \saida3[3]~I .oe_power_up = "low";
defparam \saida3[3]~I .oe_register_mode = "none";
defparam \saida3[3]~I .oe_sync_reset = "none";
defparam \saida3[3]~I .operation_mode = "output";
defparam \saida3[3]~I .output_async_reset = "none";
defparam \saida3[3]~I .output_power_up = "low";
defparam \saida3[3]~I .output_register_mode = "none";
defparam \saida3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida3[4]~I (
	.datain(\saida3[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida3[4]));
// synopsys translate_off
defparam \saida3[4]~I .input_async_reset = "none";
defparam \saida3[4]~I .input_power_up = "low";
defparam \saida3[4]~I .input_register_mode = "none";
defparam \saida3[4]~I .input_sync_reset = "none";
defparam \saida3[4]~I .oe_async_reset = "none";
defparam \saida3[4]~I .oe_power_up = "low";
defparam \saida3[4]~I .oe_register_mode = "none";
defparam \saida3[4]~I .oe_sync_reset = "none";
defparam \saida3[4]~I .operation_mode = "output";
defparam \saida3[4]~I .output_async_reset = "none";
defparam \saida3[4]~I .output_power_up = "low";
defparam \saida3[4]~I .output_register_mode = "none";
defparam \saida3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida3[5]~I (
	.datain(\saida3[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida3[5]));
// synopsys translate_off
defparam \saida3[5]~I .input_async_reset = "none";
defparam \saida3[5]~I .input_power_up = "low";
defparam \saida3[5]~I .input_register_mode = "none";
defparam \saida3[5]~I .input_sync_reset = "none";
defparam \saida3[5]~I .oe_async_reset = "none";
defparam \saida3[5]~I .oe_power_up = "low";
defparam \saida3[5]~I .oe_register_mode = "none";
defparam \saida3[5]~I .oe_sync_reset = "none";
defparam \saida3[5]~I .operation_mode = "output";
defparam \saida3[5]~I .output_async_reset = "none";
defparam \saida3[5]~I .output_power_up = "low";
defparam \saida3[5]~I .output_register_mode = "none";
defparam \saida3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida3[6]~I (
	.datain(\saida3[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida3[6]));
// synopsys translate_off
defparam \saida3[6]~I .input_async_reset = "none";
defparam \saida3[6]~I .input_power_up = "low";
defparam \saida3[6]~I .input_register_mode = "none";
defparam \saida3[6]~I .input_sync_reset = "none";
defparam \saida3[6]~I .oe_async_reset = "none";
defparam \saida3[6]~I .oe_power_up = "low";
defparam \saida3[6]~I .oe_register_mode = "none";
defparam \saida3[6]~I .oe_sync_reset = "none";
defparam \saida3[6]~I .operation_mode = "output";
defparam \saida3[6]~I .output_async_reset = "none";
defparam \saida3[6]~I .output_power_up = "low";
defparam \saida3[6]~I .output_register_mode = "none";
defparam \saida3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida3[7]~I (
	.datain(\saida3[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida3[7]));
// synopsys translate_off
defparam \saida3[7]~I .input_async_reset = "none";
defparam \saida3[7]~I .input_power_up = "low";
defparam \saida3[7]~I .input_register_mode = "none";
defparam \saida3[7]~I .input_sync_reset = "none";
defparam \saida3[7]~I .oe_async_reset = "none";
defparam \saida3[7]~I .oe_power_up = "low";
defparam \saida3[7]~I .oe_register_mode = "none";
defparam \saida3[7]~I .oe_sync_reset = "none";
defparam \saida3[7]~I .operation_mode = "output";
defparam \saida3[7]~I .output_async_reset = "none";
defparam \saida3[7]~I .output_power_up = "low";
defparam \saida3[7]~I .output_register_mode = "none";
defparam \saida3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida4[0]~I (
	.datain(\saida4[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida4[0]));
// synopsys translate_off
defparam \saida4[0]~I .input_async_reset = "none";
defparam \saida4[0]~I .input_power_up = "low";
defparam \saida4[0]~I .input_register_mode = "none";
defparam \saida4[0]~I .input_sync_reset = "none";
defparam \saida4[0]~I .oe_async_reset = "none";
defparam \saida4[0]~I .oe_power_up = "low";
defparam \saida4[0]~I .oe_register_mode = "none";
defparam \saida4[0]~I .oe_sync_reset = "none";
defparam \saida4[0]~I .operation_mode = "output";
defparam \saida4[0]~I .output_async_reset = "none";
defparam \saida4[0]~I .output_power_up = "low";
defparam \saida4[0]~I .output_register_mode = "none";
defparam \saida4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida4[1]~I (
	.datain(\saida4[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida4[1]));
// synopsys translate_off
defparam \saida4[1]~I .input_async_reset = "none";
defparam \saida4[1]~I .input_power_up = "low";
defparam \saida4[1]~I .input_register_mode = "none";
defparam \saida4[1]~I .input_sync_reset = "none";
defparam \saida4[1]~I .oe_async_reset = "none";
defparam \saida4[1]~I .oe_power_up = "low";
defparam \saida4[1]~I .oe_register_mode = "none";
defparam \saida4[1]~I .oe_sync_reset = "none";
defparam \saida4[1]~I .operation_mode = "output";
defparam \saida4[1]~I .output_async_reset = "none";
defparam \saida4[1]~I .output_power_up = "low";
defparam \saida4[1]~I .output_register_mode = "none";
defparam \saida4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida4[2]~I (
	.datain(\saida4[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida4[2]));
// synopsys translate_off
defparam \saida4[2]~I .input_async_reset = "none";
defparam \saida4[2]~I .input_power_up = "low";
defparam \saida4[2]~I .input_register_mode = "none";
defparam \saida4[2]~I .input_sync_reset = "none";
defparam \saida4[2]~I .oe_async_reset = "none";
defparam \saida4[2]~I .oe_power_up = "low";
defparam \saida4[2]~I .oe_register_mode = "none";
defparam \saida4[2]~I .oe_sync_reset = "none";
defparam \saida4[2]~I .operation_mode = "output";
defparam \saida4[2]~I .output_async_reset = "none";
defparam \saida4[2]~I .output_power_up = "low";
defparam \saida4[2]~I .output_register_mode = "none";
defparam \saida4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida4[3]~I (
	.datain(\saida4[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida4[3]));
// synopsys translate_off
defparam \saida4[3]~I .input_async_reset = "none";
defparam \saida4[3]~I .input_power_up = "low";
defparam \saida4[3]~I .input_register_mode = "none";
defparam \saida4[3]~I .input_sync_reset = "none";
defparam \saida4[3]~I .oe_async_reset = "none";
defparam \saida4[3]~I .oe_power_up = "low";
defparam \saida4[3]~I .oe_register_mode = "none";
defparam \saida4[3]~I .oe_sync_reset = "none";
defparam \saida4[3]~I .operation_mode = "output";
defparam \saida4[3]~I .output_async_reset = "none";
defparam \saida4[3]~I .output_power_up = "low";
defparam \saida4[3]~I .output_register_mode = "none";
defparam \saida4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida4[4]~I (
	.datain(\saida4[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida4[4]));
// synopsys translate_off
defparam \saida4[4]~I .input_async_reset = "none";
defparam \saida4[4]~I .input_power_up = "low";
defparam \saida4[4]~I .input_register_mode = "none";
defparam \saida4[4]~I .input_sync_reset = "none";
defparam \saida4[4]~I .oe_async_reset = "none";
defparam \saida4[4]~I .oe_power_up = "low";
defparam \saida4[4]~I .oe_register_mode = "none";
defparam \saida4[4]~I .oe_sync_reset = "none";
defparam \saida4[4]~I .operation_mode = "output";
defparam \saida4[4]~I .output_async_reset = "none";
defparam \saida4[4]~I .output_power_up = "low";
defparam \saida4[4]~I .output_register_mode = "none";
defparam \saida4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida4[5]~I (
	.datain(\saida4[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida4[5]));
// synopsys translate_off
defparam \saida4[5]~I .input_async_reset = "none";
defparam \saida4[5]~I .input_power_up = "low";
defparam \saida4[5]~I .input_register_mode = "none";
defparam \saida4[5]~I .input_sync_reset = "none";
defparam \saida4[5]~I .oe_async_reset = "none";
defparam \saida4[5]~I .oe_power_up = "low";
defparam \saida4[5]~I .oe_register_mode = "none";
defparam \saida4[5]~I .oe_sync_reset = "none";
defparam \saida4[5]~I .operation_mode = "output";
defparam \saida4[5]~I .output_async_reset = "none";
defparam \saida4[5]~I .output_power_up = "low";
defparam \saida4[5]~I .output_register_mode = "none";
defparam \saida4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida4[6]~I (
	.datain(\saida4[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida4[6]));
// synopsys translate_off
defparam \saida4[6]~I .input_async_reset = "none";
defparam \saida4[6]~I .input_power_up = "low";
defparam \saida4[6]~I .input_register_mode = "none";
defparam \saida4[6]~I .input_sync_reset = "none";
defparam \saida4[6]~I .oe_async_reset = "none";
defparam \saida4[6]~I .oe_power_up = "low";
defparam \saida4[6]~I .oe_register_mode = "none";
defparam \saida4[6]~I .oe_sync_reset = "none";
defparam \saida4[6]~I .operation_mode = "output";
defparam \saida4[6]~I .output_async_reset = "none";
defparam \saida4[6]~I .output_power_up = "low";
defparam \saida4[6]~I .output_register_mode = "none";
defparam \saida4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida4[7]~I (
	.datain(\saida4[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida4[7]));
// synopsys translate_off
defparam \saida4[7]~I .input_async_reset = "none";
defparam \saida4[7]~I .input_power_up = "low";
defparam \saida4[7]~I .input_register_mode = "none";
defparam \saida4[7]~I .input_sync_reset = "none";
defparam \saida4[7]~I .oe_async_reset = "none";
defparam \saida4[7]~I .oe_power_up = "low";
defparam \saida4[7]~I .oe_register_mode = "none";
defparam \saida4[7]~I .oe_sync_reset = "none";
defparam \saida4[7]~I .operation_mode = "output";
defparam \saida4[7]~I .output_async_reset = "none";
defparam \saida4[7]~I .output_power_up = "low";
defparam \saida4[7]~I .output_register_mode = "none";
defparam \saida4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida5[0]~I (
	.datain(\saida5[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida5[0]));
// synopsys translate_off
defparam \saida5[0]~I .input_async_reset = "none";
defparam \saida5[0]~I .input_power_up = "low";
defparam \saida5[0]~I .input_register_mode = "none";
defparam \saida5[0]~I .input_sync_reset = "none";
defparam \saida5[0]~I .oe_async_reset = "none";
defparam \saida5[0]~I .oe_power_up = "low";
defparam \saida5[0]~I .oe_register_mode = "none";
defparam \saida5[0]~I .oe_sync_reset = "none";
defparam \saida5[0]~I .operation_mode = "output";
defparam \saida5[0]~I .output_async_reset = "none";
defparam \saida5[0]~I .output_power_up = "low";
defparam \saida5[0]~I .output_register_mode = "none";
defparam \saida5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida5[1]~I (
	.datain(\saida5[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida5[1]));
// synopsys translate_off
defparam \saida5[1]~I .input_async_reset = "none";
defparam \saida5[1]~I .input_power_up = "low";
defparam \saida5[1]~I .input_register_mode = "none";
defparam \saida5[1]~I .input_sync_reset = "none";
defparam \saida5[1]~I .oe_async_reset = "none";
defparam \saida5[1]~I .oe_power_up = "low";
defparam \saida5[1]~I .oe_register_mode = "none";
defparam \saida5[1]~I .oe_sync_reset = "none";
defparam \saida5[1]~I .operation_mode = "output";
defparam \saida5[1]~I .output_async_reset = "none";
defparam \saida5[1]~I .output_power_up = "low";
defparam \saida5[1]~I .output_register_mode = "none";
defparam \saida5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida5[2]~I (
	.datain(\saida5[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida5[2]));
// synopsys translate_off
defparam \saida5[2]~I .input_async_reset = "none";
defparam \saida5[2]~I .input_power_up = "low";
defparam \saida5[2]~I .input_register_mode = "none";
defparam \saida5[2]~I .input_sync_reset = "none";
defparam \saida5[2]~I .oe_async_reset = "none";
defparam \saida5[2]~I .oe_power_up = "low";
defparam \saida5[2]~I .oe_register_mode = "none";
defparam \saida5[2]~I .oe_sync_reset = "none";
defparam \saida5[2]~I .operation_mode = "output";
defparam \saida5[2]~I .output_async_reset = "none";
defparam \saida5[2]~I .output_power_up = "low";
defparam \saida5[2]~I .output_register_mode = "none";
defparam \saida5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida5[3]~I (
	.datain(\saida5[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida5[3]));
// synopsys translate_off
defparam \saida5[3]~I .input_async_reset = "none";
defparam \saida5[3]~I .input_power_up = "low";
defparam \saida5[3]~I .input_register_mode = "none";
defparam \saida5[3]~I .input_sync_reset = "none";
defparam \saida5[3]~I .oe_async_reset = "none";
defparam \saida5[3]~I .oe_power_up = "low";
defparam \saida5[3]~I .oe_register_mode = "none";
defparam \saida5[3]~I .oe_sync_reset = "none";
defparam \saida5[3]~I .operation_mode = "output";
defparam \saida5[3]~I .output_async_reset = "none";
defparam \saida5[3]~I .output_power_up = "low";
defparam \saida5[3]~I .output_register_mode = "none";
defparam \saida5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida5[4]~I (
	.datain(\saida5[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida5[4]));
// synopsys translate_off
defparam \saida5[4]~I .input_async_reset = "none";
defparam \saida5[4]~I .input_power_up = "low";
defparam \saida5[4]~I .input_register_mode = "none";
defparam \saida5[4]~I .input_sync_reset = "none";
defparam \saida5[4]~I .oe_async_reset = "none";
defparam \saida5[4]~I .oe_power_up = "low";
defparam \saida5[4]~I .oe_register_mode = "none";
defparam \saida5[4]~I .oe_sync_reset = "none";
defparam \saida5[4]~I .operation_mode = "output";
defparam \saida5[4]~I .output_async_reset = "none";
defparam \saida5[4]~I .output_power_up = "low";
defparam \saida5[4]~I .output_register_mode = "none";
defparam \saida5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida5[5]~I (
	.datain(\saida5[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida5[5]));
// synopsys translate_off
defparam \saida5[5]~I .input_async_reset = "none";
defparam \saida5[5]~I .input_power_up = "low";
defparam \saida5[5]~I .input_register_mode = "none";
defparam \saida5[5]~I .input_sync_reset = "none";
defparam \saida5[5]~I .oe_async_reset = "none";
defparam \saida5[5]~I .oe_power_up = "low";
defparam \saida5[5]~I .oe_register_mode = "none";
defparam \saida5[5]~I .oe_sync_reset = "none";
defparam \saida5[5]~I .operation_mode = "output";
defparam \saida5[5]~I .output_async_reset = "none";
defparam \saida5[5]~I .output_power_up = "low";
defparam \saida5[5]~I .output_register_mode = "none";
defparam \saida5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida5[6]~I (
	.datain(\saida5[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida5[6]));
// synopsys translate_off
defparam \saida5[6]~I .input_async_reset = "none";
defparam \saida5[6]~I .input_power_up = "low";
defparam \saida5[6]~I .input_register_mode = "none";
defparam \saida5[6]~I .input_sync_reset = "none";
defparam \saida5[6]~I .oe_async_reset = "none";
defparam \saida5[6]~I .oe_power_up = "low";
defparam \saida5[6]~I .oe_register_mode = "none";
defparam \saida5[6]~I .oe_sync_reset = "none";
defparam \saida5[6]~I .operation_mode = "output";
defparam \saida5[6]~I .output_async_reset = "none";
defparam \saida5[6]~I .output_power_up = "low";
defparam \saida5[6]~I .output_register_mode = "none";
defparam \saida5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida5[7]~I (
	.datain(\saida5[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida5[7]));
// synopsys translate_off
defparam \saida5[7]~I .input_async_reset = "none";
defparam \saida5[7]~I .input_power_up = "low";
defparam \saida5[7]~I .input_register_mode = "none";
defparam \saida5[7]~I .input_sync_reset = "none";
defparam \saida5[7]~I .oe_async_reset = "none";
defparam \saida5[7]~I .oe_power_up = "low";
defparam \saida5[7]~I .oe_register_mode = "none";
defparam \saida5[7]~I .oe_sync_reset = "none";
defparam \saida5[7]~I .operation_mode = "output";
defparam \saida5[7]~I .output_async_reset = "none";
defparam \saida5[7]~I .output_power_up = "low";
defparam \saida5[7]~I .output_register_mode = "none";
defparam \saida5[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
