strict digraph "" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f43618c0250>",
		clk_sens=True,
		fillcolor=gold,
		label="22:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_reg', 'feedback_value']"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43618c0350>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:AL" -> "23:IF"	[cond="[]",
		lineno=None];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43618c03d0>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "26:IF"	[cond="['r_reg']",
		label="!((r_reg == 5'b11111))",
		lineno=23];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43618c0690>",
		fillcolor=firebrick,
		label="24:NS
r_reg <= 5'b00000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43618c0690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:IF" -> "24:NS"	[cond="['r_reg']",
		label="(r_reg == 5'b11111)",
		lineno=23];
	"27:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43618c0450>",
		fillcolor=firebrick,
		label="27:NS
r_reg <= r_reg + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43618c0450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:IF" -> "27:NS"	[cond="['feedback_value']",
		label=feedback_value,
		lineno=26];
	"Leaf_22:AL"	[def_var="['r_reg']",
		label="Leaf_22:AL"];
	"24:NS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"27:NS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
}
