{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401260312984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401260312984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 14:58:32 2014 " "Processing started: Wed May 28 14:58:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401260312984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401260312984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401260312984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1401260313242 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Muxs.v " "Can't analyze file -- file Muxs.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401260313294 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Instruction.v " "Can't analyze file -- file Instruction.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401260313296 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU.v " "Can't analyze file -- file CPU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401260313298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/archexp/lab06/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401260313301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401260313301 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Barrel_Shifter.v " "Can't analyze file -- file Barrel_Shifter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401260313303 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU.v " "Can't analyze file -- file ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1401260313305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/archexp/lab06/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401260313307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401260313307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc PipelineCPU.v(6) " "Verilog HDL Declaration information at PipelineCPU.v(6): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1401260313309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401260313310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401260313310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_count.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_count " "Found entity 1: PC_count" {  } { { "PC_count.v" "" { Text "D:/archexp/lab06/PC_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401260313311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401260313311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "InstMem.v" "" { Text "D:/archexp/lab06/InstMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401260313313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401260313313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "D:/archexp/lab06/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401260313315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401260313315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/archexp/lab06/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401260313316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401260313316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keep PipelineCPU.v(15) " "Verilog HDL Implicit Net warning at PipelineCPU.v(15): created implicit net for \"keep\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401260313317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ex_top_ID PipelineCPU.v(45) " "Verilog HDL Implicit Net warning at PipelineCPU.v(45): created implicit net for \"Ex_top_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401260313317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd_Rs_out_ID PipelineCPU.v(46) " "Verilog HDL Implicit Net warning at PipelineCPU.v(46): created implicit net for \"Rd_Rs_out_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401260313317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDst PipelineCPU.v(60) " "Verilog HDL Implicit Net warning at PipelineCPU.v(60): created implicit net for \"RegDst\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401260313317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Jump PipelineCPU.v(60) " "Verilog HDL Implicit Net warning at PipelineCPU.v(60): created implicit net for \"Jump\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401260313317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_Shift_Sel_ID PipelineCPU.v(60) " "Verilog HDL Implicit Net warning at PipelineCPU.v(60): created implicit net for \"ALU_Shift_Sel_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401260313317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_ID PipelineCPU.v(60) " "Verilog HDL Implicit Net warning at PipelineCPU.v(60): created implicit net for \"Regdt0_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/archexp/lab06/PipelineCPU.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401260313317 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rd_write_byte_en Controller.v(81) " "Verilog HDL error at Controller.v(81): object \"Rd_write_byte_en\" is not declared" {  } { { "Controller.v" "" { Text "D:/archexp/lab06/Controller.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1401260313318 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rd_write_byte_en Controller.v(119) " "Verilog HDL error at Controller.v(119): object \"Rd_write_byte_en\" is not declared" {  } { { "Controller.v" "" { Text "D:/archexp/lab06/Controller.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1401260313318 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rd_write_byte_en Controller.v(173) " "Verilog HDL error at Controller.v(173): object \"Rd_write_byte_en\" is not declared" {  } { { "Controller.v" "" { Text "D:/archexp/lab06/Controller.v" 173 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1401260313319 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rd_write_byte_en Controller.v(191) " "Verilog HDL error at Controller.v(191): object \"Rd_write_byte_en\" is not declared" {  } { { "Controller.v" "" { Text "D:/archexp/lab06/Controller.v" 191 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1401260313319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/archexp/lab06/PipelineCPU.map.smsg " "Generated suppressed messages file D:/archexp/lab06/PipelineCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1401260313345 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401260313383 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 28 14:58:33 2014 " "Processing ended: Wed May 28 14:58:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401260313383 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401260313383 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401260313383 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401260313383 ""}
