#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 29 09:37:49 2024
# Process ID: 16224
# Current directory: C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16096 C:\Users\ecetech\Desktop\lab_3_final.xpr\pmod_oled\pmod_oled.xpr
# Log file: C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/vivado.log
# Journal file: C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-10648-e5-01-04/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.ipdefs/vivado-library-v2019.1-1_0_0_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 856.539 ; gain = 157.551
update_compile_order -fileset sources_1
save_project_as lab_3_hw C:/Users/ecetech/Desktop/lab_3_final.xpr/lab_3_hw -exclude_run_results -force
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_xbar_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_rst_ps7_0_50M_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_processing_system7_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_PmodOLED_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_axi_gpio_0_1_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_axi_gpio_0_2_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_rst_ps7_0_50M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_PmodOLED_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_axi_gpio_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_axi_gpio_0_2_impl_1'...
archive_project C:/Users/ecetech/Desktop/lab_3_final.xpr/lab_3_hw.xpr.zip -temp_dir C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.ipdefs/vivado-library-v2019.1-1_0_0_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_test_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_test_rst_ps7_0_50M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_test_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_test_PmodOLED_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_test_axi_gpio_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_test_axi_gpio_0_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_test_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_rst_ps7_0_50M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_PmodOLED_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_axi_gpio_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_test_axi_gpio_0_2_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
