# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Design/IP_Core/FIFO/FIFO/sim/FIFO.v"
verilog xil_defaultlib  "../../../Design/Code/FIFO_Control_0.v"
verilog xil_defaultlib  "../../../TestBeach/tb_fifo_0.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
