{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712147649600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712147649601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 05:34:09 2024 " "Processing started: Wed Apr  3 05:34:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712147649601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147649601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_adder -c BCD_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_adder -c BCD_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147649602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712147650049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712147650049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder " "Found entity 1: BCD_adder" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712147661487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147661487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712147661489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147661489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712147661491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147661491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712147661493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147661493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file char_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/char_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712147661496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147661496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712147661498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147661498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuita.v 1 1 " "Found 1 design units, including 1 entities, in source file circuita.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuitA " "Found entity 1: circuitA" {  } { { "circuitA.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/circuitA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712147661501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147661501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuitB " "Found entity 1: circuitB" {  } { { "circuitB.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/circuitB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712147661503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147661503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_adder " "Elaborating entity \"BCD_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712147661544 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..5\] BCD_adder.v(4) " "Output port \"LEDR\[8..5\]\" at BCD_adder.v(4) has no driver" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712147661560 "|BCD_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:U0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:U0\"" {  } { { "BCD_adder.v" "U0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712147661573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:U1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:U1\"" {  } { { "BCD_adder.v" "U1" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712147661585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:U2 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:U2\"" {  } { { "BCD_adder.v" "U2" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712147661598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder ripple_carry_adder:H0 " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"ripple_carry_adder:H0\"" {  } { { "BCD_adder.v" "H0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712147661611 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..5\] ripple_carry_adder.v(7) " "Output port \"LEDR\[9..5\]\" at ripple_carry_adder.v(7) has no driver" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/ripple_carry_adder.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712147661613 "|BCD_adder|ripple_carry_adder:H0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_carry_adder:H0\|full_adder:f0 " "Elaborating entity \"full_adder\" for hierarchy \"ripple_carry_adder:H0\|full_adder:f0\"" {  } { { "ripple_carry_adder.v" "f0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/ripple_carry_adder.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712147661623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:H4 " "Elaborating entity \"circuitA\" for hierarchy \"circuitA:H4\"" {  } { { "BCD_adder.v" "H4" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712147661636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB circuitB:H6 " "Elaborating entity \"circuitB\" for hierarchy \"circuitB:H6\"" {  } { { "BCD_adder.v" "H6" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712147661646 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "m G0 1 4 " "Port \"m\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712147661675 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "x G0 1 4 " "Port \"x\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1712147661675 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "y G0 1 4 " "Port \"y\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1712147661675 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "m G0 1 4 " "Port \"m\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712147661676 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "x G0 1 4 " "Port \"x\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1712147661676 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "y G0 1 4 " "Port \"y\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1712147661676 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "m G0 1 4 " "Port \"m\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712147661676 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "x G0 1 4 " "Port \"x\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1712147661676 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "y G0 1 4 " "Port \"y\" on the entity instantiation of \"G0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "full_adder.v" "G0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/full_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1712147661676 "|BCD_adder|ripple_carry_adder:H0|full_adder:f0|mux2to1:G0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712147662265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712147662353 "|BCD_adder|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712147662353 "|BCD_adder|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712147662353 "|BCD_adder|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712147662353 "|BCD_adder|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712147662353 "|BCD_adder|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712147662353 "|BCD_adder|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712147662353 "|BCD_adder|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712147662353 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712147662438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712147663025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712147663025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "BCD_adder.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab2/part4/BCD_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712147663075 "|BCD_adder|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712147663075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712147663075 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712147663075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712147663075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712147663075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712147663114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 05:34:23 2024 " "Processing ended: Wed Apr  3 05:34:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712147663114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712147663114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712147663114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712147663114 ""}
