<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta name="generator" content="Source Insight Version 4.00.0084 Built on 2017-02-26">
<meta charset='UTF-8' />
<style type='text/css'><!--
TD {background-color: #C0C0C0; font-family: 'Verdana', 'Arial', 'Helvetica', Sans-Serif; font-size: 70%; }
.blurb {font-family: 'Verdana', 'Arial', 'Helvetica', Sans-Serif; font-size: 70%; }
.filename {font-family: 'Verdana', 'Arial', 'Helvetica', Sans-Serif; font-size: 120%; font-weight: bold; }
.dirname {font-family: 'Verdana', 'Arial', 'Helvetica', Sans-Serif; font-size: 100%; font-weight: bold; margin-top: 2.5em;}
--></style>
<title>src\include\port\atomics\arch-x86.h</title>
<LINK REL=StyleSheet HREF="../../../../C_Cpp_Source_File.css" TYPE='text/css' MEDIA=screen>
</head>
<body bgcolor=#ffffff>
<table bgcolor='#c0c0c0' width='100%'>
<tr><td><p class='filename'><b>src\include\port\atomics\arch-x86.h</b></p></td>
<td align='right'>
Wed Jun 14 08:26:07 2017
</td></tr>
<tr><td><a href='../../../../Contents.html'>Contents</a></td></tr>
</table>
<pre>
<span class='Comment_Multi_Line'>/*------------------------------------------------------------------------- 
 * 
 * arch-x86.h 
 *    Atomic operations considerations specific to intel x86 
 * 
 * Note that we actually require a 486 upwards because the 386 doesn't have 
 * support for xadd and cmpxchg. Given that the 386 isn't supported anywhere 
 * anymore that's not much of a restriction luckily. 
 * 
 * Portions Copyright (c) 1996-2017, PostgreSQL Global Development Group 
 * Portions Copyright (c) 1994, Regents of the University of California 
 * 
 * NOTES: 
 * 
 * src/include/port/atomics/arch-x86.h 
 * 
 *------------------------------------------------------------------------- 
 */ 
</span> 
<span class='Comment_Multi_Line'>/* 
 * Both 32 and 64 bit x86 do not allow loads to be reordered with other loads, 
 * or stores to be reordered with other stores, but a load can be performed 
 * before a subsequent store. 
 * 
 * Technically, some x86-ish chips support uncached memory access and/or 
 * special instructions that are weakly ordered.  In those cases we'd need 
 * the read and write barriers to be lfence and sfence.  But since we don't 
 * do those things, a compiler barrier should be enough. 
 * 
 * "lock; addl" has worked for longer than "mfence". It's also rumored to be 
 * faster in many scenarios. 
 */ 
</span> 
<span class='Directive'>#if</span> defined<span class='Parentheses'>(</span>__GNUC__<span class='Parentheses'>) </span><span class='Operator'>|| </span>defined<span class='Parentheses'>(</span>__INTEL_COMPILER<span class='Parentheses'>) 
</span><span class='Directive'>#if</span> defined<span class='Parentheses'>(</span><a href="../solaris.h.html#LN8"><span class='Ref_to_Const'>__i386__</span></a><span class='Parentheses'>) </span><span class='Operator'>|| </span>defined<span class='Parentheses'>(</span>__i386<span class='Parentheses'>) 
</span><a name="LN35"></a><span class='Keyword'>#define </span><span class='Declare_Macro'>pg_memory_barrier_impl</span><span class='Parentheses'>()</span>        <span class='Operator'>\ 
</span>    __asm__ __volatile__ <span class='Parentheses'>(</span><span class='String'>"lock; addl $0,0(%%esp)"</span> <span class='Operator'>: : : </span><span class='String'>"memory"</span><span class='Delimiter'>, </span><span class='String'>"cc"</span><span class='Parentheses'>) 
</span><span class='Directive'>#elif</span> defined<span class='Parentheses'>(</span><a href="../solaris.h.html#LN16"><span class='Ref_to_Const'>__x86_64__</span></a><span class='Parentheses'>) 
</span><a name="LN38"></a><span class='Keyword'>#define </span><span class='Declare_Macro'>pg_memory_barrier_impl</span><span class='Parentheses'>()</span>        <span class='Operator'>\ 
</span>    __asm__ __volatile__ <span class='Parentheses'>(</span><span class='String'>"lock; addl $0,0(%%rsp)"</span> <span class='Operator'>: : : </span><span class='String'>"memory"</span><span class='Delimiter'>, </span><span class='String'>"cc"</span><span class='Parentheses'>) 
</span><span class='Directive'>#endif</span> 
<span class='Directive'>#endif</span> <span class='Comment_Single_Line'>/* defined(__GNUC__) || defined(__INTEL_COMPILER) */ 
</span> 
<a name="LN43"></a><span class='Keyword'>#define </span><span class='Declare_Macro'>pg_read_barrier_impl</span><span class='Parentheses'>()</span>      <a href="generic-sunpro.h.html#LN24"><span class='Ref_to_Macro'>pg_compiler_barrier_impl</span></a><span class='Parentheses'>() 
</span><a name="LN44"></a><span class='Keyword'>#define </span><span class='Declare_Macro'>pg_write_barrier_impl</span><span class='Parentheses'>()</span>     <a href="generic-sunpro.h.html#LN24"><span class='Ref_to_Macro'>pg_compiler_barrier_impl</span></a><span class='Parentheses'>() 
</span> 
<span class='Comment_Multi_Line'>/* 
 * Provide implementation for atomics using inline assembly on x86 gcc. It's 
 * nice to support older gcc's and the compare/exchange implementation here is 
 * actually more efficient than the * __sync variant. 
 */ 
</span><span class='Directive'>#if</span> defined<span class='Parentheses'>(</span>HAVE_ATOMICS<span class='Parentheses'>) 
</span> 
<span class='Directive'>#if</span> defined<span class='Parentheses'>(</span>__GNUC__<span class='Parentheses'>) </span><span class='Operator'>|| </span>defined<span class='Parentheses'>(</span>__INTEL_COMPILER<span class='Parentheses'>) 
</span> 
<a name="LN55"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_FLAG_SUPPORT</span> 
<a name="LN56"></a><span class='Control'>typedef</span> <span class='Control'>struct</span> <span class='Declare_Struct'>pg_atomic_flag</span> 
<span class='Delimiter'>{ 
</span><a name="LN58"></a>    <span class='Keyword'>volatile char </span><span class='Declare_Member'>value</span><span class='Delimiter'>; 
</span><a name="LN59"></a>} <span class='Declare_Typedef'>pg_atomic_flag</span><span class='Delimiter'>; 
</span> 
<a name="LN61"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_U32_SUPPORT</span> 
<a name="LN62"></a><span class='Control'>typedef</span> <span class='Control'>struct</span> <span class='Declare_Struct'>pg_atomic_uint32</span> 
<span class='Delimiter'>{ 
</span><a name="LN64"></a>    <span class='Keyword'>volatile </span><a href="../../c.h.html#LN267"><span class='Ref_to_Typedef'>uint32</span></a> <span class='Declare_Member'>value</span><span class='Delimiter'>; 
</span><a name="LN65"></a>} <span class='Declare_Typedef'>pg_atomic_uint32</span><span class='Delimiter'>; 
</span> 
<span class='Comment_Multi_Line'>/* 
 * It's too complicated to write inline asm for 64bit types on 32bit and the 
 * 486 can't do it anyway. 
 */ 
</span><span class='Directive'>#ifdef</span> <a href="../solaris.h.html#LN16"><span class='Ref_to_Const'>__x86_64__</span></a> 
<a name="LN72"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_U64_SUPPORT</span> 
<a name="LN73"></a><span class='Control'>typedef</span> <span class='Control'>struct</span> <span class='Declare_Struct'>pg_atomic_uint64</span> 
<span class='Delimiter'>{ 
</span>    <span class='Comment_Multi_Line'>/* alignment guaranteed due to being on a 64bit platform */ 
</span><a name="LN76"></a>    <span class='Keyword'>volatile </span><a href="../../c.h.html#LN297"><span class='Ref_to_Typedef'>uint64</span></a> <span class='Declare_Member'>value</span><span class='Delimiter'>; 
</span><a name="LN77"></a>} <span class='Declare_Typedef'>pg_atomic_uint64</span><span class='Delimiter'>; 
</span><span class='Directive'>#endif</span>  <span class='Comment_Single_Line'>/* __x86_64__ */ 
</span> 
<span class='Directive'>#endif</span> <span class='Comment_Single_Line'>/* defined(__GNUC__) || defined(__INTEL_COMPILER) */ 
</span> 
<span class='Directive'>#endif</span> <span class='Comment_Single_Line'>/* defined(HAVE_ATOMICS) */ 
</span> 
<span class='Directive'>#if</span> <span class='Operator'>!</span>defined<span class='Parentheses'>(</span><a href="generic.h.html#LN31"><span class='Ref_to_Const'>PG_HAVE_SPIN_DELAY</span></a><span class='Parentheses'>) 
</span><span class='Comment_Multi_Line'>/* 
 * This sequence is equivalent to the PAUSE instruction ("rep" is 
 * ignored by old IA32 processors if the following instruction is 
 * not a string operation); the IA-32 Architecture Software 
 * Developer's Manual, Vol. 3, Section 7.7.2 describes why using 
 * PAUSE in the inner loop of a spin lock is necessary for good 
 * performance: 
 * 
 *     The PAUSE instruction improves the performance of IA-32 
 *     processors supporting Hyper-Threading Technology when 
 *     executing spin-wait loops and other routines where one 
 *     thread is accessing a shared lock or semaphore in a tight 
 *     polling loop. When executing a spin-wait loop, the 
 *     processor can suffer a severe performance penalty when 
 *     exiting the loop because it detects a possible memory order 
 *     violation and flushes the core processor's pipeline. The 
 *     PAUSE instruction provides a hint to the processor that the 
 *     code sequence is a spin-wait loop. The processor uses this 
 *     hint to avoid the memory order violation and prevent the 
 *     pipeline flush. In addition, the PAUSE instruction 
 *     de-pipelines the spin-wait loop to prevent it from 
 *     consuming execution resources excessively. 
 */ 
</span><span class='Directive'>#if</span> defined<span class='Parentheses'>(</span>__GNUC__<span class='Parentheses'>) </span><span class='Operator'>|| </span>defined<span class='Parentheses'>(</span>__INTEL_COMPILER<span class='Parentheses'>) 
</span><a name="LN109"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_SPIN_DELAY</span> 
<span class='Keyword'>static </span>__inline__ <span class='Keyword'>void 
</span><a name="LN111"></a><span class='Declare_Function'>pg_spin_delay_impl</span><span class='Parentheses'>(</span><span class='Keyword'>void</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span><a name="LN113"></a>    __asm__ <span class='Declare_Local'>__volatile__</span><span class='Parentheses'>(</span><span class='String'>" rep; nop         \n"</span><span class='Parentheses'>)</span><span class='Delimiter'>; 
} 
</span><span class='Directive'>#elif</span> defined<span class='Parentheses'>(</span>_MSC_VER<span class='Parentheses'>) </span><span class='Operator'>&& </span>defined<span class='Parentheses'>(</span><a href="../solaris.h.html#LN16"><span class='Ref_to_Const'>__x86_64__</span></a><span class='Parentheses'>) 
</span><a name="LN116"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_SPIN_DELAY</span> 
<span class='Keyword'>static </span>__forceinline <span class='Keyword'>void 
</span><a name="LN118"></a><span class='Declare_Function'>pg_spin_delay_impl</span><span class='Parentheses'>(</span><span class='Keyword'>void</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span>    _mm_pause<span class='Parentheses'>()</span><span class='Delimiter'>; 
} 
</span><span class='Directive'>#elif</span> defined<span class='Parentheses'>(</span>_MSC_VER<span class='Parentheses'>) 
</span><a name="LN123"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_SPIN_DELAY</span> 
<span class='Keyword'>static </span>__forceinline <span class='Keyword'>void 
</span><a name="LN125"></a><span class='Declare_Function'>pg_spin_delay_impl</span><span class='Parentheses'>(</span><span class='Keyword'>void</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span>    <span class='Comment_Multi_Line'>/* See comment for gcc code. Same code, MASM syntax */ 
</span>    <span class='Keyword'>__asm </span>rep nop<span class='Delimiter'>; 
} 
</span><span class='Directive'>#endif</span> 
<span class='Directive'>#endif</span> <span class='Comment_Single_Line'>/* !defined(PG_HAVE_SPIN_DELAY) */ 
</span> 
 
<span class='Directive'>#if</span> defined<span class='Parentheses'>(</span>HAVE_ATOMICS<span class='Parentheses'>) 
</span> 
<span class='Directive'>#if</span> defined<span class='Parentheses'>(</span>__GNUC__<span class='Parentheses'>) </span><span class='Operator'>|| </span>defined<span class='Parentheses'>(</span>__INTEL_COMPILER<span class='Parentheses'>) 
</span> 
<a name="LN138"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_TEST_SET_FLAG</span> 
<span class='Keyword'>static inline bool 
</span><a name="LN140"></a><span class='Declare_Function'>pg_atomic_test_set_flag_impl</span><span class='Parentheses'>(</span><span class='Keyword'>volatile </span><a href="generic-gcc.h.html#LN62"><span class='Ref_to_Struct'>pg_atomic_flag</span></a> <span class='Operator'>*</span><span class='Declare_Parameter'>ptr</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span><a name="LN142"></a>    <span class='Keyword'>register char </span><span class='Declare_Local'>_res</span> <span class='Operator'>= </span><span class='Number'>1</span><span class='Delimiter'>; 
</span> 
<a name="LN144"></a>    __asm__ <span class='Declare_Local'>__volatile__</span><span class='Parentheses'>(</span> 
        <span class='String'>"   lock            \n"</span> 
        <span class='String'>"   xchgb   %0,%1   \n"</span> 
<span class='Operator'>:</span>       <span class='String'>"+q"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN142"><span class='Ref_To_Local'>_res</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"+m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN140"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>) 
</span><span class='Operator'>: 
:</span>       <span class='String'>"memory"</span><span class='Parentheses'>)</span><span class='Delimiter'>; 
</span>    <span class='Control'>return</span> <a href="arch-x86.h.html#LN142"><span class='Ref_To_Local'>_res</span></a> <span class='Operator'>== </span><span class='Number'>0</span><span class='Delimiter'>; 
} 
</span> 
<a name="LN153"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_CLEAR_FLAG</span> 
<span class='Keyword'>static inline void 
</span><a name="LN155"></a><span class='Declare_Function'>pg_atomic_clear_flag_impl</span><span class='Parentheses'>(</span><span class='Keyword'>volatile </span><a href="generic-gcc.h.html#LN62"><span class='Ref_to_Struct'>pg_atomic_flag</span></a> <span class='Operator'>*</span><span class='Declare_Parameter'>ptr</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span>    <span class='Comment_Multi_Line'>/* 
     * On a TSO architecture like x86 it's sufficient to use a compiler 
     * barrier to achieve release semantics. 
     */ 
</span><a name="LN161"></a>    __asm__ <span class='Declare_Local'>__volatile__</span><span class='Parentheses'>(</span><span class='String'>""</span> <span class='Operator'>::: </span><span class='String'>"memory"</span><span class='Parentheses'>)</span><span class='Delimiter'>; 
</span>    <a href="arch-x86.h.html#LN155"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value </span><span class='Operator'>= </span><span class='Number'>0</span><span class='Delimiter'>; 
} 
</span> 
<a name="LN165"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_COMPARE_EXCHANGE_U32</span> 
<span class='Keyword'>static inline bool 
</span><a name="LN167"></a><span class='Declare_Function'>pg_atomic_compare_exchange_u32_impl</span><span class='Parentheses'>(</span><span class='Keyword'>volatile </span><a href="arch-x86.h.html#LN62"><span class='Ref_to_Struct'>pg_atomic_uint32</span></a> <span class='Operator'>*</span><span class='Declare_Parameter'>ptr</span><span class='Delimiter'>, 
</span><a name="LN168"></a>                                    <a href="../../c.h.html#LN267"><span class='Ref_to_Typedef'>uint32</span></a> <span class='Operator'>*</span><span class='Declare_Parameter'>expected</span><span class='Delimiter'>, </span><a href="../../c.h.html#LN267"><span class='Ref_to_Typedef'>uint32</span></a> <span class='Declare_Parameter'>newval</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span><a name="LN170"></a>    <span class='Keyword'>char</span>    <span class='Declare_Local'>ret</span><span class='Delimiter'>; 
</span> 
    <span class='Comment_Multi_Line'>/* 
     * Perform cmpxchg and use the zero flag which it implicitly sets when 
     * equal to measure the success. 
     */ 
</span><a name="LN176"></a>    __asm__ <span class='Declare_Local'>__volatile__</span><span class='Parentheses'>(</span> 
        <span class='String'>"   lock                \n"</span> 
        <span class='String'>"   cmpxchgl    %4,%5   \n"</span> 
        <span class='String'>"   setz        %2      \n"</span> 
<span class='Operator'>:</span>       <span class='String'>"=a"</span> <span class='Parentheses'>(</span><span class='Operator'>*</span><a href="arch-x86.h.html#LN168"><span class='Ref_to_Parameter'>expected</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"=m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN167"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"=q"</span> <span class='Parentheses'>(</span><a href="arch-x86.h.html#LN170"><span class='Ref_To_Local'>ret</span></a><span class='Parentheses'>) 
</span><span class='Operator'>:</span>       <span class='String'>"a"</span> <span class='Parentheses'>(</span><span class='Operator'>*</span><a href="arch-x86.h.html#LN168"><span class='Ref_to_Parameter'>expected</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"r"</span> <span class='Parentheses'>(</span><a href="arch-x86.h.html#LN168"><span class='Ref_to_Parameter'>newval</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN167"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>) 
</span><span class='Operator'>:</span>       <span class='String'>"memory"</span><span class='Delimiter'>, </span><span class='String'>"cc"</span><span class='Parentheses'>)</span><span class='Delimiter'>; 
</span>    <span class='Control'>return</span> <span class='Parentheses'>(</span><span class='Keyword'>bool</span><span class='Parentheses'>) </span><a href="arch-x86.h.html#LN170"><span class='Ref_To_Local'>ret</span></a><span class='Delimiter'>; 
} 
</span> 
<a name="LN186"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_FETCH_ADD_U32</span> 
<span class='Keyword'>static inline </span><a href="../../c.h.html#LN267"><span class='Ref_to_Typedef'>uint32</span></a> 
<a name="LN188"></a><span class='Declare_Function'>pg_atomic_fetch_add_u32_impl</span><span class='Parentheses'>(</span><span class='Keyword'>volatile </span><a href="arch-x86.h.html#LN62"><span class='Ref_to_Struct'>pg_atomic_uint32</span></a> <span class='Operator'>*</span><span class='Declare_Parameter'>ptr</span><span class='Delimiter'>, </span><a href="../../c.h.html#LN255"><span class='Ref_to_Typedef'>int32</span></a> <span class='Declare_Parameter'>add_</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span><a name="LN190"></a>    <a href="../../c.h.html#LN267"><span class='Ref_to_Typedef'>uint32</span></a> <span class='Declare_Local'>res</span><span class='Delimiter'>; 
</span><a name="LN191"></a>    __asm__ <span class='Declare_Local'>__volatile__</span><span class='Parentheses'>(</span> 
        <span class='String'>"   lock                \n"</span> 
        <span class='String'>"   xaddl   %0,%1       \n"</span> 
<span class='Operator'>:</span>       <span class='String'>"=q"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN190"><span class='Ref_To_Local'>res</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"=m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN188"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>) 
</span><span class='Operator'>:</span>       <span class='String'>"0"</span> <span class='Parentheses'>(</span><a href="arch-x86.h.html#LN188"><span class='Ref_to_Parameter'>add_</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN188"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>) 
</span><span class='Operator'>:</span>       <span class='String'>"memory"</span><span class='Delimiter'>, </span><span class='String'>"cc"</span><span class='Parentheses'>)</span><span class='Delimiter'>; 
</span>    <span class='Control'>return</span> <a href="arch-x86.h.html#LN190"><span class='Ref_To_Local'>res</span></a><span class='Delimiter'>; 
} 
</span> 
<span class='Directive'>#ifdef</span> <a href="../solaris.h.html#LN16"><span class='Ref_to_Const'>__x86_64__</span></a> 
 
<a name="LN202"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_COMPARE_EXCHANGE_U64</span> 
<span class='Keyword'>static inline bool 
</span><a name="LN204"></a><span class='Declare_Function'>pg_atomic_compare_exchange_u64_impl</span><span class='Parentheses'>(</span><span class='Keyword'>volatile </span><a href="arch-x86.h.html#LN73"><span class='Ref_to_Struct'>pg_atomic_uint64</span></a> <span class='Operator'>*</span><span class='Declare_Parameter'>ptr</span><span class='Delimiter'>, 
</span><a name="LN205"></a>                                    <a href="../../c.h.html#LN297"><span class='Ref_to_Typedef'>uint64</span></a> <span class='Operator'>*</span><span class='Declare_Parameter'>expected</span><span class='Delimiter'>, </span><a href="../../c.h.html#LN297"><span class='Ref_to_Typedef'>uint64</span></a> <span class='Declare_Parameter'>newval</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span><a name="LN207"></a>    <span class='Keyword'>char</span>    <span class='Declare_Local'>ret</span><span class='Delimiter'>; 
</span> 
    <span class='Comment_Multi_Line'>/* 
     * Perform cmpxchg and use the zero flag which it implicitly sets when 
     * equal to measure the success. 
     */ 
</span><a name="LN213"></a>    __asm__ <span class='Declare_Local'>__volatile__</span><span class='Parentheses'>(</span> 
        <span class='String'>"   lock                \n"</span> 
        <span class='String'>"   cmpxchgq    %4,%5   \n"</span> 
        <span class='String'>"   setz        %2      \n"</span> 
<span class='Operator'>:</span>       <span class='String'>"=a"</span> <span class='Parentheses'>(</span><span class='Operator'>*</span><a href="arch-x86.h.html#LN205"><span class='Ref_to_Parameter'>expected</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"=m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN204"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"=q"</span> <span class='Parentheses'>(</span><a href="arch-x86.h.html#LN207"><span class='Ref_To_Local'>ret</span></a><span class='Parentheses'>) 
</span><span class='Operator'>:</span>       <span class='String'>"a"</span> <span class='Parentheses'>(</span><span class='Operator'>*</span><a href="arch-x86.h.html#LN205"><span class='Ref_to_Parameter'>expected</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"r"</span> <span class='Parentheses'>(</span><a href="arch-x86.h.html#LN205"><span class='Ref_to_Parameter'>newval</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN204"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>) 
</span><span class='Operator'>:</span>       <span class='String'>"memory"</span><span class='Delimiter'>, </span><span class='String'>"cc"</span><span class='Parentheses'>)</span><span class='Delimiter'>; 
</span>    <span class='Control'>return</span> <span class='Parentheses'>(</span><span class='Keyword'>bool</span><span class='Parentheses'>) </span><a href="arch-x86.h.html#LN207"><span class='Ref_To_Local'>ret</span></a><span class='Delimiter'>; 
} 
</span> 
<a name="LN223"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_ATOMIC_FETCH_ADD_U64</span> 
<span class='Keyword'>static inline </span><a href="../../c.h.html#LN297"><span class='Ref_to_Typedef'>uint64</span></a> 
<a name="LN225"></a><span class='Declare_Function'>pg_atomic_fetch_add_u64_impl</span><span class='Parentheses'>(</span><span class='Keyword'>volatile </span><a href="arch-x86.h.html#LN73"><span class='Ref_to_Struct'>pg_atomic_uint64</span></a> <span class='Operator'>*</span><span class='Declare_Parameter'>ptr</span><span class='Delimiter'>, </span><a href="../../c.h.html#LN294"><span class='Ref_to_Typedef'>int64</span></a> <span class='Declare_Parameter'>add_</span><span class='Parentheses'>) 
</span><span class='Delimiter'>{ 
</span><a name="LN227"></a>    <a href="../../c.h.html#LN297"><span class='Ref_to_Typedef'>uint64</span></a> <span class='Declare_Local'>res</span><span class='Delimiter'>; 
</span><a name="LN228"></a>    __asm__ <span class='Declare_Local'>__volatile__</span><span class='Parentheses'>(</span> 
        <span class='String'>"   lock                \n"</span> 
        <span class='String'>"   xaddq   %0,%1       \n"</span> 
<span class='Operator'>:</span>       <span class='String'>"=q"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN227"><span class='Ref_To_Local'>res</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"=m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN225"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>) 
</span><span class='Operator'>:</span>       <span class='String'>"0"</span> <span class='Parentheses'>(</span><a href="arch-x86.h.html#LN225"><span class='Ref_to_Parameter'>add_</span></a><span class='Parentheses'>)</span><span class='Delimiter'>, </span><span class='String'>"m"</span><span class='Parentheses'>(</span><a href="arch-x86.h.html#LN225"><span class='Ref_to_Parameter'>ptr</span></a><span class='Operator'>-&GT;</span><span class='Keyword'>value</span><span class='Parentheses'>) 
</span><span class='Operator'>:</span>       <span class='String'>"memory"</span><span class='Delimiter'>, </span><span class='String'>"cc"</span><span class='Parentheses'>)</span><span class='Delimiter'>; 
</span>    <span class='Control'>return</span> <a href="arch-x86.h.html#LN227"><span class='Ref_To_Local'>res</span></a><span class='Delimiter'>; 
} 
</span> 
<span class='Directive'>#endif</span> <span class='Comment_Single_Line'>/* __x86_64__ */ 
</span> 
<span class='Directive'>#endif</span> <span class='Comment_Single_Line'>/* defined(__GNUC__) || defined(__INTEL_COMPILER) */ 
</span> 
<span class='Comment_Multi_Line'>/* 
 * 8 byte reads / writes have single-copy atomicity on 32 bit x86 platforms 
 * since at least the 586. As well as on all x86-64 cpus. 
 */ 
</span><span class='Directive'>#if</span> defined<span class='Parentheses'>(</span>__i568__<span class='Parentheses'>) </span><span class='Operator'>|| </span>defined<span class='Parentheses'>(</span>__i668__<span class='Parentheses'>) </span><span class='Operator'>|| </span><span class='Comment_Multi_Line'>/* gcc i586+ */</span>  <span class='Operator'>\ 
</span>    <span class='Parentheses'>(</span>defined<span class='Parentheses'>(</span>_M_IX86<span class='Parentheses'>) </span><span class='Operator'>&& </span>_M_IX86 <span class='Operator'>&GT;= </span><span class='Number'>500</span><span class='Parentheses'>)</span> <span class='Operator'>|| </span><span class='Comment_Multi_Line'>/* msvc i586+ */ </span><span class='Operator'>\ 
</span>    defined<span class='Parentheses'>(</span><a href="../solaris.h.html#LN16"><span class='Ref_to_Const'>__x86_64__</span></a><span class='Parentheses'>) </span><span class='Operator'>|| </span>defined<span class='Parentheses'>(</span>__x86_64<span class='Parentheses'>) </span><span class='Operator'>|| </span>defined<span class='Parentheses'>(</span>_M_X64<span class='Parentheses'>) </span><span class='Comment_Single_Line'>/* gcc, sunpro, msvc */ 
</span><a name="LN248"></a><span class='Keyword'>#define </span><span class='Declare_Constant'>PG_HAVE_8BYTE_SINGLE_COPY_ATOMICITY</span> 
<span class='Directive'>#endif</span> <span class='Comment_Single_Line'>/* 8 byte single-copy atomicity */ 
</span> 
<span class='Directive'>#endif</span> <span class='Comment_Single_Line'>/* HAVE_ATOMICS */ 
</span></pre>
<table bgcolor='#c0c0c0' width='100%'><tr><td><a href='../../../../Contents.html'>Contents</a></td></tr>
</table><hr><p class='blurb' align='center'><a href='http://www.sourceinsight.com'>HTML Created by Source Insight Version 4.00.0084 Built on 2017-02-26</a></p>
</body></html>