// [Asm] pre_assigned_registers: Insn(iref=%3) -> v8, FnParam(fref=f4, fpref=$f.0) -> v2, BlockParam(bref=b6, bpref=$b.0) -> v9, BlockParam(bref=b3, bpref=$b.0) -> v11, Insn(iref=%2) -> v10, BlockParam(bref=b0, bpref=$b.0) -> v5, Self(fref=f4) -> v0, BlockParam(bref=b0, bpref=$b.1) -> v6, Mem(fref=f4, mref=m0) -> v4, FnParam(fref=f4, fpref=$f.1) -> v3, Insn(iref=%0) -> v7
// [Asm] skipping Op(ty=Bool, op=Eq, args=[BlockParam(bref=b6, bpref=$b.0), Bool(val=true)])
// [Asm] defs: [v12]
// [Asm] live_set: [v5, v6, s11, v12, v9, zero]
// [Asm] move_origin: []
// [Asm] defined: v12 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v6, s11, zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, v6, s11, zero]
// [Asm] move_origin: [v5]
// [Asm] defs: []
// [Asm] live_set: [v5, v6, s11, zero]
// [Asm] move_origin: [v6]
// [Asm] defs: []
// [Asm] live_set: [v5, v6, s11, zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v5, zero, v4, v6, s11]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v5, a0, zero, v4, v6, s11]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [v5, a0, zero, v4, a1, v6, s11]
// [Asm] move_origin: [v5]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [v5, a0, zero, a2, v4, a1, v6, s11]
// [Asm] move_origin: [v6]
// [Asm] defined: a2 is X
// [Asm] defs: [a3]
// [Asm] live_set: [v5, a0, zero, a2, v6, a1, s11, a3]
// [Asm] move_origin: [v4]
// [Asm] defined: a3 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v5, v6, s11, zero, a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v8]
// [Asm] live_set: [v5, v6, s11, zero, v8]
// [Asm] move_origin: [a0]
// [Asm] defined: v8 is X
// [Asm] defs: []
// [Asm] live_set: [v5, v6, s11, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [v9]
// [Asm] live_set: [v5, v6, s11, v9, zero]
// [Asm] move_origin: [v8]
// [Asm] defined: v9 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v11]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [v5, zero, v4, v6]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v5, zero, v4, v6, s11]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: [v15]
// [Asm] live_set: [v5, zero, v4, v6, s11, v15]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: []
// [Asm] live_set: [v4, v5, v6, s11, zero]
// [Asm] move_origin: []
// [Asm] defs: [v11]
// [Asm] live_set: [v11]
// [Asm] move_origin: [zero]
// [Asm] defined: v11 is X
// [Asm] defs: []
// [Asm] live_set: [a1, s11, zero, a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a1, s11, zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, s11, zero, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v5, s11, zero, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v5, v6, s11, zero]
// [Asm] move_origin: [v3]
// [Asm] defined: v6 is X
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of do30.81l4_4"];
// [Asm]   r0 [label="v12 ← a0", color=green];
// [Asm]   r20 [label="v8 ← a0", color=green];
// [Asm]   r23 [label="v2 ← a0", color=green];
// [Asm]   r3 [label="s11", color=blue];
// [Asm]   r9 [label="a2", color=blue];
// [Asm]   r6 [label="a0", color=blue];
// [Asm]   r13 [label="a6", color=blue];
// [Asm]   r4 [label="v9 ← a1", color=green];
// [Asm]   r1 [label="v5 ← s0", color=green];
// [Asm]   r11 [label="a4", color=blue];
// [Asm]   r7 [label="v4 ← a3", color=green];
// [Asm]   r10 [label="a3", color=blue];
// [Asm]   r22 [label="v11 ← a0", color=green];
// [Asm]   r14 [label="a7", color=blue];
// [Asm]   r8 [label="a1", color=blue];
// [Asm]   r5 [label="zero", color=blue];
// [Asm]   r15 [label="t0", color=blue];
// [Asm]   r24 [label="v3 ← a1", color=green];
// [Asm]   r2 [label="v6 ← s1", color=green];
// [Asm]   r16 [label="t1", color=blue];
// [Asm]   r18 [label="t3", color=blue];
// [Asm]   r19 [label="t4", color=blue];
// [Asm]   r17 [label="t2", color=blue];
// [Asm]   r21 [label="v15 ← a0", color=green];
// [Asm]   r12 [label="a5", color=blue];
// [Asm]   r5 -- r21;
// [Asm]   r1 -- r12;
// [Asm]   r7 -- r21;
// [Asm]   r3 -- r15;
// [Asm]   r2 -- r15;
// [Asm]   r3 -- r16;
// [Asm]   r5 -- r8;
// [Asm]   r5 -- r10;
// [Asm]   r1 -- r4;
// [Asm]   r3 -- r6;
// [Asm]   r5 -- r17;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r1 -- r19;
// [Asm]   r1 -- r10;
// [Asm]   r5 -- r18;
// [Asm]   r2 -- r10;
// [Asm]   r3 -- r9;
// [Asm]   r3 -- r11;
// [Asm]   r1 -- r17;
// [Asm]   r1 -- r20;
// [Asm]   r2 -- r16;
// [Asm]   r3 -- r24;
// [Asm]   r2 -- r7;
// [Asm]   r1 -- r16;
// [Asm]   r3 -- r18;
// [Asm]   r3 -- r5;
// [Asm]   r3 -- r8;
// [Asm]   r6 -- r13;
// [Asm]   r1 -- r9;
// [Asm]   r2 -- r6;
// [Asm]   r5 -- r6;
// [Asm]   r3 -- r4;
// [Asm]   r0 -- r2;
// [Asm]   r1 -- r21;
// [Asm]   r3 -- r13;
// [Asm]   r6 -- r18;
// [Asm]   r6 -- r10;
// [Asm]   r2 -- r12;
// [Asm]   r2 -- r8;
// [Asm]   r8 -- r23;
// [Asm]   r3 -- r10;
// [Asm]   r1 -- r2;
// [Asm]   r2 -- r5;
// [Asm]   r0 -- r1;
// [Asm]   r2 -- r13;
// [Asm]   r23 -- r24;
// [Asm]   r3 -- r17;
// [Asm]   r1 -- r11;
// [Asm]   r5 -- r7;
// [Asm]   r9 -- r10;
// [Asm]   r5 -- r14;
// [Asm]   r1 -- r6;
// [Asm]   r3 -- r7;
// [Asm]   r1 -- r5;
// [Asm]   r0 -- r4;
// [Asm]   r7 -- r8;
// [Asm]   r6 -- r7;
// [Asm]   r6 -- r9;
// [Asm]   r3 -- r19;
// [Asm]   r6 -- r11;
// [Asm]   r4 -- r5;
// [Asm]   r6 -- r15;
// [Asm]   r1 -- r8;
// [Asm]   r5 -- r20;
// [Asm]   r2 -- r4;
// [Asm]   r2 -- r18;
// [Asm]   r6 -- r14;
// [Asm]   r5 -- r23;
// [Asm]   r8 -- r9;
// [Asm]   r3 -- r12;
// [Asm]   r5 -- r13;
// [Asm]   r5 -- r19;
// [Asm]   r1 -- r15;
// [Asm]   r1 -- r13;
// [Asm]   r6 -- r16;
// [Asm]   r2 -- r11;
// [Asm]   r7 -- r9;
// [Asm]   r5 -- r16;
// [Asm]   r5 -- r11;
// [Asm]   r6 -- r12;
// [Asm]   r6 -- r8;
// [Asm]   r6 -- r19;
// [Asm]   r2 -- r14;
// [Asm]   r5 -- r9;
// [Asm]   r3 -- r21;
// [Asm]   r5 -- r24;
// [Asm]   r0 -- r3;
// [Asm]   r3 -- r20;
// [Asm]   r0 -- r5;
// [Asm]   r2 -- r21;
// [Asm]   r6 -- r17;
// [Asm]   r3 -- r14;
// [Asm]   r8 -- r10;
// [Asm]   r2 -- r17;
// [Asm]   r2 -- r9;
// [Asm]   r1 -- r14;
// [Asm]   r2 -- r19;
// [Asm]   r1 -- r3;
// [Asm]   r2 -- r3;
// [Asm]   r3 -- r23;
// [Asm]   r5 -- r15;
// [Asm]   r1 -- r24;
// [Asm]   r5 -- r12;
// [Asm]   r2 -- r20;
// [Asm]   comment = "0:v12-> 1:v5-> 2:v6-> 3:s11-> 4:v9-> 5:zero-> 6:a0-> 7:v4-> 8:a1-> 9:a2-> 10:a3-> 11:a4-> 12:a5-> 13:a6-> 14:a7-> 15:t0-> 16:t1-> 17:t2-> 18:t3-> 19:t4-> 21:v15-> 20:v8-> 23:v2-> 24:v3-> 22:v11"
// [Asm]   comment = "v12<-a0;v8<-a0;v2<-a0;v9<-a1;v5<-s0;v4<-a3;v11<-a0;v3<-a1;v6<-s1;v15<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of do30.81l4_4"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   li v12, 1 ->   li a0, 1
// [Asm] subst   bne v9, v12, .do30.81l4_4_2 ->   bne a1, a0, .do30.81l4_4_2
// [Asm] subst   j .do30.81l4_4_0 ->   j .do30.81l4_4_0
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   mv a1, v5 ->   mv a1, s0
// [Asm] subst   mv a2, v6 ->   mv a2, s1
// [Asm] subst   call next9.68l2_0 ->   call next9.68l2_0
// [Asm] subst   mv v9, v8 ->   mv a1, a0
// [Asm] subst   ret ->   ret
// [Asm] subst   addi v4, s11, -8 ->   addi a3, s11, -8
// [Asm] subst   andi s11, v4, -8 ->   andi s11, a3, -8
// [Asm] subst   la v15, yield25.78l3c0_11 ->   la a0, yield25.78l3c0_11
// [Asm] subst   sd v15, 0(v4) ->   sd a0, 0(a3)
// [Asm] subst   mv v11, zero ->   mv a0, zero
// [Asm] subst   mv v5, v2 ->   mv s0, a0
// [Asm] subst   mv v6, v3 ->   mv s1, a1
// [Asm] pre_assigned_registers: FnParam(fref=f11, fpref=$f.0) -> v2, Self(fref=f11) -> v0, Insn(iref=%0) -> v3
// [Asm] defs: []
// [Asm] live_set: [a0, s10]
// [Asm] move_origin: []
// [Asm] defs: [v0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [s10]
// [Asm] defined: v0 is X
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v3]
// [Asm] live_set: [v3]
// [Asm] move_origin: [a0]
// [Asm] defined: v3 is X
// [Asm] defs: []
// [Asm] live_set: [v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v3]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of yield25.78l3c0_11"];
// [Asm]   r8 [label="a6", color=blue];
// [Asm]   r0 [label="v0 ← a1", color=green];
// [Asm]   r5 [label="a3", color=blue];
// [Asm]   r15 [label="v3 ← a0", color=green];
// [Asm]   r3 [label="a1", color=blue];
// [Asm]   r2 [label="v2 ← a0", color=green];
// [Asm]   r9 [label="a7", color=blue];
// [Asm]   r6 [label="a4", color=blue];
// [Asm]   r13 [label="t3", color=blue];
// [Asm]   r4 [label="a2", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="t1", color=blue];
// [Asm]   r7 [label="a5", color=blue];
// [Asm]   r10 [label="t0", color=blue];
// [Asm]   r12 [label="t2", color=blue];
// [Asm]   r14 [label="t4", color=blue];
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r1 -- r14;
// [Asm]   r0 -- r1;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:v0-> 1:a0-> 3:a1-> 4:a2-> 5:a3-> 6:a4-> 7:a5-> 8:a6-> 9:a7-> 10:t0-> 11:t1-> 12:t2-> 13:t3-> 14:t4-> 2:v2-> 15:v3"
// [Asm]   comment = "v0<-a1;v3<-a0;v2<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of yield25.78l3c0_11"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv v0, s10 ->   mv a1, s10
// [Asm] subst   call yield25.78l3_3 ->   call yield25.78l3_3
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Insn(iref=%3) -> v6, Mem(fref=f5, mref=m0) -> v2, Self(fref=f5) -> v0, Insn(iref=%2) -> v5, Insn(iref=%1) -> v4, Insn(iref=%6) -> v9, Insn(iref=%5) -> v8, Insn(iref=%0) -> v3, Insn(iref=%4) -> v7
// [Asm] defs: []
// [Asm] live_set: [s11]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: [v18]
// [Asm] live_set: [v18, v2]
// [Asm] move_origin: []
// [Asm] defined: v18 is X
// [Asm] defs: []
// [Asm] live_set: [v18, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v18, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v18, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v18, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v16]
// [Asm] live_set: [v16, v2]
// [Asm] move_origin: []
// [Asm] defined: v16 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v15]
// [Asm] live_set: [v15, v2]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v14]
// [Asm] live_set: [v14, v2]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v13]
// [Asm] live_set: [v13, v2]
// [Asm] move_origin: []
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v12]
// [Asm] live_set: [v12, v2]
// [Asm] move_origin: []
// [Asm] defined: v12 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v10]
// [Asm] live_set: [v10, v2]
// [Asm] move_origin: []
// [Asm] defined: v10 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0, v2]
// [Asm] move_origin: [v10]
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a1 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v9]
// [Asm] live_set: [v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v9]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of main33l0_5"];
// [Asm]   r0 [label="v2 ← a1", color=green];
// [Asm]   r20 [label="t3", color=blue];
// [Asm]   r3 [label="v16 ← a0", color=green];
// [Asm]   r9 [label="a0", color=blue];
// [Asm]   r6 [label="v13 ← a0", color=green];
// [Asm]   r13 [label="a4", color=blue];
// [Asm]   r4 [label="v15 ← a0", color=green];
// [Asm]   r1 [label="s11", color=blue];
// [Asm]   r11 [label="a2", color=blue];
// [Asm]   r7 [label="v12 ← a0", color=green];
// [Asm]   r10 [label="a1", color=blue];
// [Asm]   r22 [label="v9 ← a0", color=green];
// [Asm]   r14 [label="a5", color=blue];
// [Asm]   r8 [label="v10 ← a0", color=green];
// [Asm]   r5 [label="v14 ← a0", color=green];
// [Asm]   r15 [label="a6", color=blue];
// [Asm]   r2 [label="v18 ← a0", color=green];
// [Asm]   r16 [label="a7", color=blue];
// [Asm]   r18 [label="t1", color=blue];
// [Asm]   r19 [label="t2", color=blue];
// [Asm]   r17 [label="t0", color=blue];
// [Asm]   r21 [label="t4", color=blue];
// [Asm]   r12 [label="a3", color=blue];
// [Asm]   r0 -- r1;
// [Asm]   r9 -- r20;
// [Asm]   r9 -- r11;
// [Asm]   r9 -- r10;
// [Asm]   r9 -- r16;
// [Asm]   r9 -- r17;
// [Asm]   r9 -- r19;
// [Asm]   r0 -- r2;
// [Asm]   r0 -- r3;
// [Asm]   r0 -- r4;
// [Asm]   r0 -- r8;
// [Asm]   r0 -- r9;
// [Asm]   r9 -- r15;
// [Asm]   r9 -- r13;
// [Asm]   r0 -- r7;
// [Asm]   r9 -- r12;
// [Asm]   r9 -- r18;
// [Asm]   r0 -- r5;
// [Asm]   r0 -- r6;
// [Asm]   r9 -- r14;
// [Asm]   r9 -- r21;
// [Asm]   comment = "0:v2-> 1:s11-> 2:v18-> 3:v16-> 4:v15-> 5:v14-> 6:v13-> 7:v12-> 8:v10-> 9:a0-> 10:a1-> 11:a2-> 12:a3-> 13:a4-> 14:a5-> 15:a6-> 16:a7-> 17:t0-> 18:t1-> 19:t2-> 20:t3-> 21:t4-> 22:v9"
// [Asm]   comment = "v2<-a1;v16<-a0;v13<-a0;v15<-a0;v12<-a0;v9<-a0;v10<-a0;v14<-a0;v18<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of main33l0_5"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   addi v2, s11, -20 ->   addi a1, s11, -20
// [Asm] subst   andi s11, v2, -8 ->   andi s11, a1, -8
// [Asm] subst   li v18, 1 ->   li a0, 1
// [Asm] subst   sw v18, 0(v2) ->   sw a0, 0(a1)
// [Asm] subst   sw v18, 4(v2) ->   sw a0, 4(a1)
// [Asm] subst   sw v18, 8(v2) ->   sw a0, 8(a1)
// [Asm] subst   sw v18, 12(v2) ->   sw a0, 12(a1)
// [Asm] subst   sw v18, 16(v2) ->   sw a0, 16(a1)
// [Asm] subst   li v16, 1 ->   li a0, 1
// [Asm] subst   sw v16, 0(v2) ->   sw a0, 0(a1)
// [Asm] subst   li v15, 2 ->   li a0, 2
// [Asm] subst   sw v15, 4(v2) ->   sw a0, 4(a1)
// [Asm] subst   li v14, 3 ->   li a0, 3
// [Asm] subst   sw v14, 8(v2) ->   sw a0, 8(a1)
// [Asm] subst   li v13, 4 ->   li a0, 4
// [Asm] subst   sw v13, 12(v2) ->   sw a0, 12(a1)
// [Asm] subst   li v12, 5 ->   li a0, 5
// [Asm] subst   sw v12, 16(v2) ->   sw a0, 16(a1)
// [Asm] subst   li v10, 5 ->   li a0, 5
// [Asm] subst   call do30.81l4_4 ->   call do30.81l4_4
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f2) -> v0, FnParam(fref=f2, fpref=$f.0) -> v2, Insn(iref=%0) -> v3
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v3]
// [Asm] live_set: [v3]
// [Asm] move_origin: [a0]
// [Asm] defined: v3 is X
// [Asm] defs: []
// [Asm] live_set: [v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v3]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of print59l2_2"];
// [Asm]   r8 [label="a7", color=blue];
// [Asm]   r0 [label="v2 ← a0", color=green];
// [Asm]   r5 [label="a4", color=blue];
// [Asm]   r3 [label="a2", color=blue];
// [Asm]   r2 [label="a1", color=blue];
// [Asm]   r9 [label="t0", color=blue];
// [Asm]   r6 [label="a5", color=blue];
// [Asm]   r13 [label="t4", color=blue];
// [Asm]   r4 [label="a3", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="t2", color=blue];
// [Asm]   r7 [label="a6", color=blue];
// [Asm]   r10 [label="t1", color=blue];
// [Asm]   r12 [label="t3", color=blue];
// [Asm]   r14 [label="v3 ← a0", color=green];
// [Asm]   r1 -- r2;
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:v2-> 1:a0-> 2:a1-> 3:a2-> 4:a3-> 5:a4-> 6:a5-> 7:a6-> 8:a7-> 9:t0-> 10:t1-> 11:t2-> 12:t3-> 13:t4-> 14:v3"
// [Asm]   comment = "v2<-a0;v3<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of print59l2_2"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: FnParam(fref=f3, fpref=$f.0) -> v2, Self(fref=f3) -> v0, Insn(iref=%0) -> v3
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v3]
// [Asm] live_set: []
// [Asm] move_origin: [a0]
// [Asm] defined: v3 is X
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [v4]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v4]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of yield25.78l3_3"];
// [Asm]   r8 [label="a7", color=blue];
// [Asm]   r0 [label="v2 ← a0", color=green];
// [Asm]   r5 [label="a4", color=blue];
// [Asm]   r15 [label="v4 ← a0", color=green];
// [Asm]   r3 [label="a2", color=blue];
// [Asm]   r2 [label="a1", color=blue];
// [Asm]   r9 [label="t0", color=blue];
// [Asm]   r6 [label="a5", color=blue];
// [Asm]   r13 [label="t4", color=blue];
// [Asm]   r4 [label="a3", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="t2", color=blue];
// [Asm]   r7 [label="a6", color=blue];
// [Asm]   r10 [label="t1", color=blue];
// [Asm]   r12 [label="t3", color=blue];
// [Asm]   r14 [label="v3 ← a0", color=green];
// [Asm]   r1 -- r2;
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:v2-> 1:a0-> 2:a1-> 3:a2-> 4:a3-> 5:a4-> 6:a5-> 7:a6-> 8:a7-> 9:t0-> 10:t1-> 11:t2-> 12:t3-> 13:t4-> 14:v3-> 15:v4"
// [Asm]   comment = "v2<-a0;v4<-a0;v3<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of yield25.78l3_3"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call print59l2_2 ->   call print59l2_2
// [Asm] subst   li v4, 1 ->   li a0, 1
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f14) -> v0, Insn(iref=%0) -> v2
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of T$start_14"];
// [Asm]   r0 [label="a0", color=blue];
// [Asm]   r5 [label="a5", color=blue];
// [Asm]   r3 [label="a3", color=blue];
// [Asm]   r2 [label="a2", color=blue];
// [Asm]   r9 [label="t1", color=blue];
// [Asm]   r6 [label="a6", color=blue];
// [Asm]   r13 [label="v2 ← a0", color=green];
// [Asm]   r4 [label="a4", color=blue];
// [Asm]   r1 [label="a1", color=blue];
// [Asm]   r11 [label="t3", color=blue];
// [Asm]   r7 [label="a7", color=blue];
// [Asm]   r10 [label="t2", color=blue];
// [Asm]   r12 [label="t4", color=blue];
// [Asm]   r8 [label="t0", color=blue];
// [Asm]   r0 -- r3;
// [Asm]   r0 -- r4;
// [Asm]   r0 -- r8;
// [Asm]   r0 -- r9;
// [Asm]   r0 -- r1;
// [Asm]   r0 -- r7;
// [Asm]   r0 -- r10;
// [Asm]   r0 -- r12;
// [Asm]   r0 -- r11;
// [Asm]   r0 -- r5;
// [Asm]   r0 -- r6;
// [Asm]   r0 -- r2;
// [Asm]   comment = "0:a0-> 1:a1-> 2:a2-> 3:a3-> 4:a4-> 5:a5-> 6:a6-> 7:a7-> 8:t0-> 9:t1-> 10:t2-> 11:t3-> 12:t4-> 13:v2"
// [Asm]   comment = "v2<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of T$start_14"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call main33l0_5 ->   call main33l0_5
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f0) -> v0, FnParam(fref=f0, fpref=$f.3) -> v5, BlockParam(bref=b0, bpref=$b.3) -> v9, BlockParam(bref=b0, bpref=$b.0) -> v6, BlockParam(bref=b0, bpref=$b.1) -> v7, BlockParam(bref=b0, bpref=$b.2) -> v8, FnParam(fref=f0, fpref=$f.0) -> v2, Insn(iref=%5) -> v17, Insn(iref=%0) -> v10, Insn(iref=%4) -> v14, Insn(iref=%3) -> v13, FnParam(fref=f0, fpref=$f.1) -> v3, FnParam(fref=f0, fpref=$f.2) -> v4, BlockParam(bref=b5, bpref=$b.0) -> v15, BlockParam(bref=b6, bpref=$b.0) -> v16, Insn(iref=%2) -> v12, Insn(iref=%1) -> v11
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%3), Bool(val=true)])
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.0), Insn(iref=%0)])
// [Asm] defs: []
// [Asm] live_set: [a2, a1, a3, zero, a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a2, a1, a3, zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, a2, a3, zero, v3]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v2, v4, a3, zero, v3]
// [Asm] move_origin: [a2]
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v2, v4, v5, zero, v3]
// [Asm] move_origin: [a3]
// [Asm] defined: v5 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v4, v6, v5, zero, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: v6 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v4, v6, v5, zero, v7]
// [Asm] move_origin: [v3]
// [Asm] defined: v7 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v7, v6, v5, zero, v8]
// [Asm] move_origin: [v4]
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v5]
// [Asm] defined: v9 is X
// [Asm] defs: [v16]
// [Asm] live_set: [v16]
// [Asm] move_origin: [v15]
// [Asm] defined: v16 is X
// [Asm] defs: []
// [Asm] live_set: [v16]
// [Asm] move_origin: []
// [Asm] defs: [v15]
// [Asm] live_set: [v15]
// [Asm] move_origin: [zero]
// [Asm] defined: v15 is X
// [Asm] defs: [v10]
// [Asm] live_set: [v10, zero, v8, v7, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v8, v6, v9, zero, v7]
// [Asm] move_origin: []
// [Asm] defs: [v17]
// [Asm] live_set: [v7, v17, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defined: v17 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v17]
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v7]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v8]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: [v9]
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v16]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v16]
// [Asm] live_set: [v16]
// [Asm] move_origin: [zero]
// [Asm] defined: v16 is X
// [Asm] defs: [v22]
// [Asm] live_set: [zero, v22, v8, v7, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v22 is X
// [Asm] defs: [v23]
// [Asm] live_set: [zero, v23, v8, v7, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v23 is X
// [Asm] defs: [v12]
// [Asm] live_set: [zero, v8, v7, v6, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v12 is X
// [Asm] defs: [s10]
// [Asm] live_set: [zero, v8, v7, v6, v12, v9]
// [Asm] move_origin: [v9]
// [Asm] defined: s10 is X
// [Asm] defs: [v20]
// [Asm] live_set: [zero, v20, v8, v7, v6, v12, v9]
// [Asm] move_origin: []
// [Asm] defined: v20 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v20, v8, v7, v6, v12, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0, v20, v8, v7, v6, v9]
// [Asm] move_origin: [v12]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0, v7, v8, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v13]
// [Asm] live_set: [zero, v13, v7, v8, v6, v9]
// [Asm] move_origin: [a0]
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v13, v7, v8, v6, v9]
// [Asm] move_origin: []
// [Asm] defs: [v19]
// [Asm] live_set: [zero, v13, v7, v8, v19, v6, v9]
// [Asm] move_origin: []
// [Asm] defined: v19 is X
// [Asm] defs: []
// [Asm] live_set: [v7, v6, v9, zero, v8]
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of next9.68l2_0"];
// [Asm]   r0 [label="v2 ← a0", color=green];
// [Asm]   r9 [label="v7 ← s1", color=green];
// [Asm]   r26 [label="t0", color=blue];
// [Asm]   r6 [label="v4 ← a2", color=green];
// [Asm]   r13 [label="v15 ← a0", color=green];
// [Asm]   r4 [label="zero", color=blue];
// [Asm]   r29 [label="t3", color=blue];
// [Asm]   r7 [label="v5 ← a3", color=green];
// [Asm]   r10 [label="v8 ← s2", color=green];
// [Asm]   r8 [label="v6 ← s0", color=green];
// [Asm]   r5 [label="v3 ← a1", color=green];
// [Asm]   r24 [label="a6", color=blue];
// [Asm]   r15 [label="v17 ← a0", color=green];
// [Asm]   r32 [label="v19 ← a1", color=green];
// [Asm]   r31 [label="v13 ← a0", color=green];
// [Asm]   r17 [label="v22 ← a0", color=green];
// [Asm]   r12 [label="v16 ← a0", color=green];
// [Asm]   r20 [label="s10", color=blue];
// [Asm]   r23 [label="a5", color=blue];
// [Asm]   r3 [label="a3", color=blue];
// [Asm]   r27 [label="t1", color=blue];
// [Asm]   r1 [label="a2", color=blue];
// [Asm]   r28 [label="t2", color=blue];
// [Asm]   r11 [label="v9 ← s3", color=green];
// [Asm]   r22 [label="a4", color=blue];
// [Asm]   r14 [label="v10 ← a0", color=green];
// [Asm]   r30 [label="t4", color=blue];
// [Asm]   r25 [label="a7", color=blue];
// [Asm]   r2 [label="a1", color=blue];
// [Asm]   r16 [label="a0", color=blue];
// [Asm]   r18 [label="v23 ← a0", color=green];
// [Asm]   r19 [label="v12 ← a0", color=green];
// [Asm]   r21 [label="v20 ← a1", color=green];
// [Asm]   r8 -- r31;
// [Asm]   r9 -- r25;
// [Asm]   r16 -- r25;
// [Asm]   r3 -- r16;
// [Asm]   r5 -- r8;
// [Asm]   r9 -- r27;
// [Asm]   r10 -- r26;
// [Asm]   r11 -- r14;
// [Asm]   r3 -- r6;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r10;
// [Asm]   r10 -- r19;
// [Asm]   r2 -- r10;
// [Asm]   r11 -- r31;
// [Asm]   r3 -- r9;
// [Asm]   r11 -- r32;
// [Asm]   r3 -- r11;
// [Asm]   r9 -- r26;
// [Asm]   r9 -- r31;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r27;
// [Asm]   r9 -- r17;
// [Asm]   r11 -- r24;
// [Asm]   r11 -- r18;
// [Asm]   r1 -- r16;
// [Asm]   r4 -- r22;
// [Asm]   r19 -- r21;
// [Asm]   r3 -- r5;
// [Asm]   r11 -- r19;
// [Asm]   r9 -- r18;
// [Asm]   r4 -- r31;
// [Asm]   r0 -- r6;
// [Asm]   r9 -- r14;
// [Asm]   r4 -- r21;
// [Asm]   r3 -- r8;
// [Asm]   r8 -- r24;
// [Asm]   r1 -- r9;
// [Asm]   r16 -- r29;
// [Asm]   r10 -- r20;
// [Asm]   r5 -- r6;
// [Asm]   r8 -- r17;
// [Asm]   r3 -- r4;
// [Asm]   r8 -- r16;
// [Asm]   r10 -- r18;
// [Asm]   r0 -- r2;
// [Asm]   r9 -- r28;
// [Asm]   r7 -- r10;
// [Asm]   r9 -- r23;
// [Asm]   r4 -- r28;
// [Asm]   r2 -- r8;
// [Asm]   r8 -- r23;
// [Asm]   r3 -- r10;
// [Asm]   r10 -- r31;
// [Asm]   r10 -- r22;
// [Asm]   r4 -- r29;
// [Asm]   r0 -- r1;
// [Asm]   r9 -- r20;
// [Asm]   r1 -- r11;
// [Asm]   r4 -- r25;
// [Asm]   r8 -- r29;
// [Asm]   r10 -- r30;
// [Asm]   r8 -- r22;
// [Asm]   r5 -- r7;
// [Asm]   r4 -- r8;
// [Asm]   r8 -- r21;
// [Asm]   r9 -- r10;
// [Asm]   r11 -- r15;
// [Asm]   r8 -- r11;
// [Asm]   r16 -- r21;
// [Asm]   r10 -- r25;
// [Asm]   r1 -- r5;
// [Asm]   r8 -- r32;
// [Asm]   r0 -- r4;
// [Asm]   r8 -- r14;
// [Asm]   r7 -- r8;
// [Asm]   r11 -- r30;
// [Asm]   r16 -- r24;
// [Asm]   r4 -- r14;
// [Asm]   r16 -- r23;
// [Asm]   r4 -- r9;
// [Asm]   r16 -- r22;
// [Asm]   r16 -- r27;
// [Asm]   r11 -- r25;
// [Asm]   r8 -- r30;
// [Asm]   r10 -- r17;
// [Asm]   r6 -- r7;
// [Asm]   r6 -- r9;
// [Asm]   r4 -- r16;
// [Asm]   r16 -- r30;
// [Asm]   r4 -- r24;
// [Asm]   r4 -- r5;
// [Asm]   r11 -- r17;
// [Asm]   r1 -- r8;
// [Asm]   r4 -- r23;
// [Asm]   r2 -- r4;
// [Asm]   r9 -- r15;
// [Asm]   r8 -- r27;
// [Asm]   r9 -- r29;
// [Asm]   r8 -- r19;
// [Asm]   r8 -- r9;
// [Asm]   r11 -- r16;
// [Asm]   r4 -- r20;
// [Asm]   r11 -- r23;
// [Asm]   r10 -- r29;
// [Asm]   r9 -- r30;
// [Asm]   r11 -- r22;
// [Asm]   r4 -- r30;
// [Asm]   r4 -- r18;
// [Asm]   r10 -- r27;
// [Asm]   r16 -- r26;
// [Asm]   r2 -- r11;
// [Asm]   r7 -- r9;
// [Asm]   r8 -- r20;
// [Asm]   r16 -- r28;
// [Asm]   r8 -- r25;
// [Asm]   r10 -- r16;
// [Asm]   r6 -- r8;
// [Asm]   r8 -- r28;
// [Asm]   r9 -- r22;
// [Asm]   r9 -- r11;
// [Asm]   r4 -- r15;
// [Asm]   r4 -- r11;
// [Asm]   r10 -- r28;
// [Asm]   r0 -- r3;
// [Asm]   r4 -- r32;
// [Asm]   r10 -- r15;
// [Asm]   r9 -- r24;
// [Asm]   r8 -- r18;
// [Asm]   r10 -- r23;
// [Asm]   r10 -- r11;
// [Asm]   r0 -- r5;
// [Asm]   r8 -- r10;
// [Asm]   r4 -- r7;
// [Asm]   r11 -- r26;
// [Asm]   r9 -- r16;
// [Asm]   r9 -- r32;
// [Asm]   r8 -- r26;
// [Asm]   r4 -- r17;
// [Asm]   r9 -- r19;
// [Asm]   r31 -- r32;
// [Asm]   r11 -- r27;
// [Asm]   r2 -- r9;
// [Asm]   r10 -- r32;
// [Asm]   r4 -- r6;
// [Asm]   r4 -- r10;
// [Asm]   r4 -- r26;
// [Asm]   r0 -- r7;
// [Asm]   r11 -- r28;
// [Asm]   r10 -- r24;
// [Asm]   r10 -- r21;
// [Asm]   r11 -- r21;
// [Asm]   r11 -- r29;
// [Asm]   r4 -- r19;
// [Asm]   r19 -- r20;
// [Asm]   r9 -- r21;
// [Asm]   r10 -- r14;
// [Asm]   comment = "0:v2-> 1:a2-> 4:zero-> 5:v3-> 3:a3-> 6:v4-> 8:v6-> 7:v5-> 9:v7-> 10:v8-> 11:v9-> 16:a0-> 2:a1-> 21:v20-> 19:v12-> 22:a4-> 23:a5-> 24:a6-> 25:a7-> 26:t0-> 27:t1-> 28:t2-> 29:t3-> 30:t4-> 14:v10-> 17:v22-> 18:v23-> 20:s10-> 31:v13-> 32:v19-> 15:v17-> 12:v16-> 13:v15"
// [Asm]   comment = "v2<-a0;v7<-s1;v4<-a2;v15<-a0;v5<-a3;v8<-s2;v6<-s0;v3<-a1;v17<-a0;v19<-a1;v13<-a0;v22<-a0;v16<-a0;v9<-s3;v10<-a0;v23<-a0;v12<-a0;v20<-a1;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of next9.68l2_0"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv v6, v2 ->   mv s0, a0
// [Asm] subst   mv v7, v3 ->   mv s1, a1
// [Asm] subst   mv v8, v4 ->   mv s2, a2
// [Asm] subst   mv v9, v5 ->   mv s3, a3
// [Asm] subst   j .next9.68l2_0_6 ->   j .next9.68l2_0_6
// [Asm] subst   mv v15, zero ->   mv a0, zero
// [Asm] subst   addi v10, v7, -1 ->   addi a0, s1, -1
// [Asm] subst   blt v10, v6, .next9.68l2_0_2 ->   blt a0, s0, .next9.68l2_0_2
// [Asm] subst   addi v17, v6, 1 ->   addi a0, s0, 1
// [Asm] subst   mv v6, v17 ->   mv s0, a0
// [Asm] subst   j .next9.68l2_0_0 ->   j .next9.68l2_0_0
// [Asm] subst   ret ->   ret
// [Asm] subst   mv v16, zero ->   mv a0, zero
// [Asm] subst   slliw v22, v6, 2 ->   slliw a0, s0, 2
// [Asm] subst   add v23, v8, v22 ->   add a0, s2, a0
// [Asm] subst   lw v12, 0(v23) ->   lw a0, 0(a0)
// [Asm] subst   mv s10, v9 ->   mv s10, s3
// [Asm] subst   ld v20, 0(v9) ->   ld a1, 0(s3)
// [Asm] subst   jalr v20 ->   jalr a1
// [Asm] subst   li v19, 1 ->   li a1, 1
// [Asm] subst   bne v13, v19, .next9.68l2_0_4 ->   bne a0, a1, .next9.68l2_0_4
// [Asm] before colored: # leaf false
// [Asm] yield25.78l3c0_11:
// [Asm] # block info: defs: [v3, t1, v0, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v3, s10, a0, v2], upward_exposed: [s10, a0], params_defs: []
// [Asm] # live_in: [s10, a0], live_out: []
// [Asm] # block parameters: []
// [Asm] .yield25.78l3c0_11_0:
// [Asm]   # save_ctx1  # live: [a0, s10]
// [Asm]   mv v0, s10  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # save_ctx2  # live: [v2]
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   call yield25.78l3_3  # live: [a0]
// [Asm]   mv v3, a0  # live: [v3]
// [Asm]   # restore_ctx2  # live: [v3]
// [Asm] # control
// [Asm]   mv a0, v3  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] main33l0_5:
// [Asm] # block info: defs: [t1, v16, v14, v13, ft0, ft1, a1, s11, v12, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, v10, ft9, a5, a0, fa4, ft2, a2, a3, v9, ft8, a7, t3, fa7, t0, fa5, v18, fa3, ft3, fa0, t4, t2, v15, v2], uses: [v16, v14, v18, v10, v13, a0, a1, v15, s11, v12, v9, v2], upward_exposed: [s11], params_defs: []
// [Asm] # live_in: [s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .main33l0_5_0:
// [Asm]   # save_ctx1  # live: [s11]
// [Asm]   addi v2, s11, -20  # live: [v2]
// [Asm]   andi s11, v2, -8  # live: [v2]
// [Asm]   li v18, 1  # live: [v18, v2]
// [Asm]   sw v18, 0(v2)  # live: [v18, v2]
// [Asm]   sw v18, 4(v2)  # live: [v18, v2]
// [Asm]   sw v18, 8(v2)  # live: [v18, v2]
// [Asm]   sw v18, 12(v2)  # live: [v18, v2]
// [Asm]   sw v18, 16(v2)  # live: [v2]
// [Asm]   li v16, 1  # live: [v16, v2]
// [Asm]   sw v16, 0(v2)  # live: [v2]
// [Asm]   li v15, 2  # live: [v15, v2]
// [Asm]   sw v15, 4(v2)  # live: [v2]
// [Asm]   li v14, 3  # live: [v14, v2]
// [Asm]   sw v14, 8(v2)  # live: [v2]
// [Asm]   li v13, 4  # live: [v13, v2]
// [Asm]   sw v13, 12(v2)  # live: [v2]
// [Asm]   li v12, 5  # live: [v12, v2]
// [Asm]   sw v12, 16(v2)  # live: [v2]
// [Asm]   # save_ctx2  # live: [v2]
// [Asm]   li v10, 5  # live: [v10, v2]
// [Asm]   mv a0, v10  # live: [a0, v2]
// [Asm]   mv a1, v2  # live: [a1, a0]
// [Asm]   call do30.81l4_4  # live: [a0]
// [Asm]   mv v9, a0  # live: [v9]
// [Asm]   # restore_ctx2  # live: [v9]
// [Asm] # control
// [Asm]   mv a0, v9  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] yield25.78l3_3:
// [Asm] # block info: defs: [v3, t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, v4, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v4, a0, v2], upward_exposed: [a0], params_defs: []
// [Asm] # live_in: [a0], live_out: []
// [Asm] # block parameters: []
// [Asm] .yield25.78l3_3_0:
// [Asm]   # save_ctx1  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # save_ctx2  # live: [v2]
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   call print59l2_2  # live: [a0]
// [Asm]   mv v3, a0  # live: []
// [Asm]   # restore_ctx2  # live: []
// [Asm] # control
// [Asm]   li v4, 1  # live: [v4]
// [Asm]   mv a0, v4  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] do30.81l4_4:
// [Asm] # block info: defs: [v3, v5, v6, v2], uses: [v3, a1, a0, v2], upward_exposed: [a1, a0], params_defs: []
// [Asm] # live_in: [a1, s11, a0, zero], live_out: [v5, v6, s11, zero]
// [Asm] # block parameters: []
// [Asm] .do30.81l4_4_5:
// [Asm]   # save_ctx1  # live: [a1, s11, zero, a0]
// [Asm]   mv v2, a0  # live: [a1, s11, zero, v2]
// [Asm]   mv v3, a1  # live: [v2, s11, zero, v3]
// [Asm] # control
// [Asm]   mv v5, v2  # live: [v5, s11, zero, v3]
// [Asm]   mv v6, v3  # live: [v5, v6, s11, zero]
// [Asm] 
// [Asm] # block info: defs: [v4, s11, v15], uses: [v4, s11, v15], upward_exposed: [s11], params_defs: [v5, v6]
// [Asm] # live_in: [v5, v6, s11, zero], live_out: [v4, v5, v6, s11, zero]
// [Asm] # block parameters: [v5, v6]
// [Asm] .do30.81l4_4_0:
// [Asm]   addi v4, s11, -8  # live: [v5, zero, v4, v6]
// [Asm]   andi s11, v4, -8  # live: [v5, zero, v4, v6, s11]
// [Asm]   la v15, yield25.78l3c0_11  # live: [v5, zero, v4, v6, s11, v15]
// [Asm]   sd v15, 0(v4)  # live: [v4, v5, v6, s11, zero]
// [Asm] # control
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, v8, a6, ft10, ft5, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, v9, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v5, zero, a0, v8, v4, a2, a1, v6, a3], upward_exposed: [v4, v5, v6, zero], params_defs: []
// [Asm] # live_in: [v4, v5, v6, s11, zero], live_out: [v5, v6, s11, v9, zero]
// [Asm] # block parameters: []
// [Asm] .do30.81l4_4_7:
// [Asm]   # save_ctx2  # live: [v5, zero, v4, v6, s11]
// [Asm]   mv a0, zero  # live: [v5, a0, zero, v4, v6, s11]
// [Asm]   mv a1, v5  # live: [v5, a0, zero, v4, a1, v6, s11]
// [Asm]   mv a2, v6  # live: [v5, a0, zero, a2, v4, a1, v6, s11]
// [Asm]   mv a3, v4  # live: [v5, a0, zero, a2, v6, a1, s11, a3]
// [Asm]   call next9.68l2_0  # live: [v5, v6, s11, zero, a0]
// [Asm]   mv v8, a0  # live: [v5, v6, s11, zero, v8]
// [Asm]   # restore_ctx2  # live: [v5, v6, s11, zero, v8]
// [Asm] # control
// [Asm]   mv v9, v8  # live: [v5, v6, s11, v9, zero]
// [Asm] 
// [Asm] # block info: defs: [v12], uses: [v12, v9], upward_exposed: [v9], params_defs: [v9]
// [Asm] # live_in: [v5, v6, s11, v9, zero], live_out: [v5, v6, s11, zero]
// [Asm] # block parameters: [v9]
// [Asm] .do30.81l4_4_6:
// [Asm] # control
// [Asm]   li v12, 1  # live: [v5, v6, s11, v12, v9, zero]
// [Asm]   bne v9, v12, .do30.81l4_4_2  # live: [v5, v6, s11, zero]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v5, v6], upward_exposed: [v5, v6], params_defs: []
// [Asm] # live_in: [v5, v6, s11, zero], live_out: [v5, v6, s11, zero]
// [Asm] # block parameters: []
// [Asm] .do30.81l4_4_1:
// [Asm] # control
// [Asm]   mv v5, v5  # live: [v5, v6, s11, zero]
// [Asm]   mv v6, v6  # live: [v5, v6, s11, zero]
// [Asm]   j .do30.81l4_4_0  # live: [v5, v6, s11, zero]
// [Asm] 
// [Asm] # block info: defs: [v11], uses: [zero], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [v11]
// [Asm] # block parameters: []
// [Asm] .do30.81l4_4_2:
// [Asm] # control
// [Asm]   mv v11, zero  # live: [v11]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v11, a0], upward_exposed: [v11], params_defs: [v11]
// [Asm] # live_in: [v11], live_out: []
// [Asm] # block parameters: [v11]
// [Asm] .do30.81l4_4_3:
// [Asm] # control
// [Asm]   mv a0, v11  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] next9.68l2_0:
// [Asm] # block info: defs: [v2, v5, v7, v8, v4, v6, v9, v3], uses: [v2, v5, a0, a2, v4, a1, a3, v3], upward_exposed: [a2, a1, a3, a0], params_defs: []
// [Asm] # live_in: [a2, a1, a3, a0, zero], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .next9.68l2_0_8:
// [Asm]   # save_ctx1  # live: [a2, a1, a3, zero, a0]
// [Asm]   mv v2, a0  # live: [a2, a1, a3, zero, v2]
// [Asm]   mv v3, a1  # live: [v2, a2, a3, zero, v3]
// [Asm]   mv v4, a2  # live: [v2, v4, a3, zero, v3]
// [Asm]   mv v5, a3  # live: [v2, v4, v5, zero, v3]
// [Asm] # control
// [Asm]   mv v6, v2  # live: [v4, v6, v5, zero, v3]
// [Asm]   mv v7, v3  # live: [v4, v6, v5, zero, v7]
// [Asm]   mv v8, v4  # live: [v7, v6, v5, zero, v8]
// [Asm]   mv v9, v5  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v10], uses: [v6, v10, v7], upward_exposed: [v6, v7], params_defs: [v8, v6, v9, v7]
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v7, v6, v9, zero, v8]
// [Asm] # block parameters: [v6, v7, v8, v9]
// [Asm] .next9.68l2_0_0:
// [Asm]   addi v10, v7, -1  # live: [v10, zero, v8, v7, v6, v9]
// [Asm] # control
// [Asm]   blt v10, v6, .next9.68l2_0_2  # live: [v8, v6, v9, zero, v7]
// [Asm] 
// [Asm] # block info: defs: [t1, v13, v22, ft0, ft1, a1, v12, fa1, fa2, ft6, v20, a4, fa6, a6, v19, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, s10, ft8, a7, t3, fa7, t0, fa5, fa3, v23, ft3, fa0, t4, t2], uses: [a0, v13, v23, v20, v22, v8, v19, v6, v12, v9], upward_exposed: [v6, v9, v8], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .next9.68l2_0_1:
// [Asm]   slliw v22, v6, 2  # live: [zero, v22, v8, v7, v6, v9]
// [Asm]   add v23, v8, v22  # live: [zero, v23, v8, v7, v6, v9]
// [Asm]   lw v12, 0(v23)  # live: [zero, v8, v7, v6, v12, v9]
// [Asm]   mv s10, v9  # live: [zero, v8, v7, v6, v12, v9]
// [Asm]   ld v20, 0(v9)  # live: [zero, v20, v8, v7, v6, v12, v9]
// [Asm]   # save_ctx2  # live: [zero, v20, v8, v7, v6, v12, v9]
// [Asm]   mv a0, v12  # live: [zero, a0, v20, v8, v7, v6, v9]
// [Asm]   jalr v20  # live: [zero, a0, v7, v8, v6, v9]
// [Asm]   mv v13, a0  # live: [zero, v13, v7, v8, v6, v9]
// [Asm]   # restore_ctx2  # live: [zero, v13, v7, v8, v6, v9]
// [Asm] # control
// [Asm]   li v19, 1  # live: [zero, v13, v7, v8, v19, v6, v9]
// [Asm]   bne v13, v19, .next9.68l2_0_4  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v17, v6], uses: [v8, v6, v17, v9, v7], upward_exposed: [v8, v6, v9, v7], params_defs: []
// [Asm] # live_in: [v7, v6, v9, zero, v8], live_out: [v8, v6, v9, zero, v7]
// [Asm] # block parameters: []
// [Asm] .next9.68l2_0_3:
// [Asm]   addi v17, v6, 1  # live: [v7, v17, v9, zero, v8]
// [Asm] # control
// [Asm]   mv v6, v17  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v7, v7  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v8, v8  # live: [v7, v6, v9, zero, v8]
// [Asm]   mv v9, v9  # live: [v7, v6, v9, zero, v8]
// [Asm]   j .next9.68l2_0_0  # live: [v7, v6, v9, zero, v8]
// [Asm] 
// [Asm] # block info: defs: [v16], uses: [zero], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [v16]
// [Asm] # block parameters: []
// [Asm] .next9.68l2_0_2:
// [Asm] # control
// [Asm]   mv v16, zero  # live: [v16]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v16, a0], upward_exposed: [v16], params_defs: [v16]
// [Asm] # live_in: [v16], live_out: []
// [Asm] # block parameters: [v16]
// [Asm] .next9.68l2_0_6:
// [Asm] # control
// [Asm]   mv a0, v16  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v15], uses: [zero], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [v15]
// [Asm] # block parameters: []
// [Asm] .next9.68l2_0_4:
// [Asm] # control
// [Asm]   mv v15, zero  # live: [v15]
// [Asm] 
// [Asm] # block info: defs: [v16], uses: [v15], upward_exposed: [v15], params_defs: [v15]
// [Asm] # live_in: [v15], live_out: [v16]
// [Asm] # block parameters: [v15]
// [Asm] .next9.68l2_0_5:
// [Asm] # control
// [Asm]   mv v16, v15  # live: [v16]
// [Asm]   j .next9.68l2_0_6  # live: [v16]
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, s0, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, s0, ra, s11, a0], upward_exposed: [s0, ra, s11], params_defs: []
// [Asm] # live_in: [s0, ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -32  # live: [s0, ra, s11]
// [Asm]   sd ra, 0(sp)  # live: [s0, s11]
// [Asm]   sd s0, 8(sp)  # live: [s11]
// [Asm]   sd s11, 16(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   mv s0, sp  # live: [s0]
// [Asm]   la sp, large_stack_end  # live: [s0]
// [Asm]   call T$start_14  # live: [s0, a0]
// [Asm]   mv sp, s0  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s0, 8(sp)  # live: [a0]
// [Asm]   ld s11, 16(sp)  # live: [a0]
// [Asm]   addi sp, sp, 32  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] T$start_14:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .T$start_14_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call main33l0_5  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] print59l2_2:
// [Asm] # block info: defs: [v3, t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v3, a0, v2], upward_exposed: [a0], params_defs: []
// [Asm] # live_in: [a0], live_out: []
// [Asm] # block parameters: []
// [Asm] .print59l2_2_0:
// [Asm]   # save_ctx1  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # save_ctx2  # live: [v2]
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   call minimbt_print_int  # live: [a0]
// [Asm]   mv v3, a0  # live: [v3]
// [Asm]   # restore_ctx2  # live: [v3]
// [Asm] # control
// [Asm]   mv a0, v3  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Knf] build_knf: LetRec({name: ("iter", Fun([Fun([Int], Bool)], Bool)), args: [("arr", Array(Int)), ("len", Int)], body: LetRec({name: ("do", Bool), args: [("yield", Var({val: Some(Fun([Int], Bool))}))], body: LetRec({name: ("next", Bool), args: [("i", Var({val: Some(Int)}))], body: If(LE(Var("i"), Prim(Var("len"), Int(1), Sub, kind=Some(Int))), If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false)), Bool(false))}, App(Var("next"), [Int(0)]))}, Var("do"))}, LetRec({name: ("each", Unit), args: [("iter", Fun([Fun([Int], Bool)], Bool)), ("f", Fun([Int], Unit))], body: LetRec({name: ("yield", Bool), args: [("x", Var({val: Some(Int)}))], body: Let(("_", Var({val: Some(Unit)})), App(Var("f"), [Var("x")]), Bool(true))}, LetRec({name: ("do", Var({val: Some(Unit)})), args: [], body: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)}, App(Var("do"), [])))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("arr", Var({val: Some(Array(Int))})), Array(Int(5), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))))}, App(Var("main"), []))))
// [Knf] build_knf: LetRec({name: ("do", Bool), args: [("yield", Var({val: Some(Fun([Int], Bool))}))], body: LetRec({name: ("next", Bool), args: [("i", Var({val: Some(Int)}))], body: If(LE(Var("i"), Prim(Var("len"), Int(1), Sub, kind=Some(Int))), If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false)), Bool(false))}, App(Var("next"), [Int(0)]))}, Var("do"))
// [Knf] build_knf: LetRec({name: ("next", Bool), args: [("i", Var({val: Some(Int)}))], body: If(LE(Var("i"), Prim(Var("len"), Int(1), Sub, kind=Some(Int))), If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false)), Bool(false))}, App(Var("next"), [Int(0)]))
// [Knf] build_knf: If(LE(Var("i"), Prim(Var("len"), Int(1), Sub, kind=Some(Int))), If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false)), Bool(false))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Prim(Var("len"), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Var("len")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false))
// [Knf] build_knf: App(Var("yield"), [Get(Var("arr"), Var("i"))])
// [Knf] build_knf: Var("yield")
// [Knf] build_knf: Get(Var("arr"), Var("i"))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Var("i")
// [Knf] build_knf: App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("next")
// [Knf] build_knf: Prim(Var("i"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Bool(false)
// [Knf] build_knf: Bool(true)
// [Knf] build_knf: Bool(false)
// [Knf] build_knf: App(Var("next"), [Int(0)])
// [Knf] build_knf: Var("next")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Var("do")
// [Knf] build_knf: LetRec({name: ("each", Unit), args: [("iter", Fun([Fun([Int], Bool)], Bool)), ("f", Fun([Int], Unit))], body: LetRec({name: ("yield", Bool), args: [("x", Var({val: Some(Int)}))], body: Let(("_", Var({val: Some(Unit)})), App(Var("f"), [Var("x")]), Bool(true))}, LetRec({name: ("do", Var({val: Some(Unit)})), args: [], body: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)}, App(Var("do"), [])))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("arr", Var({val: Some(Array(Int))})), Array(Int(5), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))))}, App(Var("main"), [])))
// [Knf] build_knf: LetRec({name: ("yield", Bool), args: [("x", Var({val: Some(Int)}))], body: Let(("_", Var({val: Some(Unit)})), App(Var("f"), [Var("x")]), Bool(true))}, LetRec({name: ("do", Var({val: Some(Unit)})), args: [], body: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)}, App(Var("do"), [])))
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("f"), [Var("x")]), Bool(true))
// [Knf] build_knf: App(Var("f"), [Var("x")])
// [Knf] build_knf: Var("f")
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Bool(true)
// [Knf] build_knf: LetRec({name: ("do", Var({val: Some(Unit)})), args: [], body: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)}, App(Var("do"), []))
// [Knf] build_knf: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)
// [Knf] build_knf: App(Var("iter"), [Var("yield")])
// [Knf] build_knf: Var("iter")
// [Knf] build_knf: Var("yield")
// [Knf] build_knf: App(Var("do"), [])
// [Knf] build_knf: Var("do")
// [Knf] build_knf: Unit
// [Knf] build_knf: Bool(true)
// [Knf] build_knf: App(Var("do"), [])
// [Knf] build_knf: Var("do")
// [Knf] build_knf: LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("arr", Var({val: Some(Array(Int))})), Array(Int(5), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))))}, App(Var("main"), []))
// [Knf] build_knf: Let(("arr", Var({val: Some(Array(Int))})), Array(Int(5), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))))
// [Knf] build_knf: Array(Int(5), Int(1))
// [Knf] build_knf: Int(5)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")]))))))))
// [Knf] build_knf: Put(Var("arr"), Int(0), Int(1))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))
// [Knf] build_knf: Put(Var("arr"), Int(1), Int(2))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(2)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")]))))))
// [Knf] build_knf: Put(Var("arr"), Int(2), Int(3))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(2)
// [Knf] build_knf: Int(3)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))
// [Knf] build_knf: Put(Var("arr"), Int(3), Int(4))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(3)
// [Knf] build_knf: Int(4)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")]))))
// [Knf] build_knf: Put(Var("arr"), Int(4), Int(5))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(4)
// [Knf] build_knf: Int(5)
// [Knf] build_knf: Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))
// [Knf] build_knf: App(Var("iter"), [Var("arr"), Int(5)])
// [Knf] build_knf: Var("iter")
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(5)
// [Knf] build_knf: LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")]))
// [Knf] build_knf: App(Var("print_int"), [Var("x")])
// [Knf] build_knf: Var("x")
// [Knf] build_knf: App(Var("each"), [Var("f"), Var("print")])
// [Knf] build_knf: Var("each")
// [Knf] build_knf: Var("f")
// [Knf] build_knf: Var("print")
// [Knf] build_knf: App(Var("main"), [])
// [Knf] build_knf: Var("main")
// [Main] beta reduce f.58 = do6.66
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 1610612736
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 268435456
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl yield25.78l3c0_11
// [Main]   .type yield25.78l3c0_11, @function
// [Main] # leaf false
// [Main] yield25.78l3c0_11:
// [Main] .yield25.78l3c0_11_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   mv a1, s10
// [Main]   call yield25.78l3_3
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main33l0_5
// [Main]   .type main33l0_5, @function
// [Main] # leaf false
// [Main] main33l0_5:
// [Main] .main33l0_5_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   addi a1, s11, -20
// [Main]   andi s11, a1, -8
// [Main]   li a0, 1
// [Main]   sw a0, 0(a1)
// [Main]   sw a0, 4(a1)
// [Main]   sw a0, 8(a1)
// [Main]   sw a0, 12(a1)
// [Main]   sw a0, 16(a1)
// [Main]   li a0, 1
// [Main]   sw a0, 0(a1)
// [Main]   li a0, 2
// [Main]   sw a0, 4(a1)
// [Main]   li a0, 3
// [Main]   sw a0, 8(a1)
// [Main]   li a0, 4
// [Main]   sw a0, 12(a1)
// [Main]   li a0, 5
// [Main]   sw a0, 16(a1)
// [Main]   li a0, 5
// [Main]   call do30.81l4_4
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl yield25.78l3_3
// [Main]   .type yield25.78l3_3, @function
// [Main] # leaf false
// [Main] yield25.78l3_3:
// [Main] .yield25.78l3_3_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call print59l2_2
// [Main]   li a0, 1
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl do30.81l4_4
// [Main]   .type do30.81l4_4, @function
// [Main] # leaf false
// [Main] do30.81l4_4:
// [Main] .do30.81l4_4_5:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   mv s0, a0
// [Main]   mv s1, a1
// [Main] 
// [Main] .do30.81l4_4_0:
// [Main]   addi a3, s11, -8
// [Main]   andi s11, a3, -8
// [Main]   la a0, yield25.78l3c0_11
// [Main]   sd a0, 0(a3)
// [Main] 
// [Main] .do30.81l4_4_7:
// [Main]   mv a0, zero
// [Main]   mv a1, s0
// [Main]   mv a2, s1
// [Main]   call next9.68l2_0
// [Main]   mv a1, a0
// [Main] 
// [Main] .do30.81l4_4_6:
// [Main]   li a0, 1
// [Main]   bne a1, a0, .do30.81l4_4_2
// [Main] 
// [Main] .do30.81l4_4_1:
// [Main]   j .do30.81l4_4_0
// [Main] 
// [Main] .do30.81l4_4_2:
// [Main]   mv a0, zero
// [Main] 
// [Main] .do30.81l4_4_3:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl next9.68l2_0
// [Main]   .type next9.68l2_0, @function
// [Main] # leaf false
// [Main] next9.68l2_0:
// [Main] .next9.68l2_0_8:
// [Main]   addi sp, sp, -48
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   mv s0, a0
// [Main]   mv s1, a1
// [Main]   mv s2, a2
// [Main]   mv s3, a3
// [Main] 
// [Main] .next9.68l2_0_0:
// [Main]   addi a0, s1, -1
// [Main]   blt a0, s0, .next9.68l2_0_2
// [Main] 
// [Main] .next9.68l2_0_1:
// [Main]   slliw a0, s0, 2
// [Main]   add a0, s2, a0
// [Main]   lw a0, 0(a0)
// [Main]   mv s10, s3
// [Main]   ld a1, 0(s3)
// [Main]   jalr a1
// [Main]   li a1, 1
// [Main]   bne a0, a1, .next9.68l2_0_4
// [Main] 
// [Main] .next9.68l2_0_3:
// [Main]   addi a0, s0, 1
// [Main]   mv s0, a0
// [Main]   j .next9.68l2_0_0
// [Main] 
// [Main] .next9.68l2_0_2:
// [Main]   mv a0, zero
// [Main] 
// [Main] .next9.68l2_0_6:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   addi sp, sp, 48
// [Main]   ret
// [Main] 
// [Main] .next9.68l2_0_4:
// [Main]   mv a0, zero
// [Main] 
// [Main] .next9.68l2_0_5:
// [Main]   j .next9.68l2_0_6
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s11, 16(sp)
// [Main]   la s11, large_heap_end
// [Main]   mv s0, sp
// [Main]   la sp, large_stack_end
// [Main]   call T$start_14
// [Main]   mv sp, s0
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s11, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl T$start_14
// [Main]   .type T$start_14, @function
// [Main] # leaf false
// [Main] T$start_14:
// [Main] .T$start_14_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call main33l0_5
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl print59l2_2
// [Main]   .type print59l2_2, @function
// [Main] # leaf false
// [Main] print59l2_2:
// [Main] .print59l2_2_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call minimbt_print_int
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Wasm] Lowering function do30.81l4_4
// [Wasm] Lowering control Jump(target=b0, args=[BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Lowering control Return(args=[BlockParam(bref=b3, bpref=$b.0)])
// [Wasm] Lowering control Jump(target=b3, args=[Unit])
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[BlockParam(bref=b6, bpref=$b.0), Bool(val=true)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Call(ty=Bool, f=f0, args=[Int32(val=0), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.1), Mem(fref=f4, mref=m0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering control Jump(target=b6, args=[Insn(iref=%3)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering insn Alloc(ty=ClosureFn(params=[Int32], ty=Bool), mref=m0, fills=[Field(index=0, val=Fn(fref=f11))])
// [Wasm] Get Local name Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Get Local name Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Lowering control Jump(target=b7, args=[])
// [Wasm] Lowering control Jump(target=b4, args=[FnParam(fref=f4, fpref=$f.0), FnParam(fref=f4, fpref=$f.1)])
// [Wasm] Get Local name FnParam(fref=f4, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f4, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f4, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f4, fpref=$f.1) -> $$f.1
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local Mem(fref=f4, mref=m0) -> $f4.m0
// [Wasm] Local BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Lowered function do30.81l4_4 to wasm
// [Wasm] Lowering function yield25.78l3c0_11
// [Wasm] Lowering insn Call(ty=Bool, f=f3, args=[FnParam(fref=f11, fpref=$f.0)])
// [Wasm] Get Local name FnParam(fref=f11, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name FnParam(fref=f11, fpref=$f.0) -> $$f.0
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Lowered function yield25.78l3c0_11 to wasm
// [Wasm] Lowering function main33l0_5
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m0, fills=[Init(val=Int32(val=1))])
// [Wasm] Get Local name Mem(fref=f5, mref=m0) -> $f5.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f5, mref=m0), index=0, width=@32), val=Int32(val=1))
// [Wasm] Get Local name Mem(fref=f5, mref=m0) -> $f5.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f5, mref=m0), index=1, width=@32), val=Int32(val=2))
// [Wasm] Get Local name Mem(fref=f5, mref=m0) -> $f5.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f5, mref=m0), index=2, width=@32), val=Int32(val=3))
// [Wasm] Get Local name Mem(fref=f5, mref=m0) -> $f5.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f5, mref=m0), index=3, width=@32), val=Int32(val=4))
// [Wasm] Get Local name Mem(fref=f5, mref=m0) -> $f5.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f5, mref=m0), index=4, width=@32), val=Int32(val=5))
// [Wasm] Get Local name Mem(fref=f5, mref=m0) -> $f5.m0
// [Wasm] Lowering insn Call(ty=Unit, f=f4, args=[Int32(val=5), Mem(fref=f5, mref=m0)])
// [Wasm] Get Local name Mem(fref=f5, mref=m0) -> $f5.m0
// [Wasm] Lowering control Return(args=[Insn(iref=%6)])
// [Wasm] Local Mem(fref=f5, mref=m0) -> $f5.m0
// [Wasm] Lowered function main33l0_5 to wasm
// [Wasm] Lowering function print59l2_2
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[FnParam(fref=f2, fpref=$f.0)])
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.0) -> $$f.0
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.0) -> $$f.0
// [Wasm] Lowered function print59l2_2 to wasm
// [Wasm] Lowering function yield25.78l3_3
// [Wasm] Lowering insn Call(ty=Unit, f=f2, args=[FnParam(fref=f3, fpref=$f.0)])
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.0) -> $$f.0
// [Wasm] Lowering control Return(args=[Bool(val=true)])
// [Wasm] Get Local name FnParam(fref=f3, fpref=$f.0) -> $$f.0
// [Wasm] Lowered function yield25.78l3_3 to wasm
// [Wasm] Lowering function T$start_14
// [Wasm] Lowering insn Call(ty=Unit, f=f5, args=[])
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Lowered function T$start_14 to wasm
// [Wasm] Lowering function next9.68l2_0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%5), BlockParam(bref=b0, bpref=$b.1), BlockParam(bref=b0, bpref=$b.2), BlockParam(bref=b0, bpref=$b.3)])
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Lowering control Return(args=[BlockParam(bref=b6, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b6, args=[BlockParam(bref=b5, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering control Jump(target=b5, args=[Bool(val=false)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=BlockParam(bref=b0, bpref=$b.2), offset=BlockParam(bref=b0, bpref=$b.0), width=@32))
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Apply(ty=Bool, f=BlockParam(bref=b0, bpref=$b.3), args=[Insn(iref=%2)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%3), Bool(val=true)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Branch(cond=Insn(iref=%4), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Jump(target=b6, args=[Bool(val=false)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.0), Insn(iref=%0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Branch(cond=Insn(iref=%1), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Jump(target=b7, args=[FnParam(fref=f0, fpref=$f.0), FnParam(fref=f0, fpref=$f.1), FnParam(fref=f0, fpref=$f.2), FnParam(fref=f0, fpref=$f.3)])
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.3) -> $$f.3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.3) -> $$f.3
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Local BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local BlockParam(bref=b0, bpref=$b.3) -> $b0.$b.3
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local BlockParam(bref=b0, bpref=$b.2) -> $b0.$b.2
// [Wasm] Local Insn(iref=%5) -> $%5
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Lowered function next9.68l2_0 to wasm
// [KnfOpt] freq: {iter1: Once, do6: AsClosure, next9: Many(2), each20: Once, yield25: AsClosure, do30: Many(2), main33: Once, print59: AsClosure}
// [KnfOpt] Inline threshold 2 19
// [KnfOpt] Fn like 0
// [KnfOpt] Inline decision next9 rejected
// [KnfOpt] Inline threshold 2 19
// [KnfOpt] Fn like 0
// [KnfOpt] Inline decision next9 rejected
// [KnfOpt] Inline threshold 2 7
// [KnfOpt] Fn like 0
// [KnfOpt] Inline decision do30 accepted
// [KnfOpt] Knf inline Some(do30)
// [KnfOpt] Inline threshold 2 7
// [KnfOpt] Fn like 0
// [KnfOpt] Inline decision do30 accepted
// [KnfOpt] Knf inline Some(do30)
// [KnfOpt] Knf inline Some(iter1)
// [KnfOpt] Knf inline Some(each20)
// [KnfOpt] Numbers of let rec: 6 7 1
// [Parser] flags: []
// [CoreOpt] eliminated tail rec call %3: Call(ty=Unit, f=f4, args=[FnParam(fref=f4, fpref=$f.0), FnParam(fref=f4, fpref=$f.1)])
// [CoreOpt] eliminated tail rec call %6: Call(ty=Bool, f=f0, args=[Insn(iref=%5), FnParam(fref=f0, fpref=$f.1), FnParam(fref=f0, fpref=$f.2), FnParam(fref=f0, fpref=$f.3)])
// [CoreOpt] Call frequnce: FnCallFreq({f4: Once, f1: Once, f11: MaybeInClosure, f5: Once, f2: Once, f3: Once, f14: Once, f0: Once})
// [CoreOpt] post splitting: Insn(iref=%1) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%1) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%1) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%1) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] post splitting: Insn(iref=%1) -> BlockParam(bref=b6, bpref=$b.0)
// [CoreOpt] do30.81l4_4 is inlining Call(ty=Bool, f=f1, args=[Mem(fref=f4, mref=m0), BlockParam(bref=b0, bpref=$b.0), BlockParam(bref=b0, bpref=$b.1)])
// [CoreOpt] shifted callee .fn do6.66l1_1 #f1 : fn(closure(int32) -> bool, int32, array[int32]) -> bool
// [CoreOpt] .freevars ()
// [CoreOpt] .entry b7 {
// [CoreOpt]   .bb #b7 () {
// [CoreOpt]     let %3: bool = call f0(0, $f1, $f2, $f0)
// [CoreOpt]     return %3
// [CoreOpt]   }
// [CoreOpt] }
// [CoreOpt] 
// [CoreOpt] Remove dead function: f1
