{"vcs1":{"timestamp_begin":1752250496.978983516, "rt":11.11, "ut":10.69, "st":0.38}}
{"vcselab":{"timestamp_begin":1752250508.183701066, "rt":0.50, "ut":0.35, "st":0.14}}
{"link":{"timestamp_begin":1752250508.764956796, "rt":0.61, "ut":0.40, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1752250496.286091369}
{"VCS_COMP_START_TIME": 1752250496.286091369}
{"VCS_COMP_END_TIME": 1752250509.454967908}
{"VCS_USER_OPTIONS": "-full64 -licqueue +incdir+/apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/uvm.sv /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 395556}}
{"vcselab": {"peak_mem": 233760}}
