| units: 500000 tech: sky130A format: MIT
x D0_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=644 sky130_fd_pr__pfet_g5v0d10v5
x a_988_2879# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=2879 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].switch_n_3v3_0.DX_ 5_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=15390 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_7774# VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=7774 sky130_fd_pr__nfet_g5v0d10v5
x a_690_11469# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=11469 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=2862 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_5318# VCC 5_bit_dac_0[0].4_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=5556 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_2862# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=3100 sky130_fd_pr__pfet_g5v0d10v5
x a_690_17609# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=17609 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=5318 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_6546# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=6546 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_1634# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=1872 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_4090# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=4328 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=1646 sky130_fd_pr__nfet_g5v0d10v5
x a_988_6563# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=6563 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=1644 sky130_fd_pr__nfet_g5v0d10v5
x a_988_9019# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=9019 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=6794 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=11696 sky130_fd_pr__pfet_g5v0d10v5
x a_834_5335# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=5335 sky130_fd_pr__res_generic_nd__hv
x a_690_15153# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=15153 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=6558 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_9002# VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=9240 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=17836 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=10242 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=6558 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 VCC a_1556_11458# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=11696 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=418 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=6556 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=9002 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=1882 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_4090# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=4090 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 VCC a_1556_17598# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=17836 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.D2 VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=4338 sky130_fd_pr__pfet_g5v0d10v5
x D2_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=1646 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=5330 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_7774# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=8012 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.D4 5_bit_dac_0[1].4_bit_dac_0[0].VOUT 5_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=15154 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=17846 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=11706 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=10230 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=3110 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_11458# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=11458 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=15380 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ VSS switch_n_3v3_0.D2 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=11468 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 VSS a_1556_10230# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=10230 sky130_fd_pr__nfet_g5v0d10v5
x a_544_11469# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=11469 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=7784 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_12686# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=12924 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX_ VSS 5_bit_dac_0[1].switch_n_3v3_0.D3 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=17608 sky130_fd_pr__nfet_g5v0d10v5
x D5_BUF 5_bit_dac_0[1].VOUT VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=10478 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX_ VCC switch_n_3v3_0.D3 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=12934 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 VCC a_1556_15142# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=15380 sky130_fd_pr__pfet_g5v0d10v5
x a_544_17609# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=17609 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=5566 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=17846 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=16618 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.D3 VCC 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=8022 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=10240 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_11458# VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=11458 sky130_fd_pr__nfet_g5v0d10v5
x D4_BUF 5_bit_dac_0[0].4_bit_dac_0[0].VOUT 5_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=5330 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=5566 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=15390 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX_ VSS D3_BUF VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=2872 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=11468 sky130_fd_pr__nfet_g5v0d10v5
x a_544_2873# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=2873 sky130_fd_pr__res_generic_nd__hv
x a_1556_12686# VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=12924 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=19074 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.DX_ VSS D4_BUF VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=5328 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.DX_ 5_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=5566 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=10242 sky130_fd_pr__nfet_g5v0d10v5
x D3 VSS 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=17608 sky130_fd_pr__nfet_g5v0d10v5
x a_544_5329# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=5329 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].switch_n_3v3_0.D3 VCC 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=12934 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_15142# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=15142 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.DX_ VSS switch_n_3v3_0.D4 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=15152 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=10240 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=17598 sky130_fd_pr__nfet_g5v0d10v5
x a_544_15153# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=15153 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=7774 sky130_fd_pr__nfet_g5v0d10v5
x a_988_10247# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=10247 sky130_fd_pr__res_generic_nd__hv
x a_1556_12686# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=12686 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=15390 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=4100 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=13914 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=14162 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 VCC a_1556_1634# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=1872 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 VSS a_1556_6546# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=6546 sky130_fd_pr__nfet_g5v0d10v5
x a_988_13931# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=13931 sky130_fd_pr__res_generic_nd__hv
x a_834_15159# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=15159 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].switch_n_3v3_0.DX_ 5_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=15154 sky130_fd_pr__nfet_g5v0d10v5
x a_834_18843# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=18843 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=5556 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=9250 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_10230# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=10468 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_18826# VREFL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=18826 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].D0 VCC a_1556_4090# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=4328 sky130_fd_pr__pfet_g5v0d10v5
x a_690_6557# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=6557 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=11706 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_16370# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=16608 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_15142# VSS 5_bit_dac_0[1].4_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=15142 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=9250 sky130_fd_pr__pfet_g5v0d10v5
x D4 VSS 5_bit_dac_0[1].switch_n_3v3_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=15152 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=9012 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=9250 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.DX_ VOUT 5_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=10478 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_7774# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=7774 sky130_fd_pr__nfet_g5v0d10v5
x a_544_9013# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=9013 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=16618 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_5318# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=5556 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].D0 VSS a_1556_4090# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=4090 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_16370# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=16370 sky130_fd_pr__nfet_g5v0d10v5
x a_834_423# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=423 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=416 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VREFL VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=19064 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=19074 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=9240 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_13914# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=14152 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 VCC a_1556_7774# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=8012 sky130_fd_pr__pfet_g5v0d10v5
x a_690_417# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=417 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=14162 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_1634# VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=1872 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_6546# VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=6546 sky130_fd_pr__nfet_g5v0d10v5
x a_690_13925# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=13925 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=1634 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_4090# VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=4328 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=12698 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_9002# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=9240 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=6784 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=18838 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_406# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=644 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_2862# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=2862 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_5318# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=5318 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=7786 sky130_fd_pr__nfet_g5v0d10v5
x a_988_5335# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=5335 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=7784 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_4090# VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=4090 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=13926 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=12686 sky130_fd_pr__nfet_g5v0d10v5
x a_834_1651# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=1651 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=5566 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=2874 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=10468 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=18826 sky130_fd_pr__nfet_g5v0d10v5
x a_834_4107# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=4107 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=2874 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 VSS a_1556_12686# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=12686 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=16382 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_7774# VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=8012 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=16608 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.D3 VSS 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=2872 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 VCC a_1556_10230# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=10468 sky130_fd_pr__pfet_g5v0d10v5
x D0 VSS a_1556_18826# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=18826 sky130_fd_pr__nfet_g5v0d10v5
x switch_n_3v3_0.D4 VSS 5_bit_dac_0[0].switch_n_3v3_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=5328 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=3100 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 VSS a_1556_406# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=406 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_406# VSS D0_BUF VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=406 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 VCC a_1556_16370# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=16608 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=12696 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=7786 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_9002# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=9002 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=10478 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=11470 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=18836 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=4102 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=12698 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].D1 VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=4100 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=17610 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=17846 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=16618 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=16370 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=18838 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_17598# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=17598 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].D1 VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=9250 sky130_fd_pr__pfet_g5v0d10v5
x a_988_423# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=423 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=12696 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_13914# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=13914 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=14152 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=9014 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=13924 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 VSS a_1556_16370# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=16370 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=1882 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=6556 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=6794 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=10478 sky130_fd_pr__pfet_g5v0d10v5
x a_544_13925# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=13925 sky130_fd_pr__res_generic_nd__hv
x D1 VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=18836 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ VCC switch_n_3v3_0.D2 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=11706 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=12934 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=9014 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D0 VCC a_1556_13914# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=14152 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=4338 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.D2 VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=9012 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=13926 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=16618 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=1882 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_17598# VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=17598 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=16380 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=4102 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=4338 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_13914# VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=13914 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=1882 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ VSS D2_BUF VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=1644 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=14162 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=15390 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.D2 VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=13924 sky130_fd_pr__nfet_g5v0d10v5
x a_544_1645# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=1645 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=16382 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ VCC 5_bit_dac_0[0].switch_n_3v3_0.D2 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=6794 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=4338 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=11706 sky130_fd_pr__pfet_g5v0d10v5
x D1_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=654 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=6794 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=16380 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_18826# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=19064 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 VSS a_1556_2862# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=2862 sky130_fd_pr__nfet_g5v0d10v5
x a_988_16387# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=16387 sky130_fd_pr__res_generic_nd__hv
x a_834_11475# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=11475 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=19074 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=1872 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=6546 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=11470 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_11458# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=11458 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=11696 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=3110 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D1 VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=14162 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 VSS a_1556_5318# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=5318 sky130_fd_pr__nfet_g5v0d10v5
x a_988_12703# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=12703 sky130_fd_pr__res_generic_nd__hv
x a_690_2873# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=2873 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=4328 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=8022 sky130_fd_pr__pfet_g5v0d10v5
x a_834_17615# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=17615 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=17836 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=17610 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=17846 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_12686# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=12924 sky130_fd_pr__pfet_g5v0d10v5
x a_690_5329# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=5329 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=8022 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_406# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=644 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_18826# VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=19064 sky130_fd_pr__pfet_g5v0d10v5
x D2 VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=19074 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX_ VCC D3_BUF VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=3110 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=8022 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_6546# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=6546 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_1634# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=1872 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=12934 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=4090 sky130_fd_pr__nfet_g5v0d10v5
x D0_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=406 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS D1_BUF VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=416 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_4090# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=4328 sky130_fd_pr__pfet_g5v0d10v5
x D3_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=3110 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=10230 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=15380 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_15142# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=15142 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=15390 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].D0 VSS a_1556_9002# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=9002 sky130_fd_pr__nfet_g5v0d10v5
x D0_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=406 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=8012 sky130_fd_pr__pfet_g5v0d10v5
x a_690_9013# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=9013 sky130_fd_pr__res_generic_nd__hv
x a_1556_4090# 5_bit_dac_0[0].4_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=4090 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_2862# VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=2862 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_5318# VSS 5_bit_dac_0[0].4_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=5318 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=7774 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_7774# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=8012 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=5556 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_1634# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=1634 sky130_fd_pr__nfet_g5v0d10v5
x a_544_417# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=417 sky130_fd_pr__res_generic_nd__hv
x a_1556_6546# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=6784 sky130_fd_pr__pfet_g5v0d10v5
x a_988_1651# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=1651 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=6558 sky130_fd_pr__nfet_g5v0d10v5
x a_988_4107# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=4107 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=1882 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=6556 sky130_fd_pr__nfet_g5v0d10v5
x a_834_7791# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=7791 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=11458 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].D1 VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=4338 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=1646 sky130_fd_pr__nfet_g5v0d10v5
x a_690_10241# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=10241 sky130_fd_pr__res_generic_nd__hv
x a_1556_9002# VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=9002 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=12924 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=1646 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 VSS a_1556_11458# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=11458 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=15154 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=1644 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=6794 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=9240 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 VCC a_1556_12686# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=12924 sky130_fd_pr__pfet_g5v0d10v5
x D1_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=418 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=11468 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=6558 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_2862# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=3100 sky130_fd_pr__pfet_g5v0d10v5
x D5_BUF 5_bit_dac_0[0].VOUT VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=10242 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=17608 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=10478 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=12934 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=16618 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=15142 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=8022 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=5330 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_11458# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=11696 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=2872 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=11468 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 VSS a_1556_15142# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=15142 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_17598# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=17836 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.DX_ 5_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=5330 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=5328 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=5566 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX_ VCC 5_bit_dac_0[1].switch_n_3v3_0.D3 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=17846 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=17608 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=12934 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=11706 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.D3 VCC 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=3110 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=15152 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_11458# VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=11696 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX_ VSS 5_bit_dac_0[0].switch_n_3v3_0.D3 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=7784 sky130_fd_pr__nfet_g5v0d10v5
x a_544_7785# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=7785 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=14162 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_17598# VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=17836 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=15154 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.DX_ VCC D4_BUF VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=5566 sky130_fd_pr__pfet_g5v0d10v5
x D3 VCC 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=17846 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_10230# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=10230 sky130_fd_pr__nfet_g5v0d10v5
x switch_n_3v3_0.DX_ VSS D5_BUF VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=10240 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_15142# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=15380 sky130_fd_pr__pfet_g5v0d10v5
x D4_BUF 5_bit_dac_0[0].4_bit_dac_0[1].VOUT 5_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=5566 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=12686 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.DX_ VCC switch_n_3v3_0.D4 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=15390 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=2862 sky130_fd_pr__nfet_g5v0d10v5
x a_544_10241# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=10241 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=15152 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 VSS a_1556_1634# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=1634 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_17598# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=17598 sky130_fd_pr__nfet_g5v0d10v5
x a_988_15159# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=15159 sky130_fd_pr__res_generic_nd__hv
x a_834_10247# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=10247 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=19074 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=5318 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=9012 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=9250 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.DX_ VOUT 5_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=10242 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=10468 sky130_fd_pr__pfet_g5v0d10v5
x a_988_18843# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VREFL VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=18843 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=18826 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=10478 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_13914# 5_bit_dac_0[1].4_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=13914 sky130_fd_pr__nfet_g5v0d10v5
x a_834_13931# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=13931 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 VCC a_1556_6546# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=6784 sky130_fd_pr__pfet_g5v0d10v5
x a_690_1645# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=1645 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=16608 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=16618 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_10230# VSS 5_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=10230 sky130_fd_pr__nfet_g5v0d10v5
x D5 VSS switch_n_3v3_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=10240 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_15142# VCC 5_bit_dac_0[1].4_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=15380 sky130_fd_pr__pfet_g5v0d10v5
x D4 VCC 5_bit_dac_0[1].switch_n_3v3_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=15390 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=4100 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_2862# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=2862 sky130_fd_pr__nfet_g5v0d10v5
x a_544_4101# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=4101 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=9250 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_5318# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=5318 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=11706 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=9250 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=16370 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=9002 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=14152 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=14162 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=654 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 VCC a_1556_2862# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=3100 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_18826# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=19064 sky130_fd_pr__pfet_g5v0d10v5
x a_834_2879# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=2879 sky130_fd_pr__res_generic_nd__hv
x a_1556_1634# VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=1634 sky130_fd_pr__nfet_g5v0d10v5
x a_690_12697# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=12697 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=19074 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_6546# VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=6784 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_9002# 5_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=9002 sky130_fd_pr__nfet_g5v0d10v5
x a_690_18837# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=18837 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=6546 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=1872 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_406# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=406 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=13926 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=4328 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_7774# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=7774 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_5318# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=5556 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=2874 sky130_fd_pr__nfet_g5v0d10v5
x a_988_7791# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=7791 sky130_fd_pr__res_generic_nd__hv
x switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=12698 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=2872 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=18838 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=5328 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=17598 sky130_fd_pr__nfet_g5v0d10v5
x a_834_6563# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=6563 sky130_fd_pr__res_generic_nd__hv
x a_690_16381# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=16381 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=13914 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=7786 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=4090 sky130_fd_pr__nfet_g5v0d10v5
x a_834_9019# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=9019 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=11470 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_2862# VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=3100 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 VSS a_1556_17598# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=17598 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=7786 sky130_fd_pr__nfet_g5v0d10v5
x switch_n_3v3_0.D3 VSS 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=7784 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D0 VSS a_1556_13914# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=13914 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=17610 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=8012 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.D4 VCC 5_bit_dac_0[0].switch_n_3v3_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=5566 sky130_fd_pr__pfet_g5v0d10v5
x D3_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=2874 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 VCC a_1556_406# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=644 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_406# VCC D0_BUF VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=644 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_9002# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=9240 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=13924 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=16382 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=11706 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=12934 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=9014 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].D1 VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=9012 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_12686# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=12686 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=13926 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX_ VSS switch_n_3v3_0.D3 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=12696 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_10230# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=10468 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=19064 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_18826# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=18826 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=4448 y=4102 sky130_fd_pr__nfet_g5v0d10v5
x a_544_12697# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=12697 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=1882 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 VSS s=5800,316 d=5800,316 l=100 w=100 x=4096 y=1644 sky130_fd_pr__nfet_g5v0d10v5
x switch_n_3v3_0.DX_ VCC D5_BUF VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=10478 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ VSS 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=18836 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D1 VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=3788 y=13924 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=12698 sky130_fd_pr__nfet_g5v0d10v5
x a_544_18837# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=18837 sky130_fd_pr__res_generic_nd__hv
x a_1556_16370# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=16608 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=4102 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=4338 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=6794 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.D2 VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=4100 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=17846 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ VCC 5_bit_dac_0[1].switch_n_3v3_0.D2 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=16618 sky130_fd_pr__pfet_g5v0d10v5
x D0 VCC a_1556_18826# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=19064 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=11706 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=18838 sky130_fd_pr__nfet_g5v0d10v5
x switch_n_3v3_0.D2 VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=9250 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_12686# VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=12686 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=6794 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.D3 VSS 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=12696 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_10230# VCC 5_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=10468 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_18826# VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=18826 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6406 y=9014 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ VSS 5_bit_dac_0[0].switch_n_3v3_0.D2 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=6556 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=6794 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=19074 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ VCC D2_BUF VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=1882 sky130_fd_pr__pfet_g5v0d10v5
x D5 VCC switch_n_3v3_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=10478 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=11470 sky130_fd_pr__nfet_g5v0d10v5
x D2 VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=18836 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=654 sky130_fd_pr__pfet_g5v0d10v5
x a_544_6557# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=6557 sky130_fd_pr__res_generic_nd__hv
x a_1556_16370# VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=16608 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=4338 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=4756 y=17610 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=16618 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_16370# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=16370 sky130_fd_pr__nfet_g5v0d10v5
x D2_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=1882 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ VSS 5_bit_dac_0[1].switch_n_3v3_0.D2 VSS s=5800,316 d=5800,316 l=100 w=100 x=6054 y=16380 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_13914# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=2822 y=14152 sky130_fd_pr__pfet_g5v0d10v5
x a_544_16381# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=544 y=16381 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=4338 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH VSS s=5800,316 d=5800,316 l=100 w=100 x=3166 y=1634 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=11458 sky130_fd_pr__nfet_g5v0d10v5
x a_988_11475# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=11475 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ VCC 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=14162 sky130_fd_pr__pfet_g5v0d10v5
x switch_n_3v3_0.D4 5_bit_dac_0[1].4_bit_dac_0[1].VOUT 5_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=15390 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 VSS a_1556_7774# VSS s=5800,316 d=5800,316 l=100 w=100 x=1456 y=7774 sky130_fd_pr__nfet_g5v0d10v5
x a_834_16387# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=16387 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT VSS s=5800,316 d=5800,316 l=100 w=100 x=6714 y=16382 sky130_fd_pr__nfet_g5v0d10v5
x D1 VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=3788 y=19074 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=6784 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=8022 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_11458# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=11696 sky130_fd_pr__pfet_g5v0d10v5
x a_988_17615# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VSS s=8652,374 d=8652,374 l=420 w=84 x=988 y=17615 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=3110 sky130_fd_pr__pfet_g5v0d10v5
x a_834_12703# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=8652,374 d=8652,374 l=420 w=84 x=834 y=12703 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 VCC a_1556_5318# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=5556 sky130_fd_pr__pfet_g5v0d10v5
x a_690_7785# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=7785 sky130_fd_pr__res_generic_nd__hv
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=12924 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VCC s=11600,516 d=11600,516 l=100 w=200 x=4756 y=12934 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_17598# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=17836 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_16370# VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 VSS s=5800,316 d=5800,316 l=100 w=100 x=1744 y=16370 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ VSS s=5800,316 d=5800,316 l=100 w=100 x=5746 y=16380 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=4448 y=3110 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_406# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH VSS s=5800,316 d=5800,316 l=100 w=100 x=2822 y=406 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_13914# VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 VCC s=11600,516 d=11600,516 l=100 w=200 x=1744 y=14152 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX_ 5_bit_dac_0[0].4_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=3110 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].switch_n_3v3_0.D2 VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ VCC s=11600,516 d=11600,516 l=100 w=200 x=5746 y=14162 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_1634# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=1634 sky130_fd_pr__nfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX_ VCC 5_bit_dac_0[0].switch_n_3v3_0.D3 VCC s=11600,516 d=11600,516 l=100 w=200 x=6054 y=8022 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX_ 5_bit_dac_0[1].4_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6714 y=17846 sky130_fd_pr__pfet_g5v0d10v5
x a_1556_6546# 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=6784 sky130_fd_pr__pfet_g5v0d10v5
x D0_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH VCC s=11600,516 d=11600,516 l=100 w=200 x=2418 y=644 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ VCC D1_BUF VCC s=11600,516 d=11600,516 l=100 w=200 x=4096 y=654 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].VOUT VCC s=11600,516 d=11600,516 l=100 w=200 x=6406 y=8022 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L VSS s=5800,316 d=5800,316 l=100 w=100 x=2418 y=15142 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_10230# 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VSS s=5800,316 d=5800,316 l=100 w=100 x=2076 y=10230 sky130_fd_pr__nfet_g5v0d10v5
x a_1556_15142# 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL VCC s=11600,516 d=11600,516 l=100 w=200 x=2076 y=15380 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H VCC s=11600,516 d=11600,516 l=100 w=200 x=3166 y=3100 sky130_fd_pr__pfet_g5v0d10v5
x 5_bit_dac_0[0].D0 VCC a_1556_9002# VCC s=11600,516 d=11600,516 l=100 w=200 x=1456 y=9240 sky130_fd_pr__pfet_g5v0d10v5
x a_690_4101# 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H VSS s=8652,374 d=8652,374 l=420 w=84 x=690 y=4101 sky130_fd_pr__res_generic_nd__hv
C switch_n_3v3_0.D4 switch_n_3v3_0.D3 2.5
C switch_n_3v3_0.D7 switch_n_3v3_0.D6 9.4
C D4 D5 2.3
C switch_n_3v3_0.D7 VCC 2.1
C D5_BUF switch_n_3v3_0.D6 4.7
C switch_n_3v3_0.D4 D5_BUF 2.5
C D4_BUF D5_BUF 2.2
C D5 switch_n_3v3_0.D6 4.8
C switch_n_3v3_0.D4 D5 2.5
C switch_n_3v3_0.D70 3.4
R switch_n_3v3_0.D7 55
= switch_n_3v3_0.D7 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D7
= switch_n_3v3_0.D7 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7
= switch_n_3v3_0.D7 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D7
= switch_n_3v3_0.D7 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D7
= switch_n_3v3_0.D7 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D7
= switch_n_3v3_0.D7 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D7
= switch_n_3v3_0.D7 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D7
= switch_n_3v3_0.D7 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D7
= switch_n_3v3_0.D7 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D7
= switch_n_3v3_0.D7 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D7
= switch_n_3v3_0.D7 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D7
= switch_n_3v3_0.D7 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D7
= switch_n_3v3_0.D7 5_bit_dac_0[0].switch_n_3v3_0.D7
= switch_n_3v3_0.D7 5_bit_dac_0[1].switch_n_3v3_0.D7
R switch_n_3v3_0.D6 55
= switch_n_3v3_0.D6 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D6
= switch_n_3v3_0.D6 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6
= switch_n_3v3_0.D6 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D6
= switch_n_3v3_0.D6 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D6
= switch_n_3v3_0.D6 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D6
= switch_n_3v3_0.D6 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D6
= switch_n_3v3_0.D6 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D6
= switch_n_3v3_0.D6 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D6
= switch_n_3v3_0.D6 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D6
= switch_n_3v3_0.D6 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D6
= switch_n_3v3_0.D6 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D6
= switch_n_3v3_0.D6 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D6
= switch_n_3v3_0.D6 5_bit_dac_0[0].switch_n_3v3_0.D6
= switch_n_3v3_0.D6 5_bit_dac_0[1].switch_n_3v3_0.D6
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL
R a_988_423# 570
R D1_BUF 1472
= D1_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF
= D1_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF
= D1_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1_BUF
= D1_BUF 5_bit_dac_0[0].4_bit_dac_0[0].D1_BUF
= D1_BUF 5_bit_dac_0[0].D1_BUF
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 1992
C D0_BUF0 2.5
R D0_BUF 2197
= D0_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF
= D0_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF
= D0_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0_BUF
= D0_BUF 5_bit_dac_0[0].4_bit_dac_0[0].D0_BUF
= D0_BUF 5_bit_dac_0[0].D0_BUF
R a_1556_406# 2220
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 2099
R a_834_423# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 2104
R a_690_417# 570
R VREFH 175
= VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFH
= VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VREFH
= VREFH 5_bit_dac_0[0].4_bit_dac_0[0].VREFH
= VREFH 5_bit_dac_0[0].VREFH
R a_544_417# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 4650
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 4650
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFL
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL
R a_988_1651# 570
R D2_BUF 1476
= D2_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF
= D2_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D2_BUF
= D2_BUF 5_bit_dac_0[0].4_bit_dac_0[0].D2_BUF
= D2_BUF 5_bit_dac_0[0].D2_BUF
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ 1995
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 2012
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D00 3.3
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 2723
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF
R a_1556_1634# 2220
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 2099
R a_834_1651# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 2104
R a_690_1645# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFL
R a_544_1645# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 4643
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL
R a_988_2879# 570
R D3_BUF 1480
= D3_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3
= D3_BUF 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX_BUF
= D3_BUF 5_bit_dac_0[0].4_bit_dac_0[0].D3_BUF
= D3_BUF 5_bit_dac_0[0].D3_BUF
R 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX_ 1995
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 2012
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 2723
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].D0_BUF
R a_1556_2862# 2220
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 2099
R a_834_2879# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 2104
R a_690_2873# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFH
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFL
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VREFL
R a_544_2873# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 4650
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 4645
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.VREFL
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 4650
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFL
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL
R a_988_4107# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 2019
= 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D2
= 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].D2_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].D2
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ 1995
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 2012
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 2723
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF
R a_1556_4090# 2220
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 2099
R a_834_4107# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 2104
R a_690_4101# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL
= 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFL
R a_544_4101# 570
R 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[0].4_bit_dac_0[0].VOUT 4648
= 5_bit_dac_0[0].4_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[0].VOUT 5_bit_dac_0[0].switch_n_3v3_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL
R a_988_5335# 570
R D4_BUF 1487
= D4_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D4
= D4_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4
= D4_BUF 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D4
= D4_BUF 5_bit_dac_0[0].switch_n_3v3_0.DX_BUF
= D4_BUF 5_bit_dac_0[0].D4_BUF
R 5_bit_dac_0[0].switch_n_3v3_0.DX_ 1995
R 5_bit_dac_0[0].4_bit_dac_0[0].D1 2012
= 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1
= 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].D1
= 5_bit_dac_0[0].4_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[0].4_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[0].4_bit_dac_0[0].D0 2723
= 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0
= 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].D0
= 5_bit_dac_0[0].4_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].D0_BUF
R a_1556_5318# 2220
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 2099
R a_834_5335# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 2104
R a_690_5329# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[0].4_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFH
= 5_bit_dac_0[0].4_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VREFH
= 5_bit_dac_0[0].4_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL
= 5_bit_dac_0[0].4_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFL
= 5_bit_dac_0[0].4_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VREFL
= 5_bit_dac_0[0].4_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[0].VREFL
R a_544_5329# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 4650
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 4650
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFL
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL
R a_988_6563# 570
R 5_bit_dac_0[0].switch_n_3v3_0.D2 2019
= 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF
= 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D2_BUF
= 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D2
= 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX
= 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].D2
= 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].D2_BUF
= 5_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[0].D2
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ 1995
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 2012
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 2723
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF
R a_1556_6546# 2220
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 2099
R a_834_6563# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 2104
R a_690_6557# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFL
R a_544_6557# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 4643
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[1].VOUT 4651
= 5_bit_dac_0[0].4_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[1].VOUT 5_bit_dac_0[0].switch_n_3v3_0.VREFL
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL
R a_988_7791# 570
R 5_bit_dac_0[0].switch_n_3v3_0.D3 2026
= 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3
= 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX_BUF
= 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D3
= 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D3
= 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.DX
= 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].D3_BUF
= 5_bit_dac_0[0].switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[0].D3
R 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX_ 1995
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 2012
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 2723
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].D0_BUF
R a_1556_7774# 2220
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 2099
R a_834_7791# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 2104
R a_690_7785# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFH
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFL
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VREFL
R a_544_7785# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 4650
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 4645
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.VREFL
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 4650
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFL
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL
R a_988_9019# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 2019
= 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D2
= 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX
= 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].D2_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].D2
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ 1995
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 2012
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 2723
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF
R a_1556_9002# 2220
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 2099
R a_834_9019# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 2104
R a_690_9013# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL
= 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFL
R a_544_9013# 570
R 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 2102
C 5_bit_dac_0[0].VOUT0 2.6
R 5_bit_dac_0[0].VOUT 4658
= 5_bit_dac_0[0].VOUT 5_bit_dac_0[0].switch_n_3v3_0.VOUT
= 5_bit_dac_0[0].VOUT switch_n_3v3_0.VREFH
R VOUT 2858
= VOUT switch_n_3v3_0.VOUT
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL
R a_988_10247# 570
R D5_BUF 1501
= D5_BUF 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D5
= D5_BUF 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5
= D5_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D5
= D5_BUF 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D5
= D5_BUF 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.D5
= D5_BUF 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D5
= D5_BUF 5_bit_dac_0[0].switch_n_3v3_0.D5
= D5_BUF switch_n_3v3_0.DX_BUF
R switch_n_3v3_0.DX_ 1995
R D5 427
= D5 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D5
= D5 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D5
= D5 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D5
= D5 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D5
= D5 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D5
= D5 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D5
= D5 5_bit_dac_0[1].switch_n_3v3_0.D5
= D5 switch_n_3v3_0.D5
= D5 switch_n_3v3_0.DX
R 5_bit_dac_0[0].D1 2012
= 5_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1
= 5_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].D1
= 5_bit_dac_0[0].D1 5_bit_dac_0[0].4_bit_dac_0[1].D1
= 5_bit_dac_0[0].D1 5_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[0].D0 2723
= 5_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX
= 5_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0
= 5_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].D0
= 5_bit_dac_0[0].D0 5_bit_dac_0[0].4_bit_dac_0[1].D0
= 5_bit_dac_0[0].D0 5_bit_dac_0[1].D0_BUF
R a_1556_10230# 2220
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 2099
R a_834_10247# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 2104
R a_690_10241# 570
R 5_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFH
= 5_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VREFH
= 5_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].VREFH
= 5_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL
= 5_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFL
= 5_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VREFL
= 5_bit_dac_0[1].VREFH 5_bit_dac_0[0].4_bit_dac_0[1].VREFL
= 5_bit_dac_0[1].VREFH 5_bit_dac_0[0].VREFL
R a_544_10241# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 4650
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 4650
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VREFL
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL
R a_988_11475# 570
R switch_n_3v3_0.D2 2019
= switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF
= switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D2_BUF
= switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].D2_BUF
= switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2
= switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX
= switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].D2
= switch_n_3v3_0.D2 5_bit_dac_0[0].4_bit_dac_0[1].D2
= switch_n_3v3_0.D2 5_bit_dac_0[1].D2_BUF
= switch_n_3v3_0.D2 5_bit_dac_0[0].D2
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX_ 1995
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 2012
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 2723
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF
R a_1556_11458# 2220
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 2099
R a_834_11475# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 2104
R a_690_11469# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VREFL
R a_544_11469# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 4643
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL
R a_988_12703# 570
R switch_n_3v3_0.D3 2026
= switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D3
= switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX_BUF
= switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].D3_BUF
= switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3
= switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D3
= switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.DX
= switch_n_3v3_0.D3 5_bit_dac_0[0].4_bit_dac_0[1].D3
= switch_n_3v3_0.D3 5_bit_dac_0[1].D3_BUF
= switch_n_3v3_0.D3 5_bit_dac_0[0].D3
R 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX_ 1995
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 2012
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D1
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 2723
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].D0
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].D0_BUF
R a_1556_12686# 2220
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 2099
R a_834_12703# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 2104
R a_690_12697# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFH
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VREFL
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VREFL
R a_544_12697# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 4650
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 4645
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.VREFL
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 4650
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VREFL
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL
R a_988_13931# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 2019
= 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D2
= 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].D2_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].D2
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX_ 1995
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 2012
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 2723
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF
R a_1556_13914# 2220
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 2099
R a_834_13931# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 2104
R a_690_13925# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL
= 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VREFL
R a_544_13925# 570
R 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[1].4_bit_dac_0[0].VOUT 4648
= 5_bit_dac_0[1].4_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[0].VOUT 5_bit_dac_0[1].switch_n_3v3_0.VREFH
C 5_bit_dac_0[1].VOUT0 2.4
R 5_bit_dac_0[1].VOUT 4656
= 5_bit_dac_0[1].VOUT 5_bit_dac_0[1].switch_n_3v3_0.VOUT
= 5_bit_dac_0[1].VOUT switch_n_3v3_0.VREFL
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL
R a_988_15159# 570
C switch_n_3v3_0.D40 2.2
R switch_n_3v3_0.D4 2040
= switch_n_3v3_0.D4 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.D4
= switch_n_3v3_0.D4 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D4
= switch_n_3v3_0.D4 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D4
= switch_n_3v3_0.D4 5_bit_dac_0[1].switch_n_3v3_0.DX_BUF
= switch_n_3v3_0.D4 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4
= switch_n_3v3_0.D4 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D4
= switch_n_3v3_0.D4 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.D4
= switch_n_3v3_0.D4 5_bit_dac_0[0].switch_n_3v3_0.D4
= switch_n_3v3_0.D4 5_bit_dac_0[0].switch_n_3v3_0.DX
= switch_n_3v3_0.D4 5_bit_dac_0[1].D4_BUF
= switch_n_3v3_0.D4 5_bit_dac_0[0].D4
R 5_bit_dac_0[1].switch_n_3v3_0.DX_ 1995
R D4 413
= D4 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D4
= D4 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D4
= D4 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D4
= D4 5_bit_dac_0[1].switch_n_3v3_0.D4
= D4 5_bit_dac_0[1].switch_n_3v3_0.DX
= D4 5_bit_dac_0[1].D4
R 5_bit_dac_0[1].4_bit_dac_0[0].D1 2012
= 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D1
= 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].D1
= 5_bit_dac_0[1].4_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[1].4_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[1].4_bit_dac_0[0].D0 2723
= 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].D0
= 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].D0
= 5_bit_dac_0[1].4_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].D0_BUF
R a_1556_15142# 2220
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_L 2099
R a_834_15159# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.R_H 2104
R a_690_15153# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[1].4_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFH
= 5_bit_dac_0[1].4_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VREFH
= 5_bit_dac_0[1].4_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL
= 5_bit_dac_0[1].4_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VREFL
= 5_bit_dac_0[1].4_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VREFL
= 5_bit_dac_0[1].4_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[0].VREFL
R a_544_15153# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 4650
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 4650
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VREFL
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL
R a_988_16387# 570
R 5_bit_dac_0[1].switch_n_3v3_0.D2 2019
= 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_BUF
= 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D2_BUF
= 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D2
= 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.DX
= 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].D2
= 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].D2_BUF
= 5_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[0].D2
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX_ 1995
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 2012
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 2723
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0_BUF
R a_1556_16370# 2220
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_L 2099
R a_834_16387# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.R_H 2104
R a_690_16381# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VREFL
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VREFL
R a_544_16381# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 4643
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[1].VOUT 4651
= 5_bit_dac_0[1].4_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[1].VOUT 5_bit_dac_0[1].switch_n_3v3_0.VREFL
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VREFL
R a_988_17615# 570
R 5_bit_dac_0[1].switch_n_3v3_0.D3 2026
= 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D3
= 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX_BUF
= 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.D3
= 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.D3
= 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.DX
= 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[1].D3_BUF
= 5_bit_dac_0[1].switch_n_3v3_0.D3 5_bit_dac_0[1].4_bit_dac_0[0].D3
R 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX_ 1995
R D3 406
= D3 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D3
= D3 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D3
= D3 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.DX
= D3 5_bit_dac_0[1].4_bit_dac_0[1].D3
= D3 5_bit_dac_0[1].D3
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 2012
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D1
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX_ 1992
C 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D00 3.2
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 2723
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].D0
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].D0_BUF
R a_1556_17598# 2220
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_L 2099
R a_834_17615# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.R_H 2104
R a_690_17609# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFH
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VREFL
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VREFL
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VREFL
R a_544_17609# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFH 2102
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 4650
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFH
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 4645
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.VREFL
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 4650
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VOUT
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VOUT 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VREFL
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 4643
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFH
R VREFL 1575
= VREFL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFL
= VREFL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFL
= VREFL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VREFL
= VREFL 5_bit_dac_0[1].4_bit_dac_0[1].VREFL
= VREFL 5_bit_dac_0[1].VREFL
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 4615
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VOUTL 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VREFL
R a_988_18843# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 2019
= 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.D2
= 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.DX
= 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].D2_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].D2
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX_ 1995
R D2 403
= D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.D2
= D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.DX
= D2 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].D2
= D2 5_bit_dac_0[1].4_bit_dac_0[1].D2
= D2 5_bit_dac_0[1].D2
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 2012
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1_BUF
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX_ 1992
R D1 403
= D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.DX
= D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D1
= D1 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].D1
= D1 5_bit_dac_0[1].4_bit_dac_0[1].D1
= D1 5_bit_dac_0[1].D1
C 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D00 3.4
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 2723
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX_BUF
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.DX
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0_BUF
R a_1556_18826# 2220
R D0 390
= D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.DX
= D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].D0
= D0 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].D0
= D0 5_bit_dac_0[1].4_bit_dac_0[1].D0
= D0 5_bit_dac_0[1].D0
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_L 2099
R a_834_18843# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.R_H 2104
R a_690_18837# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 2105
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VREFL
= 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VREFH 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VREFL
R a_544_18837# 570
R 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VREFH 2102
C VCC0 185.1
R VCC 395897
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[1].4_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[1].switch_n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.VCC
= VCC 5_bit_dac_0[0].4_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[0].switch_n_3v3_0.VCC
= VCC 5_bit_dac_0[0].VCC
= VCC 5_bit_dac_0[1].VCC
= VCC switch_n_3v3_0.VCC
R VSS 112381
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].3_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].switch_n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].3_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].switch_n_3v3_0.VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[1].4_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[1].switch_n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].2_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].switch_n_3v3_1.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].2_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].switch_n_3v3_1.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].3_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].switch_n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].2_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].switch_n_3v3_1.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[1].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch_n_3v3_v2_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].switch2n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].2_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].switch_n_3v3_1.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].3_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].switch_n_3v3_0.VSS
= VSS 5_bit_dac_0[0].4_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[0].switch_n_3v3_0.VSS
= VSS 5_bit_dac_0[0].VSS
= VSS 5_bit_dac_0[1].VSS
= VSS switch_n_3v3_0.VSS
