vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_2/sim/design_1_mult_gen_0_2.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_1_0/sim/design_1_mult_gen_1_0.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_2_0/sim/design_1_mult_gen_2_0.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_3/sim/design_1_mult_gen_0_3.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_1_1/sim/design_1_mult_gen_1_1.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_2_1/sim/design_1_mult_gen_2_1.vhd" \

nosort
