\hypertarget{struct_l_c_d___type_def}{\section{L\-C\-D\-\_\-\-Type\-Def Struct Reference}
\label{struct_l_c_d___type_def}\index{L\-C\-D\-\_\-\-Type\-Def@{L\-C\-D\-\_\-\-Type\-Def}}
}


L\-C\-D.  




{\ttfamily \#include $<$stm32l1xx.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_l_c_d___type_def_a10f3d5e534f8a6f59a2dcf9d897fba22}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_l_c_d___type_def_a3caccc4b0b894d7b27ed5a4d508154ea}{F\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_l_c_d___type_def_ad54495b57709dac1909e1f90d147606b}{S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_l_c_d___type_def_a426998a4ef847067fbc78606e2464e4b}{C\-L\-R}
\item 
uint32\-\_\-t \hyperlink{struct_l_c_d___type_def_a556dfa8484476079c2ab593766754d02}{R\-E\-S\-E\-R\-V\-E\-D}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_l_c_d___type_def_adc6718425566b14d2201d6623b91dee4}{R\-A\-M} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\-C\-D. 

\subsection{Member Data Documentation}
\hypertarget{struct_l_c_d___type_def_a426998a4ef847067fbc78606e2464e4b}{\index{L\-C\-D\-\_\-\-Type\-Def@{L\-C\-D\-\_\-\-Type\-Def}!C\-L\-R@{C\-L\-R}}
\index{C\-L\-R@{C\-L\-R}!LCD_TypeDef@{L\-C\-D\-\_\-\-Type\-Def}}
\subsubsection[{C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-C\-D\-\_\-\-Type\-Def\-::\-C\-L\-R}}\label{struct_l_c_d___type_def_a426998a4ef847067fbc78606e2464e4b}
L\-C\-D clear register, Address offset\-: 0x0\-C \hypertarget{struct_l_c_d___type_def_a10f3d5e534f8a6f59a2dcf9d897fba22}{\index{L\-C\-D\-\_\-\-Type\-Def@{L\-C\-D\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!LCD_TypeDef@{L\-C\-D\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-C\-D\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_l_c_d___type_def_a10f3d5e534f8a6f59a2dcf9d897fba22}
L\-C\-D control register, Address offset\-: 0x00 \hypertarget{struct_l_c_d___type_def_a3caccc4b0b894d7b27ed5a4d508154ea}{\index{L\-C\-D\-\_\-\-Type\-Def@{L\-C\-D\-\_\-\-Type\-Def}!F\-C\-R@{F\-C\-R}}
\index{F\-C\-R@{F\-C\-R}!LCD_TypeDef@{L\-C\-D\-\_\-\-Type\-Def}}
\subsubsection[{F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-C\-D\-\_\-\-Type\-Def\-::\-F\-C\-R}}\label{struct_l_c_d___type_def_a3caccc4b0b894d7b27ed5a4d508154ea}
L\-C\-D frame control register, Address offset\-: 0x04 \hypertarget{struct_l_c_d___type_def_adc6718425566b14d2201d6623b91dee4}{\index{L\-C\-D\-\_\-\-Type\-Def@{L\-C\-D\-\_\-\-Type\-Def}!R\-A\-M@{R\-A\-M}}
\index{R\-A\-M@{R\-A\-M}!LCD_TypeDef@{L\-C\-D\-\_\-\-Type\-Def}}
\subsubsection[{R\-A\-M}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-C\-D\-\_\-\-Type\-Def\-::\-R\-A\-M\mbox{[}16\mbox{]}}}\label{struct_l_c_d___type_def_adc6718425566b14d2201d6623b91dee4}
L\-C\-D display memory, Address offset\-: 0x14-\/0x50 \hypertarget{struct_l_c_d___type_def_a556dfa8484476079c2ab593766754d02}{\index{L\-C\-D\-\_\-\-Type\-Def@{L\-C\-D\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}}
\index{R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}!LCD_TypeDef@{L\-C\-D\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-C\-D\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D}}\label{struct_l_c_d___type_def_a556dfa8484476079c2ab593766754d02}
Reserved, Address offset\-: 0x10 \hypertarget{struct_l_c_d___type_def_ad54495b57709dac1909e1f90d147606b}{\index{L\-C\-D\-\_\-\-Type\-Def@{L\-C\-D\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!LCD_TypeDef@{L\-C\-D\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-C\-D\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_l_c_d___type_def_ad54495b57709dac1909e1f90d147606b}
L\-C\-D status register, Address offset\-: 0x08 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\end{DoxyCompactItemize}
