
*** Running vivado
    with args -log ARMSOC_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ARMSOC_TOP.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'E:/Xilinx/Vivado/2019.1/scripts/Vivado_init.tcl'
source ARMSOC_TOP.tcl -notrace
Command: synth_design -top ARMSOC_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 62640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 828.676 ; gain = 185.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ARMSOC_TOP' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/ARMSOC_TOP.v:37]
INFO: [Synth 8-6157] synthesizing module 'clk_50M' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.runs/synth_1/.Xil/Vivado-64944-HUNTER/realtime/clk_50M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_50M' (1#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.runs/synth_1/.Xil/Vivado-64944-HUNTER/realtime/clk_50M_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [E:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'clk_25M' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.runs/synth_1/.Xil/Vivado-64944-HUNTER/realtime/clk_25M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_25M' (3#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.runs/synth_1/.Xil/Vivado-64944-HUNTER/realtime/clk_25M_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM3INTEGRATIONDS' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/CortexM3-DS/CORTEXM3INTEGRATIONDS.v:15]
INFO: [Synth 8-6157] synthesizing module 'AHB2MEM' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_BRAM/AHB2BRAM.v:11]
	Parameter MEMWIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:/Digital_IC/Digital_IC_Lab/Lab3_UART/Software/code.hex' is read successfully [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_BRAM/AHB2BRAM.v:41]
INFO: [Synth 8-6155] done synthesizing module 'AHB2MEM' (4#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_BRAM/AHB2BRAM.v:11]
INFO: [Synth 8-6157] synthesizing module 'AHBDCD' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_BUS/AHBDCD.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBDCD' (5#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_BUS/AHBDCD.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHBMUX' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_BUS/AHBMUX.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBMUX' (6#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_BUS/AHBMUX.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHBVGA' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/AHBVGASYS.v:38]
	Parameter IMAGEADDR bound to: 4'b1010 
	Parameter CONSOLEADDR bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'VGAInterface' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_sync.v:37]
	Parameter VertTimeToPulseWidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDisplayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
	Parameter HorzTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzTimeToDisplayTimeEnd bound to: 10'b1100010000 
	Parameter HorzTimeToFrontPorchEnd bound to: 10'b1100101101 
INFO: [Synth 8-6157] synthesizing module 'GenericCounter' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/counter.v:38]
	Parameter COUNTER_WIDTH bound to: 1 - type: integer 
	Parameter COUNTER_MAX bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GenericCounter' (7#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/counter.v:38]
WARNING: [Synth 8-7023] instance 'FreqDivider' of module 'GenericCounter' has 5 connections declared, but only 4 given [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'GenericCounter__parameterized0' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/counter.v:38]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 10'b1100101101 
INFO: [Synth 8-6155] done synthesizing module 'GenericCounter__parameterized0' (7#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/counter.v:38]
INFO: [Synth 8-6157] synthesizing module 'GenericCounter__parameterized1' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/counter.v:38]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 10'b1000001001 
INFO: [Synth 8-6155] done synthesizing module 'GenericCounter__parameterized1' (7#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/counter.v:38]
WARNING: [Synth 8-7023] instance 'VertAddrCounter' of module 'GenericCounter' has 5 connections declared, but only 4 given [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_sync.v:87]
INFO: [Synth 8-6155] done synthesizing module 'VGAInterface' (8#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_sync.v:37]
INFO: [Synth 8-6157] synthesizing module 'vga_console' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_console.v:38]
	Parameter MAX_Y bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'font_rom' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/font_rom.v:37]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (9#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/font_rom.v:37]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram_sync' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/dual_port_ram_sync.v:37]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'reset_n_buf_reg' and it is trimmed from '2' to '1' bits. [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/dual_port_ram_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram_sync' (10#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/dual_port_ram_sync.v:37]
WARNING: [Synth 8-6014] Unused sequential element pixel_y1_reg was removed.  [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_console.v:168]
WARNING: [Synth 8-6014] Unused sequential element pixel_y2_reg was removed.  [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_console.v:169]
WARNING: [Synth 8-5788] Register pixel_x1_reg in module vga_console is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_console.v:166]
WARNING: [Synth 8-5788] Register pixel_x2_reg in module vga_console is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_console.v:167]
INFO: [Synth 8-6155] done synthesizing module 'vga_console' (11#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_console.v:38]
INFO: [Synth 8-6157] synthesizing module 'vga_image' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_image.v:38]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram_sync__parameterized0' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/dual_port_ram_sync.v:37]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'reset_n_buf_reg' and it is trimmed from '2' to '1' bits. [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/dual_port_ram_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram_sync__parameterized0' (11#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/dual_port_ram_sync.v:37]
WARNING: [Synth 8-689] width (19) of port connection 'addr_a' does not match port width (15) of module 'dual_port_ram_sync__parameterized0' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_image.v:85]
WARNING: [Synth 8-689] width (20) of port connection 'addr_b' does not match port width (15) of module 'dual_port_ram_sync__parameterized0' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_image.v:86]
INFO: [Synth 8-6155] done synthesizing module 'vga_image' (12#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_image.v:38]
WARNING: [Synth 8-3848] Net HRDATA in module/entity AHBVGA does not have driver. [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/AHBVGASYS.v:49]
INFO: [Synth 8-6155] done synthesizing module 'AHBVGA' (13#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/AHBVGASYS.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHBUART' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/AHBUART.v:38]
INFO: [Synth 8-6157] synthesizing module 'BAUDGEN' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/baudgen.v:37]
INFO: [Synth 8-226] default block is never used [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/baudgen.v:72]
INFO: [Synth 8-226] default block is never used [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/baudgen.v:87]
INFO: [Synth 8-6155] done synthesizing module 'BAUDGEN' (14#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/baudgen.v:37]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/fifo.v:38]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/fifo.v:115]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (15#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/uart_rx.v:38]
	Parameter idle_st bound to: 3'b000 
	Parameter start_st bound to: 3'b001 
	Parameter data_st bound to: 3'b011 
	Parameter parity_st bound to: 3'b010 
	Parameter stop_st bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (16#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/uart_rx.v:38]
WARNING: [Synth 8-7023] instance 'uUART_RX' of module 'UART_RX' has 8 connections declared, but only 7 given [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/AHBUART.v:177]
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/uart_tx.v:38]
	Parameter idle_st bound to: 3'b000 
	Parameter start_st bound to: 3'b001 
	Parameter data_st bound to: 3'b011 
	Parameter parity_st bound to: 3'b010 
	Parameter stop_st bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/uart_tx.v:106]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (17#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/uart_tx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBUART' (18#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_UART/AHBUART.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHBTIMER' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_TIMER/AHBTIMER.v:38]
	Parameter LDADDR bound to: 4'b0000 
	Parameter VALADDR bound to: 4'b0100 
	Parameter CTLADDR bound to: 4'b1000 
	Parameter CLRADDR bound to: 4'b1100 
	Parameter st_idle bound to: 1'b0 
	Parameter st_count bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prescaler' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_TIMER/prescaler.v:37]
INFO: [Synth 8-6155] done synthesizing module 'prescaler' (19#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_TIMER/prescaler.v:37]
INFO: [Synth 8-6155] done synthesizing module 'AHBTIMER' (20#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_TIMER/AHBTIMER.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHBGPIO' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_GPIO/AHBGPIO.v:38]
	Parameter gpio_data_addr bound to: 8'b00000000 
	Parameter gpio_dir_addr bound to: 8'b00000100 
INFO: [Synth 8-6155] done synthesizing module 'AHBGPIO' (21#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_GPIO/AHBGPIO.v:38]
WARNING: [Synth 8-689] width (8) of port connection 'GPIOOUT' does not match port width (16) of module 'AHBGPIO' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/ARMSOC_TOP.v:559]
INFO: [Synth 8-6155] done synthesizing module 'ARMSOC_TOP' (22#1) [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/ARMSOC_TOP.v:37]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[31]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[30]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[29]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[28]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[27]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[26]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[25]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[24]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[23]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[22]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[21]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[20]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[19]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[18]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[17]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HRDATA[16]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[17]
WARNING: [Synth 8-3331] design AHBGPIO has unconnected port HWDATA[16]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[17]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[16]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[15]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[14]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[13]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[12]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[11]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[10]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[9]
WARNING: [Synth 8-3331] design AHBUART has unconnected port HWDATA[8]
WARNING: [Synth 8-3331] design vga_image has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design vga_console has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design vga_console has unconnected port font_data[7]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[31]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[30]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[29]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[28]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[27]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[26]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[25]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[24]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[23]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[22]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[21]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[20]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[19]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[18]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[17]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[16]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[15]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[14]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[13]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[12]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[11]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[10]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[9]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[8]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[7]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[6]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[5]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[4]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[3]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[2]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[1]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[0]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 895.203 ; gain = 251.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 895.203 ; gain = 251.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 895.203 ; gain = 251.781
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.srcs/sources_1/ip/clk_50M/clk_50M/clk_50M_in_context.xdc] for cell 'u_clk_50M'
Finished Parsing XDC File [d:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.srcs/sources_1/ip/clk_50M/clk_50M/clk_50M_in_context.xdc] for cell 'u_clk_50M'
Parsing XDC File [d:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.srcs/sources_1/ip/clk_25M/clk_25M/clk_25M_in_context.xdc] for cell 'u_clk_25M'
Finished Parsing XDC File [d:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.srcs/sources_1/ip/clk_25M/clk_25M/clk_25M_in_context.xdc] for cell 'u_clk_25M'
Parsing XDC File [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/ARMSOC.xdc]
Finished Parsing XDC File [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/ARMSOC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/ARMSOC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ARMSOC_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ARMSOC_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1033.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.035 ; gain = 389.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.035 ; gain = 389.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  d:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.srcs/sources_1/ip/clk_50M/clk_50M/clk_50M_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  d:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.srcs/sources_1/ip/clk_50M/clk_50M/clk_50M_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_clk_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_clk_25M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.035 ; gain = 389.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/vga_console.v:200]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_RX'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_TX'
WARNING: [Synth 8-3936] Found unconnected internal register 'last_HADDR_reg' and it is trimmed from '32' to '4' bits. [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_TIMER/AHBTIMER.v:102]
WARNING: [Synth 8-3936] Found unconnected internal register 'last_HADDR_reg' and it is trimmed from '32' to '8' bits. [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_GPIO/AHBGPIO.v:80]
INFO: [Synth 8-6430] The Block RAM "AHB2MEM:/memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (memory_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3971] The signal "dual_port_ram_sync:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dual_port_ram_sync__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
                start_st |                              001 |                              001
                 data_st |                              010 |                              011
               parity_st |                              011 |                              010
                 stop_st |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
                start_st |                              001 |                              001
                 data_st |                              010 |                              011
               parity_st |                              011 |                              010
                 stop_st |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1033.035 ; gain = 389.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 36    
+---RAMs : 
	             256K Bit         RAMs := 3     
	              28K Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 4     
	   4 Input     22 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   5 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ARMSOC_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AHB2MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module AHBDCD 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module AHBMUX 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module GenericCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module GenericCounter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGAInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dual_port_ram_sync 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              28K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_console 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module dual_port_ram_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
Module AHBVGA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module BAUDGEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 4     
	   4 Input     22 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 8     
Module AHBUART 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module AHBTIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module AHBGPIO 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'uvga_image/uimage_ram/reset_n_buf_reg[0:0]' into 'uvga_console/uvideo_ram/reset_n_buf_reg[0:0]' [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/AHB_VGA/dual_port_ram_sync.v:65]
INFO: [Synth 8-5546] ROM "uAHBDCD/dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "uAHBDCD/MUX_SEL" is below threshold of ROM address width. It will be mapped to LUTs
RAM Pipeline Warning: Read Address Register Found For RAM uAHB2ROM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM uAHB2ROM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "ARMSOC_TOP/uAHB2ROM/memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (uAHB2ROM/memory_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM uAHB2RAM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM uAHB2RAM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "ARMSOC_TOP/uAHB2RAM/memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (uAHB2RAM/memory_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM uAHBVGA/uvga_console/uvideo_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM uAHBVGA/uvga_console/uvideo_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "ARMSOC_TOP/uAHBVGA/uvga_console/uvideo_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM uAHBVGA/uvga_console/uvideo_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM uAHBVGA/uvga_image/uimage_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM uAHBVGA/uvga_image/uimage_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "ARMSOC_TOP/uAHBVGA/uvga_image/uimage_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM uAHBVGA/uvga_image/uimage_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM uAHB2ROM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM uAHB2RAM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM uAHBVGA/uvga_console/uvideo_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM uAHBVGA/uvga_image/uimage_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[31]' (FDE) to 'uAHBVGA/last_HADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[29]' (FDE) to 'uAHBVGA/last_HADDR_reg[29]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[27]' (FDE) to 'uAHBVGA/last_HADDR_reg[27]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[26]' (FDE) to 'uAHBVGA/last_HADDR_reg[26]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[25]' (FDE) to 'uAHBVGA/last_HADDR_reg[25]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[22]' (FDE) to 'uAHBVGA/last_HADDR_reg[22]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[21]' (FDE) to 'uAHBVGA/last_HADDR_reg[21]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[20]' (FDE) to 'uAHBVGA/last_HADDR_reg[20]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[19]' (FDE) to 'uAHBVGA/last_HADDR_reg[19]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[18]' (FDE) to 'uAHBVGA/last_HADDR_reg[18]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[17]' (FDE) to 'uAHBVGA/last_HADDR_reg[17]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[16]' (FDE) to 'uAHBVGA/last_HADDR_reg[16]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[15]' (FDE) to 'uAHBVGA/last_HADDR_reg[15]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[14]' (FDE) to 'uAHBVGA/last_HADDR_reg[14]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[13]' (FDE) to 'uAHBVGA/last_HADDR_reg[13]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[12]' (FDE) to 'uAHBVGA/last_HADDR_reg[12]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[11]' (FDE) to 'uAHBVGA/last_HADDR_reg[11]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[10]' (FDE) to 'uAHBVGA/last_HADDR_reg[10]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[9]' (FDE) to 'uAHBVGA/last_HADDR_reg[9]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[8]' (FDE) to 'uAHBVGA/last_HADDR_reg[8]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[30]' (FDE) to 'uAHBVGA/last_HADDR_reg[30]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[23]' (FDE) to 'uAHBVGA/last_HADDR_reg[23]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[24]' (FDE) to 'uAHBVGA/last_HADDR_reg[24]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[28]' (FDE) to 'uAHBVGA/last_HADDR_reg[28]'
INFO: [Synth 8-3886] merging instance 'uAHBTIMER/last_HWRITE_reg' (FDE) to 'uAHBGPIO/last_HWRITE_reg'
INFO: [Synth 8-3886] merging instance 'uAHBTIMER/last_HTRANS_reg[1]' (FDE) to 'uAHBGPIO/last_HTRANS_reg[1]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HTRANS_reg[1]' (FDE) to 'uAHBGPIO/last_HTRANS_reg[1]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HWRITE_reg' (FDE) to 'uAHBGPIO/last_HWRITE_reg'
INFO: [Synth 8-3886] merging instance 'uAHBGPIO/gpio_data_prev_reg[8]' (FDC) to 'uAHBGPIO/gpio_data_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'uAHBGPIO/gpio_data_prev_reg[9]' (FDC) to 'uAHBGPIO/gpio_data_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'uAHBGPIO/gpio_data_prev_reg[10]' (FDC) to 'uAHBGPIO/gpio_data_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'uAHBGPIO/gpio_data_prev_reg[11]' (FDC) to 'uAHBGPIO/gpio_data_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'uAHBGPIO/gpio_data_prev_reg[12]' (FDC) to 'uAHBGPIO/gpio_data_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'uAHBGPIO/gpio_data_prev_reg[13]' (FDC) to 'uAHBGPIO/gpio_data_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'uAHBGPIO/gpio_data_prev_reg[14]' (FDC) to 'uAHBGPIO/gpio_data_prev_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uAHBGPIO/gpio_data_prev_reg[15] )
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HWRITE_reg' (FDE) to 'uAHBGPIO/last_HWRITE_reg'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HTRANS_reg[1]' (FDE) to 'uAHBGPIO/last_HTRANS_reg[1]'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HADDR_reg[2]' (FDE) to 'uAHBGPIO/last_HADDR_reg[2]'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HADDR_reg[0]' (FDE) to 'uAHBGPIO/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HADDR_reg[1]' (FDE) to 'uAHBGPIO/last_HADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HADDR_reg[7]' (FDE) to 'uAHBGPIO/last_HADDR_reg[7]'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HADDR_reg[6]' (FDE) to 'uAHBGPIO/last_HADDR_reg[6]'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HADDR_reg[5]' (FDE) to 'uAHBGPIO/last_HADDR_reg[5]'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HADDR_reg[4]' (FDE) to 'uAHBGPIO/last_HADDR_reg[4]'
INFO: [Synth 8-3886] merging instance 'uAHBVGA/last_HADDR_reg[3]' (FDE) to 'uAHBGPIO/last_HADDR_reg[3]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[7]' (FDE) to 'uAHBGPIO/last_HADDR_reg[7]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[0]' (FDE) to 'uAHBGPIO/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[6]' (FDE) to 'uAHBGPIO/last_HADDR_reg[6]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[5]' (FDE) to 'uAHBGPIO/last_HADDR_reg[5]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[4]' (FDE) to 'uAHBGPIO/last_HADDR_reg[4]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[3]' (FDE) to 'uAHBGPIO/last_HADDR_reg[3]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[2]' (FDE) to 'uAHBGPIO/last_HADDR_reg[2]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/last_HADDR_reg[1]' (FDE) to 'uAHBGPIO/last_HADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'uAHBTIMER/last_HADDR_reg[1]' (FDE) to 'uAHBGPIO/last_HADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'uAHBTIMER/last_HADDR_reg[0]' (FDE) to 'uAHBGPIO/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'uAHBTIMER/last_HADDR_reg[2]' (FDE) to 'uAHBGPIO/last_HADDR_reg[2]'
INFO: [Synth 8-3886] merging instance 'uAHBTIMER/last_HADDR_reg[3]' (FDE) to 'uAHBGPIO/last_HADDR_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.035 ; gain = 389.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------------+---------------+----------------+
|Module Name | RTL Object                          | Depth x Width | Implemented As | 
+------------+-------------------------------------+---------------+----------------+
|AHBVGA      | uvga_console/ufont_rom/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AHB2MEM:    | memory_reg                              | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|AHB2MEM:    | memory_reg                              | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ARMSOC_TOP  | uAHBVGA/uvga_console/uvideo_ram/ram_reg | 4 K x 7(READ_FIRST)    | W |   | 4 K x 7(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ARMSOC_TOP  | uAHBVGA/uvga_image/uimage_ram/ram_reg   | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------+-----------+----------------------+--------------+
|ARMSOC_TOP  | uAHBUART/uFIFO_TX/array_reg_reg | Implied   | 16 x 8               | RAM32M x 2   | 
|ARMSOC_TOP  | uAHBUART/uFIFO_RX/array_reg_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance uAHB2ROMi_1/uAHB2ROM/memory_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROMi_1/uAHB2ROM/memory_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROMi_1/uAHB2ROM/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROMi_1/uAHB2ROM/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROMi_1/uAHB2ROM/memory_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROMi_1/uAHB2ROM/memory_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROMi_1/uAHB2ROM/memory_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROMi_1/uAHB2ROM/memory_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAMi_11/uAHB2RAM/memory_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAMi_11/uAHB2RAM/memory_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAMi_11/uAHB2RAM/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAMi_11/uAHB2RAM/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAMi_11/uAHB2RAM/memory_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAMi_11/uAHB2RAM/memory_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAMi_11/uAHB2RAM/memory_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAMi_11/uAHB2RAM/memory_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/uAHBVGA/uvga_console/uvideo_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/uAHBVGA/uvga_console/ufont_rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_50M/clk_out1' to pin 'u_clk_50M/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_25M/clk_in1' to pin 'BUFG_VGA_CLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_25M/clk_out1' to pin 'u_clk_25M/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u_clk_25M/clk_in1' to 'reg_sys_rst_n_reg/C'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1033.035 ; gain = 389.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1072.680 ; gain = 429.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AHB2MEM:    | memory_reg                              | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|AHB2MEM:    | memory_reg                              | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ARMSOC_TOP  | uAHBVGA/uvga_console/uvideo_ram/ram_reg | 4 K x 7(READ_FIRST)    | W |   | 4 K x 7(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ARMSOC_TOP  | uAHBVGA/uvga_image/uimage_ram/ram_reg   | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------+-----------+----------------------+--------------+
|ARMSOC_TOP  | uAHBUART/uFIFO_TX/array_reg_reg | Implied   | 16 x 8               | RAM32M x 2   | 
|ARMSOC_TOP  | uAHBUART/uFIFO_RX/array_reg_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'uAHBUART/uFIFO_TX/r_ptr_reg_reg_rep[0]' (FDCE) to 'uAHBUART/uFIFO_TX/r_ptr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/uFIFO_TX/r_ptr_reg_reg_rep[1]' (FDCE) to 'uAHBUART/uFIFO_TX/r_ptr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/uFIFO_TX/r_ptr_reg_reg_rep[2]' (FDCE) to 'uAHBUART/uFIFO_TX/r_ptr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/uFIFO_TX/r_ptr_reg_reg_rep[3]' (FDCE) to 'uAHBUART/uFIFO_TX/r_ptr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/uFIFO_RX/r_ptr_reg_reg_rep[0]' (FDCE) to 'uAHBUART/uFIFO_RX/r_ptr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/uFIFO_RX/r_ptr_reg_reg_rep[1]' (FDCE) to 'uAHBUART/uFIFO_RX/r_ptr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/uFIFO_RX/r_ptr_reg_reg_rep[2]' (FDCE) to 'uAHBUART/uFIFO_RX/r_ptr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'uAHBUART/uFIFO_RX/r_ptr_reg_reg_rep[3]' (FDCE) to 'uAHBUART/uFIFO_RX/r_ptr_reg_reg[3]'
INFO: [Synth 8-6837] The timing for the instance uAHB2ROM/memory_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROM/memory_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROM/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROM/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROM/memory_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROM/memory_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROM/memory_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2ROM/memory_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAM/memory_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAM/memory_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAM/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAM/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAM/memory_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAM/memory_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAM/memory_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHB2RAM/memory_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_console/uvideo_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance uAHBVGA/uvga_console/ufont_rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1080.598 ; gain = 437.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1086.387 ; gain = 442.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1086.387 ; gain = 442.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1086.387 ; gain = 442.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1086.387 ; gain = 442.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1086.438 ; gain = 443.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1086.438 ; gain = 443.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_50M               |         1|
|2     |clk_25M               |         1|
|3     |CORTEXM3INTEGRATIONDS |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |CORTEXM3INTEGRATIONDS_bbox_0 |     1|
|2     |clk_25M                      |     1|
|3     |clk_50M                      |     1|
|4     |BUFG                         |     2|
|5     |CARRY4                       |    36|
|6     |LUT1                         |    63|
|7     |LUT2                         |    84|
|8     |LUT3                         |    97|
|9     |LUT4                         |   149|
|10    |LUT5                         |   145|
|11    |LUT6                         |   175|
|12    |MUXF7                        |     1|
|13    |RAM32M                       |     4|
|14    |RAMB18E1                     |     1|
|15    |RAMB36E1                     |     2|
|16    |RAMB36E1_1                   |     2|
|17    |RAMB36E1_2                   |     2|
|18    |RAMB36E1_3                   |     2|
|19    |RAMB36E1_4                   |     2|
|20    |RAMB36E1_5                   |     2|
|21    |RAMB36E1_6                   |     2|
|22    |RAMB36E1_7                   |     2|
|23    |RAMB36E1_8                   |     1|
|24    |RAMB36E1_9                   |     8|
|25    |FDCE                         |   325|
|26    |FDPE                         |    15|
|27    |FDRE                         |   177|
|28    |IBUF                         |    12|
|29    |IOBUF                        |     1|
|30    |OBUF                         |    19|
|31    |OBUFT                        |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+----------------------+-----------------------------------+------+
|      |Instance              |Module                             |Cells |
+------+----------------------+-----------------------------------+------+
|1     |top                   |                                   |  1705|
|2     |  uAHB2RAM            |AHB2MEM                            |    35|
|3     |  uAHB2ROM            |AHB2MEM_0                          |    52|
|4     |  uAHBGPIO            |AHBGPIO                            |   152|
|5     |  uAHBMUX             |AHBMUX                             |    63|
|6     |  uAHBTIMER           |AHBTIMER                           |   186|
|7     |    uprescaler16      |prescaler                          |    11|
|8     |  uAHBUART            |AHBUART                            |   258|
|9     |    uBAUDGEN          |BAUDGEN                            |    96|
|10    |    uFIFO_RX          |FIFO                               |    31|
|11    |    uFIFO_TX          |FIFO_1                             |    28|
|12    |    uUART_RX          |UART_RX                            |    45|
|13    |    uUART_TX          |UART_TX                            |    53|
|14    |  uAHBVGA             |AHBVGA                             |   544|
|15    |    uVGAInterface     |VGAInterface                       |   137|
|16    |      FreqDivider     |GenericCounter                     |     3|
|17    |      HorzAddrCounter |GenericCounter__parameterized0     |    39|
|18    |      VertAddrCounter |GenericCounter__parameterized1     |    34|
|19    |    uvga_console      |vga_console                        |   222|
|20    |      ufont_rom       |font_rom                           |    12|
|21    |      uvideo_ram      |dual_port_ram_sync                 |   110|
|22    |    uvga_image        |vga_image                          |    84|
|23    |      uimage_ram      |dual_port_ram_sync__parameterized0 |    54|
+------+----------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1086.438 ; gain = 443.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 161 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.438 ; gain = 305.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1086.438 ; gain = 443.016
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/CortexM3-DS/CORTEXM3INTEGRATIONDS.edf]
Finished Parsing EDIF File [D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/FPGA/CortexM3-DS/CORTEXM3INTEGRATIONDS.edf]
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'ARMSOC_TOP' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' defined in file 'CORTEXM3INTEGRATIONDS.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1120.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1120.680 ; gain = 734.332
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1120.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Digital_IC/Digital_IC_Lab/Lab4_INTERRUPT/Lab4_INTERRUPT.runs/synth_1/ARMSOC_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ARMSOC_TOP_utilization_synth.rpt -pb ARMSOC_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 16:20:34 2024...
