
AVRASM ver. 2.1.57  C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm Fri Jun 17 22:44:50 2016

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m88def.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(8): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m88def.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(9): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar_Tracker.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(10): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\avr_macros.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(188): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\ADC.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(189): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\PWM.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(190): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\SERIAL_PORT.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(191): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\DELAY.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(192): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\LIGHT.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(193): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\BATTERY.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(194): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\SOLAR_PANEL.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(195): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\LDRS.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(196): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MOTORS.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(197): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega88.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m88def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega88
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega88
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M88DEF_INC_
                 #define _M88DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega88
                 #pragma AVRPART ADMIN PART_NAME ATmega88
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x93
                 .equ	SIGNATURE_002	= 0x0a
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - 
                 .equ	SE	= 0	; 
                 .equ	SM0	= 1	; 
                 .equ	SM1	= 2	; 
                 .equ	SM2	= 3	; 
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 0
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x04ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 8192
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xc00
                 .equ	NRWW_STOP_ADDR	= 0xfff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xbff
                 .equ	PAGESIZE	= 32
                 .equ	FIRSTBOOTSTART	= 0xf80
                 .equ	SECONDBOOTSTART	= 0xf00
                 .equ	THIRDBOOTSTART	= 0xe00
                 .equ	FOURTHBOOTSTART	= 0xc00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0003	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0004	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x0005	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x0006	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x0007	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0008	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0009	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000b	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x000c	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x000d	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x000e	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x000f	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0010	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0011	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0012	; USART Rx Complete
                 .equ	UDREaddr	= 0x0013	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0014	; USART Tx Complete
                 .equ	ADCCaddr	= 0x0015	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0016	; EEPROM Ready
                 .equ	ACIaddr	= 0x0017	; Analog Comparator
                 .equ	TWIaddr	= 0x0018	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0019	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 26	; size in words
                 
                 #endif  /* _M88DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                  * Solar_Tracker.asm
                  *
                  *  Created: 08/06/2016 07:45:11 p.m.
                  *   Author: Agustn Picard, Joaquin Ulloa, Mauro Giordano
                  */ 
                 
                 .include "m88def.inc"   	;Incluye los nombres de los registros del micro
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega88.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m88def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega88
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega88
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M88DEF_INC_
                 #endif  /* _M88DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 .include "Solar_Tracker.inc"
                 
                 
                 	 Me parece mas comodo e intuitivo
                 	poner los registros y definiciones
                 		en un header general
                 
                 ******************************************/
                 .DSEG
                 .ORG SRAM_START
                 
                 ;--------------------HEADER DE LA LUZ-----------------------------------------------
                 .EQU	LIGHT_PIN					=	PD3
                 ;-----------------------------------------------------------------------------------
                 
                 
                 ;--------------------HEADER DEL ADC-------------------------------------------------
                 .DEF	ADC_DATA_L					=	R19
                 .DEF	ADC_DATA_H					=	R20
                 
                 .EQU	ADC_BATTERY					=	6		;LA BATERIA ESTA EN EL PIN 19 [ADC6]
                 .EQU	ADC_SOLAR_PANEL				=	7		;EL PANEL ESTA EN EL PIN 22 [ADC7]
                 ;-----------------------------------------------------------------------------------
                 
                 
                 ;--------------------HEADER DEL PUERTO SERIE----------------------------------------
                 .EQU	BAUD_RATE					=	103	; 12	76.8 kbps e=0.2%	@8MHz y U2X=1
                 											; 25	38.4 kbps e=0.2%	@8MHz y U2X=1
                 											; 51	19.2 kbps e=0.2% 	@8MHz y U2X=1
                 											; 103	9600 bps  e=0.2% 	@8MHz y U2X=1
                 
                 .EQU	BUF_SIZE					=	 64	;tamao en bytes del buffer de transmisin
                 
                 ;SERIE DE COMANDOS DE RECEPCION POR BT
                 .EQU	BT_COMMAND_PROJECT_NAME		=	'1'
                 .EQU	BT_COMMAND_V_BAT			=	'2'
                 .EQU	BT_COMMAND_V_PANEL			=	'3'
                 .EQU	BT_COMMAND_LIGHT_TURN_ON	=	'4'
                 .EQU	BT_COMMAND_LIGHT_TURN_OFF	=	'5'
                 .EQU	BT_COMMAND_DISCONNECT		=	'6'
                 
000100           TX_BUF:	.BYTE	BUF_SIZE	; buffer de transmisin
                 
                 .DEF	PTR_TX_L					=	R8		;puntero al buffer de datos a transmitir
                 .DEF	PTR_TX_H					=	R9
                 .DEF	BYTES_A_TX					=	R10 	;nro. de bytes a transmitir desde el buffer
                 ;-----------------------------------------------------------------------------------
                 
                 ;--------------------------------HEADER DE LA BATERIA-------------------------------
                 .EQU	PIN_BATTERY_LED_OK			=	PD4
                 .EQU	PIN_BATTERY_LED_LOW			=	PD7
                 
                 .EQU	MIN_BATTERY_VALUE			=	50		;{0,255} RESULTADO DEL ADC QUE HACE IR A BAJO CONSUMO EL EQUIPO POR NO TENER SUFICIENTE TENSION
                 ;-----------------------------------------------------------------------------------
                 
                 ;-------------------------------HEADER DEL PANEL SOLAR------------------------------
                 .EQU	PIN_SOLAR_PANEL_LED_OK		=	PC1
                 .EQU	PIN_SOLAR_PANEL_LED_LOW		=	PC0
                 
                 .EQU	MIN_SOLAR_PANEL_VALUE		=	10		;{0,255} RESULTADO DEL ADC QUE DECIDE SI ES DE DIA O NOCHE.
                 
000140           VPANEL_DATA_ASCII: .BYTE 3	;REVISAR Y CAPAZ PONER 6 [DECENA,UNIDAD,'.',DECIMAL,'V','0']
                 ;-----------------------------------------------------------------------------------
                 
                 ;--------------------REGISTROS DE USO GENERAL SIN IMPORTAR QUE TENGA----------------
                 .DEF	AUX							=	R16
                 .DEF	AUX1						=	R17
                 .DEF	AUX2						=	R18
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------HEADER DE LDRS---------------------------------------
                 .EQU CANT_SAMPLES = 8 ;TIENE QUE SER MULTIPLO DE 2
                 
000143           LDR_NO_BUFFER:						.BYTE CANT_SAMPLES
00014b           LDR_NE_BUFFER:						.BYTE CANT_SAMPLES
000153           LDR_SE_BUFFER:						.BYTE CANT_SAMPLES
00015b           LDR_SO_BUFFER:						.BYTE CANT_SAMPLES
000163           LDR_NO_MEAN:						.BYTE 1
000164           LDR_NE_MEAN:						.BYTE 1
000165           LDR_SE_MEAN:						.BYTE 1
000166           LDR_SO_MEAN:						.BYTE 1
000167           COUNTER:							.BYTE 2
000169           BT_FLAG:							.BYTE 1				;[FLAG=0xFF]: ESTA CONECTADO A BT. [FLAG=0x00]: NO ESTA CONECTADO A BT.
                 
                 
                 ;LAS CONSTANTES SON PARA EL MUX EN EL ADC
                 .EQU LDR_NO							=	2	;ADC2
                 .EQU LDR_NE							=	3	;ADC3
                 .EQU LDR_SE							=	5	;ADC4
                 .EQU LDR_SO							=	4	;ADC5		NO USAR EL ADC5 PARA COMPARAR! FUERA DE ESCALA LA RESISTENCIA DEL LDR
                 
                 .DEF LDR_NO_LOW						=	R11
                 .DEF LDR_NO_HIGH					=	R12
                 .DEF LDR_SO_LOW						=	R2
                 .DEF LDR_SO_HIGH					=	R3
                 .DEF LDR_SE_LOW						=	R4
                 .DEF LDR_SE_HIGH					=	R5
                 .DEF LDR_NE_LOW						=	R6
                 .DEF LDR_NE_HIGH					=	R7
                 
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------HEADER DEL PWM---------------------------------------
                 .DEF PWM_DATA					 	=	R21
                 
                 .EQU PWM_AZIMUT_DEFAULT				=	60		;{0,255} PARA SETEAR EL PWM
                 .EQU PWM_ELEVATION_DEFAULT			=	70		;{0,255} PARA SETEAR EL PWM
                 
                 .EQU MOTOR_AZIMUT					=	OCR0A
                 .EQU MOTOR_ELEVATION				=	OCR0B
                 
                 .EQU LIGHT							=	OCR2B
                 
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------HEADER DE MOTORES------------------------------------
                 
                 .EQU MOTOR_EN_A						=	PB1
                 .EQU MOTOR_EN_B						=	PB2
                 
                 ;-----------------------------------------------------------------------------------
                 .include "avr_macros.inc"	;Incluye los macros
                 
                 ; coleccin de macros para microcontroladores AVR
                 ;------------------------------------------------------------------
                 ; Sintaxis:
                 ; 	.macro NOMBRE_MACRO
                 ; 		; cuerpo de la macro
                 ;		; los parmetros de la macro se referencian como
                 ;		; @0 (1er parmetro), @1 (2do parmetro), etc.
                 ; 	.endm
                 ;------------------------------------------------------------------
                 
                 ;------------------------------------------------------------------
                 ; input: resuelve si usa "in"/"lds" segn la direccin del registro
                 ;        de E/S que se lee.
                 ;------------------------------------------------------------------
                 .macro	input ; @0= destino {r0, ... , r31}
                               ; @1= fuente I/0 ($0000-$FFFF)
                 .if	@1<0x40
                 	in	@0,@1	; si dir del reg de E/S <0x40 uso "in"
                 .else
                 	lds	@0,@1	; sino uso "lds"
                 .endif
                 .endm
                 
                 ;------------------------------------------------------------------
                 ; output: resuelve si usa "out"/"sts" segn la direccin del registro
                 ;         de E/S que se escribe.
                 ;------------------------------------------------------------------
                 .macro	output		; @0= destino I/O ($0000-$FFFF)
                 			; @1= fuente, cte o r0..r31
                 .if	@0<0x40
                 		out	@0,@1	; si dir del reg de E/S <0x40 uso "out"
                 .else
                 		sts	@0,@1	; sino uso "sts"
                 .endif
                 .endm
                 
                 .macro	ldiw		; carga puntero
                 		ldi	@0L, LOW(@1)
                 		ldi	@0H, HIGH(@1)
                 .endm
                 
                 .macro	movi	; carga registro con constante
                 		ldi	AUX,@1
                 		mov	@0,AUX
                 .endm
                 
                 .macro	outi
                 		ldi		AUX,@1
                 		output	@0,AUX  ;FIGURABA R16!!!!! OJO!
                 .endm
                 
                 
                 .macro	pushw	;@0		; Pone el puntero @0 de 16 bits en la pila
                 		push	@0L
                 		push	@0H
                 .endm
                 
                 
                 .macro	popw	;@0		; Saca el puntero @0 de 16 bits de la pila
                 		pop		@0H
                 		pop		@0L
                 .endm
                 
                 
                 .macro	pushi	;@0			; Pone en pila un registro de I/O
                 			in		AUX,@0	; usa la variable auxiliar t0
                 			push	AUX
                 .endm
                 
                 
                 .macro	popi	;@0			; Saca de pila un registro de I/O
                 			pop		AUX		; usa la variable auxiliar t0
                 			out		@0,AUX
                 .endm
                 
                 .macro	sti		;@0,@1	; Guarda una constante de modo indirecto
                 		ldi		AUX,@1	; Usa: variable auxiliar "t0" y un puntero
                 		st		@0,AUX	; [3 ciclos, 2 words] @0={X, Y, Z}
                 .endm
                 
                 .macro	stsi	;@0,@1	; Guarda una constante en SRAM
                 		ldi		AUX,@1	; Usa: variable auxiliar "t0".
                 		sts		@0,AUX	; [3 ciclos, 2 words] @0={any SRAM ADDRESS}
                 .endm
                 
                 ;---------------------MACROS PROPIAS-----------------------------------------------
                 .macro SLDR
                 ;STORE_LDR
                 ;PROTOTYPE: SLDR LDR_XX_LOW,LDR_XX_HIGH,ADC_DATA_H
                 ;RECIBE: ADC_DATA_H EL VALOR DEL LDR
                 ;DEVUELVE: -
                 	MOV	ZL,@0
                 	MOV	ZH,@1	
                 	ST	Z+,@2
                 	MOV	@0,ZL
                 	MOV	@1,ZH
                 .endm
                 
                 .macro LLDR
                 ;LOAD_LDR_TO_POINTER
                 ;PROTOTYPE: LLDR Z,LDR_XX_LOW,LDR_XX_HIGH
                 	LDI @0L,@1
                 	LDI @0H,@2
                 .endm
                 
                 .macro	VECTMEAN	;@0,@1,@2	;Calcula la media de un vector @0 de longitud @1 y guarda la media en @2
                 		push		@1
                 		ld 		AUX,@0+
                 		clr		@2
                 loop_mean:
                 		ld		AUX1,@0+
                 		add		AUX,AUX1
                 		clr		AUX2
                 		adc		@2,AUX2
                 		dec		@1
                 		brne		loop_mean
                 		ldi		AUX2,3
                 division:
                 		lsl		AUX
                 		rol		@2
                 		dec		AUX2
                 		brne		division
                 		pop		@1
                 .endm
                 
                 
                 .macro SPWM 
                 ;PROTOTYPE SET_PWM: SPWM OCRnx,PWM_DATA
                 ;RECIBE: OCRnx,PWM_DATA
                 ;DEVUELVE: .
                 	OUTPUT @0,@1
                 .endm
                 
                 .macro RPWM 
                 ;PROTOTYPE RESET_PWM: RPWM OCRnx
                 ;RECIBE: OCRnx
                 ;DEVUELVE: -
                 	CLR AUX
                 	OUTPUT @0,AUX
                 .endm
                 
                 .macro ADDI
                 ;PROTOTYPE ADDI: REG,CTE
                 ;RECIBE: REG,CTE
                 ;DEVUELVE: Suma de cte al registro
                 	LDI AUX,@1
                 	ADD @0,AUX
                 .endm
                 
                 .macro ADDP
                 ;PROTOTYPE ADDP: POINTER,REG
                 ;RECIBE: POINTER,REG
                 ;DEVUELVE: Pointer en posicin inicial + AUX
                 	PUSH @1
                 	ADD @0L,@1
                 	BRVC NO_POINTER_OV
                 	INC @0H
                 	SUB @1,@0L
                 	MOV @1,@0L
                 NO_POINTER_OV: NOP
                 .endm
                 .listmac					;Permite que se expandan las macros en el listado
                 
                 .CSEG
                 .ORG 0x0000
000000 c019      RJMP SETUP	
                 
                 .ORG	INT0addr
000001 c051      RJMP	ISR_INT0
                 
                 .ORG	URXCaddr		; USART, Rx Complete
000012 c0c5      RJMP	ISR_RX_USART_COMPLETA
                 	
                 .ORG	UDREaddr		; USART Data Register Empty
000013 c0e9      RJMP	ISR_REG_USART_VACIO
                 
                 .ORG	OVF1addr
00000d c046      RJMP	ISR_TIMER_1_OV
                 
                 ;-------------------------------SETUP--------------------------------------------
                 .ORG	INT_VECTORS_SIZE
                 SETUP:
00001a ef0f      	LDI AUX,LOW(RAMEND)
00001b bf0d      	OUT SPL,AUX
00001c e004      	LDI	AUX,HIGH(RAMEND)
00001d bf0e      	OUT SPH,AUX
                 
                 ;	RCALL BT_DISCONNECT		;[FLAG=0xFF]: ESTA CONECTADO A BT. [FLAG=0x00]: NO ESTA CONECTADO A BT.
                 ;	RCALL INT_EXT_INIT
                 ;	RCALL BATTERY_INIT
00001e d180      	RCALL SOLAR_PANEL_INIT
00001f d04d      	RCALL ADC_INIT			;TIENE QUE ESTAR EN "ADC.inc"
                 ;	RCALL PWM_INIT			;TIENE QUE ESTAR EN "PWM.inc"
                 ;	RCALL SERIAL_PORT_INIT	;TIENE QUE ESTAR EN "SERIAL_PORT.inc"
000020 9478      	SEI
000021 d147      	RCALL	DELAY_500ms
                 
000022 c006      RJMP PRUEBA
                 
                 
000023 d090      	RCALL SERIAL_PORT_INIT	;TIENE QUE ESTAR EN "SERIAL_PORT.inc"
000024 d245      	RCALL LDRS_INIT
000025 d156      	RCALL LIGHT_TURN_OFF	;TIENE QUE ESTAR EN "LIGHT.inc"
000026 d2f8      	RCALL MOTORS_INIT
000027 9478      	SEI
000028 c000      	RJMP PRUEBA
                 ;--------------------------------------------------------------------------------
                 PRUEBA:
                 /*	LDI	ADC_DATA_L,ADC_SOLAR_PANEL
                 	RCALL ADC_SELECT_INPUT
                 	RCALL ADC_SIMPLE_CONVERSION
                 
                 		CPI ADC_DATA_H,0x00		
                 		BREQ LED1
                 		CPI ADC_DATA_H,0x01		
                 		BREQ LED2
                 		CPI ADC_DATA_H,0x02		
                 		BREQ LED3
                 		CPI ADC_DATA_H,0x03		
                 		BREQ LED4	
                 */
                +
                +
                +.if DDRD < 0x40
000029 b10a     +in AUX , DDRD
                +.else 
                +lds AUX , DDRD
                 	INPUT AUX,DDRD
00002a 6008      	ORI AUX,(1<<DDD3)
                +
                +
                +.if DDRD < 0x40
00002b b90a     +out DDRD , AUX
                +.else 
                +sts DDRD , AUX
                 	OUTPUT DDRD,AUX
                 
                +
                +
                +.if PORTD < 0x40
00002c b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT AUX,PORTD
00002d 6008      	ORI AUX,(1<<PD3)
                +
                +
                +.if PORTD < 0x40
00002e b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT PORTD,AUX
                 
00002f cff9      RJMP PRUEBA
                 
                 LED1:
000030 9840      		CBI PORTC,0
000031 d137      		RCALL DELAY_500ms
000032 9a40      		SBI PORTC,0
000033 d135      		RCALL DELAY_500ms
000034 cff4      		RJMP PRUEBA
                 LED2:
000035 9841      		CBI PORTC,1
000036 d132      		RCALL DELAY_500ms
000037 9a41      		SBI PORTC,1
000038 d130      		RCALL DELAY_500ms
000039 cfef      		RJMP PRUEBA
                 LED3:
00003a 985f      		CBI PORTD,7
00003b d12d      		RCALL DELAY_500ms
00003c 9a5f      		SBI PORTD,7
00003d d12b      		RCALL DELAY_500ms
00003e cfea      		RJMP PRUEBA
                 LED4:
00003f 985c      		CBI PORTD,4
000040 d128      		RCALL DELAY_500ms
000041 9a5c      		SBI PORTD,4
000042 d126      		RCALL DELAY_500ms
000043 cfe5      		RJMP PRUEBA
                 /*		RCALL	READ_V_SOLAR_PANEL				;PARA VER SI ES DE DIA O NOCHE, MIDO LA TENSION DEL PANEL SOLAR.
                 		RCALL	CHECK_IF_SOLAR_PANEL_CONNECTED	;[CARRY=1]: HAY PANEL. [CARRY=0]: NO HAY PANEL.
                 		BRCC	NO_SOLAR_PANEL_CONNECTED
                 		RCALL	CHECK_IF_SOLAR_PANEL_MINIMUM	;[CARRY=1]: ES DE DIA. [CARRY=0]: ES DE NOCHE.
                 		BRCC	AT_NIGHT
                 */
                 
                 ;-------------------------------PROGRAMA_PRINCIPAL-------------------------------
                 MAIN:	
                 	;MEDIR BATERIA 
000044 d144      		RCALL	READ_V_BATTERY					;MIDO LA BATERIA
000045 d147      		RCALL	CHECK_IF_BATTERY_MINIMUM		;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
000046 f458      		BRCC	SLEEP_MODE
000047 d151      		RCALL	INDICATE_BATTERY_OK
                 	;DIA O NOCHE?
000048 d15b      		RCALL	READ_V_SOLAR_PANEL				;PARA VER SI ES DE DIA O NOCHE, MIDO LA TENSION DEL PANEL SOLAR.
000049 d15e      		RCALL	CHECK_IF_SOLAR_PANEL_CONNECTED	;[CARRY=1]: HAY PANEL. [CARRY=0]: NO HAY PANEL.
00004a f450      		BRCC	NO_SOLAR_PANEL_CONNECTED
00004b d161      		RCALL	CHECK_IF_SOLAR_PANEL_MINIMUM	;[CARRY=1]: ES DE DIA. [CARRY=0]: ES DE NOCHE.
00004c f480      		BRCC	AT_NIGHT
                 ;SI ESTOY ACA YA TENGO BATERIA SUFICIENTE, ES DE DIA.
00004d d12e      		RCALL	LIGHT_TURN_OFF
00004e d163      		RCALL	INDICATE_SOLAR_PANEL_OK
                 ;PRENDER EL TIMER, LA INTERRUPCION DEL ADC MANDAR A SLEEP.
00004f d24d      		RCALL	READ_LDRS						;LEE LOS LDR'S Y LOS MANDA A RAM.
000050 f408      		BRCC	SLEEP_MODE						;[CARRY=1]: HIZO PROMEDIO, NO SE VA A SLEEP. [CARRY=0]: NO HIZO PROMEDIO, SE VA A SLEEP.
000051 d16e      		RCALL	ORIENTATE_SOLAR_PANEL			;HAY QUE RESOLVER ESTO TODAVIA.
                 
                 ;HACE UN LOOP CON LOS VALORES MEDIDOS Y MOVER A OJO.		
                 SLEEP_MODE:
                 ;HAY QUE HACER COSAS ANTES DE IR A SLEEP, COMO APAGAR EL ADC Y NO SE QUE MAS [COMO EL PWM DE LOS MOTORES]
                 ;SALIR DE SLEEP: EN UN TIEMPO t [TIEMPO ENTRE MEDICION Y MEDICION].
                 /*		INPUT AUX,SMCR
                 		ANDI AUX,(~(1<<SM2)|(1<<SM1)|(1<<SM0)|(1<<SE))
                 		ORI AUX,((0<<SM2)|(0<<SM1)|(0<<SM0)|(1<<SE))	;SETEO EL MODO IDLE.
                 		OUTPUT SMCR,AUX
                 		SLEEP
                 		NOP
                 		NOP
                 		ANDI AUX,(~(1<<SE))								;CUANDO SALGO DE SLEEP, PONGO SE=0.
                 		OUTPUT SMCR,AUX
                 */
000052 cfd6      RJMP PRUEBA
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------MAIN_FUNCTIONS---------------------------------------
                 ISR_INT0:
000053 9518      RETI
                 
                 ISR_TIMER_1_OV:
000054 9518      RETI
                 
                 NO_SOLAR_PANEL_CONNECTED:
                +
                +
                +.if BT_FLAG < 0x40
                +in AUX , BT_FLAG
000055 9100 0169+.else 
                +lds AUX , BT_FLAG
                 	INPUT AUX,BT_FLAG
000057 2300      	TST AUX
000058 f7c9      	BRNE SLEEP_MODE			;SI NO HAY CONEXION BT, NO MANDA NADA
                +
000059 e1e6     +ldi ZL , LOW ( ( MSJ_DISCONNECTED_PANEL * 2 ) )
00005a e0f7     +ldi ZH , HIGH ( ( MSJ_DISCONNECTED_PANEL * 2 ) )
                 	LDIW	Z,(MSJ_DISCONNECTED_PANEL*2)
00005b d0c2      	RCALL TRANSMITIR_MENSAJE
00005c cff5      	RJMP SLEEP_MODE
                 
                 AT_NIGHT:
00005d d116      	RCALL LIGHT_TURN_ON
00005e cff3      	RJMP SLEEP_MODE
                 
                 INT_EXT_INIT:
                 		;SETEO EL PIN INT0 (PD2) COMO ENTRADA.
                +
                +
                +.if DDRD < 0x40
00005f b10a     +in AUX , DDRD
                +.else 
                +lds AUX , DDRD
                 		INPUT	AUX,DDRD
000060 7f0b      		ANDI	AUX,(~(1<<PD2))
                +
                +
                +.if DDRD < 0x40
000061 b90a     +out DDRD , AUX
                +.else 
                +sts DDRD , AUX
                 		OUTPUT	DDRD,AUX
                 
                 		;SETEO PARA QUE SALTE LA INT0 SI HAY CUALQUIER CAMBIO.
                +
                +
                +.if EICRA < 0x40
                +in AUX , EICRA
000062 9100 0069+.else 
                +lds AUX , EICRA
                 		INPUT	AUX,EICRA
000064 7f0c      		ANDI	AUX,(~((1<<ISC00)|(1<<ISC01)))
000065 6001      		ORI		AUX,((1<<ISC00)|(0<<ISC01))		
                +
                +
                +.if EICRA < 0x40
                +out EICRA , AUX
000066 9300 0069+.else 
                +sts EICRA , AUX
                 		OUTPUT	EICRA,AUX
                 	
                 		;HABILITO LA INTERRUPCION INT0.
                +
                +
                +.if EIMSK < 0x40
000068 b30d     +in AUX , EIMSK
                +.else 
                +lds AUX , EIMSK
                 		INPUT	AUX,EIMSK
000069 7f0c      		ANDI	AUX,~((1<<INT0)|(1<<INT1))		
00006a 6001      		ORI		AUX,((1<<INT0)|(0<<INT1))
                +
                +
                +.if EIMSK < 0x40
00006b bb0d     +out EIMSK , AUX
                +.else 
                +sts EIMSK , AUX
                 		OUTPUT	EIMSK,AUX
00006c 9508      RET
                 
                 .include "ADC.inc"
                 
                  * PRUEBA_ADC.asm
                  *
                  *  Created: 25/05/2016 04:10:33 a.m.
                  *   Author: MAU
                  *
                  *	ESTE PROGRAMA RECIBE POR ADC0 UN LDR Y MANDA POR LOS 4 LEDS
                  *	DE LA PLACA DEL CdR EL DATO.
                  *
                  */ 
                 
                 ; codigo
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 /*ISR_ADC_CONVERSION_COMPLETE:
                 		
                 		INPUT AUX,ADCSRA
                 		SBR AUX,ADIF
                 		OUTPUT ADCSRA,AUX
                 
                 		LDI AUX,PD7
                 		OUTPUT PORTD,AUX
                 	RETI
                 */
                 ;-------------------------------------------------------------------------
                 ;					CONVERSOR ANALOGICO-DIGITAL
                 ;-------------------------------------------------------------------------
                 
                 ADC_INIT:
                 ;ADMUX = REFS1 REFS0 ADLAR  MUX3 MUX2 MUX1 MUX0
                 ;INTERNAL VREF=VCC Y EL DATO AJUSTADO A IZQUIERDA! [ADCH:ADCL]. SE SELECCIONA POR DEFECTO EL CANAL ADC1 [LDR DE LA PLACA DE CdR MODIF]
00006d e434      	LDI ADC_DATA_L,((0<<REFS1)|(1<<REFS0)|(0<<ADLAR)|(0<<MUX3)|(1<<MUX2)|(0<<MUX1)|(0<<MUX0))
                +
                +
                +.if ADMUX < 0x40
                +out ADMUX , ADC_DATA_L
00006e 9330 007c+.else 
                +sts ADMUX , ADC_DATA_L
                 	OUTPUT ADMUX,ADC_DATA_L
                 ;ADCSRA = ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0		
                 ;SE HABILITA EL ADC, AUTO TRIGGER OFF, FLAG INTERRUPCION EN CERO, PRESCALER DIV POR 64 [trabaja en aprox 100Khz]
000070 e836      	LDI ADC_DATA_L,((1<<ADEN)|(0<<ADSC)|(0<<ADATE)|(0<<ADIF)|(0<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(0<<ADPS0))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , ADC_DATA_L
000071 9330 007a+.else 
                +sts ADCSRA , ADC_DATA_L
                 	OUTPUT ADCSRA,ADC_DATA_L
                 
                 ;SETEAR ESTE REGISTRO PARA EL MODO DE AUTO TRIGGER
                 ;	LDI AUX,(0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0)
                 ;	OUTPUT ADCSRB,AUX
                 
                 ;SE DESHABILITA LA PARTE DIGITAL INTERNA DEL PIN A UTILIZAR
                 ;HABILITO SOLO LOS LDRS
000073 e33c      	LDI ADC_DATA_L,((1<<ADC2D)|(1<<ADC3D)|(1<<ADC4D)|(1<<ADC5D))
                +
                +
                +.if DIDR0 < 0x40
                +out DIDR0 , ADC_DATA_L
000074 9330 007e+.else 
                +sts DIDR0 , ADC_DATA_L
                 	OUTPUT DIDR0,ADC_DATA_L
000076 9508      RET
                 
                 ;-------------------------------------------------------------------------
                 ADC_SELECT_INPUT:
                 ;ADMUX = REFS1 REFS0 ADLAR  MUX3 MUX2 MUX1 MUX0
                 ;RECIBE: EL VALOR DEL PIN A SELECCIONAR EN ADC_DATA_L
                 ;DEVUELVE: NADA
                +
                +
                +.if ADMUX < 0x40
                +in AUX , ADMUX
000077 9100 007c+.else 
                +lds AUX , ADMUX
                 	INPUT AUX,ADMUX
000079 7f00      	ANDI AUX,(~((1<<MUX3)|(1<<MUX2)|(1<<MUX1)|(1<<MUX0)))
00007a 2b03      	OR AUX,ADC_DATA_L;NO HAY QUE HACER SHIFT
                +
                +
                +.if ADMUX < 0x40
                +out ADMUX , AUX
00007b 9300 007c+.else 
                +sts ADMUX , AUX
                 	OUTPUT ADMUX,AUX
                 
00007d 9508      RET
                 
                 ;-------------------------------------------------------------------------
                 ADC_SIMPLE_CONVERSION:
                 ;RECIBE: -
                 ;DEVUELVE: RESULTADO DE LA CONVERSION EN ADC_DATA_H:ADC_DATA_L
                 
                +
                +
                +.if ADCSRA < 0x40
                +in AUX , ADCSRA
00007e 9100 007a+.else 
                +lds AUX , ADCSRA
                 	INPUT AUX,ADCSRA
000080 6c00      	ORI AUX,((1<<ADEN)|(1<<ADSC))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , AUX
000081 9300 007a+.else 
                +sts ADCSRA , AUX
                 	OUTPUT ADCSRA,AUX
                +
                +
                +.if ADCSRA < 0x40
                +in AUX , ADCSRA
000083 9100 007a+.else 
                +lds AUX , ADCSRA
                 L2:	INPUT AUX,ADCSRA
000085 fd06      	SBRC AUX,ADSC
000086 cffc      	RJMP L2
000087 770f      	ANDI AUX,(~(1<<ADEN))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , AUX
000088 9300 007a+.else 
                +sts ADCSRA , AUX
                 	OUTPUT ADCSRA,AUX
                 
                +
                +
                +.if ADCL < 0x40
                +in ADC_DATA_L , ADCL
00008a 9130 0078+.else 
                +lds ADC_DATA_L , ADCL
                 	INPUT ADC_DATA_L,ADCL
                +
                +
                +.if ADCH < 0x40
                +in ADC_DATA_H , ADCH
00008c 9140 0079+.else 
                +lds ADC_DATA_H , ADCH
                 	INPUT ADC_DATA_H,ADCH
                 
00008e 9508      RET
                 
                 /************************** EJEMPLO! ***********************************
                 EJEMPLO_CONVERSOR:
                 		INPUT AUX,ADCSRA
                 		ORI AUX,((1<<ADEN)|(1<<ADSC))
                 		OUTPUT ADCSRA,AUX
                 
                 ESPERO:	INPUT AUX,ADCSRA
                 		SBRC AUX,ADSC
                 		RJMP ESPERO
                 		ANDI AUX,(~(1<<ADEN))
                 		OUTPUT ADCSRA,AUX
                 ;SE INICIA LA CONVERSION [ADEN=1]Y SE ESPERA A QUE TERMINE [ADSC=1] ?? O ADIF ???
                 		INPUT AUX,ADCH
                 		CPI AUX,0x00		
                 		BREQ LED1
                 		CPI AUX,0x01		
                 		BREQ LED2
                 		CPI AUX,0x02		
                 		BREQ LED3
                 		CPI AUX,0x03		
                 		BREQ LED4	
                 
                 SIGO:	RCALL DELAY
                 		RJMP EJEMPLO_CONVERSOR
                 
                 .include "PWM.inc"
                 
                 ;* 	CODIGO PWM 
                 ;*
                 ;*  Created: 29/05/2016
                 ;*  Autor: Mauro Giordano, Agustin Picard, Joaqun Ulloa
                 ;*	
                 ;*	f_outPWM = f_clkIO / (prescaler * 256)
                 ;*	Configuracion Fast Pwm
                 ;*	
                 ;*****************************************************
                 .CSEG
                 PWM_INIT:
00008f d002      	RCALL PWM_INIT_0
                 	;RCALL PWM_INIT_1
000090 d012      	RCALL PWM_INIT_2
                 ;COMENTO LA FUNCION ANTERIOR PORQUE VAMOS A USAR MOTORES DE CONTINUA PUESTOS EN OC1A Y OC1B QUE SON LOS DEL PUERTO B SOLAMENTE.
000091 9508      RET
                 
                 PWM_INIT_0:
                 ;Se inicializan como salida los pines de PWM
                +
                +
                +.if DDRB < 0x40
000092 b154     +in PWM_DATA , DDRB
                +.else 
                +lds PWM_DATA , DDRB
                 	INPUT PWM_DATA,DDRB
000093 7f59      	ANDI PWM_DATA,(~((1<<DDB1)|(1<<DDB2)))	;Mascara para tocar solo B1 Y B2
000094 6056      	ORI PWM_DATA,((1<<DDB1)|(1<<DDB2))
                +
                +
                +.if DDRB < 0x40
000095 b954     +out DDRB , PWM_DATA
                +.else 
                +sts DDRB , PWM_DATA
                 	OUTPUT DDRB,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM02=0 (por defecto), WGM01=1 y WGM00=1
                 	;Non-inverting mode: COM0A1=1 y COM0A0=0
                +
                +
                +.if TCCR0A < 0x40
000096 b554     +in PWM_DATA , TCCR0A
                +.else 
                +lds PWM_DATA , TCCR0A
                 	INPUT PWM_DATA,TCCR0A	;Timer/counter control register A
000097 705c      	ANDI PWM_DATA,(~((1<<WGM01)|(1<<WGM00)|(1<<COM0A1)|(1<<COM0A0)|(1<<COM0B1)|(1<<COM0B0)))
000098 6a53      	ORI PWM_DATA,((1<<WGM01)|(1<<WGM00)|(1<<COM0A1)|(0<<COM0A0)|(1<<COM0B1)|(0<<COM0B0))	;fast PWM, non-inverting
                +
                +
                +.if TCCR0A < 0x40
000099 bd54     +out TCCR0A , PWM_DATA
                +.else 
                +sts TCCR0A , PWM_DATA
                 	OUTPUT TCCR0A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                +
                +
                +.if TCCR0B < 0x40
00009a b555     +in PWM_DATA , TCCR0B
                +.else 
                +lds PWM_DATA , TCCR0B
                 	INPUT PWM_DATA,TCCR0B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
00009b 7f58      	ANDI PWM_DATA,(~((1<<CS00)|(1<<CS01)|(1<<CS02)))
00009c 6052      	ORI PWM_DATA,((0<<CS00)|(1<<CS01)|(0<<CS02))	;Ver tabla prescalers al final del archivo
                +
                +
                +.if TCCR0B < 0x40
00009d bd55     +out TCCR0B , PWM_DATA
                +.else 
                +sts TCCR0B , PWM_DATA
                 	OUTPUT TCCR0B,PWM_DATA
                 ;Se inicializa el pwm en cero
                +
                +
                +
                +
00009e 2700     +CLR AUX
                +
                +
                +.if MOTOR_AZIMUT < 0x40
00009f bd07     +out MOTOR_AZIMUT , AUX
                +.else 
                +sts MOTOR_AZIMUT , AUX
                +OUTPUT MOTOR_AZIMUT , AUX
                 	RPWM MOTOR_AZIMUT
                +
                +
                +
                +
0000a0 2700     +CLR AUX
                +
                +
                +.if MOTOR_ELEVATION < 0x40
0000a1 bd08     +out MOTOR_ELEVATION , AUX
                +.else 
                +sts MOTOR_ELEVATION , AUX
                +OUTPUT MOTOR_ELEVATION , AUX
                 	RPWM MOTOR_ELEVATION
0000a2 9508      RET
                 
                 ;*****************************************************
                 /*
                 PWM_INIT_1:
                 ;Se inicializan como salida los pines de PWM
                 	INPUT PWM_DATA,DDRD
                 	ANDI PWM_DATA,(~((1<<DDD5)|(1<<DDD6)))	;Mascara para tocar solo D5 Y D6
                 	ORI PWM_DATA,((1<<DDD5)|(1<<DDD6))
                 	OUTPUT DDRD,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM02=0 (por defecto), WGM01=1 y WGM00=1
                 	;Non-inverting mode: COM0A1=1 y COM0A0=0
                 	;Descripcion de registros en seccion 15.9 (pag 106-112)
                 	INPUT PWM_DATA,TCCR1A	;Timer/counter control register A
                 	ANDI PWM_DATA,(~((1<<COM1A1)|(1<<COM1B1)|(1<<COM1A0)|(1<<COM1B0)|(1<<WGM10)|(1<<WGM11)))
                 	ORI PWM_DATA,((1<<COM1A1)|(1<<COM1B1)|(1<<COM1A0)|(1<<COM1B0)|(1<<WGM10)|(0<<WGM11))	;fast PWM, non-inverting
                 	OUTPUT TCCR1A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                 	INPUT PWM_DATA,TCCR1B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
                 	ANDI PWM_DATA,(~((1<<WGM13)|(1<<WGM12)|(1<<CS10)|(1<<CS11)|(1<<CS12)))
                 	ORI PWM_DATA,((0<<WGM13)|(1<<WGM12)|(0<<CS10)|(1<<CS11)|(0<<CS12))	;Prescaler = 8
                 	OUTPUT TCCR1B,PWM_DATA
                 RET
                 */
                 ;*****************************************************
                 
                 PWM_INIT_2:
                 ;Se inicializan como salida los pines de PWM
                 ;Se usa uno solo de los pines (para la luz), el otro es el MOSI, lo dejamos solo para programar
                +
                +
                +.if DDRD < 0x40
0000a3 b15a     +in PWM_DATA , DDRD
                +.else 
                +lds PWM_DATA , DDRD
                 	INPUT PWM_DATA,DDRD
0000a4 7f57      	ANDI PWM_DATA,(~(1<<DDD3))	;Mascara para tocar solo D3
0000a5 6058      	ORI PWM_DATA,((1<<DDD3))
                +
                +
                +.if DDRD < 0x40
0000a6 b95a     +out DDRD , PWM_DATA
                +.else 
                +sts DDRD , PWM_DATA
                 	OUTPUT DDRD,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM22=0 (por defecto), WGM21=1 y WGM20=1
                 	;Non-inverting mode: COM2A1=1 y COM2A0=0
                +
                +
                +.if TCCR2A < 0x40
                +in PWM_DATA , TCCR2A
0000a7 9150 00b0+.else 
                +lds PWM_DATA , TCCR2A
                 	INPUT PWM_DATA,TCCR2A	;Timer/counter control register A
0000a9 7c5c      	ANDI PWM_DATA,(~((1<<COM2B1)|(1<<COM2B0)|(1<<WGM20)|(1<<WGM21)))
0000aa 6253      	ORI PWM_DATA,((1<<COM2B1)|(0<<COM2B0)|(1<<WGM20)|(1<<WGM21))	;fast PWM, non-inverting
                +
                +
                +.if TCCR2A < 0x40
                +out TCCR2A , PWM_DATA
0000ab 9350 00b0+.else 
                +sts TCCR2A , PWM_DATA
                 	OUTPUT TCCR2A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                +
                +
                +.if TCCR2B < 0x40
                +in PWM_DATA , TCCR2B
0000ad 9150 00b1+.else 
                +lds PWM_DATA , TCCR2B
                 	INPUT PWM_DATA,TCCR2B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
0000af 7f58      	ANDI PWM_DATA,(~((1<<CS20)|(1<<CS21)|(1<<CS22)))
0000b0 6052      	ORI PWM_DATA,((0<<CS20)|(1<<CS21)|(0<<CS22))	;Ver tabla prescalers al final del archivo
                +
                +
                +.if TCCR2B < 0x40
                +out TCCR2B , PWM_DATA
0000b1 9350 00b1+.else 
                +sts TCCR2B , PWM_DATA
                 	OUTPUT TCCR2B,PWM_DATA
0000b3 9508      RET
                 
                 
                 ;*****************************************************
                 
                 /*
                 ;PWM DE 16 BITS, RECIBE EL VALOR POR PWM_DATA_L Y PWM_DATA_L_H
                 PWM_MOTOR_ELEVACION_SET:	;EL DE ELEVACION ES PD5 [MOT_1]
                 	OUTPUT OCR1BL,PWM_DATA
                 	OUTPUT OCR1BH,PWM_DATA_H	
                 RET
                 
                 PWM_MOTOR_ELEVACION_RESET:	;EL DE ELEVACION ES PD6 [MOT_2]
                 	CLR PWM_DATA
                 	OUTPUT OCR1BL,PWM_DATA	
                 	OUTPUT OCR1BH,PWM_DATA_H	
                 RET
                 */
                 
                 ;*****************************************************
                 /*
                 CS22	CS21	CS20	Description
                 0 		0 		0 		No clock source (timer/counter stopped)
                 0 		0 		1 		clkT2S/(no prescaling)
                 0 		1 		0 		clkT2S/8 (from prescaler)
                 0 		1 		1 		clkT2S/32 (from prescaler)
                 1 		0 		0 		clkT2S/64 (from prescaler)
                 1 		0 		1 		clkT2S/128 (from prescaler)
                 1 		1 		0 		clkT2S/256 (from prescaler)
                 1 		1 		1 		clkT2S/1024 (from prescaler)
                 */
                 .include "SERIAL_PORT.inc"
                 
                  * PRUEBA_PUERTO_SERIE.asm
                  *
                  *  Created: 18/05/2016 07:33:17 p.m.
                  *   Author: MAU
                  */ 
                 
                 
                 ;-------------------------------------------------------------------------
                 ; codigo
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 SERIAL_PORT_INIT:
0000b4 930f      		PUSH	AUX
0000b5 931f      		PUSH	AUX1
                +
0000b6 93af     +push XL
0000b7 93bf     +push XH
                 		PUSHW	X
                 	
0000b8 e000      		LDI		AUX,HIGH(BAUD_RATE)
                +
                +
                +.if UBRR0H < 0x40
                +out UBRR0H , AUX
0000b9 9300 00c5+.else 
                +sts UBRR0H , AUX
                 		OUTPUT		UBRR0H,AUX	; Velocidad de transmisin
0000bb e607      		LDI		AUX,LOW(BAUD_RATE)
                +
                +
                +.if UBRR0L < 0x40
                +out UBRR0L , AUX
0000bc 9300 00c4+.else 
                +sts UBRR0L , AUX
                 		OUTPUT		UBRR0L,AUX	
                 		
0000be e002      		LDI		AUX,1<<U2X0		; Modo asinc., doble velocidad
                +
                +
                +.if UCSR0A < 0x40
                +out UCSR0A , AUX
0000bf 9300 00c0+.else 
                +sts UCSR0A , AUX
                 		OUTPUT		UCSR0A,AUX	
                 
                 		; Trama: 8 bits de datos, sin paridad y 1 bit de stop, 
0000c1 e006      		LDI		AUX,(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(1<<UCSZ01)|(1<<UCSZ00)
                +
                +
                +.if UCSR0C < 0x40
                +out UCSR0C , AUX
0000c2 9300 00c2+.else 
                +sts UCSR0C , AUX
                 		OUTPUT		UCSR0C,AUX
                 
                 
                 		; Configura los terminales de TX y RX; y habilita
                 		; 	nicamente la int. de recepcin
0000c4 e908      		LDI		AUX,(1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0)|(0<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
0000c5 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT		UCSR0B,AUX
                 
                +
0000c7 e000     +ldi AUX , LOW ( TX_BUF )
0000c8 2e80     +mov PTR_TX_L , AUX
                 		MOVI	PTR_TX_L,LOW(TX_BUF)	; inicializa puntero al 
                +
0000c9 e001     +ldi AUX , HIGH ( TX_BUF )
0000ca 2e90     +mov PTR_TX_H , AUX
                 		MOVI	PTR_TX_H,HIGH(TX_BUF)	; buffer de transmisin.
                 	
                +
0000cb e0a0     +ldi XL , LOW ( TX_BUF )
0000cc e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF				; limpia BUF_SIZE posiciones 
0000cd e410      		LDI		AUX1, BUF_SIZE			; del buffer de transmisin
0000ce 2700      		CLR		AUX
                 loop_limpia:
0000cf 930d      		ST		X+,AUX
0000d0 951a      		DEC		AUX1
0000d1 f7e9      		BRNE	loop_limpia
                 					
0000d2 24aa      		CLR		BYTES_A_TX		; nada pendiente de transmisin
                 
                +
0000d3 91bf     +pop XH
0000d4 91af     +pop XL
                 		POPW	X
0000d5 911f      		POP		AUX1
0000d6 910f      		POP		AUX
0000d7 9508      RET
                 
                 ;-------------------------------------------------------------------------
                 ; RECEPCION: Interrumpe cada vez que se recibe un byte x RS232.
                 ;
                 ; Recibe:	UDR (byte de dato)
                 ; Devuelve: nada
                 ;-------------------------------------------------------------------------
                 ISR_RX_USART_COMPLETA:
                 
                 ;		SER AUX
                 ;		OUTPUT BT_FLAG,AUX	;[FLAG=0xFF]: ESTA CONECTADO A BT. 
                 							;[FLAG=0x00]: NO ESTA CONECTADO A BT.
                +
                +
                +.if UDR0 < 0x40
                +in AUX , UDR0
0000d8 9100 00c6+.else 
                +lds AUX , UDR0
                 		INPUT AUX,UDR0
                 
0000da 3301      		CPI AUX,BT_COMMAND_PROJECT_NAME
0000db f059      		BREQ CALL_PROJECT_NAME
                 
0000dc 3302      		CPI AUX,BT_COMMAND_V_BAT
0000dd f069      		BREQ CALL_V_BAT
                 
0000de 3303      		CPI AUX,BT_COMMAND_V_PANEL
0000df f079      		BREQ CALL_V_PANEL
                 
0000e0 3304      		CPI AUX,BT_COMMAND_LIGHT_TURN_ON
0000e1 f089      		BREQ _LIGHT_TURN_ON
                 
0000e2 3305      		CPI AUX,BT_COMMAND_LIGHT_TURN_OFF
0000e3 f089      		BREQ _LIGHT_TURN_OFF
                 
0000e4 3306      		CPI AUX,BT_COMMAND_DISCONNECT
0000e5 f089      		BREQ _BT_DISCONNECT
                 
0000e6 9518      SIGO:  	RETI 
                 
                 CALL_PROJECT_NAME:
                +
0000e7 e9e4     +ldi ZL , LOW ( ( MSJ_PROJECT_NAME * 2 ) )
0000e8 e0f6     +ldi ZH , HIGH ( ( MSJ_PROJECT_NAME * 2 ) )
                 		LDIW	Z,(MSJ_PROJECT_NAME*2)
0000e9 d034      		RCALL TRANSMITIR_MENSAJE
0000ea cffb      		RJMP SIGO
                 CALL_V_BAT:
                +
0000eb ebea     +ldi ZL , LOW ( ( MSJ_V_BAT * 2 ) )
0000ec e0f6     +ldi ZH , HIGH ( ( MSJ_V_BAT * 2 ) )
                 		LDIW	Z,(MSJ_V_BAT*2)
0000ed d030      		RCALL TRANSMITIR_MENSAJE
0000ee cff7      		RJMP SIGO
                 CALL_V_PANEL:
                +
0000ef edea     +ldi ZL , LOW ( ( MSJ_V_PANEL * 2 ) )
0000f0 e0f6     +ldi ZH , HIGH ( ( MSJ_V_PANEL * 2 ) )
                 		LDIW	Z,(MSJ_V_PANEL*2)
0000f1 d02c      		RCALL TRANSMITIR_MENSAJE
0000f2 cff3      		RJMP SIGO
                 _LIGHT_TURN_ON:
0000f3 d080      		RCALL LIGHT_TURN_ON
0000f4 cff1      		RJMP SIGO
                 _LIGHT_TURN_OFF:
0000f5 d086      		RCALL LIGHT_TURN_OFF
0000f6 cfef      		RJMP SIGO
                 _BT_DISCONNECT:
0000f7 d001      		RCALL BT_DISCONNECT
0000f8 cfed      		RJMP SIGO
                 BT_DISCONNECT:
0000f9 2700      		CLR AUX
                +
                +
                +.if BT_FLAG < 0x40
                +out BT_FLAG , AUX
0000fa 9300 0169+.else 
                +sts BT_FLAG , AUX
                 		OUTPUT BT_FLAG,AUX
0000fc 9508      RET
                 
                 ;------------------------------------------------------------------------
                 ; TRANSMISION: interrumpe cada vez que puede transmitir un byte.
                 ; Se transmiten "BYTES_A_TX" comenzando desde la posicin TX_BUF del
                 ; buffer. Si "BYTES_A_TX" llega a cero, se deshabilita la interrupcin.
                 ;
                 ; Recibe: 	BYTES_A_TX.
                 ; Devuelve: PTR_TX_H:PTR_TX_L, y BYTES_A_TX.
                 ;------------------------------------------------------------------------
                 ISR_REG_USART_VACIO:		; UDR est vaco
0000fd 930f      		PUSH	AUX
0000fe 931f      		PUSH	AUX1
                +
0000ff b70f     +in AUX , SREG
000100 930f     +push AUX
                 		PUSHI	SREG
                +
000101 93af     +push XL
000102 93bf     +push XH
                 		PUSHW	X
                 
                 
000103 20aa      		TST		BYTES_A_TX	; hay datos pendientes de transmisin?
000104 f069      		BREQ	FIN_TRANSMISION
                 
000105 01d4      		MOVW	XL,PTR_TX_L	; Recupera puntero al prximo byte a tx.
000106 910d      		LD		AUX,X+		; lee byte del buffer y apunta al
                +
                +
                +.if UDR0 < 0x40
                +out UDR0 , AUX
000107 9300 00c6+.else 
                +sts UDR0 , AUX
                 		OUTPUT		UDR0,AUX		; sgte. dato a transmitir (en la prxima int.)
                 
000109 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
00010a f020      		BRLO	SALVA_PTR_TX
00010b 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
00010c f010      		BRLO	SALVA_PTR_TX
                +
00010d e0a0     +ldi XL , LOW ( TX_BUF )
00010e e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx=ptr_tx+1, (mdulo BUF_SIZE)
                 
                 SALVA_PTR_TX:
00010f 014d      		MOVW	PTR_TX_L,XL	; preserva puntero a sgte. dato
                 
000110 94aa      		DEC		BYTES_A_TX	; Descuenta el nro. de bytes a tx. en 1
000111 f429      		BRNE	SIGUE_TX	; si quedan datos que transmitir
                 							;	vuelve en la prxima int.
                 ;REVISAR ESTE GRUPO DE INSTRUCCIONES
                 FIN_TRANSMISION:			; si no hay nada que enviar,
                +
                +
                +.if UCSR0B < 0x40
                +in AUX , UCSR0B
000112 9100 00c1+.else 
                +lds AUX , UCSR0B
                 		INPUT	AUX,UCSR0B
000114 7d0f      		CBR		AUX,(1<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
000115 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT	UCSR0B,AUX
                 		;se deshabilita la interrupcin.
                 
                 sigue_tx:
                +
000117 91bf     +pop XH
000118 91af     +pop XL
                 		POPW	X
                +
000119 910f     +pop AUX
00011a bf0f     +out SREG , AUX
                 		POPI	SREG
00011b 911f      		POP		AUX1
00011c 910f      		POP		AUX
00011d 9518      		RETI
                 
                 ;-------------------------------------------------------------------------
                 ; TRANSMITIR_MENSAJE: transmite el mensaje almacenado en memoria flash a partir
                 ; de la direccin APUNTADA POR Z! que termina con 0x00 (el 0 no se transmite).
                 ; Recibe: nada
                 ; Devuelve: PTR_TX_L|H, BYTES_A_TX.  
                 ; Habilita la int. de transmisin serie con ISR en ISR_REG_USART_VACIO().
                 ;-------------------------------------------------------------------------
                 TRANSMITIR_MENSAJE:
                +
00011e 93ef     +push ZL
00011f 93ff     +push ZH
                 		PUSHW	Z
                +
000120 93af     +push XL
000121 93bf     +push XH
                 		PUSHW	X
000122 930f      		PUSH	AUX
                 
                 ;		LDIW	Z,(MSJ_V_BAT*2)
000123 01d4      		MOVW	XL,PTR_TX_L
                 
                 LOOP_TRANSMITIR_MENSAJE:
000124 9105      		LPM		AUX,Z+
000125 2300      		TST		AUX
000126 f049      		BREQ	FIN_TRANSMITIR_MENSAJE
                 
000127 930d      		ST		X+,AUX
000128 94a3      		INC		BYTES_A_TX
                 
000129 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
00012a f3c8      		BRLO	LOOP_TRANSMITIR_MENSAJE
00012b 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
00012c f3b8      		BRLO	LOOP_TRANSMITIR_MENSAJE
                +
00012d e0a0     +ldi XL , LOW ( TX_BUF )
00012e e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx++ mdulo BUF_SIZE
                 
00012f cff4      		RJMP	LOOP_TRANSMITIR_MENSAJE
                 	
                 FIN_TRANSMITIR_MENSAJE:
                +
                +
                +.if UCSR0B < 0x40
                +in AUX , UCSR0B
000130 9100 00c1+.else 
                +lds AUX , UCSR0B
                 		INPUT	AUX,UCSR0B
                 
000132 6200      		SBR		AUX,(1<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
000133 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT	UCSR0B,AUX
                 
000135 910f      		POP		AUX
                +
000136 91bf     +pop XH
000137 91af     +pop XL
                 		POPW	X
                +
000138 91ff     +pop ZH
000139 91ef     +pop ZL
                 		POPW	Z
00013a 9508      		RET
                 
                 ;-------------------------------------------------------------------------
                 ; fin del cdigo
                 ;-------------------------------------------------------------------------
                 
                 TRANSMITIR_DATO:
                +
00013b 93ef     +push ZL
00013c 93ff     +push ZH
                 		PUSHW	Z
                +
00013d 93af     +push XL
00013e 93bf     +push XH
                 		PUSHW	X
00013f 930f      		PUSH	AUX
                 
000140 01d4      		MOVW	XL,PTR_TX_L
                 
                 LOOP_TRANSMITIR_DATO:
000141 9105      		LPM		AUX,Z+
000142 2300      		TST		AUX
000143 f049      		BREQ	FIN_TRANSMITIR_DATO
                 
000144 930d      		ST		X+,AUX
000145 94a3      		INC		BYTES_A_TX
                 
000146 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
000147 f3c8      		BRLO	LOOP_TRANSMITIR_DATO
000148 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
000149 f3b8      		BRLO	LOOP_TRANSMITIR_DATO
                +
00014a e0a0     +ldi XL , LOW ( TX_BUF )
00014b e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx++ mdulo BUF_SIZE
                 
00014c cff4      		RJMP	LOOP_TRANSMITIR_DATO
                 	
                 FIN_TRANSMITIR_DATO:
                +
                +
                +.if UCSR0B < 0x40
                +in AUX , UCSR0B
00014d 9100 00c1+.else 
                +lds AUX , UCSR0B
                 		INPUT	AUX,UCSR0B
                 
00014f 6200      		SBR		AUX,(1<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
000150 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT	UCSR0B,AUX
                 
000152 910f      		POP		AUX
                +
000153 91bf     +pop XH
000154 91af     +pop XL
                 		POPW	X
                +
000155 91ff     +pop ZH
000156 91ef     +pop ZL
                 		POPW	Z
                 .include "DELAY.inc"
000157 9508      
                 ;		Para crear los delays, no te hagas el crack y
                 ;		us el bocho de alguien que ya lo pens:
                 ;		http://www.bretmulvey.com/avrdelay.html
                 ;
                 ;		TENER EN CUENTA QUE EL MICRO TRABAJA A 8MHZ
                 ;
                 ;***********************************************************
                 .CSEG
                 DELAY_50ms:
                 
000158 932f      	PUSH R18
000159 933f      	PUSH R19
00015a 934f      	PUSH R20
                 
00015b e023          ldi  r18, 3
00015c e038          ldi  r19, 8
00015d e748          ldi  r20, 120
00015e 954a      L1: dec  r20
00015f f7f1          brne L1
000160 953a          dec  r19
000161 f7e1          brne L1
000162 952a          dec  r18
000163 f7d1          brne L1
                 
000164 914f      	POP R20
000165 913f      	POP R19
000166 912f      	POP R18
000167 9508      RET
                 
                 DELAY_LO_QUE_SE_ME_ANTOJE:
                 
                 ;ABRI EL PROGRAMA Y LISTO.
                 ;HACER PUSH Y POP DE LOS REGS QUE SE USEN
                 
000168 9508      RET
                 
                 DELAY_500ms:
                 
000169 e125          ldi  r18, 21
00016a e43b          ldi  r19, 75
00016b eb4f          ldi  r20, 191
00016c 954a      L3: dec  r20
00016d f7f1          brne L3
00016e 953a          dec  r19
00016f f7e1          brne L3
000170 952a          dec  r18
000171 f7d1          brne L3
000172 0000          nop
                 
                 .include "LIGHT.inc"
000173 9508      
                 *	LIGHT.inc [COMO SI FUERA UN OBJETO]
                 *
                 *  Created: 01/06/2016 13:10:11 p.m.
                 *   Author: MAU
                 */ 
                 .CSEG
                 ;FUTURA MEJORA: HACER QUE LA LUZ SE MUEVA POR PWM EN FUNCION DE LA CARGA DE LA BATERIA
                 LIGHT_TURN_ON:
                 
                +
                +
                +.if BT_FLAG < 0x40
                +in AUX , BT_FLAG
000174 9100 0169+.else 
                +lds AUX , BT_FLAG
                 	INPUT AUX,BT_FLAG
000176 3f0f      	CPI AUX,0xFF						;[FLAG=0xFF]: ESTA CONECTADO A BT. 
000177 f019      	BREQ ORDEN_BT_NO_HACER_NADA			;[FLAG=0x00]: NO ESTA CONECTADO A BT.
                 
000178 ef0f      	SER AUX
                +
                +
                +
                +
                +
                +
                +.if LIGHT < 0x40
                +out LIGHT , AUX
000179 9300 00b4+.else 
                +sts LIGHT , AUX
                +OUTPUT LIGHT , AUX
                 	SPWM LIGHT,AUX
                 
                 /*	INPUT AUX,PORTD
                 	ORI AUX,(1<<LIGHT_PIN)
                 	OUTPUT PORTD,AUX*/
                 
                 ORDEN_BT_NO_HACER_NADA:
00017b 9508      RET
                 
                 LIGHT_TURN_OFF:
                 
                +
                +
                +.if BT_FLAG < 0x40
                +in AUX , BT_FLAG
00017c 9100 0169+.else 
                +lds AUX , BT_FLAG
                 	INPUT AUX,BT_FLAG
00017e 3f0f      	CPI AUX,0xFF						;[FLAG=0xFF]: ESTA CONECTADO A BT. 
00017f f3d9      	BREQ ORDEN_BT_NO_HACER_NADA			;[FLAG=0x00]: NO ESTA CONECTADO A BT.
                 
000180 2700      	CLR AUX
                +
                +
                +
                +
                +
                +
                +.if LIGHT < 0x40
                +out LIGHT , AUX
000181 9300 00b4+.else 
                +sts LIGHT , AUX
                +OUTPUT LIGHT , AUX
                 	SPWM LIGHT,AUX
                 
                 /*	INPUT AUX,PORTD
                 	ANDI AUX,(~(1<<LIGHT_PIN))
                 	OUTPUT PORTD,AUX*/
                 
                 .include "BATTERY.inc"
000183 9508      
                 ;
                 ;							BATTERY.inc
                 ;
                 ;-------------------------------------------------------------------------
                 .CSEG
                 BATTERY_INIT:
                +
                +
                +.if DDRD < 0x40
000184 b10a     +in AUX , DDRD
                +.else 
                +lds AUX , DDRD
                 	INPUT AUX,DDRD
000185 760f      	ANDI AUX,(~((1<<DDD4)|(1<<DDD7)))	;Mascara para tocar solo D3
000186 6900      	ORI AUX,((1<<DDD4)|(1<<DDD7))
                +
                +
                +.if DDRD < 0x40
000187 b90a     +out DDRD , AUX
                +.else 
                +sts DDRD , AUX
                 	OUTPUT DDRD,AUX
                 ;	RCALL INDICATE_BATTERY_LOW
000188 9508      RET
                 
                 READ_V_BATTERY:
000189 e036      		LDI ADC_DATA_L,ADC_BATTERY			;ELIJO EL PIN DE LA BATERA
00018a deec      		RCALL ADC_SELECT_INPUT				;LLAMO LA FUNCION PARA SELECCIONAR LA BATERIA
00018b def2      		RCALL ADC_SIMPLE_CONVERSION			;LLAMO LA FUNCION PARA MEDIR
00018c 9508      RET
                 
                 CHECK_IF_BATTERY_MINIMUM:
00018d 3342      	CPI		ADC_DATA_H,MIN_BATTERY_VALUE	;COMPARAR PARA VER SI HAY SUFICIENTE BATERIA PARA OPERAR
00018e f010      	BRCS	_INDICATE_BATTERY_LOW						;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
00018f d009      	RCALL INDICATE_BATTERY_OK
                 
                 RETURN_INDICATE_BATTERY_LOW:
000190 9508      RET
                 
                 _INDICATE_BATTERY_LOW:
000191 d001      	RCALL INDICATE_BATTERY_LOW
000192 cffd      RJMP RETURN_INDICATE_BATTERY_LOW
                 
                 INDICATE_BATTERY_LOW:
                +
                +
                +.if PORTD < 0x40
000193 b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT	AUX,PORTD
000194 760f      	ANDI	AUX,(~((1<<PIN_BATTERY_LED_OK)|(1<<PIN_BATTERY_LED_LOW)))
000195 6100      	ORI		AUX,((1<<PIN_BATTERY_LED_OK)|(0<<PIN_BATTERY_LED_LOW))		;PRENDE POR CERO.
                +
                +
                +.if PORTD < 0x40
000196 b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT	PORTD,AUX
000197 9408      	SEC										;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
000198 9508      RET
                 
                 INDICATE_BATTERY_OK:
                +
                +
                +.if PORTD < 0x40
000199 b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT	AUX,PORTD
00019a 760f      	ANDI	AUX,(~((1<<PIN_BATTERY_LED_OK)|(1<<PIN_BATTERY_LED_LOW)))
00019b 6800      	ORI		AUX,((0<<PIN_BATTERY_LED_OK)|(1<<PIN_BATTERY_LED_LOW))		;PRENDE POR CERO.
                +
                +
                +.if PORTD < 0x40
00019c b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT	PORTD,AUX
00019d 9488      	CLC										;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
                 .include "SOLAR_PANEL.inc"
00019e 9508      
                 ;
                 ;							SOLAR_PANEL.inc
                 ;				
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 SOLAR_PANEL_INIT:
                +
                +
                +.if DDRC < 0x40
00019f b107     +in AUX , DDRC
                +.else 
                +lds AUX , DDRC
                 	INPUT AUX,DDRC
0001a0 7f0c      	ANDI AUX,(~((1<<DDC0)|(1<<DDC1)))	;Mascara para tocar los leds del panel solar
0001a1 6003      	ORI AUX,((1<<DDC0)|(1<<DDC1))
                +
                +
                +.if DDRC < 0x40
0001a2 b907     +out DDRC , AUX
                +.else 
                +sts DDRC , AUX
                 	OUTPUT DDRC,AUX
                 ;	RCALL INDICATE_SOLAR_PANEL_LOW
0001a3 9508      RET
                 
                 READ_V_SOLAR_PANEL:
                 ;RECIBE: NADA
                 ;DEVUELVE: TENSION DEL PANEL EN ADC_DATA_H
0001a4 e037      	LDI ADC_DATA_L,ADC_SOLAR_PANEL			;ELIJO EL PIN DEL PANEL SOLAR
0001a5 ded1      	RCALL ADC_SELECT_INPUT					;LLAMO LA FUNCION PARA SELECCIONAR EL PANEL SOLAR
0001a6 ded7      	RCALL ADC_SIMPLE_CONVERSION				;LLAMO LA FUNCION PARA MEDIR
0001a7 9508      RET
                 
                 CHECK_IF_SOLAR_PANEL_CONNECTED:
                 
0001a8 9408      	SEC
0001a9 2344      	TST ADC_DATA_H
0001aa f009      	BREQ HAY_PANEL_CONECTADO
0001ab 9488      	CLC
                 HAY_PANEL_CONECTADO:
0001ac 9508      RET
                 
                 CHECK_IF_SOLAR_PANEL_MINIMUM:
                 ;RECIBE: TENSION DEL PANEL EN ADC_DATA_H
                 ;DEVUELVE: [CARRY=1]: SOLAR_PANEL LOW. [CARRY=0]: SOLAR_PANEL OK
0001ad 9488      	CLC
0001ae 304a      	CPI ADC_DATA_H,MIN_SOLAR_PANEL_VALUE	;COMPARAR PARA VER SI ES DE DIA O NOCHE
0001af f040      	BRCS _INDICATE_SOLAR_PANEL_LOW			;[CARRY=1]: SOLAR_PANEL LOW. [CARRY=0]: SOLAR_PANEL OK
0001b0 d001      	RCALL INDICATE_SOLAR_PANEL_OK
                 
                 RETURN_INDICATE_SOLAR_PANEL_LOW:
0001b1 9508      RET
                 
                 INDICATE_SOLAR_PANEL_OK:
                +
                +
                +.if PORTC < 0x40
0001b2 b108     +in AUX , PORTC
                +.else 
                +lds AUX , PORTC
                 	INPUT	AUX,PORTC
0001b3 7f0c      	ANDI	AUX,(~((1<<PIN_SOLAR_PANEL_LED_OK)|(1<<PIN_SOLAR_PANEL_LED_LOW)))
0001b4 6001      	ORI		AUX,((0<<PIN_SOLAR_PANEL_LED_OK)|(1<<PIN_SOLAR_PANEL_LED_LOW))		;PRENDE POR CERO.
                +
                +
                +.if PORTC < 0x40
0001b5 b908     +out PORTC , AUX
                +.else 
                +sts PORTC , AUX
                 	OUTPUT	PORTC,AUX
0001b6 9408      	SEC										;[CARRY=1]: ES DE DIA. [CARRY=0]: ES DE NOCHE.
0001b7 9508      RET
                 
                 _INDICATE_SOLAR_PANEL_LOW:
0001b8 d001      	RCALL INDICATE_SOLAR_PANEL_LOW
0001b9 cff7      	RJMP RETURN_INDICATE_SOLAR_PANEL_LOW
                 INDICATE_SOLAR_PANEL_LOW:
                +
                +
                +.if PORTC < 0x40
0001ba b108     +in AUX , PORTC
                +.else 
                +lds AUX , PORTC
                 	INPUT	AUX,PORTC
0001bb 7f0c      	ANDI	AUX,(~((1<<PIN_SOLAR_PANEL_LED_OK)|(1<<PIN_SOLAR_PANEL_LED_LOW)))
0001bc 6002      	ORI		AUX,((1<<PIN_SOLAR_PANEL_LED_OK)|(0<<PIN_SOLAR_PANEL_LED_LOW))		;PRENDE POR CERO.
                +
                +
                +.if PORTC < 0x40
0001bd b908     +out PORTC , AUX
                +.else 
                +sts PORTC , AUX
                 	OUTPUT	PORTC,AUX
0001be 9488      	CLC										;[CARRY=1]: ES DE DIA. [CARRY=0]: ES DE NOCHE.
0001bf 9508      RET
                 
                 ORIENTATE_SOLAR_PANEL:
                 ;YA ESTAN LOS PROMEDIOS DE LOS LDR Y HAY QUE COMPARAR Y MOVER EL PANEL.
                 ;PRIMERO EN ASIMUT, LUEGO EN ELEVACION.
0001c0 94f8      	CLI	;DESHABILITO LAS INTERRUPCIONES GLOBALES
                 
                 	;COMPARAR_NO_NE:
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
0001c1 9100 0163+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
0001c3 9110 0164+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
0001c5 1701      		CP AUX,AUX1
                 ;MEJORAR: VER LA RESTA Y MOVER EN FUNCION DE ESO
0001c6 f100      		BRLO _MOTOR_AZIMUT_LEFT
                 	RETURN_MOTOR_AZIMUT_LEFT:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
0001c7 9100 0163+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
0001c9 9110 0164+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
0001cb 1710      		CP AUX1,AUX
0001cc f0e0      		BRLO _MOTOR_AZIMUT_RIGHT
                 	RETURN_MOTOR_AZIMUT_RIGHT:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
0001cd 9100 0163+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
0001cf 9110 0164+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
0001d1 1701      		CP AUX,AUX1
0001d2 f0c1      		BREQ _MOTOR_AZIMUT_OFF
                 	RETURN_MOTOR_AZIMUT_OFF:
                 
                 	;COMPARAR_NO_SO:
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
0001d3 9100 0163+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
0001d5 9110 0166+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
0001d7 1701      		CP AUX,AUX1
                 ;MEJORAR: VER LA RESTA Y MOVER EN FUNCION DE ESO
0001d8 f0a0      		BRLO _MOTOR_ELEVATION_UP
                 	RETURN_MOTOR_ELEVATION_UP:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
0001d9 9100 0163+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
0001db 9110 0166+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
0001dd 1710      		CP AUX1,AUX
0001de f080      		BRLO _MOTOR_ELEVATION_DOWN
                 	RETURN_MOTOR_ELEVATION_DOWN:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
0001df 9100 0163+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
0001e1 9110 0166+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
0001e3 1701      		CP AUX,AUX1
0001e4 f061      		BREQ _MOTOR_ELEVATION_OFF
                 	RETURN_MOTOR_ELEVATION_OFF:
                 
0001e5 9478      	SEI	;HABILITO LAS INTERRUPCIONES GLOBALES
0001e6 9508      RET
                 
                 _MOTOR_AZIMUT_LEFT:
0001e7 d13e      RCALL MOTOR_AZIMUT_LEFT
0001e8 cfde      RJMP RETURN_MOTOR_AZIMUT_LEFT
                 
                 _MOTOR_AZIMUT_RIGHT:
0001e9 d143      RCALL MOTOR_AZIMUT_RIGHT
0001ea cfe2      RJMP RETURN_MOTOR_AZIMUT_RIGHT
                 
                 _MOTOR_AZIMUT_OFF:
0001eb d148      RCALL MOTOR_AZIMUT_OFF
0001ec cfe6      RJMP RETURN_MOTOR_AZIMUT_OFF
                 
                 _MOTOR_ELEVATION_UP:
0001ed d14a      RCALL MOTOR_ELEVATION_UP
0001ee cfea      RJMP RETURN_MOTOR_ELEVATION_UP
                 
                 _MOTOR_ELEVATION_DOWN:
0001ef d14f      RCALL MOTOR_ELEVATION_DOWN
0001f0 cfee      RJMP RETURN_MOTOR_ELEVATION_DOWN
                 
                 _MOTOR_ELEVATION_OFF:
0001f1 d154      RCALL MOTOR_ELEVATION_OFF
0001f2 cff2      RJMP RETURN_MOTOR_ELEVATION_OFF
                 
                 
                 VPANEL_TO_BT:
                +
0001f3 e4a0     +ldi XL , LOW ( VPANEL_DATA_ASCII )
0001f4 e0b1     +ldi XH , HIGH ( VPANEL_DATA_ASCII )
                 						LDIW X,VPANEL_DATA_ASCII	;Apunto a la seccin de memoria donde se guarda la tensin a panel a transmitir
                +
0001f5 e3e4     +ldi ZL , LOW ( VPANEL_FIRST_DIG_TABLE * 2 )
0001f6 e0f7     +ldi ZH , HIGH ( VPANEL_FIRST_DIG_TABLE * 2 )
                 						LDIW Z,VPANEL_FIRST_DIG_TABLE*2
0001f7 3840      VPANEL_SEC_DIGIT:		CPI ADC_DATA_H,128
0001f8 f438      						BRSH VPANEL_SEC_DIGIT_ONE
                +
0001f9 e300     +ldi AUX , 48 + 0
0001fa 930d     +st X + , AUX
                 						STI X+,48+0					;Pongo un 0 ASCII en RAM
0001fb d007      VPANEL_FIRST_DIGIT:		RCALL VPANEL_FIRST_DIG_CP
                +
0001fc e3e4     +ldi ZL , LOW ( VPANEL_FIRST_DIG_TABLE * 2 )
0001fd e0f7     +ldi ZH , HIGH ( VPANEL_FIRST_DIG_TABLE * 2 )
                 						LDIW Z,VPANEL_FIRST_DIG_TABLE*2
0001fe d054      VPANEL_DECIMAL:			RCALL VPANEL_DEC_CP
                 
0001ff 9508      RET
                 
                 
                 VPANEL_SEC_DIGIT_ONE:
                +
000200 e301     +ldi AUX , 48 + 1
000201 930d     +st X + , AUX
                 				STI X+,48+1	;Pongo un 1 ASCII en RAM
000202 cff8      				RJMP VPANEL_FIRST_DIGIT
                 
                 VPANEL_FIRST_DIG_CP:
000203 304c      						CPI ADC_DATA_H,12
000204 f130      						BRLO VPANEL_FIRST_DIG_IS_0
000205 3149      						CPI ADC_DATA_H,25
000206 f140      						BRLO VPANEL_FIRST_DIG_IS_1
000207 3246      						CPI ADC_DATA_H,38
000208 f150      						BRLO VPANEL_FIRST_DIG_IS_2
000209 3343      						CPI ADC_DATA_H,51
00020a f160      						BRLO VPANEL_FIRST_DIG_IS_3
00020b 3440      						CPI ADC_DATA_H,64
00020c f170      						BRLO VPANEL_FIRST_DIG_IS_4
00020d 344c      						CPI ADC_DATA_H,76
00020e f180      						BRLO VPANEL_FIRST_DIG_IS_5
00020f 3549      						CPI ADC_DATA_H,89
000210 f190      						BRLO VPANEL_FIRST_DIG_IS_6
000211 3646      						CPI ADC_DATA_H,102
000212 f1a0      						BRLO VPANEL_FIRST_DIG_IS_7
000213 3743      						CPI ADC_DATA_H,115
000214 f1b0      						BRLO VPANEL_FIRST_DIG_IS_8
000215 374f      						CPI ADC_DATA_H,127
000216 f1c0      						BRLO VPANEL_FIRST_DIG_IS_9
000217 384d      						CPI ADC_DATA_H,141
000218 f090      						BRLO VPANEL_FIRST_DIG_IS_0
000219 3949      						CPI ADC_DATA_H,153
00021a f0a0      						BRLO VPANEL_FIRST_DIG_IS_1
00021b 3a46      						CPI ADC_DATA_H,166
00021c f0b0      						BRLO VPANEL_FIRST_DIG_IS_2
00021d 3b43      						CPI ADC_DATA_H,179
00021e f0c0      						BRLO VPANEL_FIRST_DIG_IS_3
00021f 3c40      						CPI ADC_DATA_H,192
000220 f0d0      						BRLO VPANEL_FIRST_DIG_IS_4
000221 3c4d      						CPI ADC_DATA_H,205
000222 f0e0      						BRLO VPANEL_FIRST_DIG_IS_5
000223 3d49      						CPI ADC_DATA_H,217
000224 f0f0      						BRLO VPANEL_FIRST_DIG_IS_6
000225 3e46      						CPI ADC_DATA_H,230
000226 f100      						BRLO VPANEL_FIRST_DIG_IS_7
000227 3f43      						CPI ADC_DATA_H,243
000228 f110      						BRLO VPANEL_FIRST_DIG_IS_8
000229 c025      						RJMP VPANEL_FIRST_DIG_IS_9
00022a 9508      END_VPANEL_FIRST_DIG:	RET
                 
                 VPANEL_FIRST_DIG_IS_0:
                +
00022b e300     +ldi AUX , 48 + 0
00022c 930d     +st X + , AUX
                 				STI X+,48+0	;Pongo el 0 ASCII en RAM
00022d 2700      				CLR AUX
00022e cffb      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_1:
                +
00022f e301     +ldi AUX , 48 + 1
000230 930d     +st X + , AUX
                 				STI X+,48+1	;Pongo el 1 ASCII en RAM
000231 e001      				LDI AUX,1
000232 cff7      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_2:
                +
000233 e302     +ldi AUX , 48 + 2
000234 930d     +st X + , AUX
                 				STI X+,48+2	;Pongo el 2 ASCII en RAM
000235 e002      				LDI AUX,2
000236 cff3      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_3:
                +
000237 e303     +ldi AUX , 48 + 3
000238 930d     +st X + , AUX
                 				STI X+,48+3	;Pongo el 3 ASCII en RAM
000239 e003      				LDI AUX,3
00023a cfef      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_4:
                +
00023b e304     +ldi AUX , 48 + 4
00023c 930d     +st X + , AUX
                 				STI X+,48+4	;Pongo el 4 ASCII en RAM
00023d e004      				LDI AUX,4
00023e cfeb      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_5:
                +
00023f e305     +ldi AUX , 48 + 5
000240 930d     +st X + , AUX
                 				STI X+,48+5	;Pongo el 5 ASCII en RAM
000241 e005      				LDI AUX,5
000242 cfe7      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_6:
                +
000243 e306     +ldi AUX , 48 + 6
000244 930d     +st X + , AUX
                 				STI X+,48+6	;Pongo el 6 ASCII en RAM
000245 e006      				LDI AUX,6
000246 cfe3      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_7:
                +
000247 e307     +ldi AUX , 48 + 7
000248 930d     +st X + , AUX
                 				STI X+,48+7	;Pongo el 7 ASCII en RAM
000249 e007      				LDI AUX,7
00024a cfdf      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_8:
                +
00024b e308     +ldi AUX , 48 + 8
00024c 930d     +st X + , AUX
                 				STI X+,48+8	;Pongo el 8 ASCII en RAM
00024d e008      				LDI AUX,8
00024e cfdb      				RJMP END_VPANEL_FIRST_DIG
                 
                 VPANEL_FIRST_DIG_IS_9:
                +
00024f e309     +ldi AUX , 48 + 9
000250 930d     +st X + , AUX
                 				STI X+,48+9	;Pongo el 9 ASCII en RAM
000251 e009      				LDI AUX,9
000252 cfd7      				RJMP END_VPANEL_FIRST_DIG
                 
                +
                +
                +
                +
000253 930f     +PUSH AUX
000254 0fe0     +ADD ZL , AUX
000255 f41b     +BRVC NO_POINTER_OV
000256 95f3     +INC ZH
000257 1b0e     +SUB AUX , ZL
000258 2f0e     +MOV AUX , ZL
000259 0000     +NO_POINTER_OV : NOP
                 VPANEL_DEC_CP:	ADDP Z,AUX
00025a 9104      				LPM AUX,Z
00025b 1b04      				SUB AUX,ADC_DATA_H
                +
00025c e4e8     +ldi ZL , LOW ( VPANEL_DEC_TABLE * 2 )
00025d e0f7     +ldi ZH , HIGH ( VPANEL_DEC_TABLE * 2 )
                 				LDIW Z,VPANEL_DEC_TABLE*2
                +
                +
                +
                +
00025e 930f     +PUSH AUX
00025f 0fe0     +ADD ZL , AUX
000260 f41b     +BRVC NO_POINTER_OV
000261 95f3     +INC ZH
000262 1b0e     +SUB AUX , ZL
000263 2f0e     +MOV AUX , ZL
000264 0000     +NO_POINTER_OV : NOP
                 				ADDP Z,AUX
000265 9104      				LPM AUX,Z
                +
                +
                +
                +
000266 e300     +LDI AUX , 48
000267 0f10     +ADD AUX1 , AUX
                 				ADDI AUX1,48
000268 931c      				ST X,AUX1	;El ASCII del nmero en AUX.
000269 9508      RET
                 .include "LDRS.inc"
                 
                 ;
                 ;						HEADER DE LOS LDR'S
                 ;			NO USAR EL ADC5 PARA COMPARAR! FUERA DE ESCALA
                 ;------------------------------------------------------------------
                 .CSEG
                 
                 LDRS_INIT:
00026a d01e      		RCALL LDRS_POINTERS_RESET
00026b 2744      LOOP:	CLR ADC_DATA_H
                +
                +
                +
                +
                +
00026c 2deb     +MOV ZL , LDR_NO_LOW
00026d 2dfc     +MOV ZH , LDR_NO_HIGH
00026e 9341     +ST Z + , ADC_DATA_H
00026f 2ebe     +MOV LDR_NO_LOW , ZL
000270 2ecf     +MOV LDR_NO_HIGH , ZH
                 		SLDR LDR_NO_LOW,LDR_NO_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
000271 2de2     +MOV ZL , LDR_SO_LOW
000272 2df3     +MOV ZH , LDR_SO_HIGH
000273 9341     +ST Z + , ADC_DATA_H
000274 2e2e     +MOV LDR_SO_LOW , ZL
000275 2e3f     +MOV LDR_SO_HIGH , ZH
                 		SLDR LDR_SO_LOW,LDR_SO_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
000276 2de4     +MOV ZL , LDR_SE_LOW
000277 2df5     +MOV ZH , LDR_SE_HIGH
000278 9341     +ST Z + , ADC_DATA_H
000279 2e4e     +MOV LDR_SE_LOW , ZL
00027a 2e5f     +MOV LDR_SE_HIGH , ZH
                 		SLDR LDR_SE_LOW,LDR_SE_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
00027b 2de6     +MOV ZL , LDR_NE_LOW
00027c 2df7     +MOV ZH , LDR_NE_HIGH
00027d 9341     +ST Z + , ADC_DATA_H
00027e 2e6e     +MOV LDR_NE_LOW , ZL
00027f 2e7f     +MOV LDR_NE_HIGH , ZH
                 		SLDR LDR_NE_LOW,LDR_NE_HIGH,ADC_DATA_H
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
000280 9100 0167+.else 
                +lds AUX , COUNTER
                 		INPUT AUX,COUNTER
000282 9503      		INC AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
000283 9300 0167+.else 
                +sts COUNTER , AUX
                 		OUTPUT COUNTER,AUX
000285 3008      		CPI AUX,CANT_SAMPLES			;CHEQUEAR QUE NO ESTE HACIENDO UNO DE MENOS
000286 f320      		BRLO LOOP
000287 d001      		RCALL LDRS_POINTERS_RESET
000288 9508      RET
                 
                 LDRS_POINTERS_RESET:
                +
000289 e403     +ldi AUX , LOW ( LDR_NO_BUFFER )
00028a 2eb0     +mov LDR_NO_LOW , AUX
                 	MOVI LDR_NO_LOW,LOW(LDR_NO_BUFFER)
                +
00028b e001     +ldi AUX , HIGH ( LDR_NO_BUFFER )
00028c 2ec0     +mov LDR_NO_HIGH , AUX
                 	MOVI LDR_NO_HIGH,HIGH(LDR_NO_BUFFER)
                +
00028d e50b     +ldi AUX , LOW ( LDR_SO_BUFFER )
00028e 2e20     +mov LDR_SO_LOW , AUX
                 	MOVI LDR_SO_LOW,LOW(LDR_SO_BUFFER)
                +
00028f e001     +ldi AUX , HIGH ( LDR_SO_BUFFER )
000290 2e30     +mov LDR_SO_HIGH , AUX
                 	MOVI LDR_SO_HIGH,HIGH(LDR_SO_BUFFER)
                 
                +
000291 e503     +ldi AUX , LOW ( LDR_SE_BUFFER )
000292 2e40     +mov LDR_SE_LOW , AUX
                 	MOVI LDR_SE_LOW,LOW(LDR_SE_BUFFER)
                +
000293 e001     +ldi AUX , HIGH ( LDR_SE_BUFFER )
000294 2e50     +mov LDR_SE_HIGH , AUX
                 	MOVI LDR_SE_HIGH,HIGH(LDR_SE_BUFFER)
                 
                +
000295 e40b     +ldi AUX , LOW ( LDR_NE_BUFFER )
000296 2e60     +mov LDR_NE_LOW , AUX
                 	MOVI LDR_NE_LOW,LOW(LDR_NE_BUFFER)
                +
000297 e001     +ldi AUX , HIGH ( LDR_NE_BUFFER )
000298 2e70     +mov LDR_NE_HIGH , AUX
                 	MOVI LDR_NE_HIGH,HIGH(LDR_NE_BUFFER)
                 
                 ;	INPUT AUX,COUNTER
000299 2700      	CLR AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
00029a 9300 0167+.else 
                +sts COUNTER , AUX
                 	OUTPUT COUNTER,AUX
00029c 9508      RET
                 
                 READ_LDRS:
                 
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
00029d 9100 0167+.else 
                +lds AUX , COUNTER
                 	INPUT AUX,COUNTER			;CHEQUEO QUE SEA MENOR A CANT_SAMPLES. SI ES MAYOR, RESETEO LOS PUNTEROS. [EL BUFFER ESTA LLENO, SACO LA PRIMER MUESTRA].
00029f 3008      	CPI AUX,CANT_SAMPLES
0002a0 f0f1      	BREQ _LDRS_POINTERS_RESET
                 	LDRS_POINTERS_RESET_RETURN:
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
0002a1 9100 0167+.else 
                +lds AUX , COUNTER
                 	INPUT AUX,COUNTER
0002a3 9503      	INC AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
0002a4 9300 0167+.else 
                +sts COUNTER , AUX
                 	OUTPUT COUNTER,AUX
                 ;PREGUNTAR COMO SE HACE ESTO BIEN!! CUANDO HACES UNA FUNCION Y QUERES COMPARAR E IR A LA FUNCION.
                 	
0002a6 d068      	RCALL READ_LDR_NO										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0002a7 2deb     +MOV ZL , LDR_NO_LOW
0002a8 2dfc     +MOV ZH , LDR_NO_HIGH
0002a9 9341     +ST Z + , ADC_DATA_H
0002aa 2ebe     +MOV LDR_NO_LOW , ZL
0002ab 2ecf     +MOV LDR_NO_HIGH , ZH
                 	SLDR LDR_NO_LOW,LDR_NO_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
0002ac d066      	RCALL READ_LDR_SO										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0002ad 2de2     +MOV ZL , LDR_SO_LOW
0002ae 2df3     +MOV ZH , LDR_SO_HIGH
0002af 9341     +ST Z + , ADC_DATA_H
0002b0 2e2e     +MOV LDR_SO_LOW , ZL
0002b1 2e3f     +MOV LDR_SO_HIGH , ZH
                 	SLDR LDR_SO_LOW,LDR_SO_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
0002b2 d064      	RCALL READ_LDR_SE										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0002b3 2de4     +MOV ZL , LDR_SE_LOW
0002b4 2df5     +MOV ZH , LDR_SE_HIGH
0002b5 9341     +ST Z + , ADC_DATA_H
0002b6 2e4e     +MOV LDR_SE_LOW , ZL
0002b7 2e5f     +MOV LDR_SE_HIGH , ZH
                 	SLDR LDR_SE_LOW,LDR_SE_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
0002b8 d062      	RCALL READ_LDR_NE										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0002b9 2de6     +MOV ZL , LDR_NE_LOW
0002ba 2df7     +MOV ZH , LDR_NE_HIGH
0002bb 9341     +ST Z + , ADC_DATA_H
0002bc 2e6e     +MOV LDR_NE_LOW , ZL
0002bd 2e7f     +MOV LDR_NE_HIGH , ZH
                 	SLDR LDR_NE_LOW,LDR_NE_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
0002be 9508      RET
                 
                 _LDRS_POINTERS_RESET:
0002bf dfc9      	RCALL LDRS_POINTERS_RESET
0002c0 cfe0      	RJMP LDRS_POINTERS_RESET_RETURN
                 
                 LDRS_MEAN:
                 ;OBS: PARA HACER EL PROMEDIO NO IMPORTA SI NO SE TOMARON CANT_SAMPLES, EL BUFFER ESTA INICIALIZADO CON CERO.
                 
0002c1 e008      	LDI	AUX,CANT_SAMPLES					;VECTMEAN NECESITA LA CANTIDAD DE LAS MUESTRAS
                 
                +
0002c2 e4e3     +ldi ZL , LOW ( LDR_NO_BUFFER )
0002c3 e0f1     +ldi ZH , HIGH ( LDR_NO_BUFFER )
                 	LDIW Z,LDR_NO_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
0002c4 930f     +push AUX
0002c5 9101     +ld AUX , Z +
0002c6 2711     +clr AUX1
                +loop_mean :
0002c7 9111     +ld AUX1 , Z +
0002c8 0f01     +add AUX , AUX1
0002c9 2722     +clr AUX2
0002ca 1f12     +adc AUX1 , AUX2
0002cb 950a     +dec AUX
0002cc f7d1     +brne loop_mean
0002cd e023     +ldi AUX2 , 3
                +division :
0002ce 0f00     +lsl AUX
0002cf 1f11     +rol AUX1
0002d0 952a     +dec AUX2
0002d1 f7e1     +brne division
0002d2 910f     +pop AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +out LDR_NO_MEAN , AUX1
0002d3 9310 0163+.else 
                +sts LDR_NO_MEAN , AUX1
                 	OUTPUT LDR_NO_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
0002d5 e5eb     +ldi ZL , LOW ( LDR_SO_BUFFER )
0002d6 e0f1     +ldi ZH , HIGH ( LDR_SO_BUFFER )
                 	LDIW Z,LDR_SO_BUFFER					;UBICO EL LDR_SO EN UN PUNTERO.
                +
0002d7 930f     +push AUX
0002d8 9101     +ld AUX , Z +
0002d9 2711     +clr AUX1
                +loop_mean :
0002da 9111     +ld AUX1 , Z +
0002db 0f01     +add AUX , AUX1
0002dc 2722     +clr AUX2
0002dd 1f12     +adc AUX1 , AUX2
0002de 950a     +dec AUX
0002df f7d1     +brne loop_mean
0002e0 e023     +ldi AUX2 , 3
                +division :
0002e1 0f00     +lsl AUX
0002e2 1f11     +rol AUX1
0002e3 952a     +dec AUX2
0002e4 f7e1     +brne division
0002e5 910f     +pop AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +out LDR_SO_MEAN , AUX1
0002e6 9310 0166+.else 
                +sts LDR_SO_MEAN , AUX1
                 	OUTPUT LDR_SO_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
0002e8 e5e3     +ldi ZL , LOW ( LDR_SE_BUFFER )
0002e9 e0f1     +ldi ZH , HIGH ( LDR_SE_BUFFER )
                 	LDIW Z,LDR_SE_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
0002ea 930f     +push AUX
0002eb 9101     +ld AUX , Z +
0002ec 2711     +clr AUX1
                +loop_mean :
0002ed 9111     +ld AUX1 , Z +
0002ee 0f01     +add AUX , AUX1
0002ef 2722     +clr AUX2
0002f0 1f12     +adc AUX1 , AUX2
0002f1 950a     +dec AUX
0002f2 f7d1     +brne loop_mean
0002f3 e023     +ldi AUX2 , 3
                +division :
0002f4 0f00     +lsl AUX
0002f5 1f11     +rol AUX1
0002f6 952a     +dec AUX2
0002f7 f7e1     +brne division
0002f8 910f     +pop AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_SE_MEAN < 0x40
                +out LDR_SE_MEAN , AUX1
0002f9 9310 0165+.else 
                +sts LDR_SE_MEAN , AUX1
                 	OUTPUT LDR_SE_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
0002fb e4eb     +ldi ZL , LOW ( LDR_NE_BUFFER )
0002fc e0f1     +ldi ZH , HIGH ( LDR_NE_BUFFER )
                 	LDIW Z,LDR_NE_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
0002fd 930f     +push AUX
0002fe 9101     +ld AUX , Z +
0002ff 2711     +clr AUX1
                +loop_mean :
000300 9111     +ld AUX1 , Z +
000301 0f01     +add AUX , AUX1
000302 2722     +clr AUX2
000303 1f12     +adc AUX1 , AUX2
000304 950a     +dec AUX
000305 f7d1     +brne loop_mean
000306 e023     +ldi AUX2 , 3
                +division :
000307 0f00     +lsl AUX
000308 1f11     +rol AUX1
000309 952a     +dec AUX2
00030a f7e1     +brne division
00030b 910f     +pop AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +out LDR_NE_MEAN , AUX1
00030c 9310 0164+.else 
                +sts LDR_NE_MEAN , AUX1
                 	OUTPUT LDR_NE_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
00030e 9508      RET	
                 
                 READ_LDR_NO:
00030f e032      	LDI ADC_DATA_L,LDR_NO
000310 dd66      	RCALL ADC_SELECT_INPUT
000311 dd6c      	RCALL ADC_SIMPLE_CONVERSION
000312 9508      RET
                 
                 READ_LDR_SO:
000313 e035      	LDI ADC_DATA_L,LDR_SE
000314 dd62      	RCALL ADC_SELECT_INPUT
000315 dd68      	RCALL ADC_SIMPLE_CONVERSION
000316 9508      RET
                 
                 READ_LDR_SE:
000317 e035      	LDI ADC_DATA_L,LDR_SE
000318 dd5e      	RCALL ADC_SELECT_INPUT
000319 dd64      	RCALL ADC_SIMPLE_CONVERSION
00031a 9508      RET
                 
                 READ_LDR_NE:
00031b e033      	LDI ADC_DATA_L,LDR_NE
00031c dd5a      	RCALL ADC_SELECT_INPUT
00031d dd60      	RCALL ADC_SIMPLE_CONVERSION
                 .include "MOTORS.inc"
00031e 9508      
                 ;
                 ;							MOTORS.inc
                 ;
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 MOTORS_INIT:
                +
                +
                +.if DDRD < 0x40
00031f b10a     +in AUX , DDRD
                +.else 
                +lds AUX , DDRD
                 	INPUT AUX,DDRD
000320 790f      	ANDI AUX,(~((1<<DDD5)|(1<<DDD6)))	;Mascara para tocar solo D3
000321 6600      	ORI AUX,((1<<DDD5)|(1<<DDD6))
                +
                +
                +.if DDRD < 0x40
000322 b90a     +out DDRD , AUX
                +.else 
                +sts DDRD , AUX
                 	OUTPUT DDRD,AUX
000323 d010      	RCALL MOTOR_AZIMUT_OFF
000324 d021      	RCALL MOTOR_ELEVATION_OFF
000325 9508      RET
                 
                 MOTOR_AZIMUT_LEFT:
                 ;SETEO LOS ENABLE
                 ;SETEO EL PWM
                +
                +
                +.if PORTB < 0x40
000326 b105     +in AUX , PORTB
                +.else 
                +lds AUX , PORTB
                 	INPUT AUX,PORTB
000327 7f09      	ANDI AUX,(~((1<<MOTOR_EN_A)|(1<<MOTOR_EN_B)))
000328 6002      	ORI AUX,((1<<MOTOR_EN_A)|(0<<MOTOR_EN_B))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTB < 0x40
000329 b905     +out PORTB , AUX
                +.else 
                +sts PORTB , AUX
                 	OUTPUT PORTB,AUX
                 
00032a e35c      	LDI PWM_DATA,PWM_AZIMUT_DEFAULT
                +
                +
                +
                +
                +
                +
                +.if MOTOR_AZIMUT < 0x40
00032b bd57     +out MOTOR_AZIMUT , PWM_DATA
                +.else 
                +sts MOTOR_AZIMUT , PWM_DATA
                +OUTPUT MOTOR_AZIMUT , PWM_DATA
                 	SPWM MOTOR_AZIMUT,PWM_DATA
00032c 9508      RET
                 
                 MOTOR_AZIMUT_RIGHT:
                 
                +
                +
                +.if PORTB < 0x40
00032d b105     +in AUX , PORTB
                +.else 
                +lds AUX , PORTB
                 	INPUT AUX,PORTB
00032e 7f09      	ANDI AUX,(~((1<<MOTOR_EN_A)|(1<<MOTOR_EN_B)))
00032f 6004      	ORI AUX,((0<<MOTOR_EN_A)|(1<<MOTOR_EN_B))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTB < 0x40
000330 b905     +out PORTB , AUX
                +.else 
                +sts PORTB , AUX
                 	OUTPUT PORTB,AUX
                 	
000331 e35c      	LDI PWM_DATA,PWM_AZIMUT_DEFAULT
                +
                +
                +
                +
                +
                +
                +.if MOTOR_AZIMUT < 0x40
000332 bd57     +out MOTOR_AZIMUT , PWM_DATA
                +.else 
                +sts MOTOR_AZIMUT , PWM_DATA
                +OUTPUT MOTOR_AZIMUT , PWM_DATA
                 	SPWM MOTOR_AZIMUT,PWM_DATA
000333 9508      RET
                 
                 MOTOR_AZIMUT_OFF:
000334 2700      	CLR AUX
                +
                +
                +
                +
000335 2700     +CLR AUX
                +
                +
                +.if MOTOR_AZIMUT < 0x40
000336 bd07     +out MOTOR_AZIMUT , AUX
                +.else 
                +sts MOTOR_AZIMUT , AUX
                +OUTPUT MOTOR_AZIMUT , AUX
                 	RPWM MOTOR_AZIMUT
000337 9508      RET
                 
                 MOTOR_ELEVATION_UP:
                 
                +
                +
                +.if PORTB < 0x40
000338 b105     +in AUX , PORTB
                +.else 
                +lds AUX , PORTB
                 	INPUT AUX,PORTB
000339 7f09      	ANDI AUX,(~((1<<MOTOR_EN_A)|(1<<MOTOR_EN_B)))
00033a 6002      	ORI AUX,((1<<MOTOR_EN_A)|(0<<MOTOR_EN_B))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTB < 0x40
00033b b905     +out PORTB , AUX
                +.else 
                +sts PORTB , AUX
                 	OUTPUT PORTB,AUX
                 	
00033c e456      	LDI PWM_DATA,PWM_ELEVATION_DEFAULT
                +
                +
                +
                +
                +
                +
                +.if MOTOR_ELEVATION < 0x40
00033d bd58     +out MOTOR_ELEVATION , PWM_DATA
                +.else 
                +sts MOTOR_ELEVATION , PWM_DATA
                +OUTPUT MOTOR_ELEVATION , PWM_DATA
                 	SPWM MOTOR_ELEVATION,PWM_DATA
00033e 9508      RET
                 
                 MOTOR_ELEVATION_DOWN:
                 
                +
                +
                +.if PORTB < 0x40
00033f b105     +in AUX , PORTB
                +.else 
                +lds AUX , PORTB
                 	INPUT AUX,PORTB
000340 7f09      	ANDI AUX,(~((1<<MOTOR_EN_A)|(1<<MOTOR_EN_B)))
000341 6004      	ORI AUX,((0<<MOTOR_EN_A)|(1<<MOTOR_EN_B))			;CHEQUEAR CUANDO SE CONECTE
                +
                +
                +.if PORTB < 0x40
000342 b905     +out PORTB , AUX
                +.else 
                +sts PORTB , AUX
                 	OUTPUT PORTB,AUX
                 	
000343 e456      	LDI PWM_DATA,PWM_ELEVATION_DEFAULT
                +
                +
                +
                +
                +
                +
                +.if MOTOR_ELEVATION < 0x40
000344 bd58     +out MOTOR_ELEVATION , PWM_DATA
                +.else 
                +sts MOTOR_ELEVATION , PWM_DATA
                +OUTPUT MOTOR_ELEVATION , PWM_DATA
                 	SPWM MOTOR_ELEVATION,PWM_DATA
000345 9508      RET
                 
                 MOTOR_ELEVATION_OFF:
000346 2700      	CLR AUX
                +
                +
                +
                +
000347 2700     +CLR AUX
                +
                +
                +.if MOTOR_ELEVATION < 0x40
000348 bd08     +out MOTOR_ELEVATION , AUX
                +.else 
                +sts MOTOR_ELEVATION , AUX
                +OUTPUT MOTOR_ELEVATION , AUX
                 	RPWM MOTOR_ELEVATION
000349 9508      RET
                 .include "MESSAGES.inc"
                 
                 ;MENSAJES EN ROM
00034a 4f53
00034b 414c
00034c 2052
00034d 5254
00034e 4341
00034f 454b
000350 0d52
000351 000a
000352 4148
000353 4943
000354 4e45
000355 4f44
000356 4520
000357 204c
000358 5546
000359 5554
00035a 4f52
00035b 0a0d
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc(3): warning: .cseg .db misalignment - padding zero byte
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(197): 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc' included form here
00035c 0000      MSJ_PROJECT_NAME:			.DB	"SOLAR TRACKER",'\r','\n',0,"HACIENDO EL FUTURO",'\r','\n',0
00035d 414c
00035e 5420
00035f 4e45
000360 4953
000361 4e4f
000362 4420
000363 2045
000364 414c
000365 4220
000366 5441
000367 5245
000368 4149
000369 4520
00036a 3a53
00036b 0d20
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc(4): warning: .cseg .db misalignment - padding zero byte
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(197): 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc' included form here
00036c 0000      MSJ_V_BAT:					.DB	"LA TENSION DE LA BATERIA ES: ",'\r',0
00036d 414c
00036e 5420
00036f 4e45
000370 4953
000371 4e4f
000372 4420
000373 4c45
000374 5020
000375 4e41
000376 4c45
000377 4520
000378 3a53
000379 0d20
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc(5): warning: .cseg .db misalignment - padding zero byte
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA.asm(197): 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker PARA PRUEBA\Solar Tracker PARA PRUEBA\MESSAGES.inc' included form here
00037a 0000      MSJ_V_PANEL:				.DB "LA TENSION DEL PANEL ES: ",'\r',0
00037b 414c
00037c 4220
00037d 5441
00037e 5245
00037f 4149
000380 4520
000381 5453
000382 2041
000383 4544
000384 4353
000385 4e4f
000386 4345
000387 4154
000388 4144
000389 0d21
00038a 000a      MSJ_DISCONNECTED_BATTERY:	.DB "LA BATERIA ESTA DESCONECTADA!",'\r','\n',0
00038b 4c45
00038c 5020
00038d 4e41
00038e 4c45
00038f 4520
000390 5453
000391 2041
000392 4544
000393 4353
000394 4e4f
000395 4345
000396 4154
000397 4f44
000398 0d21
000399 000a      MSJ_DISCONNECTED_PANEL:		.DB "EL PANEL ESTA DESCONECTADO!",'\r','\n',0
                 
00039a 190c
00039b 3326
00039c 4c40
00039d 6659
00039e 7f73
00039f 998d
0003a0 b3a6
0003a1 cdc0
0003a2 e6d9
0003a3 fff3      VPANEL_FIRST_DIG_TABLE:	.DB	12,25,38,51,64,76,89,102,115,127,141,153,166,179,192,205,217,230,243,255
0003a4 0100
0003a5 0302
0003a6 0403
0003a7 0605
0003a8 0807
0003a9 0908      VPANEL_DEC_TABLE: .DB 0,1,2,3,3,4,5,6,7,8,8,9


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega88" register use summary:
r0 :   0 r1 :   0 r2 :   5 r3 :   5 r4 :   5 r5 :   5 r6 :   5 r7 :   5 
r8 :   5 r9 :   1 r10:   5 r11:   5 r12:   5 r13:   0 r14:   0 r15:   0 
r16: 261 r17:  44 r18:  22 r19:  20 r20:  40 r21:  32 r22:   0 r23:   0 
r24:   0 r25:   0 r26:  20 r27:  16 r28:   0 r29:   0 r30:  37 r31:  33 
x  :  17 y  :   0 z  :  20 
Registers used: 23 out of 35 (65.7%)

"ATmega88" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   4 add   :   7 adiw  :   0 and   :   0 
andi  :  22 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   4 brcs  :   2 break :   0 breq  :  15 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  30 brlt  :   0 brmi  :   0 
brne  :  17 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   2 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   4 cbr   :   1 clc   :   4 
clh   :   0 cli   :   1 cln   :   0 clr   :  21 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   6 cpc   :   0 cpi   :  38 
cpse  :   0 dec   :  16 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :  20 inc   :   6 ld    :   9 ldd   :   0 
ldi   :  96 lds   :  30 lpm   :   6 lsl   :   4 lsr   :   0 mov   :  44 
movw  :   4 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   3 
or    :   1 ori   :  22 out   :  30 pop   :  26 push  :  28 rcall :  68 
ret   :  46 reti  :   4 rjmp  :  45 rol   :   4 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   4 sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :   2 
sbrc  :   1 sbrs  :   0 sec   :   3 seh   :   0 sei   :   3 sen   :   0 
ser   :   1 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  24 std   :   0 sts   :  28 sub   :   3 subi  :   0 
swap  :   0 tst   :   5 wdr   :   0 
Instructions used: 48 out of 111 (43.2%)

"ATmega88" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000754   1642    192   1834    8192  22.4%
[.dseg] 0x000100 0x00016a      0    106    106    1024  10.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
