Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto df9d9bd1d2264ccb8719e9e5b04e2a05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_fa_3bit_count_behav xil_defaultlib.TB_fa_3bit_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.n_bit_count(N=3)
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.fa_3bit_count
Compiling module xil_defaultlib.TB_fa_3bit_count
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_fa_3bit_count_behav
