
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105499                       # Number of seconds simulated
sim_ticks                                105499083000                       # Number of ticks simulated
final_tick                               105499083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69747                       # Simulator instruction rate (inst/s)
host_op_rate                                    72571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18269923                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666344                       # Number of bytes of host memory used
host_seconds                                  5774.47                       # Real time elapsed on the host
sim_insts                                   402752520                       # Number of instructions simulated
sim_ops                                     419059513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           71424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           32576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        98176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             202176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        71424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71424                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3159                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             677011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             308780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        930586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1916377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        677011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           677011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            677011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            308780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       930586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1916377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3159                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3159                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 202176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  202176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  105499018500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3159                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.603908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.852687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.393577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          228     40.50%     40.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          103     18.29%     58.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      7.82%     66.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      4.44%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      4.44%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.31%     77.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.24%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.53%     79.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          115     20.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          563                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    133185687                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               192416937                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42160.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60910.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2590                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   33396333.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1906380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11859540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         134606160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39856680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              8435520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       270329910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       210508320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25054475220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            25732999710                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            243.916809                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         105389647551                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     17203000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57330000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 104248641500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    548202993                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34869699                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    592835808                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2156280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1134705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10695720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         212665440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             52479330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13919520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       430355700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       319920000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24915544140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            25958870835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            246.057786                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         105347567047                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     28878500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      90602000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 103570863500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    833127000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31863703                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    943748297                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                53170347                       # Number of BP lookups
system.cpu.branchPred.condPredicted          46101910                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            800287                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             39729328                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                39061831                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.319889                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3070914                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              82121                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          214304                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             213582                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              722                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          615                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        210998167                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             868480                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      431288165                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    53170347                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           42346327                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     209130771                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1664188                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  840                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           293                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1586                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 127541662                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1725                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          210834064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.138051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.016316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6687675      3.17%      3.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 76278168     36.18%     39.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9108766      4.32%     43.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                118759455     56.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            210834064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.251994                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.044037                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7356402                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12773188                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 182282803                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7652595                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 769076                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             38690058                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63186                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              440613725                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               3674667                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 769076                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13828631                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1984034                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2400634                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 183315604                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8536085                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              437316417                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1582726                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2295674                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2733491                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    662                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  40987                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           604659808                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2190501320                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        733287884                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576947938                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 27711869                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155355                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31585                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14726169                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             38331562                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38557316                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            501759                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           446158                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  435771698                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32168                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 424910836                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1380455                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16744352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     57942864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     210834064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.015380                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.794115                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11799314      5.60%      5.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28101317     13.33%     18.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           117373027     55.67%     74.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            52178165     24.75%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1382235      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   6      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       210834064                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                74478301     86.51%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5755357      6.68%     93.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5860441      6.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             346351860     81.51%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1603338      0.38%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     81.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38799687      9.13%     91.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38001244      8.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              424910836                       # Type of FU issued
system.cpu.iq.rate                           2.013813                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    86094134                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.202617                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1148130279                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         452549105                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    423147415                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              511004930                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           400559                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1142853                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          905                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       855175                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       863879                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2056                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 769076                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1515615                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   271                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           435803874                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              38331562                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38557316                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31584                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     59                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    93                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            905                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         317148                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       467423                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               784571                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             424194605                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38542801                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            716231                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                     76431814                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49420971                       # Number of branches executed
system.cpu.iew.exec_stores                   37889013                       # Number of stores executed
system.cpu.iew.exec_rate                     2.010418                       # Inst execution rate
system.cpu.iew.wb_sent                      423193973                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     423147431                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 319065605                       # num instructions producing a value
system.cpu.iew.wb_consumers                 790468735                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.005455                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.403641                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        15235583                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            737275                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    208555600                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.009342                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.050278                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     43190927     20.71%     20.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     59747007     28.65%     49.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     61554553     29.51%     78.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8701613      4.17%     83.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5260445      2.52%     85.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16375404      7.85%     93.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       917148      0.44%     93.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       791151      0.38%     94.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     12017352      5.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    208555600                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752520                       # Number of instructions committed
system.cpu.commit.committedOps              419059513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890850                       # Number of memory references committed
system.cpu.commit.loads                      37188709                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961079                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724794                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239999                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342417093     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188709      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702125      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059513                       # Class of committed instruction
system.cpu.commit.bw_lim_events              12017352                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    630802224                       # The number of ROB reads
system.cpu.rob.rob_writes                   870837773                       # The number of ROB writes
system.cpu.timesIdled                            1014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          164103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752520                       # Number of Instructions Simulated
system.cpu.committedOps                     419059513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.523890                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.523890                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.908796                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.908796                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                693734570                       # number of integer regfile reads
system.cpu.int_regfile_writes               298964712                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1387764484                       # number of cc regfile reads
system.cpu.cc_regfile_writes                282677306                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75693453                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33258                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6069                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.087568                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58195179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7093                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8204.593120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            166500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.087568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         116455359                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        116455359                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36516494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36516494                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677532                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          570                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          570                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      58194026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58194026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58194026                       # number of overall hits
system.cpu.dcache.overall_hits::total        58194026                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5103                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23836                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28939                       # number of overall misses
system.cpu.dcache.overall_misses::total         28939                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    125841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    125841000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    212630500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    212630500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       167500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       167500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    338471500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    338471500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    338471500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    338471500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36521597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36521597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     58222965                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58222965                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     58222965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58222965                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000140                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001098                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.025641                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025641                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000497                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24660.199882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24660.199882                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8920.561336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8920.561336                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 11166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 11696.033035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11696.033035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 11696.033035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11696.033035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20828                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2198                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.475887                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6069                       # number of writebacks
system.cpu.dcache.writebacks::total              6069                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1763                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20083                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20083                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21846                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21846                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3340                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3340                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3753                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7093                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7093                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     87613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     87613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43466000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43466000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    131079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    131079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    131079500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    131079500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26231.586826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26231.586826                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11581.667999                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11581.667999                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18480.121246                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18480.121246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18480.121246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18480.121246                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4733                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.320922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           127536166                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4989                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25563.472840                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.320922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         255088295                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        255088295                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    127536166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       127536166                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     127536166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        127536166                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    127536166                       # number of overall hits
system.cpu.icache.overall_hits::total       127536166                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5487                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5487                       # number of overall misses
system.cpu.icache.overall_misses::total          5487                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    196481471                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    196481471                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    196481471                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    196481471                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    196481471                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    196481471                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    127541653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    127541653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    127541653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    127541653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    127541653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    127541653                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35808.542191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35808.542191                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35808.542191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35808.542191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35808.542191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35808.542191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        39727                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               604                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.773179                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           20                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4733                       # number of writebacks
system.cpu.icache.writebacks::total              4733                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          496                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          496                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4991                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4991                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    169592477                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    169592477                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    169592477                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    169592477                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    169592477                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    169592477                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33979.658786                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33979.658786                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33979.658786                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33979.658786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33979.658786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33979.658786                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18890                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18890                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2462                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   852.346269                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1532                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2727000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      831.767940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    20.578328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.203068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.005024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.208092                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          560                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.005859                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.368164                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    192220                       # Number of tag accesses
system.l2.tags.data_accesses                   192220                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5059                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5387                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5387                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3635                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3635                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3873                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2912                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2912                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3873                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6547                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10420                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3873                       # number of overall hits
system.l2.overall_hits::cpu.data                 6547                       # number of overall hits
system.l2.overall_hits::total                   10420                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 118                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1118                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             428                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 546                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1664                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1118                       # number of overall misses
system.l2.overall_misses::cpu.data                546                       # number of overall misses
system.l2.overall_misses::total                  1664                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13746000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    139137000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    139137000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     63551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     63551000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     139137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      77297000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        216434000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    139137000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     77297000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       216434000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5387                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5387                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7093                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12084                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7093                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12084                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.031442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.031442                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.224003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.224003                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.128144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.128144                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.224003                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.076977                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137703                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.224003                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.076977                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137703                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 116491.525424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116491.525424                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 124451.699463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 124451.699463                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 148483.644860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 148483.644860                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 124451.699463                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 141569.597070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130068.509615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 124451.699463                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 141569.597070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130068.509615                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               28                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  38                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 38                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3690                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3690                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           90                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             90                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1117                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          419                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5316                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     95937385                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     95937385                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    132375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     60472500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     60472500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    132375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     72677500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    205053000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    132375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     72677500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     95937385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    300990385                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.023981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.023981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.223803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.223803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.125449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.125449                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.223803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.071761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134558                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.223803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.071761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.439921                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 25999.291328                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 25999.291328                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 135611.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 135611.111111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 118509.847807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 118509.847807                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 144325.775656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 144325.775656                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 118509.847807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 142784.872299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 126108.856089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 118509.847807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 142784.872299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 25999.291328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56619.711249                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3069                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3069                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       202176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  202176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3159                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4679170                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16586271                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        22886                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        10815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          356                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2156                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 105499083000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5743                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3753                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3340                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       622208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       842368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1464576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3926                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16010                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364484                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13485     84.23%     84.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2525     15.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16010                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22245000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7484498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10643991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
