

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Wed Jan 31 13:09:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_encoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.223 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    14685|    14685|  0.147 ms|  0.147 ms|  14413|  14413|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+-----------+-----------+-------+-------+---------+
        |                  |       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |     Instance     | Module|   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------+-------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv1_fu_78   |conv1  |    14412|    14412|   0.144 ms|   0.144 ms|  14412|  14412|       no|
        |grp_pool1_fu_85   |pool1  |    12548|    12548|   0.125 ms|   0.125 ms|  12548|  12548|       no|
        |grp_conv2_fu_91   |conv2  |     4235|     4235|  42.350 us|  42.350 us|   4235|   4235|       no|
        |grp_pool2_fu_97   |pool2  |     1572|     1572|  15.720 us|  15.720 us|   1572|   1572|       no|
        |grp_conv3_fu_103  |conv3  |      723|      723|   7.230 us|   7.230 us|    723|    723|       no|
        |grp_pool3_fu_109  |pool3  |      517|      517|   5.170 us|   5.170 us|    517|    517|       no|
        +------------------+-------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv1_out = alloca i64 1" [encode.cpp:167]   --->   Operation 15 'alloca' 'conv1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool1_out = alloca i64 1" [encode.cpp:169]   --->   Operation 16 'alloca' 'pool1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv2_out = alloca i64 1" [encode.cpp:171]   --->   Operation 17 'alloca' 'conv2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pool2_out = alloca i64 1" [encode.cpp:173]   --->   Operation 18 'alloca' 'pool2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv3_out = alloca i64 1" [encode.cpp:175]   --->   Operation 19 'alloca' 'conv3_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln180 = call void @conv1, i40 %full_in, i40 %conv1_out" [encode.cpp:180]   --->   Operation 20 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln180 = call void @conv1, i40 %full_in, i40 %conv1_out" [encode.cpp:180]   --->   Operation 21 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln181 = call void @pool1, i40 %conv1_out, i40 %pool1_out" [encode.cpp:181]   --->   Operation 22 'call' 'call_ln181' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln181 = call void @pool1, i40 %conv1_out, i40 %pool1_out" [encode.cpp:181]   --->   Operation 23 'call' 'call_ln181' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln182 = call void @conv2, i40 %pool1_out, i40 %conv2_out" [encode.cpp:182]   --->   Operation 24 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln182 = call void @conv2, i40 %pool1_out, i40 %conv2_out" [encode.cpp:182]   --->   Operation 25 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln183 = call void @pool2, i40 %conv2_out, i40 %pool2_out" [encode.cpp:183]   --->   Operation 26 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln183 = call void @pool2, i40 %conv2_out, i40 %pool2_out" [encode.cpp:183]   --->   Operation 27 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln184 = call void @conv3, i40 %pool2_out, i40 %conv3_out" [encode.cpp:184]   --->   Operation 28 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln184 = call void @conv3, i40 %pool2_out, i40 %conv3_out" [encode.cpp:184]   --->   Operation 29 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln185 = call void @pool3, i40 %conv3_out, i40 %full_out" [encode.cpp:185]   --->   Operation 30 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln185 = call void @pool3, i40 %conv3_out, i40 %full_out" [encode.cpp:185]   --->   Operation 31 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 32 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln165 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [encode.cpp:165]   --->   Operation 32 'specdataflowpipeline' 'specdataflowpipeline_ln165' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln162 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [encode.cpp:162]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln162' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %full_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %full_in"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %full_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %full_out"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %conv1_out, i40 %conv1_out"   --->   Operation 38 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv1_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @pool1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %pool1_out, i40 %pool1_out"   --->   Operation 40 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %pool1_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %conv2_out, i40 %conv2_out"   --->   Operation 42 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv2_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @pool2_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %pool2_out, i40 %pool2_out"   --->   Operation 44 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %pool2_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @conv3_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %conv3_out, i40 %conv3_out"   --->   Operation 46 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv3_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [encode.cpp:186]   --->   Operation 48 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ full_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv1_out                  (alloca              ) [ 001111111111111]
pool1_out                  (alloca              ) [ 001111111111111]
conv2_out                  (alloca              ) [ 001111111111111]
pool2_out                  (alloca              ) [ 001111111111111]
conv3_out                  (alloca              ) [ 001111111111111]
call_ln180                 (call                ) [ 000000000000000]
call_ln181                 (call                ) [ 000000000000000]
call_ln182                 (call                ) [ 000000000000000]
call_ln183                 (call                ) [ 000000000000000]
call_ln184                 (call                ) [ 000000000000000]
call_ln185                 (call                ) [ 000000000000000]
specdataflowpipeline_ln165 (specdataflowpipeline) [ 000000000000000]
spectopmodule_ln162        (spectopmodule       ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000000000]
empty                      (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_35                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_36                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_37                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
empty_38                   (specchannel         ) [ 000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000]
ret_ln186                  (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="full_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="full_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_out_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_out_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="conv1_out_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_out/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="pool1_out_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_out/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="conv2_out_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_out/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pool2_out_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool2_out/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="conv3_out_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="40" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_out/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_conv1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="40" slack="0"/>
<pin id="81" dir="0" index="2" bw="40" slack="1"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln180/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_pool1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="40" slack="3"/>
<pin id="88" dir="0" index="2" bw="40" slack="3"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln181/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_conv2_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="40" slack="5"/>
<pin id="94" dir="0" index="2" bw="40" slack="5"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln182/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_pool2_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="40" slack="7"/>
<pin id="100" dir="0" index="2" bw="40" slack="7"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_conv3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="40" slack="9"/>
<pin id="106" dir="0" index="2" bw="40" slack="9"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln184/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_pool3_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="40" slack="11"/>
<pin id="112" dir="0" index="2" bw="40" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln185/12 "/>
</bind>
</comp>

<comp id="116" class="1005" name="conv1_out_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="40" slack="1"/>
<pin id="118" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="conv1_out "/>
</bind>
</comp>

<comp id="122" class="1005" name="pool1_out_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="40" slack="3"/>
<pin id="124" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opset="pool1_out "/>
</bind>
</comp>

<comp id="128" class="1005" name="conv2_out_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="40" slack="5"/>
<pin id="130" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opset="conv2_out "/>
</bind>
</comp>

<comp id="134" class="1005" name="pool2_out_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="40" slack="7"/>
<pin id="136" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="pool2_out "/>
</bind>
</comp>

<comp id="140" class="1005" name="conv3_out_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="40" slack="9"/>
<pin id="142" dir="1" index="1" bw="40" slack="9"/>
</pin_list>
<bind>
<opset="conv3_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="58" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="125"><net_src comp="62" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="131"><net_src comp="66" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="137"><net_src comp="70" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="143"><net_src comp="74" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: full_out | {12 13 }
 - Input state : 
	Port: encode : full_in | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|---------|
|          |  grp_conv1_fu_78 |   135   | 124.752 |  23421  |  17329  |
|          |  grp_pool1_fu_85 |    0    |  2.064  |  22417  |   8282  |
|   call   |  grp_conv2_fu_91 |   585   | 647.653 |  221873 |  125383 |
|          |  grp_pool2_fu_97 |    0    |  2.3038 |   6521  |   3725  |
|          | grp_conv3_fu_103 |   492   | 475.323 |  122581 |  72784  |
|          | grp_pool3_fu_109 |    0    |  2.064  |   5092  |   6254  |
|----------|------------------|---------|---------|---------|---------|
|   Total  |                  |   1212  | 1254.16 |  401905 |  233757 |
|----------|------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|conv1_out_reg_116|   40   |
|conv2_out_reg_128|   40   |
|conv3_out_reg_140|   40   |
|pool1_out_reg_122|   40   |
|pool2_out_reg_134|   40   |
+-----------------+--------+
|      Total      |   200  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  1212  |  1254  | 401905 | 233757 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   200  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1212  |  1254  | 402105 | 233757 |
+-----------+--------+--------+--------+--------+
