# //  ModelSim SE-64 10.3g Sep 28 2016 Linux 4.4.0-116-generic
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# OpenFile lab2.cr.mti
# Loading project lab2
# 0.in.txt
# 0.out.txt
# decim
# Model Technology ModelSim SE-64 vcom 10.3g Compiler 2016.09 Sep 28 2016
# Start time: 21:03:57 on Mar 30,2018
# vcom -reportprogress 300 decim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decim
# -- Compiling architecture default of decim
# End time: 21:03:57 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.3g Compiler 2016.09 Sep 28 2016
# Start time: 21:03:57 on Mar 30,2018
# vcom -reportprogress 300 decim_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decim_tb
# -- Compiling architecture default of decim_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity decim
# End time: 21:03:57 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim lab2.cr.mti 
# Start time: 21:03:57 on Mar 30,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.decim_tb(default)#1
# ** Error: Assertion violation.
#    Time: 11540 ns  Iteration: 0  Process: /decim_tb/line__27 File: decim_tb.vhd
# Break in Process line__27 at decim_tb.vhd line 52
# Simulation Breakpoint: Break in Process line__27 at decim_tb.vhd line 52
# MACRO /home/mstanek/Studia/MiAS/NCAD/MiAS/lab2/lab2/decim_tb.do PAUSED at line 11
# Compile of decim_tb.vhd was successful.
# 0.in.txt
# 0.out.txt
# decim
# Model Technology ModelSim SE-64 vcom 10.3g Compiler 2016.09 Sep 28 2016
# Start time: 21:07:00 on Mar 30,2018
# vcom -reportprogress 300 decim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decim
# -- Compiling architecture default of decim
# End time: 21:07:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.3g Compiler 2016.09 Sep 28 2016
# Start time: 21:07:00 on Mar 30,2018
# vcom -reportprogress 300 decim_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decim_tb
# -- Compiling architecture default of decim_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity decim
# End time: 21:07:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:07:00 on Mar 30,2018, Elapsed time: 0:03:03
# Errors: 1, Warnings: 0
# vsim 
# Start time: 21:07:00 on Mar 30,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.decim_tb(default)#1
# ** Error: Assertion violation.
#    Time: 11540 ns  Iteration: 0  Process: /decim_tb/line__27 File: decim_tb.vhd
# Break in Process line__27 at decim_tb.vhd line 53
# Simulation Breakpoint: Break in Process line__27 at decim_tb.vhd line 53
# MACRO /home/mstanek/Studia/MiAS/NCAD/MiAS/lab2/lab2/decim_tb.do PAUSED at line 11
# End time: 21:07:31 on Mar 30,2018, Elapsed time: 0:00:31
# Errors: 1, Warnings: 0
