// Seed: 744245143
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always $display;
  module_0(
      id_3, id_2, id_2
  );
  wire id_4;
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    input logic id_0
);
  always
    if (1 == id_0) begin
      id_2 <= 1;
      id_2 = id_0;
    end
  module_2();
endmodule
