

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Thu Sep 14 23:40:44 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _TRISB	set	3987
    48   000000                     _TRISD	set	3989
    49   000000                     _ADCON1	set	4033
    50   000000                     _OSCCON	set	4051
    51   000000                     _INTCON	set	4082
    52   000000                     _RCONbits	set	4048
    53   000000                     _TRISE	set	3990
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58   007FD2                     __pcinit:
    59                           	callstack 0
    60   007FD2                     start_initialization:
    61                           	callstack 0
    62   007FD2                     __initialization:
    63                           	callstack 0
    64   007FD2                     end_of_initialization:
    65                           	callstack 0
    66   007FD2                     __end_of__initialization:
    67                           	callstack 0
    68   007FD2  0100               	movlb	0
    69   007FD4  EFEC  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72   000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74   000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 18 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; Hardware stack levels required when called: 1
   101 ;; This function calls:
   102 ;;		_Conf_Reg
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   007FD8                     __ptext0:
   110                           	callstack 0
   111   007FD8                     _main:
   112                           	callstack 30
   113   007FD8                     
   114                           ;main.c: 21:     Conf_Reg();
   115   007FD8  ECF2  F03F         	call	_Conf_Reg	;wreg free
   116   007FDC                     l21:
   117   007FDC  EFEE  F03F         	goto	l21
   118   007FE0  EF00  F000         	goto	start
   119   007FE4                     __end_of_main:
   120                           	callstack 0
   121                           
   122 ;; *************** function _Conf_Reg *****************
   123 ;; Defined at:
   124 ;;		line 31 in file "main.c"
   125 ;; Parameters:    Size  Location     Type
   126 ;;		None
   127 ;; Auto vars:     Size  Location     Type
   128 ;;		None
   129 ;; Return value:  Size  Location     Type
   130 ;;                  1    wreg      void 
   131 ;; Registers used:
   132 ;;		wreg, status,2
   133 ;; Tracked objects:
   134 ;;		On entry : 0/0
   135 ;;		On exit  : 0/0
   136 ;;		Unchanged: 0/0
   137 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   138 ;;      Params:         0       0       0       0       0       0       0       0       0
   139 ;;      Locals:         0       0       0       0       0       0       0       0       0
   140 ;;      Temps:          0       0       0       0       0       0       0       0       0
   141 ;;      Totals:         0       0       0       0       0       0       0       0       0
   142 ;;Total ram usage:        0 bytes
   143 ;; Hardware stack levels used: 1
   144 ;; This function calls:
   145 ;;		Nothing
   146 ;; This function is called by:
   147 ;;		_main
   148 ;; This function uses a non-reentrant model
   149 ;;
   150                           
   151                           	psect	text1
   152   007FE4                     __ptext1:
   153                           	callstack 0
   154   007FE4                     _Conf_Reg:
   155                           	callstack 30
   156   007FE4                     
   157                           ;main.c: 33:     OSCCON = 0x72;
   158   007FE4  0E72               	movlw	114
   159   007FE6  6ED3               	movwf	211,c	;volatile
   160                           
   161                           ;main.c: 34:     ADCON1 = 0x0F;
   162   007FE8  0E0F               	movlw	15
   163   007FEA  6EC1               	movwf	193,c	;volatile
   164                           
   165                           ;main.c: 36:     TRISD = 0x00;
   166   007FEC  0E00               	movlw	0
   167   007FEE  6E95               	movwf	149,c	;volatile
   168                           
   169                           ;main.c: 37:     TRISE = 0x00;
   170   007FF0  0E00               	movlw	0
   171   007FF2  6E96               	movwf	150,c	;volatile
   172                           
   173                           ;main.c: 39:     TRISB = 0x03;
   174   007FF4  0E03               	movlw	3
   175   007FF6  6E93               	movwf	147,c	;volatile
   176   007FF8                     
   177                           ;main.c: 42:     RCONbits.IPEN = 0;
   178   007FF8  9ED0               	bcf	208,7,c	;volatile
   179                           
   180                           ;main.c: 47:     INTCON = 0x90;
   181   007FFA  0E90               	movlw	144
   182   007FFC  6EF2               	movwf	242,c	;volatile
   183   007FFE  0012               	return		;funcret
   184   008000                     __end_of_Conf_Reg:
   185                           	callstack 0
   186   000000                     
   187                           	psect	rparam
   188   000000                     
   189                           	psect	config
   190                           
   191                           ;Config register CONFIG1L @ 0x300000
   192                           ;	PLL Prescaler Selection bits
   193                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   194                           ;	System Clock Postscaler Selection bits
   195                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   196                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   197                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   198   300000                     	org	3145728
   199   300000  00                 	db	0
   200                           
   201                           ;Config register CONFIG1H @ 0x300001
   202                           ;	Oscillator Selection bits
   203                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   204                           ;	Fail-Safe Clock Monitor Enable bit
   205                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   206                           ;	Internal/External Oscillator Switchover bit
   207                           ;	IESO = OFF, Oscillator Switchover mode disabled
   208   300001                     	org	3145729
   209   300001  0B                 	db	11
   210                           
   211                           ;Config register CONFIG2L @ 0x300002
   212                           ;	Power-up Timer Enable bit
   213                           ;	PWRT = OFF, PWRT disabled
   214                           ;	Brown-out Reset Enable bits
   215                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   216                           ;	Brown-out Reset Voltage bits
   217                           ;	BORV = 3, Minimum setting 2.05V
   218                           ;	USB Voltage Regulator Enable bit
   219                           ;	VREGEN = OFF, USB voltage regulator disabled
   220   300002                     	org	3145730
   221   300002  19                 	db	25
   222                           
   223                           ;Config register CONFIG2H @ 0x300003
   224                           ;	Watchdog Timer Enable bit
   225                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   226                           ;	Watchdog Timer Postscale Select bits
   227                           ;	WDTPS = 32768, 1:32768
   228   300003                     	org	3145731
   229   300003  1E                 	db	30
   230                           
   231                           ; Padding undefined space
   232   300004                     	org	3145732
   233   300004  FF                 	db	255
   234                           
   235                           ;Config register CONFIG3H @ 0x300005
   236                           ;	CCP2 MUX bit
   237                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   238                           ;	PORTB A/D Enable bit
   239                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   240                           ;	Low-Power Timer 1 Oscillator Enable bit
   241                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   242                           ;	MCLR Pin Enable bit
   243                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   244   300005                     	org	3145733
   245   300005  83                 	db	131
   246                           
   247                           ;Config register CONFIG4L @ 0x300006
   248                           ;	Stack Full/Underflow Reset Enable bit
   249                           ;	STVREN = ON, Stack full/underflow will cause Reset
   250                           ;	Single-Supply ICSP Enable bit
   251                           ;	LVP = OFF, Single-Supply ICSP disabled
   252                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   253                           ;	ICPRT = OFF, ICPORT disabled
   254                           ;	Extended Instruction Set Enable bit
   255                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   256                           ;	Background Debugger Enable bit
   257                           ;	DEBUG = 0x1, unprogrammed default
   258   300006                     	org	3145734
   259   300006  81                 	db	129
   260                           
   261                           ; Padding undefined space
   262   300007                     	org	3145735
   263   300007  FF                 	db	255
   264                           
   265                           ;Config register CONFIG5L @ 0x300008
   266                           ;	Code Protection bit
   267                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   268                           ;	Code Protection bit
   269                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   270                           ;	Code Protection bit
   271                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   272                           ;	Code Protection bit
   273                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   274   300008                     	org	3145736
   275   300008  0F                 	db	15
   276                           
   277                           ;Config register CONFIG5H @ 0x300009
   278                           ;	Boot Block Code Protection bit
   279                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   280                           ;	Data EEPROM Code Protection bit
   281                           ;	CPD = OFF, Data EEPROM is not code-protected
   282   300009                     	org	3145737
   283   300009  C0                 	db	192
   284                           
   285                           ;Config register CONFIG6L @ 0x30000A
   286                           ;	Write Protection bit
   287                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   288                           ;	Write Protection bit
   289                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   290                           ;	Write Protection bit
   291                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   292                           ;	Write Protection bit
   293                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   294   30000A                     	org	3145738
   295   30000A  0F                 	db	15
   296                           
   297                           ;Config register CONFIG6H @ 0x30000B
   298                           ;	Configuration Register Write Protection bit
   299                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   300                           ;	Boot Block Write Protection bit
   301                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   302                           ;	Data EEPROM Write Protection bit
   303                           ;	WRTD = OFF, Data EEPROM is not write-protected
   304   30000B                     	org	3145739
   305   30000B  E0                 	db	224
   306                           
   307                           ;Config register CONFIG7L @ 0x30000C
   308                           ;	Table Read Protection bit
   309                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   310                           ;	Table Read Protection bit
   311                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   312                           ;	Table Read Protection bit
   313                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   314                           ;	Table Read Protection bit
   315                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   316   30000C                     	org	3145740
   317   30000C  0F                 	db	15
   318                           
   319                           ;Config register CONFIG7H @ 0x30000D
   320                           ;	Boot Block Table Read Protection bit
   321                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   322   30000D                     	org	3145741
   323   30000D  40                 	db	64
   324                           tosu	equ	0xFFF
   325                           tosh	equ	0xFFE
   326                           tosl	equ	0xFFD
   327                           stkptr	equ	0xFFC
   328                           pclatu	equ	0xFFB
   329                           pclath	equ	0xFFA
   330                           pcl	equ	0xFF9
   331                           tblptru	equ	0xFF8
   332                           tblptrh	equ	0xFF7
   333                           tblptrl	equ	0xFF6
   334                           tablat	equ	0xFF5
   335                           prodh	equ	0xFF4
   336                           prodl	equ	0xFF3
   337                           indf0	equ	0xFEF
   338                           postinc0	equ	0xFEE
   339                           postdec0	equ	0xFED
   340                           preinc0	equ	0xFEC
   341                           plusw0	equ	0xFEB
   342                           fsr0h	equ	0xFEA
   343                           fsr0l	equ	0xFE9
   344                           wreg	equ	0xFE8
   345                           indf1	equ	0xFE7
   346                           postinc1	equ	0xFE6
   347                           postdec1	equ	0xFE5
   348                           preinc1	equ	0xFE4
   349                           plusw1	equ	0xFE3
   350                           fsr1h	equ	0xFE2
   351                           fsr1l	equ	0xFE1
   352                           bsr	equ	0xFE0
   353                           indf2	equ	0xFDF
   354                           postinc2	equ	0xFDE
   355                           postdec2	equ	0xFDD
   356                           preinc2	equ	0xFDC
   357                           plusw2	equ	0xFDB
   358                           fsr2h	equ	0xFDA
   359                           fsr2l	equ	0xFD9
   360                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                           _Conf_Reg
 ---------------------------------------------------------------------------------
 (1) _Conf_Reg                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Conf_Reg

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh          D      0       0      20        0.0%
BITBIGSFRhl         1E      0       0      21        0.0%
BITBIGSFRlhh         2      0       0      22        0.0%
BITBIGSFRlhl         E      0       0      23        0.0%
BITBIGSFRllh        2A      0       0      24        0.0%
BITBIGSFRlllh        1      0       0      25        0.0%
BITBIGSFRllll       33      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Thu Sep 14 23:40:44 2023

                     l21 7FDC                       l22 7FDC                       l27 7FFE  
                    l703 7FE4                      l705 7FF8                      l707 7FD8  
                   _main 7FD8                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISB 0F93                    _TRISD 0F95  
                  _TRISE 0F96         __end_of_Conf_Reg 8000          __initialization 7FD2  
           __end_of_main 7FE4                   ??_main 0000            __activetblptr 0000  
                 _ADCON1 0FC1                   _INTCON 0FF2                   _OSCCON 0FD3  
                 isa$std 0001               __accesstop 0060  __end_of__initialization 7FD2  
          ___rparam_used 0001           __pcstackCOMRAM 0000                ?_Conf_Reg 0000  
             ??_Conf_Reg 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FD2                  __ramtop 0800                  __ptext0 7FD8  
                __ptext1 7FE4     end_of_initialization 7FD2      start_initialization 7FD2  
               _RCONbits 0FD0                 _Conf_Reg 7FE4                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
