<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: sdramc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">component/sdramc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="component_2sdramc_8h__dep__incl.gif" border="0" usemap="#asdramc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="component_2sdramc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html">Sdramc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> hardware registers.  <a href="struct_sdramc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a0643f697747256d36c7ad81e97b3000b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a0643f697747256d36c7ad81e97b3000b">SDRAMC_CFR1_TMRD</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#abc54aca416197045793d42cfe980f10a">SDRAMC_CFR1_TMRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a21c5b8b7e1889c494fd69fcbc3175410">SDRAMC_CFR1_TMRD_Pos</a>)))</td></tr>
<tr class="separator:a0643f697747256d36c7ad81e97b3000b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc54aca416197045793d42cfe980f10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#abc54aca416197045793d42cfe980f10a">SDRAMC_CFR1_TMRD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a21c5b8b7e1889c494fd69fcbc3175410">SDRAMC_CFR1_TMRD_Pos</a>)</td></tr>
<tr class="memdesc:abc54aca416197045793d42cfe980f10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CFR1) Load Mode Register Command to Active or Refresh Command  <br /></td></tr>
<tr class="separator:abc54aca416197045793d42cfe980f10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c5b8b7e1889c494fd69fcbc3175410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a21c5b8b7e1889c494fd69fcbc3175410">SDRAMC_CFR1_TMRD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a21c5b8b7e1889c494fd69fcbc3175410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc644004097150e3cf4d80a5540da95c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#abc644004097150e3cf4d80a5540da95c">SDRAMC_CFR1_UNAL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:abc644004097150e3cf4d80a5540da95c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CFR1) Support Unaligned Access  <br /></td></tr>
<tr class="separator:abc644004097150e3cf4d80a5540da95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16295cfaf852fe704ab8a4fd0ab76b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a16295cfaf852fe704ab8a4fd0ab76b72">SDRAMC_CFR1_UNAL_SUPPORTED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a16295cfaf852fe704ab8a4fd0ab76b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CFR1) Unaligned access is supported.  <br /></td></tr>
<tr class="separator:a16295cfaf852fe704ab8a4fd0ab76b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7630b9e94e0b55709c29c831faa21299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a7630b9e94e0b55709c29c831faa21299">SDRAMC_CFR1_UNAL_UNSUPPORTED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a7630b9e94e0b55709c29c831faa21299"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CFR1) Unaligned access is not supported.  <br /></td></tr>
<tr class="separator:a7630b9e94e0b55709c29c831faa21299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461f85846c604ec051beff5e76c76668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a461f85846c604ec051beff5e76c76668">SDRAMC_CR_CAS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a3e368b10da60b3485eee4abc3dd4037a">SDRAMC_CR_CAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a037d40cbb2c2ecb7f37a12f510dc7295">SDRAMC_CR_CAS_Pos</a>)))</td></tr>
<tr class="separator:a461f85846c604ec051beff5e76c76668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512aa52caf5e6b321cecb9e30094b5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a512aa52caf5e6b321cecb9e30094b5d2">SDRAMC_CR_CAS_LATENCY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a512aa52caf5e6b321cecb9e30094b5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 1 cycle CAS latency  <br /></td></tr>
<tr class="separator:a512aa52caf5e6b321cecb9e30094b5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b63ae30dbc3d2139e4958f76f2ebaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a85b63ae30dbc3d2139e4958f76f2ebaf">SDRAMC_CR_CAS_LATENCY2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a85b63ae30dbc3d2139e4958f76f2ebaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 2 cycle CAS latency  <br /></td></tr>
<tr class="separator:a85b63ae30dbc3d2139e4958f76f2ebaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc4aaf33734f3fe0f86f512d2170e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a7cc4aaf33734f3fe0f86f512d2170e19">SDRAMC_CR_CAS_LATENCY3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a7cc4aaf33734f3fe0f86f512d2170e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 3 cycle CAS latency  <br /></td></tr>
<tr class="separator:a7cc4aaf33734f3fe0f86f512d2170e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e368b10da60b3485eee4abc3dd4037a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a3e368b10da60b3485eee4abc3dd4037a">SDRAMC_CR_CAS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a037d40cbb2c2ecb7f37a12f510dc7295">SDRAMC_CR_CAS_Pos</a>)</td></tr>
<tr class="memdesc:a3e368b10da60b3485eee4abc3dd4037a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) CAS Latency  <br /></td></tr>
<tr class="separator:a3e368b10da60b3485eee4abc3dd4037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037d40cbb2c2ecb7f37a12f510dc7295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a037d40cbb2c2ecb7f37a12f510dc7295">SDRAMC_CR_CAS_Pos</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a037d40cbb2c2ecb7f37a12f510dc7295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc861e1465dd27311ec35978f066d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a9bc861e1465dd27311ec35978f066d51">SDRAMC_CR_DBW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a9bc861e1465dd27311ec35978f066d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Data Bus Width  <br /></td></tr>
<tr class="separator:a9bc861e1465dd27311ec35978f066d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83f9d512592a007f4177d8b21aceeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aa83f9d512592a007f4177d8b21aceeb9">SDRAMC_CR_NB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aa83f9d512592a007f4177d8b21aceeb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Number of Banks  <br /></td></tr>
<tr class="separator:aa83f9d512592a007f4177d8b21aceeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c966d636598efa8ace4332cdbcea30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a09c966d636598efa8ace4332cdbcea30">SDRAMC_CR_NB_BANK2</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a09c966d636598efa8ace4332cdbcea30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 2 banks  <br /></td></tr>
<tr class="separator:a09c966d636598efa8ace4332cdbcea30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e41a7ce39344dc1935953089d10a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a09e41a7ce39344dc1935953089d10a21">SDRAMC_CR_NB_BANK4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a09e41a7ce39344dc1935953089d10a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 4 banks  <br /></td></tr>
<tr class="separator:a09e41a7ce39344dc1935953089d10a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b2a81761c85b0456fabe0dd17c28bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a31b2a81761c85b0456fabe0dd17c28bc">SDRAMC_CR_NC</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a1797ab12602a16425aa7673061022f49">SDRAMC_CR_NC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a41dc93e46bc0cf2fb176ef88a48b3d27">SDRAMC_CR_NC_Pos</a>)))</td></tr>
<tr class="separator:a31b2a81761c85b0456fabe0dd17c28bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5147593b19e8e0b404ffabc5bd626cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a5147593b19e8e0b404ffabc5bd626cb8">SDRAMC_CR_NC_COL10</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a5147593b19e8e0b404ffabc5bd626cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 10 column bits  <br /></td></tr>
<tr class="separator:a5147593b19e8e0b404ffabc5bd626cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c75bffcfadcd9979e72cec01fa1957b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a3c75bffcfadcd9979e72cec01fa1957b">SDRAMC_CR_NC_COL11</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3c75bffcfadcd9979e72cec01fa1957b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 11 column bits  <br /></td></tr>
<tr class="separator:a3c75bffcfadcd9979e72cec01fa1957b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a42732fa0a63d5107af0df282b0b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a6a42732fa0a63d5107af0df282b0b991">SDRAMC_CR_NC_COL8</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6a42732fa0a63d5107af0df282b0b991"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 8 column bits  <br /></td></tr>
<tr class="separator:a6a42732fa0a63d5107af0df282b0b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a435ff523a39fef93816ea28f59a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#af7a435ff523a39fef93816ea28f59a77">SDRAMC_CR_NC_COL9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af7a435ff523a39fef93816ea28f59a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 9 column bits  <br /></td></tr>
<tr class="separator:af7a435ff523a39fef93816ea28f59a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1797ab12602a16425aa7673061022f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a1797ab12602a16425aa7673061022f49">SDRAMC_CR_NC_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a41dc93e46bc0cf2fb176ef88a48b3d27">SDRAMC_CR_NC_Pos</a>)</td></tr>
<tr class="memdesc:a1797ab12602a16425aa7673061022f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Number of Column Bits  <br /></td></tr>
<tr class="separator:a1797ab12602a16425aa7673061022f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41dc93e46bc0cf2fb176ef88a48b3d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a41dc93e46bc0cf2fb176ef88a48b3d27">SDRAMC_CR_NC_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a41dc93e46bc0cf2fb176ef88a48b3d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3c51cd62458e6e25e809ca22ba929b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aff3c51cd62458e6e25e809ca22ba929b">SDRAMC_CR_NR</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a3534444ef11950673112c0ca84da1607">SDRAMC_CR_NR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a1778147fa08d5e7184bcace07008b30b">SDRAMC_CR_NR_Pos</a>)))</td></tr>
<tr class="separator:aff3c51cd62458e6e25e809ca22ba929b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3534444ef11950673112c0ca84da1607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a3534444ef11950673112c0ca84da1607">SDRAMC_CR_NR_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a1778147fa08d5e7184bcace07008b30b">SDRAMC_CR_NR_Pos</a>)</td></tr>
<tr class="memdesc:a3534444ef11950673112c0ca84da1607"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Number of Row Bits  <br /></td></tr>
<tr class="separator:a3534444ef11950673112c0ca84da1607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1778147fa08d5e7184bcace07008b30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a1778147fa08d5e7184bcace07008b30b">SDRAMC_CR_NR_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a1778147fa08d5e7184bcace07008b30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00df4e255ec24d32ee007d94abeff9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a00df4e255ec24d32ee007d94abeff9d4">SDRAMC_CR_NR_ROW11</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a00df4e255ec24d32ee007d94abeff9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 11 row bits  <br /></td></tr>
<tr class="separator:a00df4e255ec24d32ee007d94abeff9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4922349dfc2b0d71b5205c260039c0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a4922349dfc2b0d71b5205c260039c0d9">SDRAMC_CR_NR_ROW12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a4922349dfc2b0d71b5205c260039c0d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 12 row bits  <br /></td></tr>
<tr class="separator:a4922349dfc2b0d71b5205c260039c0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba863b1112fe45c0845e1b5f7ea0e971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aba863b1112fe45c0845e1b5f7ea0e971">SDRAMC_CR_NR_ROW13</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aba863b1112fe45c0845e1b5f7ea0e971"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 13 row bits  <br /></td></tr>
<tr class="separator:aba863b1112fe45c0845e1b5f7ea0e971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaaf5de0223bd513b2eb4c4a319cea51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#acaaf5de0223bd513b2eb4c4a319cea51">SDRAMC_CR_TRAS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#af1558efc1f40cdb97cc34153533fbbc9">SDRAMC_CR_TRAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a07627a9a4e4e505cd66d023db19f3c7f">SDRAMC_CR_TRAS_Pos</a>)))</td></tr>
<tr class="separator:acaaf5de0223bd513b2eb4c4a319cea51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1558efc1f40cdb97cc34153533fbbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#af1558efc1f40cdb97cc34153533fbbc9">SDRAMC_CR_TRAS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a07627a9a4e4e505cd66d023db19f3c7f">SDRAMC_CR_TRAS_Pos</a>)</td></tr>
<tr class="memdesc:af1558efc1f40cdb97cc34153533fbbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Active to Precharge Delay  <br /></td></tr>
<tr class="separator:af1558efc1f40cdb97cc34153533fbbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07627a9a4e4e505cd66d023db19f3c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a07627a9a4e4e505cd66d023db19f3c7f">SDRAMC_CR_TRAS_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a07627a9a4e4e505cd66d023db19f3c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623cac6db29b9321ff334c1b70f14991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a623cac6db29b9321ff334c1b70f14991">SDRAMC_CR_TRC_TRFC</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a182e47239305c61c0c43aa8895ca8317">SDRAMC_CR_TRC_TRFC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#aa7d7a95f3b81570c423b2f2f1ac9cf1f">SDRAMC_CR_TRC_TRFC_Pos</a>)))</td></tr>
<tr class="separator:a623cac6db29b9321ff334c1b70f14991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182e47239305c61c0c43aa8895ca8317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a182e47239305c61c0c43aa8895ca8317">SDRAMC_CR_TRC_TRFC_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#aa7d7a95f3b81570c423b2f2f1ac9cf1f">SDRAMC_CR_TRC_TRFC_Pos</a>)</td></tr>
<tr class="memdesc:a182e47239305c61c0c43aa8895ca8317"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Row Cycle Delay and Row Refresh Cycle  <br /></td></tr>
<tr class="separator:a182e47239305c61c0c43aa8895ca8317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d7a95f3b81570c423b2f2f1ac9cf1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aa7d7a95f3b81570c423b2f2f1ac9cf1f">SDRAMC_CR_TRC_TRFC_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aa7d7a95f3b81570c423b2f2f1ac9cf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf45282965293172dbedf9217d953896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#abf45282965293172dbedf9217d953896">SDRAMC_CR_TRCD</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a01695ba0657dcbeed2cee9e0663cd5f0">SDRAMC_CR_TRCD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ac5fedc099b6e629b8dfe27e314d882c7">SDRAMC_CR_TRCD_Pos</a>)))</td></tr>
<tr class="separator:abf45282965293172dbedf9217d953896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01695ba0657dcbeed2cee9e0663cd5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a01695ba0657dcbeed2cee9e0663cd5f0">SDRAMC_CR_TRCD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ac5fedc099b6e629b8dfe27e314d882c7">SDRAMC_CR_TRCD_Pos</a>)</td></tr>
<tr class="memdesc:a01695ba0657dcbeed2cee9e0663cd5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Row to Column Delay  <br /></td></tr>
<tr class="separator:a01695ba0657dcbeed2cee9e0663cd5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5fedc099b6e629b8dfe27e314d882c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ac5fedc099b6e629b8dfe27e314d882c7">SDRAMC_CR_TRCD_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ac5fedc099b6e629b8dfe27e314d882c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170e2cc431a2c063a4b246776ca32bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a170e2cc431a2c063a4b246776ca32bbd">SDRAMC_CR_TRP</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a337da762fbb5777b101154a98952b6cd">SDRAMC_CR_TRP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#acf1c97a4c91fac76bf280afd5125529a">SDRAMC_CR_TRP_Pos</a>)))</td></tr>
<tr class="separator:a170e2cc431a2c063a4b246776ca32bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337da762fbb5777b101154a98952b6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a337da762fbb5777b101154a98952b6cd">SDRAMC_CR_TRP_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#acf1c97a4c91fac76bf280afd5125529a">SDRAMC_CR_TRP_Pos</a>)</td></tr>
<tr class="memdesc:a337da762fbb5777b101154a98952b6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Row Precharge Delay  <br /></td></tr>
<tr class="separator:a337da762fbb5777b101154a98952b6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1c97a4c91fac76bf280afd5125529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#acf1c97a4c91fac76bf280afd5125529a">SDRAMC_CR_TRP_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:acf1c97a4c91fac76bf280afd5125529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3147e76e93a2925737fd1a3cc26c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a8f3147e76e93a2925737fd1a3cc26c3f">SDRAMC_CR_TWR</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a0029b715093ee8046f1ed2d5d8fda9f3">SDRAMC_CR_TWR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ab11cbeeadb10a5ea0e812940afc6a525">SDRAMC_CR_TWR_Pos</a>)))</td></tr>
<tr class="separator:a8f3147e76e93a2925737fd1a3cc26c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0029b715093ee8046f1ed2d5d8fda9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a0029b715093ee8046f1ed2d5d8fda9f3">SDRAMC_CR_TWR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ab11cbeeadb10a5ea0e812940afc6a525">SDRAMC_CR_TWR_Pos</a>)</td></tr>
<tr class="memdesc:a0029b715093ee8046f1ed2d5d8fda9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Write Recovery Delay  <br /></td></tr>
<tr class="separator:a0029b715093ee8046f1ed2d5d8fda9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11cbeeadb10a5ea0e812940afc6a525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ab11cbeeadb10a5ea0e812940afc6a525">SDRAMC_CR_TWR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab11cbeeadb10a5ea0e812940afc6a525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee765eb27a4049e7f5c3fa90baae82ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aee765eb27a4049e7f5c3fa90baae82ad">SDRAMC_CR_TXSR</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a469741668aba998eb63aa667c2de9aed">SDRAMC_CR_TXSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a880f8043085c6f8dfbd8ca05786363d1">SDRAMC_CR_TXSR_Pos</a>)))</td></tr>
<tr class="separator:aee765eb27a4049e7f5c3fa90baae82ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469741668aba998eb63aa667c2de9aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a469741668aba998eb63aa667c2de9aed">SDRAMC_CR_TXSR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a880f8043085c6f8dfbd8ca05786363d1">SDRAMC_CR_TXSR_Pos</a>)</td></tr>
<tr class="memdesc:a469741668aba998eb63aa667c2de9aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Exit Self Refresh to Active Delay  <br /></td></tr>
<tr class="separator:a469741668aba998eb63aa667c2de9aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880f8043085c6f8dfbd8ca05786363d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a880f8043085c6f8dfbd8ca05786363d1">SDRAMC_CR_TXSR_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a880f8043085c6f8dfbd8ca05786363d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b9934547fab4d9c3a2b9472962c58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ae7b9934547fab4d9c3a2b9472962c58e">SDRAMC_IDR_RES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ae7b9934547fab4d9c3a2b9472962c58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_IDR) Refresh Error Status  <br /></td></tr>
<tr class="separator:ae7b9934547fab4d9c3a2b9472962c58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa950bc615ad0d78364e3fd8b18f4d1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aa950bc615ad0d78364e3fd8b18f4d1b9">SDRAMC_IER_RES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa950bc615ad0d78364e3fd8b18f4d1b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_IER) Refresh Error Status  <br /></td></tr>
<tr class="separator:aa950bc615ad0d78364e3fd8b18f4d1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ccd95650afa502e07e683effd55cef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a9ccd95650afa502e07e683effd55cef5">SDRAMC_IMR_RES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9ccd95650afa502e07e683effd55cef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_IMR) Refresh Error Status  <br /></td></tr>
<tr class="separator:a9ccd95650afa502e07e683effd55cef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd76cff3fff4cd78071707f2d4be8c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#abd76cff3fff4cd78071707f2d4be8c8d">SDRAMC_ISR_RES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:abd76cff3fff4cd78071707f2d4be8c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_ISR) Refresh Error Status (cleared on read)  <br /></td></tr>
<tr class="separator:abd76cff3fff4cd78071707f2d4be8c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1433c3d39d5adffc4a00155c53699eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a1433c3d39d5adffc4a00155c53699eef">SDRAMC_LPR_DS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a038da98987038f17dcd8df3004cb3c21">SDRAMC_LPR_DS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a72c9423094e3267d46c7897a3fa4c46f">SDRAMC_LPR_DS_Pos</a>)))</td></tr>
<tr class="separator:a1433c3d39d5adffc4a00155c53699eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038da98987038f17dcd8df3004cb3c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a038da98987038f17dcd8df3004cb3c21">SDRAMC_LPR_DS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a72c9423094e3267d46c7897a3fa4c46f">SDRAMC_LPR_DS_Pos</a>)</td></tr>
<tr class="memdesc:a038da98987038f17dcd8df3004cb3c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Drive Strength (only for low-power SDRAM)  <br /></td></tr>
<tr class="separator:a038da98987038f17dcd8df3004cb3c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c9423094e3267d46c7897a3fa4c46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a72c9423094e3267d46c7897a3fa4c46f">SDRAMC_LPR_DS_Pos</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a72c9423094e3267d46c7897a3fa4c46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab161bbb5374a78c81f9c239ed1a6f47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ab161bbb5374a78c81f9c239ed1a6f47f">SDRAMC_LPR_LPCB</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a21d4922790f46dc0a371e4d8991b1dc9">SDRAMC_LPR_LPCB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#abe23a3739fdd74adf804a3f7a43e7263">SDRAMC_LPR_LPCB_Pos</a>)))</td></tr>
<tr class="separator:ab161bbb5374a78c81f9c239ed1a6f47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4b932aa543dec35ca71ff76ce03824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a9b4b932aa543dec35ca71ff76ce03824">SDRAMC_LPR_LPCB_DEEP_POWER_DOWN</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9b4b932aa543dec35ca71ff76ce03824"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC issues a Deep Power-down command to the SDRAM device.  <br /></td></tr>
<tr class="separator:a9b4b932aa543dec35ca71ff76ce03824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0840e1b152c569774398b869920fecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a0840e1b152c569774398b869920fecac">SDRAMC_LPR_LPCB_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a0840e1b152c569774398b869920fecac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Low Power Feature is inhibited: no Power-down, Self-refresh or Deep Power-down command is issued to the SDRAM device.  <br /></td></tr>
<tr class="separator:a0840e1b152c569774398b869920fecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d4922790f46dc0a371e4d8991b1dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a21d4922790f46dc0a371e4d8991b1dc9">SDRAMC_LPR_LPCB_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#abe23a3739fdd74adf804a3f7a43e7263">SDRAMC_LPR_LPCB_Pos</a>)</td></tr>
<tr class="memdesc:a21d4922790f46dc0a371e4d8991b1dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Low-power Configuration Bits  <br /></td></tr>
<tr class="separator:a21d4922790f46dc0a371e4d8991b1dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe23a3739fdd74adf804a3f7a43e7263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#abe23a3739fdd74adf804a3f7a43e7263">SDRAMC_LPR_LPCB_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abe23a3739fdd74adf804a3f7a43e7263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195f584a9ef10e6387ceb2d9a0352b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a195f584a9ef10e6387ceb2d9a0352b38">SDRAMC_LPR_LPCB_POWER_DOWN</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a195f584a9ef10e6387ceb2d9a0352b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC issues a Power-down Command to the SDRAM device after each access, the SDCKE signal is set to low.  <br /></td></tr>
<tr class="separator:a195f584a9ef10e6387ceb2d9a0352b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe4b0dcfa1de94c0143c7ae9aba43a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aefe4b0dcfa1de94c0143c7ae9aba43a3">SDRAMC_LPR_LPCB_SELF_REFRESH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aefe4b0dcfa1de94c0143c7ae9aba43a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low.  <br /></td></tr>
<tr class="separator:aefe4b0dcfa1de94c0143c7ae9aba43a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3905957755600b268afb832312271df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a3905957755600b268afb832312271df5">SDRAMC_LPR_PASR</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a1f3aac4b835376d593c61425a27da95b">SDRAMC_LPR_PASR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ac31cf4e4d17818890f8274ec215da7b7">SDRAMC_LPR_PASR_Pos</a>)))</td></tr>
<tr class="separator:a3905957755600b268afb832312271df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3aac4b835376d593c61425a27da95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a1f3aac4b835376d593c61425a27da95b">SDRAMC_LPR_PASR_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ac31cf4e4d17818890f8274ec215da7b7">SDRAMC_LPR_PASR_Pos</a>)</td></tr>
<tr class="memdesc:a1f3aac4b835376d593c61425a27da95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Partial Array Self-refresh (only for low-power SDRAM)  <br /></td></tr>
<tr class="separator:a1f3aac4b835376d593c61425a27da95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31cf4e4d17818890f8274ec215da7b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ac31cf4e4d17818890f8274ec215da7b7">SDRAMC_LPR_PASR_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ac31cf4e4d17818890f8274ec215da7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714cc5a0920f1c7203ecdaa9215ac382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a714cc5a0920f1c7203ecdaa9215ac382">SDRAMC_LPR_TCSR</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a3cf0b78ace9992594db5b246c8d106c5">SDRAMC_LPR_TCSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#af6bc3953b7dba97bb2bb9e1b8c004a66">SDRAMC_LPR_TCSR_Pos</a>)))</td></tr>
<tr class="separator:a714cc5a0920f1c7203ecdaa9215ac382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf0b78ace9992594db5b246c8d106c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a3cf0b78ace9992594db5b246c8d106c5">SDRAMC_LPR_TCSR_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#af6bc3953b7dba97bb2bb9e1b8c004a66">SDRAMC_LPR_TCSR_Pos</a>)</td></tr>
<tr class="memdesc:a3cf0b78ace9992594db5b246c8d106c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Temperature Compensated Self-Refresh (only for low-power SDRAM)  <br /></td></tr>
<tr class="separator:a3cf0b78ace9992594db5b246c8d106c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bc3953b7dba97bb2bb9e1b8c004a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#af6bc3953b7dba97bb2bb9e1b8c004a66">SDRAMC_LPR_TCSR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af6bc3953b7dba97bb2bb9e1b8c004a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c996cb9777ac00a7c90e4e2994c771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#af2c996cb9777ac00a7c90e4e2994c771">SDRAMC_LPR_TIMEOUT</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#ab7e41d5e31cab5b5f8cd04a0b97623f8">SDRAMC_LPR_TIMEOUT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#af4ada37630164d82555b416fcc33d479">SDRAMC_LPR_TIMEOUT_Pos</a>)))</td></tr>
<tr class="separator:af2c996cb9777ac00a7c90e4e2994c771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b18dad66faaaf3f984388eb566f4204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a4b18dad66faaaf3f984388eb566f4204">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a4b18dad66faaaf3f984388eb566f4204"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode immediately after the end of the last transfer.  <br /></td></tr>
<tr class="separator:a4b18dad66faaaf3f984388eb566f4204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737b584db7f97ea868c1699ae04d128f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a737b584db7f97ea868c1699ae04d128f">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a737b584db7f97ea868c1699ae04d128f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer.  <br /></td></tr>
<tr class="separator:a737b584db7f97ea868c1699ae04d128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d90280c269cf4bd0f4a3b449eb316e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a76d90280c269cf4bd0f4a3b449eb316e">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a76d90280c269cf4bd0f4a3b449eb316e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer.  <br /></td></tr>
<tr class="separator:a76d90280c269cf4bd0f4a3b449eb316e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e41d5e31cab5b5f8cd04a0b97623f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ab7e41d5e31cab5b5f8cd04a0b97623f8">SDRAMC_LPR_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#af4ada37630164d82555b416fcc33d479">SDRAMC_LPR_TIMEOUT_Pos</a>)</td></tr>
<tr class="memdesc:ab7e41d5e31cab5b5f8cd04a0b97623f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Time to Define When Low-power Mode Is Enabled  <br /></td></tr>
<tr class="separator:ab7e41d5e31cab5b5f8cd04a0b97623f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ada37630164d82555b416fcc33d479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#af4ada37630164d82555b416fcc33d479">SDRAMC_LPR_TIMEOUT_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:af4ada37630164d82555b416fcc33d479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4754cfaa95548205d9995424233148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a3b4754cfaa95548205d9995424233148">SDRAMC_MDR_MD</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a3eddb1a81ffe147a091d483357b585b5">SDRAMC_MDR_MD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ad588404946ce7c78ff1feb2bf3d83e78">SDRAMC_MDR_MD_Pos</a>)))</td></tr>
<tr class="separator:a3b4754cfaa95548205d9995424233148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54634e004f87edf843872afabd377f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a54634e004f87edf843872afabd377f99">SDRAMC_MDR_MD_LPSDRAM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a54634e004f87edf843872afabd377f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MDR) Low-power SDRAM  <br /></td></tr>
<tr class="separator:a54634e004f87edf843872afabd377f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eddb1a81ffe147a091d483357b585b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a3eddb1a81ffe147a091d483357b585b5">SDRAMC_MDR_MD_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ad588404946ce7c78ff1feb2bf3d83e78">SDRAMC_MDR_MD_Pos</a>)</td></tr>
<tr class="memdesc:a3eddb1a81ffe147a091d483357b585b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MDR) Memory Device Type  <br /></td></tr>
<tr class="separator:a3eddb1a81ffe147a091d483357b585b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad588404946ce7c78ff1feb2bf3d83e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ad588404946ce7c78ff1feb2bf3d83e78">SDRAMC_MDR_MD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad588404946ce7c78ff1feb2bf3d83e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e5871eb2d51b6b76b578d6ee9fac5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ad8e5871eb2d51b6b76b578d6ee9fac5a">SDRAMC_MDR_MD_SDRAM</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ad8e5871eb2d51b6b76b578d6ee9fac5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MDR) SDRAM  <br /></td></tr>
<tr class="separator:ad8e5871eb2d51b6b76b578d6ee9fac5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1473c82ad59ab1ed88fb9574495f6a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a1473c82ad59ab1ed88fb9574495f6a3a">SDRAMC_MR_MODE</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#acdaa60492ad3d7bd04418bc59565bae0">SDRAMC_MR_MODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a7b83413d76755c787d191f8d7932aae5">SDRAMC_MR_MODE_Pos</a>)))</td></tr>
<tr class="separator:a1473c82ad59ab1ed88fb9574495f6a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1d17ced40da09fb053ffdc01ba3371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aba1d17ced40da09fb053ffdc01ba3371">SDRAMC_MR_MODE_ALLBANKS_PRECHARGE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aba1d17ced40da09fb053ffdc01ba3371"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues an "All Banks Precharge" command when the SDRAM device is accessed regardless of the cycle.  <br /></td></tr>
<tr class="separator:aba1d17ced40da09fb053ffdc01ba3371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41dfbb10fec9b1a9904dd3fce69713df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a41dfbb10fec9b1a9904dd3fce69713df">SDRAMC_MR_MODE_AUTO_REFRESH</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a41dfbb10fec9b1a9904dd3fce69713df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues an "Auto-Refresh" Command when the SDRAM device is accessed regardless of the cycle.  <br /></td></tr>
<tr class="separator:a41dfbb10fec9b1a9904dd3fce69713df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6872fc258eb413ae1d9224577c0f943f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a6872fc258eb413ae1d9224577c0f943f">SDRAMC_MR_MODE_DEEP_POWERDOWN</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6872fc258eb413ae1d9224577c0f943f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) Deep power-down mode.  <br /></td></tr>
<tr class="separator:a6872fc258eb413ae1d9224577c0f943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca10930eee15e668c7f807a234ad296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a1ca10930eee15e668c7f807a234ad296">SDRAMC_MR_MODE_EXT_LOAD_MODEREG</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a1ca10930eee15e668c7f807a234ad296"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues an "Extended Load Mode Register" command when the SDRAM device is accessed regardless of the cycle.  <br /></td></tr>
<tr class="separator:a1ca10930eee15e668c7f807a234ad296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6160e388cd7337dba8671ed252fdacb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a6160e388cd7337dba8671ed252fdacb0">SDRAMC_MR_MODE_LOAD_MODEREG</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6160e388cd7337dba8671ed252fdacb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues a "Load Mode Register" command when the SDRAM device is accessed regardless of the cycle.  <br /></td></tr>
<tr class="separator:a6160e388cd7337dba8671ed252fdacb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaa60492ad3d7bd04418bc59565bae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#acdaa60492ad3d7bd04418bc59565bae0">SDRAMC_MR_MODE_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a7b83413d76755c787d191f8d7932aae5">SDRAMC_MR_MODE_Pos</a>)</td></tr>
<tr class="memdesc:acdaa60492ad3d7bd04418bc59565bae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) SDRAMC Command Mode  <br /></td></tr>
<tr class="separator:acdaa60492ad3d7bd04418bc59565bae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e6fe3eaee26b352b8a8315c6204ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a82e6fe3eaee26b352b8a8315c6204ae9">SDRAMC_MR_MODE_NOP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a82e6fe3eaee26b352b8a8315c6204ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues a NOP command when the SDRAM device is accessed regardless of the cycle.  <br /></td></tr>
<tr class="separator:a82e6fe3eaee26b352b8a8315c6204ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4706f6a74025d5616e1571c4714f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a0c4706f6a74025d5616e1571c4714f48">SDRAMC_MR_MODE_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a0c4706f6a74025d5616e1571c4714f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) Normal mode.  <br /></td></tr>
<tr class="separator:a0c4706f6a74025d5616e1571c4714f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b83413d76755c787d191f8d7932aae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a7b83413d76755c787d191f8d7932aae5">SDRAMC_MR_MODE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7b83413d76755c787d191f8d7932aae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d0693d05589c88b5ed246cbec550fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aa7d0693d05589c88b5ed246cbec550fb">SDRAMC_OCMS_KEY1_KEY1</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#acf5e68d8ab3cc5daf2f333348c5c4fcb">SDRAMC_OCMS_KEY1_KEY1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ad1de5ecd60e4ee0c85d88e8629189758">SDRAMC_OCMS_KEY1_KEY1_Pos</a>)))</td></tr>
<tr class="separator:aa7d0693d05589c88b5ed246cbec550fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5e68d8ab3cc5daf2f333348c5c4fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#acf5e68d8ab3cc5daf2f333348c5c4fcb">SDRAMC_OCMS_KEY1_KEY1_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ad1de5ecd60e4ee0c85d88e8629189758">SDRAMC_OCMS_KEY1_KEY1_Pos</a>)</td></tr>
<tr class="memdesc:acf5e68d8ab3cc5daf2f333348c5c4fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_OCMS_KEY1) Off-chip Memory Scrambling (OCMS) Key Part 1  <br /></td></tr>
<tr class="separator:acf5e68d8ab3cc5daf2f333348c5c4fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1de5ecd60e4ee0c85d88e8629189758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ad1de5ecd60e4ee0c85d88e8629189758">SDRAMC_OCMS_KEY1_KEY1_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad1de5ecd60e4ee0c85d88e8629189758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7b60dd7970cf6a278623e5d9f74205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aca7b60dd7970cf6a278623e5d9f74205">SDRAMC_OCMS_KEY2_KEY2</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#adf72e098f3b0fbc622694203aae6fa80">SDRAMC_OCMS_KEY2_KEY2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a7a2a31e2cacb71d4e7ef8788168221b0">SDRAMC_OCMS_KEY2_KEY2_Pos</a>)))</td></tr>
<tr class="separator:aca7b60dd7970cf6a278623e5d9f74205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf72e098f3b0fbc622694203aae6fa80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#adf72e098f3b0fbc622694203aae6fa80">SDRAMC_OCMS_KEY2_KEY2_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a7a2a31e2cacb71d4e7ef8788168221b0">SDRAMC_OCMS_KEY2_KEY2_Pos</a>)</td></tr>
<tr class="memdesc:adf72e098f3b0fbc622694203aae6fa80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_OCMS_KEY2) Off-chip Memory Scrambling (OCMS) Key Part 2  <br /></td></tr>
<tr class="separator:adf72e098f3b0fbc622694203aae6fa80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2a31e2cacb71d4e7ef8788168221b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a7a2a31e2cacb71d4e7ef8788168221b0">SDRAMC_OCMS_KEY2_KEY2_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7a2a31e2cacb71d4e7ef8788168221b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665c2b909e7ffd6918ba820562db84f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a665c2b909e7ffd6918ba820562db84f5">SDRAMC_OCMS_SDR_SE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a665c2b909e7ffd6918ba820562db84f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_OCMS) SDRAM Memory Controller Scrambling Enable  <br /></td></tr>
<tr class="separator:a665c2b909e7ffd6918ba820562db84f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc355de6cddf48f11461c56d1cb46c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#afc355de6cddf48f11461c56d1cb46c97">SDRAMC_TR_COUNT</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#aca4fbaaa50b44ea9388e2020a879870c">SDRAMC_TR_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a2beca5089dcffd6ba940bd1bdb676bc6">SDRAMC_TR_COUNT_Pos</a>)))</td></tr>
<tr class="separator:afc355de6cddf48f11461c56d1cb46c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4fbaaa50b44ea9388e2020a879870c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#aca4fbaaa50b44ea9388e2020a879870c">SDRAMC_TR_COUNT_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a2beca5089dcffd6ba940bd1bdb676bc6">SDRAMC_TR_COUNT_Pos</a>)</td></tr>
<tr class="memdesc:aca4fbaaa50b44ea9388e2020a879870c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_TR) SDRAMC Refresh Timer Count  <br /></td></tr>
<tr class="separator:aca4fbaaa50b44ea9388e2020a879870c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2beca5089dcffd6ba940bd1bdb676bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a2beca5089dcffd6ba940bd1bdb676bc6">SDRAMC_TR_COUNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2beca5089dcffd6ba940bd1bdb676bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32da46f8ab3376dbc0767216d1883249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a32da46f8ab3376dbc0767216d1883249">SDRAMC_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a1f0bb5e7320b17cef3763688294e96e5">SDRAMC_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:a32da46f8ab3376dbc0767216d1883249"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:a32da46f8ab3376dbc0767216d1883249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0bb5e7320b17cef3763688294e96e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a1f0bb5e7320b17cef3763688294e96e5">SDRAMC_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a1f0bb5e7320b17cef3763688294e96e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8519592e4fb5379969def2c7c065ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#ab8519592e4fb5379969def2c7c065ae6">SDRAMC_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a0c66833011c818f47a151c6ecbc58bbf">SDRAMC_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:ab8519592e4fb5379969def2c7c065ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_VERSION) Version of the Hardware Module  <br /></td></tr>
<tr class="separator:ab8519592e4fb5379969def2c7c065ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c66833011c818f47a151c6ecbc58bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2sdramc_8h.html#a0c66833011c818f47a151c6ecbc58bbf">SDRAMC_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0c66833011c818f47a151c6ecbc58bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0643f697747256d36c7ad81e97b3000b" name="a0643f697747256d36c7ad81e97b3000b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0643f697747256d36c7ad81e97b3000b">&#9670;&#160;</a></span>SDRAMC_CFR1_TMRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CFR1_TMRD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#abc54aca416197045793d42cfe980f10a">SDRAMC_CFR1_TMRD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a21c5b8b7e1889c494fd69fcbc3175410">SDRAMC_CFR1_TMRD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00162">162</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="abc54aca416197045793d42cfe980f10a" name="abc54aca416197045793d42cfe980f10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc54aca416197045793d42cfe980f10a">&#9670;&#160;</a></span>SDRAMC_CFR1_TMRD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CFR1_TMRD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a21c5b8b7e1889c494fd69fcbc3175410">SDRAMC_CFR1_TMRD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CFR1) Load Mode Register Command to Active or Refresh Command </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00161">161</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a21c5b8b7e1889c494fd69fcbc3175410" name="a21c5b8b7e1889c494fd69fcbc3175410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c5b8b7e1889c494fd69fcbc3175410">&#9670;&#160;</a></span>SDRAMC_CFR1_TMRD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CFR1_TMRD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00160">160</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="abc644004097150e3cf4d80a5540da95c" name="abc644004097150e3cf4d80a5540da95c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc644004097150e3cf4d80a5540da95c">&#9670;&#160;</a></span>SDRAMC_CFR1_UNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CFR1_UNAL&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CFR1) Support Unaligned Access </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00163">163</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a16295cfaf852fe704ab8a4fd0ab76b72" name="a16295cfaf852fe704ab8a4fd0ab76b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16295cfaf852fe704ab8a4fd0ab76b72">&#9670;&#160;</a></span>SDRAMC_CFR1_UNAL_SUPPORTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CFR1_UNAL_SUPPORTED&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CFR1) Unaligned access is supported. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00165">165</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a7630b9e94e0b55709c29c831faa21299" name="a7630b9e94e0b55709c29c831faa21299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7630b9e94e0b55709c29c831faa21299">&#9670;&#160;</a></span>SDRAMC_CFR1_UNAL_UNSUPPORTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CFR1_UNAL_UNSUPPORTED&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CFR1) Unaligned access is not supported. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00164">164</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a461f85846c604ec051beff5e76c76668" name="a461f85846c604ec051beff5e76c76668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461f85846c604ec051beff5e76c76668">&#9670;&#160;</a></span>SDRAMC_CR_CAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a3e368b10da60b3485eee4abc3dd4037a">SDRAMC_CR_CAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a037d40cbb2c2ecb7f37a12f510dc7295">SDRAMC_CR_CAS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00099">99</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a512aa52caf5e6b321cecb9e30094b5d2" name="a512aa52caf5e6b321cecb9e30094b5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512aa52caf5e6b321cecb9e30094b5d2">&#9670;&#160;</a></span>SDRAMC_CR_CAS_LATENCY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_LATENCY1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 1 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00100">100</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a85b63ae30dbc3d2139e4958f76f2ebaf" name="a85b63ae30dbc3d2139e4958f76f2ebaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b63ae30dbc3d2139e4958f76f2ebaf">&#9670;&#160;</a></span>SDRAMC_CR_CAS_LATENCY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_LATENCY2&#160;&#160;&#160;(0x2u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 2 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00101">101</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a7cc4aaf33734f3fe0f86f512d2170e19" name="a7cc4aaf33734f3fe0f86f512d2170e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cc4aaf33734f3fe0f86f512d2170e19">&#9670;&#160;</a></span>SDRAMC_CR_CAS_LATENCY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_LATENCY3&#160;&#160;&#160;(0x3u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 3 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00102">102</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a3e368b10da60b3485eee4abc3dd4037a" name="a3e368b10da60b3485eee4abc3dd4037a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e368b10da60b3485eee4abc3dd4037a">&#9670;&#160;</a></span>SDRAMC_CR_CAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a037d40cbb2c2ecb7f37a12f510dc7295">SDRAMC_CR_CAS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) CAS Latency </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00098">98</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a037d40cbb2c2ecb7f37a12f510dc7295" name="a037d40cbb2c2ecb7f37a12f510dc7295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a037d40cbb2c2ecb7f37a12f510dc7295">&#9670;&#160;</a></span>SDRAMC_CR_CAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_Pos&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00097">97</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a9bc861e1465dd27311ec35978f066d51" name="a9bc861e1465dd27311ec35978f066d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc861e1465dd27311ec35978f066d51">&#9670;&#160;</a></span>SDRAMC_CR_DBW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_DBW&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Data Bus Width </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00103">103</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aa83f9d512592a007f4177d8b21aceeb9" name="aa83f9d512592a007f4177d8b21aceeb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83f9d512592a007f4177d8b21aceeb9">&#9670;&#160;</a></span>SDRAMC_CR_NB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NB&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Number of Banks </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00094">94</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a09c966d636598efa8ace4332cdbcea30" name="a09c966d636598efa8ace4332cdbcea30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c966d636598efa8ace4332cdbcea30">&#9670;&#160;</a></span>SDRAMC_CR_NB_BANK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NB_BANK2&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 2 banks </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00095">95</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a09e41a7ce39344dc1935953089d10a21" name="a09e41a7ce39344dc1935953089d10a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e41a7ce39344dc1935953089d10a21">&#9670;&#160;</a></span>SDRAMC_CR_NB_BANK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NB_BANK4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 4 banks </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00096">96</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a31b2a81761c85b0456fabe0dd17c28bc" name="a31b2a81761c85b0456fabe0dd17c28bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b2a81761c85b0456fabe0dd17c28bc">&#9670;&#160;</a></span>SDRAMC_CR_NC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a1797ab12602a16425aa7673061022f49">SDRAMC_CR_NC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a41dc93e46bc0cf2fb176ef88a48b3d27">SDRAMC_CR_NC_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00083">83</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a5147593b19e8e0b404ffabc5bd626cb8" name="a5147593b19e8e0b404ffabc5bd626cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5147593b19e8e0b404ffabc5bd626cb8">&#9670;&#160;</a></span>SDRAMC_CR_NC_COL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_COL10&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 10 column bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00086">86</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a3c75bffcfadcd9979e72cec01fa1957b" name="a3c75bffcfadcd9979e72cec01fa1957b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c75bffcfadcd9979e72cec01fa1957b">&#9670;&#160;</a></span>SDRAMC_CR_NC_COL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_COL11&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 11 column bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00087">87</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a6a42732fa0a63d5107af0df282b0b991" name="a6a42732fa0a63d5107af0df282b0b991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a42732fa0a63d5107af0df282b0b991">&#9670;&#160;</a></span>SDRAMC_CR_NC_COL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_COL8&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 8 column bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00084">84</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="af7a435ff523a39fef93816ea28f59a77" name="af7a435ff523a39fef93816ea28f59a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a435ff523a39fef93816ea28f59a77">&#9670;&#160;</a></span>SDRAMC_CR_NC_COL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_COL9&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 9 column bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00085">85</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a1797ab12602a16425aa7673061022f49" name="a1797ab12602a16425aa7673061022f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1797ab12602a16425aa7673061022f49">&#9670;&#160;</a></span>SDRAMC_CR_NC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a41dc93e46bc0cf2fb176ef88a48b3d27">SDRAMC_CR_NC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Number of Column Bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00082">82</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a41dc93e46bc0cf2fb176ef88a48b3d27" name="a41dc93e46bc0cf2fb176ef88a48b3d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41dc93e46bc0cf2fb176ef88a48b3d27">&#9670;&#160;</a></span>SDRAMC_CR_NC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00081">81</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aff3c51cd62458e6e25e809ca22ba929b" name="aff3c51cd62458e6e25e809ca22ba929b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff3c51cd62458e6e25e809ca22ba929b">&#9670;&#160;</a></span>SDRAMC_CR_NR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a3534444ef11950673112c0ca84da1607">SDRAMC_CR_NR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a1778147fa08d5e7184bcace07008b30b">SDRAMC_CR_NR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00090">90</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a3534444ef11950673112c0ca84da1607" name="a3534444ef11950673112c0ca84da1607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3534444ef11950673112c0ca84da1607">&#9670;&#160;</a></span>SDRAMC_CR_NR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a1778147fa08d5e7184bcace07008b30b">SDRAMC_CR_NR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Number of Row Bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00089">89</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a1778147fa08d5e7184bcace07008b30b" name="a1778147fa08d5e7184bcace07008b30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1778147fa08d5e7184bcace07008b30b">&#9670;&#160;</a></span>SDRAMC_CR_NR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00088">88</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a00df4e255ec24d32ee007d94abeff9d4" name="a00df4e255ec24d32ee007d94abeff9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00df4e255ec24d32ee007d94abeff9d4">&#9670;&#160;</a></span>SDRAMC_CR_NR_ROW11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_ROW11&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 11 row bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00091">91</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a4922349dfc2b0d71b5205c260039c0d9" name="a4922349dfc2b0d71b5205c260039c0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4922349dfc2b0d71b5205c260039c0d9">&#9670;&#160;</a></span>SDRAMC_CR_NR_ROW12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_ROW12&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 12 row bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00092">92</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aba863b1112fe45c0845e1b5f7ea0e971" name="aba863b1112fe45c0845e1b5f7ea0e971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba863b1112fe45c0845e1b5f7ea0e971">&#9670;&#160;</a></span>SDRAMC_CR_NR_ROW13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_ROW13&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 13 row bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00093">93</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="acaaf5de0223bd513b2eb4c4a319cea51" name="acaaf5de0223bd513b2eb4c4a319cea51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaaf5de0223bd513b2eb4c4a319cea51">&#9670;&#160;</a></span>SDRAMC_CR_TRAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRAS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#af1558efc1f40cdb97cc34153533fbbc9">SDRAMC_CR_TRAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a07627a9a4e4e505cd66d023db19f3c7f">SDRAMC_CR_TRAS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00118">118</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="af1558efc1f40cdb97cc34153533fbbc9" name="af1558efc1f40cdb97cc34153533fbbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1558efc1f40cdb97cc34153533fbbc9">&#9670;&#160;</a></span>SDRAMC_CR_TRAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRAS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a07627a9a4e4e505cd66d023db19f3c7f">SDRAMC_CR_TRAS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Active to Precharge Delay </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00117">117</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a07627a9a4e4e505cd66d023db19f3c7f" name="a07627a9a4e4e505cd66d023db19f3c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07627a9a4e4e505cd66d023db19f3c7f">&#9670;&#160;</a></span>SDRAMC_CR_TRAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRAS_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00116">116</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a623cac6db29b9321ff334c1b70f14991" name="a623cac6db29b9321ff334c1b70f14991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a623cac6db29b9321ff334c1b70f14991">&#9670;&#160;</a></span>SDRAMC_CR_TRC_TRFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRC_TRFC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a182e47239305c61c0c43aa8895ca8317">SDRAMC_CR_TRC_TRFC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#aa7d7a95f3b81570c423b2f2f1ac9cf1f">SDRAMC_CR_TRC_TRFC_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00109">109</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a182e47239305c61c0c43aa8895ca8317" name="a182e47239305c61c0c43aa8895ca8317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a182e47239305c61c0c43aa8895ca8317">&#9670;&#160;</a></span>SDRAMC_CR_TRC_TRFC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRC_TRFC_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#aa7d7a95f3b81570c423b2f2f1ac9cf1f">SDRAMC_CR_TRC_TRFC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Row Cycle Delay and Row Refresh Cycle </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00108">108</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aa7d7a95f3b81570c423b2f2f1ac9cf1f" name="aa7d7a95f3b81570c423b2f2f1ac9cf1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d7a95f3b81570c423b2f2f1ac9cf1f">&#9670;&#160;</a></span>SDRAMC_CR_TRC_TRFC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRC_TRFC_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00107">107</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="abf45282965293172dbedf9217d953896" name="abf45282965293172dbedf9217d953896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf45282965293172dbedf9217d953896">&#9670;&#160;</a></span>SDRAMC_CR_TRCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRCD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a01695ba0657dcbeed2cee9e0663cd5f0">SDRAMC_CR_TRCD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ac5fedc099b6e629b8dfe27e314d882c7">SDRAMC_CR_TRCD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00115">115</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a01695ba0657dcbeed2cee9e0663cd5f0" name="a01695ba0657dcbeed2cee9e0663cd5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01695ba0657dcbeed2cee9e0663cd5f0">&#9670;&#160;</a></span>SDRAMC_CR_TRCD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRCD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ac5fedc099b6e629b8dfe27e314d882c7">SDRAMC_CR_TRCD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Row to Column Delay </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00114">114</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ac5fedc099b6e629b8dfe27e314d882c7" name="ac5fedc099b6e629b8dfe27e314d882c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5fedc099b6e629b8dfe27e314d882c7">&#9670;&#160;</a></span>SDRAMC_CR_TRCD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRCD_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00113">113</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a170e2cc431a2c063a4b246776ca32bbd" name="a170e2cc431a2c063a4b246776ca32bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170e2cc431a2c063a4b246776ca32bbd">&#9670;&#160;</a></span>SDRAMC_CR_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a337da762fbb5777b101154a98952b6cd">SDRAMC_CR_TRP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#acf1c97a4c91fac76bf280afd5125529a">SDRAMC_CR_TRP_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00112">112</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a337da762fbb5777b101154a98952b6cd" name="a337da762fbb5777b101154a98952b6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337da762fbb5777b101154a98952b6cd">&#9670;&#160;</a></span>SDRAMC_CR_TRP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRP_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#acf1c97a4c91fac76bf280afd5125529a">SDRAMC_CR_TRP_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Row Precharge Delay </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00111">111</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="acf1c97a4c91fac76bf280afd5125529a" name="acf1c97a4c91fac76bf280afd5125529a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1c97a4c91fac76bf280afd5125529a">&#9670;&#160;</a></span>SDRAMC_CR_TRP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRP_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00110">110</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a8f3147e76e93a2925737fd1a3cc26c3f" name="a8f3147e76e93a2925737fd1a3cc26c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3147e76e93a2925737fd1a3cc26c3f">&#9670;&#160;</a></span>SDRAMC_CR_TWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TWR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a0029b715093ee8046f1ed2d5d8fda9f3">SDRAMC_CR_TWR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ab11cbeeadb10a5ea0e812940afc6a525">SDRAMC_CR_TWR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00106">106</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a0029b715093ee8046f1ed2d5d8fda9f3" name="a0029b715093ee8046f1ed2d5d8fda9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0029b715093ee8046f1ed2d5d8fda9f3">&#9670;&#160;</a></span>SDRAMC_CR_TWR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TWR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ab11cbeeadb10a5ea0e812940afc6a525">SDRAMC_CR_TWR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Write Recovery Delay </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00105">105</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ab11cbeeadb10a5ea0e812940afc6a525" name="ab11cbeeadb10a5ea0e812940afc6a525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11cbeeadb10a5ea0e812940afc6a525">&#9670;&#160;</a></span>SDRAMC_CR_TWR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TWR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00104">104</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aee765eb27a4049e7f5c3fa90baae82ad" name="aee765eb27a4049e7f5c3fa90baae82ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee765eb27a4049e7f5c3fa90baae82ad">&#9670;&#160;</a></span>SDRAMC_CR_TXSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TXSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a469741668aba998eb63aa667c2de9aed">SDRAMC_CR_TXSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a880f8043085c6f8dfbd8ca05786363d1">SDRAMC_CR_TXSR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00121">121</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a469741668aba998eb63aa667c2de9aed" name="a469741668aba998eb63aa667c2de9aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469741668aba998eb63aa667c2de9aed">&#9670;&#160;</a></span>SDRAMC_CR_TXSR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TXSR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a880f8043085c6f8dfbd8ca05786363d1">SDRAMC_CR_TXSR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Exit Self Refresh to Active Delay </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00120">120</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a880f8043085c6f8dfbd8ca05786363d1" name="a880f8043085c6f8dfbd8ca05786363d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a880f8043085c6f8dfbd8ca05786363d1">&#9670;&#160;</a></span>SDRAMC_CR_TXSR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TXSR_Pos&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00119">119</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ae7b9934547fab4d9c3a2b9472962c58e" name="ae7b9934547fab4d9c3a2b9472962c58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b9934547fab4d9c3a2b9472962c58e">&#9670;&#160;</a></span>SDRAMC_IDR_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_IDR_RES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_IDR) Refresh Error Status </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00148">148</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aa950bc615ad0d78364e3fd8b18f4d1b9" name="aa950bc615ad0d78364e3fd8b18f4d1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa950bc615ad0d78364e3fd8b18f4d1b9">&#9670;&#160;</a></span>SDRAMC_IER_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_IER_RES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_IER) Refresh Error Status </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00146">146</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a9ccd95650afa502e07e683effd55cef5" name="a9ccd95650afa502e07e683effd55cef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ccd95650afa502e07e683effd55cef5">&#9670;&#160;</a></span>SDRAMC_IMR_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_IMR_RES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_IMR) Refresh Error Status </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00150">150</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="abd76cff3fff4cd78071707f2d4be8c8d" name="abd76cff3fff4cd78071707f2d4be8c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd76cff3fff4cd78071707f2d4be8c8d">&#9670;&#160;</a></span>SDRAMC_ISR_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_ISR_RES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_ISR) Refresh Error Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00152">152</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a1433c3d39d5adffc4a00155c53699eef" name="a1433c3d39d5adffc4a00155c53699eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1433c3d39d5adffc4a00155c53699eef">&#9670;&#160;</a></span>SDRAMC_LPR_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_DS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a038da98987038f17dcd8df3004cb3c21">SDRAMC_LPR_DS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a72c9423094e3267d46c7897a3fa4c46f">SDRAMC_LPR_DS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00138">138</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a038da98987038f17dcd8df3004cb3c21" name="a038da98987038f17dcd8df3004cb3c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a038da98987038f17dcd8df3004cb3c21">&#9670;&#160;</a></span>SDRAMC_LPR_DS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_DS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a72c9423094e3267d46c7897a3fa4c46f">SDRAMC_LPR_DS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Drive Strength (only for low-power SDRAM) </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00137">137</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a72c9423094e3267d46c7897a3fa4c46f" name="a72c9423094e3267d46c7897a3fa4c46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c9423094e3267d46c7897a3fa4c46f">&#9670;&#160;</a></span>SDRAMC_LPR_DS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_DS_Pos&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00136">136</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ab161bbb5374a78c81f9c239ed1a6f47f" name="ab161bbb5374a78c81f9c239ed1a6f47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab161bbb5374a78c81f9c239ed1a6f47f">&#9670;&#160;</a></span>SDRAMC_LPR_LPCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a21d4922790f46dc0a371e4d8991b1dc9">SDRAMC_LPR_LPCB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#abe23a3739fdd74adf804a3f7a43e7263">SDRAMC_LPR_LPCB_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00125">125</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a9b4b932aa543dec35ca71ff76ce03824" name="a9b4b932aa543dec35ca71ff76ce03824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b4b932aa543dec35ca71ff76ce03824">&#9670;&#160;</a></span>SDRAMC_LPR_LPCB_DEEP_POWER_DOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_DEEP_POWER_DOWN&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAMC issues a Deep Power-down command to the SDRAM device. </p>
<p>This mode is unique to low-power SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00129">129</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a0840e1b152c569774398b869920fecac" name="a0840e1b152c569774398b869920fecac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0840e1b152c569774398b869920fecac">&#9670;&#160;</a></span>SDRAMC_LPR_LPCB_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Low Power Feature is inhibited: no Power-down, Self-refresh or Deep Power-down command is issued to the SDRAM device. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00126">126</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a21d4922790f46dc0a371e4d8991b1dc9" name="a21d4922790f46dc0a371e4d8991b1dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d4922790f46dc0a371e4d8991b1dc9">&#9670;&#160;</a></span>SDRAMC_LPR_LPCB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#abe23a3739fdd74adf804a3f7a43e7263">SDRAMC_LPR_LPCB_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Low-power Configuration Bits </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00124">124</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="abe23a3739fdd74adf804a3f7a43e7263" name="abe23a3739fdd74adf804a3f7a43e7263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe23a3739fdd74adf804a3f7a43e7263">&#9670;&#160;</a></span>SDRAMC_LPR_LPCB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00123">123</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a195f584a9ef10e6387ceb2d9a0352b38" name="a195f584a9ef10e6387ceb2d9a0352b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195f584a9ef10e6387ceb2d9a0352b38">&#9670;&#160;</a></span>SDRAMC_LPR_LPCB_POWER_DOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_POWER_DOWN&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAMC issues a Power-down Command to the SDRAM device after each access, the SDCKE signal is set to low. </p>
<p>The SDRAM device leaves the Power-down Mode when accessed and enters it after the access. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00128">128</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aefe4b0dcfa1de94c0143c7ae9aba43a3" name="aefe4b0dcfa1de94c0143c7ae9aba43a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe4b0dcfa1de94c0143c7ae9aba43a3">&#9670;&#160;</a></span>SDRAMC_LPR_LPCB_SELF_REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_SELF_REFRESH&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAMC issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low. </p>
<p>The SDRAM device leaves the Self Refresh Mode when accessed and enters it after the access. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00127">127</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a3905957755600b268afb832312271df5" name="a3905957755600b268afb832312271df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3905957755600b268afb832312271df5">&#9670;&#160;</a></span>SDRAMC_LPR_PASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_PASR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a1f3aac4b835376d593c61425a27da95b">SDRAMC_LPR_PASR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ac31cf4e4d17818890f8274ec215da7b7">SDRAMC_LPR_PASR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00132">132</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a1f3aac4b835376d593c61425a27da95b" name="a1f3aac4b835376d593c61425a27da95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3aac4b835376d593c61425a27da95b">&#9670;&#160;</a></span>SDRAMC_LPR_PASR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_PASR_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ac31cf4e4d17818890f8274ec215da7b7">SDRAMC_LPR_PASR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Partial Array Self-refresh (only for low-power SDRAM) </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00131">131</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ac31cf4e4d17818890f8274ec215da7b7" name="ac31cf4e4d17818890f8274ec215da7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31cf4e4d17818890f8274ec215da7b7">&#9670;&#160;</a></span>SDRAMC_LPR_PASR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_PASR_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00130">130</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a714cc5a0920f1c7203ecdaa9215ac382" name="a714cc5a0920f1c7203ecdaa9215ac382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a714cc5a0920f1c7203ecdaa9215ac382">&#9670;&#160;</a></span>SDRAMC_LPR_TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TCSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a3cf0b78ace9992594db5b246c8d106c5">SDRAMC_LPR_TCSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#af6bc3953b7dba97bb2bb9e1b8c004a66">SDRAMC_LPR_TCSR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00135">135</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a3cf0b78ace9992594db5b246c8d106c5" name="a3cf0b78ace9992594db5b246c8d106c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cf0b78ace9992594db5b246c8d106c5">&#9670;&#160;</a></span>SDRAMC_LPR_TCSR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TCSR_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#af6bc3953b7dba97bb2bb9e1b8c004a66">SDRAMC_LPR_TCSR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Temperature Compensated Self-Refresh (only for low-power SDRAM) </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00134">134</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="af6bc3953b7dba97bb2bb9e1b8c004a66" name="af6bc3953b7dba97bb2bb9e1b8c004a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6bc3953b7dba97bb2bb9e1b8c004a66">&#9670;&#160;</a></span>SDRAMC_LPR_TCSR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TCSR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00133">133</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="af2c996cb9777ac00a7c90e4e2994c771" name="af2c996cb9777ac00a7c90e4e2994c771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c996cb9777ac00a7c90e4e2994c771">&#9670;&#160;</a></span>SDRAMC_LPR_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#ab7e41d5e31cab5b5f8cd04a0b97623f8">SDRAMC_LPR_TIMEOUT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#af4ada37630164d82555b416fcc33d479">SDRAMC_LPR_TIMEOUT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00141">141</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a4b18dad66faaaf3f984388eb566f4204" name="a4b18dad66faaaf3f984388eb566f4204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b18dad66faaaf3f984388eb566f4204">&#9670;&#160;</a></span>SDRAMC_LPR_TIMEOUT_LP_LAST_XFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode immediately after the end of the last transfer. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00142">142</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a737b584db7f97ea868c1699ae04d128f" name="a737b584db7f97ea868c1699ae04d128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737b584db7f97ea868c1699ae04d128f">&#9670;&#160;</a></span>SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00144">144</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a76d90280c269cf4bd0f4a3b449eb316e" name="a76d90280c269cf4bd0f4a3b449eb316e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d90280c269cf4bd0f4a3b449eb316e">&#9670;&#160;</a></span>SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00143">143</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ab7e41d5e31cab5b5f8cd04a0b97623f8" name="ab7e41d5e31cab5b5f8cd04a0b97623f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e41d5e31cab5b5f8cd04a0b97623f8">&#9670;&#160;</a></span>SDRAMC_LPR_TIMEOUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#af4ada37630164d82555b416fcc33d479">SDRAMC_LPR_TIMEOUT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Time to Define When Low-power Mode Is Enabled </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00140">140</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="af4ada37630164d82555b416fcc33d479" name="af4ada37630164d82555b416fcc33d479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ada37630164d82555b416fcc33d479">&#9670;&#160;</a></span>SDRAMC_LPR_TIMEOUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00139">139</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a3b4754cfaa95548205d9995424233148" name="a3b4754cfaa95548205d9995424233148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b4754cfaa95548205d9995424233148">&#9670;&#160;</a></span>SDRAMC_MDR_MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#a3eddb1a81ffe147a091d483357b585b5">SDRAMC_MDR_MD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ad588404946ce7c78ff1feb2bf3d83e78">SDRAMC_MDR_MD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00156">156</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a54634e004f87edf843872afabd377f99" name="a54634e004f87edf843872afabd377f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54634e004f87edf843872afabd377f99">&#9670;&#160;</a></span>SDRAMC_MDR_MD_LPSDRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD_LPSDRAM&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MDR) Low-power SDRAM </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00158">158</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a3eddb1a81ffe147a091d483357b585b5" name="a3eddb1a81ffe147a091d483357b585b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eddb1a81ffe147a091d483357b585b5">&#9670;&#160;</a></span>SDRAMC_MDR_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ad588404946ce7c78ff1feb2bf3d83e78">SDRAMC_MDR_MD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MDR) Memory Device Type </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00155">155</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ad588404946ce7c78ff1feb2bf3d83e78" name="ad588404946ce7c78ff1feb2bf3d83e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad588404946ce7c78ff1feb2bf3d83e78">&#9670;&#160;</a></span>SDRAMC_MDR_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00154">154</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ad8e5871eb2d51b6b76b578d6ee9fac5a" name="ad8e5871eb2d51b6b76b578d6ee9fac5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e5871eb2d51b6b76b578d6ee9fac5a">&#9670;&#160;</a></span>SDRAMC_MDR_MD_SDRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD_SDRAM&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MDR) SDRAM </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00157">157</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a1473c82ad59ab1ed88fb9574495f6a3a" name="a1473c82ad59ab1ed88fb9574495f6a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1473c82ad59ab1ed88fb9574495f6a3a">&#9670;&#160;</a></span>SDRAMC_MR_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#acdaa60492ad3d7bd04418bc59565bae0">SDRAMC_MR_MODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a7b83413d76755c787d191f8d7932aae5">SDRAMC_MR_MODE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00068">68</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aba1d17ced40da09fb053ffdc01ba3371" name="aba1d17ced40da09fb053ffdc01ba3371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1d17ced40da09fb053ffdc01ba3371">&#9670;&#160;</a></span>SDRAMC_MR_MODE_ALLBANKS_PRECHARGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_ALLBANKS_PRECHARGE&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAMC issues an "All Banks Precharge" command when the SDRAM device is accessed regardless of the cycle. </p>
<p>To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00071">71</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a41dfbb10fec9b1a9904dd3fce69713df" name="a41dfbb10fec9b1a9904dd3fce69713df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41dfbb10fec9b1a9904dd3fce69713df">&#9670;&#160;</a></span>SDRAMC_MR_MODE_AUTO_REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_AUTO_REFRESH&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAMC issues an "Auto-Refresh" Command when the SDRAM device is accessed regardless of the cycle. </p>
<p>Previously, an "All Banks Precharge" command must be issued. To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00073">73</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a6872fc258eb413ae1d9224577c0f943f" name="a6872fc258eb413ae1d9224577c0f943f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6872fc258eb413ae1d9224577c0f943f">&#9670;&#160;</a></span>SDRAMC_MR_MODE_DEEP_POWERDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_DEEP_POWERDOWN&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) Deep power-down mode. </p>
<p>Enters deep power-down mode. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00075">75</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a1ca10930eee15e668c7f807a234ad296" name="a1ca10930eee15e668c7f807a234ad296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca10930eee15e668c7f807a234ad296">&#9670;&#160;</a></span>SDRAMC_MR_MODE_EXT_LOAD_MODEREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_EXT_LOAD_MODEREG&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAMC issues an "Extended Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. </p>
<p>To activate this mode, the "Extended Load Mode Register" command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00074">74</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a6160e388cd7337dba8671ed252fdacb0" name="a6160e388cd7337dba8671ed252fdacb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6160e388cd7337dba8671ed252fdacb0">&#9670;&#160;</a></span>SDRAMC_MR_MODE_LOAD_MODEREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_LOAD_MODEREG&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAMC issues a "Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. </p>
<p>To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00072">72</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="acdaa60492ad3d7bd04418bc59565bae0" name="acdaa60492ad3d7bd04418bc59565bae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdaa60492ad3d7bd04418bc59565bae0">&#9670;&#160;</a></span>SDRAMC_MR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a7b83413d76755c787d191f8d7932aae5">SDRAMC_MR_MODE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) SDRAMC Command Mode </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00067">67</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a82e6fe3eaee26b352b8a8315c6204ae9" name="a82e6fe3eaee26b352b8a8315c6204ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e6fe3eaee26b352b8a8315c6204ae9">&#9670;&#160;</a></span>SDRAMC_MR_MODE_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_NOP&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAMC issues a NOP command when the SDRAM device is accessed regardless of the cycle. </p>
<p>To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00070">70</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a0c4706f6a74025d5616e1571c4714f48" name="a0c4706f6a74025d5616e1571c4714f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4706f6a74025d5616e1571c4714f48">&#9670;&#160;</a></span>SDRAMC_MR_MODE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_NORMAL&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) Normal mode. </p>
<p>Any access to the SDRAM is decoded normally. To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00069">69</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a7b83413d76755c787d191f8d7932aae5" name="a7b83413d76755c787d191f8d7932aae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b83413d76755c787d191f8d7932aae5">&#9670;&#160;</a></span>SDRAMC_MR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00066">66</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aa7d0693d05589c88b5ed246cbec550fb" name="aa7d0693d05589c88b5ed246cbec550fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d0693d05589c88b5ed246cbec550fb">&#9670;&#160;</a></span>SDRAMC_OCMS_KEY1_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_OCMS_KEY1_KEY1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#acf5e68d8ab3cc5daf2f333348c5c4fcb">SDRAMC_OCMS_KEY1_KEY1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ad1de5ecd60e4ee0c85d88e8629189758">SDRAMC_OCMS_KEY1_KEY1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00171">171</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="acf5e68d8ab3cc5daf2f333348c5c4fcb" name="acf5e68d8ab3cc5daf2f333348c5c4fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5e68d8ab3cc5daf2f333348c5c4fcb">&#9670;&#160;</a></span>SDRAMC_OCMS_KEY1_KEY1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_OCMS_KEY1_KEY1_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#ad1de5ecd60e4ee0c85d88e8629189758">SDRAMC_OCMS_KEY1_KEY1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_OCMS_KEY1) Off-chip Memory Scrambling (OCMS) Key Part 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00170">170</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ad1de5ecd60e4ee0c85d88e8629189758" name="ad1de5ecd60e4ee0c85d88e8629189758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1de5ecd60e4ee0c85d88e8629189758">&#9670;&#160;</a></span>SDRAMC_OCMS_KEY1_KEY1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_OCMS_KEY1_KEY1_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00169">169</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aca7b60dd7970cf6a278623e5d9f74205" name="aca7b60dd7970cf6a278623e5d9f74205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7b60dd7970cf6a278623e5d9f74205">&#9670;&#160;</a></span>SDRAMC_OCMS_KEY2_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_OCMS_KEY2_KEY2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#adf72e098f3b0fbc622694203aae6fa80">SDRAMC_OCMS_KEY2_KEY2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a7a2a31e2cacb71d4e7ef8788168221b0">SDRAMC_OCMS_KEY2_KEY2_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00175">175</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="adf72e098f3b0fbc622694203aae6fa80" name="adf72e098f3b0fbc622694203aae6fa80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf72e098f3b0fbc622694203aae6fa80">&#9670;&#160;</a></span>SDRAMC_OCMS_KEY2_KEY2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_OCMS_KEY2_KEY2_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a7a2a31e2cacb71d4e7ef8788168221b0">SDRAMC_OCMS_KEY2_KEY2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_OCMS_KEY2) Off-chip Memory Scrambling (OCMS) Key Part 2 </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00174">174</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a7a2a31e2cacb71d4e7ef8788168221b0" name="a7a2a31e2cacb71d4e7ef8788168221b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2a31e2cacb71d4e7ef8788168221b0">&#9670;&#160;</a></span>SDRAMC_OCMS_KEY2_KEY2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_OCMS_KEY2_KEY2_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00173">173</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a665c2b909e7ffd6918ba820562db84f5" name="a665c2b909e7ffd6918ba820562db84f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665c2b909e7ffd6918ba820562db84f5">&#9670;&#160;</a></span>SDRAMC_OCMS_SDR_SE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_OCMS_SDR_SE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_OCMS) SDRAM Memory Controller Scrambling Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00167">167</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="afc355de6cddf48f11461c56d1cb46c97" name="afc355de6cddf48f11461c56d1cb46c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc355de6cddf48f11461c56d1cb46c97">&#9670;&#160;</a></span>SDRAMC_TR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_TR_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2sdramc_8h.html#aca4fbaaa50b44ea9388e2020a879870c">SDRAMC_TR_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a2beca5089dcffd6ba940bd1bdb676bc6">SDRAMC_TR_COUNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00079">79</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="aca4fbaaa50b44ea9388e2020a879870c" name="aca4fbaaa50b44ea9388e2020a879870c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4fbaaa50b44ea9388e2020a879870c">&#9670;&#160;</a></span>SDRAMC_TR_COUNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_TR_COUNT_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a2beca5089dcffd6ba940bd1bdb676bc6">SDRAMC_TR_COUNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_TR) SDRAMC Refresh Timer Count </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00078">78</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a2beca5089dcffd6ba940bd1bdb676bc6" name="a2beca5089dcffd6ba940bd1bdb676bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2beca5089dcffd6ba940bd1bdb676bc6">&#9670;&#160;</a></span>SDRAMC_TR_COUNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_TR_COUNT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00077">77</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a32da46f8ab3376dbc0767216d1883249" name="a32da46f8ab3376dbc0767216d1883249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32da46f8ab3376dbc0767216d1883249">&#9670;&#160;</a></span>SDRAMC_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a1f0bb5e7320b17cef3763688294e96e5">SDRAMC_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00180">180</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a1f0bb5e7320b17cef3763688294e96e5" name="a1f0bb5e7320b17cef3763688294e96e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0bb5e7320b17cef3763688294e96e5">&#9670;&#160;</a></span>SDRAMC_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00179">179</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ab8519592e4fb5379969def2c7c065ae6" name="ab8519592e4fb5379969def2c7c065ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8519592e4fb5379969def2c7c065ae6">&#9670;&#160;</a></span>SDRAMC_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_VERSION_VERSION_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2sdramc_8h.html#a0c66833011c818f47a151c6ecbc58bbf">SDRAMC_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_VERSION) Version of the Hardware Module </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00178">178</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a0c66833011c818f47a151c6ecbc58bbf" name="a0c66833011c818f47a151c6ecbc58bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c66833011c818f47a151c6ecbc58bbf">&#9670;&#160;</a></span>SDRAMC_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00177">177</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
