# cecs-360
Offered previously in CSULB; Now redacted course, CECS 361 has succeeded this course.

System on Chip Design class; It's technically a Design Chip verification class.

Software: Xilinx v14.7 WEBPACK

Language: Verilog
