#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\tool_IC_design\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\tool_IC_design\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\tool_IC_design\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\tool_IC_design\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\tool_IC_design\iverilog\lib\ivl\va_math.vpi";
S_000002127e5b6d70 .scope module, "dff" "dff" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
o000002127e5b6f08 .functor BUFZ 1, C4<z>; HiZ drive
v000002127e6a66e0_0 .net "clk", 0 0, o000002127e5b6f08;  0 drivers
o000002127e5b6f38 .functor BUFZ 1, C4<z>; HiZ drive
v000002127e6ad850_0 .net "din", 0 0, o000002127e5b6f38;  0 drivers
v000002127e6ad8f0_0 .var "dout", 0 0;
o000002127e5b6f98 .functor BUFZ 1, C4<z>; HiZ drive
v000002127e6ad990_0 .net "rst", 0 0, o000002127e5b6f98;  0 drivers
E_000002127e5b5190 .event posedge, v000002127e6a66e0_0;
    .scope S_000002127e5b6d70;
T_0 ;
    %wait E_000002127e5b5190;
    %load/vec4 v000002127e6ad990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002127e6ad8f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002127e6ad850_0;
    %assign/vec4 v000002127e6ad8f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "e:\book_chip\course_ud\Practice_UVM_code\2_UVM_DFlipFlop\Verify_Dflipflop_IMP_DECL_cov_sva\dff.v";
