/home/IC/xsc/gmec/pythonToolsForVerilog/sim/fifo_ctrTest/fifo_ctr_case0.sv
