/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(in_data[64] ? celloutsig_0_5z : celloutsig_0_3z);
  assign celloutsig_0_16z = !(celloutsig_0_1z ? celloutsig_0_6z : celloutsig_0_14z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_1z);
  assign celloutsig_0_21z = ~(celloutsig_0_0z | celloutsig_0_16z);
  assign celloutsig_1_18z = ~celloutsig_1_15z;
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[37]) & celloutsig_0_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_2z[4]) & celloutsig_1_0z);
  assign celloutsig_1_7z = _00_ | ~(in_data[112]);
  assign celloutsig_0_10z = _01_ | _02_;
  assign celloutsig_1_19z = celloutsig_1_4z ^ celloutsig_1_11z;
  assign celloutsig_1_0z = in_data[165] ^ in_data[180];
  assign celloutsig_1_1z = in_data[160] ^ in_data[140];
  reg [4:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 5'h00;
    else _17_ <= { in_data[5:3], celloutsig_0_7z, celloutsig_0_2z };
  assign { _03_[4:2], _02_, _01_ } = _17_;
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign out_data[2:0] = _18_;
  reg [3:0] _19_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_1_2z[3:1], celloutsig_1_1z };
  assign { _04_[3:2], _00_, _04_[0] } = _19_;
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z } / { 1'h1, in_data[140:135], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = { _00_, _04_[0], celloutsig_1_10z } == celloutsig_1_2z[3:1];
  assign celloutsig_1_10z = { celloutsig_1_9z[7:3], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z } > { _04_[3:2], _00_, _04_[0], _04_[3:2], _00_, _04_[0] };
  assign celloutsig_0_5z = { celloutsig_0_4z[18:14], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } || { in_data[33:30], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[12:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } || in_data[62:47];
  assign celloutsig_1_5z = { in_data[155:154], celloutsig_1_4z, celloutsig_1_2z } || { celloutsig_1_2z[1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_8z & ~(celloutsig_0_1z);
  assign celloutsig_0_13z = { _03_[3:2], _02_, _01_, celloutsig_0_10z, celloutsig_0_1z, _03_[4:2], _02_, _01_, _03_[4:2], _02_, _01_ } % { 1'h1, celloutsig_0_4z[14:1], celloutsig_0_8z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z } != { in_data[74:69], celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_2z } != in_data[134:127];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } !== { _04_[3:2], _00_, _04_[0], celloutsig_1_1z };
  assign celloutsig_1_2z = ~ { in_data[146:143], celloutsig_1_0z };
  assign celloutsig_0_0z = ~^ in_data[72:59];
  assign celloutsig_1_15z = ~^ { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_14z = ^ { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z, _03_[4:2], _02_, _01_, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[95:93], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } << { in_data[26:11], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign _03_[1:0] = { _02_, _01_ };
  assign _04_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z };
endmodule
