{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 15:40:18 2012 " "Info: Processing started: Wed Jun 06 15:40:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|in1\[5\] " "Warning: Node \"ULA:inst3\|in1\[5\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|in2\[5\] " "Warning: Node \"ULA:inst3\|in2\[5\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|in1\[3\] " "Warning: Node \"ULA:inst3\|in1\[3\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|in1\[4\] " "Warning: Node \"ULA:inst3\|in1\[4\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|in2\[4\] " "Warning: Node \"ULA:inst3\|in2\[4\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|in2\[3\] " "Warning: Node \"ULA:inst3\|in2\[3\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[2\] " "Warning: Node \"registrador:inst\|out\[2\]\" is a latch" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[1\] " "Warning: Node \"registrador:inst\|out\[1\]\" is a latch" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[3\] " "Warning: Node \"registrador:inst\|out\[3\]\" is a latch" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_Ty_Tz:inst7\|out\[2\] " "Warning: Node \"registrador_Ty_Tz:inst7\|out\[2\]\" is a latch" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_Ty_Tz:inst7\|out\[4\] " "Warning: Node \"registrador_Ty_Tz:inst7\|out\[4\]\" is a latch" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_Ty_Tz:inst7\|out\[3\] " "Warning: Node \"registrador_Ty_Tz:inst7\|out\[3\]\" is a latch" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|F\[2\] " "Warning: Node \"ULA:inst3\|F\[2\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|F\[4\] " "Warning: Node \"ULA:inst3\|F\[4\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|F\[3\] " "Warning: Node \"ULA:inst3\|F\[3\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_Ty_Tz:inst6\|out\[4\] " "Warning: Node \"registrador_Ty_Tz:inst6\|out\[4\]\" is a latch" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_Ty_Tz:inst6\|out\[3\] " "Warning: Node \"registrador_Ty_Tz:inst6\|out\[3\]\" is a latch" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_Ty_Tz:inst6\|out\[2\] " "Warning: Node \"registrador_Ty_Tz:inst6\|out\[2\]\" is a latch" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[0\] " "Warning: Node \"registrador:inst\|out\[0\]\" is a latch" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[5\] " "Warning: Node \"registrador:inst\|out\[5\]\" is a latch" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_Ty_Tz:inst7\|out\[5\] " "Warning: Node \"registrador_Ty_Tz:inst7\|out\[5\]\" is a latch" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ULA:inst3\|F\[5\] " "Warning: Node \"ULA:inst3\|F\[5\]\" is a latch" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_Ty_Tz:inst6\|out\[5\] " "Warning: Node \"registrador_Ty_Tz:inst6\|out\[5\]\" is a latch" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "ULA:inst3\|in1\[2\]~0 " "Warning: Node \"ULA:inst3\|in1\[2\]~0\"" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "ULA:inst3\|in2\[2\]~0 " "Warning: Node \"ULA:inst3\|in2\[2\]~0\"" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "I2 " "Info: Assuming node \"I2\" is a latch enable. Will not compute fmax for this pin." {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 432 448 992 "I2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "I1 " "Info: Assuming node \"I1\" is a latch enable. Will not compute fmax for this pin." {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 416 432 992 "I1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "New_Instrution " "Info: Assuming node \"New_Instrution\" is a latch enable. Will not compute fmax for this pin." {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "I0 " "Info: Assuming node \"I0\" is a latch enable. Will not compute fmax for this pin." {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 400 416 992 "I0" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ULA:inst3\|in2\[5\] " "Info: Detected ripple clock \"ULA:inst3\|in2\[5\]\" as buffer" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ULA:inst3\|in2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ULA:inst3\|in1\[5\] " "Info: Detected ripple clock \"ULA:inst3\|in1\[5\]\" as buffer" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ULA:inst3\|in1\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UC2:inst9\|inst8 " "Info: Detected gated clock \"UC2:inst9\|inst8\" as buffer" {  } { { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 240 352 416 288 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC2:inst9\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UC2:inst9\|inst6~0 " "Info: Detected gated clock \"UC2:inst9\|inst6~0\" as buffer" {  } { { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 96 352 416 144 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC2:inst9\|inst6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UC2:inst9\|inst5 " "Info: Detected gated clock \"UC2:inst9\|inst5\" as buffer" {  } { { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC2:inst9\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UC2:inst9\|inst3 " "Info: Detected gated clock \"UC2:inst9\|inst3\" as buffer" {  } { { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC2:inst9\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ULA:inst3\|Selector3~0 " "Info: Detected gated clock \"ULA:inst3\|Selector3~0\" as buffer" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ULA:inst3\|Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I2 register ULA:inst3\|in1\[5\] register ULA:inst3\|F\[3\] 204.79 MHz 4.883 ns Internal " "Info: Clock \"I2\" has Internal fmax of 204.79 MHz between source register \"ULA:inst3\|in1\[5\]\" and destination register \"ULA:inst3\|F\[3\]\" (period= 4.883 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.943 ns + Longest register register " "Info: + Longest register to register delay is 2.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ULA:inst3\|in1\[5\] 1 REG LCCOMB_X43_Y17_N14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 10; REG Node = 'ULA:inst3\|in1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA:inst3|in1[5] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.275 ns) 0.594 ns ULA:inst3\|Add0~1 2 COMB LCCOMB_X43_Y17_N16 2 " "Info: 2: + IC(0.319 ns) + CELL(0.275 ns) = 0.594 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 2; COMB Node = 'ULA:inst3\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 1.463 ns ULA:inst3\|Add0~4 3 COMB LCCOMB_X42_Y17_N0 2 " "Info: 3: + IC(0.455 ns) + CELL(0.414 ns) = 1.463 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 2; COMB Node = 'ULA:inst3\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ULA:inst3|Add0~1 ULA:inst3|Add0~4 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.873 ns ULA:inst3\|Add0~7 4 COMB LCCOMB_X42_Y17_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.873 ns; Loc. = LCCOMB_X42_Y17_N2; Fanout = 1; COMB Node = 'ULA:inst3\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:inst3|Add0~4 ULA:inst3|Add0~7 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.150 ns) 2.943 ns ULA:inst3\|F\[3\] 5 REG LCCOMB_X47_Y17_N28 1 " "Info: 5: + IC(0.920 ns) + CELL(0.150 ns) = 2.943 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'ULA:inst3\|F\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 42.44 % ) " "Info: Total cell delay = 1.249 ns ( 42.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 57.56 % ) " "Info: Total interconnect delay = 1.694 ns ( 57.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 ULA:inst3|Add0~4 ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { ULA:inst3|in1[5] {} ULA:inst3|Add0~1 {} ULA:inst3|Add0~4 {} ULA:inst3|Add0~7 {} ULA:inst3|F[3] {} } { 0.000ns 0.319ns 0.455ns 0.000ns 0.920ns } { 0.000ns 0.275ns 0.414ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.984 ns - Smallest " "Info: - Smallest clock skew is -0.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 destination 6.915 ns + Shortest register " "Info: + Shortest clock path from clock \"I2\" to destination register is 6.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns I2 1 CLK PIN_AB25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 7; CLK Node = 'I2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 432 448 992 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.651 ns) + CELL(0.150 ns) 3.633 ns UC2:inst9\|inst3 2 COMB LCCOMB_X47_Y17_N8 2 " "Info: 2: + IC(2.651 ns) + CELL(0.150 ns) = 3.633 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 2; COMB Node = 'UC2:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { I2 UC2:inst9|inst3 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 5.099 ns UC2:inst9\|inst3~clkctrl 3 COMB CLKCTRL_G12 4 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 5.099 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'UC2:inst9\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { UC2:inst9|inst3 UC2:inst9|inst3~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.275 ns) 6.915 ns ULA:inst3\|F\[3\] 4 REG LCCOMB_X47_Y17_N28 1 " "Info: 4: + IC(1.541 ns) + CELL(0.275 ns) = 6.915 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'ULA:inst3\|F\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 18.18 % ) " "Info: Total cell delay = 1.257 ns ( 18.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.658 ns ( 81.82 % ) " "Info: Total interconnect delay = 5.658 ns ( 81.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.915 ns" { I2 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.915 ns" { I2 {} I2~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.651ns 1.466ns 1.541ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 source 7.899 ns - Longest register " "Info: - Longest clock path from clock \"I2\" to source register is 7.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns I2 1 CLK PIN_AB25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 7; CLK Node = 'I2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 432 448 992 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.651 ns) + CELL(0.150 ns) 3.633 ns UC2:inst9\|inst3 2 COMB LCCOMB_X47_Y17_N8 2 " "Info: 2: + IC(2.651 ns) + CELL(0.150 ns) = 3.633 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 2; COMB Node = 'UC2:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { I2 UC2:inst9|inst3 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.149 ns) 4.445 ns ULA:inst3\|Selector3~0 3 COMB LCCOMB_X44_Y17_N2 1 " "Info: 3: + IC(0.663 ns) + CELL(0.149 ns) = 4.445 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 1; COMB Node = 'ULA:inst3\|Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { UC2:inst9|inst3 ULA:inst3|Selector3~0 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 6.170 ns ULA:inst3\|Selector3~0clkctrl 4 COMB CLKCTRL_G13 6 " "Info: 4: + IC(1.725 ns) + CELL(0.000 ns) = 6.170 ns; Loc. = CLKCTRL_G13; Fanout = 6; COMB Node = 'ULA:inst3\|Selector3~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.150 ns) 7.899 ns ULA:inst3\|in1\[5\] 5 REG LCCOMB_X43_Y17_N14 10 " "Info: 5: + IC(1.579 ns) + CELL(0.150 ns) = 7.899 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 10; REG Node = 'ULA:inst3\|in1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.281 ns ( 16.22 % ) " "Info: Total cell delay = 1.281 ns ( 16.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.618 ns ( 83.78 % ) " "Info: Total interconnect delay = 6.618 ns ( 83.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.899 ns" { I2 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.899 ns" { I2 {} I2~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.651ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.832ns 0.150ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.915 ns" { I2 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.915 ns" { I2 {} I2~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.651ns 1.466ns 1.541ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.899 ns" { I2 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.899 ns" { I2 {} I2~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.651ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.832ns 0.150ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.956 ns + " "Info: + Micro setup delay of destination is 0.956 ns" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 ULA:inst3|Add0~4 ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { ULA:inst3|in1[5] {} ULA:inst3|Add0~1 {} ULA:inst3|Add0~4 {} ULA:inst3|Add0~7 {} ULA:inst3|F[3] {} } { 0.000ns 0.319ns 0.455ns 0.000ns 0.920ns } { 0.000ns 0.275ns 0.414ns 0.410ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.915 ns" { I2 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.915 ns" { I2 {} I2~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.651ns 1.466ns 1.541ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.899 ns" { I2 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.899 ns" { I2 {} I2~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.651ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.832ns 0.150ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I1 register ULA:inst3\|in1\[5\] register ULA:inst3\|F\[3\] 204.79 MHz 4.883 ns Internal " "Info: Clock \"I1\" has Internal fmax of 204.79 MHz between source register \"ULA:inst3\|in1\[5\]\" and destination register \"ULA:inst3\|F\[3\]\" (period= 4.883 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.943 ns + Longest register register " "Info: + Longest register to register delay is 2.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ULA:inst3\|in1\[5\] 1 REG LCCOMB_X43_Y17_N14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 10; REG Node = 'ULA:inst3\|in1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA:inst3|in1[5] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.275 ns) 0.594 ns ULA:inst3\|Add0~1 2 COMB LCCOMB_X43_Y17_N16 2 " "Info: 2: + IC(0.319 ns) + CELL(0.275 ns) = 0.594 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 2; COMB Node = 'ULA:inst3\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 1.463 ns ULA:inst3\|Add0~4 3 COMB LCCOMB_X42_Y17_N0 2 " "Info: 3: + IC(0.455 ns) + CELL(0.414 ns) = 1.463 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 2; COMB Node = 'ULA:inst3\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ULA:inst3|Add0~1 ULA:inst3|Add0~4 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.873 ns ULA:inst3\|Add0~7 4 COMB LCCOMB_X42_Y17_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.873 ns; Loc. = LCCOMB_X42_Y17_N2; Fanout = 1; COMB Node = 'ULA:inst3\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:inst3|Add0~4 ULA:inst3|Add0~7 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.150 ns) 2.943 ns ULA:inst3\|F\[3\] 5 REG LCCOMB_X47_Y17_N28 1 " "Info: 5: + IC(0.920 ns) + CELL(0.150 ns) = 2.943 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'ULA:inst3\|F\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 42.44 % ) " "Info: Total cell delay = 1.249 ns ( 42.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 57.56 % ) " "Info: Total interconnect delay = 1.694 ns ( 57.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 ULA:inst3|Add0~4 ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { ULA:inst3|in1[5] {} ULA:inst3|Add0~1 {} ULA:inst3|Add0~4 {} ULA:inst3|Add0~7 {} ULA:inst3|F[3] {} } { 0.000ns 0.319ns 0.455ns 0.000ns 0.920ns } { 0.000ns 0.275ns 0.414ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.984 ns - Smallest " "Info: - Smallest clock skew is -0.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 destination 6.802 ns + Shortest register " "Info: + Shortest clock path from clock \"I1\" to destination register is 6.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns I1 1 CLK PIN_AB26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 9; CLK Node = 'I1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 416 432 992 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.275 ns) 3.520 ns UC2:inst9\|inst3 2 COMB LCCOMB_X47_Y17_N8 2 " "Info: 2: + IC(2.413 ns) + CELL(0.275 ns) = 3.520 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 2; COMB Node = 'UC2:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { I1 UC2:inst9|inst3 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 4.986 ns UC2:inst9\|inst3~clkctrl 3 COMB CLKCTRL_G12 4 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 4.986 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'UC2:inst9\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { UC2:inst9|inst3 UC2:inst9|inst3~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.275 ns) 6.802 ns ULA:inst3\|F\[3\] 4 REG LCCOMB_X47_Y17_N28 1 " "Info: 4: + IC(1.541 ns) + CELL(0.275 ns) = 6.802 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'ULA:inst3\|F\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 20.32 % ) " "Info: Total cell delay = 1.382 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.420 ns ( 79.68 % ) " "Info: Total interconnect delay = 5.420 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.802 ns" { I1 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.802 ns" { I1 {} I1~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.413ns 1.466ns 1.541ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 source 7.786 ns - Longest register " "Info: - Longest clock path from clock \"I1\" to source register is 7.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns I1 1 CLK PIN_AB26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 9; CLK Node = 'I1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 416 432 992 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.275 ns) 3.520 ns UC2:inst9\|inst3 2 COMB LCCOMB_X47_Y17_N8 2 " "Info: 2: + IC(2.413 ns) + CELL(0.275 ns) = 3.520 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 2; COMB Node = 'UC2:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { I1 UC2:inst9|inst3 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.149 ns) 4.332 ns ULA:inst3\|Selector3~0 3 COMB LCCOMB_X44_Y17_N2 1 " "Info: 3: + IC(0.663 ns) + CELL(0.149 ns) = 4.332 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 1; COMB Node = 'ULA:inst3\|Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { UC2:inst9|inst3 ULA:inst3|Selector3~0 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 6.057 ns ULA:inst3\|Selector3~0clkctrl 4 COMB CLKCTRL_G13 6 " "Info: 4: + IC(1.725 ns) + CELL(0.000 ns) = 6.057 ns; Loc. = CLKCTRL_G13; Fanout = 6; COMB Node = 'ULA:inst3\|Selector3~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.150 ns) 7.786 ns ULA:inst3\|in1\[5\] 5 REG LCCOMB_X43_Y17_N14 10 " "Info: 5: + IC(1.579 ns) + CELL(0.150 ns) = 7.786 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 10; REG Node = 'ULA:inst3\|in1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 18.06 % ) " "Info: Total cell delay = 1.406 ns ( 18.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.380 ns ( 81.94 % ) " "Info: Total interconnect delay = 6.380 ns ( 81.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.786 ns" { I1 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.786 ns" { I1 {} I1~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.413ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.832ns 0.275ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.802 ns" { I1 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.802 ns" { I1 {} I1~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.413ns 1.466ns 1.541ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.786 ns" { I1 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.786 ns" { I1 {} I1~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.413ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.832ns 0.275ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.956 ns + " "Info: + Micro setup delay of destination is 0.956 ns" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 ULA:inst3|Add0~4 ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { ULA:inst3|in1[5] {} ULA:inst3|Add0~1 {} ULA:inst3|Add0~4 {} ULA:inst3|Add0~7 {} ULA:inst3|F[3] {} } { 0.000ns 0.319ns 0.455ns 0.000ns 0.920ns } { 0.000ns 0.275ns 0.414ns 0.410ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.802 ns" { I1 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.802 ns" { I1 {} I1~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.413ns 1.466ns 1.541ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.786 ns" { I1 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.786 ns" { I1 {} I1~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.413ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.832ns 0.275ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "New_Instrution register ULA:inst3\|in1\[5\] register ULA:inst3\|F\[3\] 204.79 MHz 4.883 ns Internal " "Info: Clock \"New_Instrution\" has Internal fmax of 204.79 MHz between source register \"ULA:inst3\|in1\[5\]\" and destination register \"ULA:inst3\|F\[3\]\" (period= 4.883 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.943 ns + Longest register register " "Info: + Longest register to register delay is 2.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ULA:inst3\|in1\[5\] 1 REG LCCOMB_X43_Y17_N14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 10; REG Node = 'ULA:inst3\|in1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA:inst3|in1[5] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.275 ns) 0.594 ns ULA:inst3\|Add0~1 2 COMB LCCOMB_X43_Y17_N16 2 " "Info: 2: + IC(0.319 ns) + CELL(0.275 ns) = 0.594 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 2; COMB Node = 'ULA:inst3\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 1.463 ns ULA:inst3\|Add0~4 3 COMB LCCOMB_X42_Y17_N0 2 " "Info: 3: + IC(0.455 ns) + CELL(0.414 ns) = 1.463 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 2; COMB Node = 'ULA:inst3\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ULA:inst3|Add0~1 ULA:inst3|Add0~4 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.873 ns ULA:inst3\|Add0~7 4 COMB LCCOMB_X42_Y17_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.873 ns; Loc. = LCCOMB_X42_Y17_N2; Fanout = 1; COMB Node = 'ULA:inst3\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:inst3|Add0~4 ULA:inst3|Add0~7 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.150 ns) 2.943 ns ULA:inst3\|F\[3\] 5 REG LCCOMB_X47_Y17_N28 1 " "Info: 5: + IC(0.920 ns) + CELL(0.150 ns) = 2.943 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'ULA:inst3\|F\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 42.44 % ) " "Info: Total cell delay = 1.249 ns ( 42.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 57.56 % ) " "Info: Total interconnect delay = 1.694 ns ( 57.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 ULA:inst3|Add0~4 ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { ULA:inst3|in1[5] {} ULA:inst3|Add0~1 {} ULA:inst3|Add0~4 {} ULA:inst3|Add0~7 {} ULA:inst3|F[3] {} } { 0.000ns 0.319ns 0.455ns 0.000ns 0.920ns } { 0.000ns 0.275ns 0.414ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.984 ns - Smallest " "Info: - Smallest clock skew is -0.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "New_Instrution destination 6.844 ns + Shortest register " "Info: + Shortest clock path from clock \"New_Instrution\" to destination register is 6.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns New_Instrution 1 CLK PIN_AC27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 9; CLK Node = 'New_Instrution'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { New_Instrution } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(0.419 ns) 3.562 ns UC2:inst9\|inst3 2 COMB LCCOMB_X47_Y17_N8 2 " "Info: 2: + IC(2.291 ns) + CELL(0.419 ns) = 3.562 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 2; COMB Node = 'UC2:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { New_Instrution UC2:inst9|inst3 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 5.028 ns UC2:inst9\|inst3~clkctrl 3 COMB CLKCTRL_G12 4 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 5.028 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'UC2:inst9\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { UC2:inst9|inst3 UC2:inst9|inst3~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.275 ns) 6.844 ns ULA:inst3\|F\[3\] 4 REG LCCOMB_X47_Y17_N28 1 " "Info: 4: + IC(1.541 ns) + CELL(0.275 ns) = 6.844 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'ULA:inst3\|F\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.546 ns ( 22.59 % ) " "Info: Total cell delay = 1.546 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.298 ns ( 77.41 % ) " "Info: Total interconnect delay = 5.298 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { New_Instrution UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.291ns 1.466ns 1.541ns } { 0.000ns 0.852ns 0.419ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "New_Instrution source 7.828 ns - Longest register " "Info: - Longest clock path from clock \"New_Instrution\" to source register is 7.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns New_Instrution 1 CLK PIN_AC27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 9; CLK Node = 'New_Instrution'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { New_Instrution } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(0.419 ns) 3.562 ns UC2:inst9\|inst3 2 COMB LCCOMB_X47_Y17_N8 2 " "Info: 2: + IC(2.291 ns) + CELL(0.419 ns) = 3.562 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 2; COMB Node = 'UC2:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { New_Instrution UC2:inst9|inst3 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.149 ns) 4.374 ns ULA:inst3\|Selector3~0 3 COMB LCCOMB_X44_Y17_N2 1 " "Info: 3: + IC(0.663 ns) + CELL(0.149 ns) = 4.374 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 1; COMB Node = 'ULA:inst3\|Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { UC2:inst9|inst3 ULA:inst3|Selector3~0 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 6.099 ns ULA:inst3\|Selector3~0clkctrl 4 COMB CLKCTRL_G13 6 " "Info: 4: + IC(1.725 ns) + CELL(0.000 ns) = 6.099 ns; Loc. = CLKCTRL_G13; Fanout = 6; COMB Node = 'ULA:inst3\|Selector3~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.150 ns) 7.828 ns ULA:inst3\|in1\[5\] 5 REG LCCOMB_X43_Y17_N14 10 " "Info: 5: + IC(1.579 ns) + CELL(0.150 ns) = 7.828 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 10; REG Node = 'ULA:inst3\|in1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.570 ns ( 20.06 % ) " "Info: Total cell delay = 1.570 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.258 ns ( 79.94 % ) " "Info: Total interconnect delay = 6.258 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { New_Instrution UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.291ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.852ns 0.419ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { New_Instrution UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.291ns 1.466ns 1.541ns } { 0.000ns 0.852ns 0.419ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { New_Instrution UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.291ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.852ns 0.419ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.956 ns + " "Info: + Micro setup delay of destination is 0.956 ns" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 ULA:inst3|Add0~4 ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { ULA:inst3|in1[5] {} ULA:inst3|Add0~1 {} ULA:inst3|Add0~4 {} ULA:inst3|Add0~7 {} ULA:inst3|F[3] {} } { 0.000ns 0.319ns 0.455ns 0.000ns 0.920ns } { 0.000ns 0.275ns 0.414ns 0.410ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { New_Instrution UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.291ns 1.466ns 1.541ns } { 0.000ns 0.852ns 0.419ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { New_Instrution UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.291ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.852ns 0.419ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I0 register ULA:inst3\|in1\[5\] register ULA:inst3\|F\[3\] 204.79 MHz 4.883 ns Internal " "Info: Clock \"I0\" has Internal fmax of 204.79 MHz between source register \"ULA:inst3\|in1\[5\]\" and destination register \"ULA:inst3\|F\[3\]\" (period= 4.883 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.943 ns + Longest register register " "Info: + Longest register to register delay is 2.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ULA:inst3\|in1\[5\] 1 REG LCCOMB_X43_Y17_N14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 10; REG Node = 'ULA:inst3\|in1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA:inst3|in1[5] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.275 ns) 0.594 ns ULA:inst3\|Add0~1 2 COMB LCCOMB_X43_Y17_N16 2 " "Info: 2: + IC(0.319 ns) + CELL(0.275 ns) = 0.594 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 2; COMB Node = 'ULA:inst3\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 1.463 ns ULA:inst3\|Add0~4 3 COMB LCCOMB_X42_Y17_N0 2 " "Info: 3: + IC(0.455 ns) + CELL(0.414 ns) = 1.463 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 2; COMB Node = 'ULA:inst3\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ULA:inst3|Add0~1 ULA:inst3|Add0~4 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.873 ns ULA:inst3\|Add0~7 4 COMB LCCOMB_X42_Y17_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.873 ns; Loc. = LCCOMB_X42_Y17_N2; Fanout = 1; COMB Node = 'ULA:inst3\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:inst3|Add0~4 ULA:inst3|Add0~7 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.150 ns) 2.943 ns ULA:inst3\|F\[3\] 5 REG LCCOMB_X47_Y17_N28 1 " "Info: 5: + IC(0.920 ns) + CELL(0.150 ns) = 2.943 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'ULA:inst3\|F\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 42.44 % ) " "Info: Total cell delay = 1.249 ns ( 42.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 57.56 % ) " "Info: Total interconnect delay = 1.694 ns ( 57.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 ULA:inst3|Add0~4 ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { ULA:inst3|in1[5] {} ULA:inst3|Add0~1 {} ULA:inst3|Add0~4 {} ULA:inst3|Add0~7 {} ULA:inst3|F[3] {} } { 0.000ns 0.319ns 0.455ns 0.000ns 0.920ns } { 0.000ns 0.275ns 0.414ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.984 ns - Smallest " "Info: - Smallest clock skew is -0.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 destination 7.002 ns + Shortest register " "Info: + Shortest clock path from clock \"I0\" to destination register is 7.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns I0 1 CLK PIN_AA23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 7; CLK Node = 'I0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 400 416 992 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.438 ns) 3.720 ns UC2:inst9\|inst3 2 COMB LCCOMB_X47_Y17_N8 2 " "Info: 2: + IC(2.460 ns) + CELL(0.438 ns) = 3.720 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 2; COMB Node = 'UC2:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { I0 UC2:inst9|inst3 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.000 ns) 5.186 ns UC2:inst9\|inst3~clkctrl 3 COMB CLKCTRL_G12 4 " "Info: 3: + IC(1.466 ns) + CELL(0.000 ns) = 5.186 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'UC2:inst9\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { UC2:inst9|inst3 UC2:inst9|inst3~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.275 ns) 7.002 ns ULA:inst3\|F\[3\] 4 REG LCCOMB_X47_Y17_N28 1 " "Info: 4: + IC(1.541 ns) + CELL(0.275 ns) = 7.002 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'ULA:inst3\|F\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 21.92 % ) " "Info: Total cell delay = 1.535 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.467 ns ( 78.08 % ) " "Info: Total interconnect delay = 5.467 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { I0 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.002 ns" { I0 {} I0~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.460ns 1.466ns 1.541ns } { 0.000ns 0.822ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 source 7.986 ns - Longest register " "Info: - Longest clock path from clock \"I0\" to source register is 7.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns I0 1 CLK PIN_AA23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 7; CLK Node = 'I0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 400 416 992 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.438 ns) 3.720 ns UC2:inst9\|inst3 2 COMB LCCOMB_X47_Y17_N8 2 " "Info: 2: + IC(2.460 ns) + CELL(0.438 ns) = 3.720 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 2; COMB Node = 'UC2:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { I0 UC2:inst9|inst3 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { -48 352 416 0 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.149 ns) 4.532 ns ULA:inst3\|Selector3~0 3 COMB LCCOMB_X44_Y17_N2 1 " "Info: 3: + IC(0.663 ns) + CELL(0.149 ns) = 4.532 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 1; COMB Node = 'ULA:inst3\|Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { UC2:inst9|inst3 ULA:inst3|Selector3~0 } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 6.257 ns ULA:inst3\|Selector3~0clkctrl 4 COMB CLKCTRL_G13 6 " "Info: 4: + IC(1.725 ns) + CELL(0.000 ns) = 6.257 ns; Loc. = CLKCTRL_G13; Fanout = 6; COMB Node = 'ULA:inst3\|Selector3~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.150 ns) 7.986 ns ULA:inst3\|in1\[5\] 5 REG LCCOMB_X43_Y17_N14 10 " "Info: 5: + IC(1.579 ns) + CELL(0.150 ns) = 7.986 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 10; REG Node = 'ULA:inst3\|in1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.559 ns ( 19.52 % ) " "Info: Total cell delay = 1.559 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.427 ns ( 80.48 % ) " "Info: Total interconnect delay = 6.427 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.986 ns" { I0 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.986 ns" { I0 {} I0~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.460ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.822ns 0.438ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { I0 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.002 ns" { I0 {} I0~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.460ns 1.466ns 1.541ns } { 0.000ns 0.822ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.986 ns" { I0 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.986 ns" { I0 {} I0~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.460ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.822ns 0.438ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.956 ns + " "Info: + Micro setup delay of destination is 0.956 ns" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ULA:inst3|in1[5] ULA:inst3|Add0~1 ULA:inst3|Add0~4 ULA:inst3|Add0~7 ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { ULA:inst3|in1[5] {} ULA:inst3|Add0~1 {} ULA:inst3|Add0~4 {} ULA:inst3|Add0~7 {} ULA:inst3|F[3] {} } { 0.000ns 0.319ns 0.455ns 0.000ns 0.920ns } { 0.000ns 0.275ns 0.414ns 0.410ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { I0 UC2:inst9|inst3 UC2:inst9|inst3~clkctrl ULA:inst3|F[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.002 ns" { I0 {} I0~combout {} UC2:inst9|inst3 {} UC2:inst9|inst3~clkctrl {} ULA:inst3|F[3] {} } { 0.000ns 0.000ns 2.460ns 1.466ns 1.541ns } { 0.000ns 0.822ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.986 ns" { I0 UC2:inst9|inst3 ULA:inst3|Selector3~0 ULA:inst3|Selector3~0clkctrl ULA:inst3|in1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.986 ns" { I0 {} I0~combout {} UC2:inst9|inst3 {} ULA:inst3|Selector3~0 {} ULA:inst3|Selector3~0clkctrl {} ULA:inst3|in1[5] {} } { 0.000ns 0.000ns 2.460ns 0.663ns 1.725ns 1.579ns } { 0.000ns 0.822ns 0.438ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registrador:inst\|out\[1\] Switch\[1\] I1 6.143 ns register " "Info: tsu for register \"registrador:inst\|out\[1\]\" (data pin = \"Switch\[1\]\", clock pin = \"I1\") is 6.143 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.407 ns + Longest pin register " "Info: + Longest pin to register delay is 12.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Switch\[1\] 1 PIN PIN_L5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L5; Fanout = 1; PIN Node = 'Switch\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch[1] } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 488 64 80 665 "Switch\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.634 ns) + CELL(0.438 ns) 7.904 ns registrador:inst\|Mux1~0 2 COMB LCCOMB_X47_Y17_N22 1 " "Info: 2: + IC(6.634 ns) + CELL(0.438 ns) = 7.904 ns; Loc. = LCCOMB_X47_Y17_N22; Fanout = 1; COMB Node = 'registrador:inst\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.072 ns" { Switch[1] registrador:inst|Mux1~0 } "NODE_NAME" } } { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.065 ns) + CELL(0.438 ns) 12.407 ns registrador:inst\|out\[1\] 3 REG LCCOMB_X2_Y40_N8 9 " "Info: 3: + IC(4.065 ns) + CELL(0.438 ns) = 12.407 ns; Loc. = LCCOMB_X2_Y40_N8; Fanout = 9; REG Node = 'registrador:inst\|out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { registrador:inst|Mux1~0 registrador:inst|out[1] } "NODE_NAME" } } { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 13.77 % ) " "Info: Total cell delay = 1.708 ns ( 13.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.699 ns ( 86.23 % ) " "Info: Total interconnect delay = 10.699 ns ( 86.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.407 ns" { Switch[1] registrador:inst|Mux1~0 registrador:inst|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.407 ns" { Switch[1] {} Switch[1]~combout {} registrador:inst|Mux1~0 {} registrador:inst|out[1] {} } { 0.000ns 0.000ns 6.634ns 4.065ns } { 0.000ns 0.832ns 0.438ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.689 ns + " "Info: + Micro setup delay of destination is 0.689 ns" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 destination 6.953 ns - Shortest register " "Info: - Shortest clock path from clock \"I1\" to destination register is 6.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns I1 1 CLK PIN_AB26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 9; CLK Node = 'I1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 416 432 992 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.275 ns) 3.520 ns UC2:inst9\|inst5 2 COMB LCCOMB_X47_Y17_N10 5 " "Info: 2: + IC(2.413 ns) + CELL(0.275 ns) = 3.520 ns; Loc. = LCCOMB_X47_Y17_N10; Fanout = 5; COMB Node = 'UC2:inst9\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { I1 UC2:inst9|inst5 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 5.267 ns UC2:inst9\|inst5~clkctrl 3 COMB CLKCTRL_G14 5 " "Info: 3: + IC(1.747 ns) + CELL(0.000 ns) = 5.267 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'UC2:inst9\|inst5~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { UC2:inst9|inst5 UC2:inst9|inst5~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.150 ns) 6.953 ns registrador:inst\|out\[1\] 4 REG LCCOMB_X2_Y40_N8 9 " "Info: 4: + IC(1.536 ns) + CELL(0.150 ns) = 6.953 ns; Loc. = LCCOMB_X2_Y40_N8; Fanout = 9; REG Node = 'registrador:inst\|out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { UC2:inst9|inst5~clkctrl registrador:inst|out[1] } "NODE_NAME" } } { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 18.08 % ) " "Info: Total cell delay = 1.257 ns ( 18.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 81.92 % ) " "Info: Total interconnect delay = 5.696 ns ( 81.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { I1 UC2:inst9|inst5 UC2:inst9|inst5~clkctrl registrador:inst|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { I1 {} I1~combout {} UC2:inst9|inst5 {} UC2:inst9|inst5~clkctrl {} registrador:inst|out[1] {} } { 0.000ns 0.000ns 2.413ns 1.747ns 1.536ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.407 ns" { Switch[1] registrador:inst|Mux1~0 registrador:inst|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.407 ns" { Switch[1] {} Switch[1]~combout {} registrador:inst|Mux1~0 {} registrador:inst|out[1] {} } { 0.000ns 0.000ns 6.634ns 4.065ns } { 0.000ns 0.832ns 0.438ns 0.438ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { I1 UC2:inst9|inst5 UC2:inst9|inst5~clkctrl registrador:inst|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { I1 {} I1~combout {} UC2:inst9|inst5 {} UC2:inst9|inst5~clkctrl {} registrador:inst|out[1] {} } { 0.000ns 0.000ns 2.413ns 1.747ns 1.536ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "I0 dezena55 registrador_Ty_Tz:inst6\|out\[3\] 16.516 ns register " "Info: tco from clock \"I0\" to destination pin \"dezena55\" through register \"registrador_Ty_Tz:inst6\|out\[3\]\" is 16.516 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 source 7.773 ns + Longest register " "Info: + Longest clock path from clock \"I0\" to source register is 7.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns I0 1 CLK PIN_AA23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 7; CLK Node = 'I0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 400 416 992 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(0.438 ns) 3.721 ns UC2:inst9\|inst8 2 COMB LCCOMB_X47_Y17_N12 1 " "Info: 2: + IC(2.461 ns) + CELL(0.438 ns) = 3.721 ns; Loc. = LCCOMB_X47_Y17_N12; Fanout = 1; COMB Node = 'UC2:inst9\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { I0 UC2:inst9|inst8 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 240 352 416 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.000 ns) 6.035 ns UC2:inst9\|inst8~clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(2.314 ns) + CELL(0.000 ns) = 6.035 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'UC2:inst9\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { UC2:inst9|inst8 UC2:inst9|inst8~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 240 352 416 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.150 ns) 7.773 ns registrador_Ty_Tz:inst6\|out\[3\] 4 REG LCCOMB_X47_Y17_N20 8 " "Info: 4: + IC(1.588 ns) + CELL(0.150 ns) = 7.773 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 8; REG Node = 'registrador_Ty_Tz:inst6\|out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { UC2:inst9|inst8~clkctrl registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 18.14 % ) " "Info: Total cell delay = 1.410 ns ( 18.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.363 ns ( 81.86 % ) " "Info: Total interconnect delay = 6.363 ns ( 81.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { I0 UC2:inst9|inst8 UC2:inst9|inst8~clkctrl registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { I0 {} I0~combout {} UC2:inst9|inst8 {} UC2:inst9|inst8~clkctrl {} registrador_Ty_Tz:inst6|out[3] {} } { 0.000ns 0.000ns 2.461ns 2.314ns 1.588ns } { 0.000ns 0.822ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.743 ns + Longest register pin " "Info: + Longest register to pin delay is 8.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registrador_Ty_Tz:inst6\|out\[3\] 1 REG LCCOMB_X47_Y17_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 8; REG Node = 'registrador_Ty_Tz:inst6\|out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.275 ns) 1.905 ns BCDecode:inst8\|WideOr3~0 2 COMB LCCOMB_X31_Y17_N10 2 " "Info: 2: + IC(1.630 ns) + CELL(0.275 ns) = 1.905 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 2; COMB Node = 'BCDecode:inst8\|WideOr3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { registrador_Ty_Tz:inst6|out[3] BCDecode:inst8|WideOr3~0 } "NODE_NAME" } } { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.236 ns) + CELL(2.602 ns) 8.743 ns dezena55 3 PIN PIN_M7 0 " "Info: 3: + IC(4.236 ns) + CELL(2.602 ns) = 8.743 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'dezena55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.838 ns" { BCDecode:inst8|WideOr3~0 dezena55 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.877 ns ( 32.91 % ) " "Info: Total cell delay = 2.877 ns ( 32.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.866 ns ( 67.09 % ) " "Info: Total interconnect delay = 5.866 ns ( 67.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.743 ns" { registrador_Ty_Tz:inst6|out[3] BCDecode:inst8|WideOr3~0 dezena55 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.743 ns" { registrador_Ty_Tz:inst6|out[3] {} BCDecode:inst8|WideOr3~0 {} dezena55 {} } { 0.000ns 1.630ns 4.236ns } { 0.000ns 0.275ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { I0 UC2:inst9|inst8 UC2:inst9|inst8~clkctrl registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { I0 {} I0~combout {} UC2:inst9|inst8 {} UC2:inst9|inst8~clkctrl {} registrador_Ty_Tz:inst6|out[3] {} } { 0.000ns 0.000ns 2.461ns 2.314ns 1.588ns } { 0.000ns 0.822ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.743 ns" { registrador_Ty_Tz:inst6|out[3] BCDecode:inst8|WideOr3~0 dezena55 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.743 ns" { registrador_Ty_Tz:inst6|out[3] {} BCDecode:inst8|WideOr3~0 {} dezena55 {} } { 0.000ns 1.630ns 4.236ns } { 0.000ns 0.275ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registrador_Ty_Tz:inst6\|out\[3\] New_Instrution I0 2.932 ns register " "Info: th for register \"registrador_Ty_Tz:inst6\|out\[3\]\" (data pin = \"New_Instrution\", clock pin = \"I0\") is 2.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 destination 7.773 ns + Longest register " "Info: + Longest clock path from clock \"I0\" to destination register is 7.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns I0 1 CLK PIN_AA23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 7; CLK Node = 'I0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 400 416 992 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(0.438 ns) 3.721 ns UC2:inst9\|inst8 2 COMB LCCOMB_X47_Y17_N12 1 " "Info: 2: + IC(2.461 ns) + CELL(0.438 ns) = 3.721 ns; Loc. = LCCOMB_X47_Y17_N12; Fanout = 1; COMB Node = 'UC2:inst9\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { I0 UC2:inst9|inst8 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 240 352 416 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.000 ns) 6.035 ns UC2:inst9\|inst8~clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(2.314 ns) + CELL(0.000 ns) = 6.035 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'UC2:inst9\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { UC2:inst9|inst8 UC2:inst9|inst8~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 240 352 416 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.150 ns) 7.773 ns registrador_Ty_Tz:inst6\|out\[3\] 4 REG LCCOMB_X47_Y17_N20 8 " "Info: 4: + IC(1.588 ns) + CELL(0.150 ns) = 7.773 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 8; REG Node = 'registrador_Ty_Tz:inst6\|out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { UC2:inst9|inst8~clkctrl registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 18.14 % ) " "Info: Total cell delay = 1.410 ns ( 18.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.363 ns ( 81.86 % ) " "Info: Total interconnect delay = 6.363 ns ( 81.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { I0 UC2:inst9|inst8 UC2:inst9|inst8~clkctrl registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { I0 {} I0~combout {} UC2:inst9|inst8 {} UC2:inst9|inst8~clkctrl {} registrador_Ty_Tz:inst6|out[3] {} } { 0.000ns 0.000ns 2.461ns 2.314ns 1.588ns } { 0.000ns 0.822ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.841 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns New_Instrution 1 CLK PIN_AC27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 9; CLK Node = 'New_Instrution'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { New_Instrution } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.288 ns) + CELL(0.150 ns) 3.290 ns UC2:inst9\|inst6~0 2 COMB LCCOMB_X47_Y17_N18 5 " "Info: 2: + IC(2.288 ns) + CELL(0.150 ns) = 3.290 ns; Loc. = LCCOMB_X47_Y17_N18; Fanout = 5; COMB Node = 'UC2:inst9\|inst6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { New_Instrution UC2:inst9|inst6~0 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { { 96 352 416 144 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.393 ns) 4.176 ns registrador_Ty_Tz:inst6\|Mux3~0 3 COMB LCCOMB_X47_Y17_N14 1 " "Info: 3: + IC(0.493 ns) + CELL(0.393 ns) = 4.176 ns; Loc. = LCCOMB_X47_Y17_N14; Fanout = 1; COMB Node = 'registrador_Ty_Tz:inst6\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { UC2:inst9|inst6~0 registrador_Ty_Tz:inst6|Mux3~0 } "NODE_NAME" } } { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.420 ns) 4.841 ns registrador_Ty_Tz:inst6\|out\[3\] 4 REG LCCOMB_X47_Y17_N20 8 " "Info: 4: + IC(0.245 ns) + CELL(0.420 ns) = 4.841 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 8; REG Node = 'registrador_Ty_Tz:inst6\|out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { registrador_Ty_Tz:inst6|Mux3~0 registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.815 ns ( 37.49 % ) " "Info: Total cell delay = 1.815 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.026 ns ( 62.51 % ) " "Info: Total interconnect delay = 3.026 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { New_Instrution UC2:inst9|inst6~0 registrador_Ty_Tz:inst6|Mux3~0 registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst6~0 {} registrador_Ty_Tz:inst6|Mux3~0 {} registrador_Ty_Tz:inst6|out[3] {} } { 0.000ns 0.000ns 2.288ns 0.493ns 0.245ns } { 0.000ns 0.852ns 0.150ns 0.393ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { I0 UC2:inst9|inst8 UC2:inst9|inst8~clkctrl registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { I0 {} I0~combout {} UC2:inst9|inst8 {} UC2:inst9|inst8~clkctrl {} registrador_Ty_Tz:inst6|out[3] {} } { 0.000ns 0.000ns 2.461ns 2.314ns 1.588ns } { 0.000ns 0.822ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { New_Instrution UC2:inst9|inst6~0 registrador_Ty_Tz:inst6|Mux3~0 registrador_Ty_Tz:inst6|out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst6~0 {} registrador_Ty_Tz:inst6|Mux3~0 {} registrador_Ty_Tz:inst6|out[3] {} } { 0.000ns 0.000ns 2.288ns 0.493ns 0.245ns } { 0.000ns 0.852ns 0.150ns 0.393ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 30 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 15:40:21 2012 " "Info: Processing ended: Wed Jun 06 15:40:21 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
