git clone --depth 1 --no-tags https://github.com/hugoecarl/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300046451
git clone --depth 1 --no-tags https://github.com/vyuansmu/DLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299141950
git clone --depth 1 --no-tags https://github.com/markusdd/verilator_coco_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301438913
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX4_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297282866
git clone --depth 1 --no-tags https://github.com/chgarrettv/verilog-24-hour-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294430062
git clone --depth 1 --no-tags https://github.com/bm-jeong/jbm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295451816
git clone --depth 1 --no-tags https://github.com/yuchun0524/traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292451919
git clone --depth 1 --no-tags https://github.com/warleon/Arch-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297430737
git clone --depth 1 --no-tags https://github.com/SASWAT6768/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300229473
git clone --depth 1 --no-tags https://github.com/Jash-Khatri/Digitial_Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300712724
git clone --depth 1 --no-tags https://github.com/komaljindal/Verilog-implementation-of-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300892643
git clone --depth 1 --no-tags https://github.com/arachnojove/toyMax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300963771
git clone --depth 1 --no-tags https://github.com/manesl/pong-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297781594
git clone --depth 1 --no-tags https://github.com/esa-tu-darmstadt/RT-LIFE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297933126
git clone --depth 1 --no-tags https://github.com/samuelabc/BUAA_ComputerOrganizationLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296859937
git clone --depth 1 --no-tags https://github.com/lakshay1704/Communication-Protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294674996
git clone --depth 1 --no-tags https://github.com/Pulkit-Verma/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294741623
git clone --depth 1 --no-tags https://github.com/michaelmoy/Au_Io_7seg_sha256_xil.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298139434
git clone --depth 1 --no-tags https://github.com/colaalex/HLIMDS2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297624624
git clone --depth 1 --no-tags https://github.com/ReubenMathew/EECS3201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294556909
git clone --depth 1 --no-tags https://github.com/PetrDYu/projecthex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294830010
git clone --depth 1 --no-tags https://github.com/theRealNoah/safety-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294722449
git clone --depth 1 --no-tags https://github.com/aap/es24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294884068
git clone --depth 1 --no-tags https://github.com/Aisinus/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296309518
git clone --depth 1 --no-tags https://github.com/arindamkeswani/quartusdump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296537482
git clone --depth 1 --no-tags https://github.com/zaznov/MKDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296249513
git clone --depth 1 --no-tags https://github.com/Dayeonshin/Digital-Logics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296326935
git clone --depth 1 --no-tags https://github.com/bm-jeong/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296285843
git clone --depth 1 --no-tags https://github.com/tkxkd0159/Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295297999
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jlbegambrer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294146827
git clone --depth 1 --no-tags https://github.com/AliAlroainy/password-by-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295754731
git clone --depth 1 --no-tags https://github.com/rksingh23/Signed_ALU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294301570
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2013_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298973137
git clone --depth 1 --no-tags https://github.com/figcommon/simpleCPU-16-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298962250
git clone --depth 1 --no-tags https://github.com/Asfagus/EE272-Design_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299122229
git clone --depth 1 --no-tags https://github.com/tuoithin/SPI-master-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299362683
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/Summation_formula.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293135095
git clone --depth 1 --no-tags https://github.com/aleferri/qisp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292518263
git clone --depth 1 --no-tags https://github.com/xinlnix/iverilog-test-case.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302082223
git clone --depth 1 --no-tags https://github.com/nipscernufjf/RedeNeuralPontoFlutuante.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294487880
git clone --depth 1 --no-tags https://github.com/Taster98/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301737993
git clone --depth 1 --no-tags https://github.com/bassemhossam/MIPS-CPU-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299384558
git clone --depth 1 --no-tags https://github.com/mitche61/Data_Logger_ECE_387.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300120763
git clone --depth 1 --no-tags https://github.com/jonadmark/intsight-netfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300044973
git clone --depth 1 --no-tags https://github.com/madhur19171/SimpleRISC-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298598563
git clone --depth 1 --no-tags https://github.com/SanjayGorur/D_Latch-using-NOR-and-NAND-gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297683373
git clone --depth 1 --no-tags https://github.com/Suvir-Mehrotra/FPGA-Piano-Tuner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295580585
git clone --depth 1 --no-tags https://github.com/daniellelshen/cmpe140DaniDonie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295519593
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/HardwareAssembler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295885977
git clone --depth 1 --no-tags https://github.com/ucsdarclab/DE0-Nano-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295879359
git clone --depth 1 --no-tags https://github.com/madorskya/apex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294701177
git clone --depth 1 --no-tags https://github.com/robertosc/DigitalesII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293591266
git clone --depth 1 --no-tags https://github.com/ZEIPBR743/cpuverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294852044
git clone --depth 1 --no-tags https://github.com/skcela/CPUProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294162915
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-20gatos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294170365
git clone --depth 1 --no-tags https://github.com/Nanarinar/fictional-sniffle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298143823
git clone --depth 1 --no-tags https://github.com/felipeorrico/ECE271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300006751
git clone --depth 1 --no-tags https://github.com/debalgoswami/DCD_HomeAutomation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300042472
git clone --depth 1 --no-tags https://github.com/heckerfr0d/LD_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300135669
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/AHB-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301325099
git clone --depth 1 --no-tags https://github.com/devintivie/waveform_capture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301564616
git clone --depth 1 --no-tags https://github.com/RonnyZF/Proyectos_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301862506
git clone --depth 1 --no-tags https://github.com/0xrutvij/16bit-ALU-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301867671
git clone --depth 1 --no-tags https://github.com/nthuTitan/SensorHouse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302084288
git clone --depth 1 --no-tags https://github.com/ruochen627/EE658_DFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302169940
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293021565
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/Fibonacci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293286770
git clone --depth 1 --no-tags https://github.com/Pratik-Sanghavi/Single-Cycle-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293606379
git clone --depth 1 --no-tags https://github.com/MohamedAli25/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293646495
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Finite-Impose-Response-Filter-Layout-Design-with-SOC-Encounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296084040
git clone --depth 1 --no-tags https://github.com/kumarkhandagle/UdemyVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296091964
git clone --depth 1 --no-tags https://github.com/unal-edigital2/Lab01-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294397328
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294401224
git clone --depth 1 --no-tags https://github.com/isaacfallas/pid-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294522921
git clone --depth 1 --no-tags https://github.com/teexone/ca_20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296323039
git clone --depth 1 --no-tags https://github.com/WefPok/CompArch-Noskov-Nikita.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296327646
git clone --depth 1 --no-tags https://github.com/Hackinside/3DORGB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297377041
git clone --depth 1 --no-tags https://github.com/Gotg3/ISA_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301769395
git clone --depth 1 --no-tags https://github.com/jhih-ching-yeh/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301623807
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-NisefolesVargas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294149953
git clone --depth 1 --no-tags https://github.com/arockyu/COMET_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293316056
git clone --depth 1 --no-tags https://github.com/guanrenchen/1051-Digital-System-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293247678
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294402373
git clone --depth 1 --no-tags https://github.com/foxxy777/SIPO_PISO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295099374
git clone --depth 1 --no-tags https://github.com/rasanpreetsingh3/Wallace-Tree-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294912039
git clone --depth 1 --no-tags https://github.com/xutianyish/ECE241-project-game-of-squares.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293388116
git clone --depth 1 --no-tags https://github.com/vvaleria18/lab1-extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300097992
git clone --depth 1 --no-tags https://github.com/microuzi9797/DSDL2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300010999
git clone --depth 1 --no-tags https://github.com/noobie-byte/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300161078
git clone --depth 1 --no-tags https://github.com/shapocunxiaolaodi/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298756192
git clone --depth 1 --no-tags https://github.com/selvagit/mtech_dessertation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299084347
git clone --depth 1 --no-tags https://github.com/zwm/intf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297072674
git clone --depth 1 --no-tags https://github.com/Dan4iGG/CA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296342907
git clone --depth 1 --no-tags https://github.com/master2511/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299950276
git clone --depth 1 --no-tags https://github.com/royanandj/Verilog-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300603815
git clone --depth 1 --no-tags https://github.com/Stepheny755/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300410909
git clone --depth 1 --no-tags https://github.com/hzero404/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292803518
git clone --depth 1 --no-tags https://github.com/ye-yanning/pipCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292990667
git clone --depth 1 --no-tags https://github.com/garvitgupta08/5-stage-pipelined-RISCV-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297988727
