{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734372287146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734372287156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 23:04:47 2024 " "Processing started: Mon Dec 16 23:04:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734372287156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372287156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MWCS -c MWCS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MWCS -c MWCS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372287156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734372287556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734372287556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF32 " "Found entity 1: FF32" {  } { { "../FF32/FF32.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372296835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372296835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372296845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C0 c0 MWCS.v(7) " "Verilog HDL Declaration information at MWCS.v(7): object \"C0\" differs only in case from object \"c0\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 MWCS.v(11) " "Verilog HDL Declaration information at MWCS.v(11): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C2 c2 MWCS.v(18) " "Verilog HDL Declaration information at MWCS.v(18): object \"C2\" differs only in case from object \"c2\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C3 c3 MWCS.v(23) " "Verilog HDL Declaration information at MWCS.v(23): object \"C3\" differs only in case from object \"c3\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C5 c5 MWCS.v(31) " "Verilog HDL Declaration information at MWCS.v(31): object \"C5\" differs only in case from object \"c5\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C6 c6 MWCS.v(33) " "Verilog HDL Declaration information at MWCS.v(33): object \"C6\" differs only in case from object \"c6\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C16 c16 MWCS.v(15) " "Verilog HDL Declaration information at MWCS.v(15): object \"C16\" differs only in case from object \"c16\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C24 c24 MWCS.v(20) " "Verilog HDL Declaration information at MWCS.v(20): object \"C24\" differs only in case from object \"c24\" in the same scope" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mwcs.v 1 1 " "Found 1 design units, including 1 entities, in source file mwcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 MWCS " "Found entity 1: MWCS" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734372296845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rset MWCS.v(68) " "Verilog HDL Implicit Net warning at MWCS.v(68): created implicit net for \"rset\"" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372296845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MWCS " "Elaborating entity \"MWCS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734372296874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c0 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c0\"" {  } { { "MWCS.v" "c0" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c10 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c10\"" {  } { { "MWCS.v" "c10" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c16 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c16\"" {  } { { "MWCS.v" "c16" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:ff1 " "Elaborating entity \"FF32\" for hierarchy \"FF32:ff1\"" {  } { { "MWCS.v" "ff1" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c17 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c17\"" {  } { { "MWCS.v" "c17" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c21 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c21\"" {  } { { "MWCS.v" "c21" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c22 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c22\"" {  } { { "MWCS.v" "c22" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c24 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c24\"" {  } { { "MWCS.v" "c24" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c25 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c25\"" {  } { { "MWCS.v" "c25" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c26 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c26\"" {  } { { "MWCS.v" "c26" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c27 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c27\"" {  } { { "MWCS.v" "c27" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c28 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c28\"" {  } { { "MWCS.v" "c28" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:c29 " "Elaborating entity \"CSA\" for hierarchy \"CSA:c29\"" {  } { { "MWCS.v" "c29" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:ff2 " "Elaborating entity \"FF32\" for hierarchy \"FF32:ff2\"" {  } { { "MWCS.v" "ff2" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372297174 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rset " "Net \"rset\" is missing source, defaulting to GND" {  } { { "MWCS.v" "rset" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1f\[0\]\[39\] " "Net \"S1f\[0\]\[39\]\" is missing source, defaulting to GND" {  } { { "MWCS.v" "S1f\[0\]\[39\]" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734372297394 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734372297394 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734372300583 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734372302574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/output_files/MWCS.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/output_files/MWCS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372304391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734372304531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734372304531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MWCS.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734372304741 "|MWCS|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734372304741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1962 " "Implemented 1962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734372304741 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734372304741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1863 " "Implemented 1863 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734372304741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734372304741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734372304761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 23:05:04 2024 " "Processing ended: Mon Dec 16 23:05:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734372304761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734372304761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734372304761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734372304761 ""}
