

================================================================
== Vivado HLS Report for 'mat_mul_wrap'
================================================================
* Date:           Sun Dec 16 18:08:40 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mat_mul
* Solution:       mat_mul
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  860608|  860608|  860609|  860609|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+--------+--------+--------+--------+---------+
        |                    |          |     Latency     |     Interval    | Pipeline|
        |      Instance      |  Module  |   min  |   max  |   min  |   max  |   Type  |
        +--------------------+----------+--------+--------+--------+--------+---------+
        |grp_mat_mul_fu_30   |mat_mul   |  820201|  820201|  820201|  820201|   none  |
        |grp_copy_mat_fu_37  |copy_mat  |   20201|   20201|   20201|   20201|   none  |
        |grp_copy_mat_fu_45  |copy_mat  |   20201|   20201|   20201|   20201|   none  |
        +--------------------+----------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|    1054|    787|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    199|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      4|    1063|    988|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+----------+---------+-------+-----+-----+
    |grp_copy_mat_fu_37  |copy_mat  |        0|      0|  220|  124|
    |grp_copy_mat_fu_45  |copy_mat  |        0|      0|  220|  124|
    |grp_mat_mul_fu_30   |mat_mul   |        0|      4|  614|  539|
    +--------------------+----------+---------+-------+-----+-----+
    |Total               |          |        0|      4| 1054|  787|
    +--------------------+----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |matC_local_U  |mat_mul_wrap_matCdEe  |       32|  0|   0|  10000|   32|     1|       320000|
    |matB_local_U  |mat_mul_wrap_matCdEe  |       32|  0|   0|  10000|   32|     1|       320000|
    |matA_local_U  |mat_mul_wrap_matCdEe  |       32|  0|   0|  10000|   32|     1|       320000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                      |       96|  0|   0|  30000|   96|     3|       960000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  40|          7|    1|          7|
    |grp_copy_mat_fu_37_src_q0  |  15|          3|   32|         96|
    |matA_ce0                   |   9|          2|    1|          2|
    |matA_local_address0        |  15|          3|   14|         42|
    |matA_local_ce0             |  15|          3|    1|          3|
    |matA_local_we0             |   9|          2|    1|          2|
    |matB_local_address0        |  15|          3|   14|         42|
    |matB_local_ce0             |  15|          3|    1|          3|
    |matB_local_we0             |   9|          2|    1|          2|
    |matC_ce0                   |   9|          2|    1|          2|
    |matC_local_address0        |  15|          3|   14|         42|
    |matC_local_ce0             |  15|          3|    1|          3|
    |matC_local_we0             |   9|          2|    1|          2|
    |matC_we0                   |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 199|         40|   84|        250|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  6|   0|    6|          0|
    |ap_reg_grp_copy_mat_fu_37_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_copy_mat_fu_45_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_mat_mul_fu_30_ap_start   |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  9|   0|    9|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_start       |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_done        | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_idle        | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_ready       | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|matA_address0  | out |   14|  ap_memory |     matA     |     array    |
|matA_ce0       | out |    1|  ap_memory |     matA     |     array    |
|matA_q0        |  in |   32|  ap_memory |     matA     |     array    |
|matB_address0  | out |   14|  ap_memory |     matB     |     array    |
|matB_ce0       | out |    1|  ap_memory |     matB     |     array    |
|matB_q0        |  in |   32|  ap_memory |     matB     |     array    |
|matC_address0  | out |   14|  ap_memory |     matC     |     array    |
|matC_ce0       | out |    1|  ap_memory |     matC     |     array    |
|matC_we0       | out |    1|  ap_memory |     matC     |     array    |
|matC_d0        | out |   32|  ap_memory |     matC     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

