--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Exp02.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6848 paths analyzed, 515 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.704ns.
--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_29_P_29 (SLICE_X40Y75.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U8/clkdiv_29_P_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.316ns (Levels of Logic = 1)
  Clock Path Skew:      -0.353ns (1.159 - 1.512)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U8/clkdiv_29_P_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y31.DQ     Tcko                  0.269   rst
                                                       U9/rst
    SLICE_X40Y75.D2      net (fanout=258)      4.095   rst
    SLICE_X40Y75.DMUX    Tilo                  0.180   U8/clkdiv_29_P_29
                                                       U8/rst_clkdiv[31]_AND_5_o1
    SLICE_X40Y75.SR      net (fanout=2)        0.544   U8/rst_clkdiv[31]_AND_5_o
    SLICE_X40Y75.CLK     Trck                  0.228   U8/clkdiv_29_P_29
                                                       U8/clkdiv_29_P_29
    -------------------------------------------------  ---------------------------
    Total                                      5.316ns (0.677ns logic, 4.639ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_29_P_29 (FF)
  Destination:          U8/clkdiv_29_P_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_29_P_29 to U8/clkdiv_29_P_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.AQ      Tcko                  0.308   U8/clkdiv_29_P_29
                                                       U8/clkdiv_29_P_29
    SLICE_X40Y75.D3      net (fanout=2)        0.477   U8/clkdiv_29_P_29
    SLICE_X40Y75.DMUX    Tilo                  0.180   U8/clkdiv_29_P_29
                                                       U8/rst_clkdiv[31]_AND_5_o1
    SLICE_X40Y75.SR      net (fanout=2)        0.544   U8/rst_clkdiv[31]_AND_5_o
    SLICE_X40Y75.CLK     Trck                  0.228   U8/clkdiv_29_P_29
                                                       U8/clkdiv_29_P_29
    -------------------------------------------------  ---------------------------
    Total                                      1.737ns (0.716ns logic, 1.021ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_29_C_29 (FF)
  Destination:          U8/clkdiv_29_P_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.121 - 0.139)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_29_C_29 to U8/clkdiv_29_P_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.AQ      Tcko                  0.269   U8/clkdiv_29_C_29
                                                       U8/clkdiv_29_C_29
    SLICE_X40Y75.D1      net (fanout=2)        0.480   U8/clkdiv_29_C_29
    SLICE_X40Y75.DMUX    Tilo                  0.180   U8/clkdiv_29_P_29
                                                       U8/rst_clkdiv[31]_AND_5_o1
    SLICE_X40Y75.SR      net (fanout=2)        0.544   U8/rst_clkdiv[31]_AND_5_o
    SLICE_X40Y75.CLK     Trck                  0.228   U8/clkdiv_29_P_29
                                                       U8/clkdiv_29_P_29
    -------------------------------------------------  ---------------------------
    Total                                      1.701ns (0.677ns logic, 1.024ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_27_P_27 (SLICE_X39Y74.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U8/clkdiv_27_P_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.353ns (1.159 - 1.512)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U8/clkdiv_27_P_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y31.DQ     Tcko                  0.269   rst
                                                       U9/rst
    SLICE_X38Y74.C2      net (fanout=258)      4.069   rst
    SLICE_X38Y74.CMUX    Tilo                  0.175   U8/clkdiv_27_C_27
                                                       U8/rst_clkdiv[31]_AND_9_o1
    SLICE_X39Y74.SR      net (fanout=2)        0.416   U8/rst_clkdiv[31]_AND_9_o
    SLICE_X39Y74.CLK     Trck                  0.217   U8/clkdiv_27_P_27
                                                       U8/clkdiv_27_P_27
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (0.661ns logic, 4.485ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27_C_27 (FF)
  Destination:          U8/clkdiv_27_P_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.121 - 0.139)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27_C_27 to U8/clkdiv_27_P_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.AQ      Tcko                  0.308   U8/clkdiv_27_C_27
                                                       U8/clkdiv_27_C_27
    SLICE_X38Y74.C3      net (fanout=2)        0.633   U8/clkdiv_27_C_27
    SLICE_X38Y74.CMUX    Tilo                  0.174   U8/clkdiv_27_C_27
                                                       U8/rst_clkdiv[31]_AND_9_o1
    SLICE_X39Y74.SR      net (fanout=2)        0.416   U8/rst_clkdiv[31]_AND_9_o
    SLICE_X39Y74.CLK     Trck                  0.217   U8/clkdiv_27_P_27
                                                       U8/clkdiv_27_P_27
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (0.699ns logic, 1.049ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27_P_27 (FF)
  Destination:          U8/clkdiv_27_P_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27_P_27 to U8/clkdiv_27_P_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y74.AQ      Tcko                  0.269   U8/clkdiv_27_P_27
                                                       U8/clkdiv_27_P_27
    SLICE_X38Y74.C1      net (fanout=2)        0.469   U8/clkdiv_27_P_27
    SLICE_X38Y74.CMUX    Tilo                  0.174   U8/clkdiv_27_C_27
                                                       U8/rst_clkdiv[31]_AND_9_o1
    SLICE_X39Y74.SR      net (fanout=2)        0.416   U8/rst_clkdiv[31]_AND_9_o
    SLICE_X39Y74.CLK     Trck                  0.217   U8/clkdiv_27_P_27
                                                       U8/clkdiv_27_P_27
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.660ns logic, 0.885ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_29_C_29 (SLICE_X41Y75.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U8/clkdiv_29_C_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.094ns (Levels of Logic = 1)
  Clock Path Skew:      -0.353ns (1.159 - 1.512)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U8/clkdiv_29_C_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y31.DQ     Tcko                  0.269   rst
                                                       U9/rst
    SLICE_X40Y75.D2      net (fanout=258)      4.095   rst
    SLICE_X40Y75.D       Tilo                  0.053   U8/clkdiv_29_P_29
                                                       U8/rst_clkdiv[31]_AND_6_o1
    SLICE_X41Y75.SR      net (fanout=2)        0.422   U8/rst_clkdiv[31]_AND_6_o
    SLICE_X41Y75.CLK     Trck                  0.255   U8/clkdiv_29_C_29
                                                       U8/clkdiv_29_C_29
    -------------------------------------------------  ---------------------------
    Total                                      5.094ns (0.577ns logic, 4.517ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_29_P_29 (FF)
  Destination:          U8/clkdiv_29_C_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.121 - 0.139)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_29_P_29 to U8/clkdiv_29_C_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.AQ      Tcko                  0.308   U8/clkdiv_29_P_29
                                                       U8/clkdiv_29_P_29
    SLICE_X40Y75.D3      net (fanout=2)        0.477   U8/clkdiv_29_P_29
    SLICE_X40Y75.D       Tilo                  0.053   U8/clkdiv_29_P_29
                                                       U8/rst_clkdiv[31]_AND_6_o1
    SLICE_X41Y75.SR      net (fanout=2)        0.422   U8/rst_clkdiv[31]_AND_6_o
    SLICE_X41Y75.CLK     Trck                  0.255   U8/clkdiv_29_C_29
                                                       U8/clkdiv_29_C_29
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.616ns logic, 0.899ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_29_C_29 (FF)
  Destination:          U8/clkdiv_29_C_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_29_C_29 to U8/clkdiv_29_C_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.AQ      Tcko                  0.269   U8/clkdiv_29_C_29
                                                       U8/clkdiv_29_C_29
    SLICE_X40Y75.D1      net (fanout=2)        0.480   U8/clkdiv_29_C_29
    SLICE_X40Y75.D       Tilo                  0.053   U8/clkdiv_29_P_29
                                                       U8/rst_clkdiv[31]_AND_6_o1
    SLICE_X41Y75.SR      net (fanout=2)        0.422   U8/rst_clkdiv[31]_AND_6_o
    SLICE_X41Y75.CLK     Trck                  0.255   U8/clkdiv_29_C_29
                                                       U8/clkdiv_29_C_29
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.577ns logic, 0.902ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_11_C_11 (SLICE_X40Y67.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_11_P_11 (FF)
  Destination:          U8/clkdiv_11_C_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.321 - 0.291)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_11_P_11 to U8/clkdiv_11_C_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y67.AQ      Tcko                  0.100   U8/clkdiv_11_P_11
                                                       U8/clkdiv_11_P_11
    SLICE_X40Y67.D5      net (fanout=2)        0.145   U8/clkdiv_11_P_11
    SLICE_X40Y67.CLK     Tah         (-Th)     0.016   U8/clkdiv_11_C_11
                                                       U8/clkdiv_111
                                                       U8/Madd_clkdiv[31]_GND_4_o_add_1_OUT_cy<11>
                                                       U8/clkdiv_11_C_11
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.084ns logic, 0.145ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_18_P_18 (SLICE_X40Y69.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_18_C_18 (FF)
  Destination:          U8/clkdiv_18_P_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.319 - 0.289)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_18_C_18 to U8/clkdiv_18_P_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.AQ      Tcko                  0.100   U8/clkdiv_18_C_18
                                                       U8/clkdiv_18_C_18
    SLICE_X40Y69.C5      net (fanout=2)        0.144   U8/clkdiv_18_C_18
    SLICE_X40Y69.CLK     Tah         (-Th)     0.015   U8/clkdiv_18_P_18
                                                       U8/clkdiv_181
                                                       U8/Madd_clkdiv[31]_GND_4_o_add_1_OUT_cy<19>
                                                       U8/clkdiv_18_P_18
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.085ns logic, 0.144ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_11 (SLICE_X79Y44.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_11 (FF)
  Destination:          U9/SW_OK_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_11 to U9/SW_OK_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y44.AQ      Tcko                  0.100   SW_OK<14>
                                                       U9/SW_OK_11
    SLICE_X79Y44.A3      net (fanout=2)        0.141   SW_OK<11>
    SLICE_X79Y44.CLK     Tah         (-Th)     0.032   SW_OK<14>
                                                       U9/SW_OK_11_dpot1
                                                       U9/SW_OK_11
    -------------------------------------------------  ---------------------------
    Total                                      0.209ns (0.068ns logic, 0.141ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.704|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6848 paths, 0 nets, and 949 connections

Design statistics:
   Minimum period:   5.704ns{1}   (Maximum frequency: 175.316MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 28 13:59:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



