# Copyright 2023 Google LLC
#
# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree.

# Scalar
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3ts_div_u1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3ts_div_u2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3ts_div_u4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5ts_div_u1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5ts_div_u2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5ts_div_u4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params

# Scalar+FMA
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3ts_div_u1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3ts_div_u2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3ts_div_u4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5ts_div_u1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5ts_div_u2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5ts_div_u4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params

# Wasm
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_lut8_p4h3ts_div_u1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_lut8_p4h3ts_div_u2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_lut8_p4h3ts_div_u4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_p6h5ts_div_u1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_p6h5ts_div_u2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_p6h5ts_div_u4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params

# SSE2
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3ts_div_u4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3ts_div_u8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3ts_div_u12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3ts_div_u16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_div_u4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_div_u8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_div_u12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_div_u16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr1_u4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr1_u8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr1_u12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr1_u16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr2_u4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr2_u8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr2_u12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr2_u16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params

# SSE4.1
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_u4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_u8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_u12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_u16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_u20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_u24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_u4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_u8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_u12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_u16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_u20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_u24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_u4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_u8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_u12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_u16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_u20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_u24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_u4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_u8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_u12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_u16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_u20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_u24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params

# AVX
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut8_p4h3ts_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut8_p4h3ts_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut8_p4h3ts_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut8_p4h3ts_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params

# FMA3
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_nr1adj_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_nr1adj_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_nr1adj_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_nr1adj_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params

# AVX2
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_u80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params


# AVX-512
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_u160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_u160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_u160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_u160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_u160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_u160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_u160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_u160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params

# Wasm SIMD
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_min_u4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_min_u8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_min_u12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_min_u16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_pmin_u4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_pmin_u8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_pmin_u12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_pmin_u16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_max_u4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_max_u8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_max_u12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_max_u16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_pmax_u4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_pmax_u8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_pmax_u12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_pmax_u16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min_u4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min_u8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min_u12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min_u16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin_u4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin_u8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin_u12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin_u16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max_u4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max_u8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max_u12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max_u16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax_u4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax_u8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax_u12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax_u16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params

# ARM NEON
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ts_div_u4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ts_div_u8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ts_div_u12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ts_div_u16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_p6h5ts_div_u4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_p6h5ts_div_u8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_p6h5ts_div_u12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_p6h5ts_div_u16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neon_expm1minus_rr1_p6h5ts_nr2recps_u4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neon_expm1minus_rr1_p6h5ts_nr2recps_u8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neon_expm1minus_rr1_p6h5ts_nr2recps_u12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neon_expm1minus_rr1_p6h5ts_nr2recps_u16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr1recps1fma_u4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr1recps1fma_u8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr1recps1fma_u12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr1recps1fma_u16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr2fma_u4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr2fma_u8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr2fma_u12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr2fma_u16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma_u4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma_u8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma_u12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma_u16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2fma_u4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2fma_u8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2fma_u12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2fma_u16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2recps_u4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2recps_u8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2recps_u12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2recps_u16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
