m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/sim/verilog/validation/tasks/tests/pu/ahb3/multi/bin/msim
Xperipheral_ahb3_verilog_pkg
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1740979047
!i10b 1
!s100 elT5QVDJL?fV8=>hmiD1:1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;OL<9?VNFP:BB0lTc^e1V3
S1
R0
Z4 w1740977740
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
!i122 1
Z5 L0 41 0
V;OL<9?VNFP:BB0lTc^e1V3
Z6 OV;L;2020.3;71
r1
!s85 0
31
Z7 !s108 1740979047.000000
!s107 /home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_htif.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_writeback.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|
Z8 !s90 -work|work|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_writeback.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_htif.sv|-sv|
!i113 1
Z9 o-work work -sv
Z10 tCvgOpt 0
Xperipheral_biu_verilog_pkg
R1
R2
!i10b 1
!s100 [Hbg7;G1b8z6_<R08=gQJ2
R3
IXLCDO[:KL^2dM7idOVJTL3
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
!i122 1
R5
VXLCDO[:KL^2dM7idOVJTL3
R6
r1
!s85 0
31
R7
Z11 !s107 /home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_htif.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_writeback.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|
R8
!i113 1
R9
R10
vpu_riscv_ahb3
R1
R2
!i10b 1
!s100 KKRh7[Ug3g[YBjC6nImLi3
R3
I4JlJn6NdR0NQ^fNJaacjV1
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv
!i122 1
L0 41 445
Z12 VDg1SIo80bB@j0V0VzS_@n1
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_alu
R1
Z13 DXx4 work 20 pu_riscv_verilog_pkg 0 22 z:z2SVAzMa5Z1YCMHN0Cd3
DXx4 work 20 pu_riscv_alu_sv_unit 0 22 HkC0;N[MCdo9>MLj3boQ22
R2
R12
r1
!s85 0
!i10b 1
!s100 M391LCJ:VWAn<Yj8KMda52
ICWCN4kazJVlJfFIW5d<9b0
!s105 pu_riscv_alu_sv_unit
S1
R0
R4
Z14 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv
Z15 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv
!i122 1
L0 43 230
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_alu_sv_unit
R1
R13
R2
VHkC0;N[MCdo9>MLj3boQ22
r1
!s85 0
!i10b 1
!s100 c:DIT@k8M5c1KGPMFMQXm0
IHkC0;N[MCdo9>MLj3boQ22
!i103 1
S1
R0
R4
R14
R15
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_biu2ahb3
R1
Z16 DXx4 work 27 peripheral_ahb3_verilog_pkg 0 22 ;OL<9?VNFP:BB0lTc^e1V3
Z17 DXx4 work 26 peripheral_biu_verilog_pkg 0 22 XLCDO[:KL^2dM7idOVJTL3
DXx4 work 25 pu_riscv_biu2ahb3_sv_unit 0 22 ?F9oMkX01eoPaFlf^fh]81
R2
R12
r1
!s85 0
!i10b 1
!s100 >TRW]9Dh3C3cDN9Z:^zbd3
IhTLnFSZH5HMl0l7dKWWXd1
!s105 pu_riscv_biu2ahb3_sv_unit
S1
R0
R4
Z18 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv
Z19 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv
!i122 1
L0 44 225
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_biu2ahb3_sv_unit
R1
R16
R17
R2
V?F9oMkX01eoPaFlf^fh]81
r1
!s85 0
!i10b 1
!s100 <[APl^VZ75beRaj=87=zF0
I?F9oMkX01eoPaFlf^fh]81
!i103 1
S1
R0
R4
R18
R19
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_bp
R1
R2
!i10b 1
!s100 J8LRo>i:[N>MY`;nEE9zF2
R3
Ijg0V?]`dGD>^ijhN9;G<n2
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv
!i122 1
L0 41 101
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_bu
R1
R13
DXx4 work 19 pu_riscv_bu_sv_unit 0 22 ceX<D2dMJZYAHO2:;FLg53
R2
R12
r1
!s85 0
!i10b 1
!s100 8g>CC@7_R_MgOf5kln4DS3
I7aAzZdhaL55BM:nR?eY=K2
!s105 pu_riscv_bu_sv_unit
S1
R0
R4
Z20 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv
Z21 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv
!i122 1
L0 43 272
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_bu_sv_unit
R1
R13
R2
VceX<D2dMJZYAHO2:;FLg53
r1
!s85 0
!i10b 1
!s100 UR]9eI:Y_MD5XG@N77DA93
IceX<D2dMJZYAHO2:;FLg53
!i103 1
S1
R0
R4
R20
R21
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_core
R1
R2
!i10b 1
!s100 VUe@6c@g9mdW1cnIM:bEE3
R3
I0An:R<YXk`Rifla1S]fhQ3
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv
!i122 1
L0 41 641
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dbg_bfm
R1
R2
!i10b 1
!s100 KU>ZK?JLiKRa>P13;S]AW3
R3
Ibllz?LKV<nmnam64Jz_I41
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_dbg_bfm.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_dbg_bfm.sv
!i122 1
L0 41 95
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dcache_core
R1
R17
DXx4 work 28 pu_riscv_dcache_core_sv_unit 0 22 =hVZWkm2z3oE^PkE93FE<1
R2
R12
r1
!s85 0
!i10b 1
!s100 bH;NAGAP9>?SIUMR>Ua>S0
INjV3a6=>8OR;j5YP^oj[Y0
!s105 pu_riscv_dcache_core_sv_unit
S1
R0
R4
Z22 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
Z23 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
!i122 1
L0 43 1002
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_dcache_core_sv_unit
R1
R17
R2
V=hVZWkm2z3oE^PkE93FE<1
r1
!s85 0
!i10b 1
!s100 IF[co:`3[lN[ge;5^?FGP3
I=hVZWkm2z3oE^PkE93FE<1
!i103 1
S1
R0
R4
R22
R23
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dext
R1
R2
!i10b 1
!s100 9nT`oR03oBETIHDz1WkRj1
R3
I;B3_fcPV6P>dIY065ICHL2
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv
!i122 1
L0 41 130
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_divider
R1
R13
DXx4 work 24 pu_riscv_divider_sv_unit 0 22 2ahCJQc6Oenl1U0LP1Me_0
R2
R12
r1
!s85 0
!i10b 1
!s100 N>_B1k848cEeM7oPe?T]E3
I85mjd_2]HJAa5_?GMb3F>3
!s105 pu_riscv_divider_sv_unit
S1
R0
R4
Z24 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv
Z25 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_divider.sv
!i122 1
L0 43 352
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_divider_sv_unit
R1
R13
R2
V2ahCJQc6Oenl1U0LP1Me_0
r1
!s85 0
!i10b 1
!s100 BhYM^hG]HgZ_c5a8A<OZz2
I2ahCJQc6Oenl1U0LP1Me_0
!i103 1
S1
R0
R4
R24
R25
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dmem_ctrl
R1
R13
R17
DXx4 work 26 pu_riscv_dmem_ctrl_sv_unit 0 22 zVQ[C_4OOP`?dYWo263>T2
R2
R12
r1
!s85 0
!i10b 1
!s100 Wo]nNRQfQ[QoD=Y5W@5DR3
IP8B07NRc5KZ8DQ>CUcMYI3
!s105 pu_riscv_dmem_ctrl_sv_unit
S1
R0
R4
Z26 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
Z27 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
!i122 1
L0 44 482
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_dmem_ctrl_sv_unit
R1
R13
R17
R2
VzVQ[C_4OOP`?dYWo263>T2
r1
!s85 0
!i10b 1
!s100 YPej[K9zmh;9Bkib@7?P_3
IzVQ[C_4OOP`?dYWo263>T2
!i103 1
S1
R0
R4
R26
R27
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_du
R1
R13
DXx4 work 19 pu_riscv_du_sv_unit 0 22 A^efHEda2PA_@K9PEb4Lc3
R2
R12
r1
!s85 0
!i10b 1
!s100 l0Qi9R_Qoi_kChLE7@F3b3
IWREeLDWX@MZJiU>`8kgXB2
!s105 pu_riscv_du_sv_unit
S1
R0
R4
Z28 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv
Z29 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv
!i122 1
L0 43 389
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_du_sv_unit
R1
R13
R2
VA^efHEda2PA_@K9PEb4Lc3
r1
!s85 0
!i10b 1
!s100 M_cNKZi?5:j0CJ1S4ISGJ3
IA^efHEda2PA_@K9PEb4Lc3
!i103 1
S1
R0
R4
R28
R29
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_execution
R1
R2
!i10b 1
!s100 `U37e?``mCVjKa97D:9MZ3
R3
I;PEUcK8A@f2ET@76PnDHZ2
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv
!i122 1
L0 41 324
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_htif
R1
R2
!i10b 1
!s100 H=n5C_If4n2=YHYon<@?a2
R3
IVmkM<2Q^FbBih=kGMkDnh1
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_htif.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/main/pu_riscv_htif.sv
!i122 1
L0 41 67
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_icache_core
R1
R17
DXx4 work 28 pu_riscv_icache_core_sv_unit 0 22 4_jKe1_HZbnoNh>9OSSZ>1
R2
R12
r1
!s85 0
!i10b 1
!s100 52bMTaAHK92aiKW87oDm:1
I6KTdL>:OdT3;aU7;<^31n3
!s105 pu_riscv_icache_core_sv_unit
S1
R0
R4
Z30 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv
Z31 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv
!i122 1
L0 43 718
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_icache_core_sv_unit
R1
R17
R2
V4_jKe1_HZbnoNh>9OSSZ>1
r1
!s85 0
!i10b 1
!s100 n5CLLYHM;NTWYC17nIzJi1
I4_jKe1_HZbnoNh>9OSSZ>1
!i103 1
S1
R0
R4
R30
R31
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_id
R1
R13
DXx4 work 19 pu_riscv_id_sv_unit 0 22 ^AYnNjm08X;=:3d5X<Cd70
R2
R12
r1
!s85 0
!i10b 1
!s100 MeVIfnlD<aghN3h;ScG9n1
IL9@iKjc^az=FDkfM973lP1
!s105 pu_riscv_id_sv_unit
S1
R0
R4
Z32 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv
Z33 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv
!i122 1
L0 43 936
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_id_sv_unit
R1
R13
R2
V^AYnNjm08X;=:3d5X<Cd70
r1
!s85 0
!i10b 1
!s100 DOR^zERX[L4L_4TmnV7EW2
I^AYnNjm08X;=:3d5X<Cd70
!i103 1
S1
R0
R4
R32
R33
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_if
R1
R13
DXx4 work 19 pu_riscv_if_sv_unit 0 22 JJaOd4_Tgz1dckc85?AEU0
R2
R12
r1
!s85 0
!i10b 1
!s100 fQ9?D]P?:nV[GYTno26m13
IZ@lj<ih:6e6FXPMKXh8_V2
!s105 pu_riscv_if_sv_unit
S1
R0
R4
Z34 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv
Z35 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv
!i122 1
L0 43 341
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_if_sv_unit
R1
R13
R2
VJJaOd4_Tgz1dckc85?AEU0
r1
!s85 0
!i10b 1
!s100 XQoL6m[TS>kVR<g=Ke1YS1
IJJaOd4_Tgz1dckc85?AEU0
!i103 1
S1
R0
R4
R34
R35
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_imem_ctrl
R1
R13
R17
DXx4 work 26 pu_riscv_imem_ctrl_sv_unit 0 22 =DM42mVZ27So;PE[0XQ<]0
R2
R12
r1
!s85 0
!i10b 1
!s100 1LO>U1zjQehH:hlnc:jIf3
I5L4EkHTFBHgFz9>E]4H823
!s105 pu_riscv_imem_ctrl_sv_unit
S1
R0
R4
Z36 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
Z37 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
!i122 1
L0 44 569
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_imem_ctrl_sv_unit
R1
R13
R17
R2
V=DM42mVZ27So;PE[0XQ<]0
r1
!s85 0
!i10b 1
!s100 GM@gPLEXShFI7f^PC4XX12
I=DM42mVZ27So;PE[0XQ<]0
!i103 1
S1
R0
R4
R36
R37
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_lsu
R1
R13
R17
DXx4 work 20 pu_riscv_lsu_sv_unit 0 22 I<<JD08XAYd0O@G>:8dC:0
R2
R12
r1
!s85 0
!i10b 1
!s100 nb1QBCQ2:Y5fmZR6KC9Q<0
IaOe=K^9g4YhlEkQXA1YU:3
!s105 pu_riscv_lsu_sv_unit
S1
R0
R4
Z38 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv
Z39 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv
!i122 1
L0 44 265
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_lsu_sv_unit
R1
R13
R17
R2
VI<<JD08XAYd0O@G>:8dC:0
r1
!s85 0
!i10b 1
!s100 ld6@Ef>7QTZ[VJ]b@668Y1
II<<JD08XAYd0O@G>:8dC:0
!i103 1
S1
R0
R4
R38
R39
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_membuf
R1
R2
!i10b 1
!s100 G9<629PW1G9M1cimWNWfX2
R3
IAkl`>N@TO_AN1DYEODJGR3
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv
!i122 1
L0 41 85
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memmisaligned
R1
R17
DXx4 work 30 pu_riscv_memmisaligned_sv_unit 0 22 knX_4MT9e:e7KE^`IT8V03
R2
R12
r1
!s85 0
!i10b 1
!s100 FWHZ1`9JcVPA86;g8@DH82
I5QNYbR>Z;FzR9>MLlfXNT1
!s105 pu_riscv_memmisaligned_sv_unit
S1
R0
R4
Z40 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
Z41 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
!i122 1
L0 43 44
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_memmisaligned_sv_unit
R1
R17
R2
VknX_4MT9e:e7KE^`IT8V03
r1
!s85 0
!i10b 1
!s100 Ra?X5?B5JezinoVS7IdgT2
IknX_4MT9e:e7KE^`IT8V03
!i103 1
S1
R0
R4
R40
R41
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memory
R1
R2
!i10b 1
!s100 =KBYXT9HHbTfi0:G<Z]FN1
R3
IZ9YBee`Jf`0M@fcO=^3?D1
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv
!i122 1
L0 41 88
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memory_model_ahb3
R1
R16
DXx4 work 34 pu_riscv_memory_model_ahb3_sv_unit 0 22 PGg7182K_?HeIBEL]6RDn1
R2
R12
r1
!s85 0
!i10b 1
!s100 09><_2Zh>eFJXaKCM7;0=2
IZVLFT`NX<T5PoY`TDMKZ;3
!s105 pu_riscv_memory_model_ahb3_sv_unit
S1
R0
R4
Z42 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv
Z43 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv
!i122 1
L0 43 293
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_memory_model_ahb3_sv_unit
R1
R16
R2
VPGg7182K_?HeIBEL]6RDn1
r1
!s85 0
!i10b 1
!s100 C@KK01a`lhO90o3O;Y`ZO2
IPGg7182K_?HeIBEL]6RDn1
!i103 1
S1
R0
R4
R42
R43
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mmio_if_ahb3
R1
R16
DXx4 work 29 pu_riscv_mmio_if_ahb3_sv_unit 0 22 IWlD`E`aGZ4S4SNXdU?^Q3
R2
R12
r1
!s85 0
!i10b 1
!s100 VO4]NRF:4U`lObo8V[DEJ1
IXmVJmhl@9j4]mVUC6>bN^1
!s105 pu_riscv_mmio_if_ahb3_sv_unit
S1
R0
R4
Z44 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv
Z45 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv
!i122 1
L0 43 118
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_mmio_if_ahb3_sv_unit
R1
R16
R2
VIWlD`E`aGZ4S4SNXdU?^Q3
r1
!s85 0
!i10b 1
!s100 WD7M=@0oL^UW48?Tf_bJ>2
IIWlD`E`aGZ4S4SNXdU?^Q3
!i103 1
S1
R0
R4
R44
R45
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mmu
R1
R2
!i10b 1
!s100 BgaA30IL0[Hh4z:LX0UCA1
R3
I_QILnTAe>?oJLjiQHDYD01
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv
!i122 1
L0 41 73
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_multiplier
R1
R13
DXx4 work 27 pu_riscv_multiplier_sv_unit 0 22 b[5j]1E2E`zAzZP>gUFzN2
R2
R12
r1
!s85 0
!i10b 1
!s100 6eVXL4NLO>EUna[MXQOJP0
I9OaD]_^H[Goch5eT[>fmI2
!s105 pu_riscv_multiplier_sv_unit
S1
R0
R4
Z46 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv
Z47 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/execute/pu_riscv_multiplier.sv
!i122 1
L0 43 299
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_multiplier_sv_unit
R1
R13
R2
Vb[5j]1E2E`zAzZP>gUFzN2
r1
!s85 0
!i10b 1
!s100 3b56Lclb5o9afmn@@HfFn1
Ib[5j]1E2E`zAzZP>gUFzN2
!i103 1
S1
R0
R4
R46
R47
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mux
R1
R17
DXx4 work 20 pu_riscv_mux_sv_unit 0 22 a^SE^=FL>DXbGdX3Z3Vlf0
R2
R12
r1
!s85 0
!i10b 1
!s100 P8Q5o;J9YDS_^Kf:[F@QS1
IVbbU3iA]zFZfZ34P`haJo3
!s105 pu_riscv_mux_sv_unit
S1
R0
R4
Z48 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv
Z49 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv
!i122 1
L0 43 208
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_mux_sv_unit
R1
R17
R2
Va^SE^=FL>DXbGdX3Z3Vlf0
r1
!s85 0
!i10b 1
!s100 LZLX1S?@Q0^8oHXGNLF4[0
Ia^SE^=FL>DXbGdX3Z3Vlf0
!i103 1
S1
R0
R4
R48
R49
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_noicache_core
R1
R17
DXx4 work 30 pu_riscv_noicache_core_sv_unit 0 22 IFUTJ<:25UgmE9:k@]3[@1
R2
R12
r1
!s85 0
!i10b 1
!s100 Mc^]48=i73PEM;6Y[JKFh1
I_Mmgi4MD]DOM]ZfJcj9JL0
!s105 pu_riscv_noicache_core_sv_unit
S1
R0
R4
Z50 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
Z51 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
!i122 1
L0 43 227
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_noicache_core_sv_unit
R1
R17
R2
VIFUTJ<:25UgmE9:k@]3[@1
r1
!s85 0
!i10b 1
!s100 Ndi46JQ>G=Za2?DT@f9<l0
IIFUTJ<:25UgmE9:k@]3[@1
!i103 1
S1
R0
R4
R50
R51
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_pmachk
R1
R13
R17
DXx4 work 23 pu_riscv_pmachk_sv_unit 0 22 d87=l3NYPNcKjiK1F;GR]1
R2
R12
r1
!s85 0
!i10b 1
!s100 0EO7?iog:2KV[jj:5M`7V2
I3fTmJl6ldTQ@`:?2?2Z871
!s105 pu_riscv_pmachk_sv_unit
S1
R0
R4
Z52 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv
Z53 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv
!i122 1
L0 44 252
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_pmachk_sv_unit
R1
R13
R17
R2
Vd87=l3NYPNcKjiK1F;GR]1
r1
!s85 0
!i10b 1
!s100 >`i6eW_5hR`[Uec0O5>hf1
Id87=l3NYPNcKjiK1F;GR]1
!i103 1
S1
R0
R4
R52
R53
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_pmpchk
R1
R13
R17
DXx4 work 23 pu_riscv_pmpchk_sv_unit 0 22 7Ezh[Y59cQaabhR9Vnk9G2
R2
R12
r1
!s85 0
!i10b 1
!s100 ]hJ23Womc[__Wlf3R2U]i2
I9nh=hoHeeVJOi_VI9lgEf1
!s105 pu_riscv_pmpchk_sv_unit
S1
R0
R4
Z54 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
Z55 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
!i122 1
L0 44 228
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_pmpchk_sv_unit
R1
R13
R17
R2
V7Ezh[Y59cQaabhR9Vnk9G2
r1
!s85 0
!i10b 1
!s100 =k=@mLN=8c2A?J3nYmIKI0
I7Ezh[Y59cQaabhR9Vnk9G2
!i103 1
S1
R0
R4
R54
R55
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1r1w
R1
R2
!i10b 1
!s100 3:EmK<IEL0aW_I3Ub>KJ40
R3
I1]:jINH1gb2>fP340zTIj0
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
!i122 1
L0 41 109
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1r1w_generic
R1
R2
!i10b 1
!s100 mMzRD?jlR5LM[?i:4<;XO0
R3
Ij4E2e=h2[W8CBB6^RYEMF1
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
!i122 1
L0 41 56
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1rw
R1
R2
!i10b 1
!s100 9Rz@;UlhlIzAgiKmoolj71
R3
IIB_h^n]?NzLlIzM_[dMAn3
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv
!i122 1
L0 41 60
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1rw_generic
R1
R2
!i10b 1
!s100 gkzz7EL@IGOUB]M8ZQDJ^2
R3
IQifCogP8]_Tl^NMKh`iZB1
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
!i122 1
L0 41 52
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_queue
R1
R2
!i10b 1
!s100 [J3:cLkoS_idE]8TQ`L2?0
R3
IUH1O[hfozhd:::ndFdXjZ3
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv
!i122 1
L0 41 198
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_rf
R1
R2
!i10b 1
!s100 CEX;B9e4aKQFze[TmTCIl0
R3
I77cMeln<:j`80>hC2GoAT3
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv
!i122 1
L0 41 90
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_state
R1
R13
DXx4 work 22 pu_riscv_state_sv_unit 0 22 :31[f;M7BQzzme9R2h_:I3
R2
R12
r1
!s85 0
!i10b 1
!s100 8IR@CDQ;gSNd;?A^cLU<L1
I8oX3YPGfHBMkVR8fFTBen0
!s105 pu_riscv_state_sv_unit
S1
R0
R4
Z56 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv
Z57 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv
!i122 1
L0 43 1388
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_state_sv_unit
R1
R13
R2
V:31[f;M7BQzzme9R2h_:I3
r1
!s85 0
!i10b 1
!s100 MK8^V;nZO6i:J4SKa]^FQ2
I:31[f;M7BQzzme9R2h_:I3
!i103 1
S1
R0
R4
R56
R57
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_testbench_ahb3
R1
R13
DXx4 work 31 pu_riscv_testbench_ahb3_sv_unit 0 22 j7C=ncomSLOKKhM?18U@43
R2
R12
r1
!s85 0
!i10b 1
!s100 KT<SHjhPWH`g4j@PTbJo[1
IB0oBebNHAkiJf]Ki9b>`b1
!s105 pu_riscv_testbench_ahb3_sv_unit
S1
R0
R4
Z58 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv
Z59 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/validation/tasks/verilog/library/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv
!i122 1
L0 43 350
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_testbench_ahb3_sv_unit
R1
R13
R2
Vj7C=ncomSLOKKhM?18U@43
r1
!s85 0
!i10b 1
!s100 nEmb@0]cmPLHIb`h7iUm63
Ij7C=ncomSLOKKhM?18U@43
!i103 1
S1
R0
R4
R58
R59
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_verilog_pkg
R1
R2
!i10b 1
!s100 F]l>^0zcQ<7N?A@=F@;Z71
R3
Iz:z2SVAzMa5Z1YCMHN0Cd3
S1
R0
R4
8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv
F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv
!i122 1
R5
Vz:z2SVAzMa5Z1YCMHN0Cd3
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_writeback
R1
R13
R17
DXx4 work 26 pu_riscv_writeback_sv_unit 0 22 ^USIQj6]7XQBabdj_@WY80
R2
R12
r1
!s85 0
!i10b 1
!s100 lAg[;680R[@S^6]9O_@4@2
ITmZbliz;FBWVNJdbhWVoD1
!s105 pu_riscv_writeback_sv_unit
S1
R0
R4
Z60 8/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_writeback.sv
Z61 F/home/user/GitHub/PacoReinaCampo/code/Architecture/PU-RISCV/rtl/verilog/core/main/pu_riscv_writeback.sv
!i122 1
L0 44 227
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_writeback_sv_unit
R1
R13
R17
R2
V^USIQj6]7XQBabdj_@WY80
r1
!s85 0
!i10b 1
!s100 G3nN]Ll3^eEPe0]mEZeiH1
I^USIQj6]7XQBabdj_@WY80
!i103 1
S1
R0
R4
R60
R61
!i122 1
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
