# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do I_Fetch_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying d:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Documentos/Otros\ archivos/Cicuitos\ y\ Hardware/Verilog/MDE/RISC\ super\ escalar/I_Fetch/Source\ Files {E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:41:58 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files" E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch.v 
# -- Compiling module I_Fetch
# 
# Top level modules:
# 	I_Fetch
# End time: 14:41:58 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Documentos/Otros\ archivos/Cicuitos\ y\ Hardware/Verilog/MDE/RISC\ super\ escalar/I_Fetch/Source\ Files {E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/Single_Port_ROM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:41:58 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files" E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/Single_Port_ROM.v 
# -- Compiling module Single_Port_ROM
# 
# Top level modules:
# 	Single_Port_ROM
# End time: 14:41:58 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Documentos/Otros\ archivos/Cicuitos\ y\ Hardware/Verilog/MDE/RISC\ super\ escalar/I_Fetch/Proyect\ Files/../Source\ Files {E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Proyect Files/../Source Files/I_Fetch_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:41:58 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Proyect Files/../Source Files" E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Proyect Files/../Source Files/I_Fetch_tb.v 
# -- Compiling module I_Fetch_tb
# 
# Top level modules:
# 	I_Fetch_tb
# End time: 14:41:58 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  I_Fetch_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" I_Fetch_tb 
# Start time: 14:41:59 on Sep 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Proyect Files/../Source Files/I_Fetch_tb.v(11): (vopt-2732) Module parameter 'ADDR_WIDTH' not found for override.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./I_Fetch_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 14:42:46 on Sep 23,2023, Elapsed time: 0:00:47
# Errors: 1, Warnings: 0
