
DATN_STM32F401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f9f8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007dc  0800fb98  0800fb98  0001fb98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010374  08010374  000309c4  2**0
                  CONTENTS
  4 .ARM          00000008  08010374  08010374  00020374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801037c  0801037c  000309c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801037c  0801037c  0002037c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010384  08010384  00020384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009c4  20000000  08010388  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e0  200009c4  08010d4c  000309c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011a4  08010d4c  000311a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000309c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b46  00000000  00000000  000309f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000251b  00000000  00000000  0004353a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  00045a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001070  00000000  00000000  00046bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019435  00000000  00000000  00047c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013084  00000000  00000000  00061055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d7ad  00000000  00000000  000740d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00111886  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064dc  00000000  00000000  001118d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200009c4 	.word	0x200009c4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fb80 	.word	0x0800fb80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200009c8 	.word	0x200009c8
 80001dc:	0800fb80 	.word	0x0800fb80

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <W25Q32_Init>:
GPIO_TypeDef *CS_PORT;
uint16_t CS_Pin;
SPI_HandleTypeDef *hspi;
uint8_t dum_byte = 0xff;

void W25Q32_Init(SPI_HandleTypeDef *hspix, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	4613      	mov	r3, r2
 8001014:	80fb      	strh	r3, [r7, #6]
	hspi = hspix;
 8001016:	4a07      	ldr	r2, [pc, #28]	; (8001034 <W25Q32_Init+0x2c>)
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	6013      	str	r3, [r2, #0]
	CS_PORT = GPIOx;
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <W25Q32_Init+0x30>)
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	6013      	str	r3, [r2, #0]
	CS_Pin = GPIO_Pin;
 8001022:	4a06      	ldr	r2, [pc, #24]	; (800103c <W25Q32_Init+0x34>)
 8001024:	88fb      	ldrh	r3, [r7, #6]
 8001026:	8013      	strh	r3, [r2, #0]
}
 8001028:	bf00      	nop
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	200009e8 	.word	0x200009e8
 8001038:	200009e0 	.word	0x200009e0
 800103c:	200009e4 	.word	0x200009e4

08001040 <W25Q32_CS_LOW>:

void W25Q32_CS_LOW() {
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT, CS_Pin, 0);
 8001044:	4b04      	ldr	r3, [pc, #16]	; (8001058 <W25Q32_CS_LOW+0x18>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <W25Q32_CS_LOW+0x1c>)
 800104a:	8811      	ldrh	r1, [r2, #0]
 800104c:	2200      	movs	r2, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f003 fd00 	bl	8004a54 <HAL_GPIO_WritePin>
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	200009e0 	.word	0x200009e0
 800105c:	200009e4 	.word	0x200009e4

08001060 <W25Q32_CS_HIGH>:

void W25Q32_CS_HIGH() {
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT, CS_Pin, 1);
 8001064:	4b04      	ldr	r3, [pc, #16]	; (8001078 <W25Q32_CS_HIGH+0x18>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a04      	ldr	r2, [pc, #16]	; (800107c <W25Q32_CS_HIGH+0x1c>)
 800106a:	8811      	ldrh	r1, [r2, #0]
 800106c:	2201      	movs	r2, #1
 800106e:	4618      	mov	r0, r3
 8001070:	f003 fcf0 	bl	8004a54 <HAL_GPIO_WritePin>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200009e0 	.word	0x200009e0
 800107c:	200009e4 	.word	0x200009e4

08001080 <WriteEnable>:

void WriteEnable() {
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
	uint8_t *tsm = malloc(sizeof(uint8_t));
 8001086:	2001      	movs	r0, #1
 8001088:	f007 f818 	bl	80080bc <malloc>
 800108c:	4603      	mov	r3, r0
 800108e:	607b      	str	r3, [r7, #4]
	uint8_t *rev = malloc(sizeof(uint8_t));
 8001090:	2001      	movs	r0, #1
 8001092:	f007 f813 	bl	80080bc <malloc>
 8001096:	4603      	mov	r3, r0
 8001098:	603b      	str	r3, [r7, #0]
	tsm[0] = WRITE_EN;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2206      	movs	r2, #6
 800109e:	701a      	strb	r2, [r3, #0]

	W25Q32_CS_LOW();
 80010a0:	f7ff ffce 	bl	8001040 <W25Q32_CS_LOW>
	W25Q32_Send_Receive(tsm, rev, 1);
 80010a4:	2201      	movs	r2, #1
 80010a6:	6839      	ldr	r1, [r7, #0]
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f000 f867 	bl	800117c <W25Q32_Send_Receive>
	W25Q32_CS_HIGH();
 80010ae:	f7ff ffd7 	bl	8001060 <W25Q32_CS_HIGH>

	free(tsm);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f007 f80a 	bl	80080cc <free>
	free(rev);
 80010b8:	6838      	ldr	r0, [r7, #0]
 80010ba:	f007 f807 	bl	80080cc <free>
}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <WriteDisable>:

void WriteDisable() {
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
	uint8_t *tsm = (uint8_t*) malloc(sizeof(uint8_t));
 80010cc:	2001      	movs	r0, #1
 80010ce:	f006 fff5 	bl	80080bc <malloc>
 80010d2:	4603      	mov	r3, r0
 80010d4:	607b      	str	r3, [r7, #4]
	uint8_t *rev = (uint8_t*) malloc(sizeof(uint8_t));
 80010d6:	2001      	movs	r0, #1
 80010d8:	f006 fff0 	bl	80080bc <malloc>
 80010dc:	4603      	mov	r3, r0
 80010de:	603b      	str	r3, [r7, #0]
	tsm[0] = WRITE_DIS;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2204      	movs	r2, #4
 80010e4:	701a      	strb	r2, [r3, #0]

	W25Q32_CS_LOW();
 80010e6:	f7ff ffab 	bl	8001040 <W25Q32_CS_LOW>
	W25Q32_Send_Receive(tsm, rev, 1);
 80010ea:	2201      	movs	r2, #1
 80010ec:	6839      	ldr	r1, [r7, #0]
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 f844 	bl	800117c <W25Q32_Send_Receive>
	W25Q32_CS_HIGH();
 80010f4:	f7ff ffb4 	bl	8001060 <W25Q32_CS_HIGH>

	free(tsm);
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f006 ffe7 	bl	80080cc <free>
	free(rev);
 80010fe:	6838      	ldr	r0, [r7, #0]
 8001100:	f006 ffe4 	bl	80080cc <free>
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <W25Q32_WaitEndCycle>:

void W25Q32_WaitEndCycle() {
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
	W25Q32_CS_LOW();
 8001112:	f7ff ff95 	bl	8001040 <W25Q32_CS_LOW>
	uint8_t check;
	uint8_t *tx = (uint8_t*) malloc(sizeof(uint8_t));
 8001116:	2001      	movs	r0, #1
 8001118:	f006 ffd0 	bl	80080bc <malloc>
 800111c:	4603      	mov	r3, r0
 800111e:	60fb      	str	r3, [r7, #12]
	uint8_t *rx = (uint8_t*) malloc(sizeof(uint8_t));
 8001120:	2001      	movs	r0, #1
 8001122:	f006 ffcb 	bl	80080bc <malloc>
 8001126:	4603      	mov	r3, r0
 8001128:	60bb      	str	r3, [r7, #8]
	*tx = RDSR1;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2205      	movs	r2, #5
 800112e:	701a      	strb	r2, [r3, #0]

	W25Q32_CS_LOW();
 8001130:	f7ff ff86 	bl	8001040 <W25Q32_CS_LOW>
	W25Q32_Send_Receive(tx, rx, 1);
 8001134:	2201      	movs	r2, #1
 8001136:	68b9      	ldr	r1, [r7, #8]
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f000 f81f 	bl	800117c <W25Q32_Send_Receive>
	do {
		*tx = dum_byte;
 800113e:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <W25Q32_WaitEndCycle+0x6c>)
 8001140:	781a      	ldrb	r2, [r3, #0]
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	701a      	strb	r2, [r3, #0]
		W25Q32_Send_Receive(tx, rx, 1);
 8001146:	2201      	movs	r2, #1
 8001148:	68b9      	ldr	r1, [r7, #8]
 800114a:	68f8      	ldr	r0, [r7, #12]
 800114c:	f000 f816 	bl	800117c <W25Q32_Send_Receive>
		check = *rx;
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	71fb      	strb	r3, [r7, #7]
	} while (check & 0x01);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1ee      	bne.n	800113e <W25Q32_WaitEndCycle+0x32>
	W25Q32_CS_HIGH();
 8001160:	f7ff ff7e 	bl	8001060 <W25Q32_CS_HIGH>
	free(tx);
 8001164:	68f8      	ldr	r0, [r7, #12]
 8001166:	f006 ffb1 	bl	80080cc <free>
	free(rx);
 800116a:	68b8      	ldr	r0, [r7, #8]
 800116c:	f006 ffae 	bl	80080cc <free>
}
 8001170:	bf00      	nop
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000000 	.word	0x20000000

0800117c <W25Q32_Send_Receive>:

void W25Q32_Send_Receive(uint8_t *tx_buf, uint8_t *rx_buf, uint16_t tx_num) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	4613      	mov	r3, r2
 8001188:	80fb      	strh	r3, [r7, #6]
	rx_spi_flg = 0;
 800118a:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <W25Q32_Send_Receive+0x3c>)
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive_IT(hspi, tx_buf, rx_buf, tx_num);
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <W25Q32_Send_Receive+0x40>)
 8001192:	6818      	ldr	r0, [r3, #0]
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	68ba      	ldr	r2, [r7, #8]
 8001198:	68f9      	ldr	r1, [r7, #12]
 800119a:	f004 f989 	bl	80054b0 <HAL_SPI_TransmitReceive_IT>
	while (!rx_spi_flg) {
 800119e:	bf00      	nop
 80011a0:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <W25Q32_Send_Receive+0x3c>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	f083 0301 	eor.w	r3, r3, #1
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1f8      	bne.n	80011a0 <W25Q32_Send_Receive+0x24>
	}
//	HAL_SPI_TransmitReceive(hspi, tx_buf, rx_buf, tx_num, 500);
}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200010f4 	.word	0x200010f4
 80011bc:	200009e8 	.word	0x200009e8

080011c0 <W25Q32_ReadData>:

void W25Q32_ReadData(uint8_t *pBuffer, uint32_t ReadAddr, uint16_t len) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	4613      	mov	r3, r2
 80011cc:	80fb      	strh	r3, [r7, #6]
	W25Q32_CS_LOW();
 80011ce:	f7ff ff37 	bl	8001040 <W25Q32_CS_LOW>

	uint8_t *cmd = malloc(sizeof(uint8_t) * (4 + len));
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	3304      	adds	r3, #4
 80011d6:	4618      	mov	r0, r3
 80011d8:	f006 ff70 	bl	80080bc <malloc>
 80011dc:	4603      	mov	r3, r0
 80011de:	617b      	str	r3, [r7, #20]
	uint8_t *ret = malloc(sizeof(uint8_t) * len);
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f006 ff6a 	bl	80080bc <malloc>
 80011e8:	4603      	mov	r3, r0
 80011ea:	613b      	str	r3, [r7, #16]
	cmd[0] = READ_DATA;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	2203      	movs	r2, #3
 80011f0:	701a      	strb	r2, [r3, #0]
	cmd[1] = (ReadAddr & 0x00FF0000) >> 16;
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	0c1a      	lsrs	r2, r3, #16
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	3301      	adds	r3, #1
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	701a      	strb	r2, [r3, #0]
	cmd[2] = (ReadAddr & 0x0000FF00) >> 8;
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	0a1a      	lsrs	r2, r3, #8
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	3302      	adds	r3, #2
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	701a      	strb	r2, [r3, #0]
	cmd[3] = ReadAddr & 0x000000FF;
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	3303      	adds	r3, #3
 800120e:	68ba      	ldr	r2, [r7, #8]
 8001210:	b2d2      	uxtb	r2, r2
 8001212:	701a      	strb	r2, [r3, #0]
	W25Q32_Send_Receive(cmd, ret, 4);
 8001214:	2204      	movs	r2, #4
 8001216:	6939      	ldr	r1, [r7, #16]
 8001218:	6978      	ldr	r0, [r7, #20]
 800121a:	f7ff ffaf 	bl	800117c <W25Q32_Send_Receive>
	W25Q32_Send_Receive(cmd + 4, pBuffer , len);
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3304      	adds	r3, #4
 8001222:	88fa      	ldrh	r2, [r7, #6]
 8001224:	68f9      	ldr	r1, [r7, #12]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff ffa8 	bl	800117c <W25Q32_Send_Receive>
	W25Q32_CS_HIGH();
 800122c:	f7ff ff18 	bl	8001060 <W25Q32_CS_HIGH>
	free(cmd);
 8001230:	6978      	ldr	r0, [r7, #20]
 8001232:	f006 ff4b 	bl	80080cc <free>
	free(ret);
 8001236:	6938      	ldr	r0, [r7, #16]
 8001238:	f006 ff48 	bl	80080cc <free>
}
 800123c:	bf00      	nop
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <W25Q32_WriteData>:

void W25Q32_WriteData(uint8_t *pBuffer, uint32_t WriteAddr, uint16_t len) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	4613      	mov	r3, r2
 8001250:	80fb      	strh	r3, [r7, #6]
	uint8_t *cmd = malloc(sizeof(uint8_t) * (4 + len));
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	3304      	adds	r3, #4
 8001256:	4618      	mov	r0, r3
 8001258:	f006 ff30 	bl	80080bc <malloc>
 800125c:	4603      	mov	r3, r0
 800125e:	61bb      	str	r3, [r7, #24]
	uint8_t *data = malloc(sizeof(uint8_t) * len);
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	4618      	mov	r0, r3
 8001264:	f006 ff2a 	bl	80080bc <malloc>
 8001268:	4603      	mov	r3, r0
 800126a:	617b      	str	r3, [r7, #20]
	uint8_t *ret = malloc(sizeof(uint8_t) * len);
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	4618      	mov	r0, r3
 8001270:	f006 ff24 	bl	80080bc <malloc>
 8001274:	4603      	mov	r3, r0
 8001276:	613b      	str	r3, [r7, #16]

	WriteEnable();
 8001278:	f7ff ff02 	bl	8001080 <WriteEnable>
	W25Q32_CS_LOW();
 800127c:	f7ff fee0 	bl	8001040 <W25Q32_CS_LOW>
	cmd[0] = PAGE_PROGRAM;
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	2202      	movs	r2, #2
 8001284:	701a      	strb	r2, [r3, #0]
	cmd[1] = (WriteAddr & 0x00FF0000) >> 16;
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	0c1a      	lsrs	r2, r3, #16
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	3301      	adds	r3, #1
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	701a      	strb	r2, [r3, #0]
	cmd[2] = (WriteAddr & 0x0000FF00) >> 8;
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	0a1a      	lsrs	r2, r3, #8
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	3302      	adds	r3, #2
 800129a:	b2d2      	uxtb	r2, r2
 800129c:	701a      	strb	r2, [r3, #0]
	cmd[3] = WriteAddr & 0x000000FF;
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	3303      	adds	r3, #3
 80012a2:	68ba      	ldr	r2, [r7, #8]
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	701a      	strb	r2, [r3, #0]
	W25Q32_Send_Receive(cmd, data, 4);
 80012a8:	2204      	movs	r2, #4
 80012aa:	6979      	ldr	r1, [r7, #20]
 80012ac:	69b8      	ldr	r0, [r7, #24]
 80012ae:	f7ff ff65 	bl	800117c <W25Q32_Send_Receive>
	for (uint8_t i = 0; i < len; i++) {
 80012b2:	2300      	movs	r3, #0
 80012b4:	77fb      	strb	r3, [r7, #31]
 80012b6:	e00a      	b.n	80012ce <W25Q32_WriteData+0x8a>
		*(data + i) = *(pBuffer + i);
 80012b8:	7ffb      	ldrb	r3, [r7, #31]
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	441a      	add	r2, r3
 80012be:	7ffb      	ldrb	r3, [r7, #31]
 80012c0:	6979      	ldr	r1, [r7, #20]
 80012c2:	440b      	add	r3, r1
 80012c4:	7812      	ldrb	r2, [r2, #0]
 80012c6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < len; i++) {
 80012c8:	7ffb      	ldrb	r3, [r7, #31]
 80012ca:	3301      	adds	r3, #1
 80012cc:	77fb      	strb	r3, [r7, #31]
 80012ce:	7ffb      	ldrb	r3, [r7, #31]
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	88fa      	ldrh	r2, [r7, #6]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d8ef      	bhi.n	80012b8 <W25Q32_WriteData+0x74>
	}
	W25Q32_Send_Receive(data, ret, len);
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	461a      	mov	r2, r3
 80012dc:	6939      	ldr	r1, [r7, #16]
 80012de:	6978      	ldr	r0, [r7, #20]
 80012e0:	f7ff ff4c 	bl	800117c <W25Q32_Send_Receive>
	W25Q32_CS_HIGH();
 80012e4:	f7ff febc 	bl	8001060 <W25Q32_CS_HIGH>
	W25Q32_WaitEndCycle();
 80012e8:	f7ff ff10 	bl	800110c <W25Q32_WaitEndCycle>
	WriteDisable();
 80012ec:	f7ff feeb 	bl	80010c6 <WriteDisable>
	free(cmd);
 80012f0:	69b8      	ldr	r0, [r7, #24]
 80012f2:	f006 feeb 	bl	80080cc <free>
	free(data);
 80012f6:	6978      	ldr	r0, [r7, #20]
 80012f8:	f006 fee8 	bl	80080cc <free>
}
 80012fc:	bf00      	nop
 80012fe:	3720      	adds	r7, #32
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <W25Q32_erase4k>:

void W25Q32_erase4k(uint32_t add) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	uint8_t *cmd = (uint8_t*) malloc(sizeof(uint8_t) * 4);
 800130c:	2004      	movs	r0, #4
 800130e:	f006 fed5 	bl	80080bc <malloc>
 8001312:	4603      	mov	r3, r0
 8001314:	60fb      	str	r3, [r7, #12]
	uint8_t *ret = (uint8_t*) malloc(sizeof(uint8_t) * 4);
 8001316:	2004      	movs	r0, #4
 8001318:	f006 fed0 	bl	80080bc <malloc>
 800131c:	4603      	mov	r3, r0
 800131e:	60bb      	str	r3, [r7, #8]
	cmd[0] = ERASE_SECTOR;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2220      	movs	r2, #32
 8001324:	701a      	strb	r2, [r3, #0]
	cmd[1] = (add & 0x00FF0000) >> 16;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	0c1a      	lsrs	r2, r3, #16
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	3301      	adds	r3, #1
 800132e:	b2d2      	uxtb	r2, r2
 8001330:	701a      	strb	r2, [r3, #0]
	cmd[2] = (add & 0x0000FF00) >> 8;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	0a1a      	lsrs	r2, r3, #8
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	3302      	adds	r3, #2
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	701a      	strb	r2, [r3, #0]
	cmd[3] = add & 0x0000000FF;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	3303      	adds	r3, #3
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	b2d2      	uxtb	r2, r2
 8001346:	701a      	strb	r2, [r3, #0]

	WriteEnable();
 8001348:	f7ff fe9a 	bl	8001080 <WriteEnable>
	W25Q32_CS_LOW();
 800134c:	f7ff fe78 	bl	8001040 <W25Q32_CS_LOW>
	W25Q32_Send_Receive(cmd, ret, 4);
 8001350:	2204      	movs	r2, #4
 8001352:	68b9      	ldr	r1, [r7, #8]
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f7ff ff11 	bl	800117c <W25Q32_Send_Receive>
	W25Q32_CS_HIGH();
 800135a:	f7ff fe81 	bl	8001060 <W25Q32_CS_HIGH>
	W25Q32_WaitEndCycle();
 800135e:	f7ff fed5 	bl	800110c <W25Q32_WaitEndCycle>
	WriteDisable();
 8001362:	f7ff feb0 	bl	80010c6 <WriteDisable>
	free(cmd);
 8001366:	68f8      	ldr	r0, [r7, #12]
 8001368:	f006 feb0 	bl	80080cc <free>
	free(ret);
 800136c:	68b8      	ldr	r0, [r7, #8]
 800136e:	f006 fead 	bl	80080cc <free>
}
 8001372:	bf00      	nop
 8001374:	3710      	adds	r7, #16
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001380:	f002 fbb0 	bl	8003ae4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001384:	f000 f860 	bl	8001448 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001388:	f000 fb92 	bl	8001ab0 <MX_GPIO_Init>
	MX_ADC1_Init();
 800138c:	f000 f8bc 	bl	8001508 <MX_ADC1_Init>
	MX_SPI2_Init();
 8001390:	f000 f90c 	bl	80015ac <MX_SPI2_Init>
	MX_TIM1_Init();
 8001394:	f000 f940 	bl	8001618 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001398:	f000 f9ea 	bl	8001770 <MX_TIM2_Init>
	MX_TIM3_Init();
 800139c:	f000 fa34 	bl	8001808 <MX_TIM3_Init>
	MX_TIM4_Init();
 80013a0:	f000 fab4 	bl	800190c <MX_TIM4_Init>
	MX_TIM5_Init();
 80013a4:	f000 fb06 	bl	80019b4 <MX_TIM5_Init>
	MX_USART1_UART_Init();
 80013a8:	f000 fb58 	bl	8001a5c <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart1, &uart_chr, sizeof(uart_chr));
 80013ac:	2201      	movs	r2, #1
 80013ae:	491d      	ldr	r1, [pc, #116]	; (8001424 <main+0xa8>)
 80013b0:	481d      	ldr	r0, [pc, #116]	; (8001428 <main+0xac>)
 80013b2:	f005 febc 	bl	800712e <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80013b6:	481d      	ldr	r0, [pc, #116]	; (800142c <main+0xb0>)
 80013b8:	f004 fce0 	bl	8005d7c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim2);
 80013bc:	481c      	ldr	r0, [pc, #112]	; (8001430 <main+0xb4>)
 80013be:	f004 fc83 	bl	8005cc8 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80013c2:	2100      	movs	r1, #0
 80013c4:	4819      	ldr	r0, [pc, #100]	; (800142c <main+0xb0>)
 80013c6:	f004 fd95 	bl	8005ef4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80013ca:	2104      	movs	r1, #4
 80013cc:	4817      	ldr	r0, [pc, #92]	; (800142c <main+0xb0>)
 80013ce:	f004 fd91 	bl	8005ef4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013d2:	2100      	movs	r1, #0
 80013d4:	4817      	ldr	r0, [pc, #92]	; (8001434 <main+0xb8>)
 80013d6:	f004 fd8d 	bl	8005ef4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80013da:	210c      	movs	r1, #12
 80013dc:	4815      	ldr	r0, [pc, #84]	; (8001434 <main+0xb8>)
 80013de:	f004 fd89 	bl	8005ef4 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80013e2:	2104      	movs	r1, #4
 80013e4:	4814      	ldr	r0, [pc, #80]	; (8001438 <main+0xbc>)
 80013e6:	f004 fedb 	bl	80061a0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80013ea:	2104      	movs	r1, #4
 80013ec:	4813      	ldr	r0, [pc, #76]	; (800143c <main+0xc0>)
 80013ee:	f004 fed7 	bl	80061a0 <HAL_TIM_Encoder_Start>
	init_dht22();
 80013f2:	f001 fcd5 	bl	8002da0 <init_dht22>
	W25Q32_Init(&hspi2, GPIOB, GPIO_PIN_12);
 80013f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013fa:	4911      	ldr	r1, [pc, #68]	; (8001440 <main+0xc4>)
 80013fc:	4811      	ldr	r0, [pc, #68]	; (8001444 <main+0xc8>)
 80013fe:	f7ff fe03 	bl	8001008 <W25Q32_Init>
//	First_Start();
	Flash_get_info();
 8001402:	f000 fd9d 	bl	8001f40 <Flash_get_info>
	Response();
 8001406:	f000 fc8b 	bl	8001d20 <Response>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		Blink_Led();
 800140a:	f001 fc81 	bl	8002d10 <Blink_Led>
		Handle_Command();
 800140e:	f000 fde9 	bl	8001fe4 <Handle_Command>
		en_motor();
 8001412:	f001 fa9d 	bl	8002950 <en_motor>
		control_door();
 8001416:	f001 fa25 	bl	8002864 <control_door>
		control_led();
 800141a:	f001 fc13 	bl	8002c44 <control_led>
		Send_data();
 800141e:	f000 fdc9 	bl	8001fb4 <Send_data>
		Blink_Led();
 8001422:	e7f2      	b.n	800140a <main+0x8e>
 8001424:	2000109d 	.word	0x2000109d
 8001428:	20000bf4 	.word	0x20000bf4
 800142c:	20000b1c 	.word	0x20000b1c
 8001430:	20000ad4 	.word	0x20000ad4
 8001434:	20000a8c 	.word	0x20000a8c
 8001438:	20000b64 	.word	0x20000b64
 800143c:	20000bac 	.word	0x20000bac
 8001440:	40020400 	.word	0x40020400
 8001444:	20000a34 	.word	0x20000a34

08001448 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b094      	sub	sp, #80	; 0x50
 800144c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800144e:	f107 0320 	add.w	r3, r7, #32
 8001452:	2230      	movs	r2, #48	; 0x30
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f007 f87c 	bl	8008554 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800145c:	f107 030c 	add.w	r3, r7, #12
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800146c:	2300      	movs	r3, #0
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	4b23      	ldr	r3, [pc, #140]	; (8001500 <SystemClock_Config+0xb8>)
 8001472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001474:	4a22      	ldr	r2, [pc, #136]	; (8001500 <SystemClock_Config+0xb8>)
 8001476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800147a:	6413      	str	r3, [r2, #64]	; 0x40
 800147c:	4b20      	ldr	r3, [pc, #128]	; (8001500 <SystemClock_Config+0xb8>)
 800147e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001488:	2300      	movs	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <SystemClock_Config+0xbc>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001494:	4a1b      	ldr	r2, [pc, #108]	; (8001504 <SystemClock_Config+0xbc>)
 8001496:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800149a:	6013      	str	r3, [r2, #0]
 800149c:	4b19      	ldr	r3, [pc, #100]	; (8001504 <SystemClock_Config+0xbc>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014a8:	2302      	movs	r3, #2
 80014aa:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ac:	2301      	movs	r3, #1
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014b0:	2310      	movs	r3, #16
 80014b2:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014b4:	2300      	movs	r3, #0
 80014b6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80014b8:	f107 0320 	add.w	r3, r7, #32
 80014bc:	4618      	mov	r0, r3
 80014be:	f003 fb15 	bl	8004aec <HAL_RCC_OscConfig>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <SystemClock_Config+0x84>
		Error_Handler();
 80014c8:	f001 ff42 	bl	8003350 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80014cc:	230f      	movs	r3, #15
 80014ce:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014d0:	2300      	movs	r3, #0
 80014d2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	2100      	movs	r1, #0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f003 fd78 	bl	8004fdc <HAL_RCC_ClockConfig>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <SystemClock_Config+0xae>
		Error_Handler();
 80014f2:	f001 ff2d 	bl	8003350 <Error_Handler>
	}
}
 80014f6:	bf00      	nop
 80014f8:	3750      	adds	r7, #80	; 0x50
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40023800 	.word	0x40023800
 8001504:	40007000 	.word	0x40007000

08001508 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800150e:	463b      	mov	r3, r7
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800151a:	4b21      	ldr	r3, [pc, #132]	; (80015a0 <MX_ADC1_Init+0x98>)
 800151c:	4a21      	ldr	r2, [pc, #132]	; (80015a4 <MX_ADC1_Init+0x9c>)
 800151e:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001520:	4b1f      	ldr	r3, [pc, #124]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001522:	2200      	movs	r2, #0
 8001524:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001526:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 800152c:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <MX_ADC1_Init+0x98>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001532:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001534:	2200      	movs	r2, #0
 8001536:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001538:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <MX_ADC1_Init+0x98>)
 800153a:	2200      	movs	r2, #0
 800153c:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001540:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001542:	2200      	movs	r2, #0
 8001544:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001546:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001548:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <MX_ADC1_Init+0xa0>)
 800154a:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800154c:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <MX_ADC1_Init+0x98>)
 800154e:	2200      	movs	r2, #0
 8001550:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8001552:	4b13      	ldr	r3, [pc, #76]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001554:	2201      	movs	r2, #1
 8001556:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001558:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <MX_ADC1_Init+0x98>)
 800155a:	2200      	movs	r2, #0
 800155c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001562:	2201      	movs	r2, #1
 8001564:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001566:	480e      	ldr	r0, [pc, #56]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001568:	f002 fb52 	bl	8003c10 <HAL_ADC_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_ADC1_Init+0x6e>
		Error_Handler();
 8001572:	f001 feed 	bl	8003350 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001576:	2305      	movs	r3, #5
 8001578:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800157e:	2300      	movs	r3, #0
 8001580:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001582:	463b      	mov	r3, r7
 8001584:	4619      	mov	r1, r3
 8001586:	4806      	ldr	r0, [pc, #24]	; (80015a0 <MX_ADC1_Init+0x98>)
 8001588:	f002 fd06 	bl	8003f98 <HAL_ADC_ConfigChannel>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_ADC1_Init+0x8e>
		Error_Handler();
 8001592:	f001 fedd 	bl	8003350 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001596:	bf00      	nop
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200009ec 	.word	0x200009ec
 80015a4:	40012000 	.word	0x40012000
 80015a8:	0f000001 	.word	0x0f000001

080015ac <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80015b0:	4b17      	ldr	r3, [pc, #92]	; (8001610 <MX_SPI2_Init+0x64>)
 80015b2:	4a18      	ldr	r2, [pc, #96]	; (8001614 <MX_SPI2_Init+0x68>)
 80015b4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80015b6:	4b16      	ldr	r3, [pc, #88]	; (8001610 <MX_SPI2_Init+0x64>)
 80015b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015bc:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015be:	4b14      	ldr	r3, [pc, #80]	; (8001610 <MX_SPI2_Init+0x64>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015c4:	4b12      	ldr	r3, [pc, #72]	; (8001610 <MX_SPI2_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <MX_SPI2_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <MX_SPI2_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <MX_SPI2_Init+0x64>)
 80015d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015dc:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015de:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <MX_SPI2_Init+0x64>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <MX_SPI2_Init+0x64>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ea:	4b09      	ldr	r3, [pc, #36]	; (8001610 <MX_SPI2_Init+0x64>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <MX_SPI2_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80015f6:	4b06      	ldr	r3, [pc, #24]	; (8001610 <MX_SPI2_Init+0x64>)
 80015f8:	220a      	movs	r2, #10
 80015fa:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80015fc:	4804      	ldr	r0, [pc, #16]	; (8001610 <MX_SPI2_Init+0x64>)
 80015fe:	f003 fecd 	bl	800539c <HAL_SPI_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_SPI2_Init+0x60>
		Error_Handler();
 8001608:	f001 fea2 	bl	8003350 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000a34 	.word	0x20000a34
 8001614:	40003800 	.word	0x40003800

08001618 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b096      	sub	sp, #88	; 0x58
 800161c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800161e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800162c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001636:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	605a      	str	r2, [r3, #4]
 8001640:	609a      	str	r2, [r3, #8]
 8001642:	60da      	str	r2, [r3, #12]
 8001644:	611a      	str	r2, [r3, #16]
 8001646:	615a      	str	r2, [r3, #20]
 8001648:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800164a:	1d3b      	adds	r3, r7, #4
 800164c:	2220      	movs	r2, #32
 800164e:	2100      	movs	r1, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f006 ff7f 	bl	8008554 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001656:	4b44      	ldr	r3, [pc, #272]	; (8001768 <MX_TIM1_Init+0x150>)
 8001658:	4a44      	ldr	r2, [pc, #272]	; (800176c <MX_TIM1_Init+0x154>)
 800165a:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 1599;
 800165c:	4b42      	ldr	r3, [pc, #264]	; (8001768 <MX_TIM1_Init+0x150>)
 800165e:	f240 623f 	movw	r2, #1599	; 0x63f
 8001662:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001664:	4b40      	ldr	r3, [pc, #256]	; (8001768 <MX_TIM1_Init+0x150>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 199;
 800166a:	4b3f      	ldr	r3, [pc, #252]	; (8001768 <MX_TIM1_Init+0x150>)
 800166c:	22c7      	movs	r2, #199	; 0xc7
 800166e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001670:	4b3d      	ldr	r3, [pc, #244]	; (8001768 <MX_TIM1_Init+0x150>)
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001676:	4b3c      	ldr	r3, [pc, #240]	; (8001768 <MX_TIM1_Init+0x150>)
 8001678:	2200      	movs	r2, #0
 800167a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167c:	4b3a      	ldr	r3, [pc, #232]	; (8001768 <MX_TIM1_Init+0x150>)
 800167e:	2200      	movs	r2, #0
 8001680:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001682:	4839      	ldr	r0, [pc, #228]	; (8001768 <MX_TIM1_Init+0x150>)
 8001684:	f004 fad0 	bl	8005c28 <HAL_TIM_Base_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM1_Init+0x7a>
		Error_Handler();
 800168e:	f001 fe5f 	bl	8003350 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001696:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001698:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800169c:	4619      	mov	r1, r3
 800169e:	4832      	ldr	r0, [pc, #200]	; (8001768 <MX_TIM1_Init+0x150>)
 80016a0:	f004 ffd6 	bl	8006650 <HAL_TIM_ConfigClockSource>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM1_Init+0x96>
		Error_Handler();
 80016aa:	f001 fe51 	bl	8003350 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 80016ae:	482e      	ldr	r0, [pc, #184]	; (8001768 <MX_TIM1_Init+0x150>)
 80016b0:	f004 fbc6 	bl	8005e40 <HAL_TIM_PWM_Init>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_TIM1_Init+0xa6>
		Error_Handler();
 80016ba:	f001 fe49 	bl	8003350 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016be:	2300      	movs	r3, #0
 80016c0:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80016c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016ca:	4619      	mov	r1, r3
 80016cc:	4826      	ldr	r0, [pc, #152]	; (8001768 <MX_TIM1_Init+0x150>)
 80016ce:	f005 fb7b 	bl	8006dc8 <HAL_TIMEx_MasterConfigSynchronization>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 80016d8:	f001 fe3a 	bl	8003350 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016dc:	2360      	movs	r3, #96	; 0x60
 80016de:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e4:	2300      	movs	r3, #0
 80016e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016e8:	2300      	movs	r3, #0
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016f0:	2300      	movs	r3, #0
 80016f2:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 80016f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016fc:	2200      	movs	r2, #0
 80016fe:	4619      	mov	r1, r3
 8001700:	4819      	ldr	r0, [pc, #100]	; (8001768 <MX_TIM1_Init+0x150>)
 8001702:	f004 fee3 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_TIM1_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 800170c:	f001 fe20 	bl	8003350 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4)
 8001710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001714:	220c      	movs	r2, #12
 8001716:	4619      	mov	r1, r3
 8001718:	4813      	ldr	r0, [pc, #76]	; (8001768 <MX_TIM1_Init+0x150>)
 800171a:	f004 fed7 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM1_Init+0x110>
			!= HAL_OK) {
		Error_Handler();
 8001724:	f001 fe14 	bl	8003350 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001728:	2300      	movs	r3, #0
 800172a:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800172c:	2300      	movs	r3, #0
 800172e:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800173c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001740:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001742:	2300      	movs	r3, #0
 8001744:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	4619      	mov	r1, r3
 800174a:	4807      	ldr	r0, [pc, #28]	; (8001768 <MX_TIM1_Init+0x150>)
 800174c:	f005 fbaa 	bl	8006ea4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM1_Init+0x142>
			!= HAL_OK) {
		Error_Handler();
 8001756:	f001 fdfb 	bl	8003350 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 800175a:	4803      	ldr	r0, [pc, #12]	; (8001768 <MX_TIM1_Init+0x150>)
 800175c:	f001 ff8a 	bl	8003674 <HAL_TIM_MspPostInit>

}
 8001760:	bf00      	nop
 8001762:	3758      	adds	r7, #88	; 0x58
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000a8c 	.word	0x20000a8c
 800176c:	40010000 	.word	0x40010000

08001770 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001776:	f107 0308 	add.w	r3, r7, #8
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001784:	463b      	mov	r3, r7
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800178c:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <MX_TIM2_Init+0x94>)
 800178e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001792:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 15;
 8001794:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <MX_TIM2_Init+0x94>)
 8001796:	220f      	movs	r2, #15
 8001798:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800179a:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <MX_TIM2_Init+0x94>)
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 80017a0:	4b18      	ldr	r3, [pc, #96]	; (8001804 <MX_TIM2_Init+0x94>)
 80017a2:	f04f 32ff 	mov.w	r2, #4294967295
 80017a6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a8:	4b16      	ldr	r3, [pc, #88]	; (8001804 <MX_TIM2_Init+0x94>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ae:	4b15      	ldr	r3, [pc, #84]	; (8001804 <MX_TIM2_Init+0x94>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80017b4:	4813      	ldr	r0, [pc, #76]	; (8001804 <MX_TIM2_Init+0x94>)
 80017b6:	f004 fa37 	bl	8005c28 <HAL_TIM_Base_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM2_Init+0x54>
		Error_Handler();
 80017c0:	f001 fdc6 	bl	8003350 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017c8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80017ca:	f107 0308 	add.w	r3, r7, #8
 80017ce:	4619      	mov	r1, r3
 80017d0:	480c      	ldr	r0, [pc, #48]	; (8001804 <MX_TIM2_Init+0x94>)
 80017d2:	f004 ff3d 	bl	8006650 <HAL_TIM_ConfigClockSource>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM2_Init+0x70>
		Error_Handler();
 80017dc:	f001 fdb8 	bl	8003350 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e0:	2300      	movs	r3, #0
 80017e2:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80017e8:	463b      	mov	r3, r7
 80017ea:	4619      	mov	r1, r3
 80017ec:	4805      	ldr	r0, [pc, #20]	; (8001804 <MX_TIM2_Init+0x94>)
 80017ee:	f005 faeb 	bl	8006dc8 <HAL_TIMEx_MasterConfigSynchronization>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 80017f8:	f001 fdaa 	bl	8003350 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80017fc:	bf00      	nop
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000ad4 	.word	0x20000ad4

08001808 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b08e      	sub	sp, #56	; 0x38
 800180c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800180e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]
 800181a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800181c:	f107 0320 	add.w	r3, r7, #32
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001826:	1d3b      	adds	r3, r7, #4
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
 8001834:	615a      	str	r2, [r3, #20]
 8001836:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001838:	4b32      	ldr	r3, [pc, #200]	; (8001904 <MX_TIM3_Init+0xfc>)
 800183a:	4a33      	ldr	r2, [pc, #204]	; (8001908 <MX_TIM3_Init+0x100>)
 800183c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 15;
 800183e:	4b31      	ldr	r3, [pc, #196]	; (8001904 <MX_TIM3_Init+0xfc>)
 8001840:	220f      	movs	r2, #15
 8001842:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001844:	4b2f      	ldr	r3, [pc, #188]	; (8001904 <MX_TIM3_Init+0xfc>)
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 999;
 800184a:	4b2e      	ldr	r3, [pc, #184]	; (8001904 <MX_TIM3_Init+0xfc>)
 800184c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001850:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001852:	4b2c      	ldr	r3, [pc, #176]	; (8001904 <MX_TIM3_Init+0xfc>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001858:	4b2a      	ldr	r3, [pc, #168]	; (8001904 <MX_TIM3_Init+0xfc>)
 800185a:	2200      	movs	r2, #0
 800185c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800185e:	4829      	ldr	r0, [pc, #164]	; (8001904 <MX_TIM3_Init+0xfc>)
 8001860:	f004 f9e2 	bl	8005c28 <HAL_TIM_Base_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_TIM3_Init+0x66>
		Error_Handler();
 800186a:	f001 fd71 	bl	8003350 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800186e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001872:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001874:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001878:	4619      	mov	r1, r3
 800187a:	4822      	ldr	r0, [pc, #136]	; (8001904 <MX_TIM3_Init+0xfc>)
 800187c:	f004 fee8 	bl	8006650 <HAL_TIM_ConfigClockSource>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM3_Init+0x82>
		Error_Handler();
 8001886:	f001 fd63 	bl	8003350 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 800188a:	481e      	ldr	r0, [pc, #120]	; (8001904 <MX_TIM3_Init+0xfc>)
 800188c:	f004 fad8 	bl	8005e40 <HAL_TIM_PWM_Init>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM3_Init+0x92>
		Error_Handler();
 8001896:	f001 fd5b 	bl	8003350 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80018a2:	f107 0320 	add.w	r3, r7, #32
 80018a6:	4619      	mov	r1, r3
 80018a8:	4816      	ldr	r0, [pc, #88]	; (8001904 <MX_TIM3_Init+0xfc>)
 80018aa:	f005 fa8d 	bl	8006dc8 <HAL_TIMEx_MasterConfigSynchronization>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 80018b4:	f001 fd4c 	bl	8003350 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018b8:	2360      	movs	r3, #96	; 0x60
 80018ba:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	2200      	movs	r2, #0
 80018cc:	4619      	mov	r1, r3
 80018ce:	480d      	ldr	r0, [pc, #52]	; (8001904 <MX_TIM3_Init+0xfc>)
 80018d0:	f004 fdfc 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM3_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 80018da:	f001 fd39 	bl	8003350 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	2204      	movs	r2, #4
 80018e2:	4619      	mov	r1, r3
 80018e4:	4807      	ldr	r0, [pc, #28]	; (8001904 <MX_TIM3_Init+0xfc>)
 80018e6:	f004 fdf1 	bl	80064cc <HAL_TIM_PWM_ConfigChannel>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM3_Init+0xec>
			!= HAL_OK) {
		Error_Handler();
 80018f0:	f001 fd2e 	bl	8003350 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80018f4:	4803      	ldr	r0, [pc, #12]	; (8001904 <MX_TIM3_Init+0xfc>)
 80018f6:	f001 febd 	bl	8003674 <HAL_TIM_MspPostInit>

}
 80018fa:	bf00      	nop
 80018fc:	3738      	adds	r7, #56	; 0x38
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20000b1c 	.word	0x20000b1c
 8001908:	40000400 	.word	0x40000400

0800190c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b08c      	sub	sp, #48	; 0x30
 8001910:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001912:	f107 030c 	add.w	r3, r7, #12
 8001916:	2224      	movs	r2, #36	; 0x24
 8001918:	2100      	movs	r1, #0
 800191a:	4618      	mov	r0, r3
 800191c:	f006 fe1a 	bl	8008554 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001928:	4b20      	ldr	r3, [pc, #128]	; (80019ac <MX_TIM4_Init+0xa0>)
 800192a:	4a21      	ldr	r2, [pc, #132]	; (80019b0 <MX_TIM4_Init+0xa4>)
 800192c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 800192e:	4b1f      	ldr	r3, [pc, #124]	; (80019ac <MX_TIM4_Init+0xa0>)
 8001930:	2200      	movs	r2, #0
 8001932:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001934:	4b1d      	ldr	r3, [pc, #116]	; (80019ac <MX_TIM4_Init+0xa0>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 800193a:	4b1c      	ldr	r3, [pc, #112]	; (80019ac <MX_TIM4_Init+0xa0>)
 800193c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001940:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001942:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <MX_TIM4_Init+0xa0>)
 8001944:	2200      	movs	r2, #0
 8001946:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001948:	4b18      	ldr	r3, [pc, #96]	; (80019ac <MX_TIM4_Init+0xa0>)
 800194a:	2200      	movs	r2, #0
 800194c:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800194e:	2303      	movs	r3, #3
 8001950:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001956:	2301      	movs	r3, #1
 8001958:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800195a:	2300      	movs	r3, #0
 800195c:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001966:	2301      	movs	r3, #1
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800196a:	2300      	movs	r3, #0
 800196c:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 800196e:	2300      	movs	r3, #0
 8001970:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 8001972:	f107 030c 	add.w	r3, r7, #12
 8001976:	4619      	mov	r1, r3
 8001978:	480c      	ldr	r0, [pc, #48]	; (80019ac <MX_TIM4_Init+0xa0>)
 800197a:	f004 fb6b 	bl	8006054 <HAL_TIM_Encoder_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM4_Init+0x7c>
		Error_Handler();
 8001984:	f001 fce4 	bl	8003350 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001988:	2300      	movs	r3, #0
 800198a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800198c:	2300      	movs	r3, #0
 800198e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	4619      	mov	r1, r3
 8001994:	4805      	ldr	r0, [pc, #20]	; (80019ac <MX_TIM4_Init+0xa0>)
 8001996:	f005 fa17 	bl	8006dc8 <HAL_TIMEx_MasterConfigSynchronization>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_TIM4_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 80019a0:	f001 fcd6 	bl	8003350 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80019a4:	bf00      	nop
 80019a6:	3730      	adds	r7, #48	; 0x30
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	20000b64 	.word	0x20000b64
 80019b0:	40000800 	.word	0x40000800

080019b4 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08c      	sub	sp, #48	; 0x30
 80019b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80019ba:	f107 030c 	add.w	r3, r7, #12
 80019be:	2224      	movs	r2, #36	; 0x24
 80019c0:	2100      	movs	r1, #0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f006 fdc6 	bl	8008554 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 80019d0:	4b20      	ldr	r3, [pc, #128]	; (8001a54 <MX_TIM5_Init+0xa0>)
 80019d2:	4a21      	ldr	r2, [pc, #132]	; (8001a58 <MX_TIM5_Init+0xa4>)
 80019d4:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 80019d6:	4b1f      	ldr	r3, [pc, #124]	; (8001a54 <MX_TIM5_Init+0xa0>)
 80019d8:	2200      	movs	r2, #0
 80019da:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019dc:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <MX_TIM5_Init+0xa0>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 80019e2:	4b1c      	ldr	r3, [pc, #112]	; (8001a54 <MX_TIM5_Init+0xa0>)
 80019e4:	f04f 32ff 	mov.w	r2, #4294967295
 80019e8:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ea:	4b1a      	ldr	r3, [pc, #104]	; (8001a54 <MX_TIM5_Init+0xa0>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f0:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <MX_TIM5_Init+0xa0>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019f6:	2303      	movs	r3, #3
 80019f8:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019fe:	2301      	movs	r3, #1
 8001a00:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK) {
 8001a1a:	f107 030c 	add.w	r3, r7, #12
 8001a1e:	4619      	mov	r1, r3
 8001a20:	480c      	ldr	r0, [pc, #48]	; (8001a54 <MX_TIM5_Init+0xa0>)
 8001a22:	f004 fb17 	bl	8006054 <HAL_TIM_Encoder_Init>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM5_Init+0x7c>
		Error_Handler();
 8001a2c:	f001 fc90 	bl	8003350 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a30:	2300      	movs	r3, #0
 8001a32:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8001a38:	1d3b      	adds	r3, r7, #4
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4805      	ldr	r0, [pc, #20]	; (8001a54 <MX_TIM5_Init+0xa0>)
 8001a3e:	f005 f9c3 	bl	8006dc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_TIM5_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001a48:	f001 fc82 	bl	8003350 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8001a4c:	bf00      	nop
 8001a4e:	3730      	adds	r7, #48	; 0x30
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000bac 	.word	0x20000bac
 8001a58:	40000c00 	.word	0x40000c00

08001a5c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001a60:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a62:	4a12      	ldr	r2, [pc, #72]	; (8001aac <MX_USART1_UART_Init+0x50>)
 8001a64:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001a66:	4b10      	ldr	r3, [pc, #64]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a6c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001a80:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a82:	220c      	movs	r2, #12
 8001a84:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a86:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a94:	f005 fa6c 	bl	8006f70 <HAL_UART_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001a9e:	f001 fc57 	bl	8003350 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	20000bf4 	.word	0x20000bf4
 8001aac:	40011000 	.word	0x40011000

08001ab0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	; 0x28
 8001ab4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
 8001ac4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	4b77      	ldr	r3, [pc, #476]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	4a76      	ldr	r2, [pc, #472]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001ad0:	f043 0304 	orr.w	r3, r3, #4
 8001ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad6:	4b74      	ldr	r3, [pc, #464]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	f003 0304 	and.w	r3, r3, #4
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	4b70      	ldr	r3, [pc, #448]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	4a6f      	ldr	r2, [pc, #444]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001af0:	6313      	str	r3, [r2, #48]	; 0x30
 8001af2:	4b6d      	ldr	r3, [pc, #436]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	4b69      	ldr	r3, [pc, #420]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a68      	ldr	r2, [pc, #416]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b66      	ldr	r3, [pc, #408]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	607b      	str	r3, [r7, #4]
 8001b1e:	4b62      	ldr	r3, [pc, #392]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a61      	ldr	r2, [pc, #388]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001b24:	f043 0302 	orr.w	r3, r3, #2
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b5f      	ldr	r3, [pc, #380]	; (8001ca8 <MX_GPIO_Init+0x1f8>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001b36:	2200      	movs	r2, #0
 8001b38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b3c:	485b      	ldr	r0, [pc, #364]	; (8001cac <MX_GPIO_Init+0x1fc>)
 8001b3e:	f002 ff89 	bl	8004a54 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001b42:	2200      	movs	r2, #0
 8001b44:	f241 610c 	movw	r1, #5644	; 0x160c
 8001b48:	4859      	ldr	r0, [pc, #356]	; (8001cb0 <MX_GPIO_Init+0x200>)
 8001b4a:	f002 ff83 	bl	8004a54 <HAL_GPIO_WritePin>
	BUZZER_Pin | LIGHT_Pin | CS_Pin | LIGHT2_Pin | DHT_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8001b4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b52:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	4619      	mov	r1, r3
 8001b66:	4851      	ldr	r0, [pc, #324]	; (8001cac <MX_GPIO_Init+0x1fc>)
 8001b68:	f002 fdd8 	bl	800471c <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN6_Pin BTN4_Pin */
	GPIO_InitStruct.Pin = BTN6_Pin | BTN4_Pin;
 8001b6c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001b70:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b72:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001b76:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	484a      	ldr	r0, [pc, #296]	; (8001cac <MX_GPIO_Init+0x1fc>)
 8001b84:	f002 fdca 	bl	800471c <HAL_GPIO_Init>

	/*Configure GPIO pins : SR502_2_Pin LSS_Pin */
	GPIO_InitStruct.Pin = SR502_2_Pin | LSS_Pin;
 8001b88:	230c      	movs	r3, #12
 8001b8a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b8c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001b90:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4845      	ldr	r0, [pc, #276]	; (8001cb4 <MX_GPIO_Init+0x204>)
 8001b9e:	f002 fdbd 	bl	800471c <HAL_GPIO_Init>

	/*Configure GPIO pins : SR501_Pin LSS2_Pin */
	GPIO_InitStruct.Pin = SR501_Pin | LSS2_Pin;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001ba6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001baa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	483e      	ldr	r0, [pc, #248]	; (8001cb0 <MX_GPIO_Init+0x200>)
 8001bb8:	f002 fdb0 	bl	800471c <HAL_GPIO_Init>

	/*Configure GPIO pins : BUZZER_Pin LIGHT_Pin CS_Pin LIGHT2_Pin */
	GPIO_InitStruct.Pin = BUZZER_Pin | LIGHT_Pin | CS_Pin | LIGHT2_Pin;
 8001bbc:	f241 430c 	movw	r3, #5132	; 0x140c
 8001bc0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4836      	ldr	r0, [pc, #216]	; (8001cb0 <MX_GPIO_Init+0x200>)
 8001bd6:	f002 fda1 	bl	800471c <HAL_GPIO_Init>

	/*Configure GPIO pin : BTN5_Pin */
	GPIO_InitStruct.Pin = BTN5_Pin;
 8001bda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bde:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001be0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001be4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be6:	2301      	movs	r3, #1
 8001be8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(BTN5_GPIO_Port, &GPIO_InitStruct);
 8001bea:	f107 0314 	add.w	r3, r7, #20
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4830      	ldr	r0, [pc, #192]	; (8001cb4 <MX_GPIO_Init+0x204>)
 8001bf2:	f002 fd93 	bl	800471c <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
	GPIO_InitStruct.Pin = BTN1_Pin | BTN2_Pin | BTN3_Pin;
 8001bf6:	f44f 7398 	mov.w	r3, #304	; 0x130
 8001bfa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001bfc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001c00:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c02:	2301      	movs	r3, #1
 8001c04:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c06:	f107 0314 	add.w	r3, r7, #20
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4828      	ldr	r0, [pc, #160]	; (8001cb0 <MX_GPIO_Init+0x200>)
 8001c0e:	f002 fd85 	bl	800471c <HAL_GPIO_Init>

	/*Configure GPIO pin : DHT_Pin */
	GPIO_InitStruct.Pin = DHT_Pin;
 8001c12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c16:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c20:	2302      	movs	r3, #2
 8001c22:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(DHT_GPIO_Port, &GPIO_InitStruct);
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4821      	ldr	r0, [pc, #132]	; (8001cb0 <MX_GPIO_Init+0x200>)
 8001c2c:	f002 fd76 	bl	800471c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001c30:	2200      	movs	r2, #0
 8001c32:	2105      	movs	r1, #5
 8001c34:	2006      	movs	r0, #6
 8001c36:	f002 fca8 	bl	800458a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c3a:	2006      	movs	r0, #6
 8001c3c:	f002 fcc1 	bl	80045c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2105      	movs	r1, #5
 8001c44:	2007      	movs	r0, #7
 8001c46:	f002 fca0 	bl	800458a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001c4a:	2007      	movs	r0, #7
 8001c4c:	f002 fcb9 	bl	80045c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8001c50:	2200      	movs	r2, #0
 8001c52:	2105      	movs	r1, #5
 8001c54:	2008      	movs	r0, #8
 8001c56:	f002 fc98 	bl	800458a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001c5a:	2008      	movs	r0, #8
 8001c5c:	f002 fcb1 	bl	80045c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001c60:	2200      	movs	r2, #0
 8001c62:	2105      	movs	r1, #5
 8001c64:	2009      	movs	r0, #9
 8001c66:	f002 fc90 	bl	800458a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001c6a:	2009      	movs	r0, #9
 8001c6c:	f002 fca9 	bl	80045c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 6, 0);
 8001c70:	2200      	movs	r2, #0
 8001c72:	2106      	movs	r1, #6
 8001c74:	200a      	movs	r0, #10
 8001c76:	f002 fc88 	bl	800458a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001c7a:	200a      	movs	r0, #10
 8001c7c:	f002 fca1 	bl	80045c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 6, 0);
 8001c80:	2200      	movs	r2, #0
 8001c82:	2106      	movs	r1, #6
 8001c84:	2017      	movs	r0, #23
 8001c86:	f002 fc80 	bl	800458a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c8a:	2017      	movs	r0, #23
 8001c8c:	f002 fc99 	bl	80045c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8001c90:	2200      	movs	r2, #0
 8001c92:	2106      	movs	r1, #6
 8001c94:	2028      	movs	r0, #40	; 0x28
 8001c96:	f002 fc78 	bl	800458a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c9a:	2028      	movs	r0, #40	; 0x28
 8001c9c:	f002 fc91 	bl	80045c2 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001ca0:	bf00      	nop
 8001ca2:	3728      	adds	r7, #40	; 0x28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40020800 	.word	0x40020800
 8001cb0:	40020400 	.word	0x40020400
 8001cb4:	40020000 	.word	0x40020000

08001cb8 <gpio_set_mode>:
//	d_done_2 = 1;
//	f_done = 1;
//	f_done_2 = 1;
//}

void gpio_set_mode(uint8_t mode) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001cc2:	f107 030c 	add.w	r3, r7, #12
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	60da      	str	r2, [r3, #12]
 8001cd0:	611a      	str	r2, [r3, #16]
	if (mode) {						// output
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d00f      	beq.n	8001cf8 <gpio_set_mode+0x40>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cdc:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	4619      	mov	r1, r3
 8001cf0:	480a      	ldr	r0, [pc, #40]	; (8001d1c <gpio_set_mode+0x64>)
 8001cf2:	f002 fd13 	bl	800471c <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
	}
}
 8001cf6:	e00c      	b.n	8001d12 <gpio_set_mode+0x5a>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cfc:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4803      	ldr	r0, [pc, #12]	; (8001d1c <gpio_set_mode+0x64>)
 8001d0e:	f002 fd05 	bl	800471c <HAL_GPIO_Init>
}
 8001d12:	bf00      	nop
 8001d14:	3720      	adds	r7, #32
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40020400 	.word	0x40020400

08001d20 <Response>:

void Response() {
 8001d20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d24:	b0a3      	sub	sp, #140	; 0x8c
 8001d26:	af14      	add	r7, sp, #80	; 0x50
	dht22_GetValue(&dht);
 8001d28:	4840      	ldr	r0, [pc, #256]	; (8001e2c <Response+0x10c>)
 8001d2a:	f001 f849 	bl	8002dc0 <dht22_GetValue>
	getADC_value();
 8001d2e:	f001 faef 	bl	8003310 <getADC_value>
	motor_get_speed();
 8001d32:	f000 feb7 	bl	8002aa4 <motor_get_speed>
//			door2, d_mod_2, door_state_2,
//			fan1, motor_speed, fan2, motor_speed_2,
//			led1, led_mod, led_state,
//			led2, led_mod_2, led_state_2,
//			buz_state);
	Flash_write_info();
 8001d36:	f000 f8a9 	bl	8001e8c <Flash_write_info>

	sprintf((char*) tx,
 8001d3a:	4b3d      	ldr	r3, [pc, #244]	; (8001e30 <Response+0x110>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7fe fc0a 	bl	8000558 <__aeabi_f2d>
 8001d44:	4680      	mov	r8, r0
 8001d46:	4689      	mov	r9, r1
 8001d48:	4b3a      	ldr	r3, [pc, #232]	; (8001e34 <Response+0x114>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7fe fc03 	bl	8000558 <__aeabi_f2d>
 8001d52:	4604      	mov	r4, r0
 8001d54:	460d      	mov	r5, r1
 8001d56:	4b38      	ldr	r3, [pc, #224]	; (8001e38 <Response+0x118>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	637b      	str	r3, [r7, #52]	; 0x34
 8001d5c:	4b37      	ldr	r3, [pc, #220]	; (8001e3c <Response+0x11c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	633b      	str	r3, [r7, #48]	; 0x30
 8001d62:	4b37      	ldr	r3, [pc, #220]	; (8001e40 <Response+0x120>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d68:	4b36      	ldr	r3, [pc, #216]	; (8001e44 <Response+0x124>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d6e:	4b36      	ldr	r3, [pc, #216]	; (8001e48 <Response+0x128>)
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	627b      	str	r3, [r7, #36]	; 0x24
 8001d74:	4b35      	ldr	r3, [pc, #212]	; (8001e4c <Response+0x12c>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	623b      	str	r3, [r7, #32]
 8001d7a:	4b35      	ldr	r3, [pc, #212]	; (8001e50 <Response+0x130>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	61fb      	str	r3, [r7, #28]
 8001d80:	4b34      	ldr	r3, [pc, #208]	; (8001e54 <Response+0x134>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	61bb      	str	r3, [r7, #24]
 8001d86:	4b34      	ldr	r3, [pc, #208]	; (8001e58 <Response+0x138>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	617a      	str	r2, [r7, #20]
 8001d8c:	4b33      	ldr	r3, [pc, #204]	; (8001e5c <Response+0x13c>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	4b33      	ldr	r3, [pc, #204]	; (8001e60 <Response+0x140>)
 8001d94:	681e      	ldr	r6, [r3, #0]
 8001d96:	4b33      	ldr	r3, [pc, #204]	; (8001e64 <Response+0x144>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	4b32      	ldr	r3, [pc, #200]	; (8001e68 <Response+0x148>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	4b32      	ldr	r3, [pc, #200]	; (8001e6c <Response+0x14c>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	607b      	str	r3, [r7, #4]
 8001da8:	4b31      	ldr	r3, [pc, #196]	; (8001e70 <Response+0x150>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	4b31      	ldr	r3, [pc, #196]	; (8001e74 <Response+0x154>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	4619      	mov	r1, r3
 8001db4:	4b30      	ldr	r3, [pc, #192]	; (8001e78 <Response+0x158>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	461a      	mov	r2, r3
 8001dba:	4b30      	ldr	r3, [pc, #192]	; (8001e7c <Response+0x15c>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	9313      	str	r3, [sp, #76]	; 0x4c
 8001dc0:	9212      	str	r2, [sp, #72]	; 0x48
 8001dc2:	9111      	str	r1, [sp, #68]	; 0x44
 8001dc4:	9010      	str	r0, [sp, #64]	; 0x40
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	910f      	str	r1, [sp, #60]	; 0x3c
 8001dca:	68b9      	ldr	r1, [r7, #8]
 8001dcc:	910e      	str	r1, [sp, #56]	; 0x38
 8001dce:	68f9      	ldr	r1, [r7, #12]
 8001dd0:	910d      	str	r1, [sp, #52]	; 0x34
 8001dd2:	960c      	str	r6, [sp, #48]	; 0x30
 8001dd4:	6939      	ldr	r1, [r7, #16]
 8001dd6:	910b      	str	r1, [sp, #44]	; 0x2c
 8001dd8:	697a      	ldr	r2, [r7, #20]
 8001dda:	920a      	str	r2, [sp, #40]	; 0x28
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	9209      	str	r2, [sp, #36]	; 0x24
 8001de0:	69fa      	ldr	r2, [r7, #28]
 8001de2:	9208      	str	r2, [sp, #32]
 8001de4:	6a3a      	ldr	r2, [r7, #32]
 8001de6:	9207      	str	r2, [sp, #28]
 8001de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dea:	9206      	str	r2, [sp, #24]
 8001dec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001dee:	9205      	str	r2, [sp, #20]
 8001df0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001df2:	9204      	str	r2, [sp, #16]
 8001df4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001df6:	9203      	str	r2, [sp, #12]
 8001df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dfa:	9302      	str	r3, [sp, #8]
 8001dfc:	e9cd 4500 	strd	r4, r5, [sp]
 8001e00:	4642      	mov	r2, r8
 8001e02:	464b      	mov	r3, r9
 8001e04:	491e      	ldr	r1, [pc, #120]	; (8001e80 <Response+0x160>)
 8001e06:	481f      	ldr	r0, [pc, #124]	; (8001e84 <Response+0x164>)
 8001e08:	f006 fbc8 	bl	800859c <sprintf>
			"tem:%.1f\thum:%.1f\tmq2:%d\tdr1:%d\tdm1:%d\tds1:%d\tdr2:%d\tdm2:%d\tds2:%d\tfn1:%d\tfs1:%d\tfn2:%d\tfs2:%d\tld1:%d\tlm1:%d\tls1:%d\tld2:%d\tlm2:%d\tls2:%d\tbuz:%d",
			tem, hum, adc_val, door1, d_mod, door_state, door2, d_mod_2,
			door_state_2, fan1, motor_speed, fan2, motor_speed_2, led1, led_mod,
			led_state, led2, led_mod_2, led_state_2, buz_state);
	HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8001e0c:	481d      	ldr	r0, [pc, #116]	; (8001e84 <Response+0x164>)
 8001e0e:	f7fe f9e7 	bl	80001e0 <strlen>
 8001e12:	4603      	mov	r3, r0
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	23c8      	movs	r3, #200	; 0xc8
 8001e18:	491a      	ldr	r1, [pc, #104]	; (8001e84 <Response+0x164>)
 8001e1a:	481b      	ldr	r0, [pc, #108]	; (8001e88 <Response+0x168>)
 8001e1c:	f005 f8f5 	bl	800700a <HAL_UART_Transmit>
}
 8001e20:	bf00      	nop
 8001e22:	373c      	adds	r7, #60	; 0x3c
 8001e24:	46bd      	mov	sp, r7
 8001e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200010dc 	.word	0x200010dc
 8001e30:	200010e4 	.word	0x200010e4
 8001e34:	200010e8 	.word	0x200010e8
 8001e38:	200010d8 	.word	0x200010d8
 8001e3c:	200010b8 	.word	0x200010b8
 8001e40:	200010ba 	.word	0x200010ba
 8001e44:	200010bc 	.word	0x200010bc
 8001e48:	200010b9 	.word	0x200010b9
 8001e4c:	200010bb 	.word	0x200010bb
 8001e50:	200010bd 	.word	0x200010bd
 8001e54:	200010c2 	.word	0x200010c2
 8001e58:	200010c8 	.word	0x200010c8
 8001e5c:	200010c3 	.word	0x200010c3
 8001e60:	200010cc 	.word	0x200010cc
 8001e64:	200010ac 	.word	0x200010ac
 8001e68:	200010b0 	.word	0x200010b0
 8001e6c:	200010ae 	.word	0x200010ae
 8001e70:	200010ad 	.word	0x200010ad
 8001e74:	200010b1 	.word	0x200010b1
 8001e78:	200010af 	.word	0x200010af
 8001e7c:	200010c1 	.word	0x200010c1
 8001e80:	0800fb98 	.word	0x0800fb98
 8001e84:	20000c9c 	.word	0x20000c9c
 8001e88:	20000bf4 	.word	0x20000bf4

08001e8c <Flash_write_info>:

void Flash_write_info() {
 8001e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e8e:	b08b      	sub	sp, #44	; 0x2c
 8001e90:	af08      	add	r7, sp, #32
	sprintf((char*) flash_data, "%d %d %d %d %d %d %d %d %d %d", door1, d_mod,
 8001e92:	4b1f      	ldr	r3, [pc, #124]	; (8001f10 <Flash_write_info+0x84>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	469c      	mov	ip, r3
 8001e98:	4b1e      	ldr	r3, [pc, #120]	; (8001f14 <Flash_write_info+0x88>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	469e      	mov	lr, r3
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <Flash_write_info+0x8c>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	4b1d      	ldr	r3, [pc, #116]	; (8001f1c <Flash_write_info+0x90>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <Flash_write_info+0x94>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	4b1c      	ldr	r3, [pc, #112]	; (8001f24 <Flash_write_info+0x98>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	461c      	mov	r4, r3
 8001eb6:	4b1c      	ldr	r3, [pc, #112]	; (8001f28 <Flash_write_info+0x9c>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	461d      	mov	r5, r3
 8001ebc:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <Flash_write_info+0xa0>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	461e      	mov	r6, r3
 8001ec2:	4b1b      	ldr	r3, [pc, #108]	; (8001f30 <Flash_write_info+0xa4>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	4b1a      	ldr	r3, [pc, #104]	; (8001f34 <Flash_write_info+0xa8>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	9307      	str	r3, [sp, #28]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	9306      	str	r3, [sp, #24]
 8001ed2:	9605      	str	r6, [sp, #20]
 8001ed4:	9504      	str	r5, [sp, #16]
 8001ed6:	9403      	str	r4, [sp, #12]
 8001ed8:	9002      	str	r0, [sp, #8]
 8001eda:	9101      	str	r1, [sp, #4]
 8001edc:	9200      	str	r2, [sp, #0]
 8001ede:	4673      	mov	r3, lr
 8001ee0:	4662      	mov	r2, ip
 8001ee2:	4915      	ldr	r1, [pc, #84]	; (8001f38 <Flash_write_info+0xac>)
 8001ee4:	4815      	ldr	r0, [pc, #84]	; (8001f3c <Flash_write_info+0xb0>)
 8001ee6:	f006 fb59 	bl	800859c <sprintf>
			door2, d_mod_2, fan1, fan2, led1, led_mod, led2, led_mod_2);
	W25Q32_erase4k(SECTOR_USE * SECTOR_SIZE);
 8001eea:	f44f 3024 	mov.w	r0, #167936	; 0x29000
 8001eee:	f7ff fa09 	bl	8001304 <W25Q32_erase4k>
	W25Q32_WriteData(flash_data, SECTOR_USE * SECTOR_SIZE,
			strlen((char*) flash_data));
 8001ef2:	4812      	ldr	r0, [pc, #72]	; (8001f3c <Flash_write_info+0xb0>)
 8001ef4:	f7fe f974 	bl	80001e0 <strlen>
 8001ef8:	4603      	mov	r3, r0
	W25Q32_WriteData(flash_data, SECTOR_USE * SECTOR_SIZE,
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	461a      	mov	r2, r3
 8001efe:	f44f 3124 	mov.w	r1, #167936	; 0x29000
 8001f02:	480e      	ldr	r0, [pc, #56]	; (8001f3c <Flash_write_info+0xb0>)
 8001f04:	f7ff f99e 	bl	8001244 <W25Q32_WriteData>
//	HAL_UART_Transmit(&huart1, flash_data, strlen((char*) flash_data), 200);
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f10:	200010b8 	.word	0x200010b8
 8001f14:	200010ba 	.word	0x200010ba
 8001f18:	200010b9 	.word	0x200010b9
 8001f1c:	200010bb 	.word	0x200010bb
 8001f20:	200010c2 	.word	0x200010c2
 8001f24:	200010c3 	.word	0x200010c3
 8001f28:	200010ac 	.word	0x200010ac
 8001f2c:	200010b0 	.word	0x200010b0
 8001f30:	200010ad 	.word	0x200010ad
 8001f34:	200010b1 	.word	0x200010b1
 8001f38:	0800fc28 	.word	0x0800fc28
 8001f3c:	200010f8 	.word	0x200010f8

08001f40 <Flash_get_info>:

void Flash_get_info() {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b088      	sub	sp, #32
 8001f44:	af08      	add	r7, sp, #32
	W25Q32_ReadData(flash_data, SECTOR_USE * SECTOR_SIZE, 19);
 8001f46:	2213      	movs	r2, #19
 8001f48:	f44f 3124 	mov.w	r1, #167936	; 0x29000
 8001f4c:	480d      	ldr	r0, [pc, #52]	; (8001f84 <Flash_get_info+0x44>)
 8001f4e:	f7ff f937 	bl	80011c0 <W25Q32_ReadData>
//	HAL_UART_Transmit(&huart1, flash_data, strlen((char*) flash_data), 200);
//	sscanf((char*) flash_data, "%d %d %d %d %d %d %d %d %d %d",
//			&door1, &d_mod, &door2, &d_mod_2,
//			&fan1, &fan2, &led1, &led_mod,
//			&led2, &led_mod_2);
	sscanf((char*) flash_data,
 8001f52:	4b0d      	ldr	r3, [pc, #52]	; (8001f88 <Flash_get_info+0x48>)
 8001f54:	9307      	str	r3, [sp, #28]
 8001f56:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <Flash_get_info+0x4c>)
 8001f58:	9306      	str	r3, [sp, #24]
 8001f5a:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <Flash_get_info+0x50>)
 8001f5c:	9305      	str	r3, [sp, #20]
 8001f5e:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <Flash_get_info+0x54>)
 8001f60:	9304      	str	r3, [sp, #16]
 8001f62:	4b0d      	ldr	r3, [pc, #52]	; (8001f98 <Flash_get_info+0x58>)
 8001f64:	9303      	str	r3, [sp, #12]
 8001f66:	4b0d      	ldr	r3, [pc, #52]	; (8001f9c <Flash_get_info+0x5c>)
 8001f68:	9302      	str	r3, [sp, #8]
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	; (8001fa0 <Flash_get_info+0x60>)
 8001f6c:	9301      	str	r3, [sp, #4]
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <Flash_get_info+0x64>)
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	4b0d      	ldr	r3, [pc, #52]	; (8001fa8 <Flash_get_info+0x68>)
 8001f74:	4a0d      	ldr	r2, [pc, #52]	; (8001fac <Flash_get_info+0x6c>)
 8001f76:	490e      	ldr	r1, [pc, #56]	; (8001fb0 <Flash_get_info+0x70>)
 8001f78:	4802      	ldr	r0, [pc, #8]	; (8001f84 <Flash_get_info+0x44>)
 8001f7a:	f006 fb2f 	bl	80085dc <sscanf>
			"%hhu %hhu %hhu %hhu %hhu %hhu %hhu %hhu %hhu %hhu", &door1, &d_mod,
			&door2, &d_mod_2, &fan1, &fan2, &led1, &led_mod, &led2, &led_mod_2);
}
 8001f7e:	bf00      	nop
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	200010f8 	.word	0x200010f8
 8001f88:	200010b1 	.word	0x200010b1
 8001f8c:	200010ad 	.word	0x200010ad
 8001f90:	200010b0 	.word	0x200010b0
 8001f94:	200010ac 	.word	0x200010ac
 8001f98:	200010c3 	.word	0x200010c3
 8001f9c:	200010c2 	.word	0x200010c2
 8001fa0:	200010bb 	.word	0x200010bb
 8001fa4:	200010b9 	.word	0x200010b9
 8001fa8:	200010ba 	.word	0x200010ba
 8001fac:	200010b8 	.word	0x200010b8
 8001fb0:	0800fc48 	.word	0x0800fc48

08001fb4 <Send_data>:

void Send_data() {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
	if (g_sys_tick - dur_tick >= DURATION) {
 8001fb8:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <Send_data+0x28>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <Send_data+0x2c>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	f247 522f 	movw	r2, #29999	; 0x752f
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d905      	bls.n	8001fd6 <Send_data+0x22>
		Response();
 8001fca:	f7ff fea9 	bl	8001d20 <Response>
		dur_tick = g_sys_tick;
 8001fce:	4b03      	ldr	r3, [pc, #12]	; (8001fdc <Send_data+0x28>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a03      	ldr	r2, [pc, #12]	; (8001fe0 <Send_data+0x2c>)
 8001fd4:	6013      	str	r3, [r2, #0]
	}
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200010a0 	.word	0x200010a0
 8001fe0:	200010a4 	.word	0x200010a4

08001fe4 <Handle_Command>:

void Handle_Command() {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	if (g_sys_tick - uart_last_rcv >= 20 && strlen((char*) uart_buf) >= 7) {
 8001fe8:	4ba0      	ldr	r3, [pc, #640]	; (800226c <Handle_Command+0x288>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4aa0      	ldr	r2, [pc, #640]	; (8002270 <Handle_Command+0x28c>)
 8001fee:	7812      	ldrb	r2, [r2, #0]
 8001ff0:	1a9b      	subs	r3, r3, r2
 8001ff2:	2b13      	cmp	r3, #19
 8001ff4:	f240 8404 	bls.w	8002800 <Handle_Command+0x81c>
 8001ff8:	489e      	ldr	r0, [pc, #632]	; (8002274 <Handle_Command+0x290>)
 8001ffa:	f7fe f8f1 	bl	80001e0 <strlen>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b06      	cmp	r3, #6
 8002002:	f240 83fd 	bls.w	8002800 <Handle_Command+0x81c>
		// LIGHT command
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*) uart_buf), 200);
 8002006:	489b      	ldr	r0, [pc, #620]	; (8002274 <Handle_Command+0x290>)
 8002008:	f7fe f8ea 	bl	80001e0 <strlen>
 800200c:	4603      	mov	r3, r0
 800200e:	b29a      	uxth	r2, r3
 8002010:	23c8      	movs	r3, #200	; 0xc8
 8002012:	4998      	ldr	r1, [pc, #608]	; (8002274 <Handle_Command+0x290>)
 8002014:	4898      	ldr	r0, [pc, #608]	; (8002278 <Handle_Command+0x294>)
 8002016:	f004 fff8 	bl	800700a <HAL_UART_Transmit>
		if (strlen((char*) uart_buf) == 7
 800201a:	4896      	ldr	r0, [pc, #600]	; (8002274 <Handle_Command+0x290>)
 800201c:	f7fe f8e0 	bl	80001e0 <strlen>
 8002020:	4603      	mov	r3, r0
 8002022:	2b07      	cmp	r3, #7
 8002024:	d129      	bne.n	800207a <Handle_Command+0x96>
				&& strncmp((char*) uart_buf, "c:l:1:", 6) == 0) {
 8002026:	2206      	movs	r2, #6
 8002028:	4994      	ldr	r1, [pc, #592]	; (800227c <Handle_Command+0x298>)
 800202a:	4892      	ldr	r0, [pc, #584]	; (8002274 <Handle_Command+0x290>)
 800202c:	f006 fb47 	bl	80086be <strncmp>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d121      	bne.n	800207a <Handle_Command+0x96>
			led1 = atoi((char*) uart_buf + 6);
 8002036:	4b92      	ldr	r3, [pc, #584]	; (8002280 <Handle_Command+0x29c>)
 8002038:	4618      	mov	r0, r3
 800203a:	f006 f811 	bl	8008060 <atoi>
 800203e:	4603      	mov	r3, r0
 8002040:	b2da      	uxtb	r2, r3
 8002042:	4b90      	ldr	r3, [pc, #576]	; (8002284 <Handle_Command+0x2a0>)
 8002044:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002046:	f000 fe97 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 800204a:	4b8f      	ldr	r3, [pc, #572]	; (8002288 <Handle_Command+0x2a4>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d010      	beq.n	8002074 <Handle_Command+0x90>
				sprintf((char*) tx, "LED 1 active: %d\n", led1);
 8002052:	4b8c      	ldr	r3, [pc, #560]	; (8002284 <Handle_Command+0x2a0>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	498c      	ldr	r1, [pc, #560]	; (800228c <Handle_Command+0x2a8>)
 800205a:	488d      	ldr	r0, [pc, #564]	; (8002290 <Handle_Command+0x2ac>)
 800205c:	f006 fa9e 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002060:	488b      	ldr	r0, [pc, #556]	; (8002290 <Handle_Command+0x2ac>)
 8002062:	f7fe f8bd 	bl	80001e0 <strlen>
 8002066:	4603      	mov	r3, r0
 8002068:	b29a      	uxth	r2, r3
 800206a:	23c8      	movs	r3, #200	; 0xc8
 800206c:	4988      	ldr	r1, [pc, #544]	; (8002290 <Handle_Command+0x2ac>)
 800206e:	4882      	ldr	r0, [pc, #520]	; (8002278 <Handle_Command+0x294>)
 8002070:	f004 ffcb 	bl	800700a <HAL_UART_Transmit>
			}
			Response();
 8002074:	f7ff fe54 	bl	8001d20 <Response>
 8002078:	e3c2      	b.n	8002800 <Handle_Command+0x81c>
		} else if (strlen((char*) uart_buf) == 7
 800207a:	487e      	ldr	r0, [pc, #504]	; (8002274 <Handle_Command+0x290>)
 800207c:	f7fe f8b0 	bl	80001e0 <strlen>
 8002080:	4603      	mov	r3, r0
 8002082:	2b07      	cmp	r3, #7
 8002084:	d129      	bne.n	80020da <Handle_Command+0xf6>
				&& strncmp((char*) uart_buf, "c:l:2:", 6) == 0) {
 8002086:	2206      	movs	r2, #6
 8002088:	4982      	ldr	r1, [pc, #520]	; (8002294 <Handle_Command+0x2b0>)
 800208a:	487a      	ldr	r0, [pc, #488]	; (8002274 <Handle_Command+0x290>)
 800208c:	f006 fb17 	bl	80086be <strncmp>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d121      	bne.n	80020da <Handle_Command+0xf6>
			led2 = atoi((char*) uart_buf + 6);
 8002096:	4b7a      	ldr	r3, [pc, #488]	; (8002280 <Handle_Command+0x29c>)
 8002098:	4618      	mov	r0, r3
 800209a:	f005 ffe1 	bl	8008060 <atoi>
 800209e:	4603      	mov	r3, r0
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4b7d      	ldr	r3, [pc, #500]	; (8002298 <Handle_Command+0x2b4>)
 80020a4:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 80020a6:	f000 fe67 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 80020aa:	4b77      	ldr	r3, [pc, #476]	; (8002288 <Handle_Command+0x2a4>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d010      	beq.n	80020d4 <Handle_Command+0xf0>
				sprintf((char*) tx, "LED 2 active: %d\n", led2);
 80020b2:	4b79      	ldr	r3, [pc, #484]	; (8002298 <Handle_Command+0x2b4>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	461a      	mov	r2, r3
 80020b8:	4978      	ldr	r1, [pc, #480]	; (800229c <Handle_Command+0x2b8>)
 80020ba:	4875      	ldr	r0, [pc, #468]	; (8002290 <Handle_Command+0x2ac>)
 80020bc:	f006 fa6e 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 80020c0:	4873      	ldr	r0, [pc, #460]	; (8002290 <Handle_Command+0x2ac>)
 80020c2:	f7fe f88d 	bl	80001e0 <strlen>
 80020c6:	4603      	mov	r3, r0
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	23c8      	movs	r3, #200	; 0xc8
 80020cc:	4970      	ldr	r1, [pc, #448]	; (8002290 <Handle_Command+0x2ac>)
 80020ce:	486a      	ldr	r0, [pc, #424]	; (8002278 <Handle_Command+0x294>)
 80020d0:	f004 ff9b 	bl	800700a <HAL_UART_Transmit>
			}
			Response();
 80020d4:	f7ff fe24 	bl	8001d20 <Response>
 80020d8:	e392      	b.n	8002800 <Handle_Command+0x81c>
		} else if (strncmp((char*) uart_buf, "c:l:1:m:", 8) == 0
 80020da:	2208      	movs	r2, #8
 80020dc:	4970      	ldr	r1, [pc, #448]	; (80022a0 <Handle_Command+0x2bc>)
 80020de:	4865      	ldr	r0, [pc, #404]	; (8002274 <Handle_Command+0x290>)
 80020e0:	f006 faed 	bl	80086be <strncmp>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d129      	bne.n	800213e <Handle_Command+0x15a>
				&& strlen((char*) uart_buf) == 9) {
 80020ea:	4862      	ldr	r0, [pc, #392]	; (8002274 <Handle_Command+0x290>)
 80020ec:	f7fe f878 	bl	80001e0 <strlen>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b09      	cmp	r3, #9
 80020f4:	d123      	bne.n	800213e <Handle_Command+0x15a>
			l_done = 1;
 80020f6:	4b6b      	ldr	r3, [pc, #428]	; (80022a4 <Handle_Command+0x2c0>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
			led_mod = atoi((char*) uart_buf + 8);
 80020fc:	4b6a      	ldr	r3, [pc, #424]	; (80022a8 <Handle_Command+0x2c4>)
 80020fe:	4618      	mov	r0, r3
 8002100:	f005 ffae 	bl	8008060 <atoi>
 8002104:	4603      	mov	r3, r0
 8002106:	b2da      	uxtb	r2, r3
 8002108:	4b68      	ldr	r3, [pc, #416]	; (80022ac <Handle_Command+0x2c8>)
 800210a:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 800210c:	f000 fe34 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 8002110:	4b5d      	ldr	r3, [pc, #372]	; (8002288 <Handle_Command+0x2a4>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	f000 8373 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "LED 1 mode: %d\n", led_mod);
 800211a:	4b64      	ldr	r3, [pc, #400]	; (80022ac <Handle_Command+0x2c8>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	461a      	mov	r2, r3
 8002120:	4963      	ldr	r1, [pc, #396]	; (80022b0 <Handle_Command+0x2cc>)
 8002122:	485b      	ldr	r0, [pc, #364]	; (8002290 <Handle_Command+0x2ac>)
 8002124:	f006 fa3a 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002128:	4859      	ldr	r0, [pc, #356]	; (8002290 <Handle_Command+0x2ac>)
 800212a:	f7fe f859 	bl	80001e0 <strlen>
 800212e:	4603      	mov	r3, r0
 8002130:	b29a      	uxth	r2, r3
 8002132:	23c8      	movs	r3, #200	; 0xc8
 8002134:	4956      	ldr	r1, [pc, #344]	; (8002290 <Handle_Command+0x2ac>)
 8002136:	4850      	ldr	r0, [pc, #320]	; (8002278 <Handle_Command+0x294>)
 8002138:	f004 ff67 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 800213c:	e360      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else if (strlen((char*) uart_buf) == 9
 800213e:	484d      	ldr	r0, [pc, #308]	; (8002274 <Handle_Command+0x290>)
 8002140:	f7fe f84e 	bl	80001e0 <strlen>
 8002144:	4603      	mov	r3, r0
 8002146:	2b09      	cmp	r3, #9
 8002148:	d12b      	bne.n	80021a2 <Handle_Command+0x1be>
				&& strncmp((char*) uart_buf, "c:l:2:m:", 8) == 0) {
 800214a:	2208      	movs	r2, #8
 800214c:	4959      	ldr	r1, [pc, #356]	; (80022b4 <Handle_Command+0x2d0>)
 800214e:	4849      	ldr	r0, [pc, #292]	; (8002274 <Handle_Command+0x290>)
 8002150:	f006 fab5 	bl	80086be <strncmp>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d123      	bne.n	80021a2 <Handle_Command+0x1be>
			l_done_2 = 1;
 800215a:	4b57      	ldr	r3, [pc, #348]	; (80022b8 <Handle_Command+0x2d4>)
 800215c:	2201      	movs	r2, #1
 800215e:	701a      	strb	r2, [r3, #0]
			led_mod_2 = atoi((char*) uart_buf + 8);
 8002160:	4b51      	ldr	r3, [pc, #324]	; (80022a8 <Handle_Command+0x2c4>)
 8002162:	4618      	mov	r0, r3
 8002164:	f005 ff7c 	bl	8008060 <atoi>
 8002168:	4603      	mov	r3, r0
 800216a:	b2da      	uxtb	r2, r3
 800216c:	4b53      	ldr	r3, [pc, #332]	; (80022bc <Handle_Command+0x2d8>)
 800216e:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002170:	f000 fe02 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 8002174:	4b44      	ldr	r3, [pc, #272]	; (8002288 <Handle_Command+0x2a4>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	f000 8341 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "LED 2 mode: %d\n", led_mod_2);
 800217e:	4b4f      	ldr	r3, [pc, #316]	; (80022bc <Handle_Command+0x2d8>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	461a      	mov	r2, r3
 8002184:	494e      	ldr	r1, [pc, #312]	; (80022c0 <Handle_Command+0x2dc>)
 8002186:	4842      	ldr	r0, [pc, #264]	; (8002290 <Handle_Command+0x2ac>)
 8002188:	f006 fa08 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 800218c:	4840      	ldr	r0, [pc, #256]	; (8002290 <Handle_Command+0x2ac>)
 800218e:	f7fe f827 	bl	80001e0 <strlen>
 8002192:	4603      	mov	r3, r0
 8002194:	b29a      	uxth	r2, r3
 8002196:	23c8      	movs	r3, #200	; 0xc8
 8002198:	493d      	ldr	r1, [pc, #244]	; (8002290 <Handle_Command+0x2ac>)
 800219a:	4837      	ldr	r0, [pc, #220]	; (8002278 <Handle_Command+0x294>)
 800219c:	f004 ff35 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 80021a0:	e32e      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else if (strlen((char*) uart_buf) == 9
 80021a2:	4834      	ldr	r0, [pc, #208]	; (8002274 <Handle_Command+0x290>)
 80021a4:	f7fe f81c 	bl	80001e0 <strlen>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b09      	cmp	r3, #9
 80021ac:	d12b      	bne.n	8002206 <Handle_Command+0x222>
				&& strncmp((char*) uart_buf, "c:l:1:s:", 8) == 0) {
 80021ae:	2208      	movs	r2, #8
 80021b0:	4944      	ldr	r1, [pc, #272]	; (80022c4 <Handle_Command+0x2e0>)
 80021b2:	4830      	ldr	r0, [pc, #192]	; (8002274 <Handle_Command+0x290>)
 80021b4:	f006 fa83 	bl	80086be <strncmp>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d123      	bne.n	8002206 <Handle_Command+0x222>
			l_done = 1;
 80021be:	4b39      	ldr	r3, [pc, #228]	; (80022a4 <Handle_Command+0x2c0>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	701a      	strb	r2, [r3, #0]
			led_state = atoi((char*) uart_buf + 8);
 80021c4:	4b38      	ldr	r3, [pc, #224]	; (80022a8 <Handle_Command+0x2c4>)
 80021c6:	4618      	mov	r0, r3
 80021c8:	f005 ff4a 	bl	8008060 <atoi>
 80021cc:	4603      	mov	r3, r0
 80021ce:	b2da      	uxtb	r2, r3
 80021d0:	4b3d      	ldr	r3, [pc, #244]	; (80022c8 <Handle_Command+0x2e4>)
 80021d2:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 80021d4:	f000 fdd0 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 80021d8:	4b2b      	ldr	r3, [pc, #172]	; (8002288 <Handle_Command+0x2a4>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 830f 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "LED 1 state: %d\n", led_state);
 80021e2:	4b39      	ldr	r3, [pc, #228]	; (80022c8 <Handle_Command+0x2e4>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	461a      	mov	r2, r3
 80021e8:	4938      	ldr	r1, [pc, #224]	; (80022cc <Handle_Command+0x2e8>)
 80021ea:	4829      	ldr	r0, [pc, #164]	; (8002290 <Handle_Command+0x2ac>)
 80021ec:	f006 f9d6 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 80021f0:	4827      	ldr	r0, [pc, #156]	; (8002290 <Handle_Command+0x2ac>)
 80021f2:	f7fd fff5 	bl	80001e0 <strlen>
 80021f6:	4603      	mov	r3, r0
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	23c8      	movs	r3, #200	; 0xc8
 80021fc:	4924      	ldr	r1, [pc, #144]	; (8002290 <Handle_Command+0x2ac>)
 80021fe:	481e      	ldr	r0, [pc, #120]	; (8002278 <Handle_Command+0x294>)
 8002200:	f004 ff03 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 8002204:	e2fc      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else if (strlen((char*) uart_buf) == 9
 8002206:	481b      	ldr	r0, [pc, #108]	; (8002274 <Handle_Command+0x290>)
 8002208:	f7fd ffea 	bl	80001e0 <strlen>
 800220c:	4603      	mov	r3, r0
 800220e:	2b09      	cmp	r3, #9
 8002210:	d164      	bne.n	80022dc <Handle_Command+0x2f8>
				&& strncmp((char*) uart_buf, "c:l:2:s:", 8) == 0) {
 8002212:	2208      	movs	r2, #8
 8002214:	492e      	ldr	r1, [pc, #184]	; (80022d0 <Handle_Command+0x2ec>)
 8002216:	4817      	ldr	r0, [pc, #92]	; (8002274 <Handle_Command+0x290>)
 8002218:	f006 fa51 	bl	80086be <strncmp>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d15c      	bne.n	80022dc <Handle_Command+0x2f8>
			l_done_2 = 1;
 8002222:	4b25      	ldr	r3, [pc, #148]	; (80022b8 <Handle_Command+0x2d4>)
 8002224:	2201      	movs	r2, #1
 8002226:	701a      	strb	r2, [r3, #0]
			led_state_2 = atoi((char*) uart_buf + 8);
 8002228:	4b1f      	ldr	r3, [pc, #124]	; (80022a8 <Handle_Command+0x2c4>)
 800222a:	4618      	mov	r0, r3
 800222c:	f005 ff18 	bl	8008060 <atoi>
 8002230:	4603      	mov	r3, r0
 8002232:	b2da      	uxtb	r2, r3
 8002234:	4b27      	ldr	r3, [pc, #156]	; (80022d4 <Handle_Command+0x2f0>)
 8002236:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002238:	f000 fd9e 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <Handle_Command+0x2a4>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	f000 82dd 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "LED 2 state: %d\n", led_state_2);
 8002246:	4b23      	ldr	r3, [pc, #140]	; (80022d4 <Handle_Command+0x2f0>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	461a      	mov	r2, r3
 800224c:	4922      	ldr	r1, [pc, #136]	; (80022d8 <Handle_Command+0x2f4>)
 800224e:	4810      	ldr	r0, [pc, #64]	; (8002290 <Handle_Command+0x2ac>)
 8002250:	f006 f9a4 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002254:	480e      	ldr	r0, [pc, #56]	; (8002290 <Handle_Command+0x2ac>)
 8002256:	f7fd ffc3 	bl	80001e0 <strlen>
 800225a:	4603      	mov	r3, r0
 800225c:	b29a      	uxth	r2, r3
 800225e:	23c8      	movs	r3, #200	; 0xc8
 8002260:	490b      	ldr	r1, [pc, #44]	; (8002290 <Handle_Command+0x2ac>)
 8002262:	4805      	ldr	r0, [pc, #20]	; (8002278 <Handle_Command+0x294>)
 8002264:	f004 fed1 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 8002268:	e2ca      	b.n	8002800 <Handle_Command+0x81c>
 800226a:	bf00      	nop
 800226c:	200010a0 	.word	0x200010a0
 8002270:	2000109e 	.word	0x2000109e
 8002274:	20000c38 	.word	0x20000c38
 8002278:	20000bf4 	.word	0x20000bf4
 800227c:	0800fc7c 	.word	0x0800fc7c
 8002280:	20000c3e 	.word	0x20000c3e
 8002284:	200010ac 	.word	0x200010ac
 8002288:	2000115c 	.word	0x2000115c
 800228c:	0800fc84 	.word	0x0800fc84
 8002290:	20000c9c 	.word	0x20000c9c
 8002294:	0800fc98 	.word	0x0800fc98
 8002298:	200010ad 	.word	0x200010ad
 800229c:	0800fca0 	.word	0x0800fca0
 80022a0:	0800fcb4 	.word	0x0800fcb4
 80022a4:	200010b2 	.word	0x200010b2
 80022a8:	20000c40 	.word	0x20000c40
 80022ac:	200010b0 	.word	0x200010b0
 80022b0:	0800fcc0 	.word	0x0800fcc0
 80022b4:	0800fcd0 	.word	0x0800fcd0
 80022b8:	200010b3 	.word	0x200010b3
 80022bc:	200010b1 	.word	0x200010b1
 80022c0:	0800fcdc 	.word	0x0800fcdc
 80022c4:	0800fcec 	.word	0x0800fcec
 80022c8:	200010ae 	.word	0x200010ae
 80022cc:	0800fcf8 	.word	0x0800fcf8
 80022d0:	0800fd0c 	.word	0x0800fd0c
 80022d4:	200010af 	.word	0x200010af
 80022d8:	0800fd18 	.word	0x0800fd18
			}
		}

		// FAN command
		else if (strlen((char*) uart_buf) == 7
 80022dc:	48aa      	ldr	r0, [pc, #680]	; (8002588 <Handle_Command+0x5a4>)
 80022de:	f7fd ff7f 	bl	80001e0 <strlen>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b07      	cmp	r3, #7
 80022e6:	d129      	bne.n	800233c <Handle_Command+0x358>
				&& strncmp((char*) uart_buf, "c:f:1:", 6) == 0) {
 80022e8:	2206      	movs	r2, #6
 80022ea:	49a8      	ldr	r1, [pc, #672]	; (800258c <Handle_Command+0x5a8>)
 80022ec:	48a6      	ldr	r0, [pc, #664]	; (8002588 <Handle_Command+0x5a4>)
 80022ee:	f006 f9e6 	bl	80086be <strncmp>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d121      	bne.n	800233c <Handle_Command+0x358>
			fan1 = atoi((char*) uart_buf + 6);
 80022f8:	4ba5      	ldr	r3, [pc, #660]	; (8002590 <Handle_Command+0x5ac>)
 80022fa:	4618      	mov	r0, r3
 80022fc:	f005 feb0 	bl	8008060 <atoi>
 8002300:	4603      	mov	r3, r0
 8002302:	b2da      	uxtb	r2, r3
 8002304:	4ba3      	ldr	r3, [pc, #652]	; (8002594 <Handle_Command+0x5b0>)
 8002306:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002308:	f000 fd36 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 800230c:	4ba2      	ldr	r3, [pc, #648]	; (8002598 <Handle_Command+0x5b4>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d010      	beq.n	8002336 <Handle_Command+0x352>
				sprintf((char*) tx, "fan 1 active: %d\n", fan1);
 8002314:	4b9f      	ldr	r3, [pc, #636]	; (8002594 <Handle_Command+0x5b0>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	461a      	mov	r2, r3
 800231a:	49a0      	ldr	r1, [pc, #640]	; (800259c <Handle_Command+0x5b8>)
 800231c:	48a0      	ldr	r0, [pc, #640]	; (80025a0 <Handle_Command+0x5bc>)
 800231e:	f006 f93d 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002322:	489f      	ldr	r0, [pc, #636]	; (80025a0 <Handle_Command+0x5bc>)
 8002324:	f7fd ff5c 	bl	80001e0 <strlen>
 8002328:	4603      	mov	r3, r0
 800232a:	b29a      	uxth	r2, r3
 800232c:	23c8      	movs	r3, #200	; 0xc8
 800232e:	499c      	ldr	r1, [pc, #624]	; (80025a0 <Handle_Command+0x5bc>)
 8002330:	489c      	ldr	r0, [pc, #624]	; (80025a4 <Handle_Command+0x5c0>)
 8002332:	f004 fe6a 	bl	800700a <HAL_UART_Transmit>
			}
			Response();
 8002336:	f7ff fcf3 	bl	8001d20 <Response>
 800233a:	e261      	b.n	8002800 <Handle_Command+0x81c>
		} else if (strlen((char*) uart_buf) == 7
 800233c:	4892      	ldr	r0, [pc, #584]	; (8002588 <Handle_Command+0x5a4>)
 800233e:	f7fd ff4f 	bl	80001e0 <strlen>
 8002342:	4603      	mov	r3, r0
 8002344:	2b07      	cmp	r3, #7
 8002346:	d129      	bne.n	800239c <Handle_Command+0x3b8>
				&& strncmp((char*) uart_buf, "c:f:2:", 6) == 0) {
 8002348:	2206      	movs	r2, #6
 800234a:	4997      	ldr	r1, [pc, #604]	; (80025a8 <Handle_Command+0x5c4>)
 800234c:	488e      	ldr	r0, [pc, #568]	; (8002588 <Handle_Command+0x5a4>)
 800234e:	f006 f9b6 	bl	80086be <strncmp>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d121      	bne.n	800239c <Handle_Command+0x3b8>
			fan2 = atoi((char*) uart_buf + 6);
 8002358:	4b8d      	ldr	r3, [pc, #564]	; (8002590 <Handle_Command+0x5ac>)
 800235a:	4618      	mov	r0, r3
 800235c:	f005 fe80 	bl	8008060 <atoi>
 8002360:	4603      	mov	r3, r0
 8002362:	b2da      	uxtb	r2, r3
 8002364:	4b91      	ldr	r3, [pc, #580]	; (80025ac <Handle_Command+0x5c8>)
 8002366:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002368:	f000 fd06 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 800236c:	4b8a      	ldr	r3, [pc, #552]	; (8002598 <Handle_Command+0x5b4>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d010      	beq.n	8002396 <Handle_Command+0x3b2>
				sprintf((char*) tx, "fan 2 active: %d\n", fan2);
 8002374:	4b8d      	ldr	r3, [pc, #564]	; (80025ac <Handle_Command+0x5c8>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	498d      	ldr	r1, [pc, #564]	; (80025b0 <Handle_Command+0x5cc>)
 800237c:	4888      	ldr	r0, [pc, #544]	; (80025a0 <Handle_Command+0x5bc>)
 800237e:	f006 f90d 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002382:	4887      	ldr	r0, [pc, #540]	; (80025a0 <Handle_Command+0x5bc>)
 8002384:	f7fd ff2c 	bl	80001e0 <strlen>
 8002388:	4603      	mov	r3, r0
 800238a:	b29a      	uxth	r2, r3
 800238c:	23c8      	movs	r3, #200	; 0xc8
 800238e:	4984      	ldr	r1, [pc, #528]	; (80025a0 <Handle_Command+0x5bc>)
 8002390:	4884      	ldr	r0, [pc, #528]	; (80025a4 <Handle_Command+0x5c0>)
 8002392:	f004 fe3a 	bl	800700a <HAL_UART_Transmit>
			}
			Response();
 8002396:	f7ff fcc3 	bl	8001d20 <Response>
 800239a:	e231      	b.n	8002800 <Handle_Command+0x81c>
		} else if (strlen((char*) uart_buf) == 9
 800239c:	487a      	ldr	r0, [pc, #488]	; (8002588 <Handle_Command+0x5a4>)
 800239e:	f7fd ff1f 	bl	80001e0 <strlen>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b09      	cmp	r3, #9
 80023a6:	d12b      	bne.n	8002400 <Handle_Command+0x41c>
				&& strncmp((char*) uart_buf, "c:f:1:s:", 8) == 0) {
 80023a8:	2208      	movs	r2, #8
 80023aa:	4982      	ldr	r1, [pc, #520]	; (80025b4 <Handle_Command+0x5d0>)
 80023ac:	4876      	ldr	r0, [pc, #472]	; (8002588 <Handle_Command+0x5a4>)
 80023ae:	f006 f986 	bl	80086be <strncmp>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d123      	bne.n	8002400 <Handle_Command+0x41c>
			f_done = 1;
 80023b8:	4b7f      	ldr	r3, [pc, #508]	; (80025b8 <Handle_Command+0x5d4>)
 80023ba:	2201      	movs	r2, #1
 80023bc:	701a      	strb	r2, [r3, #0]
			speed = atoi((char*) uart_buf + 8);
 80023be:	4b7f      	ldr	r3, [pc, #508]	; (80025bc <Handle_Command+0x5d8>)
 80023c0:	4618      	mov	r0, r3
 80023c2:	f005 fe4d 	bl	8008060 <atoi>
 80023c6:	4603      	mov	r3, r0
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	4b7d      	ldr	r3, [pc, #500]	; (80025c0 <Handle_Command+0x5dc>)
 80023cc:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 80023ce:	f000 fcd3 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 80023d2:	4b71      	ldr	r3, [pc, #452]	; (8002598 <Handle_Command+0x5b4>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f000 8212 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "fan 1 speed: %d\n", speed);
 80023dc:	4b78      	ldr	r3, [pc, #480]	; (80025c0 <Handle_Command+0x5dc>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4978      	ldr	r1, [pc, #480]	; (80025c4 <Handle_Command+0x5e0>)
 80023e4:	486e      	ldr	r0, [pc, #440]	; (80025a0 <Handle_Command+0x5bc>)
 80023e6:	f006 f8d9 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 80023ea:	486d      	ldr	r0, [pc, #436]	; (80025a0 <Handle_Command+0x5bc>)
 80023ec:	f7fd fef8 	bl	80001e0 <strlen>
 80023f0:	4603      	mov	r3, r0
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	23c8      	movs	r3, #200	; 0xc8
 80023f6:	496a      	ldr	r1, [pc, #424]	; (80025a0 <Handle_Command+0x5bc>)
 80023f8:	486a      	ldr	r0, [pc, #424]	; (80025a4 <Handle_Command+0x5c0>)
 80023fa:	f004 fe06 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 80023fe:	e1ff      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else if (strlen((char*) uart_buf) == 9
 8002400:	4861      	ldr	r0, [pc, #388]	; (8002588 <Handle_Command+0x5a4>)
 8002402:	f7fd feed 	bl	80001e0 <strlen>
 8002406:	4603      	mov	r3, r0
 8002408:	2b09      	cmp	r3, #9
 800240a:	d12b      	bne.n	8002464 <Handle_Command+0x480>
				&& strncmp((char*) uart_buf, "c:f:2:s:", 8) == 0) {
 800240c:	2208      	movs	r2, #8
 800240e:	496e      	ldr	r1, [pc, #440]	; (80025c8 <Handle_Command+0x5e4>)
 8002410:	485d      	ldr	r0, [pc, #372]	; (8002588 <Handle_Command+0x5a4>)
 8002412:	f006 f954 	bl	80086be <strncmp>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d123      	bne.n	8002464 <Handle_Command+0x480>
			f_done_2 = 1;
 800241c:	4b6b      	ldr	r3, [pc, #428]	; (80025cc <Handle_Command+0x5e8>)
 800241e:	2201      	movs	r2, #1
 8002420:	701a      	strb	r2, [r3, #0]
			speed_2 = atoi((char*) uart_buf + 8);
 8002422:	4b66      	ldr	r3, [pc, #408]	; (80025bc <Handle_Command+0x5d8>)
 8002424:	4618      	mov	r0, r3
 8002426:	f005 fe1b 	bl	8008060 <atoi>
 800242a:	4603      	mov	r3, r0
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4b68      	ldr	r3, [pc, #416]	; (80025d0 <Handle_Command+0x5ec>)
 8002430:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002432:	f000 fca1 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 8002436:	4b58      	ldr	r3, [pc, #352]	; (8002598 <Handle_Command+0x5b4>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	f000 81e0 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "fan 2 speed: %d\n", speed_2);
 8002440:	4b63      	ldr	r3, [pc, #396]	; (80025d0 <Handle_Command+0x5ec>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	461a      	mov	r2, r3
 8002446:	4963      	ldr	r1, [pc, #396]	; (80025d4 <Handle_Command+0x5f0>)
 8002448:	4855      	ldr	r0, [pc, #340]	; (80025a0 <Handle_Command+0x5bc>)
 800244a:	f006 f8a7 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 800244e:	4854      	ldr	r0, [pc, #336]	; (80025a0 <Handle_Command+0x5bc>)
 8002450:	f7fd fec6 	bl	80001e0 <strlen>
 8002454:	4603      	mov	r3, r0
 8002456:	b29a      	uxth	r2, r3
 8002458:	23c8      	movs	r3, #200	; 0xc8
 800245a:	4951      	ldr	r1, [pc, #324]	; (80025a0 <Handle_Command+0x5bc>)
 800245c:	4851      	ldr	r0, [pc, #324]	; (80025a4 <Handle_Command+0x5c0>)
 800245e:	f004 fdd4 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 8002462:	e1cd      	b.n	8002800 <Handle_Command+0x81c>
			}
		}

		// DOOR command
		else if (strlen((char*) uart_buf) == 7
 8002464:	4848      	ldr	r0, [pc, #288]	; (8002588 <Handle_Command+0x5a4>)
 8002466:	f7fd febb 	bl	80001e0 <strlen>
 800246a:	4603      	mov	r3, r0
 800246c:	2b07      	cmp	r3, #7
 800246e:	d129      	bne.n	80024c4 <Handle_Command+0x4e0>
				&& strncmp((char*) uart_buf, "c:d:1:", 6) == 0) {
 8002470:	2206      	movs	r2, #6
 8002472:	4959      	ldr	r1, [pc, #356]	; (80025d8 <Handle_Command+0x5f4>)
 8002474:	4844      	ldr	r0, [pc, #272]	; (8002588 <Handle_Command+0x5a4>)
 8002476:	f006 f922 	bl	80086be <strncmp>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d121      	bne.n	80024c4 <Handle_Command+0x4e0>
			door1 = atoi((char*) uart_buf + 6);
 8002480:	4b43      	ldr	r3, [pc, #268]	; (8002590 <Handle_Command+0x5ac>)
 8002482:	4618      	mov	r0, r3
 8002484:	f005 fdec 	bl	8008060 <atoi>
 8002488:	4603      	mov	r3, r0
 800248a:	b2da      	uxtb	r2, r3
 800248c:	4b53      	ldr	r3, [pc, #332]	; (80025dc <Handle_Command+0x5f8>)
 800248e:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002490:	f000 fc72 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 8002494:	4b40      	ldr	r3, [pc, #256]	; (8002598 <Handle_Command+0x5b4>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d010      	beq.n	80024be <Handle_Command+0x4da>
				sprintf((char*) tx, "door 1 active: %d\n", door1);
 800249c:	4b4f      	ldr	r3, [pc, #316]	; (80025dc <Handle_Command+0x5f8>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	461a      	mov	r2, r3
 80024a2:	494f      	ldr	r1, [pc, #316]	; (80025e0 <Handle_Command+0x5fc>)
 80024a4:	483e      	ldr	r0, [pc, #248]	; (80025a0 <Handle_Command+0x5bc>)
 80024a6:	f006 f879 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 80024aa:	483d      	ldr	r0, [pc, #244]	; (80025a0 <Handle_Command+0x5bc>)
 80024ac:	f7fd fe98 	bl	80001e0 <strlen>
 80024b0:	4603      	mov	r3, r0
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	23c8      	movs	r3, #200	; 0xc8
 80024b6:	493a      	ldr	r1, [pc, #232]	; (80025a0 <Handle_Command+0x5bc>)
 80024b8:	483a      	ldr	r0, [pc, #232]	; (80025a4 <Handle_Command+0x5c0>)
 80024ba:	f004 fda6 	bl	800700a <HAL_UART_Transmit>
			}
			Response();
 80024be:	f7ff fc2f 	bl	8001d20 <Response>
 80024c2:	e19d      	b.n	8002800 <Handle_Command+0x81c>
		} else if (strlen((char*) uart_buf) == 7
 80024c4:	4830      	ldr	r0, [pc, #192]	; (8002588 <Handle_Command+0x5a4>)
 80024c6:	f7fd fe8b 	bl	80001e0 <strlen>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b07      	cmp	r3, #7
 80024ce:	d129      	bne.n	8002524 <Handle_Command+0x540>
				&& strncmp((char*) uart_buf, "c:d:2:", 6) == 0) {
 80024d0:	2206      	movs	r2, #6
 80024d2:	4944      	ldr	r1, [pc, #272]	; (80025e4 <Handle_Command+0x600>)
 80024d4:	482c      	ldr	r0, [pc, #176]	; (8002588 <Handle_Command+0x5a4>)
 80024d6:	f006 f8f2 	bl	80086be <strncmp>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d121      	bne.n	8002524 <Handle_Command+0x540>
			door2 = atoi((char*) uart_buf + 6);
 80024e0:	4b2b      	ldr	r3, [pc, #172]	; (8002590 <Handle_Command+0x5ac>)
 80024e2:	4618      	mov	r0, r3
 80024e4:	f005 fdbc 	bl	8008060 <atoi>
 80024e8:	4603      	mov	r3, r0
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	4b3e      	ldr	r3, [pc, #248]	; (80025e8 <Handle_Command+0x604>)
 80024ee:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 80024f0:	f000 fc42 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 80024f4:	4b28      	ldr	r3, [pc, #160]	; (8002598 <Handle_Command+0x5b4>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d010      	beq.n	800251e <Handle_Command+0x53a>
				sprintf((char*) tx, "door 2 active: %d\n", door2);
 80024fc:	4b3a      	ldr	r3, [pc, #232]	; (80025e8 <Handle_Command+0x604>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	493a      	ldr	r1, [pc, #232]	; (80025ec <Handle_Command+0x608>)
 8002504:	4826      	ldr	r0, [pc, #152]	; (80025a0 <Handle_Command+0x5bc>)
 8002506:	f006 f849 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 800250a:	4825      	ldr	r0, [pc, #148]	; (80025a0 <Handle_Command+0x5bc>)
 800250c:	f7fd fe68 	bl	80001e0 <strlen>
 8002510:	4603      	mov	r3, r0
 8002512:	b29a      	uxth	r2, r3
 8002514:	23c8      	movs	r3, #200	; 0xc8
 8002516:	4922      	ldr	r1, [pc, #136]	; (80025a0 <Handle_Command+0x5bc>)
 8002518:	4822      	ldr	r0, [pc, #136]	; (80025a4 <Handle_Command+0x5c0>)
 800251a:	f004 fd76 	bl	800700a <HAL_UART_Transmit>
			}
			Response();
 800251e:	f7ff fbff 	bl	8001d20 <Response>
 8002522:	e16d      	b.n	8002800 <Handle_Command+0x81c>
		} else if (strlen((char*) uart_buf) == 9
 8002524:	4818      	ldr	r0, [pc, #96]	; (8002588 <Handle_Command+0x5a4>)
 8002526:	f7fd fe5b 	bl	80001e0 <strlen>
 800252a:	4603      	mov	r3, r0
 800252c:	2b09      	cmp	r3, #9
 800252e:	d167      	bne.n	8002600 <Handle_Command+0x61c>
				&& strncmp((char*) uart_buf, "c:d:1:m:", 8) == 0) {
 8002530:	2208      	movs	r2, #8
 8002532:	492f      	ldr	r1, [pc, #188]	; (80025f0 <Handle_Command+0x60c>)
 8002534:	4814      	ldr	r0, [pc, #80]	; (8002588 <Handle_Command+0x5a4>)
 8002536:	f006 f8c2 	bl	80086be <strncmp>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d15f      	bne.n	8002600 <Handle_Command+0x61c>
			d_done = 1;
 8002540:	4b2c      	ldr	r3, [pc, #176]	; (80025f4 <Handle_Command+0x610>)
 8002542:	2201      	movs	r2, #1
 8002544:	701a      	strb	r2, [r3, #0]
			d_mod = atoi((char*) uart_buf + 8);
 8002546:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <Handle_Command+0x5d8>)
 8002548:	4618      	mov	r0, r3
 800254a:	f005 fd89 	bl	8008060 <atoi>
 800254e:	4603      	mov	r3, r0
 8002550:	b2da      	uxtb	r2, r3
 8002552:	4b29      	ldr	r3, [pc, #164]	; (80025f8 <Handle_Command+0x614>)
 8002554:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002556:	f000 fc0f 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 800255a:	4b0f      	ldr	r3, [pc, #60]	; (8002598 <Handle_Command+0x5b4>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	f000 814e 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "door 1 mode: %d\n", d_mod);
 8002564:	4b24      	ldr	r3, [pc, #144]	; (80025f8 <Handle_Command+0x614>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	461a      	mov	r2, r3
 800256a:	4924      	ldr	r1, [pc, #144]	; (80025fc <Handle_Command+0x618>)
 800256c:	480c      	ldr	r0, [pc, #48]	; (80025a0 <Handle_Command+0x5bc>)
 800256e:	f006 f815 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002572:	480b      	ldr	r0, [pc, #44]	; (80025a0 <Handle_Command+0x5bc>)
 8002574:	f7fd fe34 	bl	80001e0 <strlen>
 8002578:	4603      	mov	r3, r0
 800257a:	b29a      	uxth	r2, r3
 800257c:	23c8      	movs	r3, #200	; 0xc8
 800257e:	4908      	ldr	r1, [pc, #32]	; (80025a0 <Handle_Command+0x5bc>)
 8002580:	4808      	ldr	r0, [pc, #32]	; (80025a4 <Handle_Command+0x5c0>)
 8002582:	f004 fd42 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 8002586:	e13b      	b.n	8002800 <Handle_Command+0x81c>
 8002588:	20000c38 	.word	0x20000c38
 800258c:	0800fd2c 	.word	0x0800fd2c
 8002590:	20000c3e 	.word	0x20000c3e
 8002594:	200010c2 	.word	0x200010c2
 8002598:	2000115c 	.word	0x2000115c
 800259c:	0800fd34 	.word	0x0800fd34
 80025a0:	20000c9c 	.word	0x20000c9c
 80025a4:	20000bf4 	.word	0x20000bf4
 80025a8:	0800fd48 	.word	0x0800fd48
 80025ac:	200010c3 	.word	0x200010c3
 80025b0:	0800fd50 	.word	0x0800fd50
 80025b4:	0800fd64 	.word	0x0800fd64
 80025b8:	200010c6 	.word	0x200010c6
 80025bc:	20000c40 	.word	0x20000c40
 80025c0:	200010c4 	.word	0x200010c4
 80025c4:	0800fd70 	.word	0x0800fd70
 80025c8:	0800fd84 	.word	0x0800fd84
 80025cc:	200010c7 	.word	0x200010c7
 80025d0:	200010c5 	.word	0x200010c5
 80025d4:	0800fd90 	.word	0x0800fd90
 80025d8:	0800fda4 	.word	0x0800fda4
 80025dc:	200010b8 	.word	0x200010b8
 80025e0:	0800fdac 	.word	0x0800fdac
 80025e4:	0800fdc0 	.word	0x0800fdc0
 80025e8:	200010b9 	.word	0x200010b9
 80025ec:	0800fdc8 	.word	0x0800fdc8
 80025f0:	0800fddc 	.word	0x0800fddc
 80025f4:	200010be 	.word	0x200010be
 80025f8:	200010ba 	.word	0x200010ba
 80025fc:	0800fde8 	.word	0x0800fde8
			}
		} else if (strlen((char*) uart_buf) == 9
 8002600:	4880      	ldr	r0, [pc, #512]	; (8002804 <Handle_Command+0x820>)
 8002602:	f7fd fded 	bl	80001e0 <strlen>
 8002606:	4603      	mov	r3, r0
 8002608:	2b09      	cmp	r3, #9
 800260a:	d12b      	bne.n	8002664 <Handle_Command+0x680>
				&& strncmp((char*) uart_buf, "c:d:2:m:", 8) == 0) {
 800260c:	2208      	movs	r2, #8
 800260e:	497e      	ldr	r1, [pc, #504]	; (8002808 <Handle_Command+0x824>)
 8002610:	487c      	ldr	r0, [pc, #496]	; (8002804 <Handle_Command+0x820>)
 8002612:	f006 f854 	bl	80086be <strncmp>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d123      	bne.n	8002664 <Handle_Command+0x680>
			d_done_2 = 1;
 800261c:	4b7b      	ldr	r3, [pc, #492]	; (800280c <Handle_Command+0x828>)
 800261e:	2201      	movs	r2, #1
 8002620:	701a      	strb	r2, [r3, #0]
			d_mod_2 = atoi((char*) uart_buf + 8);
 8002622:	4b7b      	ldr	r3, [pc, #492]	; (8002810 <Handle_Command+0x82c>)
 8002624:	4618      	mov	r0, r3
 8002626:	f005 fd1b 	bl	8008060 <atoi>
 800262a:	4603      	mov	r3, r0
 800262c:	b2da      	uxtb	r2, r3
 800262e:	4b79      	ldr	r3, [pc, #484]	; (8002814 <Handle_Command+0x830>)
 8002630:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002632:	f000 fba1 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 8002636:	4b78      	ldr	r3, [pc, #480]	; (8002818 <Handle_Command+0x834>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	f000 80e0 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "door 2 mode: %d\n", d_mod_2);
 8002640:	4b74      	ldr	r3, [pc, #464]	; (8002814 <Handle_Command+0x830>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	461a      	mov	r2, r3
 8002646:	4975      	ldr	r1, [pc, #468]	; (800281c <Handle_Command+0x838>)
 8002648:	4875      	ldr	r0, [pc, #468]	; (8002820 <Handle_Command+0x83c>)
 800264a:	f005 ffa7 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 800264e:	4874      	ldr	r0, [pc, #464]	; (8002820 <Handle_Command+0x83c>)
 8002650:	f7fd fdc6 	bl	80001e0 <strlen>
 8002654:	4603      	mov	r3, r0
 8002656:	b29a      	uxth	r2, r3
 8002658:	23c8      	movs	r3, #200	; 0xc8
 800265a:	4971      	ldr	r1, [pc, #452]	; (8002820 <Handle_Command+0x83c>)
 800265c:	4871      	ldr	r0, [pc, #452]	; (8002824 <Handle_Command+0x840>)
 800265e:	f004 fcd4 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 8002662:	e0cd      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else if (strlen((char*) uart_buf) == 9
 8002664:	4867      	ldr	r0, [pc, #412]	; (8002804 <Handle_Command+0x820>)
 8002666:	f7fd fdbb 	bl	80001e0 <strlen>
 800266a:	4603      	mov	r3, r0
 800266c:	2b09      	cmp	r3, #9
 800266e:	d12b      	bne.n	80026c8 <Handle_Command+0x6e4>
				&& strncmp((char*) uart_buf, "c:d:1:s:", 8) == 0) {
 8002670:	2208      	movs	r2, #8
 8002672:	496d      	ldr	r1, [pc, #436]	; (8002828 <Handle_Command+0x844>)
 8002674:	4863      	ldr	r0, [pc, #396]	; (8002804 <Handle_Command+0x820>)
 8002676:	f006 f822 	bl	80086be <strncmp>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d123      	bne.n	80026c8 <Handle_Command+0x6e4>
			d_done = 1;
 8002680:	4b6a      	ldr	r3, [pc, #424]	; (800282c <Handle_Command+0x848>)
 8002682:	2201      	movs	r2, #1
 8002684:	701a      	strb	r2, [r3, #0]
			door_state = atoi((char*) uart_buf + 8);
 8002686:	4b62      	ldr	r3, [pc, #392]	; (8002810 <Handle_Command+0x82c>)
 8002688:	4618      	mov	r0, r3
 800268a:	f005 fce9 	bl	8008060 <atoi>
 800268e:	4603      	mov	r3, r0
 8002690:	b2da      	uxtb	r2, r3
 8002692:	4b67      	ldr	r3, [pc, #412]	; (8002830 <Handle_Command+0x84c>)
 8002694:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002696:	f000 fb6f 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 800269a:	4b5f      	ldr	r3, [pc, #380]	; (8002818 <Handle_Command+0x834>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f000 80ae 	beq.w	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "door 1 state: %d\n", door_state);
 80026a4:	4b62      	ldr	r3, [pc, #392]	; (8002830 <Handle_Command+0x84c>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	461a      	mov	r2, r3
 80026aa:	4962      	ldr	r1, [pc, #392]	; (8002834 <Handle_Command+0x850>)
 80026ac:	485c      	ldr	r0, [pc, #368]	; (8002820 <Handle_Command+0x83c>)
 80026ae:	f005 ff75 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 80026b2:	485b      	ldr	r0, [pc, #364]	; (8002820 <Handle_Command+0x83c>)
 80026b4:	f7fd fd94 	bl	80001e0 <strlen>
 80026b8:	4603      	mov	r3, r0
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	23c8      	movs	r3, #200	; 0xc8
 80026be:	4958      	ldr	r1, [pc, #352]	; (8002820 <Handle_Command+0x83c>)
 80026c0:	4858      	ldr	r0, [pc, #352]	; (8002824 <Handle_Command+0x840>)
 80026c2:	f004 fca2 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 80026c6:	e09b      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else if (strlen((char*) uart_buf) == 9
 80026c8:	484e      	ldr	r0, [pc, #312]	; (8002804 <Handle_Command+0x820>)
 80026ca:	f7fd fd89 	bl	80001e0 <strlen>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b09      	cmp	r3, #9
 80026d2:	d12a      	bne.n	800272a <Handle_Command+0x746>
				&& strncmp((char*) uart_buf, "c:d:2:s:", 8) == 0) {
 80026d4:	2208      	movs	r2, #8
 80026d6:	4958      	ldr	r1, [pc, #352]	; (8002838 <Handle_Command+0x854>)
 80026d8:	484a      	ldr	r0, [pc, #296]	; (8002804 <Handle_Command+0x820>)
 80026da:	f005 fff0 	bl	80086be <strncmp>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d122      	bne.n	800272a <Handle_Command+0x746>
			d_done_2 = 1;
 80026e4:	4b49      	ldr	r3, [pc, #292]	; (800280c <Handle_Command+0x828>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
			door_state_2 = atoi((char*) uart_buf + 8);
 80026ea:	4b49      	ldr	r3, [pc, #292]	; (8002810 <Handle_Command+0x82c>)
 80026ec:	4618      	mov	r0, r3
 80026ee:	f005 fcb7 	bl	8008060 <atoi>
 80026f2:	4603      	mov	r3, r0
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	4b51      	ldr	r3, [pc, #324]	; (800283c <Handle_Command+0x858>)
 80026f8:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 80026fa:	f000 fb3d 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 80026fe:	4b46      	ldr	r3, [pc, #280]	; (8002818 <Handle_Command+0x834>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d07c      	beq.n	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "door 2 state: %d\n", door_state_2);
 8002706:	4b4d      	ldr	r3, [pc, #308]	; (800283c <Handle_Command+0x858>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	461a      	mov	r2, r3
 800270c:	494c      	ldr	r1, [pc, #304]	; (8002840 <Handle_Command+0x85c>)
 800270e:	4844      	ldr	r0, [pc, #272]	; (8002820 <Handle_Command+0x83c>)
 8002710:	f005 ff44 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002714:	4842      	ldr	r0, [pc, #264]	; (8002820 <Handle_Command+0x83c>)
 8002716:	f7fd fd63 	bl	80001e0 <strlen>
 800271a:	4603      	mov	r3, r0
 800271c:	b29a      	uxth	r2, r3
 800271e:	23c8      	movs	r3, #200	; 0xc8
 8002720:	493f      	ldr	r1, [pc, #252]	; (8002820 <Handle_Command+0x83c>)
 8002722:	4840      	ldr	r0, [pc, #256]	; (8002824 <Handle_Command+0x840>)
 8002724:	f004 fc71 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 8002728:	e06a      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else if (strncmp((char*) uart_buf, "c:b:s:", 6) == 0
 800272a:	2206      	movs	r2, #6
 800272c:	4945      	ldr	r1, [pc, #276]	; (8002844 <Handle_Command+0x860>)
 800272e:	4835      	ldr	r0, [pc, #212]	; (8002804 <Handle_Command+0x820>)
 8002730:	f005 ffc5 	bl	80086be <strncmp>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d123      	bne.n	8002782 <Handle_Command+0x79e>
				&& strlen((char*) uart_buf) == 7) {
 800273a:	4832      	ldr	r0, [pc, #200]	; (8002804 <Handle_Command+0x820>)
 800273c:	f7fd fd50 	bl	80001e0 <strlen>
 8002740:	4603      	mov	r3, r0
 8002742:	2b07      	cmp	r3, #7
 8002744:	d11d      	bne.n	8002782 <Handle_Command+0x79e>
			buz_done = 1;
 8002746:	4b40      	ldr	r3, [pc, #256]	; (8002848 <Handle_Command+0x864>)
 8002748:	2201      	movs	r2, #1
 800274a:	701a      	strb	r2, [r3, #0]
			buz_state = 0;
 800274c:	4b3f      	ldr	r3, [pc, #252]	; (800284c <Handle_Command+0x868>)
 800274e:	2200      	movs	r2, #0
 8002750:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 8002752:	f000 fb11 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 8002756:	4b30      	ldr	r3, [pc, #192]	; (8002818 <Handle_Command+0x834>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d050      	beq.n	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "buz state: %d\n", buz_state);
 800275e:	4b3b      	ldr	r3, [pc, #236]	; (800284c <Handle_Command+0x868>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	493a      	ldr	r1, [pc, #232]	; (8002850 <Handle_Command+0x86c>)
 8002766:	482e      	ldr	r0, [pc, #184]	; (8002820 <Handle_Command+0x83c>)
 8002768:	f005 ff18 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 800276c:	482c      	ldr	r0, [pc, #176]	; (8002820 <Handle_Command+0x83c>)
 800276e:	f7fd fd37 	bl	80001e0 <strlen>
 8002772:	4603      	mov	r3, r0
 8002774:	b29a      	uxth	r2, r3
 8002776:	23c8      	movs	r3, #200	; 0xc8
 8002778:	4929      	ldr	r1, [pc, #164]	; (8002820 <Handle_Command+0x83c>)
 800277a:	482a      	ldr	r0, [pc, #168]	; (8002824 <Handle_Command+0x840>)
 800277c:	f004 fc45 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 8002780:	e03e      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else if (strncmp((char*) uart_buf, "c:d:s:", 6) == 0
 8002782:	2206      	movs	r2, #6
 8002784:	4933      	ldr	r1, [pc, #204]	; (8002854 <Handle_Command+0x870>)
 8002786:	481f      	ldr	r0, [pc, #124]	; (8002804 <Handle_Command+0x820>)
 8002788:	f005 ff99 	bl	80086be <strncmp>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d125      	bne.n	80027de <Handle_Command+0x7fa>
				&& strlen((char*) uart_buf) == 7) {
 8002792:	481c      	ldr	r0, [pc, #112]	; (8002804 <Handle_Command+0x820>)
 8002794:	f7fd fd24 	bl	80001e0 <strlen>
 8002798:	4603      	mov	r3, r0
 800279a:	2b07      	cmp	r3, #7
 800279c:	d11f      	bne.n	80027de <Handle_Command+0x7fa>
			isDebug = atoi((char*) uart_buf + 6);
 800279e:	4b2e      	ldr	r3, [pc, #184]	; (8002858 <Handle_Command+0x874>)
 80027a0:	4618      	mov	r0, r3
 80027a2:	f005 fc5d 	bl	8008060 <atoi>
 80027a6:	4603      	mov	r3, r0
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <Handle_Command+0x834>)
 80027ac:	701a      	strb	r2, [r3, #0]
			clear_uart_buf();
 80027ae:	f000 fae3 	bl	8002d78 <clear_uart_buf>
			if (isDebug) {
 80027b2:	4b19      	ldr	r3, [pc, #100]	; (8002818 <Handle_Command+0x834>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d022      	beq.n	8002800 <Handle_Command+0x81c>
				sprintf((char*) tx, "Debug state: %d\n", isDebug);
 80027ba:	4b17      	ldr	r3, [pc, #92]	; (8002818 <Handle_Command+0x834>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	461a      	mov	r2, r3
 80027c0:	4926      	ldr	r1, [pc, #152]	; (800285c <Handle_Command+0x878>)
 80027c2:	4817      	ldr	r0, [pc, #92]	; (8002820 <Handle_Command+0x83c>)
 80027c4:	f005 feea 	bl	800859c <sprintf>
				HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 80027c8:	4815      	ldr	r0, [pc, #84]	; (8002820 <Handle_Command+0x83c>)
 80027ca:	f7fd fd09 	bl	80001e0 <strlen>
 80027ce:	4603      	mov	r3, r0
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	23c8      	movs	r3, #200	; 0xc8
 80027d4:	4912      	ldr	r1, [pc, #72]	; (8002820 <Handle_Command+0x83c>)
 80027d6:	4813      	ldr	r0, [pc, #76]	; (8002824 <Handle_Command+0x840>)
 80027d8:	f004 fc17 	bl	800700a <HAL_UART_Transmit>
			if (isDebug) {
 80027dc:	e010      	b.n	8002800 <Handle_Command+0x81c>
			}
		} else {
			clear_uart_buf();
 80027de:	f000 facb 	bl	8002d78 <clear_uart_buf>
			sprintf((char*) tx, "Invalid Command!\n");
 80027e2:	491f      	ldr	r1, [pc, #124]	; (8002860 <Handle_Command+0x87c>)
 80027e4:	480e      	ldr	r0, [pc, #56]	; (8002820 <Handle_Command+0x83c>)
 80027e6:	f005 fed9 	bl	800859c <sprintf>
			HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 80027ea:	480d      	ldr	r0, [pc, #52]	; (8002820 <Handle_Command+0x83c>)
 80027ec:	f7fd fcf8 	bl	80001e0 <strlen>
 80027f0:	4603      	mov	r3, r0
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	23c8      	movs	r3, #200	; 0xc8
 80027f6:	490a      	ldr	r1, [pc, #40]	; (8002820 <Handle_Command+0x83c>)
 80027f8:	480a      	ldr	r0, [pc, #40]	; (8002824 <Handle_Command+0x840>)
 80027fa:	f004 fc06 	bl	800700a <HAL_UART_Transmit>
		}
	}
}
 80027fe:	e7ff      	b.n	8002800 <Handle_Command+0x81c>
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000c38 	.word	0x20000c38
 8002808:	0800fdfc 	.word	0x0800fdfc
 800280c:	200010bf 	.word	0x200010bf
 8002810:	20000c40 	.word	0x20000c40
 8002814:	200010bb 	.word	0x200010bb
 8002818:	2000115c 	.word	0x2000115c
 800281c:	0800fe08 	.word	0x0800fe08
 8002820:	20000c9c 	.word	0x20000c9c
 8002824:	20000bf4 	.word	0x20000bf4
 8002828:	0800fe1c 	.word	0x0800fe1c
 800282c:	200010be 	.word	0x200010be
 8002830:	200010bc 	.word	0x200010bc
 8002834:	0800fe28 	.word	0x0800fe28
 8002838:	0800fe3c 	.word	0x0800fe3c
 800283c:	200010bd 	.word	0x200010bd
 8002840:	0800fe48 	.word	0x0800fe48
 8002844:	0800fe5c 	.word	0x0800fe5c
 8002848:	200010c0 	.word	0x200010c0
 800284c:	200010c1 	.word	0x200010c1
 8002850:	0800fe64 	.word	0x0800fe64
 8002854:	0800fe74 	.word	0x0800fe74
 8002858:	20000c3e 	.word	0x20000c3e
 800285c:	0800fe7c 	.word	0x0800fe7c
 8002860:	0800fe90 	.word	0x0800fe90

08002864 <control_door>:

void control_door() {
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
	if (d_done) {
 8002868:	4b30      	ldr	r3, [pc, #192]	; (800292c <control_door+0xc8>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d02b      	beq.n	80028c8 <control_door+0x64>
		if (d_mod) {
 8002870:	4b2f      	ldr	r3, [pc, #188]	; (8002930 <control_door+0xcc>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d015      	beq.n	80028a4 <control_door+0x40>
			door_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 8002878:	2101      	movs	r1, #1
 800287a:	482e      	ldr	r0, [pc, #184]	; (8002934 <control_door+0xd0>)
 800287c:	f002 f8d2 	bl	8004a24 <HAL_GPIO_ReadPin>
 8002880:	4603      	mov	r3, r0
 8002882:	461a      	mov	r2, r3
 8002884:	4b2c      	ldr	r3, [pc, #176]	; (8002938 <control_door+0xd4>)
 8002886:	701a      	strb	r2, [r3, #0]
			if (door_state)
 8002888:	4b2b      	ldr	r3, [pc, #172]	; (8002938 <control_door+0xd4>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d004      	beq.n	800289a <control_door+0x36>
				__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 15);
 8002890:	4b2a      	ldr	r3, [pc, #168]	; (800293c <control_door+0xd8>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	220f      	movs	r2, #15
 8002896:	635a      	str	r2, [r3, #52]	; 0x34
 8002898:	e011      	b.n	80028be <control_door+0x5a>
			else
				__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 25);
 800289a:	4b28      	ldr	r3, [pc, #160]	; (800293c <control_door+0xd8>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2219      	movs	r2, #25
 80028a0:	635a      	str	r2, [r3, #52]	; 0x34
 80028a2:	e00c      	b.n	80028be <control_door+0x5a>
		} else {
			if (door_state)
 80028a4:	4b24      	ldr	r3, [pc, #144]	; (8002938 <control_door+0xd4>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d004      	beq.n	80028b6 <control_door+0x52>
				__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 15);
 80028ac:	4b23      	ldr	r3, [pc, #140]	; (800293c <control_door+0xd8>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	220f      	movs	r2, #15
 80028b2:	635a      	str	r2, [r3, #52]	; 0x34
 80028b4:	e003      	b.n	80028be <control_door+0x5a>
			else
				__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 25);
 80028b6:	4b21      	ldr	r3, [pc, #132]	; (800293c <control_door+0xd8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2219      	movs	r2, #25
 80028bc:	635a      	str	r2, [r3, #52]	; 0x34
		}
		d_done = 0;
 80028be:	4b1b      	ldr	r3, [pc, #108]	; (800292c <control_door+0xc8>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	701a      	strb	r2, [r3, #0]
		Response();
 80028c4:	f7ff fa2c 	bl	8001d20 <Response>
	}
	if (d_done_2) {
 80028c8:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <control_door+0xdc>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d02b      	beq.n	8002928 <control_door+0xc4>
		if (d_mod_2) {
 80028d0:	4b1c      	ldr	r3, [pc, #112]	; (8002944 <control_door+0xe0>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d015      	beq.n	8002904 <control_door+0xa0>
			door_state_2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80028d8:	2104      	movs	r1, #4
 80028da:	481b      	ldr	r0, [pc, #108]	; (8002948 <control_door+0xe4>)
 80028dc:	f002 f8a2 	bl	8004a24 <HAL_GPIO_ReadPin>
 80028e0:	4603      	mov	r3, r0
 80028e2:	461a      	mov	r2, r3
 80028e4:	4b19      	ldr	r3, [pc, #100]	; (800294c <control_door+0xe8>)
 80028e6:	701a      	strb	r2, [r3, #0]
			if (door_state_2)
 80028e8:	4b18      	ldr	r3, [pc, #96]	; (800294c <control_door+0xe8>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d004      	beq.n	80028fa <control_door+0x96>
				__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, 5);
 80028f0:	4b12      	ldr	r3, [pc, #72]	; (800293c <control_door+0xd8>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2205      	movs	r2, #5
 80028f6:	641a      	str	r2, [r3, #64]	; 0x40
 80028f8:	e011      	b.n	800291e <control_door+0xba>
			else
				__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, 15);
 80028fa:	4b10      	ldr	r3, [pc, #64]	; (800293c <control_door+0xd8>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	220f      	movs	r2, #15
 8002900:	641a      	str	r2, [r3, #64]	; 0x40
 8002902:	e00c      	b.n	800291e <control_door+0xba>
		} else {
			if (door_state_2)
 8002904:	4b11      	ldr	r3, [pc, #68]	; (800294c <control_door+0xe8>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d004      	beq.n	8002916 <control_door+0xb2>
				__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, 5);
 800290c:	4b0b      	ldr	r3, [pc, #44]	; (800293c <control_door+0xd8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2205      	movs	r2, #5
 8002912:	641a      	str	r2, [r3, #64]	; 0x40
 8002914:	e003      	b.n	800291e <control_door+0xba>
			else
				__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, 15);
 8002916:	4b09      	ldr	r3, [pc, #36]	; (800293c <control_door+0xd8>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	220f      	movs	r2, #15
 800291c:	641a      	str	r2, [r3, #64]	; 0x40
		}
		d_done_2 = 0;
 800291e:	4b08      	ldr	r3, [pc, #32]	; (8002940 <control_door+0xdc>)
 8002920:	2200      	movs	r2, #0
 8002922:	701a      	strb	r2, [r3, #0]
		Response();
 8002924:	f7ff f9fc 	bl	8001d20 <Response>
	}
}
 8002928:	bf00      	nop
 800292a:	bd80      	pop	{r7, pc}
 800292c:	200010be 	.word	0x200010be
 8002930:	200010ba 	.word	0x200010ba
 8002934:	40020400 	.word	0x40020400
 8002938:	200010bc 	.word	0x200010bc
 800293c:	20000a8c 	.word	0x20000a8c
 8002940:	200010bf 	.word	0x200010bf
 8002944:	200010bb 	.word	0x200010bb
 8002948:	40020000 	.word	0x40020000
 800294c:	200010bd 	.word	0x200010bd

08002950 <en_motor>:

void en_motor() {
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
	if (f_done) {
 8002954:	4b4b      	ldr	r3, [pc, #300]	; (8002a84 <en_motor+0x134>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d04e      	beq.n	80029fa <en_motor+0xaa>
		if (speed == 0) {
 800295c:	4b4a      	ldr	r3, [pc, #296]	; (8002a88 <en_motor+0x138>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d104      	bne.n	800296e <en_motor+0x1e>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 8002964:	4b49      	ldr	r3, [pc, #292]	; (8002a8c <en_motor+0x13c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2200      	movs	r2, #0
 800296a:	635a      	str	r2, [r3, #52]	; 0x34
 800296c:	e02f      	b.n	80029ce <en_motor+0x7e>
		} else if (speed == 1) {
 800296e:	4b46      	ldr	r3, [pc, #280]	; (8002a88 <en_motor+0x138>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d104      	bne.n	8002980 <en_motor+0x30>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 200);
 8002976:	4b45      	ldr	r3, [pc, #276]	; (8002a8c <en_motor+0x13c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	22c8      	movs	r2, #200	; 0xc8
 800297c:	635a      	str	r2, [r3, #52]	; 0x34
 800297e:	e026      	b.n	80029ce <en_motor+0x7e>
		} else if (speed == 2) {
 8002980:	4b41      	ldr	r3, [pc, #260]	; (8002a88 <en_motor+0x138>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b02      	cmp	r3, #2
 8002986:	d105      	bne.n	8002994 <en_motor+0x44>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 400);
 8002988:	4b40      	ldr	r3, [pc, #256]	; (8002a8c <en_motor+0x13c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002990:	635a      	str	r2, [r3, #52]	; 0x34
 8002992:	e01c      	b.n	80029ce <en_motor+0x7e>
		} else if (speed == 3) {
 8002994:	4b3c      	ldr	r3, [pc, #240]	; (8002a88 <en_motor+0x138>)
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	2b03      	cmp	r3, #3
 800299a:	d105      	bne.n	80029a8 <en_motor+0x58>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 600);
 800299c:	4b3b      	ldr	r3, [pc, #236]	; (8002a8c <en_motor+0x13c>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f44f 7216 	mov.w	r2, #600	; 0x258
 80029a4:	635a      	str	r2, [r3, #52]	; 0x34
 80029a6:	e012      	b.n	80029ce <en_motor+0x7e>
		} else if (speed == 4) {
 80029a8:	4b37      	ldr	r3, [pc, #220]	; (8002a88 <en_motor+0x138>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d105      	bne.n	80029bc <en_motor+0x6c>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 800);
 80029b0:	4b36      	ldr	r3, [pc, #216]	; (8002a8c <en_motor+0x13c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80029b8:	635a      	str	r2, [r3, #52]	; 0x34
 80029ba:	e008      	b.n	80029ce <en_motor+0x7e>
		} else if (speed == 5) {
 80029bc:	4b32      	ldr	r3, [pc, #200]	; (8002a88 <en_motor+0x138>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b05      	cmp	r3, #5
 80029c2:	d104      	bne.n	80029ce <en_motor+0x7e>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 999);
 80029c4:	4b31      	ldr	r3, [pc, #196]	; (8002a8c <en_motor+0x13c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029cc:	635a      	str	r2, [r3, #52]	; 0x34
		}
		sprintf((char*) tx, "fan 1x speed: %d\n", speed);
 80029ce:	4b2e      	ldr	r3, [pc, #184]	; (8002a88 <en_motor+0x138>)
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	461a      	mov	r2, r3
 80029d4:	492e      	ldr	r1, [pc, #184]	; (8002a90 <en_motor+0x140>)
 80029d6:	482f      	ldr	r0, [pc, #188]	; (8002a94 <en_motor+0x144>)
 80029d8:	f005 fde0 	bl	800859c <sprintf>
		HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 80029dc:	482d      	ldr	r0, [pc, #180]	; (8002a94 <en_motor+0x144>)
 80029de:	f7fd fbff 	bl	80001e0 <strlen>
 80029e2:	4603      	mov	r3, r0
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	23c8      	movs	r3, #200	; 0xc8
 80029e8:	492a      	ldr	r1, [pc, #168]	; (8002a94 <en_motor+0x144>)
 80029ea:	482b      	ldr	r0, [pc, #172]	; (8002a98 <en_motor+0x148>)
 80029ec:	f004 fb0d 	bl	800700a <HAL_UART_Transmit>
		f_done = 0;
 80029f0:	4b24      	ldr	r3, [pc, #144]	; (8002a84 <en_motor+0x134>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	701a      	strb	r2, [r3, #0]
		Response();
 80029f6:	f7ff f993 	bl	8001d20 <Response>
	}
	if (f_done_2) {
 80029fa:	4b28      	ldr	r3, [pc, #160]	; (8002a9c <en_motor+0x14c>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d03d      	beq.n	8002a7e <en_motor+0x12e>
		if (speed_2 == 0) {
 8002a02:	4b27      	ldr	r3, [pc, #156]	; (8002aa0 <en_motor+0x150>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d104      	bne.n	8002a14 <en_motor+0xc4>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);
 8002a0a:	4b20      	ldr	r3, [pc, #128]	; (8002a8c <en_motor+0x13c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	639a      	str	r2, [r3, #56]	; 0x38
 8002a12:	e02f      	b.n	8002a74 <en_motor+0x124>
		} else if (speed_2 == 1) {
 8002a14:	4b22      	ldr	r3, [pc, #136]	; (8002aa0 <en_motor+0x150>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d104      	bne.n	8002a26 <en_motor+0xd6>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 200);
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <en_motor+0x13c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	22c8      	movs	r2, #200	; 0xc8
 8002a22:	639a      	str	r2, [r3, #56]	; 0x38
 8002a24:	e026      	b.n	8002a74 <en_motor+0x124>
		} else if (speed_2 == 2) {
 8002a26:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <en_motor+0x150>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d105      	bne.n	8002a3a <en_motor+0xea>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 400);
 8002a2e:	4b17      	ldr	r3, [pc, #92]	; (8002a8c <en_motor+0x13c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002a36:	639a      	str	r2, [r3, #56]	; 0x38
 8002a38:	e01c      	b.n	8002a74 <en_motor+0x124>
		} else if (speed_2 == 3) {
 8002a3a:	4b19      	ldr	r3, [pc, #100]	; (8002aa0 <en_motor+0x150>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b03      	cmp	r3, #3
 8002a40:	d105      	bne.n	8002a4e <en_motor+0xfe>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 600);
 8002a42:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <en_motor+0x13c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002a4a:	639a      	str	r2, [r3, #56]	; 0x38
 8002a4c:	e012      	b.n	8002a74 <en_motor+0x124>
		} else if (speed_2 == 4) {
 8002a4e:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <en_motor+0x150>)
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d105      	bne.n	8002a62 <en_motor+0x112>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 800);
 8002a56:	4b0d      	ldr	r3, [pc, #52]	; (8002a8c <en_motor+0x13c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002a5e:	639a      	str	r2, [r3, #56]	; 0x38
 8002a60:	e008      	b.n	8002a74 <en_motor+0x124>
		} else if (speed_2 == 5) {
 8002a62:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <en_motor+0x150>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b05      	cmp	r3, #5
 8002a68:	d104      	bne.n	8002a74 <en_motor+0x124>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 999);
 8002a6a:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <en_motor+0x13c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a72:	639a      	str	r2, [r3, #56]	; 0x38
		}
		f_done_2 = 0;
 8002a74:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <en_motor+0x14c>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	701a      	strb	r2, [r3, #0]
		Response();
 8002a7a:	f7ff f951 	bl	8001d20 <Response>
	}
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	200010c6 	.word	0x200010c6
 8002a88:	200010c4 	.word	0x200010c4
 8002a8c:	20000b1c 	.word	0x20000b1c
 8002a90:	0800fea4 	.word	0x0800fea4
 8002a94:	20000c9c 	.word	0x20000c9c
 8002a98:	20000bf4 	.word	0x20000bf4
 8002a9c:	200010c7 	.word	0x200010c7
 8002aa0:	200010c5 	.word	0x200010c5

08002aa4 <motor_get_speed>:

void motor_get_speed() {
 8002aa4:	b598      	push	{r3, r4, r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 8002aa8:	20c8      	movs	r0, #200	; 0xc8
 8002aaa:	f001 f88d 	bl	8003bc8 <HAL_Delay>
	en_cnt = __HAL_TIM_GetCounter(&htim4);
 8002aae:	4b39      	ldr	r3, [pc, #228]	; (8002b94 <motor_get_speed+0xf0>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab4:	4a38      	ldr	r2, [pc, #224]	; (8002b98 <motor_get_speed+0xf4>)
 8002ab6:	6013      	str	r3, [r2, #0]
	en_cnt_2 = __HAL_TIM_GetCounter(&htim5);
 8002ab8:	4b38      	ldr	r3, [pc, #224]	; (8002b9c <motor_get_speed+0xf8>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abe:	4a38      	ldr	r2, [pc, #224]	; (8002ba0 <motor_get_speed+0xfc>)
 8002ac0:	6013      	str	r3, [r2, #0]
	HAL_Delay(100);
 8002ac2:	2064      	movs	r0, #100	; 0x64
 8002ac4:	f001 f880 	bl	8003bc8 <HAL_Delay>
	motor_speed = (__HAL_TIM_GetCounter(&htim4) - en_cnt) * 600 / 384; //encoder cnt increase 384 when complete 1 round
 8002ac8:	4b32      	ldr	r3, [pc, #200]	; (8002b94 <motor_get_speed+0xf0>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ace:	4b32      	ldr	r3, [pc, #200]	; (8002b98 <motor_get_speed+0xf4>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002ad8:	fb02 f303 	mul.w	r3, r2, r3
 8002adc:	4a31      	ldr	r2, [pc, #196]	; (8002ba4 <motor_get_speed+0x100>)
 8002ade:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae2:	0a1b      	lsrs	r3, r3, #8
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4b30      	ldr	r3, [pc, #192]	; (8002ba8 <motor_get_speed+0x104>)
 8002ae8:	601a      	str	r2, [r3, #0]
	motor_speed_2 = (__HAL_TIM_GetCounter(&htim5) - en_cnt_2) * 600 / 384;
 8002aea:	4b2c      	ldr	r3, [pc, #176]	; (8002b9c <motor_get_speed+0xf8>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002af0:	4b2b      	ldr	r3, [pc, #172]	; (8002ba0 <motor_get_speed+0xfc>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002afa:	fb02 f303 	mul.w	r3, r2, r3
 8002afe:	4a29      	ldr	r2, [pc, #164]	; (8002ba4 <motor_get_speed+0x100>)
 8002b00:	fba2 2303 	umull	r2, r3, r2, r3
 8002b04:	0a1b      	lsrs	r3, r3, #8
 8002b06:	461a      	mov	r2, r3
 8002b08:	4b28      	ldr	r3, [pc, #160]	; (8002bac <motor_get_speed+0x108>)
 8002b0a:	601a      	str	r2, [r3, #0]
	sprintf((char*) tx, "\n%d %d\n", motor_speed_2, check_speed(motor_speed_2));
 8002b0c:	4b27      	ldr	r3, [pc, #156]	; (8002bac <motor_get_speed+0x108>)
 8002b0e:	681c      	ldr	r4, [r3, #0]
 8002b10:	4b26      	ldr	r3, [pc, #152]	; (8002bac <motor_get_speed+0x108>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 f855 	bl	8002bc4 <check_speed>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4622      	mov	r2, r4
 8002b1e:	4924      	ldr	r1, [pc, #144]	; (8002bb0 <motor_get_speed+0x10c>)
 8002b20:	4824      	ldr	r0, [pc, #144]	; (8002bb4 <motor_get_speed+0x110>)
 8002b22:	f005 fd3b 	bl	800859c <sprintf>
	HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002b26:	4823      	ldr	r0, [pc, #140]	; (8002bb4 <motor_get_speed+0x110>)
 8002b28:	f7fd fb5a 	bl	80001e0 <strlen>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	23c8      	movs	r3, #200	; 0xc8
 8002b32:	4920      	ldr	r1, [pc, #128]	; (8002bb4 <motor_get_speed+0x110>)
 8002b34:	4820      	ldr	r0, [pc, #128]	; (8002bb8 <motor_get_speed+0x114>)
 8002b36:	f004 fa68 	bl	800700a <HAL_UART_Transmit>
	if (check_speed(motor_speed) != speed)
 8002b3a:	4b1b      	ldr	r3, [pc, #108]	; (8002ba8 <motor_get_speed+0x104>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 f840 	bl	8002bc4 <check_speed>
 8002b44:	4603      	mov	r3, r0
 8002b46:	461a      	mov	r2, r3
 8002b48:	4b1c      	ldr	r3, [pc, #112]	; (8002bbc <motor_get_speed+0x118>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d004      	beq.n	8002b5a <motor_get_speed+0xb6>
		motor_speed = -1;
 8002b50:	4b15      	ldr	r3, [pc, #84]	; (8002ba8 <motor_get_speed+0x104>)
 8002b52:	f04f 32ff 	mov.w	r2, #4294967295
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	e004      	b.n	8002b64 <motor_get_speed+0xc0>
	else
		motor_speed = speed;
 8002b5a:	4b18      	ldr	r3, [pc, #96]	; (8002bbc <motor_get_speed+0x118>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <motor_get_speed+0x104>)
 8002b62:	601a      	str	r2, [r3, #0]
	if (check_speed(motor_speed_2) != speed_2)
 8002b64:	4b11      	ldr	r3, [pc, #68]	; (8002bac <motor_get_speed+0x108>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 f82b 	bl	8002bc4 <check_speed>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	461a      	mov	r2, r3
 8002b72:	4b13      	ldr	r3, [pc, #76]	; (8002bc0 <motor_get_speed+0x11c>)
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d004      	beq.n	8002b84 <motor_get_speed+0xe0>
		motor_speed_2 = -1;
 8002b7a:	4b0c      	ldr	r3, [pc, #48]	; (8002bac <motor_get_speed+0x108>)
 8002b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b80:	601a      	str	r2, [r3, #0]
	else
		motor_speed_2 = speed_2;
}
 8002b82:	e004      	b.n	8002b8e <motor_get_speed+0xea>
		motor_speed_2 = speed_2;
 8002b84:	4b0e      	ldr	r3, [pc, #56]	; (8002bc0 <motor_get_speed+0x11c>)
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4b08      	ldr	r3, [pc, #32]	; (8002bac <motor_get_speed+0x108>)
 8002b8c:	601a      	str	r2, [r3, #0]
}
 8002b8e:	bf00      	nop
 8002b90:	bd98      	pop	{r3, r4, r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000b64 	.word	0x20000b64
 8002b98:	200010d0 	.word	0x200010d0
 8002b9c:	20000bac 	.word	0x20000bac
 8002ba0:	200010d4 	.word	0x200010d4
 8002ba4:	aaaaaaab 	.word	0xaaaaaaab
 8002ba8:	200010c8 	.word	0x200010c8
 8002bac:	200010cc 	.word	0x200010cc
 8002bb0:	0800feb8 	.word	0x0800feb8
 8002bb4:	20000c9c 	.word	0x20000c9c
 8002bb8:	20000bf4 	.word	0x20000bf4
 8002bbc:	200010c4 	.word	0x200010c4
 8002bc0:	200010c5 	.word	0x200010c5

08002bc4 <check_speed>:

uint8_t check_speed(int encoder_val) {
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]

	if (encoder_val == 0)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <check_speed+0x12>
		return 0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	e02f      	b.n	8002c36 <check_speed+0x72>
	else if (encoder_val >= 600 && encoder_val < 1150)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002bdc:	db06      	blt.n	8002bec <check_speed+0x28>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f240 427d 	movw	r2, #1149	; 0x47d
 8002be4:	4293      	cmp	r3, r2
 8002be6:	dc01      	bgt.n	8002bec <check_speed+0x28>
		return 1;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e024      	b.n	8002c36 <check_speed+0x72>
	else if (encoder_val >= 1150 && encoder_val < 1950)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f240 427d 	movw	r2, #1149	; 0x47d
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	dd06      	ble.n	8002c04 <check_speed+0x40>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f240 729d 	movw	r2, #1949	; 0x79d
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	dc01      	bgt.n	8002c04 <check_speed+0x40>
		return 2;
 8002c00:	2302      	movs	r3, #2
 8002c02:	e018      	b.n	8002c36 <check_speed+0x72>
	else if (encoder_val >= 1950 && encoder_val < 3000)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f240 729d 	movw	r2, #1949	; 0x79d
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	dd06      	ble.n	8002c1c <check_speed+0x58>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002c14:	4293      	cmp	r3, r2
 8002c16:	dc01      	bgt.n	8002c1c <check_speed+0x58>
		return 3;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e00c      	b.n	8002c36 <check_speed+0x72>
	else if (encoder_val >= 3000 && encoder_val < 3900)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002c22:	4293      	cmp	r3, r2
 8002c24:	dd06      	ble.n	8002c34 <check_speed+0x70>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f640 723b 	movw	r2, #3899	; 0xf3b
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	dc01      	bgt.n	8002c34 <check_speed+0x70>
		return 4;
 8002c30:	2304      	movs	r3, #4
 8002c32:	e000      	b.n	8002c36 <check_speed+0x72>
	else
		return 5;
 8002c34:	2305      	movs	r3, #5
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
	...

08002c44 <control_led>:

void control_led() {
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
	if (l_done) {
 8002c48:	4b29      	ldr	r3, [pc, #164]	; (8002cf0 <control_led+0xac>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d025      	beq.n	8002c9c <control_led+0x58>
		if (led_mod) {
 8002c50:	4b28      	ldr	r3, [pc, #160]	; (8002cf4 <control_led+0xb0>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d014      	beq.n	8002c82 <control_led+0x3e>
			HAL_Delay(300);
 8002c58:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002c5c:	f000 ffb4 	bl	8003bc8 <HAL_Delay>
			led_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8002c60:	2108      	movs	r1, #8
 8002c62:	4825      	ldr	r0, [pc, #148]	; (8002cf8 <control_led+0xb4>)
 8002c64:	f001 fede 	bl	8004a24 <HAL_GPIO_ReadPin>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	4b23      	ldr	r3, [pc, #140]	; (8002cfc <control_led+0xb8>)
 8002c6e:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, led_state);
 8002c70:	4b22      	ldr	r3, [pc, #136]	; (8002cfc <control_led+0xb8>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c7a:	4821      	ldr	r0, [pc, #132]	; (8002d00 <control_led+0xbc>)
 8002c7c:	f001 feea 	bl	8004a54 <HAL_GPIO_WritePin>
 8002c80:	e007      	b.n	8002c92 <control_led+0x4e>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, led_state);
 8002c82:	4b1e      	ldr	r3, [pc, #120]	; (8002cfc <control_led+0xb8>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	461a      	mov	r2, r3
 8002c88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c8c:	481c      	ldr	r0, [pc, #112]	; (8002d00 <control_led+0xbc>)
 8002c8e:	f001 fee1 	bl	8004a54 <HAL_GPIO_WritePin>
		}
		l_done = 0;
 8002c92:	4b17      	ldr	r3, [pc, #92]	; (8002cf0 <control_led+0xac>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
		Response();
 8002c98:	f7ff f842 	bl	8001d20 <Response>
	}
	if (l_done_2) {
 8002c9c:	4b19      	ldr	r3, [pc, #100]	; (8002d04 <control_led+0xc0>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d023      	beq.n	8002cec <control_led+0xa8>
		if (led_mod_2) {
 8002ca4:	4b18      	ldr	r3, [pc, #96]	; (8002d08 <control_led+0xc4>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d013      	beq.n	8002cd4 <control_led+0x90>
			HAL_Delay(300);
 8002cac:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002cb0:	f000 ff8a 	bl	8003bc8 <HAL_Delay>
			led_state_2 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8002cb4:	2102      	movs	r1, #2
 8002cb6:	4812      	ldr	r0, [pc, #72]	; (8002d00 <control_led+0xbc>)
 8002cb8:	f001 feb4 	bl	8004a24 <HAL_GPIO_ReadPin>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	4b12      	ldr	r3, [pc, #72]	; (8002d0c <control_led+0xc8>)
 8002cc2:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, led_state_2);
 8002cc4:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <control_led+0xc8>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	2108      	movs	r1, #8
 8002ccc:	480c      	ldr	r0, [pc, #48]	; (8002d00 <control_led+0xbc>)
 8002cce:	f001 fec1 	bl	8004a54 <HAL_GPIO_WritePin>
 8002cd2:	e006      	b.n	8002ce2 <control_led+0x9e>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, led_state_2);
 8002cd4:	4b0d      	ldr	r3, [pc, #52]	; (8002d0c <control_led+0xc8>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	461a      	mov	r2, r3
 8002cda:	2108      	movs	r1, #8
 8002cdc:	4808      	ldr	r0, [pc, #32]	; (8002d00 <control_led+0xbc>)
 8002cde:	f001 feb9 	bl	8004a54 <HAL_GPIO_WritePin>
		}
		l_done_2 = 0;
 8002ce2:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <control_led+0xc0>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]
		Response();
 8002ce8:	f7ff f81a 	bl	8001d20 <Response>
	}
}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	200010b2 	.word	0x200010b2
 8002cf4:	200010b0 	.word	0x200010b0
 8002cf8:	40020000 	.word	0x40020000
 8002cfc:	200010ae 	.word	0x200010ae
 8002d00:	40020400 	.word	0x40020400
 8002d04:	200010b3 	.word	0x200010b3
 8002d08:	200010b1 	.word	0x200010b1
 8002d0c:	200010af 	.word	0x200010af

08002d10 <Blink_Led>:

void Blink_Led() {
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
	if (g_sys_tick - led_tick >= 1000) {
 8002d14:	4b09      	ldr	r3, [pc, #36]	; (8002d3c <Blink_Led+0x2c>)
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	4b09      	ldr	r3, [pc, #36]	; (8002d40 <Blink_Led+0x30>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d22:	d308      	bcc.n	8002d36 <Blink_Led+0x26>
//		getADC_value();
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002d24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d28:	4806      	ldr	r0, [pc, #24]	; (8002d44 <Blink_Led+0x34>)
 8002d2a:	f001 feac 	bl	8004a86 <HAL_GPIO_TogglePin>
		led_tick = g_sys_tick;
 8002d2e:	4b03      	ldr	r3, [pc, #12]	; (8002d3c <Blink_Led+0x2c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a03      	ldr	r2, [pc, #12]	; (8002d40 <Blink_Led+0x30>)
 8002d34:	6013      	str	r3, [r2, #0]
	}
}
 8002d36:	bf00      	nop
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	200010a0 	.word	0x200010a0
 8002d40:	200010a8 	.word	0x200010a8
 8002d44:	40020800 	.word	0x40020800

08002d48 <delay_us>:
			}
		}
	}
}

void delay_us(uint32_t us) {
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCounter(&htim2, 0);
 8002d50:	4b08      	ldr	r3, [pc, #32]	; (8002d74 <delay_us+0x2c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2200      	movs	r2, #0
 8002d56:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GetCounter(&htim2) < us)
 8002d58:	bf00      	nop
 8002d5a:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <delay_us+0x2c>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d8f9      	bhi.n	8002d5a <delay_us+0x12>
		;
}
 8002d66:	bf00      	nop
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	20000ad4 	.word	0x20000ad4

08002d78 <clear_uart_buf>:

void clear_uart_buf() {
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
	memset(uart_buf, 0, strlen((char*) uart_buf));
 8002d7c:	4806      	ldr	r0, [pc, #24]	; (8002d98 <clear_uart_buf+0x20>)
 8002d7e:	f7fd fa2f 	bl	80001e0 <strlen>
 8002d82:	4603      	mov	r3, r0
 8002d84:	461a      	mov	r2, r3
 8002d86:	2100      	movs	r1, #0
 8002d88:	4803      	ldr	r0, [pc, #12]	; (8002d98 <clear_uart_buf+0x20>)
 8002d8a:	f005 fbe3 	bl	8008554 <memset>
	uart_buf_cnt = 0;
 8002d8e:	4b03      	ldr	r3, [pc, #12]	; (8002d9c <clear_uart_buf+0x24>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	701a      	strb	r2, [r3, #0]
}
 8002d94:	bf00      	nop
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	20000c38 	.word	0x20000c38
 8002d9c:	2000109c 	.word	0x2000109c

08002da0 <init_dht22>:

void init_dht22() {
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
	gpio_set_mode(OUTPUT);
 8002da4:	2001      	movs	r0, #1
 8002da6:	f7fe ff87 	bl	8001cb8 <gpio_set_mode>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8002daa:	2201      	movs	r2, #1
 8002dac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002db0:	4802      	ldr	r0, [pc, #8]	; (8002dbc <init_dht22+0x1c>)
 8002db2:	f001 fe4f 	bl	8004a54 <HAL_GPIO_WritePin>
}
 8002db6:	bf00      	nop
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40020400 	.word	0x40020400

08002dc0 <dht22_GetValue>:

void dht22_GetValue(dht22 *dht) {
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b088      	sub	sp, #32
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
	uint8_t bytes[5];

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002dce:	488a      	ldr	r0, [pc, #552]	; (8002ff8 <dht22_GetValue+0x238>)
 8002dd0:	f001 fe40 	bl	8004a54 <HAL_GPIO_WritePin>
	delay_us(1000);
 8002dd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002dd8:	f7ff ffb6 	bl	8002d48 <delay_us>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002de2:	4885      	ldr	r0, [pc, #532]	; (8002ff8 <dht22_GetValue+0x238>)
 8002de4:	f001 fe36 	bl	8004a54 <HAL_GPIO_WritePin>
	delay_us(20);
 8002de8:	2014      	movs	r0, #20
 8002dea:	f7ff ffad 	bl	8002d48 <delay_us>

	gpio_set_mode(INPUT);
 8002dee:	2000      	movs	r0, #0
 8002df0:	f7fe ff62 	bl	8001cb8 <gpio_set_mode>
//		tem = -1;
//		hum = -1;
//		return;				// pb9 should be 1
//	}
//	while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9));					// wait input become low
	delay_us(120);
 8002df4:	2078      	movs	r0, #120	; 0x78
 8002df6:	f7ff ffa7 	bl	8002d48 <delay_us>

	for (int j = 0; j < 5; j++) {
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61fb      	str	r3, [r7, #28]
 8002dfe:	e087      	b.n	8002f10 <dht22_GetValue+0x150>
		uint8_t result = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	76fb      	strb	r3, [r7, #27]
		for (int i = 0; i < 8; i++) { //for each bit in each byte (8 total)
 8002e04:	2300      	movs	r3, #0
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	e076      	b.n	8002ef8 <dht22_GetValue+0x138>
			time_out = g_sys_tick;					// wait input become high
 8002e0a:	4b7c      	ldr	r3, [pc, #496]	; (8002ffc <dht22_GetValue+0x23c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a7c      	ldr	r2, [pc, #496]	; (8003000 <dht22_GetValue+0x240>)
 8002e10:	6013      	str	r3, [r2, #0]
			while (!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9)) {
 8002e12:	e021      	b.n	8002e58 <dht22_GetValue+0x98>
				if (g_sys_tick - time_out >= DHT_TIMEOUT) {
 8002e14:	4b79      	ldr	r3, [pc, #484]	; (8002ffc <dht22_GetValue+0x23c>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b79      	ldr	r3, [pc, #484]	; (8003000 <dht22_GetValue+0x240>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d91a      	bls.n	8002e58 <dht22_GetValue+0x98>
					if (isDebug) {
 8002e22:	4b78      	ldr	r3, [pc, #480]	; (8003004 <dht22_GetValue+0x244>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00d      	beq.n	8002e46 <dht22_GetValue+0x86>
						sprintf((char*) tx, "input h");
 8002e2a:	4977      	ldr	r1, [pc, #476]	; (8003008 <dht22_GetValue+0x248>)
 8002e2c:	4877      	ldr	r0, [pc, #476]	; (800300c <dht22_GetValue+0x24c>)
 8002e2e:	f005 fbb5 	bl	800859c <sprintf>
						HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002e32:	4876      	ldr	r0, [pc, #472]	; (800300c <dht22_GetValue+0x24c>)
 8002e34:	f7fd f9d4 	bl	80001e0 <strlen>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	23c8      	movs	r3, #200	; 0xc8
 8002e3e:	4973      	ldr	r1, [pc, #460]	; (800300c <dht22_GetValue+0x24c>)
 8002e40:	4873      	ldr	r0, [pc, #460]	; (8003010 <dht22_GetValue+0x250>)
 8002e42:	f004 f8e2 	bl	800700a <HAL_UART_Transmit>
					}
					tem = -1;
 8002e46:	4b73      	ldr	r3, [pc, #460]	; (8003014 <dht22_GetValue+0x254>)
 8002e48:	4a73      	ldr	r2, [pc, #460]	; (8003018 <dht22_GetValue+0x258>)
 8002e4a:	601a      	str	r2, [r3, #0]
					hum = -1;
 8002e4c:	4b73      	ldr	r3, [pc, #460]	; (800301c <dht22_GetValue+0x25c>)
 8002e4e:	4a72      	ldr	r2, [pc, #456]	; (8003018 <dht22_GetValue+0x258>)
 8002e50:	601a      	str	r2, [r3, #0]
					init_dht22();
 8002e52:	f7ff ffa5 	bl	8002da0 <init_dht22>
					return;
 8002e56:	e0cc      	b.n	8002ff2 <dht22_GetValue+0x232>
			while (!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9)) {
 8002e58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e5c:	4866      	ldr	r0, [pc, #408]	; (8002ff8 <dht22_GetValue+0x238>)
 8002e5e:	f001 fde1 	bl	8004a24 <HAL_GPIO_ReadPin>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d0d5      	beq.n	8002e14 <dht22_GetValue+0x54>
				}
			}
			delay_us(30);
 8002e68:	201e      	movs	r0, #30
 8002e6a:	f7ff ff6d 	bl	8002d48 <delay_us>
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))// if input still high after 30us -> bit 1
 8002e6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e72:	4861      	ldr	r0, [pc, #388]	; (8002ff8 <dht22_GetValue+0x238>)
 8002e74:	f001 fdd6 	bl	8004a24 <HAL_GPIO_ReadPin>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d007      	beq.n	8002e8e <dht22_GetValue+0xce>
				//result |= (1 << (7-i));
				result = (result << 1) | 0x01;
 8002e7e:	7efb      	ldrb	r3, [r7, #27]
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	b25b      	sxtb	r3, r3
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	b25b      	sxtb	r3, r3
 8002e8a:	76fb      	strb	r3, [r7, #27]
 8002e8c:	e002      	b.n	8002e94 <dht22_GetValue+0xd4>
			else
				// else bit 0
				result = result << 1;
 8002e8e:	7efb      	ldrb	r3, [r7, #27]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	76fb      	strb	r3, [r7, #27]
			time_out = g_sys_tick;
 8002e94:	4b59      	ldr	r3, [pc, #356]	; (8002ffc <dht22_GetValue+0x23c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a59      	ldr	r2, [pc, #356]	; (8003000 <dht22_GetValue+0x240>)
 8002e9a:	6013      	str	r3, [r2, #0]
			while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))	// wait dht22 transmit bit 1 complete
 8002e9c:	e021      	b.n	8002ee2 <dht22_GetValue+0x122>
			{
				if (g_sys_tick - time_out >= DHT_TIMEOUT) {
 8002e9e:	4b57      	ldr	r3, [pc, #348]	; (8002ffc <dht22_GetValue+0x23c>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	4b57      	ldr	r3, [pc, #348]	; (8003000 <dht22_GetValue+0x240>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b04      	cmp	r3, #4
 8002eaa:	d91a      	bls.n	8002ee2 <dht22_GetValue+0x122>
					if (isDebug) {
 8002eac:	4b55      	ldr	r3, [pc, #340]	; (8003004 <dht22_GetValue+0x244>)
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00d      	beq.n	8002ed0 <dht22_GetValue+0x110>
						sprintf((char*) tx, "tsm cplt");
 8002eb4:	495a      	ldr	r1, [pc, #360]	; (8003020 <dht22_GetValue+0x260>)
 8002eb6:	4855      	ldr	r0, [pc, #340]	; (800300c <dht22_GetValue+0x24c>)
 8002eb8:	f005 fb70 	bl	800859c <sprintf>
						HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002ebc:	4853      	ldr	r0, [pc, #332]	; (800300c <dht22_GetValue+0x24c>)
 8002ebe:	f7fd f98f 	bl	80001e0 <strlen>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	23c8      	movs	r3, #200	; 0xc8
 8002ec8:	4950      	ldr	r1, [pc, #320]	; (800300c <dht22_GetValue+0x24c>)
 8002eca:	4851      	ldr	r0, [pc, #324]	; (8003010 <dht22_GetValue+0x250>)
 8002ecc:	f004 f89d 	bl	800700a <HAL_UART_Transmit>
					}
					tem = -1;
 8002ed0:	4b50      	ldr	r3, [pc, #320]	; (8003014 <dht22_GetValue+0x254>)
 8002ed2:	4a51      	ldr	r2, [pc, #324]	; (8003018 <dht22_GetValue+0x258>)
 8002ed4:	601a      	str	r2, [r3, #0]
					hum = -1;
 8002ed6:	4b51      	ldr	r3, [pc, #324]	; (800301c <dht22_GetValue+0x25c>)
 8002ed8:	4a4f      	ldr	r2, [pc, #316]	; (8003018 <dht22_GetValue+0x258>)
 8002eda:	601a      	str	r2, [r3, #0]
					init_dht22();
 8002edc:	f7ff ff60 	bl	8002da0 <init_dht22>
					return;
 8002ee0:	e087      	b.n	8002ff2 <dht22_GetValue+0x232>
			while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))	// wait dht22 transmit bit 1 complete
 8002ee2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ee6:	4844      	ldr	r0, [pc, #272]	; (8002ff8 <dht22_GetValue+0x238>)
 8002ee8:	f001 fd9c 	bl	8004a24 <HAL_GPIO_ReadPin>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1d5      	bne.n	8002e9e <dht22_GetValue+0xde>
		for (int i = 0; i < 8; i++) { //for each bit in each byte (8 total)
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	2b07      	cmp	r3, #7
 8002efc:	dd85      	ble.n	8002e0a <dht22_GetValue+0x4a>
				}
			}
		}
		bytes[j] = result;
 8002efe:	f107 0208 	add.w	r2, r7, #8
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	4413      	add	r3, r2
 8002f06:	7efa      	ldrb	r2, [r7, #27]
 8002f08:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < 5; j++) {
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	61fb      	str	r3, [r7, #28]
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	f77f af74 	ble.w	8002e00 <dht22_GetValue+0x40>
	}

	init_dht22();
 8002f18:	f7ff ff42 	bl	8002da0 <init_dht22>

	dht->hum = bytes[0];
 8002f1c:	7a3a      	ldrb	r2, [r7, #8]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	701a      	strb	r2, [r3, #0]
	dht->hum0 = bytes[1];
 8002f22:	7a7a      	ldrb	r2, [r7, #9]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	705a      	strb	r2, [r3, #1]
	dht->tem = bytes[2];
 8002f28:	7aba      	ldrb	r2, [r7, #10]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	709a      	strb	r2, [r3, #2]
	dht->tem0 = bytes[3];
 8002f2e:	7afa      	ldrb	r2, [r7, #11]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	70da      	strb	r2, [r3, #3]
	dht->check_sum = bytes[4];
 8002f34:	7b3a      	ldrb	r2, [r7, #12]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	711a      	strb	r2, [r3, #4]

	uint16_t check = (uint16_t) bytes[0] + (uint16_t) bytes[1]
 8002f3a:	7a3b      	ldrb	r3, [r7, #8]
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	7a7b      	ldrb	r3, [r7, #9]
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	4413      	add	r3, r2
 8002f44:	b29a      	uxth	r2, r3
			+ (uint16_t) bytes[2] + (uint16_t) bytes[3];
 8002f46:	7abb      	ldrb	r3, [r7, #10]
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	4413      	add	r3, r2
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	7afb      	ldrb	r3, [r7, #11]
 8002f50:	b29b      	uxth	r3, r3
	uint16_t check = (uint16_t) bytes[0] + (uint16_t) bytes[1]
 8002f52:	4413      	add	r3, r2
 8002f54:	827b      	strh	r3, [r7, #18]
	if ((check % 256) != bytes[4]) {
 8002f56:	8a7b      	ldrh	r3, [r7, #18]
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	7b3b      	ldrb	r3, [r7, #12]
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d01a      	beq.n	8002f9a <dht22_GetValue+0x1da>
		if (isDebug) {
 8002f64:	4b27      	ldr	r3, [pc, #156]	; (8003004 <dht22_GetValue+0x244>)
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00d      	beq.n	8002f88 <dht22_GetValue+0x1c8>
			sprintf((char*) tx, "Err cs");
 8002f6c:	492d      	ldr	r1, [pc, #180]	; (8003024 <dht22_GetValue+0x264>)
 8002f6e:	4827      	ldr	r0, [pc, #156]	; (800300c <dht22_GetValue+0x24c>)
 8002f70:	f005 fb14 	bl	800859c <sprintf>
			HAL_UART_Transmit(&huart1, tx, strlen((char*) tx), 200);
 8002f74:	4825      	ldr	r0, [pc, #148]	; (800300c <dht22_GetValue+0x24c>)
 8002f76:	f7fd f933 	bl	80001e0 <strlen>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	23c8      	movs	r3, #200	; 0xc8
 8002f80:	4922      	ldr	r1, [pc, #136]	; (800300c <dht22_GetValue+0x24c>)
 8002f82:	4823      	ldr	r0, [pc, #140]	; (8003010 <dht22_GetValue+0x250>)
 8002f84:	f004 f841 	bl	800700a <HAL_UART_Transmit>
		}
		tem = -1;
 8002f88:	4b22      	ldr	r3, [pc, #136]	; (8003014 <dht22_GetValue+0x254>)
 8002f8a:	4a23      	ldr	r2, [pc, #140]	; (8003018 <dht22_GetValue+0x258>)
 8002f8c:	601a      	str	r2, [r3, #0]
		hum = -1;
 8002f8e:	4b23      	ldr	r3, [pc, #140]	; (800301c <dht22_GetValue+0x25c>)
 8002f90:	4a21      	ldr	r2, [pc, #132]	; (8003018 <dht22_GetValue+0x258>)
 8002f92:	601a      	str	r2, [r3, #0]
		init_dht22();
 8002f94:	f7ff ff04 	bl	8002da0 <init_dht22>
		return;							// incorrect checksum
 8002f98:	e02b      	b.n	8002ff2 <dht22_GetValue+0x232>
	}

	uint16_t t = ((uint16_t) dht->tem << 8) | ((uint16_t) dht->tem0);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	789b      	ldrb	r3, [r3, #2]
 8002f9e:	021b      	lsls	r3, r3, #8
 8002fa0:	b21a      	sxth	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	78db      	ldrb	r3, [r3, #3]
 8002fa6:	b21b      	sxth	r3, r3
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	b21b      	sxth	r3, r3
 8002fac:	823b      	strh	r3, [r7, #16]
	uint16_t h = ((uint16_t) dht->hum << 8) | ((uint16_t) dht->hum0);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	021b      	lsls	r3, r3, #8
 8002fb4:	b21a      	sxth	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	785b      	ldrb	r3, [r3, #1]
 8002fba:	b21b      	sxth	r3, r3
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	b21b      	sxth	r3, r3
 8002fc0:	81fb      	strh	r3, [r7, #14]

	tem = (float) t / 10;
 8002fc2:	8a3b      	ldrh	r3, [r7, #16]
 8002fc4:	ee07 3a90 	vmov	s15, r3
 8002fc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fcc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002fd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fd4:	4b0f      	ldr	r3, [pc, #60]	; (8003014 <dht22_GetValue+0x254>)
 8002fd6:	edc3 7a00 	vstr	s15, [r3]
	hum = (float) h / 10;
 8002fda:	89fb      	ldrh	r3, [r7, #14]
 8002fdc:	ee07 3a90 	vmov	s15, r3
 8002fe0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fe4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002fe8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fec:	4b0b      	ldr	r3, [pc, #44]	; (800301c <dht22_GetValue+0x25c>)
 8002fee:	edc3 7a00 	vstr	s15, [r3]
}
 8002ff2:	3720      	adds	r7, #32
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40020400 	.word	0x40020400
 8002ffc:	200010a0 	.word	0x200010a0
 8003000:	200010ec 	.word	0x200010ec
 8003004:	2000115c 	.word	0x2000115c
 8003008:	0800fec0 	.word	0x0800fec0
 800300c:	20000c9c 	.word	0x20000c9c
 8003010:	20000bf4 	.word	0x20000bf4
 8003014:	200010e4 	.word	0x200010e4
 8003018:	bf800000 	.word	0xbf800000
 800301c:	200010e8 	.word	0x200010e8
 8003020:	0800fec8 	.word	0x0800fec8
 8003024:	0800fed4 	.word	0x0800fed4

08003028 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	80fb      	strh	r3, [r7, #6]
	UNUSED(GPIO_Pin);
	if (GPIO_Pin == GPIO_PIN_0) {				// sr501 pin
 8003032:	88fb      	ldrh	r3, [r7, #6]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d114      	bne.n	8003062 <HAL_GPIO_EXTI_Callback+0x3a>
		if (g_sys_tick - btn_tick >= 500) {
 8003038:	4b6d      	ldr	r3, [pc, #436]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b6d      	ldr	r3, [pc, #436]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003046:	f0c0 80cc 	bcc.w	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
			if (d_mod)
 800304a:	4b6b      	ldr	r3, [pc, #428]	; (80031f8 <HAL_GPIO_EXTI_Callback+0x1d0>)
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d002      	beq.n	8003058 <HAL_GPIO_EXTI_Callback+0x30>
				d_done = 1;
 8003052:	4b6a      	ldr	r3, [pc, #424]	; (80031fc <HAL_GPIO_EXTI_Callback+0x1d4>)
 8003054:	2201      	movs	r2, #1
 8003056:	701a      	strb	r2, [r3, #0]
			btn_tick = g_sys_tick;
 8003058:	4b65      	ldr	r3, [pc, #404]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a65      	ldr	r2, [pc, #404]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800305e:	6013      	str	r3, [r2, #0]
			if (speed == 6)
				speed = 0;
			btn_tick = g_sys_tick;
		}
	}
}
 8003060:	e0bf      	b.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
	} else if (GPIO_Pin == GPIO_PIN_2) {			// sr501 2 pin
 8003062:	88fb      	ldrh	r3, [r7, #6]
 8003064:	2b04      	cmp	r3, #4
 8003066:	d114      	bne.n	8003092 <HAL_GPIO_EXTI_Callback+0x6a>
		if (g_sys_tick - btn_tick >= 500) {
 8003068:	4b61      	ldr	r3, [pc, #388]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	4b61      	ldr	r3, [pc, #388]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003076:	f0c0 80b4 	bcc.w	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
			if (d_mod_2)
 800307a:	4b61      	ldr	r3, [pc, #388]	; (8003200 <HAL_GPIO_EXTI_Callback+0x1d8>)
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <HAL_GPIO_EXTI_Callback+0x60>
				d_done_2 = 1;
 8003082:	4b60      	ldr	r3, [pc, #384]	; (8003204 <HAL_GPIO_EXTI_Callback+0x1dc>)
 8003084:	2201      	movs	r2, #1
 8003086:	701a      	strb	r2, [r3, #0]
			btn_tick = g_sys_tick;
 8003088:	4b59      	ldr	r3, [pc, #356]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a59      	ldr	r2, [pc, #356]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800308e:	6013      	str	r3, [r2, #0]
}
 8003090:	e0a7      	b.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
	} else if (GPIO_Pin == GPIO_PIN_3) {			// light sensor pin
 8003092:	88fb      	ldrh	r3, [r7, #6]
 8003094:	2b08      	cmp	r3, #8
 8003096:	d114      	bne.n	80030c2 <HAL_GPIO_EXTI_Callback+0x9a>
		if (g_sys_tick - lss_tick >= 500) {
 8003098:	4b55      	ldr	r3, [pc, #340]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b5a      	ldr	r3, [pc, #360]	; (8003208 <HAL_GPIO_EXTI_Callback+0x1e0>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030a6:	f0c0 809c 	bcc.w	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
			if (led_mod)
 80030aa:	4b58      	ldr	r3, [pc, #352]	; (800320c <HAL_GPIO_EXTI_Callback+0x1e4>)
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d002      	beq.n	80030b8 <HAL_GPIO_EXTI_Callback+0x90>
				l_done = 1;
 80030b2:	4b57      	ldr	r3, [pc, #348]	; (8003210 <HAL_GPIO_EXTI_Callback+0x1e8>)
 80030b4:	2201      	movs	r2, #1
 80030b6:	701a      	strb	r2, [r3, #0]
			lss_tick = g_sys_tick;
 80030b8:	4b4d      	ldr	r3, [pc, #308]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a52      	ldr	r2, [pc, #328]	; (8003208 <HAL_GPIO_EXTI_Callback+0x1e0>)
 80030be:	6013      	str	r3, [r2, #0]
}
 80030c0:	e08f      	b.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
	} else if (GPIO_Pin == GPIO_PIN_1) {			// light sensor 2 pin
 80030c2:	88fb      	ldrh	r3, [r7, #6]
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d114      	bne.n	80030f2 <HAL_GPIO_EXTI_Callback+0xca>
		if (g_sys_tick - lss_tick >= 500) {
 80030c8:	4b49      	ldr	r3, [pc, #292]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	4b4e      	ldr	r3, [pc, #312]	; (8003208 <HAL_GPIO_EXTI_Callback+0x1e0>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030d6:	f0c0 8084 	bcc.w	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
			if (led_mod_2)
 80030da:	4b4e      	ldr	r3, [pc, #312]	; (8003214 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d002      	beq.n	80030e8 <HAL_GPIO_EXTI_Callback+0xc0>
				l_done_2 = 1;
 80030e2:	4b4d      	ldr	r3, [pc, #308]	; (8003218 <HAL_GPIO_EXTI_Callback+0x1f0>)
 80030e4:	2201      	movs	r2, #1
 80030e6:	701a      	strb	r2, [r3, #0]
			lss_tick = g_sys_tick;
 80030e8:	4b41      	ldr	r3, [pc, #260]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a46      	ldr	r2, [pc, #280]	; (8003208 <HAL_GPIO_EXTI_Callback+0x1e0>)
 80030ee:	6013      	str	r3, [r2, #0]
}
 80030f0:	e077      	b.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
	} else if (GPIO_Pin == GPIO_PIN_4) {				// door button
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	2b10      	cmp	r3, #16
 80030f6:	d119      	bne.n	800312c <HAL_GPIO_EXTI_Callback+0x104>
		if (g_sys_tick - btn_tick >= 500) {
 80030f8:	4b3d      	ldr	r3, [pc, #244]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	4b3d      	ldr	r3, [pc, #244]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003106:	d36c      	bcc.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
			d_mod = 0;
 8003108:	4b3b      	ldr	r3, [pc, #236]	; (80031f8 <HAL_GPIO_EXTI_Callback+0x1d0>)
 800310a:	2200      	movs	r2, #0
 800310c:	701a      	strb	r2, [r3, #0]
			door_state ^= 1;
 800310e:	4b43      	ldr	r3, [pc, #268]	; (800321c <HAL_GPIO_EXTI_Callback+0x1f4>)
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	f083 0301 	eor.w	r3, r3, #1
 8003116:	b2da      	uxtb	r2, r3
 8003118:	4b40      	ldr	r3, [pc, #256]	; (800321c <HAL_GPIO_EXTI_Callback+0x1f4>)
 800311a:	701a      	strb	r2, [r3, #0]
			d_done = 1;
 800311c:	4b37      	ldr	r3, [pc, #220]	; (80031fc <HAL_GPIO_EXTI_Callback+0x1d4>)
 800311e:	2201      	movs	r2, #1
 8003120:	701a      	strb	r2, [r3, #0]
			btn_tick = g_sys_tick;
 8003122:	4b33      	ldr	r3, [pc, #204]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a33      	ldr	r2, [pc, #204]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8003128:	6013      	str	r3, [r2, #0]
}
 800312a:	e05a      	b.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
	} else if (GPIO_Pin == GPIO_PIN_5) {				// light button
 800312c:	88fb      	ldrh	r3, [r7, #6]
 800312e:	2b20      	cmp	r3, #32
 8003130:	d119      	bne.n	8003166 <HAL_GPIO_EXTI_Callback+0x13e>
		if (g_sys_tick - btn_tick >= 500) {
 8003132:	4b2f      	ldr	r3, [pc, #188]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	4b2f      	ldr	r3, [pc, #188]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003140:	d34f      	bcc.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
			led_mod = 0;
 8003142:	4b32      	ldr	r3, [pc, #200]	; (800320c <HAL_GPIO_EXTI_Callback+0x1e4>)
 8003144:	2200      	movs	r2, #0
 8003146:	701a      	strb	r2, [r3, #0]
			led_state ^= 1;
 8003148:	4b35      	ldr	r3, [pc, #212]	; (8003220 <HAL_GPIO_EXTI_Callback+0x1f8>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	f083 0301 	eor.w	r3, r3, #1
 8003150:	b2da      	uxtb	r2, r3
 8003152:	4b33      	ldr	r3, [pc, #204]	; (8003220 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8003154:	701a      	strb	r2, [r3, #0]
			l_done = 1;
 8003156:	4b2e      	ldr	r3, [pc, #184]	; (8003210 <HAL_GPIO_EXTI_Callback+0x1e8>)
 8003158:	2201      	movs	r2, #1
 800315a:	701a      	strb	r2, [r3, #0]
			btn_tick = g_sys_tick;
 800315c:	4b24      	ldr	r3, [pc, #144]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a24      	ldr	r2, [pc, #144]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8003162:	6013      	str	r3, [r2, #0]
}
 8003164:	e03d      	b.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
	} else if (GPIO_Pin == GPIO_PIN_15) {				// light button 2
 8003166:	88fb      	ldrh	r3, [r7, #6]
 8003168:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800316c:	d119      	bne.n	80031a2 <HAL_GPIO_EXTI_Callback+0x17a>
		if (g_sys_tick - btn_tick >= 500) {
 800316e:	4b20      	ldr	r3, [pc, #128]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	4b20      	ldr	r3, [pc, #128]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800317c:	d331      	bcc.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
			led_mod_2 = 0;
 800317e:	4b25      	ldr	r3, [pc, #148]	; (8003214 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8003180:	2200      	movs	r2, #0
 8003182:	701a      	strb	r2, [r3, #0]
			led_state_2 ^= 1;
 8003184:	4b27      	ldr	r3, [pc, #156]	; (8003224 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	f083 0301 	eor.w	r3, r3, #1
 800318c:	b2da      	uxtb	r2, r3
 800318e:	4b25      	ldr	r3, [pc, #148]	; (8003224 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8003190:	701a      	strb	r2, [r3, #0]
			l_done_2 = 1;
 8003192:	4b21      	ldr	r3, [pc, #132]	; (8003218 <HAL_GPIO_EXTI_Callback+0x1f0>)
 8003194:	2201      	movs	r2, #1
 8003196:	701a      	strb	r2, [r3, #0]
			btn_tick = g_sys_tick;
 8003198:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a15      	ldr	r2, [pc, #84]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800319e:	6013      	str	r3, [r2, #0]
}
 80031a0:	e01f      	b.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
	} else if (GPIO_Pin == GPIO_PIN_8) {				// fan button
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031a8:	d11b      	bne.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
		if (g_sys_tick - btn_tick >= 500) {
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	4b11      	ldr	r3, [pc, #68]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80031b8:	d313      	bcc.n	80031e2 <HAL_GPIO_EXTI_Callback+0x1ba>
			f_done = 1;
 80031ba:	4b1b      	ldr	r3, [pc, #108]	; (8003228 <HAL_GPIO_EXTI_Callback+0x200>)
 80031bc:	2201      	movs	r2, #1
 80031be:	701a      	strb	r2, [r3, #0]
			speed++;
 80031c0:	4b1a      	ldr	r3, [pc, #104]	; (800322c <HAL_GPIO_EXTI_Callback+0x204>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	3301      	adds	r3, #1
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	4b18      	ldr	r3, [pc, #96]	; (800322c <HAL_GPIO_EXTI_Callback+0x204>)
 80031ca:	701a      	strb	r2, [r3, #0]
			if (speed == 6)
 80031cc:	4b17      	ldr	r3, [pc, #92]	; (800322c <HAL_GPIO_EXTI_Callback+0x204>)
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	2b06      	cmp	r3, #6
 80031d2:	d102      	bne.n	80031da <HAL_GPIO_EXTI_Callback+0x1b2>
				speed = 0;
 80031d4:	4b15      	ldr	r3, [pc, #84]	; (800322c <HAL_GPIO_EXTI_Callback+0x204>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
			btn_tick = g_sys_tick;
 80031da:	4b05      	ldr	r3, [pc, #20]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a05      	ldr	r2, [pc, #20]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80031e0:	6013      	str	r3, [r2, #0]
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	200010a0 	.word	0x200010a0
 80031f4:	200010f0 	.word	0x200010f0
 80031f8:	200010ba 	.word	0x200010ba
 80031fc:	200010be 	.word	0x200010be
 8003200:	200010bb 	.word	0x200010bb
 8003204:	200010bf 	.word	0x200010bf
 8003208:	200010b4 	.word	0x200010b4
 800320c:	200010b0 	.word	0x200010b0
 8003210:	200010b2 	.word	0x200010b2
 8003214:	200010b1 	.word	0x200010b1
 8003218:	200010b3 	.word	0x200010b3
 800321c:	200010bc 	.word	0x200010bc
 8003220:	200010ae 	.word	0x200010ae
 8003224:	200010af 	.word	0x200010af
 8003228:	200010c6 	.word	0x200010c6
 800322c:	200010c4 	.word	0x200010c4

08003230 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart1.Instance) {
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	4b11      	ldr	r3, [pc, #68]	; (8003284 <HAL_UART_RxCpltCallback+0x54>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	429a      	cmp	r2, r3
 8003242:	d11a      	bne.n	800327a <HAL_UART_RxCpltCallback+0x4a>
		if (uart_buf_cnt < sizeof(uart_buf)) {
 8003244:	4b10      	ldr	r3, [pc, #64]	; (8003288 <HAL_UART_RxCpltCallback+0x58>)
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b63      	cmp	r3, #99	; 0x63
 800324a:	d806      	bhi.n	800325a <HAL_UART_RxCpltCallback+0x2a>
			uart_buf[uart_buf_cnt] = uart_chr;
 800324c:	4b0e      	ldr	r3, [pc, #56]	; (8003288 <HAL_UART_RxCpltCallback+0x58>)
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	461a      	mov	r2, r3
 8003252:	4b0e      	ldr	r3, [pc, #56]	; (800328c <HAL_UART_RxCpltCallback+0x5c>)
 8003254:	7819      	ldrb	r1, [r3, #0]
 8003256:	4b0e      	ldr	r3, [pc, #56]	; (8003290 <HAL_UART_RxCpltCallback+0x60>)
 8003258:	5499      	strb	r1, [r3, r2]
		}
		uart_last_rcv = g_sys_tick;
 800325a:	4b0e      	ldr	r3, [pc, #56]	; (8003294 <HAL_UART_RxCpltCallback+0x64>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	b2da      	uxtb	r2, r3
 8003260:	4b0d      	ldr	r3, [pc, #52]	; (8003298 <HAL_UART_RxCpltCallback+0x68>)
 8003262:	701a      	strb	r2, [r3, #0]
		uart_buf_cnt++;
 8003264:	4b08      	ldr	r3, [pc, #32]	; (8003288 <HAL_UART_RxCpltCallback+0x58>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	3301      	adds	r3, #1
 800326a:	b2da      	uxtb	r2, r3
 800326c:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_UART_RxCpltCallback+0x58>)
 800326e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, &uart_chr, sizeof(uart_chr));
 8003270:	2201      	movs	r2, #1
 8003272:	4906      	ldr	r1, [pc, #24]	; (800328c <HAL_UART_RxCpltCallback+0x5c>)
 8003274:	4803      	ldr	r0, [pc, #12]	; (8003284 <HAL_UART_RxCpltCallback+0x54>)
 8003276:	f003 ff5a 	bl	800712e <HAL_UART_Receive_IT>
	}
}
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	20000bf4 	.word	0x20000bf4
 8003288:	2000109c 	.word	0x2000109c
 800328c:	2000109d 	.word	0x2000109d
 8003290:	20000c38 	.word	0x20000c38
 8003294:	200010a0 	.word	0x200010a0
 8003298:	2000109e 	.word	0x2000109e

0800329c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim3.Instance) {
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d10c      	bne.n	80032ca <HAL_TIM_PeriodElapsedCallback+0x2e>
		g_sys_tick++;
 80032b0:	4b0a      	ldr	r3, [pc, #40]	; (80032dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	3301      	adds	r3, #1
 80032b6:	4a09      	ldr	r2, [pc, #36]	; (80032dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80032b8:	6013      	str	r3, [r2, #0]
		if (g_sys_tick >= 0xFFFFFFFF)
 80032ba:	4b08      	ldr	r3, [pc, #32]	; (80032dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c2:	d102      	bne.n	80032ca <HAL_TIM_PeriodElapsedCallback+0x2e>
			g_sys_tick = 0;
 80032c4:	4b05      	ldr	r3, [pc, #20]	; (80032dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	601a      	str	r2, [r3, #0]
	}
}
 80032ca:	bf00      	nop
 80032cc:	370c      	adds	r7, #12
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	20000b1c 	.word	0x20000b1c
 80032dc:	200010a0 	.word	0x200010a0

080032e0 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == hspi2.Instance) {
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	4b06      	ldr	r3, [pc, #24]	; (8003308 <HAL_SPI_TxRxCpltCallback+0x28>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d102      	bne.n	80032fa <HAL_SPI_TxRxCpltCallback+0x1a>
		rx_spi_flg = 1;
 80032f4:	4b05      	ldr	r3, [pc, #20]	; (800330c <HAL_SPI_TxRxCpltCallback+0x2c>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	701a      	strb	r2, [r3, #0]
	}
}
 80032fa:	bf00      	nop
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	20000a34 	.word	0x20000a34
 800330c:	200010f4 	.word	0x200010f4

08003310 <getADC_value>:

void getADC_value() {
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8003314:	480b      	ldr	r0, [pc, #44]	; (8003344 <getADC_value+0x34>)
 8003316:	f000 fcbf 	bl	8003c98 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 800331a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800331e:	4809      	ldr	r0, [pc, #36]	; (8003344 <getADC_value+0x34>)
 8003320:	f000 fda1 	bl	8003e66 <HAL_ADC_PollForConversion>
	adc_val = HAL_ADC_GetValue(&hadc1);
 8003324:	4807      	ldr	r0, [pc, #28]	; (8003344 <getADC_value+0x34>)
 8003326:	f000 fe29 	bl	8003f7c <HAL_ADC_GetValue>
 800332a:	4603      	mov	r3, r0
 800332c:	b29a      	uxth	r2, r3
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <getADC_value+0x38>)
 8003330:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 8003332:	4804      	ldr	r0, [pc, #16]	; (8003344 <getADC_value+0x34>)
 8003334:	f000 fd64 	bl	8003e00 <HAL_ADC_Stop>
	buz_done = 1;
 8003338:	4b04      	ldr	r3, [pc, #16]	; (800334c <getADC_value+0x3c>)
 800333a:	2201      	movs	r2, #1
 800333c:	701a      	strb	r2, [r3, #0]
}
 800333e:	bf00      	nop
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	200009ec 	.word	0x200009ec
 8003348:	200010d8 	.word	0x200010d8
 800334c:	200010c0 	.word	0x200010c0

08003350 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003354:	b672      	cpsid	i
}
 8003356:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003358:	e7fe      	b.n	8003358 <Error_Handler+0x8>
	...

0800335c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
 8003366:	4b10      	ldr	r3, [pc, #64]	; (80033a8 <HAL_MspInit+0x4c>)
 8003368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336a:	4a0f      	ldr	r2, [pc, #60]	; (80033a8 <HAL_MspInit+0x4c>)
 800336c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003370:	6453      	str	r3, [r2, #68]	; 0x44
 8003372:	4b0d      	ldr	r3, [pc, #52]	; (80033a8 <HAL_MspInit+0x4c>)
 8003374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800337a:	607b      	str	r3, [r7, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800337e:	2300      	movs	r3, #0
 8003380:	603b      	str	r3, [r7, #0]
 8003382:	4b09      	ldr	r3, [pc, #36]	; (80033a8 <HAL_MspInit+0x4c>)
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	4a08      	ldr	r2, [pc, #32]	; (80033a8 <HAL_MspInit+0x4c>)
 8003388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800338c:	6413      	str	r3, [r2, #64]	; 0x40
 800338e:	4b06      	ldr	r3, [pc, #24]	; (80033a8 <HAL_MspInit+0x4c>)
 8003390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003396:	603b      	str	r3, [r7, #0]
 8003398:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	40023800 	.word	0x40023800

080033ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08a      	sub	sp, #40	; 0x28
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b4:	f107 0314 	add.w	r3, r7, #20
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]
 80033bc:	605a      	str	r2, [r3, #4]
 80033be:	609a      	str	r2, [r3, #8]
 80033c0:	60da      	str	r2, [r3, #12]
 80033c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a17      	ldr	r2, [pc, #92]	; (8003428 <HAL_ADC_MspInit+0x7c>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d127      	bne.n	800341e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80033ce:	2300      	movs	r3, #0
 80033d0:	613b      	str	r3, [r7, #16]
 80033d2:	4b16      	ldr	r3, [pc, #88]	; (800342c <HAL_ADC_MspInit+0x80>)
 80033d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d6:	4a15      	ldr	r2, [pc, #84]	; (800342c <HAL_ADC_MspInit+0x80>)
 80033d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033dc:	6453      	str	r3, [r2, #68]	; 0x44
 80033de:	4b13      	ldr	r3, [pc, #76]	; (800342c <HAL_ADC_MspInit+0x80>)
 80033e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	4b0f      	ldr	r3, [pc, #60]	; (800342c <HAL_ADC_MspInit+0x80>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f2:	4a0e      	ldr	r2, [pc, #56]	; (800342c <HAL_ADC_MspInit+0x80>)
 80033f4:	f043 0301 	orr.w	r3, r3, #1
 80033f8:	6313      	str	r3, [r2, #48]	; 0x30
 80033fa:	4b0c      	ldr	r3, [pc, #48]	; (800342c <HAL_ADC_MspInit+0x80>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003406:	2320      	movs	r3, #32
 8003408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800340a:	2303      	movs	r3, #3
 800340c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340e:	2300      	movs	r3, #0
 8003410:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003412:	f107 0314 	add.w	r3, r7, #20
 8003416:	4619      	mov	r1, r3
 8003418:	4805      	ldr	r0, [pc, #20]	; (8003430 <HAL_ADC_MspInit+0x84>)
 800341a:	f001 f97f 	bl	800471c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800341e:	bf00      	nop
 8003420:	3728      	adds	r7, #40	; 0x28
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40012000 	.word	0x40012000
 800342c:	40023800 	.word	0x40023800
 8003430:	40020000 	.word	0x40020000

08003434 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08a      	sub	sp, #40	; 0x28
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800343c:	f107 0314 	add.w	r3, r7, #20
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	605a      	str	r2, [r3, #4]
 8003446:	609a      	str	r2, [r3, #8]
 8003448:	60da      	str	r2, [r3, #12]
 800344a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a1d      	ldr	r2, [pc, #116]	; (80034c8 <HAL_SPI_MspInit+0x94>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d134      	bne.n	80034c0 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003456:	2300      	movs	r3, #0
 8003458:	613b      	str	r3, [r7, #16]
 800345a:	4b1c      	ldr	r3, [pc, #112]	; (80034cc <HAL_SPI_MspInit+0x98>)
 800345c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345e:	4a1b      	ldr	r2, [pc, #108]	; (80034cc <HAL_SPI_MspInit+0x98>)
 8003460:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003464:	6413      	str	r3, [r2, #64]	; 0x40
 8003466:	4b19      	ldr	r3, [pc, #100]	; (80034cc <HAL_SPI_MspInit+0x98>)
 8003468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800346e:	613b      	str	r3, [r7, #16]
 8003470:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003472:	2300      	movs	r3, #0
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	4b15      	ldr	r3, [pc, #84]	; (80034cc <HAL_SPI_MspInit+0x98>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347a:	4a14      	ldr	r2, [pc, #80]	; (80034cc <HAL_SPI_MspInit+0x98>)
 800347c:	f043 0302 	orr.w	r3, r3, #2
 8003480:	6313      	str	r3, [r2, #48]	; 0x30
 8003482:	4b12      	ldr	r3, [pc, #72]	; (80034cc <HAL_SPI_MspInit+0x98>)
 8003484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	60fb      	str	r3, [r7, #12]
 800348c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800348e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003494:	2302      	movs	r3, #2
 8003496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003498:	2300      	movs	r3, #0
 800349a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800349c:	2303      	movs	r3, #3
 800349e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80034a0:	2305      	movs	r3, #5
 80034a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034a4:	f107 0314 	add.w	r3, r7, #20
 80034a8:	4619      	mov	r1, r3
 80034aa:	4809      	ldr	r0, [pc, #36]	; (80034d0 <HAL_SPI_MspInit+0x9c>)
 80034ac:	f001 f936 	bl	800471c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 7, 0);
 80034b0:	2200      	movs	r2, #0
 80034b2:	2107      	movs	r1, #7
 80034b4:	2024      	movs	r0, #36	; 0x24
 80034b6:	f001 f868 	bl	800458a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80034ba:	2024      	movs	r0, #36	; 0x24
 80034bc:	f001 f881 	bl	80045c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80034c0:	bf00      	nop
 80034c2:	3728      	adds	r7, #40	; 0x28
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	40003800 	.word	0x40003800
 80034cc:	40023800 	.word	0x40023800
 80034d0:	40020400 	.word	0x40020400

080034d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a22      	ldr	r2, [pc, #136]	; (800356c <HAL_TIM_Base_MspInit+0x98>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d10e      	bne.n	8003504 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	4b21      	ldr	r3, [pc, #132]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 80034ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ee:	4a20      	ldr	r2, [pc, #128]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 80034f0:	f043 0301 	orr.w	r3, r3, #1
 80034f4:	6453      	str	r3, [r2, #68]	; 0x44
 80034f6:	4b1e      	ldr	r3, [pc, #120]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 80034f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003502:	e02e      	b.n	8003562 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350c:	d10e      	bne.n	800352c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800350e:	2300      	movs	r3, #0
 8003510:	613b      	str	r3, [r7, #16]
 8003512:	4b17      	ldr	r3, [pc, #92]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	4a16      	ldr	r2, [pc, #88]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 8003518:	f043 0301 	orr.w	r3, r3, #1
 800351c:	6413      	str	r3, [r2, #64]	; 0x40
 800351e:	4b14      	ldr	r3, [pc, #80]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	613b      	str	r3, [r7, #16]
 8003528:	693b      	ldr	r3, [r7, #16]
}
 800352a:	e01a      	b.n	8003562 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a10      	ldr	r2, [pc, #64]	; (8003574 <HAL_TIM_Base_MspInit+0xa0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d115      	bne.n	8003562 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	4b0d      	ldr	r3, [pc, #52]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	4a0c      	ldr	r2, [pc, #48]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 8003540:	f043 0302 	orr.w	r3, r3, #2
 8003544:	6413      	str	r3, [r2, #64]	; 0x40
 8003546:	4b0a      	ldr	r3, [pc, #40]	; (8003570 <HAL_TIM_Base_MspInit+0x9c>)
 8003548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	60fb      	str	r3, [r7, #12]
 8003550:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 13, 0);
 8003552:	2200      	movs	r2, #0
 8003554:	210d      	movs	r1, #13
 8003556:	201d      	movs	r0, #29
 8003558:	f001 f817 	bl	800458a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800355c:	201d      	movs	r0, #29
 800355e:	f001 f830 	bl	80045c2 <HAL_NVIC_EnableIRQ>
}
 8003562:	bf00      	nop
 8003564:	3718      	adds	r7, #24
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40010000 	.word	0x40010000
 8003570:	40023800 	.word	0x40023800
 8003574:	40000400 	.word	0x40000400

08003578 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b08c      	sub	sp, #48	; 0x30
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003580:	f107 031c 	add.w	r3, r7, #28
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]
 8003588:	605a      	str	r2, [r3, #4]
 800358a:	609a      	str	r2, [r3, #8]
 800358c:	60da      	str	r2, [r3, #12]
 800358e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a32      	ldr	r2, [pc, #200]	; (8003660 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d12c      	bne.n	80035f4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	61bb      	str	r3, [r7, #24]
 800359e:	4b31      	ldr	r3, [pc, #196]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 80035a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a2:	4a30      	ldr	r2, [pc, #192]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 80035a4:	f043 0304 	orr.w	r3, r3, #4
 80035a8:	6413      	str	r3, [r2, #64]	; 0x40
 80035aa:	4b2e      	ldr	r3, [pc, #184]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	f003 0304 	and.w	r3, r3, #4
 80035b2:	61bb      	str	r3, [r7, #24]
 80035b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	4b2a      	ldr	r3, [pc, #168]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035be:	4a29      	ldr	r2, [pc, #164]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 80035c0:	f043 0302 	orr.w	r3, r3, #2
 80035c4:	6313      	str	r3, [r2, #48]	; 0x30
 80035c6:	4b27      	ldr	r3, [pc, #156]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 80035c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035d2:	23c0      	movs	r3, #192	; 0xc0
 80035d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035d6:	2302      	movs	r3, #2
 80035d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035da:	2300      	movs	r3, #0
 80035dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035de:	2300      	movs	r3, #0
 80035e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80035e2:	2302      	movs	r3, #2
 80035e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035e6:	f107 031c 	add.w	r3, r7, #28
 80035ea:	4619      	mov	r1, r3
 80035ec:	481e      	ldr	r0, [pc, #120]	; (8003668 <HAL_TIM_Encoder_MspInit+0xf0>)
 80035ee:	f001 f895 	bl	800471c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80035f2:	e030      	b.n	8003656 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a1c      	ldr	r2, [pc, #112]	; (800366c <HAL_TIM_Encoder_MspInit+0xf4>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d12b      	bne.n	8003656 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	613b      	str	r3, [r7, #16]
 8003602:	4b18      	ldr	r3, [pc, #96]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 8003604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003606:	4a17      	ldr	r2, [pc, #92]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 8003608:	f043 0308 	orr.w	r3, r3, #8
 800360c:	6413      	str	r3, [r2, #64]	; 0x40
 800360e:	4b15      	ldr	r3, [pc, #84]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	613b      	str	r3, [r7, #16]
 8003618:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	4b11      	ldr	r3, [pc, #68]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	4a10      	ldr	r2, [pc, #64]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 8003624:	f043 0301 	orr.w	r3, r3, #1
 8003628:	6313      	str	r3, [r2, #48]	; 0x30
 800362a:	4b0e      	ldr	r3, [pc, #56]	; (8003664 <HAL_TIM_Encoder_MspInit+0xec>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003636:	2303      	movs	r3, #3
 8003638:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800363a:	2302      	movs	r3, #2
 800363c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363e:	2300      	movs	r3, #0
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003642:	2300      	movs	r3, #0
 8003644:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003646:	2302      	movs	r3, #2
 8003648:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800364a:	f107 031c 	add.w	r3, r7, #28
 800364e:	4619      	mov	r1, r3
 8003650:	4807      	ldr	r0, [pc, #28]	; (8003670 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003652:	f001 f863 	bl	800471c <HAL_GPIO_Init>
}
 8003656:	bf00      	nop
 8003658:	3730      	adds	r7, #48	; 0x30
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	40000800 	.word	0x40000800
 8003664:	40023800 	.word	0x40023800
 8003668:	40020400 	.word	0x40020400
 800366c:	40000c00 	.word	0x40000c00
 8003670:	40020000 	.word	0x40020000

08003674 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b08a      	sub	sp, #40	; 0x28
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800367c:	f107 0314 	add.w	r3, r7, #20
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	605a      	str	r2, [r3, #4]
 8003686:	609a      	str	r2, [r3, #8]
 8003688:	60da      	str	r2, [r3, #12]
 800368a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a24      	ldr	r2, [pc, #144]	; (8003724 <HAL_TIM_MspPostInit+0xb0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d11f      	bne.n	80036d6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	613b      	str	r3, [r7, #16]
 800369a:	4b23      	ldr	r3, [pc, #140]	; (8003728 <HAL_TIM_MspPostInit+0xb4>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369e:	4a22      	ldr	r2, [pc, #136]	; (8003728 <HAL_TIM_MspPostInit+0xb4>)
 80036a0:	f043 0301 	orr.w	r3, r3, #1
 80036a4:	6313      	str	r3, [r2, #48]	; 0x30
 80036a6:	4b20      	ldr	r3, [pc, #128]	; (8003728 <HAL_TIM_MspPostInit+0xb4>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	613b      	str	r3, [r7, #16]
 80036b0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80036b2:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80036b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b8:	2302      	movs	r3, #2
 80036ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036bc:	2300      	movs	r3, #0
 80036be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036c0:	2300      	movs	r3, #0
 80036c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036c4:	2301      	movs	r3, #1
 80036c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c8:	f107 0314 	add.w	r3, r7, #20
 80036cc:	4619      	mov	r1, r3
 80036ce:	4817      	ldr	r0, [pc, #92]	; (800372c <HAL_TIM_MspPostInit+0xb8>)
 80036d0:	f001 f824 	bl	800471c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80036d4:	e022      	b.n	800371c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a15      	ldr	r2, [pc, #84]	; (8003730 <HAL_TIM_MspPostInit+0xbc>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d11d      	bne.n	800371c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e0:	2300      	movs	r3, #0
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	4b10      	ldr	r3, [pc, #64]	; (8003728 <HAL_TIM_MspPostInit+0xb4>)
 80036e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e8:	4a0f      	ldr	r2, [pc, #60]	; (8003728 <HAL_TIM_MspPostInit+0xb4>)
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	6313      	str	r3, [r2, #48]	; 0x30
 80036f0:	4b0d      	ldr	r3, [pc, #52]	; (8003728 <HAL_TIM_MspPostInit+0xb4>)
 80036f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036fc:	23c0      	movs	r3, #192	; 0xc0
 80036fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003700:	2302      	movs	r3, #2
 8003702:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003704:	2300      	movs	r3, #0
 8003706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003708:	2300      	movs	r3, #0
 800370a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800370c:	2302      	movs	r3, #2
 800370e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003710:	f107 0314 	add.w	r3, r7, #20
 8003714:	4619      	mov	r1, r3
 8003716:	4805      	ldr	r0, [pc, #20]	; (800372c <HAL_TIM_MspPostInit+0xb8>)
 8003718:	f001 f800 	bl	800471c <HAL_GPIO_Init>
}
 800371c:	bf00      	nop
 800371e:	3728      	adds	r7, #40	; 0x28
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	40010000 	.word	0x40010000
 8003728:	40023800 	.word	0x40023800
 800372c:	40020000 	.word	0x40020000
 8003730:	40000400 	.word	0x40000400

08003734 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08a      	sub	sp, #40	; 0x28
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800373c:	f107 0314 	add.w	r3, r7, #20
 8003740:	2200      	movs	r2, #0
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	605a      	str	r2, [r3, #4]
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	60da      	str	r2, [r3, #12]
 800374a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a1d      	ldr	r2, [pc, #116]	; (80037c8 <HAL_UART_MspInit+0x94>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d134      	bne.n	80037c0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003756:	2300      	movs	r3, #0
 8003758:	613b      	str	r3, [r7, #16]
 800375a:	4b1c      	ldr	r3, [pc, #112]	; (80037cc <HAL_UART_MspInit+0x98>)
 800375c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800375e:	4a1b      	ldr	r2, [pc, #108]	; (80037cc <HAL_UART_MspInit+0x98>)
 8003760:	f043 0310 	orr.w	r3, r3, #16
 8003764:	6453      	str	r3, [r2, #68]	; 0x44
 8003766:	4b19      	ldr	r3, [pc, #100]	; (80037cc <HAL_UART_MspInit+0x98>)
 8003768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800376a:	f003 0310 	and.w	r3, r3, #16
 800376e:	613b      	str	r3, [r7, #16]
 8003770:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	4b15      	ldr	r3, [pc, #84]	; (80037cc <HAL_UART_MspInit+0x98>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377a:	4a14      	ldr	r2, [pc, #80]	; (80037cc <HAL_UART_MspInit+0x98>)
 800377c:	f043 0301 	orr.w	r3, r3, #1
 8003780:	6313      	str	r3, [r2, #48]	; 0x30
 8003782:	4b12      	ldr	r3, [pc, #72]	; (80037cc <HAL_UART_MspInit+0x98>)
 8003784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800378e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003792:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003794:	2302      	movs	r3, #2
 8003796:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003798:	2300      	movs	r3, #0
 800379a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800379c:	2303      	movs	r3, #3
 800379e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80037a0:	2307      	movs	r3, #7
 80037a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a4:	f107 0314 	add.w	r3, r7, #20
 80037a8:	4619      	mov	r1, r3
 80037aa:	4809      	ldr	r0, [pc, #36]	; (80037d0 <HAL_UART_MspInit+0x9c>)
 80037ac:	f000 ffb6 	bl	800471c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 14, 0);
 80037b0:	2200      	movs	r2, #0
 80037b2:	210e      	movs	r1, #14
 80037b4:	2025      	movs	r0, #37	; 0x25
 80037b6:	f000 fee8 	bl	800458a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80037ba:	2025      	movs	r0, #37	; 0x25
 80037bc:	f000 ff01 	bl	80045c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80037c0:	bf00      	nop
 80037c2:	3728      	adds	r7, #40	; 0x28
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	40011000 	.word	0x40011000
 80037cc:	40023800 	.word	0x40023800
 80037d0:	40020000 	.word	0x40020000

080037d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80037d8:	e7fe      	b.n	80037d8 <NMI_Handler+0x4>

080037da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037da:	b480      	push	{r7}
 80037dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037de:	e7fe      	b.n	80037de <HardFault_Handler+0x4>

080037e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037e4:	e7fe      	b.n	80037e4 <MemManage_Handler+0x4>

080037e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037e6:	b480      	push	{r7}
 80037e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037ea:	e7fe      	b.n	80037ea <BusFault_Handler+0x4>

080037ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037f0:	e7fe      	b.n	80037f0 <UsageFault_Handler+0x4>

080037f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037f2:	b480      	push	{r7}
 80037f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037f6:	bf00      	nop
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003804:	bf00      	nop
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800380e:	b480      	push	{r7}
 8003810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003812:	bf00      	nop
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003820:	f000 f9b2 	bl	8003b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003824:	bf00      	nop
 8003826:	bd80      	pop	{r7, pc}

08003828 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SR501_Pin);
 800382c:	2001      	movs	r0, #1
 800382e:	f001 f945 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003832:	bf00      	nop
 8003834:	bd80      	pop	{r7, pc}

08003836 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LSS2_Pin);
 800383a:	2002      	movs	r0, #2
 800383c:	f001 f93e 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003840:	bf00      	nop
 8003842:	bd80      	pop	{r7, pc}

08003844 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SR502_2_Pin);
 8003848:	2004      	movs	r0, #4
 800384a:	f001 f937 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800384e:	bf00      	nop
 8003850:	bd80      	pop	{r7, pc}

08003852 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LSS_Pin);
 8003856:	2008      	movs	r0, #8
 8003858:	f001 f930 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800385c:	bf00      	nop
 800385e:	bd80      	pop	{r7, pc}

08003860 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN1_Pin);
 8003864:	2010      	movs	r0, #16
 8003866:	f001 f929 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800386a:	bf00      	nop
 800386c:	bd80      	pop	{r7, pc}

0800386e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN2_Pin);
 8003872:	2020      	movs	r0, #32
 8003874:	f001 f922 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN3_Pin);
 8003878:	f44f 7080 	mov.w	r0, #256	; 0x100
 800387c:	f001 f91e 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003880:	bf00      	nop
 8003882:	bd80      	pop	{r7, pc}

08003884 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003888:	4802      	ldr	r0, [pc, #8]	; (8003894 <TIM3_IRQHandler+0x10>)
 800388a:	f002 fd17 	bl	80062bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800388e:	bf00      	nop
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	20000b1c 	.word	0x20000b1c

08003898 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800389c:	4802      	ldr	r0, [pc, #8]	; (80038a8 <SPI2_IRQHandler+0x10>)
 800389e:	f001 fe9b 	bl	80055d8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80038a2:	bf00      	nop
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	20000a34 	.word	0x20000a34

080038ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80038b0:	4802      	ldr	r0, [pc, #8]	; (80038bc <USART1_IRQHandler+0x10>)
 80038b2:	f003 fc6d 	bl	8007190 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80038b6:	bf00      	nop
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20000bf4 	.word	0x20000bf4

080038c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN5_Pin);
 80038c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80038c8:	f001 f8f8 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN6_Pin);
 80038cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80038d0:	f001 f8f4 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN4_Pin);
 80038d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80038d8:	f001 f8f0 	bl	8004abc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80038dc:	bf00      	nop
 80038de:	bd80      	pop	{r7, pc}

080038e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  return 1;
 80038e4:	2301      	movs	r3, #1
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <_kill>:

int _kill(int pid, int sig)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80038fa:	f004 fbb5 	bl	8008068 <__errno>
 80038fe:	4603      	mov	r3, r0
 8003900:	2216      	movs	r2, #22
 8003902:	601a      	str	r2, [r3, #0]
  return -1;
 8003904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003908:	4618      	mov	r0, r3
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <_exit>:

void _exit (int status)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003918:	f04f 31ff 	mov.w	r1, #4294967295
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7ff ffe7 	bl	80038f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003922:	e7fe      	b.n	8003922 <_exit+0x12>

08003924 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003930:	2300      	movs	r3, #0
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	e00a      	b.n	800394c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003936:	f3af 8000 	nop.w
 800393a:	4601      	mov	r1, r0
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	1c5a      	adds	r2, r3, #1
 8003940:	60ba      	str	r2, [r7, #8]
 8003942:	b2ca      	uxtb	r2, r1
 8003944:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	3301      	adds	r3, #1
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	429a      	cmp	r2, r3
 8003952:	dbf0      	blt.n	8003936 <_read+0x12>
  }

  return len;
 8003954:	687b      	ldr	r3, [r7, #4]
}
 8003956:	4618      	mov	r0, r3
 8003958:	3718      	adds	r7, #24
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b086      	sub	sp, #24
 8003962:	af00      	add	r7, sp, #0
 8003964:	60f8      	str	r0, [r7, #12]
 8003966:	60b9      	str	r1, [r7, #8]
 8003968:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800396a:	2300      	movs	r3, #0
 800396c:	617b      	str	r3, [r7, #20]
 800396e:	e009      	b.n	8003984 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	1c5a      	adds	r2, r3, #1
 8003974:	60ba      	str	r2, [r7, #8]
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	4618      	mov	r0, r3
 800397a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	3301      	adds	r3, #1
 8003982:	617b      	str	r3, [r7, #20]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	429a      	cmp	r2, r3
 800398a:	dbf1      	blt.n	8003970 <_write+0x12>
  }
  return len;
 800398c:	687b      	ldr	r3, [r7, #4]
}
 800398e:	4618      	mov	r0, r3
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <_close>:

int _close(int file)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800399e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039ae:	b480      	push	{r7}
 80039b0:	b083      	sub	sp, #12
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
 80039b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039be:	605a      	str	r2, [r3, #4]
  return 0;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr

080039ce <_isatty>:

int _isatty(int file)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b083      	sub	sp, #12
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039d6:	2301      	movs	r3, #1
}
 80039d8:	4618      	mov	r0, r3
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3714      	adds	r7, #20
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
	...

08003a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a08:	4a14      	ldr	r2, [pc, #80]	; (8003a5c <_sbrk+0x5c>)
 8003a0a:	4b15      	ldr	r3, [pc, #84]	; (8003a60 <_sbrk+0x60>)
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a14:	4b13      	ldr	r3, [pc, #76]	; (8003a64 <_sbrk+0x64>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d102      	bne.n	8003a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a1c:	4b11      	ldr	r3, [pc, #68]	; (8003a64 <_sbrk+0x64>)
 8003a1e:	4a12      	ldr	r2, [pc, #72]	; (8003a68 <_sbrk+0x68>)
 8003a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a22:	4b10      	ldr	r3, [pc, #64]	; (8003a64 <_sbrk+0x64>)
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4413      	add	r3, r2
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d207      	bcs.n	8003a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a30:	f004 fb1a 	bl	8008068 <__errno>
 8003a34:	4603      	mov	r3, r0
 8003a36:	220c      	movs	r2, #12
 8003a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a3e:	e009      	b.n	8003a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a40:	4b08      	ldr	r3, [pc, #32]	; (8003a64 <_sbrk+0x64>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a46:	4b07      	ldr	r3, [pc, #28]	; (8003a64 <_sbrk+0x64>)
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	4a05      	ldr	r2, [pc, #20]	; (8003a64 <_sbrk+0x64>)
 8003a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a52:	68fb      	ldr	r3, [r7, #12]
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3718      	adds	r7, #24
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	20010000 	.word	0x20010000
 8003a60:	00000400 	.word	0x00000400
 8003a64:	20001160 	.word	0x20001160
 8003a68:	200011a8 	.word	0x200011a8

08003a6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a70:	4b06      	ldr	r3, [pc, #24]	; (8003a8c <SystemInit+0x20>)
 8003a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a76:	4a05      	ldr	r2, [pc, #20]	; (8003a8c <SystemInit+0x20>)
 8003a78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a80:	bf00      	nop
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	e000ed00 	.word	0xe000ed00

08003a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003a90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ac8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a94:	480d      	ldr	r0, [pc, #52]	; (8003acc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a96:	490e      	ldr	r1, [pc, #56]	; (8003ad0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a98:	4a0e      	ldr	r2, [pc, #56]	; (8003ad4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a9c:	e002      	b.n	8003aa4 <LoopCopyDataInit>

08003a9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003aa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aa2:	3304      	adds	r3, #4

08003aa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003aa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003aa8:	d3f9      	bcc.n	8003a9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aaa:	4a0b      	ldr	r2, [pc, #44]	; (8003ad8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003aac:	4c0b      	ldr	r4, [pc, #44]	; (8003adc <LoopFillZerobss+0x26>)
  movs r3, #0
 8003aae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ab0:	e001      	b.n	8003ab6 <LoopFillZerobss>

08003ab2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ab2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ab4:	3204      	adds	r2, #4

08003ab6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ab6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ab8:	d3fb      	bcc.n	8003ab2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003aba:	f7ff ffd7 	bl	8003a6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003abe:	f004 fad9 	bl	8008074 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ac2:	f7fd fc5b 	bl	800137c <main>
  bx  lr    
 8003ac6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003ac8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ad0:	200009c4 	.word	0x200009c4
  ldr r2, =_sidata
 8003ad4:	08010388 	.word	0x08010388
  ldr r2, =_sbss
 8003ad8:	200009c4 	.word	0x200009c4
  ldr r4, =_ebss
 8003adc:	200011a4 	.word	0x200011a4

08003ae0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ae0:	e7fe      	b.n	8003ae0 <ADC_IRQHandler>
	...

08003ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ae8:	4b0e      	ldr	r3, [pc, #56]	; (8003b24 <HAL_Init+0x40>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a0d      	ldr	r2, [pc, #52]	; (8003b24 <HAL_Init+0x40>)
 8003aee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003af2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003af4:	4b0b      	ldr	r3, [pc, #44]	; (8003b24 <HAL_Init+0x40>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a0a      	ldr	r2, [pc, #40]	; (8003b24 <HAL_Init+0x40>)
 8003afa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003afe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b00:	4b08      	ldr	r3, [pc, #32]	; (8003b24 <HAL_Init+0x40>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a07      	ldr	r2, [pc, #28]	; (8003b24 <HAL_Init+0x40>)
 8003b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b0c:	2003      	movs	r0, #3
 8003b0e:	f000 fd31 	bl	8004574 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b12:	200f      	movs	r0, #15
 8003b14:	f000 f808 	bl	8003b28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b18:	f7ff fc20 	bl	800335c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40023c00 	.word	0x40023c00

08003b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b30:	4b12      	ldr	r3, [pc, #72]	; (8003b7c <HAL_InitTick+0x54>)
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	4b12      	ldr	r3, [pc, #72]	; (8003b80 <HAL_InitTick+0x58>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	4619      	mov	r1, r3
 8003b3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b46:	4618      	mov	r0, r3
 8003b48:	f000 fd49 	bl	80045de <HAL_SYSTICK_Config>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e00e      	b.n	8003b74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b0f      	cmp	r3, #15
 8003b5a:	d80a      	bhi.n	8003b72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	f04f 30ff 	mov.w	r0, #4294967295
 8003b64:	f000 fd11 	bl	800458a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b68:	4a06      	ldr	r2, [pc, #24]	; (8003b84 <HAL_InitTick+0x5c>)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	e000      	b.n	8003b74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3708      	adds	r7, #8
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	20000004 	.word	0x20000004
 8003b80:	2000000c 	.word	0x2000000c
 8003b84:	20000008 	.word	0x20000008

08003b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b8c:	4b06      	ldr	r3, [pc, #24]	; (8003ba8 <HAL_IncTick+0x20>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	461a      	mov	r2, r3
 8003b92:	4b06      	ldr	r3, [pc, #24]	; (8003bac <HAL_IncTick+0x24>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4413      	add	r3, r2
 8003b98:	4a04      	ldr	r2, [pc, #16]	; (8003bac <HAL_IncTick+0x24>)
 8003b9a:	6013      	str	r3, [r2, #0]
}
 8003b9c:	bf00      	nop
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	2000000c 	.word	0x2000000c
 8003bac:	20001164 	.word	0x20001164

08003bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8003bb4:	4b03      	ldr	r3, [pc, #12]	; (8003bc4 <HAL_GetTick+0x14>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	20001164 	.word	0x20001164

08003bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bd0:	f7ff ffee 	bl	8003bb0 <HAL_GetTick>
 8003bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be0:	d005      	beq.n	8003bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003be2:	4b0a      	ldr	r3, [pc, #40]	; (8003c0c <HAL_Delay+0x44>)
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4413      	add	r3, r2
 8003bec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bee:	bf00      	nop
 8003bf0:	f7ff ffde 	bl	8003bb0 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d8f7      	bhi.n	8003bf0 <HAL_Delay+0x28>
  {
  }
}
 8003c00:	bf00      	nop
 8003c02:	bf00      	nop
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	2000000c 	.word	0x2000000c

08003c10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e033      	b.n	8003c8e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d109      	bne.n	8003c42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f7ff fbbc 	bl	80033ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d118      	bne.n	8003c80 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c56:	f023 0302 	bic.w	r3, r3, #2
 8003c5a:	f043 0202 	orr.w	r2, r3, #2
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 faba 	bl	80041dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c72:	f023 0303 	bic.w	r3, r3, #3
 8003c76:	f043 0201 	orr.w	r2, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	641a      	str	r2, [r3, #64]	; 0x40
 8003c7e:	e001      	b.n	8003c84 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
	...

08003c98 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <HAL_ADC_Start+0x1a>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e097      	b.n	8003de2 <HAL_ADC_Start+0x14a>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d018      	beq.n	8003cfa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689a      	ldr	r2, [r3, #8]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003cd8:	4b45      	ldr	r3, [pc, #276]	; (8003df0 <HAL_ADC_Start+0x158>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a45      	ldr	r2, [pc, #276]	; (8003df4 <HAL_ADC_Start+0x15c>)
 8003cde:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce2:	0c9a      	lsrs	r2, r3, #18
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	005b      	lsls	r3, r3, #1
 8003ce8:	4413      	add	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003cec:	e002      	b.n	8003cf4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f9      	bne.n	8003cee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d15f      	bne.n	8003dc8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003d10:	f023 0301 	bic.w	r3, r3, #1
 8003d14:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d007      	beq.n	8003d3a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d32:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d46:	d106      	bne.n	8003d56 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4c:	f023 0206 	bic.w	r2, r3, #6
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	645a      	str	r2, [r3, #68]	; 0x44
 8003d54:	e002      	b.n	8003d5c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d64:	4b24      	ldr	r3, [pc, #144]	; (8003df8 <HAL_ADC_Start+0x160>)
 8003d66:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003d70:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f003 031f 	and.w	r3, r3, #31
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10f      	bne.n	8003d9e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d129      	bne.n	8003de0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	e020      	b.n	8003de0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a16      	ldr	r2, [pc, #88]	; (8003dfc <HAL_ADC_Start+0x164>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d11b      	bne.n	8003de0 <HAL_ADC_Start+0x148>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d114      	bne.n	8003de0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003dc4:	609a      	str	r2, [r3, #8]
 8003dc6:	e00b      	b.n	8003de0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dcc:	f043 0210 	orr.w	r2, r3, #16
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd8:	f043 0201 	orr.w	r2, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	20000004 	.word	0x20000004
 8003df4:	431bde83 	.word	0x431bde83
 8003df8:	40012300 	.word	0x40012300
 8003dfc:	40012000 	.word	0x40012000

08003e00 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_ADC_Stop+0x16>
 8003e12:	2302      	movs	r3, #2
 8003e14:	e021      	b.n	8003e5a <HAL_ADC_Stop+0x5a>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 0201 	bic.w	r2, r2, #1
 8003e2c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d109      	bne.n	8003e50 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e40:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003e44:	f023 0301 	bic.w	r3, r3, #1
 8003e48:	f043 0201 	orr.w	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b084      	sub	sp, #16
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
 8003e6e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003e70:	2300      	movs	r3, #0
 8003e72:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e82:	d113      	bne.n	8003eac <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e92:	d10b      	bne.n	8003eac <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e98:	f043 0220 	orr.w	r2, r3, #32
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e063      	b.n	8003f74 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003eac:	f7ff fe80 	bl	8003bb0 <HAL_GetTick>
 8003eb0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003eb2:	e021      	b.n	8003ef8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eba:	d01d      	beq.n	8003ef8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d007      	beq.n	8003ed2 <HAL_ADC_PollForConversion+0x6c>
 8003ec2:	f7ff fe75 	bl	8003bb0 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d212      	bcs.n	8003ef8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d00b      	beq.n	8003ef8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee4:	f043 0204 	orr.w	r2, r3, #4
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e03d      	b.n	8003f74 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d1d6      	bne.n	8003eb4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f06f 0212 	mvn.w	r2, #18
 8003f0e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f14:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d123      	bne.n	8003f72 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d11f      	bne.n	8003f72 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f38:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d006      	beq.n	8003f4e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d111      	bne.n	8003f72 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d105      	bne.n	8003f72 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	f043 0201 	orr.w	r2, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3710      	adds	r7, #16
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
	...

08003f98 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d101      	bne.n	8003fb4 <HAL_ADC_ConfigChannel+0x1c>
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	e105      	b.n	80041c0 <HAL_ADC_ConfigChannel+0x228>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b09      	cmp	r3, #9
 8003fc2:	d925      	bls.n	8004010 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68d9      	ldr	r1, [r3, #12]
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	4413      	add	r3, r2
 8003fd8:	3b1e      	subs	r3, #30
 8003fda:	2207      	movs	r2, #7
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	43da      	mvns	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	400a      	ands	r2, r1
 8003fe8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68d9      	ldr	r1, [r3, #12]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	4403      	add	r3, r0
 8004002:	3b1e      	subs	r3, #30
 8004004:	409a      	lsls	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	60da      	str	r2, [r3, #12]
 800400e:	e022      	b.n	8004056 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6919      	ldr	r1, [r3, #16]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	b29b      	uxth	r3, r3
 800401c:	461a      	mov	r2, r3
 800401e:	4613      	mov	r3, r2
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	4413      	add	r3, r2
 8004024:	2207      	movs	r2, #7
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	43da      	mvns	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	400a      	ands	r2, r1
 8004032:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6919      	ldr	r1, [r3, #16]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	b29b      	uxth	r3, r3
 8004044:	4618      	mov	r0, r3
 8004046:	4603      	mov	r3, r0
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	4403      	add	r3, r0
 800404c:	409a      	lsls	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2b06      	cmp	r3, #6
 800405c:	d824      	bhi.n	80040a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	4613      	mov	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4413      	add	r3, r2
 800406e:	3b05      	subs	r3, #5
 8004070:	221f      	movs	r2, #31
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	43da      	mvns	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	400a      	ands	r2, r1
 800407e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	b29b      	uxth	r3, r3
 800408c:	4618      	mov	r0, r3
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	4613      	mov	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	3b05      	subs	r3, #5
 800409a:	fa00 f203 	lsl.w	r2, r0, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	635a      	str	r2, [r3, #52]	; 0x34
 80040a6:	e04c      	b.n	8004142 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	2b0c      	cmp	r3, #12
 80040ae:	d824      	bhi.n	80040fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4413      	add	r3, r2
 80040c0:	3b23      	subs	r3, #35	; 0x23
 80040c2:	221f      	movs	r2, #31
 80040c4:	fa02 f303 	lsl.w	r3, r2, r3
 80040c8:	43da      	mvns	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	400a      	ands	r2, r1
 80040d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	b29b      	uxth	r3, r3
 80040de:	4618      	mov	r0, r3
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	3b23      	subs	r3, #35	; 0x23
 80040ec:	fa00 f203 	lsl.w	r2, r0, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	631a      	str	r2, [r3, #48]	; 0x30
 80040f8:	e023      	b.n	8004142 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	4613      	mov	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4413      	add	r3, r2
 800410a:	3b41      	subs	r3, #65	; 0x41
 800410c:	221f      	movs	r2, #31
 800410e:	fa02 f303 	lsl.w	r3, r2, r3
 8004112:	43da      	mvns	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	400a      	ands	r2, r1
 800411a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	b29b      	uxth	r3, r3
 8004128:	4618      	mov	r0, r3
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685a      	ldr	r2, [r3, #4]
 800412e:	4613      	mov	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4413      	add	r3, r2
 8004134:	3b41      	subs	r3, #65	; 0x41
 8004136:	fa00 f203 	lsl.w	r2, r0, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004142:	4b22      	ldr	r3, [pc, #136]	; (80041cc <HAL_ADC_ConfigChannel+0x234>)
 8004144:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a21      	ldr	r2, [pc, #132]	; (80041d0 <HAL_ADC_ConfigChannel+0x238>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d109      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x1cc>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2b12      	cmp	r3, #18
 8004156:	d105      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a19      	ldr	r2, [pc, #100]	; (80041d0 <HAL_ADC_ConfigChannel+0x238>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d123      	bne.n	80041b6 <HAL_ADC_ConfigChannel+0x21e>
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2b10      	cmp	r3, #16
 8004174:	d003      	beq.n	800417e <HAL_ADC_ConfigChannel+0x1e6>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b11      	cmp	r3, #17
 800417c:	d11b      	bne.n	80041b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b10      	cmp	r3, #16
 8004190:	d111      	bne.n	80041b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004192:	4b10      	ldr	r3, [pc, #64]	; (80041d4 <HAL_ADC_ConfigChannel+0x23c>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a10      	ldr	r2, [pc, #64]	; (80041d8 <HAL_ADC_ConfigChannel+0x240>)
 8004198:	fba2 2303 	umull	r2, r3, r2, r3
 800419c:	0c9a      	lsrs	r2, r3, #18
 800419e:	4613      	mov	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4413      	add	r3, r2
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041a8:	e002      	b.n	80041b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f9      	bne.n	80041aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	40012300 	.word	0x40012300
 80041d0:	40012000 	.word	0x40012000
 80041d4:	20000004 	.word	0x20000004
 80041d8:	431bde83 	.word	0x431bde83

080041dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80041e4:	4b79      	ldr	r3, [pc, #484]	; (80043cc <ADC_Init+0x1f0>)
 80041e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	431a      	orrs	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004210:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6859      	ldr	r1, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	021a      	lsls	r2, r3, #8
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	430a      	orrs	r2, r1
 8004224:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004234:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6859      	ldr	r1, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	430a      	orrs	r2, r1
 8004246:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689a      	ldr	r2, [r3, #8]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004256:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6899      	ldr	r1, [r3, #8]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68da      	ldr	r2, [r3, #12]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	430a      	orrs	r2, r1
 8004268:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426e:	4a58      	ldr	r2, [pc, #352]	; (80043d0 <ADC_Init+0x1f4>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d022      	beq.n	80042ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689a      	ldr	r2, [r3, #8]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004282:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6899      	ldr	r1, [r3, #8]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6899      	ldr	r1, [r3, #8]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	609a      	str	r2, [r3, #8]
 80042b8:	e00f      	b.n	80042da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689a      	ldr	r2, [r3, #8]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689a      	ldr	r2, [r3, #8]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0202 	bic.w	r2, r2, #2
 80042e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	6899      	ldr	r1, [r3, #8]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	7e1b      	ldrb	r3, [r3, #24]
 80042f4:	005a      	lsls	r2, r3, #1
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	430a      	orrs	r2, r1
 80042fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d01b      	beq.n	8004340 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004316:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004326:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6859      	ldr	r1, [r3, #4]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004332:	3b01      	subs	r3, #1
 8004334:	035a      	lsls	r2, r3, #13
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	605a      	str	r2, [r3, #4]
 800433e:	e007      	b.n	8004350 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800434e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800435e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	69db      	ldr	r3, [r3, #28]
 800436a:	3b01      	subs	r3, #1
 800436c:	051a      	lsls	r2, r3, #20
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	689a      	ldr	r2, [r3, #8]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004384:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6899      	ldr	r1, [r3, #8]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004392:	025a      	lsls	r2, r3, #9
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689a      	ldr	r2, [r3, #8]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6899      	ldr	r1, [r3, #8]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	029a      	lsls	r2, r3, #10
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
}
 80043c0:	bf00      	nop
 80043c2:	3714      	adds	r7, #20
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	40012300 	.word	0x40012300
 80043d0:	0f000001 	.word	0x0f000001

080043d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f003 0307 	and.w	r3, r3, #7
 80043e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043e4:	4b0c      	ldr	r3, [pc, #48]	; (8004418 <__NVIC_SetPriorityGrouping+0x44>)
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043f0:	4013      	ands	r3, r2
 80043f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004406:	4a04      	ldr	r2, [pc, #16]	; (8004418 <__NVIC_SetPriorityGrouping+0x44>)
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	60d3      	str	r3, [r2, #12]
}
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr
 8004418:	e000ed00 	.word	0xe000ed00

0800441c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004420:	4b04      	ldr	r3, [pc, #16]	; (8004434 <__NVIC_GetPriorityGrouping+0x18>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	0a1b      	lsrs	r3, r3, #8
 8004426:	f003 0307 	and.w	r3, r3, #7
}
 800442a:	4618      	mov	r0, r3
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr
 8004434:	e000ed00 	.word	0xe000ed00

08004438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	4603      	mov	r3, r0
 8004440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004446:	2b00      	cmp	r3, #0
 8004448:	db0b      	blt.n	8004462 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800444a:	79fb      	ldrb	r3, [r7, #7]
 800444c:	f003 021f 	and.w	r2, r3, #31
 8004450:	4907      	ldr	r1, [pc, #28]	; (8004470 <__NVIC_EnableIRQ+0x38>)
 8004452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004456:	095b      	lsrs	r3, r3, #5
 8004458:	2001      	movs	r0, #1
 800445a:	fa00 f202 	lsl.w	r2, r0, r2
 800445e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004462:	bf00      	nop
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	e000e100 	.word	0xe000e100

08004474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	4603      	mov	r3, r0
 800447c:	6039      	str	r1, [r7, #0]
 800447e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004484:	2b00      	cmp	r3, #0
 8004486:	db0a      	blt.n	800449e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	b2da      	uxtb	r2, r3
 800448c:	490c      	ldr	r1, [pc, #48]	; (80044c0 <__NVIC_SetPriority+0x4c>)
 800448e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004492:	0112      	lsls	r2, r2, #4
 8004494:	b2d2      	uxtb	r2, r2
 8004496:	440b      	add	r3, r1
 8004498:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800449c:	e00a      	b.n	80044b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	4908      	ldr	r1, [pc, #32]	; (80044c4 <__NVIC_SetPriority+0x50>)
 80044a4:	79fb      	ldrb	r3, [r7, #7]
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	3b04      	subs	r3, #4
 80044ac:	0112      	lsls	r2, r2, #4
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	440b      	add	r3, r1
 80044b2:	761a      	strb	r2, [r3, #24]
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr
 80044c0:	e000e100 	.word	0xe000e100
 80044c4:	e000ed00 	.word	0xe000ed00

080044c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b089      	sub	sp, #36	; 0x24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	f1c3 0307 	rsb	r3, r3, #7
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	bf28      	it	cs
 80044e6:	2304      	movcs	r3, #4
 80044e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	3304      	adds	r3, #4
 80044ee:	2b06      	cmp	r3, #6
 80044f0:	d902      	bls.n	80044f8 <NVIC_EncodePriority+0x30>
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	3b03      	subs	r3, #3
 80044f6:	e000      	b.n	80044fa <NVIC_EncodePriority+0x32>
 80044f8:	2300      	movs	r3, #0
 80044fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	fa02 f303 	lsl.w	r3, r2, r3
 8004506:	43da      	mvns	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	401a      	ands	r2, r3
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004510:	f04f 31ff 	mov.w	r1, #4294967295
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	fa01 f303 	lsl.w	r3, r1, r3
 800451a:	43d9      	mvns	r1, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004520:	4313      	orrs	r3, r2
         );
}
 8004522:	4618      	mov	r0, r3
 8004524:	3724      	adds	r7, #36	; 0x24
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
	...

08004530 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	3b01      	subs	r3, #1
 800453c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004540:	d301      	bcc.n	8004546 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004542:	2301      	movs	r3, #1
 8004544:	e00f      	b.n	8004566 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004546:	4a0a      	ldr	r2, [pc, #40]	; (8004570 <SysTick_Config+0x40>)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	3b01      	subs	r3, #1
 800454c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800454e:	210f      	movs	r1, #15
 8004550:	f04f 30ff 	mov.w	r0, #4294967295
 8004554:	f7ff ff8e 	bl	8004474 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004558:	4b05      	ldr	r3, [pc, #20]	; (8004570 <SysTick_Config+0x40>)
 800455a:	2200      	movs	r2, #0
 800455c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800455e:	4b04      	ldr	r3, [pc, #16]	; (8004570 <SysTick_Config+0x40>)
 8004560:	2207      	movs	r2, #7
 8004562:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3708      	adds	r7, #8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	e000e010 	.word	0xe000e010

08004574 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f7ff ff29 	bl	80043d4 <__NVIC_SetPriorityGrouping>
}
 8004582:	bf00      	nop
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800458a:	b580      	push	{r7, lr}
 800458c:	b086      	sub	sp, #24
 800458e:	af00      	add	r7, sp, #0
 8004590:	4603      	mov	r3, r0
 8004592:	60b9      	str	r1, [r7, #8]
 8004594:	607a      	str	r2, [r7, #4]
 8004596:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004598:	2300      	movs	r3, #0
 800459a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800459c:	f7ff ff3e 	bl	800441c <__NVIC_GetPriorityGrouping>
 80045a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	68b9      	ldr	r1, [r7, #8]
 80045a6:	6978      	ldr	r0, [r7, #20]
 80045a8:	f7ff ff8e 	bl	80044c8 <NVIC_EncodePriority>
 80045ac:	4602      	mov	r2, r0
 80045ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045b2:	4611      	mov	r1, r2
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7ff ff5d 	bl	8004474 <__NVIC_SetPriority>
}
 80045ba:	bf00      	nop
 80045bc:	3718      	adds	r7, #24
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b082      	sub	sp, #8
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	4603      	mov	r3, r0
 80045ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff ff31 	bl	8004438 <__NVIC_EnableIRQ>
}
 80045d6:	bf00      	nop
 80045d8:	3708      	adds	r7, #8
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b082      	sub	sp, #8
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7ff ffa2 	bl	8004530 <SysTick_Config>
 80045ec:	4603      	mov	r3, r0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3708      	adds	r7, #8
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b084      	sub	sp, #16
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004602:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004604:	f7ff fad4 	bl	8003bb0 <HAL_GetTick>
 8004608:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d008      	beq.n	8004628 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2280      	movs	r2, #128	; 0x80
 800461a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e052      	b.n	80046ce <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f022 0216 	bic.w	r2, r2, #22
 8004636:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	695a      	ldr	r2, [r3, #20]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004646:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464c:	2b00      	cmp	r3, #0
 800464e:	d103      	bne.n	8004658 <HAL_DMA_Abort+0x62>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f022 0208 	bic.w	r2, r2, #8
 8004666:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0201 	bic.w	r2, r2, #1
 8004676:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004678:	e013      	b.n	80046a2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800467a:	f7ff fa99 	bl	8003bb0 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b05      	cmp	r3, #5
 8004686:	d90c      	bls.n	80046a2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2220      	movs	r2, #32
 800468c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2203      	movs	r2, #3
 8004692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e015      	b.n	80046ce <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1e4      	bne.n	800467a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b4:	223f      	movs	r2, #63	; 0x3f
 80046b6:	409a      	lsls	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046d6:	b480      	push	{r7}
 80046d8:	b083      	sub	sp, #12
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d004      	beq.n	80046f4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2280      	movs	r2, #128	; 0x80
 80046ee:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e00c      	b.n	800470e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2205      	movs	r2, #5
 80046f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 0201 	bic.w	r2, r2, #1
 800470a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
	...

0800471c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800471c:	b480      	push	{r7}
 800471e:	b089      	sub	sp, #36	; 0x24
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004726:	2300      	movs	r3, #0
 8004728:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800472a:	2300      	movs	r3, #0
 800472c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800472e:	2300      	movs	r3, #0
 8004730:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004732:	2300      	movs	r3, #0
 8004734:	61fb      	str	r3, [r7, #28]
 8004736:	e159      	b.n	80049ec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004738:	2201      	movs	r2, #1
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	fa02 f303 	lsl.w	r3, r2, r3
 8004740:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	4013      	ands	r3, r2
 800474a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	429a      	cmp	r2, r3
 8004752:	f040 8148 	bne.w	80049e6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f003 0303 	and.w	r3, r3, #3
 800475e:	2b01      	cmp	r3, #1
 8004760:	d005      	beq.n	800476e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800476a:	2b02      	cmp	r3, #2
 800476c:	d130      	bne.n	80047d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	2203      	movs	r2, #3
 800477a:	fa02 f303 	lsl.w	r3, r2, r3
 800477e:	43db      	mvns	r3, r3
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	4013      	ands	r3, r2
 8004784:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	68da      	ldr	r2, [r3, #12]
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	fa02 f303 	lsl.w	r3, r2, r3
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	4313      	orrs	r3, r2
 8004796:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047a4:	2201      	movs	r2, #1
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ac:	43db      	mvns	r3, r3
 80047ae:	69ba      	ldr	r2, [r7, #24]
 80047b0:	4013      	ands	r3, r2
 80047b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	091b      	lsrs	r3, r3, #4
 80047ba:	f003 0201 	and.w	r2, r3, #1
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f003 0303 	and.w	r3, r3, #3
 80047d8:	2b03      	cmp	r3, #3
 80047da:	d017      	beq.n	800480c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	2203      	movs	r2, #3
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	43db      	mvns	r3, r3
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	4013      	ands	r3, r2
 80047f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	689a      	ldr	r2, [r3, #8]
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	4313      	orrs	r3, r2
 8004804:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	69ba      	ldr	r2, [r7, #24]
 800480a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 0303 	and.w	r3, r3, #3
 8004814:	2b02      	cmp	r3, #2
 8004816:	d123      	bne.n	8004860 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	08da      	lsrs	r2, r3, #3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3208      	adds	r2, #8
 8004820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004824:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	f003 0307 	and.w	r3, r3, #7
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	220f      	movs	r2, #15
 8004830:	fa02 f303 	lsl.w	r3, r2, r3
 8004834:	43db      	mvns	r3, r3
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	4013      	ands	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	691a      	ldr	r2, [r3, #16]
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	f003 0307 	and.w	r3, r3, #7
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	fa02 f303 	lsl.w	r3, r2, r3
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	4313      	orrs	r3, r2
 8004850:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	08da      	lsrs	r2, r3, #3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	3208      	adds	r2, #8
 800485a:	69b9      	ldr	r1, [r7, #24]
 800485c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	2203      	movs	r2, #3
 800486c:	fa02 f303 	lsl.w	r3, r2, r3
 8004870:	43db      	mvns	r3, r3
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	4013      	ands	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f003 0203 	and.w	r2, r3, #3
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	4313      	orrs	r3, r2
 800488c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 80a2 	beq.w	80049e6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048a2:	2300      	movs	r3, #0
 80048a4:	60fb      	str	r3, [r7, #12]
 80048a6:	4b57      	ldr	r3, [pc, #348]	; (8004a04 <HAL_GPIO_Init+0x2e8>)
 80048a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048aa:	4a56      	ldr	r2, [pc, #344]	; (8004a04 <HAL_GPIO_Init+0x2e8>)
 80048ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048b0:	6453      	str	r3, [r2, #68]	; 0x44
 80048b2:	4b54      	ldr	r3, [pc, #336]	; (8004a04 <HAL_GPIO_Init+0x2e8>)
 80048b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048be:	4a52      	ldr	r2, [pc, #328]	; (8004a08 <HAL_GPIO_Init+0x2ec>)
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	089b      	lsrs	r3, r3, #2
 80048c4:	3302      	adds	r3, #2
 80048c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	f003 0303 	and.w	r3, r3, #3
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	220f      	movs	r2, #15
 80048d6:	fa02 f303 	lsl.w	r3, r2, r3
 80048da:	43db      	mvns	r3, r3
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	4013      	ands	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a49      	ldr	r2, [pc, #292]	; (8004a0c <HAL_GPIO_Init+0x2f0>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d019      	beq.n	800491e <HAL_GPIO_Init+0x202>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a48      	ldr	r2, [pc, #288]	; (8004a10 <HAL_GPIO_Init+0x2f4>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d013      	beq.n	800491a <HAL_GPIO_Init+0x1fe>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a47      	ldr	r2, [pc, #284]	; (8004a14 <HAL_GPIO_Init+0x2f8>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d00d      	beq.n	8004916 <HAL_GPIO_Init+0x1fa>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a46      	ldr	r2, [pc, #280]	; (8004a18 <HAL_GPIO_Init+0x2fc>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d007      	beq.n	8004912 <HAL_GPIO_Init+0x1f6>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a45      	ldr	r2, [pc, #276]	; (8004a1c <HAL_GPIO_Init+0x300>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d101      	bne.n	800490e <HAL_GPIO_Init+0x1f2>
 800490a:	2304      	movs	r3, #4
 800490c:	e008      	b.n	8004920 <HAL_GPIO_Init+0x204>
 800490e:	2307      	movs	r3, #7
 8004910:	e006      	b.n	8004920 <HAL_GPIO_Init+0x204>
 8004912:	2303      	movs	r3, #3
 8004914:	e004      	b.n	8004920 <HAL_GPIO_Init+0x204>
 8004916:	2302      	movs	r3, #2
 8004918:	e002      	b.n	8004920 <HAL_GPIO_Init+0x204>
 800491a:	2301      	movs	r3, #1
 800491c:	e000      	b.n	8004920 <HAL_GPIO_Init+0x204>
 800491e:	2300      	movs	r3, #0
 8004920:	69fa      	ldr	r2, [r7, #28]
 8004922:	f002 0203 	and.w	r2, r2, #3
 8004926:	0092      	lsls	r2, r2, #2
 8004928:	4093      	lsls	r3, r2
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	4313      	orrs	r3, r2
 800492e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004930:	4935      	ldr	r1, [pc, #212]	; (8004a08 <HAL_GPIO_Init+0x2ec>)
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	089b      	lsrs	r3, r3, #2
 8004936:	3302      	adds	r3, #2
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800493e:	4b38      	ldr	r3, [pc, #224]	; (8004a20 <HAL_GPIO_Init+0x304>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	43db      	mvns	r3, r3
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	4013      	ands	r3, r2
 800494c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d003      	beq.n	8004962 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800495a:	69ba      	ldr	r2, [r7, #24]
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004962:	4a2f      	ldr	r2, [pc, #188]	; (8004a20 <HAL_GPIO_Init+0x304>)
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004968:	4b2d      	ldr	r3, [pc, #180]	; (8004a20 <HAL_GPIO_Init+0x304>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	43db      	mvns	r3, r3
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4013      	ands	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d003      	beq.n	800498c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	4313      	orrs	r3, r2
 800498a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800498c:	4a24      	ldr	r2, [pc, #144]	; (8004a20 <HAL_GPIO_Init+0x304>)
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004992:	4b23      	ldr	r3, [pc, #140]	; (8004a20 <HAL_GPIO_Init+0x304>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	43db      	mvns	r3, r3
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	4013      	ands	r3, r2
 80049a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80049ae:	69ba      	ldr	r2, [r7, #24]
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049b6:	4a1a      	ldr	r2, [pc, #104]	; (8004a20 <HAL_GPIO_Init+0x304>)
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049bc:	4b18      	ldr	r3, [pc, #96]	; (8004a20 <HAL_GPIO_Init+0x304>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	43db      	mvns	r3, r3
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	4013      	ands	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d003      	beq.n	80049e0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	4313      	orrs	r3, r2
 80049de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049e0:	4a0f      	ldr	r2, [pc, #60]	; (8004a20 <HAL_GPIO_Init+0x304>)
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	3301      	adds	r3, #1
 80049ea:	61fb      	str	r3, [r7, #28]
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	2b0f      	cmp	r3, #15
 80049f0:	f67f aea2 	bls.w	8004738 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049f4:	bf00      	nop
 80049f6:	bf00      	nop
 80049f8:	3724      	adds	r7, #36	; 0x24
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40023800 	.word	0x40023800
 8004a08:	40013800 	.word	0x40013800
 8004a0c:	40020000 	.word	0x40020000
 8004a10:	40020400 	.word	0x40020400
 8004a14:	40020800 	.word	0x40020800
 8004a18:	40020c00 	.word	0x40020c00
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	40013c00 	.word	0x40013c00

08004a24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	887b      	ldrh	r3, [r7, #2]
 8004a36:	4013      	ands	r3, r2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d002      	beq.n	8004a42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	73fb      	strb	r3, [r7, #15]
 8004a40:	e001      	b.n	8004a46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a42:	2300      	movs	r3, #0
 8004a44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3714      	adds	r7, #20
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	807b      	strh	r3, [r7, #2]
 8004a60:	4613      	mov	r3, r2
 8004a62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a64:	787b      	ldrb	r3, [r7, #1]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a6a:	887a      	ldrh	r2, [r7, #2]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a70:	e003      	b.n	8004a7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a72:	887b      	ldrh	r3, [r7, #2]
 8004a74:	041a      	lsls	r2, r3, #16
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	619a      	str	r2, [r3, #24]
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b085      	sub	sp, #20
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a98:	887a      	ldrh	r2, [r7, #2]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	041a      	lsls	r2, r3, #16
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	43d9      	mvns	r1, r3
 8004aa4:	887b      	ldrh	r3, [r7, #2]
 8004aa6:	400b      	ands	r3, r1
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	619a      	str	r2, [r3, #24]
}
 8004aae:	bf00      	nop
 8004ab0:	3714      	adds	r7, #20
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
	...

08004abc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004ac6:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ac8:	695a      	ldr	r2, [r3, #20]
 8004aca:	88fb      	ldrh	r3, [r7, #6]
 8004acc:	4013      	ands	r3, r2
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d006      	beq.n	8004ae0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ad2:	4a05      	ldr	r2, [pc, #20]	; (8004ae8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ad4:	88fb      	ldrh	r3, [r7, #6]
 8004ad6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ad8:	88fb      	ldrh	r3, [r7, #6]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fe faa4 	bl	8003028 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ae0:	bf00      	nop
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	40013c00 	.word	0x40013c00

08004aec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e267      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d075      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b0a:	4b88      	ldr	r3, [pc, #544]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 030c 	and.w	r3, r3, #12
 8004b12:	2b04      	cmp	r3, #4
 8004b14:	d00c      	beq.n	8004b30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b16:	4b85      	ldr	r3, [pc, #532]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d112      	bne.n	8004b48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b22:	4b82      	ldr	r3, [pc, #520]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b2e:	d10b      	bne.n	8004b48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b30:	4b7e      	ldr	r3, [pc, #504]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d05b      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x108>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d157      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e242      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b50:	d106      	bne.n	8004b60 <HAL_RCC_OscConfig+0x74>
 8004b52:	4b76      	ldr	r3, [pc, #472]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a75      	ldr	r2, [pc, #468]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	e01d      	b.n	8004b9c <HAL_RCC_OscConfig+0xb0>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b68:	d10c      	bne.n	8004b84 <HAL_RCC_OscConfig+0x98>
 8004b6a:	4b70      	ldr	r3, [pc, #448]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a6f      	ldr	r2, [pc, #444]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b74:	6013      	str	r3, [r2, #0]
 8004b76:	4b6d      	ldr	r3, [pc, #436]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6c      	ldr	r2, [pc, #432]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	e00b      	b.n	8004b9c <HAL_RCC_OscConfig+0xb0>
 8004b84:	4b69      	ldr	r3, [pc, #420]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a68      	ldr	r2, [pc, #416]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b8e:	6013      	str	r3, [r2, #0]
 8004b90:	4b66      	ldr	r3, [pc, #408]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a65      	ldr	r2, [pc, #404]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d013      	beq.n	8004bcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba4:	f7ff f804 	bl	8003bb0 <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bac:	f7ff f800 	bl	8003bb0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b64      	cmp	r3, #100	; 0x64
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e207      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bbe:	4b5b      	ldr	r3, [pc, #364]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d0f0      	beq.n	8004bac <HAL_RCC_OscConfig+0xc0>
 8004bca:	e014      	b.n	8004bf6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bcc:	f7fe fff0 	bl	8003bb0 <HAL_GetTick>
 8004bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bd2:	e008      	b.n	8004be6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bd4:	f7fe ffec 	bl	8003bb0 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b64      	cmp	r3, #100	; 0x64
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e1f3      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004be6:	4b51      	ldr	r3, [pc, #324]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1f0      	bne.n	8004bd4 <HAL_RCC_OscConfig+0xe8>
 8004bf2:	e000      	b.n	8004bf6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d063      	beq.n	8004cca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c02:	4b4a      	ldr	r3, [pc, #296]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	f003 030c 	and.w	r3, r3, #12
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00b      	beq.n	8004c26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c0e:	4b47      	ldr	r3, [pc, #284]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c16:	2b08      	cmp	r3, #8
 8004c18:	d11c      	bne.n	8004c54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c1a:	4b44      	ldr	r3, [pc, #272]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d116      	bne.n	8004c54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c26:	4b41      	ldr	r3, [pc, #260]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d005      	beq.n	8004c3e <HAL_RCC_OscConfig+0x152>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d001      	beq.n	8004c3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e1c7      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c3e:	4b3b      	ldr	r3, [pc, #236]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	4937      	ldr	r1, [pc, #220]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c52:	e03a      	b.n	8004cca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d020      	beq.n	8004c9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c5c:	4b34      	ldr	r3, [pc, #208]	; (8004d30 <HAL_RCC_OscConfig+0x244>)
 8004c5e:	2201      	movs	r2, #1
 8004c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c62:	f7fe ffa5 	bl	8003bb0 <HAL_GetTick>
 8004c66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c68:	e008      	b.n	8004c7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c6a:	f7fe ffa1 	bl	8003bb0 <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d901      	bls.n	8004c7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e1a8      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c7c:	4b2b      	ldr	r3, [pc, #172]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0f0      	beq.n	8004c6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c88:	4b28      	ldr	r3, [pc, #160]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	4925      	ldr	r1, [pc, #148]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	600b      	str	r3, [r1, #0]
 8004c9c:	e015      	b.n	8004cca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c9e:	4b24      	ldr	r3, [pc, #144]	; (8004d30 <HAL_RCC_OscConfig+0x244>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca4:	f7fe ff84 	bl	8003bb0 <HAL_GetTick>
 8004ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cac:	f7fe ff80 	bl	8003bb0 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e187      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cbe:	4b1b      	ldr	r3, [pc, #108]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1f0      	bne.n	8004cac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d036      	beq.n	8004d44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d016      	beq.n	8004d0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cde:	4b15      	ldr	r3, [pc, #84]	; (8004d34 <HAL_RCC_OscConfig+0x248>)
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ce4:	f7fe ff64 	bl	8003bb0 <HAL_GetTick>
 8004ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cea:	e008      	b.n	8004cfe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cec:	f7fe ff60 	bl	8003bb0 <HAL_GetTick>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e167      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cfe:	4b0b      	ldr	r3, [pc, #44]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004d00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d0f0      	beq.n	8004cec <HAL_RCC_OscConfig+0x200>
 8004d0a:	e01b      	b.n	8004d44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d0c:	4b09      	ldr	r3, [pc, #36]	; (8004d34 <HAL_RCC_OscConfig+0x248>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d12:	f7fe ff4d 	bl	8003bb0 <HAL_GetTick>
 8004d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d18:	e00e      	b.n	8004d38 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d1a:	f7fe ff49 	bl	8003bb0 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d907      	bls.n	8004d38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e150      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	42470000 	.word	0x42470000
 8004d34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d38:	4b88      	ldr	r3, [pc, #544]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1ea      	bne.n	8004d1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0304 	and.w	r3, r3, #4
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 8097 	beq.w	8004e80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d52:	2300      	movs	r3, #0
 8004d54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d56:	4b81      	ldr	r3, [pc, #516]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10f      	bne.n	8004d82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d62:	2300      	movs	r3, #0
 8004d64:	60bb      	str	r3, [r7, #8]
 8004d66:	4b7d      	ldr	r3, [pc, #500]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6a:	4a7c      	ldr	r2, [pc, #496]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d70:	6413      	str	r3, [r2, #64]	; 0x40
 8004d72:	4b7a      	ldr	r3, [pc, #488]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d7a:	60bb      	str	r3, [r7, #8]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d82:	4b77      	ldr	r3, [pc, #476]	; (8004f60 <HAL_RCC_OscConfig+0x474>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d118      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d8e:	4b74      	ldr	r3, [pc, #464]	; (8004f60 <HAL_RCC_OscConfig+0x474>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a73      	ldr	r2, [pc, #460]	; (8004f60 <HAL_RCC_OscConfig+0x474>)
 8004d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d9a:	f7fe ff09 	bl	8003bb0 <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004da0:	e008      	b.n	8004db4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da2:	f7fe ff05 	bl	8003bb0 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d901      	bls.n	8004db4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e10c      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db4:	4b6a      	ldr	r3, [pc, #424]	; (8004f60 <HAL_RCC_OscConfig+0x474>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0f0      	beq.n	8004da2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d106      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x2ea>
 8004dc8:	4b64      	ldr	r3, [pc, #400]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dcc:	4a63      	ldr	r2, [pc, #396]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	6713      	str	r3, [r2, #112]	; 0x70
 8004dd4:	e01c      	b.n	8004e10 <HAL_RCC_OscConfig+0x324>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	2b05      	cmp	r3, #5
 8004ddc:	d10c      	bne.n	8004df8 <HAL_RCC_OscConfig+0x30c>
 8004dde:	4b5f      	ldr	r3, [pc, #380]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de2:	4a5e      	ldr	r2, [pc, #376]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004de4:	f043 0304 	orr.w	r3, r3, #4
 8004de8:	6713      	str	r3, [r2, #112]	; 0x70
 8004dea:	4b5c      	ldr	r3, [pc, #368]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dee:	4a5b      	ldr	r2, [pc, #364]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004df0:	f043 0301 	orr.w	r3, r3, #1
 8004df4:	6713      	str	r3, [r2, #112]	; 0x70
 8004df6:	e00b      	b.n	8004e10 <HAL_RCC_OscConfig+0x324>
 8004df8:	4b58      	ldr	r3, [pc, #352]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dfc:	4a57      	ldr	r2, [pc, #348]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dfe:	f023 0301 	bic.w	r3, r3, #1
 8004e02:	6713      	str	r3, [r2, #112]	; 0x70
 8004e04:	4b55      	ldr	r3, [pc, #340]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e08:	4a54      	ldr	r2, [pc, #336]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e0a:	f023 0304 	bic.w	r3, r3, #4
 8004e0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d015      	beq.n	8004e44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e18:	f7fe feca 	bl	8003bb0 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1e:	e00a      	b.n	8004e36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e20:	f7fe fec6 	bl	8003bb0 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e0cb      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e36:	4b49      	ldr	r3, [pc, #292]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d0ee      	beq.n	8004e20 <HAL_RCC_OscConfig+0x334>
 8004e42:	e014      	b.n	8004e6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e44:	f7fe feb4 	bl	8003bb0 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e4a:	e00a      	b.n	8004e62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e4c:	f7fe feb0 	bl	8003bb0 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e0b5      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e62:	4b3e      	ldr	r3, [pc, #248]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1ee      	bne.n	8004e4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e6e:	7dfb      	ldrb	r3, [r7, #23]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d105      	bne.n	8004e80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e74:	4b39      	ldr	r3, [pc, #228]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e78:	4a38      	ldr	r2, [pc, #224]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	f000 80a1 	beq.w	8004fcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e8a:	4b34      	ldr	r3, [pc, #208]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f003 030c 	and.w	r3, r3, #12
 8004e92:	2b08      	cmp	r3, #8
 8004e94:	d05c      	beq.n	8004f50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d141      	bne.n	8004f22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e9e:	4b31      	ldr	r3, [pc, #196]	; (8004f64 <HAL_RCC_OscConfig+0x478>)
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea4:	f7fe fe84 	bl	8003bb0 <HAL_GetTick>
 8004ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eaa:	e008      	b.n	8004ebe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eac:	f7fe fe80 	bl	8003bb0 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e087      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ebe:	4b27      	ldr	r3, [pc, #156]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1f0      	bne.n	8004eac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	69da      	ldr	r2, [r3, #28]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed8:	019b      	lsls	r3, r3, #6
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee0:	085b      	lsrs	r3, r3, #1
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	041b      	lsls	r3, r3, #16
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eec:	061b      	lsls	r3, r3, #24
 8004eee:	491b      	ldr	r1, [pc, #108]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ef4:	4b1b      	ldr	r3, [pc, #108]	; (8004f64 <HAL_RCC_OscConfig+0x478>)
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004efa:	f7fe fe59 	bl	8003bb0 <HAL_GetTick>
 8004efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f02:	f7fe fe55 	bl	8003bb0 <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e05c      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f14:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0f0      	beq.n	8004f02 <HAL_RCC_OscConfig+0x416>
 8004f20:	e054      	b.n	8004fcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f22:	4b10      	ldr	r3, [pc, #64]	; (8004f64 <HAL_RCC_OscConfig+0x478>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f28:	f7fe fe42 	bl	8003bb0 <HAL_GetTick>
 8004f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f2e:	e008      	b.n	8004f42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f30:	f7fe fe3e 	bl	8003bb0 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e045      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f42:	4b06      	ldr	r3, [pc, #24]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f0      	bne.n	8004f30 <HAL_RCC_OscConfig+0x444>
 8004f4e:	e03d      	b.n	8004fcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d107      	bne.n	8004f68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e038      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40007000 	.word	0x40007000
 8004f64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f68:	4b1b      	ldr	r3, [pc, #108]	; (8004fd8 <HAL_RCC_OscConfig+0x4ec>)
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d028      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d121      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d11a      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f98:	4013      	ands	r3, r2
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d111      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fae:	085b      	lsrs	r3, r3, #1
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d107      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d001      	beq.n	8004fcc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e000      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40023800 	.word	0x40023800

08004fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0cc      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ff0:	4b68      	ldr	r3, [pc, #416]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d90c      	bls.n	8005018 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ffe:	4b65      	ldr	r3, [pc, #404]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005006:	4b63      	ldr	r3, [pc, #396]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0307 	and.w	r3, r3, #7
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	429a      	cmp	r2, r3
 8005012:	d001      	beq.n	8005018 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e0b8      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d020      	beq.n	8005066 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b00      	cmp	r3, #0
 800502e:	d005      	beq.n	800503c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005030:	4b59      	ldr	r3, [pc, #356]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	4a58      	ldr	r2, [pc, #352]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005036:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800503a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0308 	and.w	r3, r3, #8
 8005044:	2b00      	cmp	r3, #0
 8005046:	d005      	beq.n	8005054 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005048:	4b53      	ldr	r3, [pc, #332]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	4a52      	ldr	r2, [pc, #328]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800504e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005052:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005054:	4b50      	ldr	r3, [pc, #320]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	494d      	ldr	r1, [pc, #308]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005062:	4313      	orrs	r3, r2
 8005064:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d044      	beq.n	80050fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d107      	bne.n	800508a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800507a:	4b47      	ldr	r3, [pc, #284]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d119      	bne.n	80050ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e07f      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b02      	cmp	r3, #2
 8005090:	d003      	beq.n	800509a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005096:	2b03      	cmp	r3, #3
 8005098:	d107      	bne.n	80050aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800509a:	4b3f      	ldr	r3, [pc, #252]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d109      	bne.n	80050ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e06f      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050aa:	4b3b      	ldr	r3, [pc, #236]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e067      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050ba:	4b37      	ldr	r3, [pc, #220]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f023 0203 	bic.w	r2, r3, #3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	4934      	ldr	r1, [pc, #208]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050cc:	f7fe fd70 	bl	8003bb0 <HAL_GetTick>
 80050d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050d2:	e00a      	b.n	80050ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d4:	f7fe fd6c 	bl	8003bb0 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	f241 3288 	movw	r2, #5000	; 0x1388
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e04f      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ea:	4b2b      	ldr	r3, [pc, #172]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f003 020c 	and.w	r2, r3, #12
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d1eb      	bne.n	80050d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050fc:	4b25      	ldr	r3, [pc, #148]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0307 	and.w	r3, r3, #7
 8005104:	683a      	ldr	r2, [r7, #0]
 8005106:	429a      	cmp	r2, r3
 8005108:	d20c      	bcs.n	8005124 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800510a:	4b22      	ldr	r3, [pc, #136]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	b2d2      	uxtb	r2, r2
 8005110:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005112:	4b20      	ldr	r3, [pc, #128]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0307 	and.w	r3, r3, #7
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	429a      	cmp	r2, r3
 800511e:	d001      	beq.n	8005124 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e032      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0304 	and.w	r3, r3, #4
 800512c:	2b00      	cmp	r3, #0
 800512e:	d008      	beq.n	8005142 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005130:	4b19      	ldr	r3, [pc, #100]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	4916      	ldr	r1, [pc, #88]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800513e:	4313      	orrs	r3, r2
 8005140:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0308 	and.w	r3, r3, #8
 800514a:	2b00      	cmp	r3, #0
 800514c:	d009      	beq.n	8005162 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800514e:	4b12      	ldr	r3, [pc, #72]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	00db      	lsls	r3, r3, #3
 800515c:	490e      	ldr	r1, [pc, #56]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800515e:	4313      	orrs	r3, r2
 8005160:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005162:	f000 f821 	bl	80051a8 <HAL_RCC_GetSysClockFreq>
 8005166:	4602      	mov	r2, r0
 8005168:	4b0b      	ldr	r3, [pc, #44]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	091b      	lsrs	r3, r3, #4
 800516e:	f003 030f 	and.w	r3, r3, #15
 8005172:	490a      	ldr	r1, [pc, #40]	; (800519c <HAL_RCC_ClockConfig+0x1c0>)
 8005174:	5ccb      	ldrb	r3, [r1, r3]
 8005176:	fa22 f303 	lsr.w	r3, r2, r3
 800517a:	4a09      	ldr	r2, [pc, #36]	; (80051a0 <HAL_RCC_ClockConfig+0x1c4>)
 800517c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800517e:	4b09      	ldr	r3, [pc, #36]	; (80051a4 <HAL_RCC_ClockConfig+0x1c8>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4618      	mov	r0, r3
 8005184:	f7fe fcd0 	bl	8003b28 <HAL_InitTick>

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	40023c00 	.word	0x40023c00
 8005198:	40023800 	.word	0x40023800
 800519c:	0800fedc 	.word	0x0800fedc
 80051a0:	20000004 	.word	0x20000004
 80051a4:	20000008 	.word	0x20000008

080051a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051ac:	b090      	sub	sp, #64	; 0x40
 80051ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	637b      	str	r3, [r7, #52]	; 0x34
 80051b4:	2300      	movs	r3, #0
 80051b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051b8:	2300      	movs	r3, #0
 80051ba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051c0:	4b59      	ldr	r3, [pc, #356]	; (8005328 <HAL_RCC_GetSysClockFreq+0x180>)
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 030c 	and.w	r3, r3, #12
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d00d      	beq.n	80051e8 <HAL_RCC_GetSysClockFreq+0x40>
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	f200 80a1 	bhi.w	8005314 <HAL_RCC_GetSysClockFreq+0x16c>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d002      	beq.n	80051dc <HAL_RCC_GetSysClockFreq+0x34>
 80051d6:	2b04      	cmp	r3, #4
 80051d8:	d003      	beq.n	80051e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80051da:	e09b      	b.n	8005314 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051dc:	4b53      	ldr	r3, [pc, #332]	; (800532c <HAL_RCC_GetSysClockFreq+0x184>)
 80051de:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80051e0:	e09b      	b.n	800531a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051e2:	4b53      	ldr	r3, [pc, #332]	; (8005330 <HAL_RCC_GetSysClockFreq+0x188>)
 80051e4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80051e6:	e098      	b.n	800531a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051e8:	4b4f      	ldr	r3, [pc, #316]	; (8005328 <HAL_RCC_GetSysClockFreq+0x180>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051f0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051f2:	4b4d      	ldr	r3, [pc, #308]	; (8005328 <HAL_RCC_GetSysClockFreq+0x180>)
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d028      	beq.n	8005250 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051fe:	4b4a      	ldr	r3, [pc, #296]	; (8005328 <HAL_RCC_GetSysClockFreq+0x180>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	099b      	lsrs	r3, r3, #6
 8005204:	2200      	movs	r2, #0
 8005206:	623b      	str	r3, [r7, #32]
 8005208:	627a      	str	r2, [r7, #36]	; 0x24
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005210:	2100      	movs	r1, #0
 8005212:	4b47      	ldr	r3, [pc, #284]	; (8005330 <HAL_RCC_GetSysClockFreq+0x188>)
 8005214:	fb03 f201 	mul.w	r2, r3, r1
 8005218:	2300      	movs	r3, #0
 800521a:	fb00 f303 	mul.w	r3, r0, r3
 800521e:	4413      	add	r3, r2
 8005220:	4a43      	ldr	r2, [pc, #268]	; (8005330 <HAL_RCC_GetSysClockFreq+0x188>)
 8005222:	fba0 1202 	umull	r1, r2, r0, r2
 8005226:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005228:	460a      	mov	r2, r1
 800522a:	62ba      	str	r2, [r7, #40]	; 0x28
 800522c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800522e:	4413      	add	r3, r2
 8005230:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005234:	2200      	movs	r2, #0
 8005236:	61bb      	str	r3, [r7, #24]
 8005238:	61fa      	str	r2, [r7, #28]
 800523a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800523e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005242:	f7fb fd29 	bl	8000c98 <__aeabi_uldivmod>
 8005246:	4602      	mov	r2, r0
 8005248:	460b      	mov	r3, r1
 800524a:	4613      	mov	r3, r2
 800524c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800524e:	e053      	b.n	80052f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005250:	4b35      	ldr	r3, [pc, #212]	; (8005328 <HAL_RCC_GetSysClockFreq+0x180>)
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	099b      	lsrs	r3, r3, #6
 8005256:	2200      	movs	r2, #0
 8005258:	613b      	str	r3, [r7, #16]
 800525a:	617a      	str	r2, [r7, #20]
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005262:	f04f 0b00 	mov.w	fp, #0
 8005266:	4652      	mov	r2, sl
 8005268:	465b      	mov	r3, fp
 800526a:	f04f 0000 	mov.w	r0, #0
 800526e:	f04f 0100 	mov.w	r1, #0
 8005272:	0159      	lsls	r1, r3, #5
 8005274:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005278:	0150      	lsls	r0, r2, #5
 800527a:	4602      	mov	r2, r0
 800527c:	460b      	mov	r3, r1
 800527e:	ebb2 080a 	subs.w	r8, r2, sl
 8005282:	eb63 090b 	sbc.w	r9, r3, fp
 8005286:	f04f 0200 	mov.w	r2, #0
 800528a:	f04f 0300 	mov.w	r3, #0
 800528e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005292:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005296:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800529a:	ebb2 0408 	subs.w	r4, r2, r8
 800529e:	eb63 0509 	sbc.w	r5, r3, r9
 80052a2:	f04f 0200 	mov.w	r2, #0
 80052a6:	f04f 0300 	mov.w	r3, #0
 80052aa:	00eb      	lsls	r3, r5, #3
 80052ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052b0:	00e2      	lsls	r2, r4, #3
 80052b2:	4614      	mov	r4, r2
 80052b4:	461d      	mov	r5, r3
 80052b6:	eb14 030a 	adds.w	r3, r4, sl
 80052ba:	603b      	str	r3, [r7, #0]
 80052bc:	eb45 030b 	adc.w	r3, r5, fp
 80052c0:	607b      	str	r3, [r7, #4]
 80052c2:	f04f 0200 	mov.w	r2, #0
 80052c6:	f04f 0300 	mov.w	r3, #0
 80052ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052ce:	4629      	mov	r1, r5
 80052d0:	028b      	lsls	r3, r1, #10
 80052d2:	4621      	mov	r1, r4
 80052d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052d8:	4621      	mov	r1, r4
 80052da:	028a      	lsls	r2, r1, #10
 80052dc:	4610      	mov	r0, r2
 80052de:	4619      	mov	r1, r3
 80052e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e2:	2200      	movs	r2, #0
 80052e4:	60bb      	str	r3, [r7, #8]
 80052e6:	60fa      	str	r2, [r7, #12]
 80052e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052ec:	f7fb fcd4 	bl	8000c98 <__aeabi_uldivmod>
 80052f0:	4602      	mov	r2, r0
 80052f2:	460b      	mov	r3, r1
 80052f4:	4613      	mov	r3, r2
 80052f6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80052f8:	4b0b      	ldr	r3, [pc, #44]	; (8005328 <HAL_RCC_GetSysClockFreq+0x180>)
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	0c1b      	lsrs	r3, r3, #16
 80052fe:	f003 0303 	and.w	r3, r3, #3
 8005302:	3301      	adds	r3, #1
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005308:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800530a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005310:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005312:	e002      	b.n	800531a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005314:	4b05      	ldr	r3, [pc, #20]	; (800532c <HAL_RCC_GetSysClockFreq+0x184>)
 8005316:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005318:	bf00      	nop
    }
  }
  return sysclockfreq;
 800531a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800531c:	4618      	mov	r0, r3
 800531e:	3740      	adds	r7, #64	; 0x40
 8005320:	46bd      	mov	sp, r7
 8005322:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005326:	bf00      	nop
 8005328:	40023800 	.word	0x40023800
 800532c:	00f42400 	.word	0x00f42400
 8005330:	017d7840 	.word	0x017d7840

08005334 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005334:	b480      	push	{r7}
 8005336:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005338:	4b03      	ldr	r3, [pc, #12]	; (8005348 <HAL_RCC_GetHCLKFreq+0x14>)
 800533a:	681b      	ldr	r3, [r3, #0]
}
 800533c:	4618      	mov	r0, r3
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	20000004 	.word	0x20000004

0800534c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005350:	f7ff fff0 	bl	8005334 <HAL_RCC_GetHCLKFreq>
 8005354:	4602      	mov	r2, r0
 8005356:	4b05      	ldr	r3, [pc, #20]	; (800536c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	0a9b      	lsrs	r3, r3, #10
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	4903      	ldr	r1, [pc, #12]	; (8005370 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005362:	5ccb      	ldrb	r3, [r1, r3]
 8005364:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005368:	4618      	mov	r0, r3
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40023800 	.word	0x40023800
 8005370:	0800feec 	.word	0x0800feec

08005374 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005378:	f7ff ffdc 	bl	8005334 <HAL_RCC_GetHCLKFreq>
 800537c:	4602      	mov	r2, r0
 800537e:	4b05      	ldr	r3, [pc, #20]	; (8005394 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	0b5b      	lsrs	r3, r3, #13
 8005384:	f003 0307 	and.w	r3, r3, #7
 8005388:	4903      	ldr	r1, [pc, #12]	; (8005398 <HAL_RCC_GetPCLK2Freq+0x24>)
 800538a:	5ccb      	ldrb	r3, [r1, r3]
 800538c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005390:	4618      	mov	r0, r3
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40023800 	.word	0x40023800
 8005398:	0800feec 	.word	0x0800feec

0800539c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d101      	bne.n	80053ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e07b      	b.n	80054a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d108      	bne.n	80053c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053be:	d009      	beq.n	80053d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	61da      	str	r2, [r3, #28]
 80053c6:	e005      	b.n	80053d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d106      	bne.n	80053f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f7fe f820 	bl	8003434 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2202      	movs	r2, #2
 80053f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800540a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800541c:	431a      	orrs	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	431a      	orrs	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	431a      	orrs	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005444:	431a      	orrs	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005458:	ea42 0103 	orr.w	r1, r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005460:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	430a      	orrs	r2, r1
 800546a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	0c1b      	lsrs	r3, r3, #16
 8005472:	f003 0104 	and.w	r1, r3, #4
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547a:	f003 0210 	and.w	r2, r3, #16
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	430a      	orrs	r2, r1
 8005484:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	69da      	ldr	r2, [r3, #28]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005494:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3708      	adds	r7, #8
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
	...

080054b0 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b087      	sub	sp, #28
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	607a      	str	r2, [r7, #4]
 80054bc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d101      	bne.n	80054d0 <HAL_SPI_TransmitReceive_IT+0x20>
 80054cc:	2302      	movs	r3, #2
 80054ce:	e075      	b.n	80055bc <HAL_SPI_TransmitReceive_IT+0x10c>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054de:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054e6:	7dbb      	ldrb	r3, [r7, #22]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d00d      	beq.n	8005508 <HAL_SPI_TransmitReceive_IT+0x58>
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054f2:	d106      	bne.n	8005502 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d102      	bne.n	8005502 <HAL_SPI_TransmitReceive_IT+0x52>
 80054fc:	7dbb      	ldrb	r3, [r7, #22]
 80054fe:	2b04      	cmp	r3, #4
 8005500:	d002      	beq.n	8005508 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8005502:	2302      	movs	r3, #2
 8005504:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005506:	e054      	b.n	80055b2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d005      	beq.n	800551a <HAL_SPI_TransmitReceive_IT+0x6a>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <HAL_SPI_TransmitReceive_IT+0x6a>
 8005514:	887b      	ldrh	r3, [r7, #2]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d102      	bne.n	8005520 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800551e:	e048      	b.n	80055b2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005526:	b2db      	uxtb	r3, r3
 8005528:	2b04      	cmp	r3, #4
 800552a:	d003      	beq.n	8005534 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2205      	movs	r2, #5
 8005530:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	68ba      	ldr	r2, [r7, #8]
 800553e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	887a      	ldrh	r2, [r7, #2]
 8005544:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	887a      	ldrh	r2, [r7, #2]
 800554a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	887a      	ldrh	r2, [r7, #2]
 8005556:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	887a      	ldrh	r2, [r7, #2]
 800555c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d006      	beq.n	8005574 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	4a17      	ldr	r2, [pc, #92]	; (80055c8 <HAL_SPI_TransmitReceive_IT+0x118>)
 800556a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	4a17      	ldr	r2, [pc, #92]	; (80055cc <HAL_SPI_TransmitReceive_IT+0x11c>)
 8005570:	645a      	str	r2, [r3, #68]	; 0x44
 8005572:	e005      	b.n	8005580 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	4a16      	ldr	r2, [pc, #88]	; (80055d0 <HAL_SPI_TransmitReceive_IT+0x120>)
 8005578:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	4a15      	ldr	r2, [pc, #84]	; (80055d4 <HAL_SPI_TransmitReceive_IT+0x124>)
 800557e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800558e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800559a:	2b40      	cmp	r3, #64	; 0x40
 800559c:	d008      	beq.n	80055b0 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055ac:	601a      	str	r2, [r3, #0]
 80055ae:	e000      	b.n	80055b2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 80055b0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80055ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	371c      	adds	r7, #28
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr
 80055c8:	080058ed 	.word	0x080058ed
 80055cc:	0800594d 	.word	0x0800594d
 80055d0:	08005829 	.word	0x08005829
 80055d4:	0800588d 	.word	0x0800588d

080055d8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b088      	sub	sp, #32
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	099b      	lsrs	r3, r3, #6
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10f      	bne.n	800561c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00a      	beq.n	800561c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	099b      	lsrs	r3, r3, #6
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	2b00      	cmp	r3, #0
 8005610:	d004      	beq.n	800561c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	4798      	blx	r3
    return;
 800561a:	e0d7      	b.n	80057cc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	085b      	lsrs	r3, r3, #1
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00a      	beq.n	800563e <HAL_SPI_IRQHandler+0x66>
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	09db      	lsrs	r3, r3, #7
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d004      	beq.n	800563e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	4798      	blx	r3
    return;
 800563c:	e0c6      	b.n	80057cc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	095b      	lsrs	r3, r3, #5
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10c      	bne.n	8005664 <HAL_SPI_IRQHandler+0x8c>
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	099b      	lsrs	r3, r3, #6
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	2b00      	cmp	r3, #0
 8005654:	d106      	bne.n	8005664 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	0a1b      	lsrs	r3, r3, #8
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	f000 80b4 	beq.w	80057cc <HAL_SPI_IRQHandler+0x1f4>
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	095b      	lsrs	r3, r3, #5
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	2b00      	cmp	r3, #0
 800566e:	f000 80ad 	beq.w	80057cc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	099b      	lsrs	r3, r3, #6
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d023      	beq.n	80056c6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b03      	cmp	r3, #3
 8005688:	d011      	beq.n	80056ae <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800568e:	f043 0204 	orr.w	r2, r3, #4
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005696:	2300      	movs	r3, #0
 8005698:	617b      	str	r3, [r7, #20]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	617b      	str	r3, [r7, #20]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	617b      	str	r3, [r7, #20]
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	e00b      	b.n	80056c6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056ae:	2300      	movs	r3, #0
 80056b0:	613b      	str	r3, [r7, #16]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	613b      	str	r3, [r7, #16]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	613b      	str	r3, [r7, #16]
 80056c2:	693b      	ldr	r3, [r7, #16]
        return;
 80056c4:	e082      	b.n	80057cc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	095b      	lsrs	r3, r3, #5
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d014      	beq.n	80056fc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056d6:	f043 0201 	orr.w	r2, r3, #1
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80056de:	2300      	movs	r3, #0
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	60fb      	str	r3, [r7, #12]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	0a1b      	lsrs	r3, r3, #8
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00c      	beq.n	8005722 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800570c:	f043 0208 	orr.w	r2, r3, #8
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005714:	2300      	movs	r3, #0
 8005716:	60bb      	str	r3, [r7, #8]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	60bb      	str	r3, [r7, #8]
 8005720:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005726:	2b00      	cmp	r3, #0
 8005728:	d04f      	beq.n	80057ca <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685a      	ldr	r2, [r3, #4]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005738:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d104      	bne.n	8005756 <HAL_SPI_IRQHandler+0x17e>
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d034      	beq.n	80057c0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685a      	ldr	r2, [r3, #4]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 0203 	bic.w	r2, r2, #3
 8005764:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800576a:	2b00      	cmp	r3, #0
 800576c:	d011      	beq.n	8005792 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005772:	4a18      	ldr	r2, [pc, #96]	; (80057d4 <HAL_SPI_IRQHandler+0x1fc>)
 8005774:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800577a:	4618      	mov	r0, r3
 800577c:	f7fe ffab 	bl	80046d6 <HAL_DMA_Abort_IT>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d005      	beq.n	8005792 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800578a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005796:	2b00      	cmp	r3, #0
 8005798:	d016      	beq.n	80057c8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800579e:	4a0d      	ldr	r2, [pc, #52]	; (80057d4 <HAL_SPI_IRQHandler+0x1fc>)
 80057a0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fe ff95 	bl	80046d6 <HAL_DMA_Abort_IT>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00a      	beq.n	80057c8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80057be:	e003      	b.n	80057c8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f813 	bl	80057ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80057c6:	e000      	b.n	80057ca <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80057c8:	bf00      	nop
    return;
 80057ca:	bf00      	nop
  }
}
 80057cc:	3720      	adds	r7, #32
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	08005801 	.word	0x08005801

080057d8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800580c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f7ff ffe6 	bl	80057ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005820:	bf00      	nop
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f103 020c 	add.w	r2, r3, #12
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800583c:	7812      	ldrb	r2, [r2, #0]
 800583e:	b2d2      	uxtb	r2, r2
 8005840:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005846:	1c5a      	adds	r2, r3, #1
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005850:	b29b      	uxth	r3, r3
 8005852:	3b01      	subs	r3, #1
 8005854:	b29a      	uxth	r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800585e:	b29b      	uxth	r3, r3
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10f      	bne.n	8005884 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005872:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005878:	b29b      	uxth	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d102      	bne.n	8005884 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f95e 	bl	8005b40 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005884:	bf00      	nop
 8005886:	3708      	adds	r7, #8
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	330c      	adds	r3, #12
 800589e:	7812      	ldrb	r2, [r2, #0]
 80058a0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a6:	1c5a      	adds	r2, r3, #1
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	3b01      	subs	r3, #1
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058be:	b29b      	uxth	r3, r3
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10f      	bne.n	80058e4 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058d2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058d8:	b29b      	uxth	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d102      	bne.n	80058e4 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f92e 	bl	8005b40 <SPI_CloseRxTx_ISR>
    }
  }
}
 80058e4:	bf00      	nop
 80058e6:	3708      	adds	r7, #8
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fe:	b292      	uxth	r2, r2
 8005900:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005906:	1c9a      	adds	r2, r3, #2
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005910:	b29b      	uxth	r3, r3
 8005912:	3b01      	subs	r3, #1
 8005914:	b29a      	uxth	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800591e:	b29b      	uxth	r3, r3
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10f      	bne.n	8005944 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005932:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005938:	b29b      	uxth	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d102      	bne.n	8005944 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 f8fe 	bl	8005b40 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005944:	bf00      	nop
 8005946:	3708      	adds	r7, #8
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b082      	sub	sp, #8
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005958:	881a      	ldrh	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005964:	1c9a      	adds	r2, r3, #2
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800596e:	b29b      	uxth	r3, r3
 8005970:	3b01      	subs	r3, #1
 8005972:	b29a      	uxth	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800597c:	b29b      	uxth	r3, r3
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10f      	bne.n	80059a2 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685a      	ldr	r2, [r3, #4]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005990:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005996:	b29b      	uxth	r3, r3
 8005998:	2b00      	cmp	r3, #0
 800599a:	d102      	bne.n	80059a2 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 f8cf 	bl	8005b40 <SPI_CloseRxTx_ISR>
    }
  }
}
 80059a2:	bf00      	nop
 80059a4:	3708      	adds	r7, #8
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
	...

080059ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b088      	sub	sp, #32
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	603b      	str	r3, [r7, #0]
 80059b8:	4613      	mov	r3, r2
 80059ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80059bc:	f7fe f8f8 	bl	8003bb0 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c4:	1a9b      	subs	r3, r3, r2
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	4413      	add	r3, r2
 80059ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80059cc:	f7fe f8f0 	bl	8003bb0 <HAL_GetTick>
 80059d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059d2:	4b39      	ldr	r3, [pc, #228]	; (8005ab8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	015b      	lsls	r3, r3, #5
 80059d8:	0d1b      	lsrs	r3, r3, #20
 80059da:	69fa      	ldr	r2, [r7, #28]
 80059dc:	fb02 f303 	mul.w	r3, r2, r3
 80059e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059e2:	e054      	b.n	8005a8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ea:	d050      	beq.n	8005a8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059ec:	f7fe f8e0 	bl	8003bb0 <HAL_GetTick>
 80059f0:	4602      	mov	r2, r0
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	1ad3      	subs	r3, r2, r3
 80059f6:	69fa      	ldr	r2, [r7, #28]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d902      	bls.n	8005a02 <SPI_WaitFlagStateUntilTimeout+0x56>
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d13d      	bne.n	8005a7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685a      	ldr	r2, [r3, #4]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a1a:	d111      	bne.n	8005a40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a24:	d004      	beq.n	8005a30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a2e:	d107      	bne.n	8005a40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a48:	d10f      	bne.n	8005a6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a58:	601a      	str	r2, [r3, #0]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e017      	b.n	8005aae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d101      	bne.n	8005a88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a84:	2300      	movs	r3, #0
 8005a86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	689a      	ldr	r2, [r3, #8]
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	4013      	ands	r3, r2
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	bf0c      	ite	eq
 8005a9e:	2301      	moveq	r3, #1
 8005aa0:	2300      	movne	r3, #0
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	79fb      	ldrb	r3, [r7, #7]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d19b      	bne.n	80059e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3720      	adds	r7, #32
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	20000004 	.word	0x20000004

08005abc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b088      	sub	sp, #32
 8005ac0:	af02      	add	r7, sp, #8
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ac8:	4b1b      	ldr	r3, [pc, #108]	; (8005b38 <SPI_EndRxTxTransaction+0x7c>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a1b      	ldr	r2, [pc, #108]	; (8005b3c <SPI_EndRxTxTransaction+0x80>)
 8005ace:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad2:	0d5b      	lsrs	r3, r3, #21
 8005ad4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005ad8:	fb02 f303 	mul.w	r3, r2, r3
 8005adc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ae6:	d112      	bne.n	8005b0e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2200      	movs	r2, #0
 8005af0:	2180      	movs	r1, #128	; 0x80
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f7ff ff5a 	bl	80059ac <SPI_WaitFlagStateUntilTimeout>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d016      	beq.n	8005b2c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b02:	f043 0220 	orr.w	r2, r3, #32
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e00f      	b.n	8005b2e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00a      	beq.n	8005b2a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	3b01      	subs	r3, #1
 8005b18:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b24:	2b80      	cmp	r3, #128	; 0x80
 8005b26:	d0f2      	beq.n	8005b0e <SPI_EndRxTxTransaction+0x52>
 8005b28:	e000      	b.n	8005b2c <SPI_EndRxTxTransaction+0x70>
        break;
 8005b2a:	bf00      	nop
  }

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3718      	adds	r7, #24
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20000004 	.word	0x20000004
 8005b3c:	165e9f81 	.word	0x165e9f81

08005b40 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b086      	sub	sp, #24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005b48:	4b35      	ldr	r3, [pc, #212]	; (8005c20 <SPI_CloseRxTx_ISR+0xe0>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a35      	ldr	r2, [pc, #212]	; (8005c24 <SPI_CloseRxTx_ISR+0xe4>)
 8005b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b52:	0a5b      	lsrs	r3, r3, #9
 8005b54:	2264      	movs	r2, #100	; 0x64
 8005b56:	fb02 f303 	mul.w	r3, r2, r3
 8005b5a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b5c:	f7fe f828 	bl	8003bb0 <HAL_GetTick>
 8005b60:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	685a      	ldr	r2, [r3, #4]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 0220 	bic.w	r2, r2, #32
 8005b70:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d106      	bne.n	8005b86 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b7c:	f043 0220 	orr.w	r2, r3, #32
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005b84:	e009      	b.n	8005b9a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f003 0302 	and.w	r3, r3, #2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d0eb      	beq.n	8005b72 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	2164      	movs	r1, #100	; 0x64
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f7ff ff8c 	bl	8005abc <SPI_EndRxTxTransaction>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d005      	beq.n	8005bb6 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bae:	f043 0220 	orr.w	r2, r3, #32
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10a      	bne.n	8005bd4 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	60fb      	str	r3, [r7, #12]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	60fb      	str	r3, [r7, #12]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	60fb      	str	r3, [r7, #12]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d115      	bne.n	8005c08 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	2b04      	cmp	r3, #4
 8005be6:	d107      	bne.n	8005bf8 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f7ff fdf1 	bl	80057d8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8005bf6:	e00e      	b.n	8005c16 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f7fd fb6d 	bl	80032e0 <HAL_SPI_TxRxCpltCallback>
}
 8005c06:	e006      	b.n	8005c16 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7ff fdeb 	bl	80057ec <HAL_SPI_ErrorCallback>
}
 8005c16:	bf00      	nop
 8005c18:	3718      	adds	r7, #24
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20000004 	.word	0x20000004
 8005c24:	057619f1 	.word	0x057619f1

08005c28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b082      	sub	sp, #8
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d101      	bne.n	8005c3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e041      	b.n	8005cbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d106      	bne.n	8005c54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f7fd fc40 	bl	80034d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2202      	movs	r2, #2
 8005c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	3304      	adds	r3, #4
 8005c64:	4619      	mov	r1, r3
 8005c66:	4610      	mov	r0, r2
 8005c68:	f000 fde2 	bl	8006830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
	...

08005cc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d001      	beq.n	8005ce0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e03c      	b.n	8005d5a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2202      	movs	r2, #2
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a1e      	ldr	r2, [pc, #120]	; (8005d68 <HAL_TIM_Base_Start+0xa0>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d018      	beq.n	8005d24 <HAL_TIM_Base_Start+0x5c>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cfa:	d013      	beq.n	8005d24 <HAL_TIM_Base_Start+0x5c>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a1a      	ldr	r2, [pc, #104]	; (8005d6c <HAL_TIM_Base_Start+0xa4>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00e      	beq.n	8005d24 <HAL_TIM_Base_Start+0x5c>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a19      	ldr	r2, [pc, #100]	; (8005d70 <HAL_TIM_Base_Start+0xa8>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d009      	beq.n	8005d24 <HAL_TIM_Base_Start+0x5c>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a17      	ldr	r2, [pc, #92]	; (8005d74 <HAL_TIM_Base_Start+0xac>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d004      	beq.n	8005d24 <HAL_TIM_Base_Start+0x5c>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a16      	ldr	r2, [pc, #88]	; (8005d78 <HAL_TIM_Base_Start+0xb0>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d111      	bne.n	8005d48 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 0307 	and.w	r3, r3, #7
 8005d2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2b06      	cmp	r3, #6
 8005d34:	d010      	beq.n	8005d58 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f042 0201 	orr.w	r2, r2, #1
 8005d44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d46:	e007      	b.n	8005d58 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f042 0201 	orr.w	r2, r2, #1
 8005d56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	40010000 	.word	0x40010000
 8005d6c:	40000400 	.word	0x40000400
 8005d70:	40000800 	.word	0x40000800
 8005d74:	40000c00 	.word	0x40000c00
 8005d78:	40014000 	.word	0x40014000

08005d7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d001      	beq.n	8005d94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e044      	b.n	8005e1e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2202      	movs	r2, #2
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0201 	orr.w	r2, r2, #1
 8005daa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a1e      	ldr	r2, [pc, #120]	; (8005e2c <HAL_TIM_Base_Start_IT+0xb0>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d018      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dbe:	d013      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a1a      	ldr	r2, [pc, #104]	; (8005e30 <HAL_TIM_Base_Start_IT+0xb4>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d00e      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a19      	ldr	r2, [pc, #100]	; (8005e34 <HAL_TIM_Base_Start_IT+0xb8>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d009      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a17      	ldr	r2, [pc, #92]	; (8005e38 <HAL_TIM_Base_Start_IT+0xbc>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d004      	beq.n	8005de8 <HAL_TIM_Base_Start_IT+0x6c>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a16      	ldr	r2, [pc, #88]	; (8005e3c <HAL_TIM_Base_Start_IT+0xc0>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d111      	bne.n	8005e0c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2b06      	cmp	r3, #6
 8005df8:	d010      	beq.n	8005e1c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f042 0201 	orr.w	r2, r2, #1
 8005e08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e0a:	e007      	b.n	8005e1c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f042 0201 	orr.w	r2, r2, #1
 8005e1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3714      	adds	r7, #20
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop
 8005e2c:	40010000 	.word	0x40010000
 8005e30:	40000400 	.word	0x40000400
 8005e34:	40000800 	.word	0x40000800
 8005e38:	40000c00 	.word	0x40000c00
 8005e3c:	40014000 	.word	0x40014000

08005e40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e041      	b.n	8005ed6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d106      	bne.n	8005e6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 f839 	bl	8005ede <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	3304      	adds	r3, #4
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	4610      	mov	r0, r2
 8005e80:	f000 fcd6 	bl	8006830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ee6:	bf00      	nop
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
	...

08005ef4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b084      	sub	sp, #16
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d109      	bne.n	8005f18 <HAL_TIM_PWM_Start+0x24>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	bf14      	ite	ne
 8005f10:	2301      	movne	r3, #1
 8005f12:	2300      	moveq	r3, #0
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	e022      	b.n	8005f5e <HAL_TIM_PWM_Start+0x6a>
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	2b04      	cmp	r3, #4
 8005f1c:	d109      	bne.n	8005f32 <HAL_TIM_PWM_Start+0x3e>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	bf14      	ite	ne
 8005f2a:	2301      	movne	r3, #1
 8005f2c:	2300      	moveq	r3, #0
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	e015      	b.n	8005f5e <HAL_TIM_PWM_Start+0x6a>
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	2b08      	cmp	r3, #8
 8005f36:	d109      	bne.n	8005f4c <HAL_TIM_PWM_Start+0x58>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	bf14      	ite	ne
 8005f44:	2301      	movne	r3, #1
 8005f46:	2300      	moveq	r3, #0
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	e008      	b.n	8005f5e <HAL_TIM_PWM_Start+0x6a>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	bf14      	ite	ne
 8005f58:	2301      	movne	r3, #1
 8005f5a:	2300      	moveq	r3, #0
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d001      	beq.n	8005f66 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e068      	b.n	8006038 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d104      	bne.n	8005f76 <HAL_TIM_PWM_Start+0x82>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2202      	movs	r2, #2
 8005f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f74:	e013      	b.n	8005f9e <HAL_TIM_PWM_Start+0xaa>
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b04      	cmp	r3, #4
 8005f7a:	d104      	bne.n	8005f86 <HAL_TIM_PWM_Start+0x92>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f84:	e00b      	b.n	8005f9e <HAL_TIM_PWM_Start+0xaa>
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b08      	cmp	r3, #8
 8005f8a:	d104      	bne.n	8005f96 <HAL_TIM_PWM_Start+0xa2>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f94:	e003      	b.n	8005f9e <HAL_TIM_PWM_Start+0xaa>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2202      	movs	r2, #2
 8005f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	6839      	ldr	r1, [r7, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fee8 	bl	8006d7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a23      	ldr	r2, [pc, #140]	; (8006040 <HAL_TIM_PWM_Start+0x14c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d107      	bne.n	8005fc6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fc4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a1d      	ldr	r2, [pc, #116]	; (8006040 <HAL_TIM_PWM_Start+0x14c>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d018      	beq.n	8006002 <HAL_TIM_PWM_Start+0x10e>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fd8:	d013      	beq.n	8006002 <HAL_TIM_PWM_Start+0x10e>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a19      	ldr	r2, [pc, #100]	; (8006044 <HAL_TIM_PWM_Start+0x150>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d00e      	beq.n	8006002 <HAL_TIM_PWM_Start+0x10e>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a17      	ldr	r2, [pc, #92]	; (8006048 <HAL_TIM_PWM_Start+0x154>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d009      	beq.n	8006002 <HAL_TIM_PWM_Start+0x10e>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a16      	ldr	r2, [pc, #88]	; (800604c <HAL_TIM_PWM_Start+0x158>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d004      	beq.n	8006002 <HAL_TIM_PWM_Start+0x10e>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a14      	ldr	r2, [pc, #80]	; (8006050 <HAL_TIM_PWM_Start+0x15c>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d111      	bne.n	8006026 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	f003 0307 	and.w	r3, r3, #7
 800600c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2b06      	cmp	r3, #6
 8006012:	d010      	beq.n	8006036 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f042 0201 	orr.w	r2, r2, #1
 8006022:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006024:	e007      	b.n	8006036 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f042 0201 	orr.w	r2, r2, #1
 8006034:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	40010000 	.word	0x40010000
 8006044:	40000400 	.word	0x40000400
 8006048:	40000800 	.word	0x40000800
 800604c:	40000c00 	.word	0x40000c00
 8006050:	40014000 	.word	0x40014000

08006054 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b086      	sub	sp, #24
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d101      	bne.n	8006068 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e097      	b.n	8006198 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800606e:	b2db      	uxtb	r3, r3
 8006070:	2b00      	cmp	r3, #0
 8006072:	d106      	bne.n	8006082 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f7fd fa7b 	bl	8003578 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2202      	movs	r2, #2
 8006086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	6812      	ldr	r2, [r2, #0]
 8006094:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006098:	f023 0307 	bic.w	r3, r3, #7
 800609c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	3304      	adds	r3, #4
 80060a6:	4619      	mov	r1, r3
 80060a8:	4610      	mov	r0, r2
 80060aa:	f000 fbc1 	bl	8006830 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	6a1b      	ldr	r3, [r3, #32]
 80060c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060d6:	f023 0303 	bic.w	r3, r3, #3
 80060da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	689a      	ldr	r2, [r3, #8]
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	021b      	lsls	r3, r3, #8
 80060e6:	4313      	orrs	r3, r2
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80060f4:	f023 030c 	bic.w	r3, r3, #12
 80060f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006100:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006104:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	68da      	ldr	r2, [r3, #12]
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	021b      	lsls	r3, r3, #8
 8006110:	4313      	orrs	r3, r2
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	011a      	lsls	r2, r3, #4
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	031b      	lsls	r3, r3, #12
 8006124:	4313      	orrs	r3, r2
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	4313      	orrs	r3, r2
 800612a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006132:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800613a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	011b      	lsls	r3, r3, #4
 8006146:	4313      	orrs	r3, r2
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2201      	movs	r2, #1
 8006172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2201      	movs	r2, #1
 8006182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2201      	movs	r2, #1
 800618a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3718      	adds	r7, #24
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061b0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80061b8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80061c0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80061c8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d110      	bne.n	80061f2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d102      	bne.n	80061dc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80061d6:	7b7b      	ldrb	r3, [r7, #13]
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d001      	beq.n	80061e0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e069      	b.n	80062b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061f0:	e031      	b.n	8006256 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b04      	cmp	r3, #4
 80061f6:	d110      	bne.n	800621a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80061f8:	7bbb      	ldrb	r3, [r7, #14]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d102      	bne.n	8006204 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80061fe:	7b3b      	ldrb	r3, [r7, #12]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d001      	beq.n	8006208 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e055      	b.n	80062b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006218:	e01d      	b.n	8006256 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800621a:	7bfb      	ldrb	r3, [r7, #15]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d108      	bne.n	8006232 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006220:	7bbb      	ldrb	r3, [r7, #14]
 8006222:	2b01      	cmp	r3, #1
 8006224:	d105      	bne.n	8006232 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006226:	7b7b      	ldrb	r3, [r7, #13]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d102      	bne.n	8006232 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800622c:	7b3b      	ldrb	r3, [r7, #12]
 800622e:	2b01      	cmp	r3, #1
 8006230:	d001      	beq.n	8006236 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e03e      	b.n	80062b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2202      	movs	r2, #2
 800623a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2202      	movs	r2, #2
 8006242:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2202      	movs	r2, #2
 800624a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2202      	movs	r2, #2
 8006252:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d003      	beq.n	8006264 <HAL_TIM_Encoder_Start+0xc4>
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	2b04      	cmp	r3, #4
 8006260:	d008      	beq.n	8006274 <HAL_TIM_Encoder_Start+0xd4>
 8006262:	e00f      	b.n	8006284 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2201      	movs	r2, #1
 800626a:	2100      	movs	r1, #0
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fd85 	bl	8006d7c <TIM_CCxChannelCmd>
      break;
 8006272:	e016      	b.n	80062a2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2201      	movs	r2, #1
 800627a:	2104      	movs	r1, #4
 800627c:	4618      	mov	r0, r3
 800627e:	f000 fd7d 	bl	8006d7c <TIM_CCxChannelCmd>
      break;
 8006282:	e00e      	b.n	80062a2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2201      	movs	r2, #1
 800628a:	2100      	movs	r1, #0
 800628c:	4618      	mov	r0, r3
 800628e:	f000 fd75 	bl	8006d7c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2201      	movs	r2, #1
 8006298:	2104      	movs	r1, #4
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fd6e 	bl	8006d7c <TIM_CCxChannelCmd>
      break;
 80062a0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f042 0201 	orr.w	r2, r2, #1
 80062b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3710      	adds	r7, #16
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	f003 0302 	and.w	r3, r3, #2
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d122      	bne.n	8006318 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	f003 0302 	and.w	r3, r3, #2
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d11b      	bne.n	8006318 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f06f 0202 	mvn.w	r2, #2
 80062e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2201      	movs	r2, #1
 80062ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	699b      	ldr	r3, [r3, #24]
 80062f6:	f003 0303 	and.w	r3, r3, #3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 fa77 	bl	80067f2 <HAL_TIM_IC_CaptureCallback>
 8006304:	e005      	b.n	8006312 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 fa69 	bl	80067de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 fa7a 	bl	8006806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	f003 0304 	and.w	r3, r3, #4
 8006322:	2b04      	cmp	r3, #4
 8006324:	d122      	bne.n	800636c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f003 0304 	and.w	r3, r3, #4
 8006330:	2b04      	cmp	r3, #4
 8006332:	d11b      	bne.n	800636c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f06f 0204 	mvn.w	r2, #4
 800633c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2202      	movs	r2, #2
 8006342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f000 fa4d 	bl	80067f2 <HAL_TIM_IC_CaptureCallback>
 8006358:	e005      	b.n	8006366 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 fa3f 	bl	80067de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 fa50 	bl	8006806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	f003 0308 	and.w	r3, r3, #8
 8006376:	2b08      	cmp	r3, #8
 8006378:	d122      	bne.n	80063c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	f003 0308 	and.w	r3, r3, #8
 8006384:	2b08      	cmp	r3, #8
 8006386:	d11b      	bne.n	80063c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f06f 0208 	mvn.w	r2, #8
 8006390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2204      	movs	r2, #4
 8006396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	69db      	ldr	r3, [r3, #28]
 800639e:	f003 0303 	and.w	r3, r3, #3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fa23 	bl	80067f2 <HAL_TIM_IC_CaptureCallback>
 80063ac:	e005      	b.n	80063ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fa15 	bl	80067de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 fa26 	bl	8006806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	f003 0310 	and.w	r3, r3, #16
 80063ca:	2b10      	cmp	r3, #16
 80063cc:	d122      	bne.n	8006414 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	f003 0310 	and.w	r3, r3, #16
 80063d8:	2b10      	cmp	r3, #16
 80063da:	d11b      	bne.n	8006414 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f06f 0210 	mvn.w	r2, #16
 80063e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2208      	movs	r2, #8
 80063ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	69db      	ldr	r3, [r3, #28]
 80063f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f9f9 	bl	80067f2 <HAL_TIM_IC_CaptureCallback>
 8006400:	e005      	b.n	800640e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 f9eb 	bl	80067de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 f9fc 	bl	8006806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f003 0301 	and.w	r3, r3, #1
 800641e:	2b01      	cmp	r3, #1
 8006420:	d10e      	bne.n	8006440 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	2b01      	cmp	r3, #1
 800642e:	d107      	bne.n	8006440 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f06f 0201 	mvn.w	r2, #1
 8006438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f7fc ff2e 	bl	800329c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800644a:	2b80      	cmp	r3, #128	; 0x80
 800644c:	d10e      	bne.n	800646c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006458:	2b80      	cmp	r3, #128	; 0x80
 800645a:	d107      	bne.n	800646c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fd78 	bl	8006f5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006476:	2b40      	cmp	r3, #64	; 0x40
 8006478:	d10e      	bne.n	8006498 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006484:	2b40      	cmp	r3, #64	; 0x40
 8006486:	d107      	bne.n	8006498 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f9c1 	bl	800681a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	f003 0320 	and.w	r3, r3, #32
 80064a2:	2b20      	cmp	r3, #32
 80064a4:	d10e      	bne.n	80064c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f003 0320 	and.w	r3, r3, #32
 80064b0:	2b20      	cmp	r3, #32
 80064b2:	d107      	bne.n	80064c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0220 	mvn.w	r2, #32
 80064bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 fd42 	bl	8006f48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064c4:	bf00      	nop
 80064c6:	3708      	adds	r7, #8
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064d8:	2300      	movs	r3, #0
 80064da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d101      	bne.n	80064ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064e6:	2302      	movs	r3, #2
 80064e8:	e0ae      	b.n	8006648 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2b0c      	cmp	r3, #12
 80064f6:	f200 809f 	bhi.w	8006638 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80064fa:	a201      	add	r2, pc, #4	; (adr r2, 8006500 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80064fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006500:	08006535 	.word	0x08006535
 8006504:	08006639 	.word	0x08006639
 8006508:	08006639 	.word	0x08006639
 800650c:	08006639 	.word	0x08006639
 8006510:	08006575 	.word	0x08006575
 8006514:	08006639 	.word	0x08006639
 8006518:	08006639 	.word	0x08006639
 800651c:	08006639 	.word	0x08006639
 8006520:	080065b7 	.word	0x080065b7
 8006524:	08006639 	.word	0x08006639
 8006528:	08006639 	.word	0x08006639
 800652c:	08006639 	.word	0x08006639
 8006530:	080065f7 	.word	0x080065f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68b9      	ldr	r1, [r7, #8]
 800653a:	4618      	mov	r0, r3
 800653c:	f000 f9f8 	bl	8006930 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	699a      	ldr	r2, [r3, #24]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f042 0208 	orr.w	r2, r2, #8
 800654e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699a      	ldr	r2, [r3, #24]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 0204 	bic.w	r2, r2, #4
 800655e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6999      	ldr	r1, [r3, #24]
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	430a      	orrs	r2, r1
 8006570:	619a      	str	r2, [r3, #24]
      break;
 8006572:	e064      	b.n	800663e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68b9      	ldr	r1, [r7, #8]
 800657a:	4618      	mov	r0, r3
 800657c:	f000 fa3e 	bl	80069fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699a      	ldr	r2, [r3, #24]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800658e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699a      	ldr	r2, [r3, #24]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800659e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	6999      	ldr	r1, [r3, #24]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	021a      	lsls	r2, r3, #8
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	430a      	orrs	r2, r1
 80065b2:	619a      	str	r2, [r3, #24]
      break;
 80065b4:	e043      	b.n	800663e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68b9      	ldr	r1, [r7, #8]
 80065bc:	4618      	mov	r0, r3
 80065be:	f000 fa89 	bl	8006ad4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	69da      	ldr	r2, [r3, #28]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f042 0208 	orr.w	r2, r2, #8
 80065d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	69da      	ldr	r2, [r3, #28]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 0204 	bic.w	r2, r2, #4
 80065e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	69d9      	ldr	r1, [r3, #28]
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	691a      	ldr	r2, [r3, #16]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	61da      	str	r2, [r3, #28]
      break;
 80065f4:	e023      	b.n	800663e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68b9      	ldr	r1, [r7, #8]
 80065fc:	4618      	mov	r0, r3
 80065fe:	f000 fad3 	bl	8006ba8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	69da      	ldr	r2, [r3, #28]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006610:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	69da      	ldr	r2, [r3, #28]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006620:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	69d9      	ldr	r1, [r3, #28]
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	021a      	lsls	r2, r3, #8
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	430a      	orrs	r2, r1
 8006634:	61da      	str	r2, [r3, #28]
      break;
 8006636:	e002      	b.n	800663e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	75fb      	strb	r3, [r7, #23]
      break;
 800663c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006646:	7dfb      	ldrb	r3, [r7, #23]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3718      	adds	r7, #24
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800665a:	2300      	movs	r3, #0
 800665c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006664:	2b01      	cmp	r3, #1
 8006666:	d101      	bne.n	800666c <HAL_TIM_ConfigClockSource+0x1c>
 8006668:	2302      	movs	r3, #2
 800666a:	e0b4      	b.n	80067d6 <HAL_TIM_ConfigClockSource+0x186>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2202      	movs	r2, #2
 8006678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800668a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006692:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066a4:	d03e      	beq.n	8006724 <HAL_TIM_ConfigClockSource+0xd4>
 80066a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066aa:	f200 8087 	bhi.w	80067bc <HAL_TIM_ConfigClockSource+0x16c>
 80066ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066b2:	f000 8086 	beq.w	80067c2 <HAL_TIM_ConfigClockSource+0x172>
 80066b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ba:	d87f      	bhi.n	80067bc <HAL_TIM_ConfigClockSource+0x16c>
 80066bc:	2b70      	cmp	r3, #112	; 0x70
 80066be:	d01a      	beq.n	80066f6 <HAL_TIM_ConfigClockSource+0xa6>
 80066c0:	2b70      	cmp	r3, #112	; 0x70
 80066c2:	d87b      	bhi.n	80067bc <HAL_TIM_ConfigClockSource+0x16c>
 80066c4:	2b60      	cmp	r3, #96	; 0x60
 80066c6:	d050      	beq.n	800676a <HAL_TIM_ConfigClockSource+0x11a>
 80066c8:	2b60      	cmp	r3, #96	; 0x60
 80066ca:	d877      	bhi.n	80067bc <HAL_TIM_ConfigClockSource+0x16c>
 80066cc:	2b50      	cmp	r3, #80	; 0x50
 80066ce:	d03c      	beq.n	800674a <HAL_TIM_ConfigClockSource+0xfa>
 80066d0:	2b50      	cmp	r3, #80	; 0x50
 80066d2:	d873      	bhi.n	80067bc <HAL_TIM_ConfigClockSource+0x16c>
 80066d4:	2b40      	cmp	r3, #64	; 0x40
 80066d6:	d058      	beq.n	800678a <HAL_TIM_ConfigClockSource+0x13a>
 80066d8:	2b40      	cmp	r3, #64	; 0x40
 80066da:	d86f      	bhi.n	80067bc <HAL_TIM_ConfigClockSource+0x16c>
 80066dc:	2b30      	cmp	r3, #48	; 0x30
 80066de:	d064      	beq.n	80067aa <HAL_TIM_ConfigClockSource+0x15a>
 80066e0:	2b30      	cmp	r3, #48	; 0x30
 80066e2:	d86b      	bhi.n	80067bc <HAL_TIM_ConfigClockSource+0x16c>
 80066e4:	2b20      	cmp	r3, #32
 80066e6:	d060      	beq.n	80067aa <HAL_TIM_ConfigClockSource+0x15a>
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	d867      	bhi.n	80067bc <HAL_TIM_ConfigClockSource+0x16c>
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d05c      	beq.n	80067aa <HAL_TIM_ConfigClockSource+0x15a>
 80066f0:	2b10      	cmp	r3, #16
 80066f2:	d05a      	beq.n	80067aa <HAL_TIM_ConfigClockSource+0x15a>
 80066f4:	e062      	b.n	80067bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6818      	ldr	r0, [r3, #0]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	6899      	ldr	r1, [r3, #8]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	f000 fb19 	bl	8006d3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006718:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68ba      	ldr	r2, [r7, #8]
 8006720:	609a      	str	r2, [r3, #8]
      break;
 8006722:	e04f      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6818      	ldr	r0, [r3, #0]
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	6899      	ldr	r1, [r3, #8]
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	685a      	ldr	r2, [r3, #4]
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	f000 fb02 	bl	8006d3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689a      	ldr	r2, [r3, #8]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006746:	609a      	str	r2, [r3, #8]
      break;
 8006748:	e03c      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6818      	ldr	r0, [r3, #0]
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	6859      	ldr	r1, [r3, #4]
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	461a      	mov	r2, r3
 8006758:	f000 fa76 	bl	8006c48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2150      	movs	r1, #80	; 0x50
 8006762:	4618      	mov	r0, r3
 8006764:	f000 facf 	bl	8006d06 <TIM_ITRx_SetConfig>
      break;
 8006768:	e02c      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6818      	ldr	r0, [r3, #0]
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	6859      	ldr	r1, [r3, #4]
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	461a      	mov	r2, r3
 8006778:	f000 fa95 	bl	8006ca6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2160      	movs	r1, #96	; 0x60
 8006782:	4618      	mov	r0, r3
 8006784:	f000 fabf 	bl	8006d06 <TIM_ITRx_SetConfig>
      break;
 8006788:	e01c      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6818      	ldr	r0, [r3, #0]
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	6859      	ldr	r1, [r3, #4]
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	461a      	mov	r2, r3
 8006798:	f000 fa56 	bl	8006c48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2140      	movs	r1, #64	; 0x40
 80067a2:	4618      	mov	r0, r3
 80067a4:	f000 faaf 	bl	8006d06 <TIM_ITRx_SetConfig>
      break;
 80067a8:	e00c      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4619      	mov	r1, r3
 80067b4:	4610      	mov	r0, r2
 80067b6:	f000 faa6 	bl	8006d06 <TIM_ITRx_SetConfig>
      break;
 80067ba:	e003      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	73fb      	strb	r3, [r7, #15]
      break;
 80067c0:	e000      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067de:	b480      	push	{r7}
 80067e0:	b083      	sub	sp, #12
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067e6:	bf00      	nop
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr

080067f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b083      	sub	sp, #12
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067fa:	bf00      	nop
 80067fc:	370c      	adds	r7, #12
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800680e:	bf00      	nop
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr

0800681a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800681a:	b480      	push	{r7}
 800681c:	b083      	sub	sp, #12
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006822:	bf00      	nop
 8006824:	370c      	adds	r7, #12
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
	...

08006830 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006830:	b480      	push	{r7}
 8006832:	b085      	sub	sp, #20
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a34      	ldr	r2, [pc, #208]	; (8006914 <TIM_Base_SetConfig+0xe4>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d00f      	beq.n	8006868 <TIM_Base_SetConfig+0x38>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800684e:	d00b      	beq.n	8006868 <TIM_Base_SetConfig+0x38>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a31      	ldr	r2, [pc, #196]	; (8006918 <TIM_Base_SetConfig+0xe8>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d007      	beq.n	8006868 <TIM_Base_SetConfig+0x38>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a30      	ldr	r2, [pc, #192]	; (800691c <TIM_Base_SetConfig+0xec>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d003      	beq.n	8006868 <TIM_Base_SetConfig+0x38>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a2f      	ldr	r2, [pc, #188]	; (8006920 <TIM_Base_SetConfig+0xf0>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d108      	bne.n	800687a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800686e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	4313      	orrs	r3, r2
 8006878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a25      	ldr	r2, [pc, #148]	; (8006914 <TIM_Base_SetConfig+0xe4>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d01b      	beq.n	80068ba <TIM_Base_SetConfig+0x8a>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006888:	d017      	beq.n	80068ba <TIM_Base_SetConfig+0x8a>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a22      	ldr	r2, [pc, #136]	; (8006918 <TIM_Base_SetConfig+0xe8>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d013      	beq.n	80068ba <TIM_Base_SetConfig+0x8a>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a21      	ldr	r2, [pc, #132]	; (800691c <TIM_Base_SetConfig+0xec>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d00f      	beq.n	80068ba <TIM_Base_SetConfig+0x8a>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a20      	ldr	r2, [pc, #128]	; (8006920 <TIM_Base_SetConfig+0xf0>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d00b      	beq.n	80068ba <TIM_Base_SetConfig+0x8a>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a1f      	ldr	r2, [pc, #124]	; (8006924 <TIM_Base_SetConfig+0xf4>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d007      	beq.n	80068ba <TIM_Base_SetConfig+0x8a>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a1e      	ldr	r2, [pc, #120]	; (8006928 <TIM_Base_SetConfig+0xf8>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d003      	beq.n	80068ba <TIM_Base_SetConfig+0x8a>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a1d      	ldr	r2, [pc, #116]	; (800692c <TIM_Base_SetConfig+0xfc>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d108      	bne.n	80068cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a08      	ldr	r2, [pc, #32]	; (8006914 <TIM_Base_SetConfig+0xe4>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d103      	bne.n	8006900 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	691a      	ldr	r2, [r3, #16]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	615a      	str	r2, [r3, #20]
}
 8006906:	bf00      	nop
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	40010000 	.word	0x40010000
 8006918:	40000400 	.word	0x40000400
 800691c:	40000800 	.word	0x40000800
 8006920:	40000c00 	.word	0x40000c00
 8006924:	40014000 	.word	0x40014000
 8006928:	40014400 	.word	0x40014400
 800692c:	40014800 	.word	0x40014800

08006930 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	f023 0201 	bic.w	r2, r3, #1
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a1b      	ldr	r3, [r3, #32]
 800694a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800695e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f023 0303 	bic.w	r3, r3, #3
 8006966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	4313      	orrs	r3, r2
 8006970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	f023 0302 	bic.w	r3, r3, #2
 8006978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	4313      	orrs	r3, r2
 8006982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a1c      	ldr	r2, [pc, #112]	; (80069f8 <TIM_OC1_SetConfig+0xc8>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d10c      	bne.n	80069a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	f023 0308 	bic.w	r3, r3, #8
 8006992:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	4313      	orrs	r3, r2
 800699c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f023 0304 	bic.w	r3, r3, #4
 80069a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a13      	ldr	r2, [pc, #76]	; (80069f8 <TIM_OC1_SetConfig+0xc8>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d111      	bne.n	80069d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	693a      	ldr	r2, [r7, #16]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	693a      	ldr	r2, [r7, #16]
 80069d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	685a      	ldr	r2, [r3, #4]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	697a      	ldr	r2, [r7, #20]
 80069ea:	621a      	str	r2, [r3, #32]
}
 80069ec:	bf00      	nop
 80069ee:	371c      	adds	r7, #28
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr
 80069f8:	40010000 	.word	0x40010000

080069fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	f023 0210 	bic.w	r2, r3, #16
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	699b      	ldr	r3, [r3, #24]
 8006a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	021b      	lsls	r3, r3, #8
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	f023 0320 	bic.w	r3, r3, #32
 8006a46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	011b      	lsls	r3, r3, #4
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a1e      	ldr	r2, [pc, #120]	; (8006ad0 <TIM_OC2_SetConfig+0xd4>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d10d      	bne.n	8006a78 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	011b      	lsls	r3, r3, #4
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a76:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a15      	ldr	r2, [pc, #84]	; (8006ad0 <TIM_OC2_SetConfig+0xd4>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d113      	bne.n	8006aa8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	695b      	ldr	r3, [r3, #20]
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	699b      	ldr	r3, [r3, #24]
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	693a      	ldr	r2, [r7, #16]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	693a      	ldr	r2, [r7, #16]
 8006aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	685a      	ldr	r2, [r3, #4]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	697a      	ldr	r2, [r7, #20]
 8006ac0:	621a      	str	r2, [r3, #32]
}
 8006ac2:	bf00      	nop
 8006ac4:	371c      	adds	r7, #28
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	40010000 	.word	0x40010000

08006ad4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	69db      	ldr	r3, [r3, #28]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f023 0303 	bic.w	r3, r3, #3
 8006b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	021b      	lsls	r3, r3, #8
 8006b24:	697a      	ldr	r2, [r7, #20]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a1d      	ldr	r2, [pc, #116]	; (8006ba4 <TIM_OC3_SetConfig+0xd0>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d10d      	bne.n	8006b4e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	021b      	lsls	r3, r3, #8
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a14      	ldr	r2, [pc, #80]	; (8006ba4 <TIM_OC3_SetConfig+0xd0>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d113      	bne.n	8006b7e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	011b      	lsls	r3, r3, #4
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	011b      	lsls	r3, r3, #4
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	621a      	str	r2, [r3, #32]
}
 8006b98:	bf00      	nop
 8006b9a:	371c      	adds	r7, #28
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr
 8006ba4:	40010000 	.word	0x40010000

08006ba8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b087      	sub	sp, #28
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a1b      	ldr	r3, [r3, #32]
 8006bb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	69db      	ldr	r3, [r3, #28]
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	021b      	lsls	r3, r3, #8
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bf2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	031b      	lsls	r3, r3, #12
 8006bfa:	693a      	ldr	r2, [r7, #16]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a10      	ldr	r2, [pc, #64]	; (8006c44 <TIM_OC4_SetConfig+0x9c>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d109      	bne.n	8006c1c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	695b      	ldr	r3, [r3, #20]
 8006c14:	019b      	lsls	r3, r3, #6
 8006c16:	697a      	ldr	r2, [r7, #20]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	697a      	ldr	r2, [r7, #20]
 8006c20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685a      	ldr	r2, [r3, #4]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	621a      	str	r2, [r3, #32]
}
 8006c36:	bf00      	nop
 8006c38:	371c      	adds	r7, #28
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop
 8006c44:	40010000 	.word	0x40010000

08006c48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b087      	sub	sp, #28
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6a1b      	ldr	r3, [r3, #32]
 8006c58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6a1b      	ldr	r3, [r3, #32]
 8006c5e:	f023 0201 	bic.w	r2, r3, #1
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	699b      	ldr	r3, [r3, #24]
 8006c6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	011b      	lsls	r3, r3, #4
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	f023 030a 	bic.w	r3, r3, #10
 8006c84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	693a      	ldr	r2, [r7, #16]
 8006c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	697a      	ldr	r2, [r7, #20]
 8006c98:	621a      	str	r2, [r3, #32]
}
 8006c9a:	bf00      	nop
 8006c9c:	371c      	adds	r7, #28
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b087      	sub	sp, #28
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	60f8      	str	r0, [r7, #12]
 8006cae:	60b9      	str	r1, [r7, #8]
 8006cb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	f023 0210 	bic.w	r2, r3, #16
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	699b      	ldr	r3, [r3, #24]
 8006cc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6a1b      	ldr	r3, [r3, #32]
 8006cc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	031b      	lsls	r3, r3, #12
 8006cd6:	697a      	ldr	r2, [r7, #20]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ce2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	011b      	lsls	r3, r3, #4
 8006ce8:	693a      	ldr	r2, [r7, #16]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	697a      	ldr	r2, [r7, #20]
 8006cf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	621a      	str	r2, [r3, #32]
}
 8006cfa:	bf00      	nop
 8006cfc:	371c      	adds	r7, #28
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr

08006d06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d06:	b480      	push	{r7}
 8006d08:	b085      	sub	sp, #20
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
 8006d0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d1e:	683a      	ldr	r2, [r7, #0]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	f043 0307 	orr.w	r3, r3, #7
 8006d28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	609a      	str	r2, [r3, #8]
}
 8006d30:	bf00      	nop
 8006d32:	3714      	adds	r7, #20
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
 8006d48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	021a      	lsls	r2, r3, #8
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	431a      	orrs	r2, r3
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	697a      	ldr	r2, [r7, #20]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	609a      	str	r2, [r3, #8]
}
 8006d70:	bf00      	nop
 8006d72:	371c      	adds	r7, #28
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b087      	sub	sp, #28
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	f003 031f 	and.w	r3, r3, #31
 8006d8e:	2201      	movs	r2, #1
 8006d90:	fa02 f303 	lsl.w	r3, r2, r3
 8006d94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6a1a      	ldr	r2, [r3, #32]
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	43db      	mvns	r3, r3
 8006d9e:	401a      	ands	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6a1a      	ldr	r2, [r3, #32]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	f003 031f 	and.w	r3, r3, #31
 8006dae:	6879      	ldr	r1, [r7, #4]
 8006db0:	fa01 f303 	lsl.w	r3, r1, r3
 8006db4:	431a      	orrs	r2, r3
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	621a      	str	r2, [r3, #32]
}
 8006dba:	bf00      	nop
 8006dbc:	371c      	adds	r7, #28
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
	...

08006dc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d101      	bne.n	8006de0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ddc:	2302      	movs	r3, #2
 8006dde:	e050      	b.n	8006e82 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2202      	movs	r2, #2
 8006dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a1c      	ldr	r2, [pc, #112]	; (8006e90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d018      	beq.n	8006e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e2c:	d013      	beq.n	8006e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a18      	ldr	r2, [pc, #96]	; (8006e94 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d00e      	beq.n	8006e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a16      	ldr	r2, [pc, #88]	; (8006e98 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d009      	beq.n	8006e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a15      	ldr	r2, [pc, #84]	; (8006e9c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d004      	beq.n	8006e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a13      	ldr	r2, [pc, #76]	; (8006ea0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d10c      	bne.n	8006e70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68ba      	ldr	r2, [r7, #8]
 8006e6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3714      	adds	r7, #20
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop
 8006e90:	40010000 	.word	0x40010000
 8006e94:	40000400 	.word	0x40000400
 8006e98:	40000800 	.word	0x40000800
 8006e9c:	40000c00 	.word	0x40000c00
 8006ea0:	40014000 	.word	0x40014000

08006ea4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d101      	bne.n	8006ec0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ebc:	2302      	movs	r3, #2
 8006ebe:	e03d      	b.n	8006f3c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	69db      	ldr	r3, [r3, #28]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f3a:	2300      	movs	r3, #0
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3714      	adds	r7, #20
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f50:	bf00      	nop
 8006f52:	370c      	adds	r7, #12
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr

08006f5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f64:	bf00      	nop
 8006f66:	370c      	adds	r7, #12
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b082      	sub	sp, #8
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d101      	bne.n	8006f82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e03f      	b.n	8007002 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d106      	bne.n	8006f9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7fc fbcc 	bl	8003734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2224      	movs	r2, #36	; 0x24
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006fb2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 fddf 	bl	8007b78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	691a      	ldr	r2, [r3, #16]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006fc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	695a      	ldr	r2, [r3, #20]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006fd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68da      	ldr	r2, [r3, #12]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006fe8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2220      	movs	r2, #32
 8006ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2220      	movs	r2, #32
 8006ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3708      	adds	r7, #8
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b08a      	sub	sp, #40	; 0x28
 800700e:	af02      	add	r7, sp, #8
 8007010:	60f8      	str	r0, [r7, #12]
 8007012:	60b9      	str	r1, [r7, #8]
 8007014:	603b      	str	r3, [r7, #0]
 8007016:	4613      	mov	r3, r2
 8007018:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800701a:	2300      	movs	r3, #0
 800701c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b20      	cmp	r3, #32
 8007028:	d17c      	bne.n	8007124 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d002      	beq.n	8007036 <HAL_UART_Transmit+0x2c>
 8007030:	88fb      	ldrh	r3, [r7, #6]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e075      	b.n	8007126 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007040:	2b01      	cmp	r3, #1
 8007042:	d101      	bne.n	8007048 <HAL_UART_Transmit+0x3e>
 8007044:	2302      	movs	r3, #2
 8007046:	e06e      	b.n	8007126 <HAL_UART_Transmit+0x11c>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2200      	movs	r2, #0
 8007054:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2221      	movs	r2, #33	; 0x21
 800705a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800705e:	f7fc fda7 	bl	8003bb0 <HAL_GetTick>
 8007062:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	88fa      	ldrh	r2, [r7, #6]
 8007068:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	88fa      	ldrh	r2, [r7, #6]
 800706e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007078:	d108      	bne.n	800708c <HAL_UART_Transmit+0x82>
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d104      	bne.n	800708c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007082:	2300      	movs	r3, #0
 8007084:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	e003      	b.n	8007094 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007090:	2300      	movs	r3, #0
 8007092:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800709c:	e02a      	b.n	80070f4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	9300      	str	r3, [sp, #0]
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	2200      	movs	r2, #0
 80070a6:	2180      	movs	r1, #128	; 0x80
 80070a8:	68f8      	ldr	r0, [r7, #12]
 80070aa:	f000 fb1f 	bl	80076ec <UART_WaitOnFlagUntilTimeout>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d001      	beq.n	80070b8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80070b4:	2303      	movs	r3, #3
 80070b6:	e036      	b.n	8007126 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10b      	bne.n	80070d6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	881b      	ldrh	r3, [r3, #0]
 80070c2:	461a      	mov	r2, r3
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	3302      	adds	r3, #2
 80070d2:	61bb      	str	r3, [r7, #24]
 80070d4:	e007      	b.n	80070e6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	781a      	ldrb	r2, [r3, #0]
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80070e0:	69fb      	ldr	r3, [r7, #28]
 80070e2:	3301      	adds	r3, #1
 80070e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	3b01      	subs	r3, #1
 80070ee:	b29a      	uxth	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1cf      	bne.n	800709e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	9300      	str	r3, [sp, #0]
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	2200      	movs	r2, #0
 8007106:	2140      	movs	r1, #64	; 0x40
 8007108:	68f8      	ldr	r0, [r7, #12]
 800710a:	f000 faef 	bl	80076ec <UART_WaitOnFlagUntilTimeout>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d001      	beq.n	8007118 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e006      	b.n	8007126 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2220      	movs	r2, #32
 800711c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007120:	2300      	movs	r3, #0
 8007122:	e000      	b.n	8007126 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007124:	2302      	movs	r3, #2
  }
}
 8007126:	4618      	mov	r0, r3
 8007128:	3720      	adds	r7, #32
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800712e:	b580      	push	{r7, lr}
 8007130:	b084      	sub	sp, #16
 8007132:	af00      	add	r7, sp, #0
 8007134:	60f8      	str	r0, [r7, #12]
 8007136:	60b9      	str	r1, [r7, #8]
 8007138:	4613      	mov	r3, r2
 800713a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007142:	b2db      	uxtb	r3, r3
 8007144:	2b20      	cmp	r3, #32
 8007146:	d11d      	bne.n	8007184 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d002      	beq.n	8007154 <HAL_UART_Receive_IT+0x26>
 800714e:	88fb      	ldrh	r3, [r7, #6]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e016      	b.n	8007186 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800715e:	2b01      	cmp	r3, #1
 8007160:	d101      	bne.n	8007166 <HAL_UART_Receive_IT+0x38>
 8007162:	2302      	movs	r3, #2
 8007164:	e00f      	b.n	8007186 <HAL_UART_Receive_IT+0x58>
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2201      	movs	r2, #1
 800716a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007174:	88fb      	ldrh	r3, [r7, #6]
 8007176:	461a      	mov	r2, r3
 8007178:	68b9      	ldr	r1, [r7, #8]
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f000 fb24 	bl	80077c8 <UART_Start_Receive_IT>
 8007180:	4603      	mov	r3, r0
 8007182:	e000      	b.n	8007186 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007184:	2302      	movs	r3, #2
  }
}
 8007186:	4618      	mov	r0, r3
 8007188:	3710      	adds	r7, #16
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
	...

08007190 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b0ba      	sub	sp, #232	; 0xe8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	695b      	ldr	r3, [r3, #20]
 80071b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80071b6:	2300      	movs	r3, #0
 80071b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80071bc:	2300      	movs	r3, #0
 80071be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80071c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071c6:	f003 030f 	and.w	r3, r3, #15
 80071ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80071ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10f      	bne.n	80071f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071da:	f003 0320 	and.w	r3, r3, #32
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d009      	beq.n	80071f6 <HAL_UART_IRQHandler+0x66>
 80071e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071e6:	f003 0320 	and.w	r3, r3, #32
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d003      	beq.n	80071f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 fc07 	bl	8007a02 <UART_Receive_IT>
      return;
 80071f4:	e256      	b.n	80076a4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80071f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	f000 80de 	beq.w	80073bc <HAL_UART_IRQHandler+0x22c>
 8007200:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007204:	f003 0301 	and.w	r3, r3, #1
 8007208:	2b00      	cmp	r3, #0
 800720a:	d106      	bne.n	800721a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800720c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007210:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007214:	2b00      	cmp	r3, #0
 8007216:	f000 80d1 	beq.w	80073bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800721a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800721e:	f003 0301 	and.w	r3, r3, #1
 8007222:	2b00      	cmp	r3, #0
 8007224:	d00b      	beq.n	800723e <HAL_UART_IRQHandler+0xae>
 8007226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800722a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800722e:	2b00      	cmp	r3, #0
 8007230:	d005      	beq.n	800723e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007236:	f043 0201 	orr.w	r2, r3, #1
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800723e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007242:	f003 0304 	and.w	r3, r3, #4
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00b      	beq.n	8007262 <HAL_UART_IRQHandler+0xd2>
 800724a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800724e:	f003 0301 	and.w	r3, r3, #1
 8007252:	2b00      	cmp	r3, #0
 8007254:	d005      	beq.n	8007262 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800725a:	f043 0202 	orr.w	r2, r3, #2
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d00b      	beq.n	8007286 <HAL_UART_IRQHandler+0xf6>
 800726e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007272:	f003 0301 	and.w	r3, r3, #1
 8007276:	2b00      	cmp	r3, #0
 8007278:	d005      	beq.n	8007286 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727e:	f043 0204 	orr.w	r2, r3, #4
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800728a:	f003 0308 	and.w	r3, r3, #8
 800728e:	2b00      	cmp	r3, #0
 8007290:	d011      	beq.n	80072b6 <HAL_UART_IRQHandler+0x126>
 8007292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007296:	f003 0320 	and.w	r3, r3, #32
 800729a:	2b00      	cmp	r3, #0
 800729c:	d105      	bne.n	80072aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800729e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072a2:	f003 0301 	and.w	r3, r3, #1
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d005      	beq.n	80072b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ae:	f043 0208 	orr.w	r2, r3, #8
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	f000 81ed 	beq.w	800769a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072c4:	f003 0320 	and.w	r3, r3, #32
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d008      	beq.n	80072de <HAL_UART_IRQHandler+0x14e>
 80072cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072d0:	f003 0320 	and.w	r3, r3, #32
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d002      	beq.n	80072de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 fb92 	bl	8007a02 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	695b      	ldr	r3, [r3, #20]
 80072e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072e8:	2b40      	cmp	r3, #64	; 0x40
 80072ea:	bf0c      	ite	eq
 80072ec:	2301      	moveq	r3, #1
 80072ee:	2300      	movne	r3, #0
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072fa:	f003 0308 	and.w	r3, r3, #8
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d103      	bne.n	800730a <HAL_UART_IRQHandler+0x17a>
 8007302:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007306:	2b00      	cmp	r3, #0
 8007308:	d04f      	beq.n	80073aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 fa9a 	bl	8007844 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800731a:	2b40      	cmp	r3, #64	; 0x40
 800731c:	d141      	bne.n	80073a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	3314      	adds	r3, #20
 8007324:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007328:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800732c:	e853 3f00 	ldrex	r3, [r3]
 8007330:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007334:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007338:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800733c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	3314      	adds	r3, #20
 8007346:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800734a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800734e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007352:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007356:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800735a:	e841 2300 	strex	r3, r2, [r1]
 800735e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007362:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1d9      	bne.n	800731e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800736e:	2b00      	cmp	r3, #0
 8007370:	d013      	beq.n	800739a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007376:	4a7d      	ldr	r2, [pc, #500]	; (800756c <HAL_UART_IRQHandler+0x3dc>)
 8007378:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737e:	4618      	mov	r0, r3
 8007380:	f7fd f9a9 	bl	80046d6 <HAL_DMA_Abort_IT>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d016      	beq.n	80073b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800738e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007394:	4610      	mov	r0, r2
 8007396:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007398:	e00e      	b.n	80073b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f990 	bl	80076c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a0:	e00a      	b.n	80073b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f98c 	bl	80076c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a8:	e006      	b.n	80073b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f988 	bl	80076c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80073b6:	e170      	b.n	800769a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b8:	bf00      	nop
    return;
 80073ba:	e16e      	b.n	800769a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	f040 814a 	bne.w	800765a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80073c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073ca:	f003 0310 	and.w	r3, r3, #16
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f000 8143 	beq.w	800765a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80073d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073d8:	f003 0310 	and.w	r3, r3, #16
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 813c 	beq.w	800765a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073e2:	2300      	movs	r3, #0
 80073e4:	60bb      	str	r3, [r7, #8]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	60bb      	str	r3, [r7, #8]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	60bb      	str	r3, [r7, #8]
 80073f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	695b      	ldr	r3, [r3, #20]
 80073fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007402:	2b40      	cmp	r3, #64	; 0x40
 8007404:	f040 80b4 	bne.w	8007570 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007414:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 8140 	beq.w	800769e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007426:	429a      	cmp	r2, r3
 8007428:	f080 8139 	bcs.w	800769e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007432:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007438:	69db      	ldr	r3, [r3, #28]
 800743a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800743e:	f000 8088 	beq.w	8007552 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	330c      	adds	r3, #12
 8007448:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007450:	e853 3f00 	ldrex	r3, [r3]
 8007454:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007458:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800745c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007460:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	330c      	adds	r3, #12
 800746a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800746e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007472:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007476:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800747a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800747e:	e841 2300 	strex	r3, r2, [r1]
 8007482:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007486:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1d9      	bne.n	8007442 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	3314      	adds	r3, #20
 8007494:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007496:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007498:	e853 3f00 	ldrex	r3, [r3]
 800749c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800749e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80074a0:	f023 0301 	bic.w	r3, r3, #1
 80074a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	3314      	adds	r3, #20
 80074ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80074b2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80074b6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80074ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80074be:	e841 2300 	strex	r3, r2, [r1]
 80074c2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80074c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d1e1      	bne.n	800748e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	3314      	adds	r3, #20
 80074d0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80074d4:	e853 3f00 	ldrex	r3, [r3]
 80074d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80074da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	3314      	adds	r3, #20
 80074ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80074ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80074f0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80074f4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80074f6:	e841 2300 	strex	r3, r2, [r1]
 80074fa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80074fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1e3      	bne.n	80074ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2220      	movs	r2, #32
 8007506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	330c      	adds	r3, #12
 8007516:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007518:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800751a:	e853 3f00 	ldrex	r3, [r3]
 800751e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007520:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007522:	f023 0310 	bic.w	r3, r3, #16
 8007526:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	330c      	adds	r3, #12
 8007530:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007534:	65ba      	str	r2, [r7, #88]	; 0x58
 8007536:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007538:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800753a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800753c:	e841 2300 	strex	r3, r2, [r1]
 8007540:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007542:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007544:	2b00      	cmp	r3, #0
 8007546:	d1e3      	bne.n	8007510 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800754c:	4618      	mov	r0, r3
 800754e:	f7fd f852 	bl	80045f6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800755a:	b29b      	uxth	r3, r3
 800755c:	1ad3      	subs	r3, r2, r3
 800755e:	b29b      	uxth	r3, r3
 8007560:	4619      	mov	r1, r3
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 f8b6 	bl	80076d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007568:	e099      	b.n	800769e <HAL_UART_IRQHandler+0x50e>
 800756a:	bf00      	nop
 800756c:	0800790b 	.word	0x0800790b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007578:	b29b      	uxth	r3, r3
 800757a:	1ad3      	subs	r3, r2, r3
 800757c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007584:	b29b      	uxth	r3, r3
 8007586:	2b00      	cmp	r3, #0
 8007588:	f000 808b 	beq.w	80076a2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800758c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007590:	2b00      	cmp	r3, #0
 8007592:	f000 8086 	beq.w	80076a2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	330c      	adds	r3, #12
 800759c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a0:	e853 3f00 	ldrex	r3, [r3]
 80075a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80075a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80075ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	330c      	adds	r3, #12
 80075b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80075ba:	647a      	str	r2, [r7, #68]	; 0x44
 80075bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80075c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80075c2:	e841 2300 	strex	r3, r2, [r1]
 80075c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80075c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1e3      	bne.n	8007596 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3314      	adds	r3, #20
 80075d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d8:	e853 3f00 	ldrex	r3, [r3]
 80075dc:	623b      	str	r3, [r7, #32]
   return(result);
 80075de:	6a3b      	ldr	r3, [r7, #32]
 80075e0:	f023 0301 	bic.w	r3, r3, #1
 80075e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3314      	adds	r3, #20
 80075ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80075f2:	633a      	str	r2, [r7, #48]	; 0x30
 80075f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075fa:	e841 2300 	strex	r3, r2, [r1]
 80075fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1e3      	bne.n	80075ce <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2220      	movs	r2, #32
 800760a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	330c      	adds	r3, #12
 800761a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	e853 3f00 	ldrex	r3, [r3]
 8007622:	60fb      	str	r3, [r7, #12]
   return(result);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f023 0310 	bic.w	r3, r3, #16
 800762a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	330c      	adds	r3, #12
 8007634:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007638:	61fa      	str	r2, [r7, #28]
 800763a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800763c:	69b9      	ldr	r1, [r7, #24]
 800763e:	69fa      	ldr	r2, [r7, #28]
 8007640:	e841 2300 	strex	r3, r2, [r1]
 8007644:	617b      	str	r3, [r7, #20]
   return(result);
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1e3      	bne.n	8007614 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800764c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007650:	4619      	mov	r1, r3
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 f83e 	bl	80076d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007658:	e023      	b.n	80076a2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800765a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800765e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007662:	2b00      	cmp	r3, #0
 8007664:	d009      	beq.n	800767a <HAL_UART_IRQHandler+0x4ea>
 8007666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800766a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800766e:	2b00      	cmp	r3, #0
 8007670:	d003      	beq.n	800767a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f95d 	bl	8007932 <UART_Transmit_IT>
    return;
 8007678:	e014      	b.n	80076a4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800767a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800767e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00e      	beq.n	80076a4 <HAL_UART_IRQHandler+0x514>
 8007686:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800768a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768e:	2b00      	cmp	r3, #0
 8007690:	d008      	beq.n	80076a4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f99d 	bl	80079d2 <UART_EndTransmit_IT>
    return;
 8007698:	e004      	b.n	80076a4 <HAL_UART_IRQHandler+0x514>
    return;
 800769a:	bf00      	nop
 800769c:	e002      	b.n	80076a4 <HAL_UART_IRQHandler+0x514>
      return;
 800769e:	bf00      	nop
 80076a0:	e000      	b.n	80076a4 <HAL_UART_IRQHandler+0x514>
      return;
 80076a2:	bf00      	nop
  }
}
 80076a4:	37e8      	adds	r7, #232	; 0xe8
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop

080076ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80076c8:	bf00      	nop
 80076ca:	370c      	adds	r7, #12
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	460b      	mov	r3, r1
 80076de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b090      	sub	sp, #64	; 0x40
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	60b9      	str	r1, [r7, #8]
 80076f6:	603b      	str	r3, [r7, #0]
 80076f8:	4613      	mov	r3, r2
 80076fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076fc:	e050      	b.n	80077a0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007704:	d04c      	beq.n	80077a0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007706:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007708:	2b00      	cmp	r3, #0
 800770a:	d007      	beq.n	800771c <UART_WaitOnFlagUntilTimeout+0x30>
 800770c:	f7fc fa50 	bl	8003bb0 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007718:	429a      	cmp	r2, r3
 800771a:	d241      	bcs.n	80077a0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	330c      	adds	r3, #12
 8007722:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007726:	e853 3f00 	ldrex	r3, [r3]
 800772a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007732:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	330c      	adds	r3, #12
 800773a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800773c:	637a      	str	r2, [r7, #52]	; 0x34
 800773e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007740:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007742:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007744:	e841 2300 	strex	r3, r2, [r1]
 8007748:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800774a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1e5      	bne.n	800771c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	3314      	adds	r3, #20
 8007756:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	613b      	str	r3, [r7, #16]
   return(result);
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	f023 0301 	bic.w	r3, r3, #1
 8007766:	63bb      	str	r3, [r7, #56]	; 0x38
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	3314      	adds	r3, #20
 800776e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007770:	623a      	str	r2, [r7, #32]
 8007772:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007774:	69f9      	ldr	r1, [r7, #28]
 8007776:	6a3a      	ldr	r2, [r7, #32]
 8007778:	e841 2300 	strex	r3, r2, [r1]
 800777c:	61bb      	str	r3, [r7, #24]
   return(result);
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1e5      	bne.n	8007750 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2220      	movs	r2, #32
 8007788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2220      	movs	r2, #32
 8007790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800779c:	2303      	movs	r3, #3
 800779e:	e00f      	b.n	80077c0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	4013      	ands	r3, r2
 80077aa:	68ba      	ldr	r2, [r7, #8]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	bf0c      	ite	eq
 80077b0:	2301      	moveq	r3, #1
 80077b2:	2300      	movne	r3, #0
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	461a      	mov	r2, r3
 80077b8:	79fb      	ldrb	r3, [r7, #7]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d09f      	beq.n	80076fe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3740      	adds	r7, #64	; 0x40
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	4613      	mov	r3, r2
 80077d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	68ba      	ldr	r2, [r7, #8]
 80077da:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	88fa      	ldrh	r2, [r7, #6]
 80077e0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	88fa      	ldrh	r2, [r7, #6]
 80077e6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2222      	movs	r2, #34	; 0x22
 80077f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d007      	beq.n	8007816 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68da      	ldr	r2, [r3, #12]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007814:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	695a      	ldr	r2, [r3, #20]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f042 0201 	orr.w	r2, r2, #1
 8007824:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	68da      	ldr	r2, [r3, #12]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f042 0220 	orr.w	r2, r2, #32
 8007834:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	3714      	adds	r7, #20
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007844:	b480      	push	{r7}
 8007846:	b095      	sub	sp, #84	; 0x54
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	330c      	adds	r3, #12
 8007852:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007856:	e853 3f00 	ldrex	r3, [r3]
 800785a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800785c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800785e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007862:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	330c      	adds	r3, #12
 800786a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800786c:	643a      	str	r2, [r7, #64]	; 0x40
 800786e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007870:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007872:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007874:	e841 2300 	strex	r3, r2, [r1]
 8007878:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800787a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1e5      	bne.n	800784c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	3314      	adds	r3, #20
 8007886:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007888:	6a3b      	ldr	r3, [r7, #32]
 800788a:	e853 3f00 	ldrex	r3, [r3]
 800788e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	f023 0301 	bic.w	r3, r3, #1
 8007896:	64bb      	str	r3, [r7, #72]	; 0x48
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	3314      	adds	r3, #20
 800789e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80078a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078a8:	e841 2300 	strex	r3, r2, [r1]
 80078ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1e5      	bne.n	8007880 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d119      	bne.n	80078f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	330c      	adds	r3, #12
 80078c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	e853 3f00 	ldrex	r3, [r3]
 80078ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	f023 0310 	bic.w	r3, r3, #16
 80078d2:	647b      	str	r3, [r7, #68]	; 0x44
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	330c      	adds	r3, #12
 80078da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078dc:	61ba      	str	r2, [r7, #24]
 80078de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e0:	6979      	ldr	r1, [r7, #20]
 80078e2:	69ba      	ldr	r2, [r7, #24]
 80078e4:	e841 2300 	strex	r3, r2, [r1]
 80078e8:	613b      	str	r3, [r7, #16]
   return(result);
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1e5      	bne.n	80078bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2220      	movs	r2, #32
 80078f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80078fe:	bf00      	nop
 8007900:	3754      	adds	r7, #84	; 0x54
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr

0800790a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	b084      	sub	sp, #16
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007916:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2200      	movs	r2, #0
 800791c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2200      	movs	r2, #0
 8007922:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f7ff fecb 	bl	80076c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800792a:	bf00      	nop
 800792c:	3710      	adds	r7, #16
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}

08007932 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007932:	b480      	push	{r7}
 8007934:	b085      	sub	sp, #20
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007940:	b2db      	uxtb	r3, r3
 8007942:	2b21      	cmp	r3, #33	; 0x21
 8007944:	d13e      	bne.n	80079c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800794e:	d114      	bne.n	800797a <UART_Transmit_IT+0x48>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d110      	bne.n	800797a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	881b      	ldrh	r3, [r3, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800796c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	1c9a      	adds	r2, r3, #2
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	621a      	str	r2, [r3, #32]
 8007978:	e008      	b.n	800798c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	1c59      	adds	r1, r3, #1
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	6211      	str	r1, [r2, #32]
 8007984:	781a      	ldrb	r2, [r3, #0]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007990:	b29b      	uxth	r3, r3
 8007992:	3b01      	subs	r3, #1
 8007994:	b29b      	uxth	r3, r3
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	4619      	mov	r1, r3
 800799a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10f      	bne.n	80079c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68da      	ldr	r2, [r3, #12]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68da      	ldr	r2, [r3, #12]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079c0:	2300      	movs	r3, #0
 80079c2:	e000      	b.n	80079c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079c4:	2302      	movs	r3, #2
  }
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3714      	adds	r7, #20
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr

080079d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079d2:	b580      	push	{r7, lr}
 80079d4:	b082      	sub	sp, #8
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68da      	ldr	r2, [r3, #12]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2220      	movs	r2, #32
 80079ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f7ff fe5a 	bl	80076ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3708      	adds	r7, #8
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}

08007a02 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a02:	b580      	push	{r7, lr}
 8007a04:	b08c      	sub	sp, #48	; 0x30
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	2b22      	cmp	r3, #34	; 0x22
 8007a14:	f040 80ab 	bne.w	8007b6e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a20:	d117      	bne.n	8007a52 <UART_Receive_IT+0x50>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d113      	bne.n	8007a52 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a32:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a40:	b29a      	uxth	r2, r3
 8007a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a44:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a4a:	1c9a      	adds	r2, r3, #2
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	629a      	str	r2, [r3, #40]	; 0x28
 8007a50:	e026      	b.n	8007aa0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a56:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a64:	d007      	beq.n	8007a76 <UART_Receive_IT+0x74>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10a      	bne.n	8007a84 <UART_Receive_IT+0x82>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d106      	bne.n	8007a84 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	b2da      	uxtb	r2, r3
 8007a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a80:	701a      	strb	r2, [r3, #0]
 8007a82:	e008      	b.n	8007a96 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a94:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a9a:	1c5a      	adds	r2, r3, #1
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	4619      	mov	r1, r3
 8007aae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d15a      	bne.n	8007b6a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68da      	ldr	r2, [r3, #12]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f022 0220 	bic.w	r2, r2, #32
 8007ac2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	68da      	ldr	r2, [r3, #12]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ad2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	695a      	ldr	r2, [r3, #20]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0201 	bic.w	r2, r2, #1
 8007ae2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2220      	movs	r2, #32
 8007ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d135      	bne.n	8007b60 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	330c      	adds	r3, #12
 8007b00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	e853 3f00 	ldrex	r3, [r3]
 8007b08:	613b      	str	r3, [r7, #16]
   return(result);
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	f023 0310 	bic.w	r3, r3, #16
 8007b10:	627b      	str	r3, [r7, #36]	; 0x24
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	330c      	adds	r3, #12
 8007b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b1a:	623a      	str	r2, [r7, #32]
 8007b1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1e:	69f9      	ldr	r1, [r7, #28]
 8007b20:	6a3a      	ldr	r2, [r7, #32]
 8007b22:	e841 2300 	strex	r3, r2, [r1]
 8007b26:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d1e5      	bne.n	8007afa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f003 0310 	and.w	r3, r3, #16
 8007b38:	2b10      	cmp	r3, #16
 8007b3a:	d10a      	bne.n	8007b52 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	60fb      	str	r3, [r7, #12]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	60fb      	str	r3, [r7, #12]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	60fb      	str	r3, [r7, #12]
 8007b50:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b56:	4619      	mov	r1, r3
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7ff fdbb 	bl	80076d4 <HAL_UARTEx_RxEventCallback>
 8007b5e:	e002      	b.n	8007b66 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7fb fb65 	bl	8003230 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	e002      	b.n	8007b70 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e000      	b.n	8007b70 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007b6e:	2302      	movs	r3, #2
  }
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3730      	adds	r7, #48	; 0x30
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}

08007b78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b7c:	b0c0      	sub	sp, #256	; 0x100
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b94:	68d9      	ldr	r1, [r3, #12]
 8007b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	ea40 0301 	orr.w	r3, r0, r1
 8007ba0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ba6:	689a      	ldr	r2, [r3, #8]
 8007ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	431a      	orrs	r2, r3
 8007bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	431a      	orrs	r2, r3
 8007bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bbc:	69db      	ldr	r3, [r3, #28]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007bd0:	f021 010c 	bic.w	r1, r1, #12
 8007bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007bde:	430b      	orrs	r3, r1
 8007be0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	695b      	ldr	r3, [r3, #20]
 8007bea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bf2:	6999      	ldr	r1, [r3, #24]
 8007bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	ea40 0301 	orr.w	r3, r0, r1
 8007bfe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	4b8f      	ldr	r3, [pc, #572]	; (8007e44 <UART_SetConfig+0x2cc>)
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d005      	beq.n	8007c18 <UART_SetConfig+0xa0>
 8007c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	4b8d      	ldr	r3, [pc, #564]	; (8007e48 <UART_SetConfig+0x2d0>)
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d104      	bne.n	8007c22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c18:	f7fd fbac 	bl	8005374 <HAL_RCC_GetPCLK2Freq>
 8007c1c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007c20:	e003      	b.n	8007c2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c22:	f7fd fb93 	bl	800534c <HAL_RCC_GetPCLK1Freq>
 8007c26:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c2e:	69db      	ldr	r3, [r3, #28]
 8007c30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c34:	f040 810c 	bne.w	8007e50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c42:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007c46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007c4a:	4622      	mov	r2, r4
 8007c4c:	462b      	mov	r3, r5
 8007c4e:	1891      	adds	r1, r2, r2
 8007c50:	65b9      	str	r1, [r7, #88]	; 0x58
 8007c52:	415b      	adcs	r3, r3
 8007c54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	eb12 0801 	adds.w	r8, r2, r1
 8007c60:	4629      	mov	r1, r5
 8007c62:	eb43 0901 	adc.w	r9, r3, r1
 8007c66:	f04f 0200 	mov.w	r2, #0
 8007c6a:	f04f 0300 	mov.w	r3, #0
 8007c6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c7a:	4690      	mov	r8, r2
 8007c7c:	4699      	mov	r9, r3
 8007c7e:	4623      	mov	r3, r4
 8007c80:	eb18 0303 	adds.w	r3, r8, r3
 8007c84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007c88:	462b      	mov	r3, r5
 8007c8a:	eb49 0303 	adc.w	r3, r9, r3
 8007c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007c92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007c9e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007ca2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	18db      	adds	r3, r3, r3
 8007caa:	653b      	str	r3, [r7, #80]	; 0x50
 8007cac:	4613      	mov	r3, r2
 8007cae:	eb42 0303 	adc.w	r3, r2, r3
 8007cb2:	657b      	str	r3, [r7, #84]	; 0x54
 8007cb4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007cb8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007cbc:	f7f8 ffec 	bl	8000c98 <__aeabi_uldivmod>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	4b61      	ldr	r3, [pc, #388]	; (8007e4c <UART_SetConfig+0x2d4>)
 8007cc6:	fba3 2302 	umull	r2, r3, r3, r2
 8007cca:	095b      	lsrs	r3, r3, #5
 8007ccc:	011c      	lsls	r4, r3, #4
 8007cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007cd8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007cdc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007ce0:	4642      	mov	r2, r8
 8007ce2:	464b      	mov	r3, r9
 8007ce4:	1891      	adds	r1, r2, r2
 8007ce6:	64b9      	str	r1, [r7, #72]	; 0x48
 8007ce8:	415b      	adcs	r3, r3
 8007cea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007cf0:	4641      	mov	r1, r8
 8007cf2:	eb12 0a01 	adds.w	sl, r2, r1
 8007cf6:	4649      	mov	r1, r9
 8007cf8:	eb43 0b01 	adc.w	fp, r3, r1
 8007cfc:	f04f 0200 	mov.w	r2, #0
 8007d00:	f04f 0300 	mov.w	r3, #0
 8007d04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d10:	4692      	mov	sl, r2
 8007d12:	469b      	mov	fp, r3
 8007d14:	4643      	mov	r3, r8
 8007d16:	eb1a 0303 	adds.w	r3, sl, r3
 8007d1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007d1e:	464b      	mov	r3, r9
 8007d20:	eb4b 0303 	adc.w	r3, fp, r3
 8007d24:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d34:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007d38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	18db      	adds	r3, r3, r3
 8007d40:	643b      	str	r3, [r7, #64]	; 0x40
 8007d42:	4613      	mov	r3, r2
 8007d44:	eb42 0303 	adc.w	r3, r2, r3
 8007d48:	647b      	str	r3, [r7, #68]	; 0x44
 8007d4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007d4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007d52:	f7f8 ffa1 	bl	8000c98 <__aeabi_uldivmod>
 8007d56:	4602      	mov	r2, r0
 8007d58:	460b      	mov	r3, r1
 8007d5a:	4611      	mov	r1, r2
 8007d5c:	4b3b      	ldr	r3, [pc, #236]	; (8007e4c <UART_SetConfig+0x2d4>)
 8007d5e:	fba3 2301 	umull	r2, r3, r3, r1
 8007d62:	095b      	lsrs	r3, r3, #5
 8007d64:	2264      	movs	r2, #100	; 0x64
 8007d66:	fb02 f303 	mul.w	r3, r2, r3
 8007d6a:	1acb      	subs	r3, r1, r3
 8007d6c:	00db      	lsls	r3, r3, #3
 8007d6e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007d72:	4b36      	ldr	r3, [pc, #216]	; (8007e4c <UART_SetConfig+0x2d4>)
 8007d74:	fba3 2302 	umull	r2, r3, r3, r2
 8007d78:	095b      	lsrs	r3, r3, #5
 8007d7a:	005b      	lsls	r3, r3, #1
 8007d7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007d80:	441c      	add	r4, r3
 8007d82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d86:	2200      	movs	r2, #0
 8007d88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d8c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007d90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007d94:	4642      	mov	r2, r8
 8007d96:	464b      	mov	r3, r9
 8007d98:	1891      	adds	r1, r2, r2
 8007d9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8007d9c:	415b      	adcs	r3, r3
 8007d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007da0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007da4:	4641      	mov	r1, r8
 8007da6:	1851      	adds	r1, r2, r1
 8007da8:	6339      	str	r1, [r7, #48]	; 0x30
 8007daa:	4649      	mov	r1, r9
 8007dac:	414b      	adcs	r3, r1
 8007dae:	637b      	str	r3, [r7, #52]	; 0x34
 8007db0:	f04f 0200 	mov.w	r2, #0
 8007db4:	f04f 0300 	mov.w	r3, #0
 8007db8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007dbc:	4659      	mov	r1, fp
 8007dbe:	00cb      	lsls	r3, r1, #3
 8007dc0:	4651      	mov	r1, sl
 8007dc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dc6:	4651      	mov	r1, sl
 8007dc8:	00ca      	lsls	r2, r1, #3
 8007dca:	4610      	mov	r0, r2
 8007dcc:	4619      	mov	r1, r3
 8007dce:	4603      	mov	r3, r0
 8007dd0:	4642      	mov	r2, r8
 8007dd2:	189b      	adds	r3, r3, r2
 8007dd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007dd8:	464b      	mov	r3, r9
 8007dda:	460a      	mov	r2, r1
 8007ddc:	eb42 0303 	adc.w	r3, r2, r3
 8007de0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007df0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007df4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007df8:	460b      	mov	r3, r1
 8007dfa:	18db      	adds	r3, r3, r3
 8007dfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8007dfe:	4613      	mov	r3, r2
 8007e00:	eb42 0303 	adc.w	r3, r2, r3
 8007e04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007e0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007e0e:	f7f8 ff43 	bl	8000c98 <__aeabi_uldivmod>
 8007e12:	4602      	mov	r2, r0
 8007e14:	460b      	mov	r3, r1
 8007e16:	4b0d      	ldr	r3, [pc, #52]	; (8007e4c <UART_SetConfig+0x2d4>)
 8007e18:	fba3 1302 	umull	r1, r3, r3, r2
 8007e1c:	095b      	lsrs	r3, r3, #5
 8007e1e:	2164      	movs	r1, #100	; 0x64
 8007e20:	fb01 f303 	mul.w	r3, r1, r3
 8007e24:	1ad3      	subs	r3, r2, r3
 8007e26:	00db      	lsls	r3, r3, #3
 8007e28:	3332      	adds	r3, #50	; 0x32
 8007e2a:	4a08      	ldr	r2, [pc, #32]	; (8007e4c <UART_SetConfig+0x2d4>)
 8007e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e30:	095b      	lsrs	r3, r3, #5
 8007e32:	f003 0207 	and.w	r2, r3, #7
 8007e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4422      	add	r2, r4
 8007e3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e40:	e105      	b.n	800804e <UART_SetConfig+0x4d6>
 8007e42:	bf00      	nop
 8007e44:	40011000 	.word	0x40011000
 8007e48:	40011400 	.word	0x40011400
 8007e4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e54:	2200      	movs	r2, #0
 8007e56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007e5a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007e5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007e62:	4642      	mov	r2, r8
 8007e64:	464b      	mov	r3, r9
 8007e66:	1891      	adds	r1, r2, r2
 8007e68:	6239      	str	r1, [r7, #32]
 8007e6a:	415b      	adcs	r3, r3
 8007e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8007e6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e72:	4641      	mov	r1, r8
 8007e74:	1854      	adds	r4, r2, r1
 8007e76:	4649      	mov	r1, r9
 8007e78:	eb43 0501 	adc.w	r5, r3, r1
 8007e7c:	f04f 0200 	mov.w	r2, #0
 8007e80:	f04f 0300 	mov.w	r3, #0
 8007e84:	00eb      	lsls	r3, r5, #3
 8007e86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e8a:	00e2      	lsls	r2, r4, #3
 8007e8c:	4614      	mov	r4, r2
 8007e8e:	461d      	mov	r5, r3
 8007e90:	4643      	mov	r3, r8
 8007e92:	18e3      	adds	r3, r4, r3
 8007e94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007e98:	464b      	mov	r3, r9
 8007e9a:	eb45 0303 	adc.w	r3, r5, r3
 8007e9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007eae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007eb2:	f04f 0200 	mov.w	r2, #0
 8007eb6:	f04f 0300 	mov.w	r3, #0
 8007eba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007ebe:	4629      	mov	r1, r5
 8007ec0:	008b      	lsls	r3, r1, #2
 8007ec2:	4621      	mov	r1, r4
 8007ec4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ec8:	4621      	mov	r1, r4
 8007eca:	008a      	lsls	r2, r1, #2
 8007ecc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007ed0:	f7f8 fee2 	bl	8000c98 <__aeabi_uldivmod>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	460b      	mov	r3, r1
 8007ed8:	4b60      	ldr	r3, [pc, #384]	; (800805c <UART_SetConfig+0x4e4>)
 8007eda:	fba3 2302 	umull	r2, r3, r3, r2
 8007ede:	095b      	lsrs	r3, r3, #5
 8007ee0:	011c      	lsls	r4, r3, #4
 8007ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007eec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007ef0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007ef4:	4642      	mov	r2, r8
 8007ef6:	464b      	mov	r3, r9
 8007ef8:	1891      	adds	r1, r2, r2
 8007efa:	61b9      	str	r1, [r7, #24]
 8007efc:	415b      	adcs	r3, r3
 8007efe:	61fb      	str	r3, [r7, #28]
 8007f00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f04:	4641      	mov	r1, r8
 8007f06:	1851      	adds	r1, r2, r1
 8007f08:	6139      	str	r1, [r7, #16]
 8007f0a:	4649      	mov	r1, r9
 8007f0c:	414b      	adcs	r3, r1
 8007f0e:	617b      	str	r3, [r7, #20]
 8007f10:	f04f 0200 	mov.w	r2, #0
 8007f14:	f04f 0300 	mov.w	r3, #0
 8007f18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f1c:	4659      	mov	r1, fp
 8007f1e:	00cb      	lsls	r3, r1, #3
 8007f20:	4651      	mov	r1, sl
 8007f22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f26:	4651      	mov	r1, sl
 8007f28:	00ca      	lsls	r2, r1, #3
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	4603      	mov	r3, r0
 8007f30:	4642      	mov	r2, r8
 8007f32:	189b      	adds	r3, r3, r2
 8007f34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f38:	464b      	mov	r3, r9
 8007f3a:	460a      	mov	r2, r1
 8007f3c:	eb42 0303 	adc.w	r3, r2, r3
 8007f40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f4e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007f50:	f04f 0200 	mov.w	r2, #0
 8007f54:	f04f 0300 	mov.w	r3, #0
 8007f58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007f5c:	4649      	mov	r1, r9
 8007f5e:	008b      	lsls	r3, r1, #2
 8007f60:	4641      	mov	r1, r8
 8007f62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f66:	4641      	mov	r1, r8
 8007f68:	008a      	lsls	r2, r1, #2
 8007f6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007f6e:	f7f8 fe93 	bl	8000c98 <__aeabi_uldivmod>
 8007f72:	4602      	mov	r2, r0
 8007f74:	460b      	mov	r3, r1
 8007f76:	4b39      	ldr	r3, [pc, #228]	; (800805c <UART_SetConfig+0x4e4>)
 8007f78:	fba3 1302 	umull	r1, r3, r3, r2
 8007f7c:	095b      	lsrs	r3, r3, #5
 8007f7e:	2164      	movs	r1, #100	; 0x64
 8007f80:	fb01 f303 	mul.w	r3, r1, r3
 8007f84:	1ad3      	subs	r3, r2, r3
 8007f86:	011b      	lsls	r3, r3, #4
 8007f88:	3332      	adds	r3, #50	; 0x32
 8007f8a:	4a34      	ldr	r2, [pc, #208]	; (800805c <UART_SetConfig+0x4e4>)
 8007f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f90:	095b      	lsrs	r3, r3, #5
 8007f92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f96:	441c      	add	r4, r3
 8007f98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	673b      	str	r3, [r7, #112]	; 0x70
 8007fa0:	677a      	str	r2, [r7, #116]	; 0x74
 8007fa2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007fa6:	4642      	mov	r2, r8
 8007fa8:	464b      	mov	r3, r9
 8007faa:	1891      	adds	r1, r2, r2
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	415b      	adcs	r3, r3
 8007fb0:	60fb      	str	r3, [r7, #12]
 8007fb2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fb6:	4641      	mov	r1, r8
 8007fb8:	1851      	adds	r1, r2, r1
 8007fba:	6039      	str	r1, [r7, #0]
 8007fbc:	4649      	mov	r1, r9
 8007fbe:	414b      	adcs	r3, r1
 8007fc0:	607b      	str	r3, [r7, #4]
 8007fc2:	f04f 0200 	mov.w	r2, #0
 8007fc6:	f04f 0300 	mov.w	r3, #0
 8007fca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007fce:	4659      	mov	r1, fp
 8007fd0:	00cb      	lsls	r3, r1, #3
 8007fd2:	4651      	mov	r1, sl
 8007fd4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fd8:	4651      	mov	r1, sl
 8007fda:	00ca      	lsls	r2, r1, #3
 8007fdc:	4610      	mov	r0, r2
 8007fde:	4619      	mov	r1, r3
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	4642      	mov	r2, r8
 8007fe4:	189b      	adds	r3, r3, r2
 8007fe6:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fe8:	464b      	mov	r3, r9
 8007fea:	460a      	mov	r2, r1
 8007fec:	eb42 0303 	adc.w	r3, r2, r3
 8007ff0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	663b      	str	r3, [r7, #96]	; 0x60
 8007ffc:	667a      	str	r2, [r7, #100]	; 0x64
 8007ffe:	f04f 0200 	mov.w	r2, #0
 8008002:	f04f 0300 	mov.w	r3, #0
 8008006:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800800a:	4649      	mov	r1, r9
 800800c:	008b      	lsls	r3, r1, #2
 800800e:	4641      	mov	r1, r8
 8008010:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008014:	4641      	mov	r1, r8
 8008016:	008a      	lsls	r2, r1, #2
 8008018:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800801c:	f7f8 fe3c 	bl	8000c98 <__aeabi_uldivmod>
 8008020:	4602      	mov	r2, r0
 8008022:	460b      	mov	r3, r1
 8008024:	4b0d      	ldr	r3, [pc, #52]	; (800805c <UART_SetConfig+0x4e4>)
 8008026:	fba3 1302 	umull	r1, r3, r3, r2
 800802a:	095b      	lsrs	r3, r3, #5
 800802c:	2164      	movs	r1, #100	; 0x64
 800802e:	fb01 f303 	mul.w	r3, r1, r3
 8008032:	1ad3      	subs	r3, r2, r3
 8008034:	011b      	lsls	r3, r3, #4
 8008036:	3332      	adds	r3, #50	; 0x32
 8008038:	4a08      	ldr	r2, [pc, #32]	; (800805c <UART_SetConfig+0x4e4>)
 800803a:	fba2 2303 	umull	r2, r3, r2, r3
 800803e:	095b      	lsrs	r3, r3, #5
 8008040:	f003 020f 	and.w	r2, r3, #15
 8008044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4422      	add	r2, r4
 800804c:	609a      	str	r2, [r3, #8]
}
 800804e:	bf00      	nop
 8008050:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008054:	46bd      	mov	sp, r7
 8008056:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800805a:	bf00      	nop
 800805c:	51eb851f 	.word	0x51eb851f

08008060 <atoi>:
 8008060:	220a      	movs	r2, #10
 8008062:	2100      	movs	r1, #0
 8008064:	f000 bbc4 	b.w	80087f0 <strtol>

08008068 <__errno>:
 8008068:	4b01      	ldr	r3, [pc, #4]	; (8008070 <__errno+0x8>)
 800806a:	6818      	ldr	r0, [r3, #0]
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	20000010 	.word	0x20000010

08008074 <__libc_init_array>:
 8008074:	b570      	push	{r4, r5, r6, lr}
 8008076:	4d0d      	ldr	r5, [pc, #52]	; (80080ac <__libc_init_array+0x38>)
 8008078:	4c0d      	ldr	r4, [pc, #52]	; (80080b0 <__libc_init_array+0x3c>)
 800807a:	1b64      	subs	r4, r4, r5
 800807c:	10a4      	asrs	r4, r4, #2
 800807e:	2600      	movs	r6, #0
 8008080:	42a6      	cmp	r6, r4
 8008082:	d109      	bne.n	8008098 <__libc_init_array+0x24>
 8008084:	4d0b      	ldr	r5, [pc, #44]	; (80080b4 <__libc_init_array+0x40>)
 8008086:	4c0c      	ldr	r4, [pc, #48]	; (80080b8 <__libc_init_array+0x44>)
 8008088:	f007 fd7a 	bl	800fb80 <_init>
 800808c:	1b64      	subs	r4, r4, r5
 800808e:	10a4      	asrs	r4, r4, #2
 8008090:	2600      	movs	r6, #0
 8008092:	42a6      	cmp	r6, r4
 8008094:	d105      	bne.n	80080a2 <__libc_init_array+0x2e>
 8008096:	bd70      	pop	{r4, r5, r6, pc}
 8008098:	f855 3b04 	ldr.w	r3, [r5], #4
 800809c:	4798      	blx	r3
 800809e:	3601      	adds	r6, #1
 80080a0:	e7ee      	b.n	8008080 <__libc_init_array+0xc>
 80080a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80080a6:	4798      	blx	r3
 80080a8:	3601      	adds	r6, #1
 80080aa:	e7f2      	b.n	8008092 <__libc_init_array+0x1e>
 80080ac:	0801037c 	.word	0x0801037c
 80080b0:	0801037c 	.word	0x0801037c
 80080b4:	0801037c 	.word	0x0801037c
 80080b8:	08010384 	.word	0x08010384

080080bc <malloc>:
 80080bc:	4b02      	ldr	r3, [pc, #8]	; (80080c8 <malloc+0xc>)
 80080be:	4601      	mov	r1, r0
 80080c0:	6818      	ldr	r0, [r3, #0]
 80080c2:	f000 b80b 	b.w	80080dc <_malloc_r>
 80080c6:	bf00      	nop
 80080c8:	20000010 	.word	0x20000010

080080cc <free>:
 80080cc:	4b02      	ldr	r3, [pc, #8]	; (80080d8 <free+0xc>)
 80080ce:	4601      	mov	r1, r0
 80080d0:	6818      	ldr	r0, [r3, #0]
 80080d2:	f003 be2b 	b.w	800bd2c <_free_r>
 80080d6:	bf00      	nop
 80080d8:	20000010 	.word	0x20000010

080080dc <_malloc_r>:
 80080dc:	f101 030b 	add.w	r3, r1, #11
 80080e0:	2b16      	cmp	r3, #22
 80080e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e6:	4605      	mov	r5, r0
 80080e8:	d906      	bls.n	80080f8 <_malloc_r+0x1c>
 80080ea:	f033 0707 	bics.w	r7, r3, #7
 80080ee:	d504      	bpl.n	80080fa <_malloc_r+0x1e>
 80080f0:	230c      	movs	r3, #12
 80080f2:	602b      	str	r3, [r5, #0]
 80080f4:	2400      	movs	r4, #0
 80080f6:	e1a5      	b.n	8008444 <_malloc_r+0x368>
 80080f8:	2710      	movs	r7, #16
 80080fa:	42b9      	cmp	r1, r7
 80080fc:	d8f8      	bhi.n	80080f0 <_malloc_r+0x14>
 80080fe:	4628      	mov	r0, r5
 8008100:	f000 fa30 	bl	8008564 <__malloc_lock>
 8008104:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8008108:	4eb0      	ldr	r6, [pc, #704]	; (80083cc <_malloc_r+0x2f0>)
 800810a:	d237      	bcs.n	800817c <_malloc_r+0xa0>
 800810c:	f107 0208 	add.w	r2, r7, #8
 8008110:	4432      	add	r2, r6
 8008112:	f1a2 0108 	sub.w	r1, r2, #8
 8008116:	6854      	ldr	r4, [r2, #4]
 8008118:	428c      	cmp	r4, r1
 800811a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800811e:	d102      	bne.n	8008126 <_malloc_r+0x4a>
 8008120:	68d4      	ldr	r4, [r2, #12]
 8008122:	42a2      	cmp	r2, r4
 8008124:	d010      	beq.n	8008148 <_malloc_r+0x6c>
 8008126:	6863      	ldr	r3, [r4, #4]
 8008128:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800812c:	f023 0303 	bic.w	r3, r3, #3
 8008130:	60ca      	str	r2, [r1, #12]
 8008132:	4423      	add	r3, r4
 8008134:	6091      	str	r1, [r2, #8]
 8008136:	685a      	ldr	r2, [r3, #4]
 8008138:	f042 0201 	orr.w	r2, r2, #1
 800813c:	605a      	str	r2, [r3, #4]
 800813e:	4628      	mov	r0, r5
 8008140:	f000 fa16 	bl	8008570 <__malloc_unlock>
 8008144:	3408      	adds	r4, #8
 8008146:	e17d      	b.n	8008444 <_malloc_r+0x368>
 8008148:	3302      	adds	r3, #2
 800814a:	6934      	ldr	r4, [r6, #16]
 800814c:	49a0      	ldr	r1, [pc, #640]	; (80083d0 <_malloc_r+0x2f4>)
 800814e:	428c      	cmp	r4, r1
 8008150:	d077      	beq.n	8008242 <_malloc_r+0x166>
 8008152:	6862      	ldr	r2, [r4, #4]
 8008154:	f022 0c03 	bic.w	ip, r2, #3
 8008158:	ebac 0007 	sub.w	r0, ip, r7
 800815c:	280f      	cmp	r0, #15
 800815e:	dd48      	ble.n	80081f2 <_malloc_r+0x116>
 8008160:	19e2      	adds	r2, r4, r7
 8008162:	f040 0301 	orr.w	r3, r0, #1
 8008166:	f047 0701 	orr.w	r7, r7, #1
 800816a:	6067      	str	r7, [r4, #4]
 800816c:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008170:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8008174:	6053      	str	r3, [r2, #4]
 8008176:	f844 000c 	str.w	r0, [r4, ip]
 800817a:	e7e0      	b.n	800813e <_malloc_r+0x62>
 800817c:	0a7b      	lsrs	r3, r7, #9
 800817e:	d02a      	beq.n	80081d6 <_malloc_r+0xfa>
 8008180:	2b04      	cmp	r3, #4
 8008182:	d812      	bhi.n	80081aa <_malloc_r+0xce>
 8008184:	09bb      	lsrs	r3, r7, #6
 8008186:	3338      	adds	r3, #56	; 0x38
 8008188:	1c5a      	adds	r2, r3, #1
 800818a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800818e:	f1a2 0c08 	sub.w	ip, r2, #8
 8008192:	6854      	ldr	r4, [r2, #4]
 8008194:	4564      	cmp	r4, ip
 8008196:	d006      	beq.n	80081a6 <_malloc_r+0xca>
 8008198:	6862      	ldr	r2, [r4, #4]
 800819a:	f022 0203 	bic.w	r2, r2, #3
 800819e:	1bd0      	subs	r0, r2, r7
 80081a0:	280f      	cmp	r0, #15
 80081a2:	dd1c      	ble.n	80081de <_malloc_r+0x102>
 80081a4:	3b01      	subs	r3, #1
 80081a6:	3301      	adds	r3, #1
 80081a8:	e7cf      	b.n	800814a <_malloc_r+0x6e>
 80081aa:	2b14      	cmp	r3, #20
 80081ac:	d801      	bhi.n	80081b2 <_malloc_r+0xd6>
 80081ae:	335b      	adds	r3, #91	; 0x5b
 80081b0:	e7ea      	b.n	8008188 <_malloc_r+0xac>
 80081b2:	2b54      	cmp	r3, #84	; 0x54
 80081b4:	d802      	bhi.n	80081bc <_malloc_r+0xe0>
 80081b6:	0b3b      	lsrs	r3, r7, #12
 80081b8:	336e      	adds	r3, #110	; 0x6e
 80081ba:	e7e5      	b.n	8008188 <_malloc_r+0xac>
 80081bc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80081c0:	d802      	bhi.n	80081c8 <_malloc_r+0xec>
 80081c2:	0bfb      	lsrs	r3, r7, #15
 80081c4:	3377      	adds	r3, #119	; 0x77
 80081c6:	e7df      	b.n	8008188 <_malloc_r+0xac>
 80081c8:	f240 5254 	movw	r2, #1364	; 0x554
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d804      	bhi.n	80081da <_malloc_r+0xfe>
 80081d0:	0cbb      	lsrs	r3, r7, #18
 80081d2:	337c      	adds	r3, #124	; 0x7c
 80081d4:	e7d8      	b.n	8008188 <_malloc_r+0xac>
 80081d6:	233f      	movs	r3, #63	; 0x3f
 80081d8:	e7d6      	b.n	8008188 <_malloc_r+0xac>
 80081da:	237e      	movs	r3, #126	; 0x7e
 80081dc:	e7d4      	b.n	8008188 <_malloc_r+0xac>
 80081de:	2800      	cmp	r0, #0
 80081e0:	68e1      	ldr	r1, [r4, #12]
 80081e2:	db04      	blt.n	80081ee <_malloc_r+0x112>
 80081e4:	68a3      	ldr	r3, [r4, #8]
 80081e6:	60d9      	str	r1, [r3, #12]
 80081e8:	608b      	str	r3, [r1, #8]
 80081ea:	18a3      	adds	r3, r4, r2
 80081ec:	e7a3      	b.n	8008136 <_malloc_r+0x5a>
 80081ee:	460c      	mov	r4, r1
 80081f0:	e7d0      	b.n	8008194 <_malloc_r+0xb8>
 80081f2:	2800      	cmp	r0, #0
 80081f4:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80081f8:	db07      	blt.n	800820a <_malloc_r+0x12e>
 80081fa:	44a4      	add	ip, r4
 80081fc:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008200:	f043 0301 	orr.w	r3, r3, #1
 8008204:	f8cc 3004 	str.w	r3, [ip, #4]
 8008208:	e799      	b.n	800813e <_malloc_r+0x62>
 800820a:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800820e:	6870      	ldr	r0, [r6, #4]
 8008210:	f080 8096 	bcs.w	8008340 <_malloc_r+0x264>
 8008214:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8008218:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800821c:	f04f 0c01 	mov.w	ip, #1
 8008220:	3201      	adds	r2, #1
 8008222:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008226:	ea4c 0000 	orr.w	r0, ip, r0
 800822a:	6070      	str	r0, [r6, #4]
 800822c:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8008230:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8008234:	3808      	subs	r0, #8
 8008236:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800823a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800823e:	f8cc 400c 	str.w	r4, [ip, #12]
 8008242:	2001      	movs	r0, #1
 8008244:	109a      	asrs	r2, r3, #2
 8008246:	fa00 f202 	lsl.w	r2, r0, r2
 800824a:	6870      	ldr	r0, [r6, #4]
 800824c:	4290      	cmp	r0, r2
 800824e:	d326      	bcc.n	800829e <_malloc_r+0x1c2>
 8008250:	4210      	tst	r0, r2
 8008252:	d106      	bne.n	8008262 <_malloc_r+0x186>
 8008254:	f023 0303 	bic.w	r3, r3, #3
 8008258:	0052      	lsls	r2, r2, #1
 800825a:	4210      	tst	r0, r2
 800825c:	f103 0304 	add.w	r3, r3, #4
 8008260:	d0fa      	beq.n	8008258 <_malloc_r+0x17c>
 8008262:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008266:	46c1      	mov	r9, r8
 8008268:	469e      	mov	lr, r3
 800826a:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800826e:	454c      	cmp	r4, r9
 8008270:	f040 80ba 	bne.w	80083e8 <_malloc_r+0x30c>
 8008274:	f10e 0e01 	add.w	lr, lr, #1
 8008278:	f01e 0f03 	tst.w	lr, #3
 800827c:	f109 0908 	add.w	r9, r9, #8
 8008280:	d1f3      	bne.n	800826a <_malloc_r+0x18e>
 8008282:	0798      	lsls	r0, r3, #30
 8008284:	f040 80e4 	bne.w	8008450 <_malloc_r+0x374>
 8008288:	6873      	ldr	r3, [r6, #4]
 800828a:	ea23 0302 	bic.w	r3, r3, r2
 800828e:	6073      	str	r3, [r6, #4]
 8008290:	6870      	ldr	r0, [r6, #4]
 8008292:	0052      	lsls	r2, r2, #1
 8008294:	4290      	cmp	r0, r2
 8008296:	d302      	bcc.n	800829e <_malloc_r+0x1c2>
 8008298:	2a00      	cmp	r2, #0
 800829a:	f040 80e6 	bne.w	800846a <_malloc_r+0x38e>
 800829e:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80082a2:	f8da 3004 	ldr.w	r3, [sl, #4]
 80082a6:	f023 0903 	bic.w	r9, r3, #3
 80082aa:	45b9      	cmp	r9, r7
 80082ac:	d304      	bcc.n	80082b8 <_malloc_r+0x1dc>
 80082ae:	eba9 0207 	sub.w	r2, r9, r7
 80082b2:	2a0f      	cmp	r2, #15
 80082b4:	f300 8142 	bgt.w	800853c <_malloc_r+0x460>
 80082b8:	4b46      	ldr	r3, [pc, #280]	; (80083d4 <_malloc_r+0x2f8>)
 80082ba:	6819      	ldr	r1, [r3, #0]
 80082bc:	3110      	adds	r1, #16
 80082be:	4439      	add	r1, r7
 80082c0:	2008      	movs	r0, #8
 80082c2:	9101      	str	r1, [sp, #4]
 80082c4:	f002 fe28 	bl	800af18 <sysconf>
 80082c8:	4a43      	ldr	r2, [pc, #268]	; (80083d8 <_malloc_r+0x2fc>)
 80082ca:	9901      	ldr	r1, [sp, #4]
 80082cc:	6813      	ldr	r3, [r2, #0]
 80082ce:	3301      	adds	r3, #1
 80082d0:	bf1f      	itttt	ne
 80082d2:	f101 31ff 	addne.w	r1, r1, #4294967295
 80082d6:	1809      	addne	r1, r1, r0
 80082d8:	4243      	negne	r3, r0
 80082da:	4019      	andne	r1, r3
 80082dc:	4680      	mov	r8, r0
 80082de:	4628      	mov	r0, r5
 80082e0:	9101      	str	r1, [sp, #4]
 80082e2:	f000 f94b 	bl	800857c <_sbrk_r>
 80082e6:	1c42      	adds	r2, r0, #1
 80082e8:	eb0a 0b09 	add.w	fp, sl, r9
 80082ec:	4604      	mov	r4, r0
 80082ee:	f000 80f8 	beq.w	80084e2 <_malloc_r+0x406>
 80082f2:	4583      	cmp	fp, r0
 80082f4:	9901      	ldr	r1, [sp, #4]
 80082f6:	4a38      	ldr	r2, [pc, #224]	; (80083d8 <_malloc_r+0x2fc>)
 80082f8:	d902      	bls.n	8008300 <_malloc_r+0x224>
 80082fa:	45b2      	cmp	sl, r6
 80082fc:	f040 80f1 	bne.w	80084e2 <_malloc_r+0x406>
 8008300:	4b36      	ldr	r3, [pc, #216]	; (80083dc <_malloc_r+0x300>)
 8008302:	6818      	ldr	r0, [r3, #0]
 8008304:	45a3      	cmp	fp, r4
 8008306:	eb00 0e01 	add.w	lr, r0, r1
 800830a:	f8c3 e000 	str.w	lr, [r3]
 800830e:	f108 3cff 	add.w	ip, r8, #4294967295
 8008312:	f040 80ac 	bne.w	800846e <_malloc_r+0x392>
 8008316:	ea1b 0f0c 	tst.w	fp, ip
 800831a:	f040 80a8 	bne.w	800846e <_malloc_r+0x392>
 800831e:	68b2      	ldr	r2, [r6, #8]
 8008320:	4449      	add	r1, r9
 8008322:	f041 0101 	orr.w	r1, r1, #1
 8008326:	6051      	str	r1, [r2, #4]
 8008328:	4a2d      	ldr	r2, [pc, #180]	; (80083e0 <_malloc_r+0x304>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	6811      	ldr	r1, [r2, #0]
 800832e:	428b      	cmp	r3, r1
 8008330:	bf88      	it	hi
 8008332:	6013      	strhi	r3, [r2, #0]
 8008334:	4a2b      	ldr	r2, [pc, #172]	; (80083e4 <_malloc_r+0x308>)
 8008336:	6811      	ldr	r1, [r2, #0]
 8008338:	428b      	cmp	r3, r1
 800833a:	bf88      	it	hi
 800833c:	6013      	strhi	r3, [r2, #0]
 800833e:	e0d0      	b.n	80084e2 <_malloc_r+0x406>
 8008340:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8008344:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8008348:	d218      	bcs.n	800837c <_malloc_r+0x2a0>
 800834a:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800834e:	3238      	adds	r2, #56	; 0x38
 8008350:	f102 0e01 	add.w	lr, r2, #1
 8008354:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8008358:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800835c:	45f0      	cmp	r8, lr
 800835e:	d12b      	bne.n	80083b8 <_malloc_r+0x2dc>
 8008360:	1092      	asrs	r2, r2, #2
 8008362:	f04f 0c01 	mov.w	ip, #1
 8008366:	fa0c f202 	lsl.w	r2, ip, r2
 800836a:	4310      	orrs	r0, r2
 800836c:	6070      	str	r0, [r6, #4]
 800836e:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8008372:	f8c8 4008 	str.w	r4, [r8, #8]
 8008376:	f8ce 400c 	str.w	r4, [lr, #12]
 800837a:	e762      	b.n	8008242 <_malloc_r+0x166>
 800837c:	2a14      	cmp	r2, #20
 800837e:	d801      	bhi.n	8008384 <_malloc_r+0x2a8>
 8008380:	325b      	adds	r2, #91	; 0x5b
 8008382:	e7e5      	b.n	8008350 <_malloc_r+0x274>
 8008384:	2a54      	cmp	r2, #84	; 0x54
 8008386:	d803      	bhi.n	8008390 <_malloc_r+0x2b4>
 8008388:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800838c:	326e      	adds	r2, #110	; 0x6e
 800838e:	e7df      	b.n	8008350 <_malloc_r+0x274>
 8008390:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008394:	d803      	bhi.n	800839e <_malloc_r+0x2c2>
 8008396:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800839a:	3277      	adds	r2, #119	; 0x77
 800839c:	e7d8      	b.n	8008350 <_malloc_r+0x274>
 800839e:	f240 5e54 	movw	lr, #1364	; 0x554
 80083a2:	4572      	cmp	r2, lr
 80083a4:	bf9a      	itte	ls
 80083a6:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80083aa:	327c      	addls	r2, #124	; 0x7c
 80083ac:	227e      	movhi	r2, #126	; 0x7e
 80083ae:	e7cf      	b.n	8008350 <_malloc_r+0x274>
 80083b0:	f8de e008 	ldr.w	lr, [lr, #8]
 80083b4:	45f0      	cmp	r8, lr
 80083b6:	d005      	beq.n	80083c4 <_malloc_r+0x2e8>
 80083b8:	f8de 2004 	ldr.w	r2, [lr, #4]
 80083bc:	f022 0203 	bic.w	r2, r2, #3
 80083c0:	4562      	cmp	r2, ip
 80083c2:	d8f5      	bhi.n	80083b0 <_malloc_r+0x2d4>
 80083c4:	f8de 800c 	ldr.w	r8, [lr, #12]
 80083c8:	e7d1      	b.n	800836e <_malloc_r+0x292>
 80083ca:	bf00      	nop
 80083cc:	20000440 	.word	0x20000440
 80083d0:	20000448 	.word	0x20000448
 80083d4:	20001198 	.word	0x20001198
 80083d8:	20000848 	.word	0x20000848
 80083dc:	20001168 	.word	0x20001168
 80083e0:	20001190 	.word	0x20001190
 80083e4:	20001194 	.word	0x20001194
 80083e8:	6860      	ldr	r0, [r4, #4]
 80083ea:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80083ee:	f020 0003 	bic.w	r0, r0, #3
 80083f2:	eba0 0a07 	sub.w	sl, r0, r7
 80083f6:	f1ba 0f0f 	cmp.w	sl, #15
 80083fa:	dd12      	ble.n	8008422 <_malloc_r+0x346>
 80083fc:	68a3      	ldr	r3, [r4, #8]
 80083fe:	19e2      	adds	r2, r4, r7
 8008400:	f047 0701 	orr.w	r7, r7, #1
 8008404:	6067      	str	r7, [r4, #4]
 8008406:	f8c3 c00c 	str.w	ip, [r3, #12]
 800840a:	f8cc 3008 	str.w	r3, [ip, #8]
 800840e:	f04a 0301 	orr.w	r3, sl, #1
 8008412:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008416:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800841a:	6053      	str	r3, [r2, #4]
 800841c:	f844 a000 	str.w	sl, [r4, r0]
 8008420:	e68d      	b.n	800813e <_malloc_r+0x62>
 8008422:	f1ba 0f00 	cmp.w	sl, #0
 8008426:	db11      	blt.n	800844c <_malloc_r+0x370>
 8008428:	4420      	add	r0, r4
 800842a:	6843      	ldr	r3, [r0, #4]
 800842c:	f043 0301 	orr.w	r3, r3, #1
 8008430:	6043      	str	r3, [r0, #4]
 8008432:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8008436:	4628      	mov	r0, r5
 8008438:	f8c3 c00c 	str.w	ip, [r3, #12]
 800843c:	f8cc 3008 	str.w	r3, [ip, #8]
 8008440:	f000 f896 	bl	8008570 <__malloc_unlock>
 8008444:	4620      	mov	r0, r4
 8008446:	b003      	add	sp, #12
 8008448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800844c:	4664      	mov	r4, ip
 800844e:	e70e      	b.n	800826e <_malloc_r+0x192>
 8008450:	f858 0908 	ldr.w	r0, [r8], #-8
 8008454:	4540      	cmp	r0, r8
 8008456:	f103 33ff 	add.w	r3, r3, #4294967295
 800845a:	f43f af12 	beq.w	8008282 <_malloc_r+0x1a6>
 800845e:	e717      	b.n	8008290 <_malloc_r+0x1b4>
 8008460:	3304      	adds	r3, #4
 8008462:	0052      	lsls	r2, r2, #1
 8008464:	4210      	tst	r0, r2
 8008466:	d0fb      	beq.n	8008460 <_malloc_r+0x384>
 8008468:	e6fb      	b.n	8008262 <_malloc_r+0x186>
 800846a:	4673      	mov	r3, lr
 800846c:	e7fa      	b.n	8008464 <_malloc_r+0x388>
 800846e:	6810      	ldr	r0, [r2, #0]
 8008470:	3001      	adds	r0, #1
 8008472:	bf1b      	ittet	ne
 8008474:	eba4 0b0b 	subne.w	fp, r4, fp
 8008478:	eb0b 020e 	addne.w	r2, fp, lr
 800847c:	6014      	streq	r4, [r2, #0]
 800847e:	601a      	strne	r2, [r3, #0]
 8008480:	f014 0b07 	ands.w	fp, r4, #7
 8008484:	bf1a      	itte	ne
 8008486:	f1cb 0008 	rsbne	r0, fp, #8
 800848a:	1824      	addne	r4, r4, r0
 800848c:	4658      	moveq	r0, fp
 800848e:	1862      	adds	r2, r4, r1
 8008490:	ea02 010c 	and.w	r1, r2, ip
 8008494:	4480      	add	r8, r0
 8008496:	eba8 0801 	sub.w	r8, r8, r1
 800849a:	ea08 080c 	and.w	r8, r8, ip
 800849e:	4641      	mov	r1, r8
 80084a0:	4628      	mov	r0, r5
 80084a2:	9201      	str	r2, [sp, #4]
 80084a4:	f000 f86a 	bl	800857c <_sbrk_r>
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	9a01      	ldr	r2, [sp, #4]
 80084ac:	4b28      	ldr	r3, [pc, #160]	; (8008550 <_malloc_r+0x474>)
 80084ae:	d107      	bne.n	80084c0 <_malloc_r+0x3e4>
 80084b0:	f1bb 0f00 	cmp.w	fp, #0
 80084b4:	d023      	beq.n	80084fe <_malloc_r+0x422>
 80084b6:	f1ab 0008 	sub.w	r0, fp, #8
 80084ba:	4410      	add	r0, r2
 80084bc:	f04f 0800 	mov.w	r8, #0
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	60b4      	str	r4, [r6, #8]
 80084c4:	1b00      	subs	r0, r0, r4
 80084c6:	4440      	add	r0, r8
 80084c8:	4442      	add	r2, r8
 80084ca:	f040 0001 	orr.w	r0, r0, #1
 80084ce:	45b2      	cmp	sl, r6
 80084d0:	601a      	str	r2, [r3, #0]
 80084d2:	6060      	str	r0, [r4, #4]
 80084d4:	f43f af28 	beq.w	8008328 <_malloc_r+0x24c>
 80084d8:	f1b9 0f0f 	cmp.w	r9, #15
 80084dc:	d812      	bhi.n	8008504 <_malloc_r+0x428>
 80084de:	2301      	movs	r3, #1
 80084e0:	6063      	str	r3, [r4, #4]
 80084e2:	68b3      	ldr	r3, [r6, #8]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f023 0303 	bic.w	r3, r3, #3
 80084ea:	42bb      	cmp	r3, r7
 80084ec:	eba3 0207 	sub.w	r2, r3, r7
 80084f0:	d301      	bcc.n	80084f6 <_malloc_r+0x41a>
 80084f2:	2a0f      	cmp	r2, #15
 80084f4:	dc22      	bgt.n	800853c <_malloc_r+0x460>
 80084f6:	4628      	mov	r0, r5
 80084f8:	f000 f83a 	bl	8008570 <__malloc_unlock>
 80084fc:	e5fa      	b.n	80080f4 <_malloc_r+0x18>
 80084fe:	4610      	mov	r0, r2
 8008500:	46d8      	mov	r8, fp
 8008502:	e7dd      	b.n	80084c0 <_malloc_r+0x3e4>
 8008504:	f8da 2004 	ldr.w	r2, [sl, #4]
 8008508:	f1a9 090c 	sub.w	r9, r9, #12
 800850c:	f029 0907 	bic.w	r9, r9, #7
 8008510:	f002 0201 	and.w	r2, r2, #1
 8008514:	ea42 0209 	orr.w	r2, r2, r9
 8008518:	f8ca 2004 	str.w	r2, [sl, #4]
 800851c:	2105      	movs	r1, #5
 800851e:	eb0a 0209 	add.w	r2, sl, r9
 8008522:	f1b9 0f0f 	cmp.w	r9, #15
 8008526:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800852a:	f67f aefd 	bls.w	8008328 <_malloc_r+0x24c>
 800852e:	f10a 0108 	add.w	r1, sl, #8
 8008532:	4628      	mov	r0, r5
 8008534:	f003 fbfa 	bl	800bd2c <_free_r>
 8008538:	4b05      	ldr	r3, [pc, #20]	; (8008550 <_malloc_r+0x474>)
 800853a:	e6f5      	b.n	8008328 <_malloc_r+0x24c>
 800853c:	68b4      	ldr	r4, [r6, #8]
 800853e:	f047 0301 	orr.w	r3, r7, #1
 8008542:	4427      	add	r7, r4
 8008544:	f042 0201 	orr.w	r2, r2, #1
 8008548:	6063      	str	r3, [r4, #4]
 800854a:	60b7      	str	r7, [r6, #8]
 800854c:	607a      	str	r2, [r7, #4]
 800854e:	e5f6      	b.n	800813e <_malloc_r+0x62>
 8008550:	20001168 	.word	0x20001168

08008554 <memset>:
 8008554:	4402      	add	r2, r0
 8008556:	4603      	mov	r3, r0
 8008558:	4293      	cmp	r3, r2
 800855a:	d100      	bne.n	800855e <memset+0xa>
 800855c:	4770      	bx	lr
 800855e:	f803 1b01 	strb.w	r1, [r3], #1
 8008562:	e7f9      	b.n	8008558 <memset+0x4>

08008564 <__malloc_lock>:
 8008564:	4801      	ldr	r0, [pc, #4]	; (800856c <__malloc_lock+0x8>)
 8008566:	f003 bcbb 	b.w	800bee0 <__retarget_lock_acquire_recursive>
 800856a:	bf00      	nop
 800856c:	2000119d 	.word	0x2000119d

08008570 <__malloc_unlock>:
 8008570:	4801      	ldr	r0, [pc, #4]	; (8008578 <__malloc_unlock+0x8>)
 8008572:	f003 bcb6 	b.w	800bee2 <__retarget_lock_release_recursive>
 8008576:	bf00      	nop
 8008578:	2000119d 	.word	0x2000119d

0800857c <_sbrk_r>:
 800857c:	b538      	push	{r3, r4, r5, lr}
 800857e:	4d06      	ldr	r5, [pc, #24]	; (8008598 <_sbrk_r+0x1c>)
 8008580:	2300      	movs	r3, #0
 8008582:	4604      	mov	r4, r0
 8008584:	4608      	mov	r0, r1
 8008586:	602b      	str	r3, [r5, #0]
 8008588:	f7fb fa3a 	bl	8003a00 <_sbrk>
 800858c:	1c43      	adds	r3, r0, #1
 800858e:	d102      	bne.n	8008596 <_sbrk_r+0x1a>
 8008590:	682b      	ldr	r3, [r5, #0]
 8008592:	b103      	cbz	r3, 8008596 <_sbrk_r+0x1a>
 8008594:	6023      	str	r3, [r4, #0]
 8008596:	bd38      	pop	{r3, r4, r5, pc}
 8008598:	200011a0 	.word	0x200011a0

0800859c <sprintf>:
 800859c:	b40e      	push	{r1, r2, r3}
 800859e:	b500      	push	{lr}
 80085a0:	b09c      	sub	sp, #112	; 0x70
 80085a2:	ab1d      	add	r3, sp, #116	; 0x74
 80085a4:	9002      	str	r0, [sp, #8]
 80085a6:	9006      	str	r0, [sp, #24]
 80085a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80085ac:	4809      	ldr	r0, [pc, #36]	; (80085d4 <sprintf+0x38>)
 80085ae:	9107      	str	r1, [sp, #28]
 80085b0:	9104      	str	r1, [sp, #16]
 80085b2:	4909      	ldr	r1, [pc, #36]	; (80085d8 <sprintf+0x3c>)
 80085b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80085b8:	9105      	str	r1, [sp, #20]
 80085ba:	6800      	ldr	r0, [r0, #0]
 80085bc:	9301      	str	r3, [sp, #4]
 80085be:	a902      	add	r1, sp, #8
 80085c0:	f000 f922 	bl	8008808 <_svfprintf_r>
 80085c4:	9b02      	ldr	r3, [sp, #8]
 80085c6:	2200      	movs	r2, #0
 80085c8:	701a      	strb	r2, [r3, #0]
 80085ca:	b01c      	add	sp, #112	; 0x70
 80085cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80085d0:	b003      	add	sp, #12
 80085d2:	4770      	bx	lr
 80085d4:	20000010 	.word	0x20000010
 80085d8:	ffff0208 	.word	0xffff0208

080085dc <sscanf>:
 80085dc:	b40e      	push	{r1, r2, r3}
 80085de:	b510      	push	{r4, lr}
 80085e0:	b09f      	sub	sp, #124	; 0x7c
 80085e2:	ac21      	add	r4, sp, #132	; 0x84
 80085e4:	f44f 7101 	mov.w	r1, #516	; 0x204
 80085e8:	f854 2b04 	ldr.w	r2, [r4], #4
 80085ec:	9201      	str	r2, [sp, #4]
 80085ee:	f8ad 101c 	strh.w	r1, [sp, #28]
 80085f2:	9004      	str	r0, [sp, #16]
 80085f4:	9008      	str	r0, [sp, #32]
 80085f6:	f7f7 fdf3 	bl	80001e0 <strlen>
 80085fa:	4b0c      	ldr	r3, [pc, #48]	; (800862c <sscanf+0x50>)
 80085fc:	9005      	str	r0, [sp, #20]
 80085fe:	9009      	str	r0, [sp, #36]	; 0x24
 8008600:	930c      	str	r3, [sp, #48]	; 0x30
 8008602:	480b      	ldr	r0, [pc, #44]	; (8008630 <sscanf+0x54>)
 8008604:	9a01      	ldr	r2, [sp, #4]
 8008606:	6800      	ldr	r0, [r0, #0]
 8008608:	9403      	str	r4, [sp, #12]
 800860a:	2300      	movs	r3, #0
 800860c:	9310      	str	r3, [sp, #64]	; 0x40
 800860e:	9315      	str	r3, [sp, #84]	; 0x54
 8008610:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008614:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008618:	a904      	add	r1, sp, #16
 800861a:	4623      	mov	r3, r4
 800861c:	f001 fad8 	bl	8009bd0 <__ssvfscanf_r>
 8008620:	b01f      	add	sp, #124	; 0x7c
 8008622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008626:	b003      	add	sp, #12
 8008628:	4770      	bx	lr
 800862a:	bf00      	nop
 800862c:	08008657 	.word	0x08008657
 8008630:	20000010 	.word	0x20000010

08008634 <__sread>:
 8008634:	b510      	push	{r4, lr}
 8008636:	460c      	mov	r4, r1
 8008638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800863c:	f004 f912 	bl	800c864 <_read_r>
 8008640:	2800      	cmp	r0, #0
 8008642:	bfab      	itete	ge
 8008644:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8008646:	89a3      	ldrhlt	r3, [r4, #12]
 8008648:	181b      	addge	r3, r3, r0
 800864a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800864e:	bfac      	ite	ge
 8008650:	6523      	strge	r3, [r4, #80]	; 0x50
 8008652:	81a3      	strhlt	r3, [r4, #12]
 8008654:	bd10      	pop	{r4, pc}

08008656 <__seofread>:
 8008656:	2000      	movs	r0, #0
 8008658:	4770      	bx	lr

0800865a <__swrite>:
 800865a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800865e:	461f      	mov	r7, r3
 8008660:	898b      	ldrh	r3, [r1, #12]
 8008662:	05db      	lsls	r3, r3, #23
 8008664:	4605      	mov	r5, r0
 8008666:	460c      	mov	r4, r1
 8008668:	4616      	mov	r6, r2
 800866a:	d505      	bpl.n	8008678 <__swrite+0x1e>
 800866c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008670:	2302      	movs	r3, #2
 8008672:	2200      	movs	r2, #0
 8008674:	f003 fc36 	bl	800bee4 <_lseek_r>
 8008678:	89a3      	ldrh	r3, [r4, #12]
 800867a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800867e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008682:	81a3      	strh	r3, [r4, #12]
 8008684:	4632      	mov	r2, r6
 8008686:	463b      	mov	r3, r7
 8008688:	4628      	mov	r0, r5
 800868a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800868e:	f002 bc51 	b.w	800af34 <_write_r>

08008692 <__sseek>:
 8008692:	b510      	push	{r4, lr}
 8008694:	460c      	mov	r4, r1
 8008696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869a:	f003 fc23 	bl	800bee4 <_lseek_r>
 800869e:	1c43      	adds	r3, r0, #1
 80086a0:	89a3      	ldrh	r3, [r4, #12]
 80086a2:	bf15      	itete	ne
 80086a4:	6520      	strne	r0, [r4, #80]	; 0x50
 80086a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086ae:	81a3      	strheq	r3, [r4, #12]
 80086b0:	bf18      	it	ne
 80086b2:	81a3      	strhne	r3, [r4, #12]
 80086b4:	bd10      	pop	{r4, pc}

080086b6 <__sclose>:
 80086b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086ba:	f002 bc5d 	b.w	800af78 <_close_r>

080086be <strncmp>:
 80086be:	b510      	push	{r4, lr}
 80086c0:	b17a      	cbz	r2, 80086e2 <strncmp+0x24>
 80086c2:	4603      	mov	r3, r0
 80086c4:	3901      	subs	r1, #1
 80086c6:	1884      	adds	r4, r0, r2
 80086c8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80086cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80086d0:	4290      	cmp	r0, r2
 80086d2:	d101      	bne.n	80086d8 <strncmp+0x1a>
 80086d4:	42a3      	cmp	r3, r4
 80086d6:	d101      	bne.n	80086dc <strncmp+0x1e>
 80086d8:	1a80      	subs	r0, r0, r2
 80086da:	bd10      	pop	{r4, pc}
 80086dc:	2800      	cmp	r0, #0
 80086de:	d1f3      	bne.n	80086c8 <strncmp+0xa>
 80086e0:	e7fa      	b.n	80086d8 <strncmp+0x1a>
 80086e2:	4610      	mov	r0, r2
 80086e4:	e7f9      	b.n	80086da <strncmp+0x1c>
	...

080086e8 <_strtol_l.constprop.0>:
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086ee:	d001      	beq.n	80086f4 <_strtol_l.constprop.0+0xc>
 80086f0:	2b24      	cmp	r3, #36	; 0x24
 80086f2:	d906      	bls.n	8008702 <_strtol_l.constprop.0+0x1a>
 80086f4:	f7ff fcb8 	bl	8008068 <__errno>
 80086f8:	2316      	movs	r3, #22
 80086fa:	6003      	str	r3, [r0, #0]
 80086fc:	2000      	movs	r0, #0
 80086fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008702:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80087e8 <_strtol_l.constprop.0+0x100>
 8008706:	460d      	mov	r5, r1
 8008708:	462e      	mov	r6, r5
 800870a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800870e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008712:	f017 0708 	ands.w	r7, r7, #8
 8008716:	d1f7      	bne.n	8008708 <_strtol_l.constprop.0+0x20>
 8008718:	2c2d      	cmp	r4, #45	; 0x2d
 800871a:	d132      	bne.n	8008782 <_strtol_l.constprop.0+0x9a>
 800871c:	782c      	ldrb	r4, [r5, #0]
 800871e:	2701      	movs	r7, #1
 8008720:	1cb5      	adds	r5, r6, #2
 8008722:	2b00      	cmp	r3, #0
 8008724:	d05b      	beq.n	80087de <_strtol_l.constprop.0+0xf6>
 8008726:	2b10      	cmp	r3, #16
 8008728:	d109      	bne.n	800873e <_strtol_l.constprop.0+0x56>
 800872a:	2c30      	cmp	r4, #48	; 0x30
 800872c:	d107      	bne.n	800873e <_strtol_l.constprop.0+0x56>
 800872e:	782c      	ldrb	r4, [r5, #0]
 8008730:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008734:	2c58      	cmp	r4, #88	; 0x58
 8008736:	d14d      	bne.n	80087d4 <_strtol_l.constprop.0+0xec>
 8008738:	786c      	ldrb	r4, [r5, #1]
 800873a:	2310      	movs	r3, #16
 800873c:	3502      	adds	r5, #2
 800873e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008742:	f108 38ff 	add.w	r8, r8, #4294967295
 8008746:	f04f 0c00 	mov.w	ip, #0
 800874a:	fbb8 f9f3 	udiv	r9, r8, r3
 800874e:	4666      	mov	r6, ip
 8008750:	fb03 8a19 	mls	sl, r3, r9, r8
 8008754:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008758:	f1be 0f09 	cmp.w	lr, #9
 800875c:	d816      	bhi.n	800878c <_strtol_l.constprop.0+0xa4>
 800875e:	4674      	mov	r4, lr
 8008760:	42a3      	cmp	r3, r4
 8008762:	dd24      	ble.n	80087ae <_strtol_l.constprop.0+0xc6>
 8008764:	f1bc 0f00 	cmp.w	ip, #0
 8008768:	db1e      	blt.n	80087a8 <_strtol_l.constprop.0+0xc0>
 800876a:	45b1      	cmp	r9, r6
 800876c:	d31c      	bcc.n	80087a8 <_strtol_l.constprop.0+0xc0>
 800876e:	d101      	bne.n	8008774 <_strtol_l.constprop.0+0x8c>
 8008770:	45a2      	cmp	sl, r4
 8008772:	db19      	blt.n	80087a8 <_strtol_l.constprop.0+0xc0>
 8008774:	fb06 4603 	mla	r6, r6, r3, r4
 8008778:	f04f 0c01 	mov.w	ip, #1
 800877c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008780:	e7e8      	b.n	8008754 <_strtol_l.constprop.0+0x6c>
 8008782:	2c2b      	cmp	r4, #43	; 0x2b
 8008784:	bf04      	itt	eq
 8008786:	782c      	ldrbeq	r4, [r5, #0]
 8008788:	1cb5      	addeq	r5, r6, #2
 800878a:	e7ca      	b.n	8008722 <_strtol_l.constprop.0+0x3a>
 800878c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008790:	f1be 0f19 	cmp.w	lr, #25
 8008794:	d801      	bhi.n	800879a <_strtol_l.constprop.0+0xb2>
 8008796:	3c37      	subs	r4, #55	; 0x37
 8008798:	e7e2      	b.n	8008760 <_strtol_l.constprop.0+0x78>
 800879a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800879e:	f1be 0f19 	cmp.w	lr, #25
 80087a2:	d804      	bhi.n	80087ae <_strtol_l.constprop.0+0xc6>
 80087a4:	3c57      	subs	r4, #87	; 0x57
 80087a6:	e7db      	b.n	8008760 <_strtol_l.constprop.0+0x78>
 80087a8:	f04f 3cff 	mov.w	ip, #4294967295
 80087ac:	e7e6      	b.n	800877c <_strtol_l.constprop.0+0x94>
 80087ae:	f1bc 0f00 	cmp.w	ip, #0
 80087b2:	da05      	bge.n	80087c0 <_strtol_l.constprop.0+0xd8>
 80087b4:	2322      	movs	r3, #34	; 0x22
 80087b6:	6003      	str	r3, [r0, #0]
 80087b8:	4646      	mov	r6, r8
 80087ba:	b942      	cbnz	r2, 80087ce <_strtol_l.constprop.0+0xe6>
 80087bc:	4630      	mov	r0, r6
 80087be:	e79e      	b.n	80086fe <_strtol_l.constprop.0+0x16>
 80087c0:	b107      	cbz	r7, 80087c4 <_strtol_l.constprop.0+0xdc>
 80087c2:	4276      	negs	r6, r6
 80087c4:	2a00      	cmp	r2, #0
 80087c6:	d0f9      	beq.n	80087bc <_strtol_l.constprop.0+0xd4>
 80087c8:	f1bc 0f00 	cmp.w	ip, #0
 80087cc:	d000      	beq.n	80087d0 <_strtol_l.constprop.0+0xe8>
 80087ce:	1e69      	subs	r1, r5, #1
 80087d0:	6011      	str	r1, [r2, #0]
 80087d2:	e7f3      	b.n	80087bc <_strtol_l.constprop.0+0xd4>
 80087d4:	2430      	movs	r4, #48	; 0x30
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d1b1      	bne.n	800873e <_strtol_l.constprop.0+0x56>
 80087da:	2308      	movs	r3, #8
 80087dc:	e7af      	b.n	800873e <_strtol_l.constprop.0+0x56>
 80087de:	2c30      	cmp	r4, #48	; 0x30
 80087e0:	d0a5      	beq.n	800872e <_strtol_l.constprop.0+0x46>
 80087e2:	230a      	movs	r3, #10
 80087e4:	e7ab      	b.n	800873e <_strtol_l.constprop.0+0x56>
 80087e6:	bf00      	nop
 80087e8:	0800ff75 	.word	0x0800ff75

080087ec <_strtol_r>:
 80087ec:	f7ff bf7c 	b.w	80086e8 <_strtol_l.constprop.0>

080087f0 <strtol>:
 80087f0:	4613      	mov	r3, r2
 80087f2:	460a      	mov	r2, r1
 80087f4:	4601      	mov	r1, r0
 80087f6:	4802      	ldr	r0, [pc, #8]	; (8008800 <strtol+0x10>)
 80087f8:	6800      	ldr	r0, [r0, #0]
 80087fa:	f7ff bf75 	b.w	80086e8 <_strtol_l.constprop.0>
 80087fe:	bf00      	nop
 8008800:	20000010 	.word	0x20000010
 8008804:	00000000 	.word	0x00000000

08008808 <_svfprintf_r>:
 8008808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880c:	ed2d 8b04 	vpush	{d8-d9}
 8008810:	b0cf      	sub	sp, #316	; 0x13c
 8008812:	4688      	mov	r8, r1
 8008814:	4691      	mov	r9, r2
 8008816:	461e      	mov	r6, r3
 8008818:	4682      	mov	sl, r0
 800881a:	f003 fb5b 	bl	800bed4 <_localeconv_r>
 800881e:	6803      	ldr	r3, [r0, #0]
 8008820:	9313      	str	r3, [sp, #76]	; 0x4c
 8008822:	4618      	mov	r0, r3
 8008824:	f7f7 fcdc 	bl	80001e0 <strlen>
 8008828:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800882c:	900d      	str	r0, [sp, #52]	; 0x34
 800882e:	0618      	lsls	r0, r3, #24
 8008830:	d51a      	bpl.n	8008868 <_svfprintf_r+0x60>
 8008832:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8008836:	b9bb      	cbnz	r3, 8008868 <_svfprintf_r+0x60>
 8008838:	2140      	movs	r1, #64	; 0x40
 800883a:	4650      	mov	r0, sl
 800883c:	f7ff fc4e 	bl	80080dc <_malloc_r>
 8008840:	f8c8 0000 	str.w	r0, [r8]
 8008844:	f8c8 0010 	str.w	r0, [r8, #16]
 8008848:	b958      	cbnz	r0, 8008862 <_svfprintf_r+0x5a>
 800884a:	230c      	movs	r3, #12
 800884c:	f8ca 3000 	str.w	r3, [sl]
 8008850:	f04f 33ff 	mov.w	r3, #4294967295
 8008854:	930c      	str	r3, [sp, #48]	; 0x30
 8008856:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008858:	b04f      	add	sp, #316	; 0x13c
 800885a:	ecbd 8b04 	vpop	{d8-d9}
 800885e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008862:	2340      	movs	r3, #64	; 0x40
 8008864:	f8c8 3014 	str.w	r3, [r8, #20]
 8008868:	ed9f 7b93 	vldr	d7, [pc, #588]	; 8008ab8 <_svfprintf_r+0x2b0>
 800886c:	2500      	movs	r5, #0
 800886e:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 8008872:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8008876:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 800887a:	ac25      	add	r4, sp, #148	; 0x94
 800887c:	9422      	str	r4, [sp, #136]	; 0x88
 800887e:	9505      	str	r5, [sp, #20]
 8008880:	950a      	str	r5, [sp, #40]	; 0x28
 8008882:	9512      	str	r5, [sp, #72]	; 0x48
 8008884:	9514      	str	r5, [sp, #80]	; 0x50
 8008886:	950c      	str	r5, [sp, #48]	; 0x30
 8008888:	464b      	mov	r3, r9
 800888a:	461d      	mov	r5, r3
 800888c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008890:	b10a      	cbz	r2, 8008896 <_svfprintf_r+0x8e>
 8008892:	2a25      	cmp	r2, #37	; 0x25
 8008894:	d1f9      	bne.n	800888a <_svfprintf_r+0x82>
 8008896:	ebb5 0709 	subs.w	r7, r5, r9
 800889a:	d00d      	beq.n	80088b8 <_svfprintf_r+0xb0>
 800889c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800889e:	443b      	add	r3, r7
 80088a0:	9324      	str	r3, [sp, #144]	; 0x90
 80088a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088a4:	3301      	adds	r3, #1
 80088a6:	2b07      	cmp	r3, #7
 80088a8:	e9c4 9700 	strd	r9, r7, [r4]
 80088ac:	9323      	str	r3, [sp, #140]	; 0x8c
 80088ae:	dc79      	bgt.n	80089a4 <_svfprintf_r+0x19c>
 80088b0:	3408      	adds	r4, #8
 80088b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088b4:	443b      	add	r3, r7
 80088b6:	930c      	str	r3, [sp, #48]	; 0x30
 80088b8:	782b      	ldrb	r3, [r5, #0]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	f001 8148 	beq.w	8009b50 <_svfprintf_r+0x1348>
 80088c0:	2300      	movs	r3, #0
 80088c2:	f04f 32ff 	mov.w	r2, #4294967295
 80088c6:	9204      	str	r2, [sp, #16]
 80088c8:	3501      	adds	r5, #1
 80088ca:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80088ce:	9310      	str	r3, [sp, #64]	; 0x40
 80088d0:	469b      	mov	fp, r3
 80088d2:	270a      	movs	r7, #10
 80088d4:	222b      	movs	r2, #43	; 0x2b
 80088d6:	462b      	mov	r3, r5
 80088d8:	f813 1b01 	ldrb.w	r1, [r3], #1
 80088dc:	9106      	str	r1, [sp, #24]
 80088de:	930b      	str	r3, [sp, #44]	; 0x2c
 80088e0:	9b06      	ldr	r3, [sp, #24]
 80088e2:	3b20      	subs	r3, #32
 80088e4:	2b5a      	cmp	r3, #90	; 0x5a
 80088e6:	f200 85bf 	bhi.w	8009468 <_svfprintf_r+0xc60>
 80088ea:	e8df f013 	tbh	[pc, r3, lsl #1]
 80088ee:	007e      	.short	0x007e
 80088f0:	05bd05bd 	.word	0x05bd05bd
 80088f4:	05bd0086 	.word	0x05bd0086
 80088f8:	05bd05bd 	.word	0x05bd05bd
 80088fc:	05bd0065 	.word	0x05bd0065
 8008900:	008905bd 	.word	0x008905bd
 8008904:	05bd0093 	.word	0x05bd0093
 8008908:	00960090 	.word	0x00960090
 800890c:	00b305bd 	.word	0x00b305bd
 8008910:	00b600b6 	.word	0x00b600b6
 8008914:	00b600b6 	.word	0x00b600b6
 8008918:	00b600b6 	.word	0x00b600b6
 800891c:	00b600b6 	.word	0x00b600b6
 8008920:	05bd00b6 	.word	0x05bd00b6
 8008924:	05bd05bd 	.word	0x05bd05bd
 8008928:	05bd05bd 	.word	0x05bd05bd
 800892c:	05bd05bd 	.word	0x05bd05bd
 8008930:	05bd012c 	.word	0x05bd012c
 8008934:	00fc00e9 	.word	0x00fc00e9
 8008938:	012c012c 	.word	0x012c012c
 800893c:	05bd012c 	.word	0x05bd012c
 8008940:	05bd05bd 	.word	0x05bd05bd
 8008944:	00c605bd 	.word	0x00c605bd
 8008948:	05bd05bd 	.word	0x05bd05bd
 800894c:	05bd0498 	.word	0x05bd0498
 8008950:	05bd05bd 	.word	0x05bd05bd
 8008954:	05bd04e2 	.word	0x05bd04e2
 8008958:	05bd0503 	.word	0x05bd0503
 800895c:	052505bd 	.word	0x052505bd
 8008960:	05bd05bd 	.word	0x05bd05bd
 8008964:	05bd05bd 	.word	0x05bd05bd
 8008968:	05bd05bd 	.word	0x05bd05bd
 800896c:	05bd05bd 	.word	0x05bd05bd
 8008970:	05bd012c 	.word	0x05bd012c
 8008974:	00fe00e9 	.word	0x00fe00e9
 8008978:	012c012c 	.word	0x012c012c
 800897c:	00c9012c 	.word	0x00c9012c
 8008980:	00dd00fe 	.word	0x00dd00fe
 8008984:	00d605bd 	.word	0x00d605bd
 8008988:	047305bd 	.word	0x047305bd
 800898c:	04d0049a 	.word	0x04d0049a
 8008990:	05bd00dd 	.word	0x05bd00dd
 8008994:	007c04e2 	.word	0x007c04e2
 8008998:	05bd0505 	.word	0x05bd0505
 800899c:	054405bd 	.word	0x054405bd
 80089a0:	007c05bd 	.word	0x007c05bd
 80089a4:	aa22      	add	r2, sp, #136	; 0x88
 80089a6:	4641      	mov	r1, r8
 80089a8:	4650      	mov	r0, sl
 80089aa:	f005 f973 	bl	800dc94 <__ssprint_r>
 80089ae:	2800      	cmp	r0, #0
 80089b0:	f040 8137 	bne.w	8008c22 <_svfprintf_r+0x41a>
 80089b4:	ac25      	add	r4, sp, #148	; 0x94
 80089b6:	e77c      	b.n	80088b2 <_svfprintf_r+0xaa>
 80089b8:	4650      	mov	r0, sl
 80089ba:	f003 fa8b 	bl	800bed4 <_localeconv_r>
 80089be:	6843      	ldr	r3, [r0, #4]
 80089c0:	9314      	str	r3, [sp, #80]	; 0x50
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7f7 fc0c 	bl	80001e0 <strlen>
 80089c8:	9012      	str	r0, [sp, #72]	; 0x48
 80089ca:	4650      	mov	r0, sl
 80089cc:	f003 fa82 	bl	800bed4 <_localeconv_r>
 80089d0:	6883      	ldr	r3, [r0, #8]
 80089d2:	930a      	str	r3, [sp, #40]	; 0x28
 80089d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089d6:	222b      	movs	r2, #43	; 0x2b
 80089d8:	b12b      	cbz	r3, 80089e6 <_svfprintf_r+0x1de>
 80089da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089dc:	b11b      	cbz	r3, 80089e6 <_svfprintf_r+0x1de>
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	b10b      	cbz	r3, 80089e6 <_svfprintf_r+0x1de>
 80089e2:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 80089e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80089e8:	e775      	b.n	80088d6 <_svfprintf_r+0xce>
 80089ea:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1f9      	bne.n	80089e6 <_svfprintf_r+0x1de>
 80089f2:	2320      	movs	r3, #32
 80089f4:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80089f8:	e7f5      	b.n	80089e6 <_svfprintf_r+0x1de>
 80089fa:	f04b 0b01 	orr.w	fp, fp, #1
 80089fe:	e7f2      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008a00:	f856 3b04 	ldr.w	r3, [r6], #4
 8008a04:	9310      	str	r3, [sp, #64]	; 0x40
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	daed      	bge.n	80089e6 <_svfprintf_r+0x1de>
 8008a0a:	425b      	negs	r3, r3
 8008a0c:	9310      	str	r3, [sp, #64]	; 0x40
 8008a0e:	f04b 0b04 	orr.w	fp, fp, #4
 8008a12:	e7e8      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008a14:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8008a18:	e7e5      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008a1a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008a1c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008a20:	9306      	str	r3, [sp, #24]
 8008a22:	2b2a      	cmp	r3, #42	; 0x2a
 8008a24:	d113      	bne.n	8008a4e <_svfprintf_r+0x246>
 8008a26:	f856 0b04 	ldr.w	r0, [r6], #4
 8008a2a:	950b      	str	r5, [sp, #44]	; 0x2c
 8008a2c:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8008a30:	9304      	str	r3, [sp, #16]
 8008a32:	e7d8      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008a34:	9904      	ldr	r1, [sp, #16]
 8008a36:	fb07 3301 	mla	r3, r7, r1, r3
 8008a3a:	9304      	str	r3, [sp, #16]
 8008a3c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008a40:	9306      	str	r3, [sp, #24]
 8008a42:	9b06      	ldr	r3, [sp, #24]
 8008a44:	3b30      	subs	r3, #48	; 0x30
 8008a46:	2b09      	cmp	r3, #9
 8008a48:	d9f4      	bls.n	8008a34 <_svfprintf_r+0x22c>
 8008a4a:	950b      	str	r5, [sp, #44]	; 0x2c
 8008a4c:	e748      	b.n	80088e0 <_svfprintf_r+0xd8>
 8008a4e:	2300      	movs	r3, #0
 8008a50:	9304      	str	r3, [sp, #16]
 8008a52:	e7f6      	b.n	8008a42 <_svfprintf_r+0x23a>
 8008a54:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8008a58:	e7c5      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008a5e:	9310      	str	r3, [sp, #64]	; 0x40
 8008a60:	9b06      	ldr	r3, [sp, #24]
 8008a62:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008a64:	3b30      	subs	r3, #48	; 0x30
 8008a66:	fb07 3301 	mla	r3, r7, r1, r3
 8008a6a:	9310      	str	r3, [sp, #64]	; 0x40
 8008a6c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008a70:	9306      	str	r3, [sp, #24]
 8008a72:	3b30      	subs	r3, #48	; 0x30
 8008a74:	2b09      	cmp	r3, #9
 8008a76:	d9f3      	bls.n	8008a60 <_svfprintf_r+0x258>
 8008a78:	e7e7      	b.n	8008a4a <_svfprintf_r+0x242>
 8008a7a:	f04b 0b08 	orr.w	fp, fp, #8
 8008a7e:	e7b2      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008a80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	2b68      	cmp	r3, #104	; 0x68
 8008a86:	bf01      	itttt	eq
 8008a88:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 8008a8a:	3301      	addeq	r3, #1
 8008a8c:	930b      	streq	r3, [sp, #44]	; 0x2c
 8008a8e:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8008a92:	bf18      	it	ne
 8008a94:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8008a98:	e7a5      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008a9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	2b6c      	cmp	r3, #108	; 0x6c
 8008aa0:	d105      	bne.n	8008aae <_svfprintf_r+0x2a6>
 8008aa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008aa8:	f04b 0b20 	orr.w	fp, fp, #32
 8008aac:	e79b      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008aae:	f04b 0b10 	orr.w	fp, fp, #16
 8008ab2:	e798      	b.n	80089e6 <_svfprintf_r+0x1de>
 8008ab4:	f3af 8000 	nop.w
	...
 8008ac0:	4632      	mov	r2, r6
 8008ac2:	2000      	movs	r0, #0
 8008ac4:	f852 3b04 	ldr.w	r3, [r2], #4
 8008ac8:	9207      	str	r2, [sp, #28]
 8008aca:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8008ace:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8008ad8:	9003      	str	r0, [sp, #12]
 8008ada:	9304      	str	r3, [sp, #16]
 8008adc:	4606      	mov	r6, r0
 8008ade:	4605      	mov	r5, r0
 8008ae0:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 8008ae4:	e1bc      	b.n	8008e60 <_svfprintf_r+0x658>
 8008ae6:	f04b 0b10 	orr.w	fp, fp, #16
 8008aea:	f01b 0f20 	tst.w	fp, #32
 8008aee:	d012      	beq.n	8008b16 <_svfprintf_r+0x30e>
 8008af0:	1df3      	adds	r3, r6, #7
 8008af2:	f023 0307 	bic.w	r3, r3, #7
 8008af6:	461a      	mov	r2, r3
 8008af8:	685d      	ldr	r5, [r3, #4]
 8008afa:	f852 6b08 	ldr.w	r6, [r2], #8
 8008afe:	9207      	str	r2, [sp, #28]
 8008b00:	2d00      	cmp	r5, #0
 8008b02:	da06      	bge.n	8008b12 <_svfprintf_r+0x30a>
 8008b04:	4276      	negs	r6, r6
 8008b06:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8008b0a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008b0e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8008b12:	2301      	movs	r3, #1
 8008b14:	e396      	b.n	8009244 <_svfprintf_r+0xa3c>
 8008b16:	4633      	mov	r3, r6
 8008b18:	f01b 0f10 	tst.w	fp, #16
 8008b1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b20:	9307      	str	r3, [sp, #28]
 8008b22:	d002      	beq.n	8008b2a <_svfprintf_r+0x322>
 8008b24:	462e      	mov	r6, r5
 8008b26:	17ed      	asrs	r5, r5, #31
 8008b28:	e7ea      	b.n	8008b00 <_svfprintf_r+0x2f8>
 8008b2a:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8008b2e:	d003      	beq.n	8008b38 <_svfprintf_r+0x330>
 8008b30:	b22e      	sxth	r6, r5
 8008b32:	f345 35c0 	sbfx	r5, r5, #15, #1
 8008b36:	e7e3      	b.n	8008b00 <_svfprintf_r+0x2f8>
 8008b38:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8008b3c:	d0f2      	beq.n	8008b24 <_svfprintf_r+0x31c>
 8008b3e:	b26e      	sxtb	r6, r5
 8008b40:	f345 15c0 	sbfx	r5, r5, #7, #1
 8008b44:	e7dc      	b.n	8008b00 <_svfprintf_r+0x2f8>
 8008b46:	3607      	adds	r6, #7
 8008b48:	f026 0307 	bic.w	r3, r6, #7
 8008b4c:	ecb3 7b02 	vldmia	r3!, {d7}
 8008b50:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8008b54:	9307      	str	r3, [sp, #28]
 8008b56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b58:	ee09 3a10 	vmov	s18, r3
 8008b5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b62:	ee09 3a90 	vmov	s19, r3
 8008b66:	f04f 32ff 	mov.w	r2, #4294967295
 8008b6a:	4b3a      	ldr	r3, [pc, #232]	; (8008c54 <_svfprintf_r+0x44c>)
 8008b6c:	ec51 0b19 	vmov	r0, r1, d9
 8008b70:	f7f7 ffe4 	bl	8000b3c <__aeabi_dcmpun>
 8008b74:	bb10      	cbnz	r0, 8008bbc <_svfprintf_r+0x3b4>
 8008b76:	4b37      	ldr	r3, [pc, #220]	; (8008c54 <_svfprintf_r+0x44c>)
 8008b78:	ec51 0b19 	vmov	r0, r1, d9
 8008b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b80:	f7f7 ffbe 	bl	8000b00 <__aeabi_dcmple>
 8008b84:	b9d0      	cbnz	r0, 8008bbc <_svfprintf_r+0x3b4>
 8008b86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f7f7 ffad 	bl	8000aec <__aeabi_dcmplt>
 8008b92:	b110      	cbz	r0, 8008b9a <_svfprintf_r+0x392>
 8008b94:	232d      	movs	r3, #45	; 0x2d
 8008b96:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8008b9a:	4a2f      	ldr	r2, [pc, #188]	; (8008c58 <_svfprintf_r+0x450>)
 8008b9c:	482f      	ldr	r0, [pc, #188]	; (8008c5c <_svfprintf_r+0x454>)
 8008b9e:	9b06      	ldr	r3, [sp, #24]
 8008ba0:	2100      	movs	r1, #0
 8008ba2:	2b47      	cmp	r3, #71	; 0x47
 8008ba4:	bfd4      	ite	le
 8008ba6:	4691      	movle	r9, r2
 8008ba8:	4681      	movgt	r9, r0
 8008baa:	2303      	movs	r3, #3
 8008bac:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8008bb0:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8008bb4:	2600      	movs	r6, #0
 8008bb6:	4633      	mov	r3, r6
 8008bb8:	f001 b800 	b.w	8009bbc <_svfprintf_r+0x13b4>
 8008bbc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008bc0:	4610      	mov	r0, r2
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	f7f7 ffba 	bl	8000b3c <__aeabi_dcmpun>
 8008bc8:	b140      	cbz	r0, 8008bdc <_svfprintf_r+0x3d4>
 8008bca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bcc:	4a24      	ldr	r2, [pc, #144]	; (8008c60 <_svfprintf_r+0x458>)
 8008bce:	4825      	ldr	r0, [pc, #148]	; (8008c64 <_svfprintf_r+0x45c>)
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	bfbc      	itt	lt
 8008bd4:	232d      	movlt	r3, #45	; 0x2d
 8008bd6:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 8008bda:	e7e0      	b.n	8008b9e <_svfprintf_r+0x396>
 8008bdc:	9b06      	ldr	r3, [sp, #24]
 8008bde:	f023 0320 	bic.w	r3, r3, #32
 8008be2:	2b41      	cmp	r3, #65	; 0x41
 8008be4:	9308      	str	r3, [sp, #32]
 8008be6:	d125      	bne.n	8008c34 <_svfprintf_r+0x42c>
 8008be8:	2330      	movs	r3, #48	; 0x30
 8008bea:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8008bee:	9b06      	ldr	r3, [sp, #24]
 8008bf0:	2b61      	cmp	r3, #97	; 0x61
 8008bf2:	bf0c      	ite	eq
 8008bf4:	2378      	moveq	r3, #120	; 0x78
 8008bf6:	2358      	movne	r3, #88	; 0x58
 8008bf8:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8008bfc:	9b04      	ldr	r3, [sp, #16]
 8008bfe:	2b63      	cmp	r3, #99	; 0x63
 8008c00:	f04b 0b02 	orr.w	fp, fp, #2
 8008c04:	dd30      	ble.n	8008c68 <_svfprintf_r+0x460>
 8008c06:	1c59      	adds	r1, r3, #1
 8008c08:	4650      	mov	r0, sl
 8008c0a:	f7ff fa67 	bl	80080dc <_malloc_r>
 8008c0e:	4681      	mov	r9, r0
 8008c10:	2800      	cmp	r0, #0
 8008c12:	f040 81fd 	bne.w	8009010 <_svfprintf_r+0x808>
 8008c16:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c1e:	f8a8 300c 	strh.w	r3, [r8, #12]
 8008c22:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008c26:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008c2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c2c:	bf18      	it	ne
 8008c2e:	f04f 33ff 	movne.w	r3, #4294967295
 8008c32:	e60f      	b.n	8008854 <_svfprintf_r+0x4c>
 8008c34:	9b04      	ldr	r3, [sp, #16]
 8008c36:	3301      	adds	r3, #1
 8008c38:	f000 81ec 	beq.w	8009014 <_svfprintf_r+0x80c>
 8008c3c:	9b08      	ldr	r3, [sp, #32]
 8008c3e:	2b47      	cmp	r3, #71	; 0x47
 8008c40:	f040 81eb 	bne.w	800901a <_svfprintf_r+0x812>
 8008c44:	9b04      	ldr	r3, [sp, #16]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	f040 81e7 	bne.w	800901a <_svfprintf_r+0x812>
 8008c4c:	9303      	str	r3, [sp, #12]
 8008c4e:	2301      	movs	r3, #1
 8008c50:	9304      	str	r3, [sp, #16]
 8008c52:	e00c      	b.n	8008c6e <_svfprintf_r+0x466>
 8008c54:	7fefffff 	.word	0x7fefffff
 8008c58:	0800fef8 	.word	0x0800fef8
 8008c5c:	0800fefc 	.word	0x0800fefc
 8008c60:	0800ff00 	.word	0x0800ff00
 8008c64:	0800ff04 	.word	0x0800ff04
 8008c68:	9003      	str	r0, [sp, #12]
 8008c6a:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 8008c6e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8008c72:	9311      	str	r3, [sp, #68]	; 0x44
 8008c74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	f280 81d1 	bge.w	800901e <_svfprintf_r+0x816>
 8008c7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c7e:	ee08 3a10 	vmov	s16, r3
 8008c82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c84:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008c88:	ee08 3a90 	vmov	s17, r3
 8008c8c:	232d      	movs	r3, #45	; 0x2d
 8008c8e:	9318      	str	r3, [sp, #96]	; 0x60
 8008c90:	9b08      	ldr	r3, [sp, #32]
 8008c92:	2b41      	cmp	r3, #65	; 0x41
 8008c94:	f040 81e1 	bne.w	800905a <_svfprintf_r+0x852>
 8008c98:	eeb0 0a48 	vmov.f32	s0, s16
 8008c9c:	eef0 0a68 	vmov.f32	s1, s17
 8008ca0:	a81c      	add	r0, sp, #112	; 0x70
 8008ca2:	f003 ff9d 	bl	800cbe0 <frexp>
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008cac:	ec51 0b10 	vmov	r0, r1, d0
 8008cb0:	f7f7 fcaa 	bl	8000608 <__aeabi_dmul>
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	4606      	mov	r6, r0
 8008cba:	460f      	mov	r7, r1
 8008cbc:	f7f7 ff0c 	bl	8000ad8 <__aeabi_dcmpeq>
 8008cc0:	b108      	cbz	r0, 8008cc6 <_svfprintf_r+0x4be>
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	931c      	str	r3, [sp, #112]	; 0x70
 8008cc6:	4ba7      	ldr	r3, [pc, #668]	; (8008f64 <_svfprintf_r+0x75c>)
 8008cc8:	4aa7      	ldr	r2, [pc, #668]	; (8008f68 <_svfprintf_r+0x760>)
 8008cca:	9906      	ldr	r1, [sp, #24]
 8008ccc:	2961      	cmp	r1, #97	; 0x61
 8008cce:	bf18      	it	ne
 8008cd0:	461a      	movne	r2, r3
 8008cd2:	9b04      	ldr	r3, [sp, #16]
 8008cd4:	9217      	str	r2, [sp, #92]	; 0x5c
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	9305      	str	r3, [sp, #20]
 8008cda:	464d      	mov	r5, r9
 8008cdc:	4ba3      	ldr	r3, [pc, #652]	; (8008f6c <_svfprintf_r+0x764>)
 8008cde:	2200      	movs	r2, #0
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	4639      	mov	r1, r7
 8008ce4:	f7f7 fc90 	bl	8000608 <__aeabi_dmul>
 8008ce8:	460f      	mov	r7, r1
 8008cea:	4606      	mov	r6, r0
 8008cec:	f7f7 ff3c 	bl	8000b68 <__aeabi_d2iz>
 8008cf0:	9019      	str	r0, [sp, #100]	; 0x64
 8008cf2:	f7f7 fc1f 	bl	8000534 <__aeabi_i2d>
 8008cf6:	4602      	mov	r2, r0
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	4630      	mov	r0, r6
 8008cfc:	4639      	mov	r1, r7
 8008cfe:	f7f7 facb 	bl	8000298 <__aeabi_dsub>
 8008d02:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008d04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d06:	5c9b      	ldrb	r3, [r3, r2]
 8008d08:	f805 3b01 	strb.w	r3, [r5], #1
 8008d0c:	9b05      	ldr	r3, [sp, #20]
 8008d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8008d10:	1c5a      	adds	r2, r3, #1
 8008d12:	4606      	mov	r6, r0
 8008d14:	460f      	mov	r7, r1
 8008d16:	d007      	beq.n	8008d28 <_svfprintf_r+0x520>
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	9305      	str	r3, [sp, #20]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	2300      	movs	r3, #0
 8008d20:	f7f7 feda 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d24:	2800      	cmp	r0, #0
 8008d26:	d0d9      	beq.n	8008cdc <_svfprintf_r+0x4d4>
 8008d28:	4b91      	ldr	r3, [pc, #580]	; (8008f70 <_svfprintf_r+0x768>)
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	4630      	mov	r0, r6
 8008d2e:	4639      	mov	r1, r7
 8008d30:	f7f7 fefa 	bl	8000b28 <__aeabi_dcmpgt>
 8008d34:	b960      	cbnz	r0, 8008d50 <_svfprintf_r+0x548>
 8008d36:	4b8e      	ldr	r3, [pc, #568]	; (8008f70 <_svfprintf_r+0x768>)
 8008d38:	2200      	movs	r2, #0
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	4639      	mov	r1, r7
 8008d3e:	f7f7 fecb 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d42:	2800      	cmp	r0, #0
 8008d44:	f000 8184 	beq.w	8009050 <_svfprintf_r+0x848>
 8008d48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d4a:	07db      	lsls	r3, r3, #31
 8008d4c:	f140 8180 	bpl.w	8009050 <_svfprintf_r+0x848>
 8008d50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d52:	9520      	str	r5, [sp, #128]	; 0x80
 8008d54:	7bd9      	ldrb	r1, [r3, #15]
 8008d56:	2030      	movs	r0, #48	; 0x30
 8008d58:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008d5a:	1e53      	subs	r3, r2, #1
 8008d5c:	9320      	str	r3, [sp, #128]	; 0x80
 8008d5e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008d62:	428b      	cmp	r3, r1
 8008d64:	f000 8163 	beq.w	800902e <_svfprintf_r+0x826>
 8008d68:	2b39      	cmp	r3, #57	; 0x39
 8008d6a:	bf0b      	itete	eq
 8008d6c:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8008d6e:	3301      	addne	r3, #1
 8008d70:	7a9b      	ldrbeq	r3, [r3, #10]
 8008d72:	b2db      	uxtbne	r3, r3
 8008d74:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008d78:	eba5 0309 	sub.w	r3, r5, r9
 8008d7c:	9305      	str	r3, [sp, #20]
 8008d7e:	9b08      	ldr	r3, [sp, #32]
 8008d80:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8008d82:	2b47      	cmp	r3, #71	; 0x47
 8008d84:	f040 81b1 	bne.w	80090ea <_svfprintf_r+0x8e2>
 8008d88:	1cef      	adds	r7, r5, #3
 8008d8a:	db03      	blt.n	8008d94 <_svfprintf_r+0x58c>
 8008d8c:	9b04      	ldr	r3, [sp, #16]
 8008d8e:	42ab      	cmp	r3, r5
 8008d90:	f280 81d6 	bge.w	8009140 <_svfprintf_r+0x938>
 8008d94:	9b06      	ldr	r3, [sp, #24]
 8008d96:	3b02      	subs	r3, #2
 8008d98:	9306      	str	r3, [sp, #24]
 8008d9a:	9906      	ldr	r1, [sp, #24]
 8008d9c:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8008da0:	f021 0120 	bic.w	r1, r1, #32
 8008da4:	2941      	cmp	r1, #65	; 0x41
 8008da6:	bf08      	it	eq
 8008da8:	320f      	addeq	r2, #15
 8008daa:	f105 33ff 	add.w	r3, r5, #4294967295
 8008dae:	bf06      	itte	eq
 8008db0:	b2d2      	uxtbeq	r2, r2
 8008db2:	2101      	moveq	r1, #1
 8008db4:	2100      	movne	r1, #0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	931c      	str	r3, [sp, #112]	; 0x70
 8008dba:	bfb8      	it	lt
 8008dbc:	f1c5 0301 	rsblt	r3, r5, #1
 8008dc0:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 8008dc4:	bfb4      	ite	lt
 8008dc6:	222d      	movlt	r2, #45	; 0x2d
 8008dc8:	222b      	movge	r2, #43	; 0x2b
 8008dca:	2b09      	cmp	r3, #9
 8008dcc:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 8008dd0:	f340 81a4 	ble.w	800911c <_svfprintf_r+0x914>
 8008dd4:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8008dd8:	260a      	movs	r6, #10
 8008dda:	4611      	mov	r1, r2
 8008ddc:	fb93 f5f6 	sdiv	r5, r3, r6
 8008de0:	fb06 3015 	mls	r0, r6, r5, r3
 8008de4:	3030      	adds	r0, #48	; 0x30
 8008de6:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008dea:	4618      	mov	r0, r3
 8008dec:	2863      	cmp	r0, #99	; 0x63
 8008dee:	f102 32ff 	add.w	r2, r2, #4294967295
 8008df2:	462b      	mov	r3, r5
 8008df4:	dcf1      	bgt.n	8008dda <_svfprintf_r+0x5d2>
 8008df6:	3330      	adds	r3, #48	; 0x30
 8008df8:	1e88      	subs	r0, r1, #2
 8008dfa:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008dfe:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 8008e02:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8008e06:	4603      	mov	r3, r0
 8008e08:	42ab      	cmp	r3, r5
 8008e0a:	f0c0 8182 	bcc.w	8009112 <_svfprintf_r+0x90a>
 8008e0e:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 8008e12:	1a52      	subs	r2, r2, r1
 8008e14:	42a8      	cmp	r0, r5
 8008e16:	bf88      	it	hi
 8008e18:	2200      	movhi	r2, #0
 8008e1a:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 8008e1e:	441a      	add	r2, r3
 8008e20:	ab1e      	add	r3, sp, #120	; 0x78
 8008e22:	1ad3      	subs	r3, r2, r3
 8008e24:	9a05      	ldr	r2, [sp, #20]
 8008e26:	9315      	str	r3, [sp, #84]	; 0x54
 8008e28:	2a01      	cmp	r2, #1
 8008e2a:	4413      	add	r3, r2
 8008e2c:	9304      	str	r3, [sp, #16]
 8008e2e:	dc02      	bgt.n	8008e36 <_svfprintf_r+0x62e>
 8008e30:	f01b 0f01 	tst.w	fp, #1
 8008e34:	d003      	beq.n	8008e3e <_svfprintf_r+0x636>
 8008e36:	9b04      	ldr	r3, [sp, #16]
 8008e38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e3a:	4413      	add	r3, r2
 8008e3c:	9304      	str	r3, [sp, #16]
 8008e3e:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8008e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e46:	9311      	str	r3, [sp, #68]	; 0x44
 8008e48:	2300      	movs	r3, #0
 8008e4a:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8008e4e:	461d      	mov	r5, r3
 8008e50:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008e52:	b113      	cbz	r3, 8008e5a <_svfprintf_r+0x652>
 8008e54:	232d      	movs	r3, #45	; 0x2d
 8008e56:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8008e5a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8008e5e:	2600      	movs	r6, #0
 8008e60:	9b04      	ldr	r3, [sp, #16]
 8008e62:	42b3      	cmp	r3, r6
 8008e64:	bfb8      	it	lt
 8008e66:	4633      	movlt	r3, r6
 8008e68:	9311      	str	r3, [sp, #68]	; 0x44
 8008e6a:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8008e6e:	b113      	cbz	r3, 8008e76 <_svfprintf_r+0x66e>
 8008e70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e72:	3301      	adds	r3, #1
 8008e74:	9311      	str	r3, [sp, #68]	; 0x44
 8008e76:	f01b 0302 	ands.w	r3, fp, #2
 8008e7a:	9317      	str	r3, [sp, #92]	; 0x5c
 8008e7c:	bf1e      	ittt	ne
 8008e7e:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8008e80:	3302      	addne	r3, #2
 8008e82:	9311      	strne	r3, [sp, #68]	; 0x44
 8008e84:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8008e88:	9318      	str	r3, [sp, #96]	; 0x60
 8008e8a:	d11f      	bne.n	8008ecc <_svfprintf_r+0x6c4>
 8008e8c:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8008e90:	1a9f      	subs	r7, r3, r2
 8008e92:	2f00      	cmp	r7, #0
 8008e94:	dd1a      	ble.n	8008ecc <_svfprintf_r+0x6c4>
 8008e96:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8008e9a:	4836      	ldr	r0, [pc, #216]	; (8008f74 <_svfprintf_r+0x76c>)
 8008e9c:	6020      	str	r0, [r4, #0]
 8008e9e:	2f10      	cmp	r7, #16
 8008ea0:	f103 0301 	add.w	r3, r3, #1
 8008ea4:	f104 0108 	add.w	r1, r4, #8
 8008ea8:	f300 82ed 	bgt.w	8009486 <_svfprintf_r+0xc7e>
 8008eac:	6067      	str	r7, [r4, #4]
 8008eae:	2b07      	cmp	r3, #7
 8008eb0:	4417      	add	r7, r2
 8008eb2:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8008eb6:	f340 82f9 	ble.w	80094ac <_svfprintf_r+0xca4>
 8008eba:	aa22      	add	r2, sp, #136	; 0x88
 8008ebc:	4641      	mov	r1, r8
 8008ebe:	4650      	mov	r0, sl
 8008ec0:	f004 fee8 	bl	800dc94 <__ssprint_r>
 8008ec4:	2800      	cmp	r0, #0
 8008ec6:	f040 8621 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8008eca:	ac25      	add	r4, sp, #148	; 0x94
 8008ecc:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8008ed0:	b173      	cbz	r3, 8008ef0 <_svfprintf_r+0x6e8>
 8008ed2:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 8008ed6:	6023      	str	r3, [r4, #0]
 8008ed8:	2301      	movs	r3, #1
 8008eda:	6063      	str	r3, [r4, #4]
 8008edc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008ede:	3301      	adds	r3, #1
 8008ee0:	9324      	str	r3, [sp, #144]	; 0x90
 8008ee2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	2b07      	cmp	r3, #7
 8008ee8:	9323      	str	r3, [sp, #140]	; 0x8c
 8008eea:	f300 82e1 	bgt.w	80094b0 <_svfprintf_r+0xca8>
 8008eee:	3408      	adds	r4, #8
 8008ef0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ef2:	b16b      	cbz	r3, 8008f10 <_svfprintf_r+0x708>
 8008ef4:	ab1b      	add	r3, sp, #108	; 0x6c
 8008ef6:	6023      	str	r3, [r4, #0]
 8008ef8:	2302      	movs	r3, #2
 8008efa:	6063      	str	r3, [r4, #4]
 8008efc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008efe:	3302      	adds	r3, #2
 8008f00:	9324      	str	r3, [sp, #144]	; 0x90
 8008f02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f04:	3301      	adds	r3, #1
 8008f06:	2b07      	cmp	r3, #7
 8008f08:	9323      	str	r3, [sp, #140]	; 0x8c
 8008f0a:	f300 82db 	bgt.w	80094c4 <_svfprintf_r+0xcbc>
 8008f0e:	3408      	adds	r4, #8
 8008f10:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008f12:	2b80      	cmp	r3, #128	; 0x80
 8008f14:	d11f      	bne.n	8008f56 <_svfprintf_r+0x74e>
 8008f16:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8008f1a:	1a9f      	subs	r7, r3, r2
 8008f1c:	2f00      	cmp	r7, #0
 8008f1e:	dd1a      	ble.n	8008f56 <_svfprintf_r+0x74e>
 8008f20:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8008f24:	4814      	ldr	r0, [pc, #80]	; (8008f78 <_svfprintf_r+0x770>)
 8008f26:	6020      	str	r0, [r4, #0]
 8008f28:	2f10      	cmp	r7, #16
 8008f2a:	f103 0301 	add.w	r3, r3, #1
 8008f2e:	f104 0108 	add.w	r1, r4, #8
 8008f32:	f300 82d1 	bgt.w	80094d8 <_svfprintf_r+0xcd0>
 8008f36:	6067      	str	r7, [r4, #4]
 8008f38:	2b07      	cmp	r3, #7
 8008f3a:	4417      	add	r7, r2
 8008f3c:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8008f40:	f340 82dd 	ble.w	80094fe <_svfprintf_r+0xcf6>
 8008f44:	aa22      	add	r2, sp, #136	; 0x88
 8008f46:	4641      	mov	r1, r8
 8008f48:	4650      	mov	r0, sl
 8008f4a:	f004 fea3 	bl	800dc94 <__ssprint_r>
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	f040 85dc 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8008f54:	ac25      	add	r4, sp, #148	; 0x94
 8008f56:	9b04      	ldr	r3, [sp, #16]
 8008f58:	1af6      	subs	r6, r6, r3
 8008f5a:	2e00      	cmp	r6, #0
 8008f5c:	dd28      	ble.n	8008fb0 <_svfprintf_r+0x7a8>
 8008f5e:	4f06      	ldr	r7, [pc, #24]	; (8008f78 <_svfprintf_r+0x770>)
 8008f60:	e00c      	b.n	8008f7c <_svfprintf_r+0x774>
 8008f62:	bf00      	nop
 8008f64:	0800ff19 	.word	0x0800ff19
 8008f68:	0800ff08 	.word	0x0800ff08
 8008f6c:	40300000 	.word	0x40300000
 8008f70:	3fe00000 	.word	0x3fe00000
 8008f74:	0800ff2c 	.word	0x0800ff2c
 8008f78:	0800ff3c 	.word	0x0800ff3c
 8008f7c:	6027      	str	r7, [r4, #0]
 8008f7e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8008f82:	2e10      	cmp	r6, #16
 8008f84:	f103 0301 	add.w	r3, r3, #1
 8008f88:	f104 0108 	add.w	r1, r4, #8
 8008f8c:	f300 82b9 	bgt.w	8009502 <_svfprintf_r+0xcfa>
 8008f90:	6066      	str	r6, [r4, #4]
 8008f92:	2b07      	cmp	r3, #7
 8008f94:	4416      	add	r6, r2
 8008f96:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8008f9a:	f340 82c5 	ble.w	8009528 <_svfprintf_r+0xd20>
 8008f9e:	aa22      	add	r2, sp, #136	; 0x88
 8008fa0:	4641      	mov	r1, r8
 8008fa2:	4650      	mov	r0, sl
 8008fa4:	f004 fe76 	bl	800dc94 <__ssprint_r>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	f040 85af 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8008fae:	ac25      	add	r4, sp, #148	; 0x94
 8008fb0:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008fb4:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8008fb6:	f040 82bd 	bne.w	8009534 <_svfprintf_r+0xd2c>
 8008fba:	9b04      	ldr	r3, [sp, #16]
 8008fbc:	f8c4 9000 	str.w	r9, [r4]
 8008fc0:	441e      	add	r6, r3
 8008fc2:	6063      	str	r3, [r4, #4]
 8008fc4:	9624      	str	r6, [sp, #144]	; 0x90
 8008fc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008fc8:	3301      	adds	r3, #1
 8008fca:	2b07      	cmp	r3, #7
 8008fcc:	9323      	str	r3, [sp, #140]	; 0x8c
 8008fce:	f300 82f6 	bgt.w	80095be <_svfprintf_r+0xdb6>
 8008fd2:	3408      	adds	r4, #8
 8008fd4:	f01b 0f04 	tst.w	fp, #4
 8008fd8:	f040 857a 	bne.w	8009ad0 <_svfprintf_r+0x12c8>
 8008fdc:	e9dd 2110 	ldrd	r2, r1, [sp, #64]	; 0x40
 8008fe0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fe2:	428a      	cmp	r2, r1
 8008fe4:	bfac      	ite	ge
 8008fe6:	189b      	addge	r3, r3, r2
 8008fe8:	185b      	addlt	r3, r3, r1
 8008fea:	930c      	str	r3, [sp, #48]	; 0x30
 8008fec:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008fee:	b13b      	cbz	r3, 8009000 <_svfprintf_r+0x7f8>
 8008ff0:	aa22      	add	r2, sp, #136	; 0x88
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	4650      	mov	r0, sl
 8008ff6:	f004 fe4d 	bl	800dc94 <__ssprint_r>
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	f040 8586 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009000:	2300      	movs	r3, #0
 8009002:	9323      	str	r3, [sp, #140]	; 0x8c
 8009004:	9b03      	ldr	r3, [sp, #12]
 8009006:	2b00      	cmp	r3, #0
 8009008:	f040 859c 	bne.w	8009b44 <_svfprintf_r+0x133c>
 800900c:	ac25      	add	r4, sp, #148	; 0x94
 800900e:	e0ec      	b.n	80091ea <_svfprintf_r+0x9e2>
 8009010:	9003      	str	r0, [sp, #12]
 8009012:	e62c      	b.n	8008c6e <_svfprintf_r+0x466>
 8009014:	9003      	str	r0, [sp, #12]
 8009016:	2306      	movs	r3, #6
 8009018:	e61a      	b.n	8008c50 <_svfprintf_r+0x448>
 800901a:	9003      	str	r0, [sp, #12]
 800901c:	e627      	b.n	8008c6e <_svfprintf_r+0x466>
 800901e:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 8009022:	2300      	movs	r3, #0
 8009024:	eeb0 8a47 	vmov.f32	s16, s14
 8009028:	eef0 8a67 	vmov.f32	s17, s15
 800902c:	e62f      	b.n	8008c8e <_svfprintf_r+0x486>
 800902e:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009032:	e691      	b.n	8008d58 <_svfprintf_r+0x550>
 8009034:	f803 0b01 	strb.w	r0, [r3], #1
 8009038:	1aca      	subs	r2, r1, r3
 800903a:	2a00      	cmp	r2, #0
 800903c:	dafa      	bge.n	8009034 <_svfprintf_r+0x82c>
 800903e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009042:	3201      	adds	r2, #1
 8009044:	f103 0301 	add.w	r3, r3, #1
 8009048:	bfb8      	it	lt
 800904a:	2300      	movlt	r3, #0
 800904c:	441d      	add	r5, r3
 800904e:	e693      	b.n	8008d78 <_svfprintf_r+0x570>
 8009050:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009052:	462b      	mov	r3, r5
 8009054:	18a9      	adds	r1, r5, r2
 8009056:	2030      	movs	r0, #48	; 0x30
 8009058:	e7ee      	b.n	8009038 <_svfprintf_r+0x830>
 800905a:	9b08      	ldr	r3, [sp, #32]
 800905c:	2b46      	cmp	r3, #70	; 0x46
 800905e:	d005      	beq.n	800906c <_svfprintf_r+0x864>
 8009060:	2b45      	cmp	r3, #69	; 0x45
 8009062:	d11b      	bne.n	800909c <_svfprintf_r+0x894>
 8009064:	9b04      	ldr	r3, [sp, #16]
 8009066:	1c5d      	adds	r5, r3, #1
 8009068:	2102      	movs	r1, #2
 800906a:	e001      	b.n	8009070 <_svfprintf_r+0x868>
 800906c:	9d04      	ldr	r5, [sp, #16]
 800906e:	2103      	movs	r1, #3
 8009070:	ab20      	add	r3, sp, #128	; 0x80
 8009072:	9301      	str	r3, [sp, #4]
 8009074:	ab1d      	add	r3, sp, #116	; 0x74
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	462a      	mov	r2, r5
 800907a:	ab1c      	add	r3, sp, #112	; 0x70
 800907c:	4650      	mov	r0, sl
 800907e:	eeb0 0a48 	vmov.f32	s0, s16
 8009082:	eef0 0a68 	vmov.f32	s1, s17
 8009086:	f002 f813 	bl	800b0b0 <_dtoa_r>
 800908a:	9b08      	ldr	r3, [sp, #32]
 800908c:	2b47      	cmp	r3, #71	; 0x47
 800908e:	4681      	mov	r9, r0
 8009090:	d106      	bne.n	80090a0 <_svfprintf_r+0x898>
 8009092:	f01b 0f01 	tst.w	fp, #1
 8009096:	d103      	bne.n	80090a0 <_svfprintf_r+0x898>
 8009098:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800909a:	e66d      	b.n	8008d78 <_svfprintf_r+0x570>
 800909c:	9d04      	ldr	r5, [sp, #16]
 800909e:	e7e3      	b.n	8009068 <_svfprintf_r+0x860>
 80090a0:	9b08      	ldr	r3, [sp, #32]
 80090a2:	2b46      	cmp	r3, #70	; 0x46
 80090a4:	eb09 0605 	add.w	r6, r9, r5
 80090a8:	d10f      	bne.n	80090ca <_svfprintf_r+0x8c2>
 80090aa:	f899 3000 	ldrb.w	r3, [r9]
 80090ae:	2b30      	cmp	r3, #48	; 0x30
 80090b0:	d109      	bne.n	80090c6 <_svfprintf_r+0x8be>
 80090b2:	ec51 0b18 	vmov	r0, r1, d8
 80090b6:	2200      	movs	r2, #0
 80090b8:	2300      	movs	r3, #0
 80090ba:	f7f7 fd0d 	bl	8000ad8 <__aeabi_dcmpeq>
 80090be:	b910      	cbnz	r0, 80090c6 <_svfprintf_r+0x8be>
 80090c0:	f1c5 0501 	rsb	r5, r5, #1
 80090c4:	951c      	str	r5, [sp, #112]	; 0x70
 80090c6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80090c8:	441e      	add	r6, r3
 80090ca:	ec51 0b18 	vmov	r0, r1, d8
 80090ce:	2200      	movs	r2, #0
 80090d0:	2300      	movs	r3, #0
 80090d2:	f7f7 fd01 	bl	8000ad8 <__aeabi_dcmpeq>
 80090d6:	b100      	cbz	r0, 80090da <_svfprintf_r+0x8d2>
 80090d8:	9620      	str	r6, [sp, #128]	; 0x80
 80090da:	2230      	movs	r2, #48	; 0x30
 80090dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80090de:	429e      	cmp	r6, r3
 80090e0:	d9da      	bls.n	8009098 <_svfprintf_r+0x890>
 80090e2:	1c59      	adds	r1, r3, #1
 80090e4:	9120      	str	r1, [sp, #128]	; 0x80
 80090e6:	701a      	strb	r2, [r3, #0]
 80090e8:	e7f8      	b.n	80090dc <_svfprintf_r+0x8d4>
 80090ea:	9b08      	ldr	r3, [sp, #32]
 80090ec:	2b46      	cmp	r3, #70	; 0x46
 80090ee:	f47f ae54 	bne.w	8008d9a <_svfprintf_r+0x592>
 80090f2:	9a04      	ldr	r2, [sp, #16]
 80090f4:	f00b 0301 	and.w	r3, fp, #1
 80090f8:	2d00      	cmp	r5, #0
 80090fa:	ea43 0302 	orr.w	r3, r3, r2
 80090fe:	dd1a      	ble.n	8009136 <_svfprintf_r+0x92e>
 8009100:	2b00      	cmp	r3, #0
 8009102:	d034      	beq.n	800916e <_svfprintf_r+0x966>
 8009104:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009106:	18eb      	adds	r3, r5, r3
 8009108:	441a      	add	r2, r3
 800910a:	9204      	str	r2, [sp, #16]
 800910c:	2366      	movs	r3, #102	; 0x66
 800910e:	9306      	str	r3, [sp, #24]
 8009110:	e033      	b.n	800917a <_svfprintf_r+0x972>
 8009112:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009116:	f802 6b01 	strb.w	r6, [r2], #1
 800911a:	e675      	b.n	8008e08 <_svfprintf_r+0x600>
 800911c:	b941      	cbnz	r1, 8009130 <_svfprintf_r+0x928>
 800911e:	2230      	movs	r2, #48	; 0x30
 8009120:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 8009124:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8009128:	3330      	adds	r3, #48	; 0x30
 800912a:	f802 3b01 	strb.w	r3, [r2], #1
 800912e:	e677      	b.n	8008e20 <_svfprintf_r+0x618>
 8009130:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8009134:	e7f8      	b.n	8009128 <_svfprintf_r+0x920>
 8009136:	b1e3      	cbz	r3, 8009172 <_svfprintf_r+0x96a>
 8009138:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800913a:	9a04      	ldr	r2, [sp, #16]
 800913c:	3301      	adds	r3, #1
 800913e:	e7e3      	b.n	8009108 <_svfprintf_r+0x900>
 8009140:	9b05      	ldr	r3, [sp, #20]
 8009142:	429d      	cmp	r5, r3
 8009144:	db07      	blt.n	8009156 <_svfprintf_r+0x94e>
 8009146:	f01b 0f01 	tst.w	fp, #1
 800914a:	d02d      	beq.n	80091a8 <_svfprintf_r+0x9a0>
 800914c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800914e:	18eb      	adds	r3, r5, r3
 8009150:	9304      	str	r3, [sp, #16]
 8009152:	2367      	movs	r3, #103	; 0x67
 8009154:	e7db      	b.n	800910e <_svfprintf_r+0x906>
 8009156:	9b05      	ldr	r3, [sp, #20]
 8009158:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800915a:	2d00      	cmp	r5, #0
 800915c:	4413      	add	r3, r2
 800915e:	9304      	str	r3, [sp, #16]
 8009160:	dcf7      	bgt.n	8009152 <_svfprintf_r+0x94a>
 8009162:	9a04      	ldr	r2, [sp, #16]
 8009164:	f1c5 0301 	rsb	r3, r5, #1
 8009168:	441a      	add	r2, r3
 800916a:	9204      	str	r2, [sp, #16]
 800916c:	e7f1      	b.n	8009152 <_svfprintf_r+0x94a>
 800916e:	9504      	str	r5, [sp, #16]
 8009170:	e7cc      	b.n	800910c <_svfprintf_r+0x904>
 8009172:	2366      	movs	r3, #102	; 0x66
 8009174:	9306      	str	r3, [sp, #24]
 8009176:	2301      	movs	r3, #1
 8009178:	9304      	str	r3, [sp, #16]
 800917a:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 800917e:	9309      	str	r3, [sp, #36]	; 0x24
 8009180:	d025      	beq.n	80091ce <_svfprintf_r+0x9c6>
 8009182:	2300      	movs	r3, #0
 8009184:	2d00      	cmp	r5, #0
 8009186:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800918a:	f77f ae61 	ble.w	8008e50 <_svfprintf_r+0x648>
 800918e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	2bff      	cmp	r3, #255	; 0xff
 8009194:	d10a      	bne.n	80091ac <_svfprintf_r+0x9a4>
 8009196:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800919a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800919c:	4413      	add	r3, r2
 800919e:	9a04      	ldr	r2, [sp, #16]
 80091a0:	fb01 2303 	mla	r3, r1, r3, r2
 80091a4:	9304      	str	r3, [sp, #16]
 80091a6:	e653      	b.n	8008e50 <_svfprintf_r+0x648>
 80091a8:	9504      	str	r5, [sp, #16]
 80091aa:	e7d2      	b.n	8009152 <_svfprintf_r+0x94a>
 80091ac:	42ab      	cmp	r3, r5
 80091ae:	daf2      	bge.n	8009196 <_svfprintf_r+0x98e>
 80091b0:	1aed      	subs	r5, r5, r3
 80091b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091b4:	785b      	ldrb	r3, [r3, #1]
 80091b6:	b133      	cbz	r3, 80091c6 <_svfprintf_r+0x9be>
 80091b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ba:	3301      	adds	r3, #1
 80091bc:	9309      	str	r3, [sp, #36]	; 0x24
 80091be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091c0:	3301      	adds	r3, #1
 80091c2:	930a      	str	r3, [sp, #40]	; 0x28
 80091c4:	e7e3      	b.n	800918e <_svfprintf_r+0x986>
 80091c6:	9b08      	ldr	r3, [sp, #32]
 80091c8:	3301      	adds	r3, #1
 80091ca:	9308      	str	r3, [sp, #32]
 80091cc:	e7df      	b.n	800918e <_svfprintf_r+0x986>
 80091ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091d0:	9308      	str	r3, [sp, #32]
 80091d2:	e63d      	b.n	8008e50 <_svfprintf_r+0x648>
 80091d4:	1d33      	adds	r3, r6, #4
 80091d6:	f01b 0f20 	tst.w	fp, #32
 80091da:	9307      	str	r3, [sp, #28]
 80091dc:	d00a      	beq.n	80091f4 <_svfprintf_r+0x9ec>
 80091de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091e0:	6833      	ldr	r3, [r6, #0]
 80091e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80091e4:	17d2      	asrs	r2, r2, #31
 80091e6:	e9c3 1200 	strd	r1, r2, [r3]
 80091ea:	9e07      	ldr	r6, [sp, #28]
 80091ec:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80091f0:	f7ff bb4a 	b.w	8008888 <_svfprintf_r+0x80>
 80091f4:	f01b 0f10 	tst.w	fp, #16
 80091f8:	d003      	beq.n	8009202 <_svfprintf_r+0x9fa>
 80091fa:	6833      	ldr	r3, [r6, #0]
 80091fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091fe:	601a      	str	r2, [r3, #0]
 8009200:	e7f3      	b.n	80091ea <_svfprintf_r+0x9e2>
 8009202:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009206:	d003      	beq.n	8009210 <_svfprintf_r+0xa08>
 8009208:	6833      	ldr	r3, [r6, #0]
 800920a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800920c:	801a      	strh	r2, [r3, #0]
 800920e:	e7ec      	b.n	80091ea <_svfprintf_r+0x9e2>
 8009210:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8009214:	d0f1      	beq.n	80091fa <_svfprintf_r+0x9f2>
 8009216:	6833      	ldr	r3, [r6, #0]
 8009218:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800921a:	701a      	strb	r2, [r3, #0]
 800921c:	e7e5      	b.n	80091ea <_svfprintf_r+0x9e2>
 800921e:	f04b 0b10 	orr.w	fp, fp, #16
 8009222:	f01b 0320 	ands.w	r3, fp, #32
 8009226:	d01f      	beq.n	8009268 <_svfprintf_r+0xa60>
 8009228:	1df3      	adds	r3, r6, #7
 800922a:	f023 0307 	bic.w	r3, r3, #7
 800922e:	461a      	mov	r2, r3
 8009230:	685d      	ldr	r5, [r3, #4]
 8009232:	f852 6b08 	ldr.w	r6, [r2], #8
 8009236:	9207      	str	r2, [sp, #28]
 8009238:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800923c:	2300      	movs	r3, #0
 800923e:	2200      	movs	r2, #0
 8009240:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8009244:	9a04      	ldr	r2, [sp, #16]
 8009246:	3201      	adds	r2, #1
 8009248:	f000 848d 	beq.w	8009b66 <_svfprintf_r+0x135e>
 800924c:	ea56 0205 	orrs.w	r2, r6, r5
 8009250:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 8009254:	f040 848c 	bne.w	8009b70 <_svfprintf_r+0x1368>
 8009258:	9a04      	ldr	r2, [sp, #16]
 800925a:	2a00      	cmp	r2, #0
 800925c:	f000 80f9 	beq.w	8009452 <_svfprintf_r+0xc4a>
 8009260:	2b01      	cmp	r3, #1
 8009262:	f040 8488 	bne.w	8009b76 <_svfprintf_r+0x136e>
 8009266:	e09f      	b.n	80093a8 <_svfprintf_r+0xba0>
 8009268:	4632      	mov	r2, r6
 800926a:	f01b 0510 	ands.w	r5, fp, #16
 800926e:	f852 6b04 	ldr.w	r6, [r2], #4
 8009272:	9207      	str	r2, [sp, #28]
 8009274:	d001      	beq.n	800927a <_svfprintf_r+0xa72>
 8009276:	461d      	mov	r5, r3
 8009278:	e7de      	b.n	8009238 <_svfprintf_r+0xa30>
 800927a:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800927e:	d001      	beq.n	8009284 <_svfprintf_r+0xa7c>
 8009280:	b2b6      	uxth	r6, r6
 8009282:	e7d9      	b.n	8009238 <_svfprintf_r+0xa30>
 8009284:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8009288:	d0d6      	beq.n	8009238 <_svfprintf_r+0xa30>
 800928a:	b2f6      	uxtb	r6, r6
 800928c:	e7f3      	b.n	8009276 <_svfprintf_r+0xa6e>
 800928e:	4633      	mov	r3, r6
 8009290:	2278      	movs	r2, #120	; 0x78
 8009292:	f853 6b04 	ldr.w	r6, [r3], #4
 8009296:	9307      	str	r3, [sp, #28]
 8009298:	2330      	movs	r3, #48	; 0x30
 800929a:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 800929e:	4ba3      	ldr	r3, [pc, #652]	; (800952c <_svfprintf_r+0xd24>)
 80092a0:	9316      	str	r3, [sp, #88]	; 0x58
 80092a2:	2500      	movs	r5, #0
 80092a4:	f04b 0b02 	orr.w	fp, fp, #2
 80092a8:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80092ac:	2302      	movs	r3, #2
 80092ae:	9206      	str	r2, [sp, #24]
 80092b0:	e7c5      	b.n	800923e <_svfprintf_r+0xa36>
 80092b2:	4633      	mov	r3, r6
 80092b4:	2500      	movs	r5, #0
 80092b6:	f853 9b04 	ldr.w	r9, [r3], #4
 80092ba:	9307      	str	r3, [sp, #28]
 80092bc:	9b04      	ldr	r3, [sp, #16]
 80092be:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 80092c2:	1c58      	adds	r0, r3, #1
 80092c4:	d010      	beq.n	80092e8 <_svfprintf_r+0xae0>
 80092c6:	461a      	mov	r2, r3
 80092c8:	4629      	mov	r1, r5
 80092ca:	4648      	mov	r0, r9
 80092cc:	f7f6 ff90 	bl	80001f0 <memchr>
 80092d0:	9003      	str	r0, [sp, #12]
 80092d2:	2800      	cmp	r0, #0
 80092d4:	f000 80d4 	beq.w	8009480 <_svfprintf_r+0xc78>
 80092d8:	eba0 0309 	sub.w	r3, r0, r9
 80092dc:	e9cd 5303 	strd	r5, r3, [sp, #12]
 80092e0:	e9cd 5508 	strd	r5, r5, [sp, #32]
 80092e4:	462e      	mov	r6, r5
 80092e6:	e5bb      	b.n	8008e60 <_svfprintf_r+0x658>
 80092e8:	4648      	mov	r0, r9
 80092ea:	f7f6 ff79 	bl	80001e0 <strlen>
 80092ee:	e9cd 5003 	strd	r5, r0, [sp, #12]
 80092f2:	e45f      	b.n	8008bb4 <_svfprintf_r+0x3ac>
 80092f4:	f04b 0b10 	orr.w	fp, fp, #16
 80092f8:	f01b 0320 	ands.w	r3, fp, #32
 80092fc:	d009      	beq.n	8009312 <_svfprintf_r+0xb0a>
 80092fe:	1df3      	adds	r3, r6, #7
 8009300:	f023 0307 	bic.w	r3, r3, #7
 8009304:	461a      	mov	r2, r3
 8009306:	685d      	ldr	r5, [r3, #4]
 8009308:	f852 6b08 	ldr.w	r6, [r2], #8
 800930c:	9207      	str	r2, [sp, #28]
 800930e:	2301      	movs	r3, #1
 8009310:	e795      	b.n	800923e <_svfprintf_r+0xa36>
 8009312:	4632      	mov	r2, r6
 8009314:	f01b 0510 	ands.w	r5, fp, #16
 8009318:	f852 6b04 	ldr.w	r6, [r2], #4
 800931c:	9207      	str	r2, [sp, #28]
 800931e:	d001      	beq.n	8009324 <_svfprintf_r+0xb1c>
 8009320:	461d      	mov	r5, r3
 8009322:	e7f4      	b.n	800930e <_svfprintf_r+0xb06>
 8009324:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8009328:	d001      	beq.n	800932e <_svfprintf_r+0xb26>
 800932a:	b2b6      	uxth	r6, r6
 800932c:	e7ef      	b.n	800930e <_svfprintf_r+0xb06>
 800932e:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8009332:	d0ec      	beq.n	800930e <_svfprintf_r+0xb06>
 8009334:	b2f6      	uxtb	r6, r6
 8009336:	e7f3      	b.n	8009320 <_svfprintf_r+0xb18>
 8009338:	4b7d      	ldr	r3, [pc, #500]	; (8009530 <_svfprintf_r+0xd28>)
 800933a:	9316      	str	r3, [sp, #88]	; 0x58
 800933c:	f01b 0320 	ands.w	r3, fp, #32
 8009340:	d01b      	beq.n	800937a <_svfprintf_r+0xb72>
 8009342:	1df3      	adds	r3, r6, #7
 8009344:	f023 0307 	bic.w	r3, r3, #7
 8009348:	461a      	mov	r2, r3
 800934a:	685d      	ldr	r5, [r3, #4]
 800934c:	f852 6b08 	ldr.w	r6, [r2], #8
 8009350:	9207      	str	r2, [sp, #28]
 8009352:	f01b 0f01 	tst.w	fp, #1
 8009356:	d00a      	beq.n	800936e <_svfprintf_r+0xb66>
 8009358:	ea56 0305 	orrs.w	r3, r6, r5
 800935c:	d007      	beq.n	800936e <_svfprintf_r+0xb66>
 800935e:	2330      	movs	r3, #48	; 0x30
 8009360:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8009364:	9b06      	ldr	r3, [sp, #24]
 8009366:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 800936a:	f04b 0b02 	orr.w	fp, fp, #2
 800936e:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8009372:	2302      	movs	r3, #2
 8009374:	e763      	b.n	800923e <_svfprintf_r+0xa36>
 8009376:	4b6d      	ldr	r3, [pc, #436]	; (800952c <_svfprintf_r+0xd24>)
 8009378:	e7df      	b.n	800933a <_svfprintf_r+0xb32>
 800937a:	4632      	mov	r2, r6
 800937c:	f01b 0510 	ands.w	r5, fp, #16
 8009380:	f852 6b04 	ldr.w	r6, [r2], #4
 8009384:	9207      	str	r2, [sp, #28]
 8009386:	d001      	beq.n	800938c <_svfprintf_r+0xb84>
 8009388:	461d      	mov	r5, r3
 800938a:	e7e2      	b.n	8009352 <_svfprintf_r+0xb4a>
 800938c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8009390:	d001      	beq.n	8009396 <_svfprintf_r+0xb8e>
 8009392:	b2b6      	uxth	r6, r6
 8009394:	e7dd      	b.n	8009352 <_svfprintf_r+0xb4a>
 8009396:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 800939a:	d0da      	beq.n	8009352 <_svfprintf_r+0xb4a>
 800939c:	b2f6      	uxtb	r6, r6
 800939e:	e7f3      	b.n	8009388 <_svfprintf_r+0xb80>
 80093a0:	2e0a      	cmp	r6, #10
 80093a2:	f175 0300 	sbcs.w	r3, r5, #0
 80093a6:	d205      	bcs.n	80093b4 <_svfprintf_r+0xbac>
 80093a8:	3630      	adds	r6, #48	; 0x30
 80093aa:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 80093ae:	f20d 1937 	addw	r9, sp, #311	; 0x137
 80093b2:	e3fb      	b.n	8009bac <_svfprintf_r+0x13a4>
 80093b4:	2300      	movs	r3, #0
 80093b6:	9305      	str	r3, [sp, #20]
 80093b8:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 80093bc:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 80093c0:	9303      	str	r3, [sp, #12]
 80093c2:	220a      	movs	r2, #10
 80093c4:	2300      	movs	r3, #0
 80093c6:	4630      	mov	r0, r6
 80093c8:	4629      	mov	r1, r5
 80093ca:	f7f7 fc65 	bl	8000c98 <__aeabi_uldivmod>
 80093ce:	9b05      	ldr	r3, [sp, #20]
 80093d0:	3301      	adds	r3, #1
 80093d2:	9305      	str	r3, [sp, #20]
 80093d4:	9b03      	ldr	r3, [sp, #12]
 80093d6:	3230      	adds	r2, #48	; 0x30
 80093d8:	f10b 39ff 	add.w	r9, fp, #4294967295
 80093dc:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80093e0:	b1d3      	cbz	r3, 8009418 <_svfprintf_r+0xc10>
 80093e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093e4:	9a05      	ldr	r2, [sp, #20]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d115      	bne.n	8009418 <_svfprintf_r+0xc10>
 80093ec:	2aff      	cmp	r2, #255	; 0xff
 80093ee:	d013      	beq.n	8009418 <_svfprintf_r+0xc10>
 80093f0:	2e0a      	cmp	r6, #10
 80093f2:	f175 0300 	sbcs.w	r3, r5, #0
 80093f6:	d30f      	bcc.n	8009418 <_svfprintf_r+0xc10>
 80093f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093fa:	9914      	ldr	r1, [sp, #80]	; 0x50
 80093fc:	eba9 0903 	sub.w	r9, r9, r3
 8009400:	461a      	mov	r2, r3
 8009402:	4648      	mov	r0, r9
 8009404:	f003 fc62 	bl	800cccc <strncpy>
 8009408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800940a:	785b      	ldrb	r3, [r3, #1]
 800940c:	b11b      	cbz	r3, 8009416 <_svfprintf_r+0xc0e>
 800940e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009410:	3301      	adds	r3, #1
 8009412:	930a      	str	r3, [sp, #40]	; 0x28
 8009414:	2300      	movs	r3, #0
 8009416:	9305      	str	r3, [sp, #20]
 8009418:	2300      	movs	r3, #0
 800941a:	220a      	movs	r2, #10
 800941c:	4630      	mov	r0, r6
 800941e:	4629      	mov	r1, r5
 8009420:	f7f7 fc3a 	bl	8000c98 <__aeabi_uldivmod>
 8009424:	2e0a      	cmp	r6, #10
 8009426:	f175 0300 	sbcs.w	r3, r5, #0
 800942a:	f0c0 83bf 	bcc.w	8009bac <_svfprintf_r+0x13a4>
 800942e:	4606      	mov	r6, r0
 8009430:	460d      	mov	r5, r1
 8009432:	46cb      	mov	fp, r9
 8009434:	e7c5      	b.n	80093c2 <_svfprintf_r+0xbba>
 8009436:	f006 030f 	and.w	r3, r6, #15
 800943a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800943c:	0936      	lsrs	r6, r6, #4
 800943e:	5cd3      	ldrb	r3, [r2, r3]
 8009440:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009444:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8009448:	092d      	lsrs	r5, r5, #4
 800944a:	ea56 0305 	orrs.w	r3, r6, r5
 800944e:	d1f2      	bne.n	8009436 <_svfprintf_r+0xc2e>
 8009450:	e3ac      	b.n	8009bac <_svfprintf_r+0x13a4>
 8009452:	b933      	cbnz	r3, 8009462 <_svfprintf_r+0xc5a>
 8009454:	f01b 0f01 	tst.w	fp, #1
 8009458:	d003      	beq.n	8009462 <_svfprintf_r+0xc5a>
 800945a:	2330      	movs	r3, #48	; 0x30
 800945c:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 8009460:	e7a5      	b.n	80093ae <_svfprintf_r+0xba6>
 8009462:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 8009466:	e3a1      	b.n	8009bac <_svfprintf_r+0x13a4>
 8009468:	9b06      	ldr	r3, [sp, #24]
 800946a:	2b00      	cmp	r3, #0
 800946c:	f000 8370 	beq.w	8009b50 <_svfprintf_r+0x1348>
 8009470:	2000      	movs	r0, #0
 8009472:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8009476:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 800947a:	9607      	str	r6, [sp, #28]
 800947c:	f7ff bb29 	b.w	8008ad2 <_svfprintf_r+0x2ca>
 8009480:	9e03      	ldr	r6, [sp, #12]
 8009482:	f7ff bb98 	b.w	8008bb6 <_svfprintf_r+0x3ae>
 8009486:	2010      	movs	r0, #16
 8009488:	4402      	add	r2, r0
 800948a:	2b07      	cmp	r3, #7
 800948c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8009490:	6060      	str	r0, [r4, #4]
 8009492:	dd08      	ble.n	80094a6 <_svfprintf_r+0xc9e>
 8009494:	aa22      	add	r2, sp, #136	; 0x88
 8009496:	4641      	mov	r1, r8
 8009498:	4650      	mov	r0, sl
 800949a:	f004 fbfb 	bl	800dc94 <__ssprint_r>
 800949e:	2800      	cmp	r0, #0
 80094a0:	f040 8334 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80094a4:	a925      	add	r1, sp, #148	; 0x94
 80094a6:	3f10      	subs	r7, #16
 80094a8:	460c      	mov	r4, r1
 80094aa:	e4f4      	b.n	8008e96 <_svfprintf_r+0x68e>
 80094ac:	460c      	mov	r4, r1
 80094ae:	e50d      	b.n	8008ecc <_svfprintf_r+0x6c4>
 80094b0:	aa22      	add	r2, sp, #136	; 0x88
 80094b2:	4641      	mov	r1, r8
 80094b4:	4650      	mov	r0, sl
 80094b6:	f004 fbed 	bl	800dc94 <__ssprint_r>
 80094ba:	2800      	cmp	r0, #0
 80094bc:	f040 8326 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80094c0:	ac25      	add	r4, sp, #148	; 0x94
 80094c2:	e515      	b.n	8008ef0 <_svfprintf_r+0x6e8>
 80094c4:	aa22      	add	r2, sp, #136	; 0x88
 80094c6:	4641      	mov	r1, r8
 80094c8:	4650      	mov	r0, sl
 80094ca:	f004 fbe3 	bl	800dc94 <__ssprint_r>
 80094ce:	2800      	cmp	r0, #0
 80094d0:	f040 831c 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80094d4:	ac25      	add	r4, sp, #148	; 0x94
 80094d6:	e51b      	b.n	8008f10 <_svfprintf_r+0x708>
 80094d8:	2010      	movs	r0, #16
 80094da:	4402      	add	r2, r0
 80094dc:	2b07      	cmp	r3, #7
 80094de:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80094e2:	6060      	str	r0, [r4, #4]
 80094e4:	dd08      	ble.n	80094f8 <_svfprintf_r+0xcf0>
 80094e6:	aa22      	add	r2, sp, #136	; 0x88
 80094e8:	4641      	mov	r1, r8
 80094ea:	4650      	mov	r0, sl
 80094ec:	f004 fbd2 	bl	800dc94 <__ssprint_r>
 80094f0:	2800      	cmp	r0, #0
 80094f2:	f040 830b 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80094f6:	a925      	add	r1, sp, #148	; 0x94
 80094f8:	3f10      	subs	r7, #16
 80094fa:	460c      	mov	r4, r1
 80094fc:	e510      	b.n	8008f20 <_svfprintf_r+0x718>
 80094fe:	460c      	mov	r4, r1
 8009500:	e529      	b.n	8008f56 <_svfprintf_r+0x74e>
 8009502:	2010      	movs	r0, #16
 8009504:	4402      	add	r2, r0
 8009506:	2b07      	cmp	r3, #7
 8009508:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800950c:	6060      	str	r0, [r4, #4]
 800950e:	dd08      	ble.n	8009522 <_svfprintf_r+0xd1a>
 8009510:	aa22      	add	r2, sp, #136	; 0x88
 8009512:	4641      	mov	r1, r8
 8009514:	4650      	mov	r0, sl
 8009516:	f004 fbbd 	bl	800dc94 <__ssprint_r>
 800951a:	2800      	cmp	r0, #0
 800951c:	f040 82f6 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009520:	a925      	add	r1, sp, #148	; 0x94
 8009522:	3e10      	subs	r6, #16
 8009524:	460c      	mov	r4, r1
 8009526:	e529      	b.n	8008f7c <_svfprintf_r+0x774>
 8009528:	460c      	mov	r4, r1
 800952a:	e541      	b.n	8008fb0 <_svfprintf_r+0x7a8>
 800952c:	0800ff08 	.word	0x0800ff08
 8009530:	0800ff19 	.word	0x0800ff19
 8009534:	9b06      	ldr	r3, [sp, #24]
 8009536:	2b65      	cmp	r3, #101	; 0x65
 8009538:	f340 8230 	ble.w	800999c <_svfprintf_r+0x1194>
 800953c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009540:	2200      	movs	r2, #0
 8009542:	2300      	movs	r3, #0
 8009544:	f7f7 fac8 	bl	8000ad8 <__aeabi_dcmpeq>
 8009548:	2800      	cmp	r0, #0
 800954a:	d068      	beq.n	800961e <_svfprintf_r+0xe16>
 800954c:	4b6d      	ldr	r3, [pc, #436]	; (8009704 <_svfprintf_r+0xefc>)
 800954e:	6023      	str	r3, [r4, #0]
 8009550:	2301      	movs	r3, #1
 8009552:	441e      	add	r6, r3
 8009554:	6063      	str	r3, [r4, #4]
 8009556:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009558:	9624      	str	r6, [sp, #144]	; 0x90
 800955a:	3301      	adds	r3, #1
 800955c:	2b07      	cmp	r3, #7
 800955e:	9323      	str	r3, [sp, #140]	; 0x8c
 8009560:	dc37      	bgt.n	80095d2 <_svfprintf_r+0xdca>
 8009562:	3408      	adds	r4, #8
 8009564:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009566:	9a05      	ldr	r2, [sp, #20]
 8009568:	4293      	cmp	r3, r2
 800956a:	db03      	blt.n	8009574 <_svfprintf_r+0xd6c>
 800956c:	f01b 0f01 	tst.w	fp, #1
 8009570:	f43f ad30 	beq.w	8008fd4 <_svfprintf_r+0x7cc>
 8009574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009576:	6023      	str	r3, [r4, #0]
 8009578:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800957a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800957c:	6063      	str	r3, [r4, #4]
 800957e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009580:	4413      	add	r3, r2
 8009582:	9324      	str	r3, [sp, #144]	; 0x90
 8009584:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009586:	3301      	adds	r3, #1
 8009588:	2b07      	cmp	r3, #7
 800958a:	9323      	str	r3, [sp, #140]	; 0x8c
 800958c:	dc2b      	bgt.n	80095e6 <_svfprintf_r+0xdde>
 800958e:	3408      	adds	r4, #8
 8009590:	9b05      	ldr	r3, [sp, #20]
 8009592:	1e5d      	subs	r5, r3, #1
 8009594:	2d00      	cmp	r5, #0
 8009596:	f77f ad1d 	ble.w	8008fd4 <_svfprintf_r+0x7cc>
 800959a:	4e5b      	ldr	r6, [pc, #364]	; (8009708 <_svfprintf_r+0xf00>)
 800959c:	2710      	movs	r7, #16
 800959e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80095a2:	2d10      	cmp	r5, #16
 80095a4:	f103 0301 	add.w	r3, r3, #1
 80095a8:	f104 0108 	add.w	r1, r4, #8
 80095ac:	6026      	str	r6, [r4, #0]
 80095ae:	dc24      	bgt.n	80095fa <_svfprintf_r+0xdf2>
 80095b0:	6065      	str	r5, [r4, #4]
 80095b2:	2b07      	cmp	r3, #7
 80095b4:	4415      	add	r5, r2
 80095b6:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 80095ba:	f340 8286 	ble.w	8009aca <_svfprintf_r+0x12c2>
 80095be:	aa22      	add	r2, sp, #136	; 0x88
 80095c0:	4641      	mov	r1, r8
 80095c2:	4650      	mov	r0, sl
 80095c4:	f004 fb66 	bl	800dc94 <__ssprint_r>
 80095c8:	2800      	cmp	r0, #0
 80095ca:	f040 829f 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80095ce:	ac25      	add	r4, sp, #148	; 0x94
 80095d0:	e500      	b.n	8008fd4 <_svfprintf_r+0x7cc>
 80095d2:	aa22      	add	r2, sp, #136	; 0x88
 80095d4:	4641      	mov	r1, r8
 80095d6:	4650      	mov	r0, sl
 80095d8:	f004 fb5c 	bl	800dc94 <__ssprint_r>
 80095dc:	2800      	cmp	r0, #0
 80095de:	f040 8295 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80095e2:	ac25      	add	r4, sp, #148	; 0x94
 80095e4:	e7be      	b.n	8009564 <_svfprintf_r+0xd5c>
 80095e6:	aa22      	add	r2, sp, #136	; 0x88
 80095e8:	4641      	mov	r1, r8
 80095ea:	4650      	mov	r0, sl
 80095ec:	f004 fb52 	bl	800dc94 <__ssprint_r>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	f040 828b 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80095f6:	ac25      	add	r4, sp, #148	; 0x94
 80095f8:	e7ca      	b.n	8009590 <_svfprintf_r+0xd88>
 80095fa:	3210      	adds	r2, #16
 80095fc:	2b07      	cmp	r3, #7
 80095fe:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8009602:	6067      	str	r7, [r4, #4]
 8009604:	dd08      	ble.n	8009618 <_svfprintf_r+0xe10>
 8009606:	aa22      	add	r2, sp, #136	; 0x88
 8009608:	4641      	mov	r1, r8
 800960a:	4650      	mov	r0, sl
 800960c:	f004 fb42 	bl	800dc94 <__ssprint_r>
 8009610:	2800      	cmp	r0, #0
 8009612:	f040 827b 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009616:	a925      	add	r1, sp, #148	; 0x94
 8009618:	3d10      	subs	r5, #16
 800961a:	460c      	mov	r4, r1
 800961c:	e7bf      	b.n	800959e <_svfprintf_r+0xd96>
 800961e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009620:	2b00      	cmp	r3, #0
 8009622:	dc73      	bgt.n	800970c <_svfprintf_r+0xf04>
 8009624:	4b37      	ldr	r3, [pc, #220]	; (8009704 <_svfprintf_r+0xefc>)
 8009626:	6023      	str	r3, [r4, #0]
 8009628:	2301      	movs	r3, #1
 800962a:	441e      	add	r6, r3
 800962c:	6063      	str	r3, [r4, #4]
 800962e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009630:	9624      	str	r6, [sp, #144]	; 0x90
 8009632:	3301      	adds	r3, #1
 8009634:	2b07      	cmp	r3, #7
 8009636:	9323      	str	r3, [sp, #140]	; 0x8c
 8009638:	dc3d      	bgt.n	80096b6 <_svfprintf_r+0xeae>
 800963a:	3408      	adds	r4, #8
 800963c:	9905      	ldr	r1, [sp, #20]
 800963e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009640:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009642:	430a      	orrs	r2, r1
 8009644:	f00b 0101 	and.w	r1, fp, #1
 8009648:	430a      	orrs	r2, r1
 800964a:	f43f acc3 	beq.w	8008fd4 <_svfprintf_r+0x7cc>
 800964e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009650:	6022      	str	r2, [r4, #0]
 8009652:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009654:	6062      	str	r2, [r4, #4]
 8009656:	4413      	add	r3, r2
 8009658:	9324      	str	r3, [sp, #144]	; 0x90
 800965a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800965c:	3301      	adds	r3, #1
 800965e:	2b07      	cmp	r3, #7
 8009660:	9323      	str	r3, [sp, #140]	; 0x8c
 8009662:	dc32      	bgt.n	80096ca <_svfprintf_r+0xec2>
 8009664:	3408      	adds	r4, #8
 8009666:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8009668:	2d00      	cmp	r5, #0
 800966a:	da1b      	bge.n	80096a4 <_svfprintf_r+0xe9c>
 800966c:	4e26      	ldr	r6, [pc, #152]	; (8009708 <_svfprintf_r+0xf00>)
 800966e:	426d      	negs	r5, r5
 8009670:	4623      	mov	r3, r4
 8009672:	2710      	movs	r7, #16
 8009674:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8009678:	2d10      	cmp	r5, #16
 800967a:	f102 0201 	add.w	r2, r2, #1
 800967e:	f104 0408 	add.w	r4, r4, #8
 8009682:	601e      	str	r6, [r3, #0]
 8009684:	dc2b      	bgt.n	80096de <_svfprintf_r+0xed6>
 8009686:	605d      	str	r5, [r3, #4]
 8009688:	2a07      	cmp	r2, #7
 800968a:	440d      	add	r5, r1
 800968c:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8009690:	dd08      	ble.n	80096a4 <_svfprintf_r+0xe9c>
 8009692:	aa22      	add	r2, sp, #136	; 0x88
 8009694:	4641      	mov	r1, r8
 8009696:	4650      	mov	r0, sl
 8009698:	f004 fafc 	bl	800dc94 <__ssprint_r>
 800969c:	2800      	cmp	r0, #0
 800969e:	f040 8235 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80096a2:	ac25      	add	r4, sp, #148	; 0x94
 80096a4:	9b05      	ldr	r3, [sp, #20]
 80096a6:	9a05      	ldr	r2, [sp, #20]
 80096a8:	6063      	str	r3, [r4, #4]
 80096aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80096ac:	f8c4 9000 	str.w	r9, [r4]
 80096b0:	4413      	add	r3, r2
 80096b2:	9324      	str	r3, [sp, #144]	; 0x90
 80096b4:	e487      	b.n	8008fc6 <_svfprintf_r+0x7be>
 80096b6:	aa22      	add	r2, sp, #136	; 0x88
 80096b8:	4641      	mov	r1, r8
 80096ba:	4650      	mov	r0, sl
 80096bc:	f004 faea 	bl	800dc94 <__ssprint_r>
 80096c0:	2800      	cmp	r0, #0
 80096c2:	f040 8223 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80096c6:	ac25      	add	r4, sp, #148	; 0x94
 80096c8:	e7b8      	b.n	800963c <_svfprintf_r+0xe34>
 80096ca:	aa22      	add	r2, sp, #136	; 0x88
 80096cc:	4641      	mov	r1, r8
 80096ce:	4650      	mov	r0, sl
 80096d0:	f004 fae0 	bl	800dc94 <__ssprint_r>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	f040 8219 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80096da:	ac25      	add	r4, sp, #148	; 0x94
 80096dc:	e7c3      	b.n	8009666 <_svfprintf_r+0xe5e>
 80096de:	3110      	adds	r1, #16
 80096e0:	2a07      	cmp	r2, #7
 80096e2:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 80096e6:	605f      	str	r7, [r3, #4]
 80096e8:	dd08      	ble.n	80096fc <_svfprintf_r+0xef4>
 80096ea:	aa22      	add	r2, sp, #136	; 0x88
 80096ec:	4641      	mov	r1, r8
 80096ee:	4650      	mov	r0, sl
 80096f0:	f004 fad0 	bl	800dc94 <__ssprint_r>
 80096f4:	2800      	cmp	r0, #0
 80096f6:	f040 8209 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80096fa:	ac25      	add	r4, sp, #148	; 0x94
 80096fc:	3d10      	subs	r5, #16
 80096fe:	4623      	mov	r3, r4
 8009700:	e7b8      	b.n	8009674 <_svfprintf_r+0xe6c>
 8009702:	bf00      	nop
 8009704:	0800ff2a 	.word	0x0800ff2a
 8009708:	0800ff3c 	.word	0x0800ff3c
 800970c:	9f05      	ldr	r7, [sp, #20]
 800970e:	42af      	cmp	r7, r5
 8009710:	bfa8      	it	ge
 8009712:	462f      	movge	r7, r5
 8009714:	2f00      	cmp	r7, #0
 8009716:	dd0a      	ble.n	800972e <_svfprintf_r+0xf26>
 8009718:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800971a:	3301      	adds	r3, #1
 800971c:	443e      	add	r6, r7
 800971e:	2b07      	cmp	r3, #7
 8009720:	e9c4 9700 	strd	r9, r7, [r4]
 8009724:	9624      	str	r6, [sp, #144]	; 0x90
 8009726:	9323      	str	r3, [sp, #140]	; 0x8c
 8009728:	f300 8085 	bgt.w	8009836 <_svfprintf_r+0x102e>
 800972c:	3408      	adds	r4, #8
 800972e:	2f00      	cmp	r7, #0
 8009730:	bfac      	ite	ge
 8009732:	1bee      	subge	r6, r5, r7
 8009734:	462e      	movlt	r6, r5
 8009736:	2e00      	cmp	r6, #0
 8009738:	dd19      	ble.n	800976e <_svfprintf_r+0xf66>
 800973a:	4f97      	ldr	r7, [pc, #604]	; (8009998 <_svfprintf_r+0x1190>)
 800973c:	6027      	str	r7, [r4, #0]
 800973e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8009742:	2e10      	cmp	r6, #16
 8009744:	f103 0301 	add.w	r3, r3, #1
 8009748:	f104 0108 	add.w	r1, r4, #8
 800974c:	dc7d      	bgt.n	800984a <_svfprintf_r+0x1042>
 800974e:	6066      	str	r6, [r4, #4]
 8009750:	2b07      	cmp	r3, #7
 8009752:	4416      	add	r6, r2
 8009754:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8009758:	f340 808a 	ble.w	8009870 <_svfprintf_r+0x1068>
 800975c:	aa22      	add	r2, sp, #136	; 0x88
 800975e:	4641      	mov	r1, r8
 8009760:	4650      	mov	r0, sl
 8009762:	f004 fa97 	bl	800dc94 <__ssprint_r>
 8009766:	2800      	cmp	r0, #0
 8009768:	f040 81d0 	bne.w	8009b0c <_svfprintf_r+0x1304>
 800976c:	ac25      	add	r4, sp, #148	; 0x94
 800976e:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8009772:	444d      	add	r5, r9
 8009774:	d00a      	beq.n	800978c <_svfprintf_r+0xf84>
 8009776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009778:	2b00      	cmp	r3, #0
 800977a:	d17b      	bne.n	8009874 <_svfprintf_r+0x106c>
 800977c:	9b08      	ldr	r3, [sp, #32]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d17b      	bne.n	800987a <_svfprintf_r+0x1072>
 8009782:	9b05      	ldr	r3, [sp, #20]
 8009784:	444b      	add	r3, r9
 8009786:	429d      	cmp	r5, r3
 8009788:	bf28      	it	cs
 800978a:	461d      	movcs	r5, r3
 800978c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800978e:	9a05      	ldr	r2, [sp, #20]
 8009790:	4293      	cmp	r3, r2
 8009792:	db02      	blt.n	800979a <_svfprintf_r+0xf92>
 8009794:	f01b 0f01 	tst.w	fp, #1
 8009798:	d00e      	beq.n	80097b8 <_svfprintf_r+0xfb0>
 800979a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800979c:	6023      	str	r3, [r4, #0]
 800979e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097a2:	6063      	str	r3, [r4, #4]
 80097a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80097a6:	4413      	add	r3, r2
 80097a8:	9324      	str	r3, [sp, #144]	; 0x90
 80097aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80097ac:	3301      	adds	r3, #1
 80097ae:	2b07      	cmp	r3, #7
 80097b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80097b2:	f300 80dd 	bgt.w	8009970 <_svfprintf_r+0x1168>
 80097b6:	3408      	adds	r4, #8
 80097b8:	9b05      	ldr	r3, [sp, #20]
 80097ba:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 80097bc:	eb09 0203 	add.w	r2, r9, r3
 80097c0:	1b9e      	subs	r6, r3, r6
 80097c2:	1b52      	subs	r2, r2, r5
 80097c4:	4296      	cmp	r6, r2
 80097c6:	bfa8      	it	ge
 80097c8:	4616      	movge	r6, r2
 80097ca:	2e00      	cmp	r6, #0
 80097cc:	dd0b      	ble.n	80097e6 <_svfprintf_r+0xfde>
 80097ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80097d0:	4433      	add	r3, r6
 80097d2:	9324      	str	r3, [sp, #144]	; 0x90
 80097d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80097d6:	3301      	adds	r3, #1
 80097d8:	2b07      	cmp	r3, #7
 80097da:	e9c4 5600 	strd	r5, r6, [r4]
 80097de:	9323      	str	r3, [sp, #140]	; 0x8c
 80097e0:	f300 80d0 	bgt.w	8009984 <_svfprintf_r+0x117c>
 80097e4:	3408      	adds	r4, #8
 80097e6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80097e8:	9b05      	ldr	r3, [sp, #20]
 80097ea:	2e00      	cmp	r6, #0
 80097ec:	eba3 0505 	sub.w	r5, r3, r5
 80097f0:	bfa8      	it	ge
 80097f2:	1bad      	subge	r5, r5, r6
 80097f4:	2d00      	cmp	r5, #0
 80097f6:	f77f abed 	ble.w	8008fd4 <_svfprintf_r+0x7cc>
 80097fa:	4e67      	ldr	r6, [pc, #412]	; (8009998 <_svfprintf_r+0x1190>)
 80097fc:	2710      	movs	r7, #16
 80097fe:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8009802:	2d10      	cmp	r5, #16
 8009804:	f103 0301 	add.w	r3, r3, #1
 8009808:	f104 0108 	add.w	r1, r4, #8
 800980c:	6026      	str	r6, [r4, #0]
 800980e:	f77f aecf 	ble.w	80095b0 <_svfprintf_r+0xda8>
 8009812:	3210      	adds	r2, #16
 8009814:	2b07      	cmp	r3, #7
 8009816:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800981a:	6067      	str	r7, [r4, #4]
 800981c:	dd08      	ble.n	8009830 <_svfprintf_r+0x1028>
 800981e:	aa22      	add	r2, sp, #136	; 0x88
 8009820:	4641      	mov	r1, r8
 8009822:	4650      	mov	r0, sl
 8009824:	f004 fa36 	bl	800dc94 <__ssprint_r>
 8009828:	2800      	cmp	r0, #0
 800982a:	f040 816f 	bne.w	8009b0c <_svfprintf_r+0x1304>
 800982e:	a925      	add	r1, sp, #148	; 0x94
 8009830:	3d10      	subs	r5, #16
 8009832:	460c      	mov	r4, r1
 8009834:	e7e3      	b.n	80097fe <_svfprintf_r+0xff6>
 8009836:	aa22      	add	r2, sp, #136	; 0x88
 8009838:	4641      	mov	r1, r8
 800983a:	4650      	mov	r0, sl
 800983c:	f004 fa2a 	bl	800dc94 <__ssprint_r>
 8009840:	2800      	cmp	r0, #0
 8009842:	f040 8163 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009846:	ac25      	add	r4, sp, #148	; 0x94
 8009848:	e771      	b.n	800972e <_svfprintf_r+0xf26>
 800984a:	2010      	movs	r0, #16
 800984c:	4402      	add	r2, r0
 800984e:	2b07      	cmp	r3, #7
 8009850:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8009854:	6060      	str	r0, [r4, #4]
 8009856:	dd08      	ble.n	800986a <_svfprintf_r+0x1062>
 8009858:	aa22      	add	r2, sp, #136	; 0x88
 800985a:	4641      	mov	r1, r8
 800985c:	4650      	mov	r0, sl
 800985e:	f004 fa19 	bl	800dc94 <__ssprint_r>
 8009862:	2800      	cmp	r0, #0
 8009864:	f040 8152 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009868:	a925      	add	r1, sp, #148	; 0x94
 800986a:	3e10      	subs	r6, #16
 800986c:	460c      	mov	r4, r1
 800986e:	e765      	b.n	800973c <_svfprintf_r+0xf34>
 8009870:	460c      	mov	r4, r1
 8009872:	e77c      	b.n	800976e <_svfprintf_r+0xf66>
 8009874:	9b08      	ldr	r3, [sp, #32]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d04a      	beq.n	8009910 <_svfprintf_r+0x1108>
 800987a:	9b08      	ldr	r3, [sp, #32]
 800987c:	3b01      	subs	r3, #1
 800987e:	9308      	str	r3, [sp, #32]
 8009880:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009882:	6023      	str	r3, [r4, #0]
 8009884:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009886:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009888:	6063      	str	r3, [r4, #4]
 800988a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800988c:	4413      	add	r3, r2
 800988e:	9324      	str	r3, [sp, #144]	; 0x90
 8009890:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009892:	3301      	adds	r3, #1
 8009894:	2b07      	cmp	r3, #7
 8009896:	9323      	str	r3, [sp, #140]	; 0x8c
 8009898:	dc41      	bgt.n	800991e <_svfprintf_r+0x1116>
 800989a:	3408      	adds	r4, #8
 800989c:	9b05      	ldr	r3, [sp, #20]
 800989e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098a0:	eb09 0703 	add.w	r7, r9, r3
 80098a4:	1b7b      	subs	r3, r7, r5
 80098a6:	7817      	ldrb	r7, [r2, #0]
 80098a8:	429f      	cmp	r7, r3
 80098aa:	bfa8      	it	ge
 80098ac:	461f      	movge	r7, r3
 80098ae:	2f00      	cmp	r7, #0
 80098b0:	dd0a      	ble.n	80098c8 <_svfprintf_r+0x10c0>
 80098b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80098b4:	443b      	add	r3, r7
 80098b6:	9324      	str	r3, [sp, #144]	; 0x90
 80098b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80098ba:	3301      	adds	r3, #1
 80098bc:	2b07      	cmp	r3, #7
 80098be:	e9c4 5700 	strd	r5, r7, [r4]
 80098c2:	9323      	str	r3, [sp, #140]	; 0x8c
 80098c4:	dc35      	bgt.n	8009932 <_svfprintf_r+0x112a>
 80098c6:	3408      	adds	r4, #8
 80098c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ca:	781e      	ldrb	r6, [r3, #0]
 80098cc:	2f00      	cmp	r7, #0
 80098ce:	bfa8      	it	ge
 80098d0:	1bf6      	subge	r6, r6, r7
 80098d2:	2e00      	cmp	r6, #0
 80098d4:	dd18      	ble.n	8009908 <_svfprintf_r+0x1100>
 80098d6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80098da:	482f      	ldr	r0, [pc, #188]	; (8009998 <_svfprintf_r+0x1190>)
 80098dc:	6020      	str	r0, [r4, #0]
 80098de:	2e10      	cmp	r6, #16
 80098e0:	f103 0301 	add.w	r3, r3, #1
 80098e4:	f104 0108 	add.w	r1, r4, #8
 80098e8:	dc2d      	bgt.n	8009946 <_svfprintf_r+0x113e>
 80098ea:	4432      	add	r2, r6
 80098ec:	2b07      	cmp	r3, #7
 80098ee:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80098f2:	6066      	str	r6, [r4, #4]
 80098f4:	dd3a      	ble.n	800996c <_svfprintf_r+0x1164>
 80098f6:	aa22      	add	r2, sp, #136	; 0x88
 80098f8:	4641      	mov	r1, r8
 80098fa:	4650      	mov	r0, sl
 80098fc:	f004 f9ca 	bl	800dc94 <__ssprint_r>
 8009900:	2800      	cmp	r0, #0
 8009902:	f040 8103 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009906:	ac25      	add	r4, sp, #148	; 0x94
 8009908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	441d      	add	r5, r3
 800990e:	e732      	b.n	8009776 <_svfprintf_r+0xf6e>
 8009910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009912:	3b01      	subs	r3, #1
 8009914:	930a      	str	r3, [sp, #40]	; 0x28
 8009916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009918:	3b01      	subs	r3, #1
 800991a:	9309      	str	r3, [sp, #36]	; 0x24
 800991c:	e7b0      	b.n	8009880 <_svfprintf_r+0x1078>
 800991e:	aa22      	add	r2, sp, #136	; 0x88
 8009920:	4641      	mov	r1, r8
 8009922:	4650      	mov	r0, sl
 8009924:	f004 f9b6 	bl	800dc94 <__ssprint_r>
 8009928:	2800      	cmp	r0, #0
 800992a:	f040 80ef 	bne.w	8009b0c <_svfprintf_r+0x1304>
 800992e:	ac25      	add	r4, sp, #148	; 0x94
 8009930:	e7b4      	b.n	800989c <_svfprintf_r+0x1094>
 8009932:	aa22      	add	r2, sp, #136	; 0x88
 8009934:	4641      	mov	r1, r8
 8009936:	4650      	mov	r0, sl
 8009938:	f004 f9ac 	bl	800dc94 <__ssprint_r>
 800993c:	2800      	cmp	r0, #0
 800993e:	f040 80e5 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009942:	ac25      	add	r4, sp, #148	; 0x94
 8009944:	e7c0      	b.n	80098c8 <_svfprintf_r+0x10c0>
 8009946:	2010      	movs	r0, #16
 8009948:	4402      	add	r2, r0
 800994a:	2b07      	cmp	r3, #7
 800994c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8009950:	6060      	str	r0, [r4, #4]
 8009952:	dd08      	ble.n	8009966 <_svfprintf_r+0x115e>
 8009954:	aa22      	add	r2, sp, #136	; 0x88
 8009956:	4641      	mov	r1, r8
 8009958:	4650      	mov	r0, sl
 800995a:	f004 f99b 	bl	800dc94 <__ssprint_r>
 800995e:	2800      	cmp	r0, #0
 8009960:	f040 80d4 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009964:	a925      	add	r1, sp, #148	; 0x94
 8009966:	3e10      	subs	r6, #16
 8009968:	460c      	mov	r4, r1
 800996a:	e7b4      	b.n	80098d6 <_svfprintf_r+0x10ce>
 800996c:	460c      	mov	r4, r1
 800996e:	e7cb      	b.n	8009908 <_svfprintf_r+0x1100>
 8009970:	aa22      	add	r2, sp, #136	; 0x88
 8009972:	4641      	mov	r1, r8
 8009974:	4650      	mov	r0, sl
 8009976:	f004 f98d 	bl	800dc94 <__ssprint_r>
 800997a:	2800      	cmp	r0, #0
 800997c:	f040 80c6 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009980:	ac25      	add	r4, sp, #148	; 0x94
 8009982:	e719      	b.n	80097b8 <_svfprintf_r+0xfb0>
 8009984:	aa22      	add	r2, sp, #136	; 0x88
 8009986:	4641      	mov	r1, r8
 8009988:	4650      	mov	r0, sl
 800998a:	f004 f983 	bl	800dc94 <__ssprint_r>
 800998e:	2800      	cmp	r0, #0
 8009990:	f040 80bc 	bne.w	8009b0c <_svfprintf_r+0x1304>
 8009994:	ac25      	add	r4, sp, #148	; 0x94
 8009996:	e726      	b.n	80097e6 <_svfprintf_r+0xfde>
 8009998:	0800ff3c 	.word	0x0800ff3c
 800999c:	9a05      	ldr	r2, [sp, #20]
 800999e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80099a0:	2a01      	cmp	r2, #1
 80099a2:	f106 0601 	add.w	r6, r6, #1
 80099a6:	f103 0301 	add.w	r3, r3, #1
 80099aa:	f104 0508 	add.w	r5, r4, #8
 80099ae:	dc02      	bgt.n	80099b6 <_svfprintf_r+0x11ae>
 80099b0:	f01b 0f01 	tst.w	fp, #1
 80099b4:	d07e      	beq.n	8009ab4 <_svfprintf_r+0x12ac>
 80099b6:	2201      	movs	r2, #1
 80099b8:	2b07      	cmp	r3, #7
 80099ba:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 80099be:	f8c4 9000 	str.w	r9, [r4]
 80099c2:	6062      	str	r2, [r4, #4]
 80099c4:	dd08      	ble.n	80099d8 <_svfprintf_r+0x11d0>
 80099c6:	aa22      	add	r2, sp, #136	; 0x88
 80099c8:	4641      	mov	r1, r8
 80099ca:	4650      	mov	r0, sl
 80099cc:	f004 f962 	bl	800dc94 <__ssprint_r>
 80099d0:	2800      	cmp	r0, #0
 80099d2:	f040 809b 	bne.w	8009b0c <_svfprintf_r+0x1304>
 80099d6:	ad25      	add	r5, sp, #148	; 0x94
 80099d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80099da:	602b      	str	r3, [r5, #0]
 80099dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80099de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099e0:	606b      	str	r3, [r5, #4]
 80099e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80099e4:	4413      	add	r3, r2
 80099e6:	9324      	str	r3, [sp, #144]	; 0x90
 80099e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80099ea:	3301      	adds	r3, #1
 80099ec:	2b07      	cmp	r3, #7
 80099ee:	9323      	str	r3, [sp, #140]	; 0x8c
 80099f0:	dc32      	bgt.n	8009a58 <_svfprintf_r+0x1250>
 80099f2:	3508      	adds	r5, #8
 80099f4:	9b05      	ldr	r3, [sp, #20]
 80099f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80099fa:	1e5c      	subs	r4, r3, #1
 80099fc:	2200      	movs	r2, #0
 80099fe:	2300      	movs	r3, #0
 8009a00:	f7f7 f86a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a04:	2800      	cmp	r0, #0
 8009a06:	d130      	bne.n	8009a6a <_svfprintf_r+0x1262>
 8009a08:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8009a0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009a0c:	9a05      	ldr	r2, [sp, #20]
 8009a0e:	3101      	adds	r1, #1
 8009a10:	3b01      	subs	r3, #1
 8009a12:	f109 0001 	add.w	r0, r9, #1
 8009a16:	4413      	add	r3, r2
 8009a18:	2907      	cmp	r1, #7
 8009a1a:	e9c5 0400 	strd	r0, r4, [r5]
 8009a1e:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 8009a22:	dd50      	ble.n	8009ac6 <_svfprintf_r+0x12be>
 8009a24:	aa22      	add	r2, sp, #136	; 0x88
 8009a26:	4641      	mov	r1, r8
 8009a28:	4650      	mov	r0, sl
 8009a2a:	f004 f933 	bl	800dc94 <__ssprint_r>
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	d16c      	bne.n	8009b0c <_svfprintf_r+0x1304>
 8009a32:	ad25      	add	r5, sp, #148	; 0x94
 8009a34:	ab1e      	add	r3, sp, #120	; 0x78
 8009a36:	602b      	str	r3, [r5, #0]
 8009a38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a3a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009a3c:	606b      	str	r3, [r5, #4]
 8009a3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009a40:	4413      	add	r3, r2
 8009a42:	9324      	str	r3, [sp, #144]	; 0x90
 8009a44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009a46:	3301      	adds	r3, #1
 8009a48:	2b07      	cmp	r3, #7
 8009a4a:	9323      	str	r3, [sp, #140]	; 0x8c
 8009a4c:	f73f adb7 	bgt.w	80095be <_svfprintf_r+0xdb6>
 8009a50:	f105 0408 	add.w	r4, r5, #8
 8009a54:	f7ff babe 	b.w	8008fd4 <_svfprintf_r+0x7cc>
 8009a58:	aa22      	add	r2, sp, #136	; 0x88
 8009a5a:	4641      	mov	r1, r8
 8009a5c:	4650      	mov	r0, sl
 8009a5e:	f004 f919 	bl	800dc94 <__ssprint_r>
 8009a62:	2800      	cmp	r0, #0
 8009a64:	d152      	bne.n	8009b0c <_svfprintf_r+0x1304>
 8009a66:	ad25      	add	r5, sp, #148	; 0x94
 8009a68:	e7c4      	b.n	80099f4 <_svfprintf_r+0x11ec>
 8009a6a:	2c00      	cmp	r4, #0
 8009a6c:	dde2      	ble.n	8009a34 <_svfprintf_r+0x122c>
 8009a6e:	4e56      	ldr	r6, [pc, #344]	; (8009bc8 <_svfprintf_r+0x13c0>)
 8009a70:	2710      	movs	r7, #16
 8009a72:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8009a76:	2c10      	cmp	r4, #16
 8009a78:	f103 0301 	add.w	r3, r3, #1
 8009a7c:	f105 0108 	add.w	r1, r5, #8
 8009a80:	602e      	str	r6, [r5, #0]
 8009a82:	dc07      	bgt.n	8009a94 <_svfprintf_r+0x128c>
 8009a84:	606c      	str	r4, [r5, #4]
 8009a86:	2b07      	cmp	r3, #7
 8009a88:	4414      	add	r4, r2
 8009a8a:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 8009a8e:	dcc9      	bgt.n	8009a24 <_svfprintf_r+0x121c>
 8009a90:	460d      	mov	r5, r1
 8009a92:	e7cf      	b.n	8009a34 <_svfprintf_r+0x122c>
 8009a94:	3210      	adds	r2, #16
 8009a96:	2b07      	cmp	r3, #7
 8009a98:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8009a9c:	606f      	str	r7, [r5, #4]
 8009a9e:	dd06      	ble.n	8009aae <_svfprintf_r+0x12a6>
 8009aa0:	aa22      	add	r2, sp, #136	; 0x88
 8009aa2:	4641      	mov	r1, r8
 8009aa4:	4650      	mov	r0, sl
 8009aa6:	f004 f8f5 	bl	800dc94 <__ssprint_r>
 8009aaa:	bb78      	cbnz	r0, 8009b0c <_svfprintf_r+0x1304>
 8009aac:	a925      	add	r1, sp, #148	; 0x94
 8009aae:	3c10      	subs	r4, #16
 8009ab0:	460d      	mov	r5, r1
 8009ab2:	e7de      	b.n	8009a72 <_svfprintf_r+0x126a>
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	2b07      	cmp	r3, #7
 8009ab8:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8009abc:	f8c4 9000 	str.w	r9, [r4]
 8009ac0:	6062      	str	r2, [r4, #4]
 8009ac2:	ddb7      	ble.n	8009a34 <_svfprintf_r+0x122c>
 8009ac4:	e7ae      	b.n	8009a24 <_svfprintf_r+0x121c>
 8009ac6:	3508      	adds	r5, #8
 8009ac8:	e7b4      	b.n	8009a34 <_svfprintf_r+0x122c>
 8009aca:	460c      	mov	r4, r1
 8009acc:	f7ff ba82 	b.w	8008fd4 <_svfprintf_r+0x7cc>
 8009ad0:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8009ad4:	1a9d      	subs	r5, r3, r2
 8009ad6:	2d00      	cmp	r5, #0
 8009ad8:	f77f aa80 	ble.w	8008fdc <_svfprintf_r+0x7d4>
 8009adc:	4e3b      	ldr	r6, [pc, #236]	; (8009bcc <_svfprintf_r+0x13c4>)
 8009ade:	2710      	movs	r7, #16
 8009ae0:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8009ae4:	2d10      	cmp	r5, #16
 8009ae6:	f103 0301 	add.w	r3, r3, #1
 8009aea:	6026      	str	r6, [r4, #0]
 8009aec:	dc18      	bgt.n	8009b20 <_svfprintf_r+0x1318>
 8009aee:	6065      	str	r5, [r4, #4]
 8009af0:	2b07      	cmp	r3, #7
 8009af2:	4415      	add	r5, r2
 8009af4:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8009af8:	f77f aa70 	ble.w	8008fdc <_svfprintf_r+0x7d4>
 8009afc:	aa22      	add	r2, sp, #136	; 0x88
 8009afe:	4641      	mov	r1, r8
 8009b00:	4650      	mov	r0, sl
 8009b02:	f004 f8c7 	bl	800dc94 <__ssprint_r>
 8009b06:	2800      	cmp	r0, #0
 8009b08:	f43f aa68 	beq.w	8008fdc <_svfprintf_r+0x7d4>
 8009b0c:	9b03      	ldr	r3, [sp, #12]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f43f a887 	beq.w	8008c22 <_svfprintf_r+0x41a>
 8009b14:	4619      	mov	r1, r3
 8009b16:	4650      	mov	r0, sl
 8009b18:	f002 f908 	bl	800bd2c <_free_r>
 8009b1c:	f7ff b881 	b.w	8008c22 <_svfprintf_r+0x41a>
 8009b20:	3210      	adds	r2, #16
 8009b22:	2b07      	cmp	r3, #7
 8009b24:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8009b28:	6067      	str	r7, [r4, #4]
 8009b2a:	dc02      	bgt.n	8009b32 <_svfprintf_r+0x132a>
 8009b2c:	3408      	adds	r4, #8
 8009b2e:	3d10      	subs	r5, #16
 8009b30:	e7d6      	b.n	8009ae0 <_svfprintf_r+0x12d8>
 8009b32:	aa22      	add	r2, sp, #136	; 0x88
 8009b34:	4641      	mov	r1, r8
 8009b36:	4650      	mov	r0, sl
 8009b38:	f004 f8ac 	bl	800dc94 <__ssprint_r>
 8009b3c:	2800      	cmp	r0, #0
 8009b3e:	d1e5      	bne.n	8009b0c <_svfprintf_r+0x1304>
 8009b40:	ac25      	add	r4, sp, #148	; 0x94
 8009b42:	e7f4      	b.n	8009b2e <_svfprintf_r+0x1326>
 8009b44:	9903      	ldr	r1, [sp, #12]
 8009b46:	4650      	mov	r0, sl
 8009b48:	f002 f8f0 	bl	800bd2c <_free_r>
 8009b4c:	f7ff ba5e 	b.w	800900c <_svfprintf_r+0x804>
 8009b50:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	f43f a865 	beq.w	8008c22 <_svfprintf_r+0x41a>
 8009b58:	aa22      	add	r2, sp, #136	; 0x88
 8009b5a:	4641      	mov	r1, r8
 8009b5c:	4650      	mov	r0, sl
 8009b5e:	f004 f899 	bl	800dc94 <__ssprint_r>
 8009b62:	f7ff b85e 	b.w	8008c22 <_svfprintf_r+0x41a>
 8009b66:	ea56 0205 	orrs.w	r2, r6, r5
 8009b6a:	465f      	mov	r7, fp
 8009b6c:	f43f ab78 	beq.w	8009260 <_svfprintf_r+0xa58>
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	f43f ac15 	beq.w	80093a0 <_svfprintf_r+0xb98>
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 8009b7c:	f43f ac5b 	beq.w	8009436 <_svfprintf_r+0xc2e>
 8009b80:	f006 0307 	and.w	r3, r6, #7
 8009b84:	08f6      	lsrs	r6, r6, #3
 8009b86:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 8009b8a:	08ed      	lsrs	r5, r5, #3
 8009b8c:	3330      	adds	r3, #48	; 0x30
 8009b8e:	ea56 0105 	orrs.w	r1, r6, r5
 8009b92:	464a      	mov	r2, r9
 8009b94:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009b98:	d1f2      	bne.n	8009b80 <_svfprintf_r+0x1378>
 8009b9a:	07f9      	lsls	r1, r7, #31
 8009b9c:	d506      	bpl.n	8009bac <_svfprintf_r+0x13a4>
 8009b9e:	2b30      	cmp	r3, #48	; 0x30
 8009ba0:	d004      	beq.n	8009bac <_svfprintf_r+0x13a4>
 8009ba2:	2330      	movs	r3, #48	; 0x30
 8009ba4:	f809 3c01 	strb.w	r3, [r9, #-1]
 8009ba8:	f1a2 0902 	sub.w	r9, r2, #2
 8009bac:	ab4e      	add	r3, sp, #312	; 0x138
 8009bae:	eba3 0309 	sub.w	r3, r3, r9
 8009bb2:	9e04      	ldr	r6, [sp, #16]
 8009bb4:	9304      	str	r3, [sp, #16]
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	46bb      	mov	fp, r7
 8009bba:	9303      	str	r3, [sp, #12]
 8009bbc:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8009bc0:	461d      	mov	r5, r3
 8009bc2:	f7ff b94d 	b.w	8008e60 <_svfprintf_r+0x658>
 8009bc6:	bf00      	nop
 8009bc8:	0800ff3c 	.word	0x0800ff3c
 8009bcc:	0800ff2c 	.word	0x0800ff2c

08009bd0 <__ssvfscanf_r>:
 8009bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd4:	ed2d 8b02 	vpush	{d8}
 8009bd8:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
 8009bdc:	461e      	mov	r6, r3
 8009bde:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8009be2:	af02      	add	r7, sp, #8
 8009be4:	049d      	lsls	r5, r3, #18
 8009be6:	ee08 0a10 	vmov	s16, r0
 8009bea:	460c      	mov	r4, r1
 8009bec:	617a      	str	r2, [r7, #20]
 8009bee:	d406      	bmi.n	8009bfe <__ssvfscanf_r+0x2e>
 8009bf0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009bf4:	818b      	strh	r3, [r1, #12]
 8009bf6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009bf8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009bfc:	664b      	str	r3, [r1, #100]	; 0x64
 8009bfe:	2300      	movs	r3, #0
 8009c00:	e9c7 3307 	strd	r3, r3, [r7, #28]
 8009c04:	61bb      	str	r3, [r7, #24]
 8009c06:	637b      	str	r3, [r7, #52]	; 0x34
 8009c08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8009c0c:	697a      	ldr	r2, [r7, #20]
 8009c0e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009c12:	617a      	str	r2, [r7, #20]
 8009c14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	f000 80d6 	beq.w	8009dc8 <__ssvfscanf_r+0x1f8>
 8009c1c:	4a85      	ldr	r2, [pc, #532]	; (8009e34 <__ssvfscanf_r+0x264>)
 8009c1e:	f813 8002 	ldrb.w	r8, [r3, r2]
 8009c22:	f018 0808 	ands.w	r8, r8, #8
 8009c26:	d019      	beq.n	8009c5c <__ssvfscanf_r+0x8c>
 8009c28:	6863      	ldr	r3, [r4, #4]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	dd0e      	ble.n	8009c4c <__ssvfscanf_r+0x7c>
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	4980      	ldr	r1, [pc, #512]	; (8009e34 <__ssvfscanf_r+0x264>)
 8009c32:	781a      	ldrb	r2, [r3, #0]
 8009c34:	5c8a      	ldrb	r2, [r1, r2]
 8009c36:	0710      	lsls	r0, r2, #28
 8009c38:	d5e8      	bpl.n	8009c0c <__ssvfscanf_r+0x3c>
 8009c3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c3c:	3201      	adds	r2, #1
 8009c3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009c40:	6862      	ldr	r2, [r4, #4]
 8009c42:	3301      	adds	r3, #1
 8009c44:	3a01      	subs	r2, #1
 8009c46:	6062      	str	r2, [r4, #4]
 8009c48:	6023      	str	r3, [r4, #0]
 8009c4a:	e7ed      	b.n	8009c28 <__ssvfscanf_r+0x58>
 8009c4c:	ee18 0a10 	vmov	r0, s16
 8009c50:	4621      	mov	r1, r4
 8009c52:	f004 f8d7 	bl	800de04 <__ssrefill_r>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	d0e9      	beq.n	8009c2e <__ssvfscanf_r+0x5e>
 8009c5a:	e7d7      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 8009c5c:	2b25      	cmp	r3, #37	; 0x25
 8009c5e:	d165      	bne.n	8009d2c <__ssvfscanf_r+0x15c>
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
 8009c66:	46c1      	mov	r9, r8
 8009c68:	220a      	movs	r2, #10
 8009c6a:	6979      	ldr	r1, [r7, #20]
 8009c6c:	781d      	ldrb	r5, [r3, #0]
 8009c6e:	3101      	adds	r1, #1
 8009c70:	6179      	str	r1, [r7, #20]
 8009c72:	f1a5 0125 	sub.w	r1, r5, #37	; 0x25
 8009c76:	2955      	cmp	r1, #85	; 0x55
 8009c78:	f200 816e 	bhi.w	8009f58 <__ssvfscanf_r+0x388>
 8009c7c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009c80:	016c0056 	.word	0x016c0056
 8009c84:	016c016c 	.word	0x016c016c
 8009c88:	007d016c 	.word	0x007d016c
 8009c8c:	016c016c 	.word	0x016c016c
 8009c90:	016c016c 	.word	0x016c016c
 8009c94:	00ba016c 	.word	0x00ba016c
 8009c98:	00ba00ba 	.word	0x00ba00ba
 8009c9c:	00ba00ba 	.word	0x00ba00ba
 8009ca0:	00ba00ba 	.word	0x00ba00ba
 8009ca4:	00ba00ba 	.word	0x00ba00ba
 8009ca8:	016c00ba 	.word	0x016c00ba
 8009cac:	016c016c 	.word	0x016c016c
 8009cb0:	016c016c 	.word	0x016c016c
 8009cb4:	016c016c 	.word	0x016c016c
 8009cb8:	016c00e0 	.word	0x016c00e0
 8009cbc:	00c40104 	.word	0x00c40104
 8009cc0:	00e000e0 	.word	0x00e000e0
 8009cc4:	016c00e0 	.word	0x016c00e0
 8009cc8:	016c016c 	.word	0x016c016c
 8009ccc:	00a1016c 	.word	0x00a1016c
 8009cd0:	016c016c 	.word	0x016c016c
 8009cd4:	016c00c8 	.word	0x016c00c8
 8009cd8:	016c016c 	.word	0x016c016c
 8009cdc:	016c00f6 	.word	0x016c00f6
 8009ce0:	016c016c 	.word	0x016c016c
 8009ce4:	00d4016c 	.word	0x00d4016c
 8009ce8:	016c016c 	.word	0x016c016c
 8009cec:	016c00fa 	.word	0x016c00fa
 8009cf0:	016c016c 	.word	0x016c016c
 8009cf4:	016c016c 	.word	0x016c016c
 8009cf8:	016c00e0 	.word	0x016c00e0
 8009cfc:	00c60106 	.word	0x00c60106
 8009d00:	00e000e0 	.word	0x00e000e0
 8009d04:	009400e0 	.word	0x009400e0
 8009d08:	00a1012e 	.word	0x00a1012e
 8009d0c:	0086016c 	.word	0x0086016c
 8009d10:	010d00ad 	.word	0x010d00ad
 8009d14:	010a00ca 	.word	0x010a00ca
 8009d18:	016c016c 	.word	0x016c016c
 8009d1c:	00a900f8 	.word	0x00a900f8
 8009d20:	016c00d0 	.word	0x016c00d0
 8009d24:	00d4016c 	.word	0x00d4016c
 8009d28:	00a9016c 	.word	0x00a9016c
 8009d2c:	6863      	ldr	r3, [r4, #4]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	dd0f      	ble.n	8009d52 <__ssvfscanf_r+0x182>
 8009d32:	6823      	ldr	r3, [r4, #0]
 8009d34:	697a      	ldr	r2, [r7, #20]
 8009d36:	7819      	ldrb	r1, [r3, #0]
 8009d38:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8009d3c:	4291      	cmp	r1, r2
 8009d3e:	d143      	bne.n	8009dc8 <__ssvfscanf_r+0x1f8>
 8009d40:	6862      	ldr	r2, [r4, #4]
 8009d42:	3301      	adds	r3, #1
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d48:	3a01      	subs	r2, #1
 8009d4a:	6062      	str	r2, [r4, #4]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d50:	e75c      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 8009d52:	ee18 0a10 	vmov	r0, s16
 8009d56:	4621      	mov	r1, r4
 8009d58:	f004 f854 	bl	800de04 <__ssrefill_r>
 8009d5c:	2800      	cmp	r0, #0
 8009d5e:	d0e8      	beq.n	8009d32 <__ssvfscanf_r+0x162>
 8009d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d62:	b113      	cbz	r3, 8009d6a <__ssvfscanf_r+0x19a>
 8009d64:	89a3      	ldrh	r3, [r4, #12]
 8009d66:	065b      	lsls	r3, r3, #25
 8009d68:	d52e      	bpl.n	8009dc8 <__ssvfscanf_r+0x1f8>
 8009d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f040 80f8 	bne.w	8009f62 <__ssvfscanf_r+0x392>
 8009d72:	f04f 33ff 	mov.w	r3, #4294967295
 8009d76:	627b      	str	r3, [r7, #36]	; 0x24
 8009d78:	e103      	b.n	8009f82 <__ssvfscanf_r+0x3b2>
 8009d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d7c:	ea53 0309 	orrs.w	r3, r3, r9
 8009d80:	633b      	str	r3, [r7, #48]	; 0x30
 8009d82:	d121      	bne.n	8009dc8 <__ssvfscanf_r+0x1f8>
 8009d84:	f04f 0910 	mov.w	r9, #16
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	e76e      	b.n	8009c6a <__ssvfscanf_r+0x9a>
 8009d8c:	f019 0f0f 	tst.w	r9, #15
 8009d90:	d11a      	bne.n	8009dc8 <__ssvfscanf_r+0x1f8>
 8009d92:	7859      	ldrb	r1, [r3, #1]
 8009d94:	296c      	cmp	r1, #108	; 0x6c
 8009d96:	d104      	bne.n	8009da2 <__ssvfscanf_r+0x1d2>
 8009d98:	3302      	adds	r3, #2
 8009d9a:	617b      	str	r3, [r7, #20]
 8009d9c:	f049 0902 	orr.w	r9, r9, #2
 8009da0:	e7f2      	b.n	8009d88 <__ssvfscanf_r+0x1b8>
 8009da2:	f049 0901 	orr.w	r9, r9, #1
 8009da6:	e7ef      	b.n	8009d88 <__ssvfscanf_r+0x1b8>
 8009da8:	f019 0f0f 	tst.w	r9, #15
 8009dac:	d10c      	bne.n	8009dc8 <__ssvfscanf_r+0x1f8>
 8009dae:	7859      	ldrb	r1, [r3, #1]
 8009db0:	2968      	cmp	r1, #104	; 0x68
 8009db2:	bf03      	ittte	eq
 8009db4:	3302      	addeq	r3, #2
 8009db6:	617b      	streq	r3, [r7, #20]
 8009db8:	f049 0908 	orreq.w	r9, r9, #8
 8009dbc:	f049 0904 	orrne.w	r9, r9, #4
 8009dc0:	e7e2      	b.n	8009d88 <__ssvfscanf_r+0x1b8>
 8009dc2:	f019 0f0f 	tst.w	r9, #15
 8009dc6:	d0e9      	beq.n	8009d9c <__ssvfscanf_r+0x1cc>
 8009dc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	f040 80d4 	bne.w	8009f78 <__ssvfscanf_r+0x3a8>
 8009dd0:	e0d7      	b.n	8009f82 <__ssvfscanf_r+0x3b2>
 8009dd2:	f019 0f0f 	tst.w	r9, #15
 8009dd6:	d0d7      	beq.n	8009d88 <__ssvfscanf_r+0x1b8>
 8009dd8:	e7f6      	b.n	8009dc8 <__ssvfscanf_r+0x1f8>
 8009dda:	f019 038f 	ands.w	r3, r9, #143	; 0x8f
 8009dde:	d1f3      	bne.n	8009dc8 <__ssvfscanf_r+0x1f8>
 8009de0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009de2:	b921      	cbnz	r1, 8009dee <__ssvfscanf_r+0x21e>
 8009de4:	b082      	sub	sp, #8
 8009de6:	a902      	add	r1, sp, #8
 8009de8:	e9c1 3300 	strd	r3, r3, [r1]
 8009dec:	6379      	str	r1, [r7, #52]	; 0x34
 8009dee:	f049 0980 	orr.w	r9, r9, #128	; 0x80
 8009df2:	e7c9      	b.n	8009d88 <__ssvfscanf_r+0x1b8>
 8009df4:	f019 0f8f 	tst.w	r9, #143	; 0x8f
 8009df8:	d1e6      	bne.n	8009dc8 <__ssvfscanf_r+0x1f8>
 8009dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dfc:	fb02 5503 	mla	r5, r2, r3, r5
 8009e00:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8009e04:	633b      	str	r3, [r7, #48]	; 0x30
 8009e06:	e7bf      	b.n	8009d88 <__ssvfscanf_r+0x1b8>
 8009e08:	f049 0901 	orr.w	r9, r9, #1
 8009e0c:	4b0a      	ldr	r3, [pc, #40]	; (8009e38 <__ssvfscanf_r+0x268>)
 8009e0e:	e008      	b.n	8009e22 <__ssvfscanf_r+0x252>
 8009e10:	f049 0901 	orr.w	r9, r9, #1
 8009e14:	4b09      	ldr	r3, [pc, #36]	; (8009e3c <__ssvfscanf_r+0x26c>)
 8009e16:	61bb      	str	r3, [r7, #24]
 8009e18:	2308      	movs	r3, #8
 8009e1a:	61fb      	str	r3, [r7, #28]
 8009e1c:	2503      	movs	r5, #3
 8009e1e:	e010      	b.n	8009e42 <__ssvfscanf_r+0x272>
 8009e20:	4b06      	ldr	r3, [pc, #24]	; (8009e3c <__ssvfscanf_r+0x26c>)
 8009e22:	61bb      	str	r3, [r7, #24]
 8009e24:	230a      	movs	r3, #10
 8009e26:	e7f8      	b.n	8009e1a <__ssvfscanf_r+0x24a>
 8009e28:	f449 7900 	orr.w	r9, r9, #512	; 0x200
 8009e2c:	4b03      	ldr	r3, [pc, #12]	; (8009e3c <__ssvfscanf_r+0x26c>)
 8009e2e:	61bb      	str	r3, [r7, #24]
 8009e30:	2310      	movs	r3, #16
 8009e32:	e7f2      	b.n	8009e1a <__ssvfscanf_r+0x24a>
 8009e34:	0800ff75 	.word	0x0800ff75
 8009e38:	080087ed 	.word	0x080087ed
 8009e3c:	0800db5d 	.word	0x0800db5d
 8009e40:	2504      	movs	r5, #4
 8009e42:	6863      	ldr	r3, [r4, #4]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	dd4d      	ble.n	8009ee4 <__ssvfscanf_r+0x314>
 8009e48:	f019 0f40 	tst.w	r9, #64	; 0x40
 8009e4c:	d105      	bne.n	8009e5a <__ssvfscanf_r+0x28a>
 8009e4e:	6823      	ldr	r3, [r4, #0]
 8009e50:	49a9      	ldr	r1, [pc, #676]	; (800a0f8 <__ssvfscanf_r+0x528>)
 8009e52:	781a      	ldrb	r2, [r3, #0]
 8009e54:	5c52      	ldrb	r2, [r2, r1]
 8009e56:	0711      	lsls	r1, r2, #28
 8009e58:	d44c      	bmi.n	8009ef4 <__ssvfscanf_r+0x324>
 8009e5a:	3d01      	subs	r5, #1
 8009e5c:	2d03      	cmp	r5, #3
 8009e5e:	d85c      	bhi.n	8009f1a <__ssvfscanf_r+0x34a>
 8009e60:	e8df f015 	tbh	[pc, r5, lsl #1]
 8009e64:	039201d4 	.word	0x039201d4
 8009e68:	062b0538 	.word	0x062b0538
 8009e6c:	f049 0901 	orr.w	r9, r9, #1
 8009e70:	2502      	movs	r5, #2
 8009e72:	e7e6      	b.n	8009e42 <__ssvfscanf_r+0x272>
 8009e74:	6979      	ldr	r1, [r7, #20]
 8009e76:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8009e7a:	f002 fee9 	bl	800cc50 <__sccl>
 8009e7e:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 8009e82:	6178      	str	r0, [r7, #20]
 8009e84:	2501      	movs	r5, #1
 8009e86:	e7dc      	b.n	8009e42 <__ssvfscanf_r+0x272>
 8009e88:	f049 0901 	orr.w	r9, r9, #1
 8009e8c:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 8009e90:	2500      	movs	r5, #0
 8009e92:	e7d6      	b.n	8009e42 <__ssvfscanf_r+0x272>
 8009e94:	f449 7908 	orr.w	r9, r9, #544	; 0x220
 8009e98:	e7c8      	b.n	8009e2c <__ssvfscanf_r+0x25c>
 8009e9a:	f019 0f10 	tst.w	r9, #16
 8009e9e:	f47f aeb5 	bne.w	8009c0c <__ssvfscanf_r+0x3c>
 8009ea2:	f019 0f08 	tst.w	r9, #8
 8009ea6:	f856 3b04 	ldr.w	r3, [r6], #4
 8009eaa:	d002      	beq.n	8009eb2 <__ssvfscanf_r+0x2e2>
 8009eac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009eae:	701a      	strb	r2, [r3, #0]
 8009eb0:	e6ac      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 8009eb2:	f019 0f04 	tst.w	r9, #4
 8009eb6:	d002      	beq.n	8009ebe <__ssvfscanf_r+0x2ee>
 8009eb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009eba:	801a      	strh	r2, [r3, #0]
 8009ebc:	e6a6      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 8009ebe:	f019 0f01 	tst.w	r9, #1
 8009ec2:	d002      	beq.n	8009eca <__ssvfscanf_r+0x2fa>
 8009ec4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ec6:	601a      	str	r2, [r3, #0]
 8009ec8:	e6a0      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 8009eca:	f019 0f02 	tst.w	r9, #2
 8009ece:	d0f9      	beq.n	8009ec4 <__ssvfscanf_r+0x2f4>
 8009ed0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ed2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ed4:	17d2      	asrs	r2, r2, #31
 8009ed6:	e9c3 1200 	strd	r1, r2, [r3]
 8009eda:	e697      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 8009edc:	4b87      	ldr	r3, [pc, #540]	; (800a0fc <__ssvfscanf_r+0x52c>)
 8009ede:	61bb      	str	r3, [r7, #24]
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	e79a      	b.n	8009e1a <__ssvfscanf_r+0x24a>
 8009ee4:	ee18 0a10 	vmov	r0, s16
 8009ee8:	4621      	mov	r1, r4
 8009eea:	f003 ff8b 	bl	800de04 <__ssrefill_r>
 8009eee:	2800      	cmp	r0, #0
 8009ef0:	d0aa      	beq.n	8009e48 <__ssvfscanf_r+0x278>
 8009ef2:	e735      	b.n	8009d60 <__ssvfscanf_r+0x190>
 8009ef4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ef6:	3201      	adds	r2, #1
 8009ef8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009efa:	6862      	ldr	r2, [r4, #4]
 8009efc:	3a01      	subs	r2, #1
 8009efe:	2a00      	cmp	r2, #0
 8009f00:	6062      	str	r2, [r4, #4]
 8009f02:	dd02      	ble.n	8009f0a <__ssvfscanf_r+0x33a>
 8009f04:	3301      	adds	r3, #1
 8009f06:	6023      	str	r3, [r4, #0]
 8009f08:	e7a1      	b.n	8009e4e <__ssvfscanf_r+0x27e>
 8009f0a:	ee18 0a10 	vmov	r0, s16
 8009f0e:	4621      	mov	r1, r4
 8009f10:	f003 ff78 	bl	800de04 <__ssrefill_r>
 8009f14:	2800      	cmp	r0, #0
 8009f16:	d09a      	beq.n	8009e4e <__ssvfscanf_r+0x27e>
 8009f18:	e722      	b.n	8009d60 <__ssvfscanf_r+0x190>
 8009f1a:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 8009f1c:	2d01      	cmp	r5, #1
 8009f1e:	bf38      	it	cc
 8009f20:	2501      	movcc	r5, #1
 8009f22:	f019 0801 	ands.w	r8, r9, #1
 8009f26:	f009 0b10 	and.w	fp, r9, #16
 8009f2a:	f000 80f7 	beq.w	800a11c <__ssvfscanf_r+0x54c>
 8009f2e:	f1bb 0f00 	cmp.w	fp, #0
 8009f32:	f040 80b5 	bne.w	800a0a0 <__ssvfscanf_r+0x4d0>
 8009f36:	4633      	mov	r3, r6
 8009f38:	f019 0f80 	tst.w	r9, #128	; 0x80
 8009f3c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f40:	633b      	str	r3, [r7, #48]	; 0x30
 8009f42:	f000 80b4 	beq.w	800a0ae <__ssvfscanf_r+0x4de>
 8009f46:	b13e      	cbz	r6, 8009f58 <__ssvfscanf_r+0x388>
 8009f48:	2080      	movs	r0, #128	; 0x80
 8009f4a:	f7fe f8b7 	bl	80080bc <malloc>
 8009f4e:	4680      	mov	r8, r0
 8009f50:	b9f8      	cbnz	r0, 8009f92 <__ssvfscanf_r+0x3c2>
 8009f52:	f04f 33ff 	mov.w	r3, #4294967295
 8009f56:	627b      	str	r3, [r7, #36]	; 0x24
 8009f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f5a:	b193      	cbz	r3, 8009f82 <__ssvfscanf_r+0x3b2>
 8009f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f5e:	3301      	adds	r3, #1
 8009f60:	d10a      	bne.n	8009f78 <__ssvfscanf_r+0x3a8>
 8009f62:	2400      	movs	r4, #0
 8009f64:	4626      	mov	r6, r4
 8009f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f68:	681d      	ldr	r5, [r3, #0]
 8009f6a:	88db      	ldrh	r3, [r3, #6]
 8009f6c:	42a3      	cmp	r3, r4
 8009f6e:	f300 87c4 	bgt.w	800aefa <__ssvfscanf_r+0x132a>
 8009f72:	f04f 33ff 	mov.w	r3, #4294967295
 8009f76:	627b      	str	r3, [r7, #36]	; 0x24
 8009f78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f7a:	6818      	ldr	r0, [r3, #0]
 8009f7c:	b108      	cbz	r0, 8009f82 <__ssvfscanf_r+0x3b2>
 8009f7e:	f7fe f8a5 	bl	80080cc <free>
 8009f82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f84:	f507 772d 	add.w	r7, r7, #692	; 0x2b4
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	ecbd 8b02 	vpop	{d8}
 8009f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f94:	6030      	str	r0, [r6, #0]
 8009f96:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8009f9a:	889b      	ldrh	r3, [r3, #4]
 8009f9c:	4599      	cmp	r9, r3
 8009f9e:	d312      	bcc.n	8009fc6 <__ssvfscanf_r+0x3f6>
 8009fa0:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d8d4      	bhi.n	8009f52 <__ssvfscanf_r+0x382>
 8009fa8:	3308      	adds	r3, #8
 8009faa:	fa1f fa83 	uxth.w	sl, r3
 8009fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fb0:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8009fb4:	6818      	ldr	r0, [r3, #0]
 8009fb6:	f002 fc67 	bl	800c888 <realloc>
 8009fba:	2800      	cmp	r0, #0
 8009fbc:	d0c9      	beq.n	8009f52 <__ssvfscanf_r+0x382>
 8009fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fc0:	6018      	str	r0, [r3, #0]
 8009fc2:	f8a3 a004 	strh.w	sl, [r3, #4]
 8009fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fc8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f109 0201 	add.w	r2, r9, #1
 8009fd0:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 8009fd4:	46b2      	mov	sl, r6
 8009fd6:	80ca      	strh	r2, [r1, #6]
 8009fd8:	4646      	mov	r6, r8
 8009fda:	f04f 0920 	mov.w	r9, #32
 8009fde:	2200      	movs	r2, #0
 8009fe0:	62ba      	str	r2, [r7, #40]	; 0x28
 8009fe2:	f001 ff71 	bl	800bec8 <__locale_mb_cur_max>
 8009fe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009fe8:	4290      	cmp	r0, r2
 8009fea:	f43f aeb9 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 8009fee:	6821      	ldr	r1, [r4, #0]
 8009ff0:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
 8009ff4:	f811 0b01 	ldrb.w	r0, [r1], #1
 8009ff8:	f80c 0002 	strb.w	r0, [ip, r2]
 8009ffc:	1c53      	adds	r3, r2, #1
 8009ffe:	6862      	ldr	r2, [r4, #4]
 800a000:	3a01      	subs	r2, #1
 800a002:	e9c4 1200 	strd	r1, r2, [r4]
 800a006:	6a3a      	ldr	r2, [r7, #32]
 800a008:	2a03      	cmp	r2, #3
 800a00a:	d102      	bne.n	800a012 <__ssvfscanf_r+0x442>
 800a00c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a00e:	2a04      	cmp	r2, #4
 800a010:	d007      	beq.n	800a022 <__ssvfscanf_r+0x452>
 800a012:	2208      	movs	r2, #8
 800a014:	2100      	movs	r1, #0
 800a016:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800a01a:	62bb      	str	r3, [r7, #40]	; 0x28
 800a01c:	f7fe fa9a 	bl	8008554 <memset>
 800a020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a022:	62bb      	str	r3, [r7, #40]	; 0x28
 800a024:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a028:	9200      	str	r2, [sp, #0]
 800a02a:	ee18 0a10 	vmov	r0, s16
 800a02e:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800a032:	4631      	mov	r1, r6
 800a034:	f001 ff68 	bl	800bf08 <_mbrtowc_r>
 800a038:	1c42      	adds	r2, r0, #1
 800a03a:	6238      	str	r0, [r7, #32]
 800a03c:	f43f ae90 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 800a040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a042:	2800      	cmp	r0, #0
 800a044:	d137      	bne.n	800a0b6 <__ssvfscanf_r+0x4e6>
 800a046:	f1bb 0f00 	cmp.w	fp, #0
 800a04a:	d101      	bne.n	800a050 <__ssvfscanf_r+0x480>
 800a04c:	f8c6 b000 	str.w	fp, [r6]
 800a050:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a052:	441a      	add	r2, r3
 800a054:	6a3b      	ldr	r3, [r7, #32]
 800a056:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a058:	2b03      	cmp	r3, #3
 800a05a:	d102      	bne.n	800a062 <__ssvfscanf_r+0x492>
 800a05c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a05e:	2b04      	cmp	r3, #4
 800a060:	d000      	beq.n	800a064 <__ssvfscanf_r+0x494>
 800a062:	3d01      	subs	r5, #1
 800a064:	f1bb 0f00 	cmp.w	fp, #0
 800a068:	d118      	bne.n	800a09c <__ssvfscanf_r+0x4cc>
 800a06a:	f1ba 0f00 	cmp.w	sl, #0
 800a06e:	d014      	beq.n	800a09a <__ssvfscanf_r+0x4ca>
 800a070:	eba6 0308 	sub.w	r3, r6, r8
 800a074:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 800a078:	d80f      	bhi.n	800a09a <__ssvfscanf_r+0x4ca>
 800a07a:	4640      	mov	r0, r8
 800a07c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a080:	62bb      	str	r3, [r7, #40]	; 0x28
 800a082:	f002 fc01 	bl	800c888 <realloc>
 800a086:	4680      	mov	r8, r0
 800a088:	2800      	cmp	r0, #0
 800a08a:	f43f af62 	beq.w	8009f52 <__ssvfscanf_r+0x382>
 800a08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a090:	f8ca 0000 	str.w	r0, [sl]
 800a094:	18c6      	adds	r6, r0, r3
 800a096:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800a09a:	3604      	adds	r6, #4
 800a09c:	2200      	movs	r2, #0
 800a09e:	e00e      	b.n	800a0be <__ssvfscanf_r+0x4ee>
 800a0a0:	f04f 0900 	mov.w	r9, #0
 800a0a4:	633e      	str	r6, [r7, #48]	; 0x30
 800a0a6:	46c8      	mov	r8, r9
 800a0a8:	46ca      	mov	sl, r9
 800a0aa:	464e      	mov	r6, r9
 800a0ac:	e797      	b.n	8009fde <__ssvfscanf_r+0x40e>
 800a0ae:	46d9      	mov	r9, fp
 800a0b0:	46d8      	mov	r8, fp
 800a0b2:	46da      	mov	sl, fp
 800a0b4:	e793      	b.n	8009fde <__ssvfscanf_r+0x40e>
 800a0b6:	6a3a      	ldr	r2, [r7, #32]
 800a0b8:	3202      	adds	r2, #2
 800a0ba:	d1c9      	bne.n	800a050 <__ssvfscanf_r+0x480>
 800a0bc:	461a      	mov	r2, r3
 800a0be:	6863      	ldr	r3, [r4, #4]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	dc15      	bgt.n	800a0f0 <__ssvfscanf_r+0x520>
 800a0c4:	ee18 0a10 	vmov	r0, s16
 800a0c8:	4621      	mov	r1, r4
 800a0ca:	62ba      	str	r2, [r7, #40]	; 0x28
 800a0cc:	f003 fe9a 	bl	800de04 <__ssrefill_r>
 800a0d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0d2:	b168      	cbz	r0, 800a0f0 <__ssvfscanf_r+0x520>
 800a0d4:	2a00      	cmp	r2, #0
 800a0d6:	f47f ae43 	bne.w	8009d60 <__ssvfscanf_r+0x190>
 800a0da:	f1ba 0f00 	cmp.w	sl, #0
 800a0de:	d10f      	bne.n	800a100 <__ssvfscanf_r+0x530>
 800a0e0:	f1bb 0f00 	cmp.w	fp, #0
 800a0e4:	d102      	bne.n	800a0ec <__ssvfscanf_r+0x51c>
 800a0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	627b      	str	r3, [r7, #36]	; 0x24
 800a0ec:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 800a0ee:	e58d      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 800a0f0:	2d00      	cmp	r5, #0
 800a0f2:	f47f af75 	bne.w	8009fe0 <__ssvfscanf_r+0x410>
 800a0f6:	e7f0      	b.n	800a0da <__ssvfscanf_r+0x50a>
 800a0f8:	0800ff75 	.word	0x0800ff75
 800a0fc:	080087ed 	.word	0x080087ed
 800a100:	eba6 0108 	sub.w	r1, r6, r8
 800a104:	ebb9 0fa1 	cmp.w	r9, r1, asr #2
 800a108:	d9ea      	bls.n	800a0e0 <__ssvfscanf_r+0x510>
 800a10a:	f8da 0000 	ldr.w	r0, [sl]
 800a10e:	f002 fbbb 	bl	800c888 <realloc>
 800a112:	2800      	cmp	r0, #0
 800a114:	d0e4      	beq.n	800a0e0 <__ssvfscanf_r+0x510>
 800a116:	f8ca 0000 	str.w	r0, [sl]
 800a11a:	e7e1      	b.n	800a0e0 <__ssvfscanf_r+0x510>
 800a11c:	f1bb 0f00 	cmp.w	fp, #0
 800a120:	d01b      	beq.n	800a15a <__ssvfscanf_r+0x58a>
 800a122:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a126:	429d      	cmp	r5, r3
 800a128:	dd11      	ble.n	800a14e <__ssvfscanf_r+0x57e>
 800a12a:	4498      	add	r8, r3
 800a12c:	1aed      	subs	r5, r5, r3
 800a12e:	4413      	add	r3, r2
 800a130:	ee18 0a10 	vmov	r0, s16
 800a134:	6023      	str	r3, [r4, #0]
 800a136:	4621      	mov	r1, r4
 800a138:	f003 fe64 	bl	800de04 <__ssrefill_r>
 800a13c:	2800      	cmp	r0, #0
 800a13e:	d0f0      	beq.n	800a122 <__ssvfscanf_r+0x552>
 800a140:	f1b8 0f00 	cmp.w	r8, #0
 800a144:	f43f ae0c 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 800a148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a14a:	4443      	add	r3, r8
 800a14c:	e5ff      	b.n	8009d4e <__ssvfscanf_r+0x17e>
 800a14e:	1b5b      	subs	r3, r3, r5
 800a150:	442a      	add	r2, r5
 800a152:	44a8      	add	r8, r5
 800a154:	6063      	str	r3, [r4, #4]
 800a156:	6022      	str	r2, [r4, #0]
 800a158:	e7f6      	b.n	800a148 <__ssvfscanf_r+0x578>
 800a15a:	46b0      	mov	r8, r6
 800a15c:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 800a160:	f858 6b04 	ldr.w	r6, [r8], #4
 800a164:	d031      	beq.n	800a1ca <__ssvfscanf_r+0x5fa>
 800a166:	2e00      	cmp	r6, #0
 800a168:	f43f ae2e 	beq.w	8009dc8 <__ssvfscanf_r+0x1f8>
 800a16c:	4628      	mov	r0, r5
 800a16e:	f7fd ffa5 	bl	80080bc <malloc>
 800a172:	4682      	mov	sl, r0
 800a174:	2800      	cmp	r0, #0
 800a176:	f43f adf8 	beq.w	8009d6a <__ssvfscanf_r+0x19a>
 800a17a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a17c:	6030      	str	r0, [r6, #0]
 800a17e:	f8b3 b006 	ldrh.w	fp, [r3, #6]
 800a182:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 800a186:	45cb      	cmp	fp, r9
 800a188:	d315      	bcc.n	800a1b6 <__ssvfscanf_r+0x5e6>
 800a18a:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800a18e:	4599      	cmp	r9, r3
 800a190:	f63f aee7 	bhi.w	8009f62 <__ssvfscanf_r+0x392>
 800a194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a196:	f109 0908 	add.w	r9, r9, #8
 800a19a:	fa1f f989 	uxth.w	r9, r9
 800a19e:	6818      	ldr	r0, [r3, #0]
 800a1a0:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800a1a4:	f002 fb70 	bl	800c888 <realloc>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	f43f aeda 	beq.w	8009f62 <__ssvfscanf_r+0x392>
 800a1ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1b0:	6018      	str	r0, [r3, #0]
 800a1b2:	f8a3 9004 	strh.w	r9, [r3, #4]
 800a1b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f10b 0201 	add.w	r2, fp, #1
 800a1c0:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 800a1c4:	46b1      	mov	r9, r6
 800a1c6:	80ca      	strh	r2, [r1, #6]
 800a1c8:	4656      	mov	r6, sl
 800a1ca:	4631      	mov	r1, r6
 800a1cc:	ee18 0a10 	vmov	r0, s16
 800a1d0:	9400      	str	r4, [sp, #0]
 800a1d2:	462b      	mov	r3, r5
 800a1d4:	2201      	movs	r2, #1
 800a1d6:	f003 fe32 	bl	800de3e <_sfread_r>
 800a1da:	4606      	mov	r6, r0
 800a1dc:	2800      	cmp	r0, #0
 800a1de:	f43f adbf 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 800a1e2:	f1b9 0f00 	cmp.w	r9, #0
 800a1e6:	d009      	beq.n	800a1fc <__ssvfscanf_r+0x62c>
 800a1e8:	4285      	cmp	r5, r0
 800a1ea:	d907      	bls.n	800a1fc <__ssvfscanf_r+0x62c>
 800a1ec:	4601      	mov	r1, r0
 800a1ee:	f8d9 0000 	ldr.w	r0, [r9]
 800a1f2:	f002 fb49 	bl	800c888 <realloc>
 800a1f6:	b108      	cbz	r0, 800a1fc <__ssvfscanf_r+0x62c>
 800a1f8:	f8c9 0000 	str.w	r0, [r9]
 800a1fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1fe:	4433      	add	r3, r6
 800a200:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a204:	3301      	adds	r3, #1
 800a206:	627b      	str	r3, [r7, #36]	; 0x24
 800a208:	4646      	mov	r6, r8
 800a20a:	e4ff      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 800a20c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a20e:	2b00      	cmp	r3, #0
 800a210:	bf08      	it	eq
 800a212:	f04f 33ff 	moveq.w	r3, #4294967295
 800a216:	f019 0501 	ands.w	r5, r9, #1
 800a21a:	633b      	str	r3, [r7, #48]	; 0x30
 800a21c:	f009 0b10 	and.w	fp, r9, #16
 800a220:	f000 8107 	beq.w	800a432 <__ssvfscanf_r+0x862>
 800a224:	f1bb 0f00 	cmp.w	fp, #0
 800a228:	f040 80a7 	bne.w	800a37a <__ssvfscanf_r+0x7aa>
 800a22c:	4633      	mov	r3, r6
 800a22e:	f019 0f80 	tst.w	r9, #128	; 0x80
 800a232:	f853 5b04 	ldr.w	r5, [r3], #4
 800a236:	613b      	str	r3, [r7, #16]
 800a238:	f000 80a8 	beq.w	800a38c <__ssvfscanf_r+0x7bc>
 800a23c:	2d00      	cmp	r5, #0
 800a23e:	f43f ae8b 	beq.w	8009f58 <__ssvfscanf_r+0x388>
 800a242:	2080      	movs	r0, #128	; 0x80
 800a244:	f7fd ff3a 	bl	80080bc <malloc>
 800a248:	4680      	mov	r8, r0
 800a24a:	2800      	cmp	r0, #0
 800a24c:	f43f ae81 	beq.w	8009f52 <__ssvfscanf_r+0x382>
 800a250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a252:	6028      	str	r0, [r5, #0]
 800a254:	88de      	ldrh	r6, [r3, #6]
 800a256:	889b      	ldrh	r3, [r3, #4]
 800a258:	429e      	cmp	r6, r3
 800a25a:	d314      	bcc.n	800a286 <__ssvfscanf_r+0x6b6>
 800a25c:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 800a260:	4293      	cmp	r3, r2
 800a262:	f63f ae76 	bhi.w	8009f52 <__ssvfscanf_r+0x382>
 800a266:	3308      	adds	r3, #8
 800a268:	fa1f f983 	uxth.w	r9, r3
 800a26c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a26e:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800a272:	6818      	ldr	r0, [r3, #0]
 800a274:	f002 fb08 	bl	800c888 <realloc>
 800a278:	2800      	cmp	r0, #0
 800a27a:	f43f ae6a 	beq.w	8009f52 <__ssvfscanf_r+0x382>
 800a27e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a280:	6018      	str	r0, [r3, #0]
 800a282:	f8a3 9004 	strh.w	r9, [r3, #4]
 800a286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a288:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	62bd      	str	r5, [r7, #40]	; 0x28
 800a28e:	1c72      	adds	r2, r6, #1
 800a290:	f843 5026 	str.w	r5, [r3, r6, lsl #2]
 800a294:	80ca      	strh	r2, [r1, #6]
 800a296:	4645      	mov	r5, r8
 800a298:	f04f 0a20 	mov.w	sl, #32
 800a29c:	2600      	movs	r6, #0
 800a29e:	f001 fe13 	bl	800bec8 <__locale_mb_cur_max>
 800a2a2:	42b0      	cmp	r0, r6
 800a2a4:	f43f ad5c 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 800a2a8:	6823      	ldr	r3, [r4, #0]
 800a2aa:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800a2ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2b2:	558a      	strb	r2, [r1, r6]
 800a2b4:	6862      	ldr	r2, [r4, #4]
 800a2b6:	3a01      	subs	r2, #1
 800a2b8:	e9c4 3200 	strd	r3, r2, [r4]
 800a2bc:	6a3b      	ldr	r3, [r7, #32]
 800a2be:	2b03      	cmp	r3, #3
 800a2c0:	f106 0901 	add.w	r9, r6, #1
 800a2c4:	d102      	bne.n	800a2cc <__ssvfscanf_r+0x6fc>
 800a2c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2c8:	2b04      	cmp	r3, #4
 800a2ca:	d005      	beq.n	800a2d8 <__ssvfscanf_r+0x708>
 800a2cc:	2208      	movs	r2, #8
 800a2ce:	2100      	movs	r1, #0
 800a2d0:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800a2d4:	f7fe f93e 	bl	8008554 <memset>
 800a2d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a2dc:	9300      	str	r3, [sp, #0]
 800a2de:	ee18 0a10 	vmov	r0, s16
 800a2e2:	464b      	mov	r3, r9
 800a2e4:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800a2e8:	4629      	mov	r1, r5
 800a2ea:	f001 fe0d 	bl	800bf08 <_mbrtowc_r>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	6238      	str	r0, [r7, #32]
 800a2f2:	1c58      	adds	r0, r3, #1
 800a2f4:	f43f ad34 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d14c      	bne.n	800a396 <__ssvfscanf_r+0x7c6>
 800a2fc:	602b      	str	r3, [r5, #0]
 800a2fe:	682e      	ldr	r6, [r5, #0]
 800a300:	1c71      	adds	r1, r6, #1
 800a302:	d059      	beq.n	800a3b8 <__ssvfscanf_r+0x7e8>
 800a304:	2208      	movs	r2, #8
 800a306:	2100      	movs	r1, #0
 800a308:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800a30c:	f7fe f922 	bl	8008554 <memset>
 800a310:	4b9c      	ldr	r3, [pc, #624]	; (800a584 <__ssvfscanf_r+0x9b4>)
 800a312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a316:	60fb      	str	r3, [r7, #12]
 800a318:	4632      	mov	r2, r6
 800a31a:	ee18 0a10 	vmov	r0, s16
 800a31e:	68fe      	ldr	r6, [r7, #12]
 800a320:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a324:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800a328:	47b0      	blx	r6
 800a32a:	2801      	cmp	r0, #1
 800a32c:	d146      	bne.n	800a3bc <__ssvfscanf_r+0x7ec>
 800a32e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a332:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a336:	5c9b      	ldrb	r3, [r3, r2]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d14b      	bne.n	800a3d4 <__ssvfscanf_r+0x804>
 800a33c:	f507 76a8 	add.w	r6, r7, #336	; 0x150
 800a340:	f1b9 0f00 	cmp.w	r9, #0
 800a344:	d13c      	bne.n	800a3c0 <__ssvfscanf_r+0x7f0>
 800a346:	f1bb 0f00 	cmp.w	fp, #0
 800a34a:	d114      	bne.n	800a376 <__ssvfscanf_r+0x7a6>
 800a34c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a34e:	f8c5 b000 	str.w	fp, [r5]
 800a352:	b16b      	cbz	r3, 800a370 <__ssvfscanf_r+0x7a0>
 800a354:	eba5 0108 	sub.w	r1, r5, r8
 800a358:	108b      	asrs	r3, r1, #2
 800a35a:	3301      	adds	r3, #1
 800a35c:	459a      	cmp	sl, r3
 800a35e:	d907      	bls.n	800a370 <__ssvfscanf_r+0x7a0>
 800a360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a362:	3104      	adds	r1, #4
 800a364:	6818      	ldr	r0, [r3, #0]
 800a366:	f002 fa8f 	bl	800c888 <realloc>
 800a36a:	b108      	cbz	r0, 800a370 <__ssvfscanf_r+0x7a0>
 800a36c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a36e:	6018      	str	r0, [r3, #0]
 800a370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a372:	3301      	adds	r3, #1
 800a374:	627b      	str	r3, [r7, #36]	; 0x24
 800a376:	693e      	ldr	r6, [r7, #16]
 800a378:	e448      	b.n	8009c0c <__ssvfscanf_r+0x3c>
 800a37a:	f04f 0a00 	mov.w	sl, #0
 800a37e:	613e      	str	r6, [r7, #16]
 800a380:	46d0      	mov	r8, sl
 800a382:	f8c7 a028 	str.w	sl, [r7, #40]	; 0x28
 800a386:	f107 053c 	add.w	r5, r7, #60	; 0x3c
 800a38a:	e787      	b.n	800a29c <__ssvfscanf_r+0x6cc>
 800a38c:	46da      	mov	sl, fp
 800a38e:	46d8      	mov	r8, fp
 800a390:	f8c7 b028 	str.w	fp, [r7, #40]	; 0x28
 800a394:	e782      	b.n	800a29c <__ssvfscanf_r+0x6cc>
 800a396:	6a3b      	ldr	r3, [r7, #32]
 800a398:	3302      	adds	r3, #2
 800a39a:	d1b0      	bne.n	800a2fe <__ssvfscanf_r+0x72e>
 800a39c:	6863      	ldr	r3, [r4, #4]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	dc42      	bgt.n	800a428 <__ssvfscanf_r+0x858>
 800a3a2:	ee18 0a10 	vmov	r0, s16
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	f003 fd2c 	bl	800de04 <__ssrefill_r>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	d03b      	beq.n	800a428 <__ssvfscanf_r+0x858>
 800a3b0:	f1b9 0f00 	cmp.w	r9, #0
 800a3b4:	d0c7      	beq.n	800a346 <__ssvfscanf_r+0x776>
 800a3b6:	e4d3      	b.n	8009d60 <__ssvfscanf_r+0x190>
 800a3b8:	4632      	mov	r2, r6
 800a3ba:	e7ba      	b.n	800a332 <__ssvfscanf_r+0x762>
 800a3bc:	2200      	movs	r2, #0
 800a3be:	e7b8      	b.n	800a332 <__ssvfscanf_r+0x762>
 800a3c0:	f109 39ff 	add.w	r9, r9, #4294967295
 800a3c4:	ee18 0a10 	vmov	r0, s16
 800a3c8:	f816 1009 	ldrb.w	r1, [r6, r9]
 800a3cc:	4622      	mov	r2, r4
 800a3ce:	f003 fcdc 	bl	800dd8a <_sungetc_r>
 800a3d2:	e7b5      	b.n	800a340 <__ssvfscanf_r+0x770>
 800a3d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3d6:	444b      	add	r3, r9
 800a3d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a3da:	6a3b      	ldr	r3, [r7, #32]
 800a3dc:	2b03      	cmp	r3, #3
 800a3de:	d102      	bne.n	800a3e6 <__ssvfscanf_r+0x816>
 800a3e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3e2:	2b04      	cmp	r3, #4
 800a3e4:	d002      	beq.n	800a3ec <__ssvfscanf_r+0x81c>
 800a3e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3e8:	3b01      	subs	r3, #1
 800a3ea:	633b      	str	r3, [r7, #48]	; 0x30
 800a3ec:	f1bb 0f00 	cmp.w	fp, #0
 800a3f0:	d117      	bne.n	800a422 <__ssvfscanf_r+0x852>
 800a3f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3f4:	3504      	adds	r5, #4
 800a3f6:	b1a3      	cbz	r3, 800a422 <__ssvfscanf_r+0x852>
 800a3f8:	eba5 0608 	sub.w	r6, r5, r8
 800a3fc:	ebba 0fa6 	cmp.w	sl, r6, asr #2
 800a400:	d80d      	bhi.n	800a41e <__ssvfscanf_r+0x84e>
 800a402:	4640      	mov	r0, r8
 800a404:	ea4f 01ca 	mov.w	r1, sl, lsl #3
 800a408:	f002 fa3e 	bl	800c888 <realloc>
 800a40c:	4680      	mov	r8, r0
 800a40e:	2800      	cmp	r0, #0
 800a410:	f43f ad9f 	beq.w	8009f52 <__ssvfscanf_r+0x382>
 800a414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a416:	1985      	adds	r5, r0, r6
 800a418:	6018      	str	r0, [r3, #0]
 800a41a:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 800a41e:	46d9      	mov	r9, fp
 800a420:	e7bc      	b.n	800a39c <__ssvfscanf_r+0x7cc>
 800a422:	f04f 0900 	mov.w	r9, #0
 800a426:	e7b9      	b.n	800a39c <__ssvfscanf_r+0x7cc>
 800a428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d08b      	beq.n	800a346 <__ssvfscanf_r+0x776>
 800a42e:	464e      	mov	r6, r9
 800a430:	e735      	b.n	800a29e <__ssvfscanf_r+0x6ce>
 800a432:	f1bb 0f00 	cmp.w	fp, #0
 800a436:	d01d      	beq.n	800a474 <__ssvfscanf_r+0x8a4>
 800a438:	f107 0850 	add.w	r8, r7, #80	; 0x50
 800a43c:	6823      	ldr	r3, [r4, #0]
 800a43e:	781a      	ldrb	r2, [r3, #0]
 800a440:	f818 2002 	ldrb.w	r2, [r8, r2]
 800a444:	b90a      	cbnz	r2, 800a44a <__ssvfscanf_r+0x87a>
 800a446:	b995      	cbnz	r5, 800a46e <__ssvfscanf_r+0x89e>
 800a448:	e4be      	b.n	8009dc8 <__ssvfscanf_r+0x1f8>
 800a44a:	3301      	adds	r3, #1
 800a44c:	6862      	ldr	r2, [r4, #4]
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a452:	3501      	adds	r5, #1
 800a454:	3a01      	subs	r2, #1
 800a456:	42ab      	cmp	r3, r5
 800a458:	6062      	str	r2, [r4, #4]
 800a45a:	d008      	beq.n	800a46e <__ssvfscanf_r+0x89e>
 800a45c:	2a00      	cmp	r2, #0
 800a45e:	dced      	bgt.n	800a43c <__ssvfscanf_r+0x86c>
 800a460:	ee18 0a10 	vmov	r0, s16
 800a464:	4621      	mov	r1, r4
 800a466:	f003 fccd 	bl	800de04 <__ssrefill_r>
 800a46a:	2800      	cmp	r0, #0
 800a46c:	d0e6      	beq.n	800a43c <__ssvfscanf_r+0x86c>
 800a46e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a470:	442b      	add	r3, r5
 800a472:	e46c      	b.n	8009d4e <__ssvfscanf_r+0x17e>
 800a474:	46b3      	mov	fp, r6
 800a476:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 800a47a:	f85b 6b04 	ldr.w	r6, [fp], #4
 800a47e:	d07f      	beq.n	800a580 <__ssvfscanf_r+0x9b0>
 800a480:	2e00      	cmp	r6, #0
 800a482:	f43f aca1 	beq.w	8009dc8 <__ssvfscanf_r+0x1f8>
 800a486:	2020      	movs	r0, #32
 800a488:	f7fd fe18 	bl	80080bc <malloc>
 800a48c:	4680      	mov	r8, r0
 800a48e:	2800      	cmp	r0, #0
 800a490:	f43f ac6b 	beq.w	8009d6a <__ssvfscanf_r+0x19a>
 800a494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a496:	6030      	str	r0, [r6, #0]
 800a498:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 800a49c:	889d      	ldrh	r5, [r3, #4]
 800a49e:	45a9      	cmp	r9, r5
 800a4a0:	d311      	bcc.n	800a4c6 <__ssvfscanf_r+0x8f6>
 800a4a2:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800a4a6:	429d      	cmp	r5, r3
 800a4a8:	f63f ad5b 	bhi.w	8009f62 <__ssvfscanf_r+0x392>
 800a4ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4ae:	3508      	adds	r5, #8
 800a4b0:	b2ad      	uxth	r5, r5
 800a4b2:	6818      	ldr	r0, [r3, #0]
 800a4b4:	00a9      	lsls	r1, r5, #2
 800a4b6:	f002 f9e7 	bl	800c888 <realloc>
 800a4ba:	2800      	cmp	r0, #0
 800a4bc:	f43f ad51 	beq.w	8009f62 <__ssvfscanf_r+0x392>
 800a4c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4c2:	6018      	str	r0, [r3, #0]
 800a4c4:	809d      	strh	r5, [r3, #4]
 800a4c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4c8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f109 0201 	add.w	r2, r9, #1
 800a4d0:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 800a4d4:	46b2      	mov	sl, r6
 800a4d6:	80ca      	strh	r2, [r1, #6]
 800a4d8:	4646      	mov	r6, r8
 800a4da:	f04f 0920 	mov.w	r9, #32
 800a4de:	4635      	mov	r5, r6
 800a4e0:	f107 0850 	add.w	r8, r7, #80	; 0x50
 800a4e4:	6823      	ldr	r3, [r4, #0]
 800a4e6:	781a      	ldrb	r2, [r3, #0]
 800a4e8:	f818 2002 	ldrb.w	r2, [r8, r2]
 800a4ec:	b36a      	cbz	r2, 800a54a <__ssvfscanf_r+0x97a>
 800a4ee:	6862      	ldr	r2, [r4, #4]
 800a4f0:	3a01      	subs	r2, #1
 800a4f2:	6062      	str	r2, [r4, #4]
 800a4f4:	1c5a      	adds	r2, r3, #1
 800a4f6:	6022      	str	r2, [r4, #0]
 800a4f8:	781b      	ldrb	r3, [r3, #0]
 800a4fa:	f806 3b01 	strb.w	r3, [r6], #1
 800a4fe:	f1ba 0f00 	cmp.w	sl, #0
 800a502:	d011      	beq.n	800a528 <__ssvfscanf_r+0x958>
 800a504:	1b73      	subs	r3, r6, r5
 800a506:	454b      	cmp	r3, r9
 800a508:	d30e      	bcc.n	800a528 <__ssvfscanf_r+0x958>
 800a50a:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800a50e:	4628      	mov	r0, r5
 800a510:	4649      	mov	r1, r9
 800a512:	62bb      	str	r3, [r7, #40]	; 0x28
 800a514:	f002 f9b8 	bl	800c888 <realloc>
 800a518:	4605      	mov	r5, r0
 800a51a:	2800      	cmp	r0, #0
 800a51c:	f43f ac25 	beq.w	8009d6a <__ssvfscanf_r+0x19a>
 800a520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a522:	f8ca 0000 	str.w	r0, [sl]
 800a526:	18c6      	adds	r6, r0, r3
 800a528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a52a:	3b01      	subs	r3, #1
 800a52c:	633b      	str	r3, [r7, #48]	; 0x30
 800a52e:	d00c      	beq.n	800a54a <__ssvfscanf_r+0x97a>
 800a530:	6863      	ldr	r3, [r4, #4]
 800a532:	2b00      	cmp	r3, #0
 800a534:	dcd6      	bgt.n	800a4e4 <__ssvfscanf_r+0x914>
 800a536:	ee18 0a10 	vmov	r0, s16
 800a53a:	4621      	mov	r1, r4
 800a53c:	f003 fc62 	bl	800de04 <__ssrefill_r>
 800a540:	2800      	cmp	r0, #0
 800a542:	d0cf      	beq.n	800a4e4 <__ssvfscanf_r+0x914>
 800a544:	42ae      	cmp	r6, r5
 800a546:	f43f ac0b 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 800a54a:	1b75      	subs	r5, r6, r5
 800a54c:	f43f ac3c 	beq.w	8009dc8 <__ssvfscanf_r+0x1f8>
 800a550:	2300      	movs	r3, #0
 800a552:	7033      	strb	r3, [r6, #0]
 800a554:	f1ba 0f00 	cmp.w	sl, #0
 800a558:	d009      	beq.n	800a56e <__ssvfscanf_r+0x99e>
 800a55a:	1c69      	adds	r1, r5, #1
 800a55c:	4589      	cmp	r9, r1
 800a55e:	d906      	bls.n	800a56e <__ssvfscanf_r+0x99e>
 800a560:	f8da 0000 	ldr.w	r0, [sl]
 800a564:	f002 f990 	bl	800c888 <realloc>
 800a568:	b108      	cbz	r0, 800a56e <__ssvfscanf_r+0x99e>
 800a56a:	f8ca 0000 	str.w	r0, [sl]
 800a56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a570:	3301      	adds	r3, #1
 800a572:	627b      	str	r3, [r7, #36]	; 0x24
 800a574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a576:	442b      	add	r3, r5
 800a578:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a57a:	465e      	mov	r6, fp
 800a57c:	f7ff bb46 	b.w	8009c0c <__ssvfscanf_r+0x3c>
 800a580:	46ca      	mov	sl, r9
 800a582:	e7ac      	b.n	800a4de <__ssvfscanf_r+0x90e>
 800a584:	20000854 	.word	0x20000854
 800a588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	bf08      	it	eq
 800a58e:	f04f 33ff 	moveq.w	r3, #4294967295
 800a592:	f019 0501 	ands.w	r5, r9, #1
 800a596:	633b      	str	r3, [r7, #48]	; 0x30
 800a598:	f009 0810 	and.w	r8, r9, #16
 800a59c:	f000 80fb 	beq.w	800a796 <__ssvfscanf_r+0xbc6>
 800a5a0:	f1b8 0f00 	cmp.w	r8, #0
 800a5a4:	f040 80a0 	bne.w	800a6e8 <__ssvfscanf_r+0xb18>
 800a5a8:	4633      	mov	r3, r6
 800a5aa:	f019 0f80 	tst.w	r9, #128	; 0x80
 800a5ae:	f853 6b04 	ldr.w	r6, [r3], #4
 800a5b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a5b4:	f000 80a0 	beq.w	800a6f8 <__ssvfscanf_r+0xb28>
 800a5b8:	2e00      	cmp	r6, #0
 800a5ba:	f43f accd 	beq.w	8009f58 <__ssvfscanf_r+0x388>
 800a5be:	2080      	movs	r0, #128	; 0x80
 800a5c0:	f7fd fd7c 	bl	80080bc <malloc>
 800a5c4:	4605      	mov	r5, r0
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	f43f acc3 	beq.w	8009f52 <__ssvfscanf_r+0x382>
 800a5cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5ce:	6030      	str	r0, [r6, #0]
 800a5d0:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 800a5d4:	889b      	ldrh	r3, [r3, #4]
 800a5d6:	4599      	cmp	r9, r3
 800a5d8:	d314      	bcc.n	800a604 <__ssvfscanf_r+0xa34>
 800a5da:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	f63f acb7 	bhi.w	8009f52 <__ssvfscanf_r+0x382>
 800a5e4:	3308      	adds	r3, #8
 800a5e6:	fa1f fa83 	uxth.w	sl, r3
 800a5ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5ec:	ea4f 018a 	mov.w	r1, sl, lsl #2
 800a5f0:	6818      	ldr	r0, [r3, #0]
 800a5f2:	f002 f949 	bl	800c888 <realloc>
 800a5f6:	2800      	cmp	r0, #0
 800a5f8:	f43f acab 	beq.w	8009f52 <__ssvfscanf_r+0x382>
 800a5fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5fe:	6018      	str	r0, [r3, #0]
 800a600:	f8a3 a004 	strh.w	sl, [r3, #4]
 800a604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a606:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f109 0201 	add.w	r2, r9, #1
 800a60e:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 800a612:	46b2      	mov	sl, r6
 800a614:	80ca      	strh	r2, [r1, #6]
 800a616:	462e      	mov	r6, r5
 800a618:	f04f 0920 	mov.w	r9, #32
 800a61c:	2200      	movs	r2, #0
 800a61e:	f107 0b48 	add.w	fp, r7, #72	; 0x48
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	49aa      	ldr	r1, [pc, #680]	; (800a8d0 <__ssvfscanf_r+0xd00>)
 800a626:	781b      	ldrb	r3, [r3, #0]
 800a628:	5c5b      	ldrb	r3, [r3, r1]
 800a62a:	0718      	lsls	r0, r3, #28
 800a62c:	d441      	bmi.n	800a6b2 <__ssvfscanf_r+0xae2>
 800a62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a630:	2b00      	cmp	r3, #0
 800a632:	d03e      	beq.n	800a6b2 <__ssvfscanf_r+0xae2>
 800a634:	613a      	str	r2, [r7, #16]
 800a636:	f001 fc47 	bl	800bec8 <__locale_mb_cur_max>
 800a63a:	693a      	ldr	r2, [r7, #16]
 800a63c:	4290      	cmp	r0, r2
 800a63e:	f43f ab8f 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 800a642:	6821      	ldr	r1, [r4, #0]
 800a644:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
 800a648:	f811 0b01 	ldrb.w	r0, [r1], #1
 800a64c:	f80c 0002 	strb.w	r0, [ip, r2]
 800a650:	1c53      	adds	r3, r2, #1
 800a652:	6862      	ldr	r2, [r4, #4]
 800a654:	3a01      	subs	r2, #1
 800a656:	e9c4 1200 	strd	r1, r2, [r4]
 800a65a:	6a3a      	ldr	r2, [r7, #32]
 800a65c:	2a03      	cmp	r2, #3
 800a65e:	d103      	bne.n	800a668 <__ssvfscanf_r+0xa98>
 800a660:	f8db 2000 	ldr.w	r2, [fp]
 800a664:	2a04      	cmp	r2, #4
 800a666:	d006      	beq.n	800a676 <__ssvfscanf_r+0xaa6>
 800a668:	2208      	movs	r2, #8
 800a66a:	2100      	movs	r1, #0
 800a66c:	4658      	mov	r0, fp
 800a66e:	623b      	str	r3, [r7, #32]
 800a670:	f7fd ff70 	bl	8008554 <memset>
 800a674:	6a3b      	ldr	r3, [r7, #32]
 800a676:	f8cd b000 	str.w	fp, [sp]
 800a67a:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800a67e:	ee18 0a10 	vmov	r0, s16
 800a682:	4631      	mov	r1, r6
 800a684:	613b      	str	r3, [r7, #16]
 800a686:	f001 fc3f 	bl	800bf08 <_mbrtowc_r>
 800a68a:	1c42      	adds	r2, r0, #1
 800a68c:	6238      	str	r0, [r7, #32]
 800a68e:	f43f ab67 	beq.w	8009d60 <__ssvfscanf_r+0x190>
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	2800      	cmp	r0, #0
 800a696:	d133      	bne.n	800a700 <__ssvfscanf_r+0xb30>
 800a698:	6030      	str	r0, [r6, #0]
 800a69a:	6830      	ldr	r0, [r6, #0]
 800a69c:	613b      	str	r3, [r7, #16]
 800a69e:	f001 fc05 	bl	800beac <iswspace>
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	d049      	beq.n	800a73e <__ssvfscanf_r+0xb6e>
 800a6aa:	f507 7ba8 	add.w	fp, r7, #336	; 0x150
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d13a      	bne.n	800a728 <__ssvfscanf_r+0xb58>
 800a6b2:	f1b8 0f00 	cmp.w	r8, #0
 800a6b6:	d114      	bne.n	800a6e2 <__ssvfscanf_r+0xb12>
 800a6b8:	f8c6 8000 	str.w	r8, [r6]
 800a6bc:	f1ba 0f00 	cmp.w	sl, #0
 800a6c0:	d00c      	beq.n	800a6dc <__ssvfscanf_r+0xb0c>
 800a6c2:	1b71      	subs	r1, r6, r5
 800a6c4:	108b      	asrs	r3, r1, #2
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	4599      	cmp	r9, r3
 800a6ca:	d907      	bls.n	800a6dc <__ssvfscanf_r+0xb0c>
 800a6cc:	f8da 0000 	ldr.w	r0, [sl]
 800a6d0:	3104      	adds	r1, #4
 800a6d2:	f002 f8d9 	bl	800c888 <realloc>
 800a6d6:	b108      	cbz	r0, 800a6dc <__ssvfscanf_r+0xb0c>
 800a6d8:	f8ca 0000 	str.w	r0, [sl]
 800a6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6de:	3301      	adds	r3, #1
 800a6e0:	627b      	str	r3, [r7, #36]	; 0x24
 800a6e2:	6abe      	ldr	r6, [r7, #40]	; 0x28
 800a6e4:	f7ff ba92 	b.w	8009c0c <__ssvfscanf_r+0x3c>
 800a6e8:	f04f 0900 	mov.w	r9, #0
 800a6ec:	62be      	str	r6, [r7, #40]	; 0x28
 800a6ee:	464d      	mov	r5, r9
 800a6f0:	46ca      	mov	sl, r9
 800a6f2:	f107 063c 	add.w	r6, r7, #60	; 0x3c
 800a6f6:	e791      	b.n	800a61c <__ssvfscanf_r+0xa4c>
 800a6f8:	46c1      	mov	r9, r8
 800a6fa:	4645      	mov	r5, r8
 800a6fc:	46c2      	mov	sl, r8
 800a6fe:	e78d      	b.n	800a61c <__ssvfscanf_r+0xa4c>
 800a700:	6a3a      	ldr	r2, [r7, #32]
 800a702:	3202      	adds	r2, #2
 800a704:	d1c9      	bne.n	800a69a <__ssvfscanf_r+0xaca>
 800a706:	461a      	mov	r2, r3
 800a708:	6863      	ldr	r3, [r4, #4]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	dc89      	bgt.n	800a622 <__ssvfscanf_r+0xa52>
 800a70e:	ee18 0a10 	vmov	r0, s16
 800a712:	4621      	mov	r1, r4
 800a714:	613a      	str	r2, [r7, #16]
 800a716:	f003 fb75 	bl	800de04 <__ssrefill_r>
 800a71a:	693a      	ldr	r2, [r7, #16]
 800a71c:	2800      	cmp	r0, #0
 800a71e:	d080      	beq.n	800a622 <__ssvfscanf_r+0xa52>
 800a720:	2a00      	cmp	r2, #0
 800a722:	f47f ab1d 	bne.w	8009d60 <__ssvfscanf_r+0x190>
 800a726:	e7c4      	b.n	800a6b2 <__ssvfscanf_r+0xae2>
 800a728:	3b01      	subs	r3, #1
 800a72a:	ee18 0a10 	vmov	r0, s16
 800a72e:	f81b 1003 	ldrb.w	r1, [fp, r3]
 800a732:	633b      	str	r3, [r7, #48]	; 0x30
 800a734:	4622      	mov	r2, r4
 800a736:	f003 fb28 	bl	800dd8a <_sungetc_r>
 800a73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a73c:	e7b7      	b.n	800a6ae <__ssvfscanf_r+0xade>
 800a73e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a740:	4419      	add	r1, r3
 800a742:	6a3b      	ldr	r3, [r7, #32]
 800a744:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a746:	2b03      	cmp	r3, #3
 800a748:	d103      	bne.n	800a752 <__ssvfscanf_r+0xb82>
 800a74a:	f8db 3000 	ldr.w	r3, [fp]
 800a74e:	2b04      	cmp	r3, #4
 800a750:	d002      	beq.n	800a758 <__ssvfscanf_r+0xb88>
 800a752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a754:	3b01      	subs	r3, #1
 800a756:	633b      	str	r3, [r7, #48]	; 0x30
 800a758:	f1b8 0f00 	cmp.w	r8, #0
 800a75c:	d1d4      	bne.n	800a708 <__ssvfscanf_r+0xb38>
 800a75e:	3604      	adds	r6, #4
 800a760:	f1ba 0f00 	cmp.w	sl, #0
 800a764:	d015      	beq.n	800a792 <__ssvfscanf_r+0xbc2>
 800a766:	1b73      	subs	r3, r6, r5
 800a768:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 800a76c:	d80f      	bhi.n	800a78e <__ssvfscanf_r+0xbbe>
 800a76e:	4628      	mov	r0, r5
 800a770:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a774:	613b      	str	r3, [r7, #16]
 800a776:	f002 f887 	bl	800c888 <realloc>
 800a77a:	4605      	mov	r5, r0
 800a77c:	2800      	cmp	r0, #0
 800a77e:	f43f abe8 	beq.w	8009f52 <__ssvfscanf_r+0x382>
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	f8ca 0000 	str.w	r0, [sl]
 800a788:	18c6      	adds	r6, r0, r3
 800a78a:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800a78e:	4642      	mov	r2, r8
 800a790:	e7ba      	b.n	800a708 <__ssvfscanf_r+0xb38>
 800a792:	4652      	mov	r2, sl
 800a794:	e7b8      	b.n	800a708 <__ssvfscanf_r+0xb38>
 800a796:	f1b8 0f00 	cmp.w	r8, #0
 800a79a:	d01a      	beq.n	800a7d2 <__ssvfscanf_r+0xc02>
 800a79c:	6823      	ldr	r3, [r4, #0]
 800a79e:	494c      	ldr	r1, [pc, #304]	; (800a8d0 <__ssvfscanf_r+0xd00>)
 800a7a0:	781a      	ldrb	r2, [r3, #0]
 800a7a2:	5c52      	ldrb	r2, [r2, r1]
 800a7a4:	0711      	lsls	r1, r2, #28
 800a7a6:	f53f ae62 	bmi.w	800a46e <__ssvfscanf_r+0x89e>
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	6862      	ldr	r2, [r4, #4]
 800a7ae:	6023      	str	r3, [r4, #0]
 800a7b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b2:	3501      	adds	r5, #1
 800a7b4:	3a01      	subs	r2, #1
 800a7b6:	429d      	cmp	r5, r3
 800a7b8:	6062      	str	r2, [r4, #4]
 800a7ba:	f43f ae58 	beq.w	800a46e <__ssvfscanf_r+0x89e>
 800a7be:	2a00      	cmp	r2, #0
 800a7c0:	dcec      	bgt.n	800a79c <__ssvfscanf_r+0xbcc>
 800a7c2:	ee18 0a10 	vmov	r0, s16
 800a7c6:	4621      	mov	r1, r4
 800a7c8:	f003 fb1c 	bl	800de04 <__ssrefill_r>
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	d0e5      	beq.n	800a79c <__ssvfscanf_r+0xbcc>
 800a7d0:	e64d      	b.n	800a46e <__ssvfscanf_r+0x89e>
 800a7d2:	46b3      	mov	fp, r6
 800a7d4:	f019 0580 	ands.w	r5, r9, #128	; 0x80
 800a7d8:	f85b 6b04 	ldr.w	r6, [fp], #4
 800a7dc:	d076      	beq.n	800a8cc <__ssvfscanf_r+0xcfc>
 800a7de:	2e00      	cmp	r6, #0
 800a7e0:	f43f aaf2 	beq.w	8009dc8 <__ssvfscanf_r+0x1f8>
 800a7e4:	2020      	movs	r0, #32
 800a7e6:	f7fd fc69 	bl	80080bc <malloc>
 800a7ea:	4680      	mov	r8, r0
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	f43f aabc 	beq.w	8009d6a <__ssvfscanf_r+0x19a>
 800a7f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7f4:	6030      	str	r0, [r6, #0]
 800a7f6:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 800a7fa:	889d      	ldrh	r5, [r3, #4]
 800a7fc:	45a9      	cmp	r9, r5
 800a7fe:	d311      	bcc.n	800a824 <__ssvfscanf_r+0xc54>
 800a800:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800a804:	429d      	cmp	r5, r3
 800a806:	f63f abac 	bhi.w	8009f62 <__ssvfscanf_r+0x392>
 800a80a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a80c:	3508      	adds	r5, #8
 800a80e:	b2ad      	uxth	r5, r5
 800a810:	6818      	ldr	r0, [r3, #0]
 800a812:	00a9      	lsls	r1, r5, #2
 800a814:	f002 f838 	bl	800c888 <realloc>
 800a818:	2800      	cmp	r0, #0
 800a81a:	f43f aba2 	beq.w	8009f62 <__ssvfscanf_r+0x392>
 800a81e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a820:	6018      	str	r0, [r3, #0]
 800a822:	809d      	strh	r5, [r3, #4]
 800a824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a826:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f109 0201 	add.w	r2, r9, #1
 800a82e:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 800a832:	80ca      	strh	r2, [r1, #6]
 800a834:	46b1      	mov	r9, r6
 800a836:	2520      	movs	r5, #32
 800a838:	4646      	mov	r6, r8
 800a83a:	46b0      	mov	r8, r6
 800a83c:	6823      	ldr	r3, [r4, #0]
 800a83e:	4924      	ldr	r1, [pc, #144]	; (800a8d0 <__ssvfscanf_r+0xd00>)
 800a840:	781a      	ldrb	r2, [r3, #0]
 800a842:	5c52      	ldrb	r2, [r2, r1]
 800a844:	0712      	lsls	r2, r2, #28
 800a846:	d429      	bmi.n	800a89c <__ssvfscanf_r+0xccc>
 800a848:	6862      	ldr	r2, [r4, #4]
 800a84a:	3a01      	subs	r2, #1
 800a84c:	6062      	str	r2, [r4, #4]
 800a84e:	1c5a      	adds	r2, r3, #1
 800a850:	6022      	str	r2, [r4, #0]
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	f806 3b01 	strb.w	r3, [r6], #1
 800a858:	f1b9 0f00 	cmp.w	r9, #0
 800a85c:	d010      	beq.n	800a880 <__ssvfscanf_r+0xcb0>
 800a85e:	eba6 0a08 	sub.w	sl, r6, r8
 800a862:	45aa      	cmp	sl, r5
 800a864:	d30c      	bcc.n	800a880 <__ssvfscanf_r+0xcb0>
 800a866:	006d      	lsls	r5, r5, #1
 800a868:	4640      	mov	r0, r8
 800a86a:	4629      	mov	r1, r5
 800a86c:	f002 f80c 	bl	800c888 <realloc>
 800a870:	4680      	mov	r8, r0
 800a872:	2800      	cmp	r0, #0
 800a874:	f43f aa79 	beq.w	8009d6a <__ssvfscanf_r+0x19a>
 800a878:	eb00 060a 	add.w	r6, r0, sl
 800a87c:	f8c9 0000 	str.w	r0, [r9]
 800a880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a882:	3b01      	subs	r3, #1
 800a884:	633b      	str	r3, [r7, #48]	; 0x30
 800a886:	d009      	beq.n	800a89c <__ssvfscanf_r+0xccc>
 800a888:	6863      	ldr	r3, [r4, #4]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	dcd6      	bgt.n	800a83c <__ssvfscanf_r+0xc6c>
 800a88e:	ee18 0a10 	vmov	r0, s16
 800a892:	4621      	mov	r1, r4
 800a894:	f003 fab6 	bl	800de04 <__ssrefill_r>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d0cf      	beq.n	800a83c <__ssvfscanf_r+0xc6c>
 800a89c:	2300      	movs	r3, #0
 800a89e:	7033      	strb	r3, [r6, #0]
 800a8a0:	eba6 0608 	sub.w	r6, r6, r8
 800a8a4:	f1b9 0f00 	cmp.w	r9, #0
 800a8a8:	d009      	beq.n	800a8be <__ssvfscanf_r+0xcee>
 800a8aa:	1c71      	adds	r1, r6, #1
 800a8ac:	428d      	cmp	r5, r1
 800a8ae:	d906      	bls.n	800a8be <__ssvfscanf_r+0xcee>
 800a8b0:	f8d9 0000 	ldr.w	r0, [r9]
 800a8b4:	f001 ffe8 	bl	800c888 <realloc>
 800a8b8:	b108      	cbz	r0, 800a8be <__ssvfscanf_r+0xcee>
 800a8ba:	f8c9 0000 	str.w	r0, [r9]
 800a8be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8c0:	4433      	add	r3, r6
 800a8c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	3301      	adds	r3, #1
 800a8c8:	627b      	str	r3, [r7, #36]	; 0x24
 800a8ca:	e656      	b.n	800a57a <__ssvfscanf_r+0x9aa>
 800a8cc:	46a9      	mov	r9, r5
 800a8ce:	e7b4      	b.n	800a83a <__ssvfscanf_r+0xc6a>
 800a8d0:	0800ff75 	.word	0x0800ff75
 800a8d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800a8dc:	bf81      	itttt	hi
 800a8de:	6b3b      	ldrhi	r3, [r7, #48]	; 0x30
 800a8e0:	f46f 7cae 	mvnhi.w	ip, #348	; 0x15c
 800a8e4:	eb03 0b0c 	addhi.w	fp, r3, ip
 800a8e8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a8ec:	bf88      	it	hi
 800a8ee:	633b      	strhi	r3, [r7, #48]	; 0x30
 800a8f0:	f449 6358 	orr.w	r3, r9, #3456	; 0xd80
 800a8f4:	f8df 9414 	ldr.w	r9, [pc, #1044]	; 800ad0c <__ssvfscanf_r+0x113c>
 800a8f8:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8fa:	bf98      	it	ls
 800a8fc:	f04f 0b00 	movls.w	fp, #0
 800a900:	f04f 0a00 	mov.w	sl, #0
 800a904:	f507 78a8 	add.w	r8, r7, #336	; 0x150
 800a908:	6822      	ldr	r2, [r4, #0]
 800a90a:	7813      	ldrb	r3, [r2, #0]
 800a90c:	2b39      	cmp	r3, #57	; 0x39
 800a90e:	d80f      	bhi.n	800a930 <__ssvfscanf_r+0xd60>
 800a910:	2b2a      	cmp	r3, #42	; 0x2a
 800a912:	d91a      	bls.n	800a94a <__ssvfscanf_r+0xd7a>
 800a914:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a918:	290e      	cmp	r1, #14
 800a91a:	d816      	bhi.n	800a94a <__ssvfscanf_r+0xd7a>
 800a91c:	e8df f001 	tbb	[pc, r1]
 800a920:	157f157f 	.word	0x157f157f
 800a924:	70704215 	.word	0x70704215
 800a928:	70707070 	.word	0x70707070
 800a92c:	7870      	.short	0x7870
 800a92e:	78          	.byte	0x78
 800a92f:	00          	.byte	0x00
 800a930:	2b66      	cmp	r3, #102	; 0x66
 800a932:	d835      	bhi.n	800a9a0 <__ssvfscanf_r+0xdd0>
 800a934:	2b60      	cmp	r3, #96	; 0x60
 800a936:	d803      	bhi.n	800a940 <__ssvfscanf_r+0xd70>
 800a938:	2b46      	cmp	r3, #70	; 0x46
 800a93a:	d804      	bhi.n	800a946 <__ssvfscanf_r+0xd76>
 800a93c:	2b40      	cmp	r3, #64	; 0x40
 800a93e:	d904      	bls.n	800a94a <__ssvfscanf_r+0xd7a>
 800a940:	69f9      	ldr	r1, [r7, #28]
 800a942:	290a      	cmp	r1, #10
 800a944:	e069      	b.n	800aa1a <__ssvfscanf_r+0xe4a>
 800a946:	2b58      	cmp	r3, #88	; 0x58
 800a948:	d06f      	beq.n	800aa2a <__ssvfscanf_r+0xe5a>
 800a94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a94c:	05d8      	lsls	r0, r3, #23
 800a94e:	d512      	bpl.n	800a976 <__ssvfscanf_r+0xda6>
 800a950:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800a954:	4598      	cmp	r8, r3
 800a956:	d909      	bls.n	800a96c <__ssvfscanf_r+0xd9c>
 800a958:	f818 1c01 	ldrb.w	r1, [r8, #-1]
 800a95c:	ee18 0a10 	vmov	r0, s16
 800a960:	4622      	mov	r2, r4
 800a962:	f003 fa12 	bl	800dd8a <_sungetc_r>
 800a966:	f108 39ff 	add.w	r9, r8, #4294967295
 800a96a:	46c8      	mov	r8, r9
 800a96c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800a970:	4598      	cmp	r8, r3
 800a972:	f43f aa29 	beq.w	8009dc8 <__ssvfscanf_r+0x1f8>
 800a976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a978:	f013 0210 	ands.w	r2, r3, #16
 800a97c:	d175      	bne.n	800aa6a <__ssvfscanf_r+0xe9a>
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	69bd      	ldr	r5, [r7, #24]
 800a982:	f888 2000 	strb.w	r2, [r8]
 800a986:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800a98a:	ee18 0a10 	vmov	r0, s16
 800a98e:	47a8      	blx	r5
 800a990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a992:	0699      	lsls	r1, r3, #26
 800a994:	f106 0904 	add.w	r9, r6, #4
 800a998:	d55e      	bpl.n	800aa58 <__ssvfscanf_r+0xe88>
 800a99a:	6833      	ldr	r3, [r6, #0]
 800a99c:	6018      	str	r0, [r3, #0]
 800a99e:	e060      	b.n	800aa62 <__ssvfscanf_r+0xe92>
 800a9a0:	2b78      	cmp	r3, #120	; 0x78
 800a9a2:	e7d1      	b.n	800a948 <__ssvfscanf_r+0xd78>
 800a9a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9a6:	050d      	lsls	r5, r1, #20
 800a9a8:	d50d      	bpl.n	800a9c6 <__ssvfscanf_r+0xdf6>
 800a9aa:	69f9      	ldr	r1, [r7, #28]
 800a9ac:	b929      	cbnz	r1, 800a9ba <__ssvfscanf_r+0xdea>
 800a9ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9b0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800a9b4:	62b9      	str	r1, [r7, #40]	; 0x28
 800a9b6:	2108      	movs	r1, #8
 800a9b8:	61f9      	str	r1, [r7, #28]
 800a9ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9bc:	0548      	lsls	r0, r1, #21
 800a9be:	d505      	bpl.n	800a9cc <__ssvfscanf_r+0xdfc>
 800a9c0:	f421 61b0 	bic.w	r1, r1, #1408	; 0x580
 800a9c4:	62b9      	str	r1, [r7, #40]	; 0x28
 800a9c6:	f808 3b01 	strb.w	r3, [r8], #1
 800a9ca:	e00d      	b.n	800a9e8 <__ssvfscanf_r+0xe18>
 800a9cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ce:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 800a9d2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a9d4:	f1bb 0f00 	cmp.w	fp, #0
 800a9d8:	d004      	beq.n	800a9e4 <__ssvfscanf_r+0xe14>
 800a9da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9dc:	3301      	adds	r3, #1
 800a9de:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a9e2:	633b      	str	r3, [r7, #48]	; 0x30
 800a9e4:	f10a 0a01 	add.w	sl, sl, #1
 800a9e8:	6863      	ldr	r3, [r4, #4]
 800a9ea:	3b01      	subs	r3, #1
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	6063      	str	r3, [r4, #4]
 800a9f0:	dd2a      	ble.n	800aa48 <__ssvfscanf_r+0xe78>
 800a9f2:	3201      	adds	r2, #1
 800a9f4:	6022      	str	r2, [r4, #0]
 800a9f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f8:	3b01      	subs	r3, #1
 800a9fa:	633b      	str	r3, [r7, #48]	; 0x30
 800a9fc:	d184      	bne.n	800a908 <__ssvfscanf_r+0xd38>
 800a9fe:	e7a4      	b.n	800a94a <__ssvfscanf_r+0xd7a>
 800aa00:	69f9      	ldr	r1, [r7, #28]
 800aa02:	f939 1011 	ldrsh.w	r1, [r9, r1, lsl #1]
 800aa06:	61f9      	str	r1, [r7, #28]
 800aa08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa0a:	f421 6138 	bic.w	r1, r1, #2944	; 0xb80
 800aa0e:	e7d9      	b.n	800a9c4 <__ssvfscanf_r+0xdf4>
 800aa10:	69f9      	ldr	r1, [r7, #28]
 800aa12:	f939 1011 	ldrsh.w	r1, [r9, r1, lsl #1]
 800aa16:	61f9      	str	r1, [r7, #28]
 800aa18:	2908      	cmp	r1, #8
 800aa1a:	dcf5      	bgt.n	800aa08 <__ssvfscanf_r+0xe38>
 800aa1c:	e795      	b.n	800a94a <__ssvfscanf_r+0xd7a>
 800aa1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa20:	060d      	lsls	r5, r1, #24
 800aa22:	d592      	bpl.n	800a94a <__ssvfscanf_r+0xd7a>
 800aa24:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800aa28:	e7cc      	b.n	800a9c4 <__ssvfscanf_r+0xdf4>
 800aa2a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa2c:	f401 61c0 	and.w	r1, r1, #1536	; 0x600
 800aa30:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800aa34:	d189      	bne.n	800a94a <__ssvfscanf_r+0xd7a>
 800aa36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa38:	f421 7500 	bic.w	r5, r1, #512	; 0x200
 800aa3c:	f445 61a0 	orr.w	r1, r5, #1280	; 0x500
 800aa40:	62b9      	str	r1, [r7, #40]	; 0x28
 800aa42:	2110      	movs	r1, #16
 800aa44:	61f9      	str	r1, [r7, #28]
 800aa46:	e7be      	b.n	800a9c6 <__ssvfscanf_r+0xdf6>
 800aa48:	ee18 0a10 	vmov	r0, s16
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	f003 f9d9 	bl	800de04 <__ssrefill_r>
 800aa52:	2800      	cmp	r0, #0
 800aa54:	d0cf      	beq.n	800a9f6 <__ssvfscanf_r+0xe26>
 800aa56:	e778      	b.n	800a94a <__ssvfscanf_r+0xd7a>
 800aa58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa5a:	071a      	lsls	r2, r3, #28
 800aa5c:	d50e      	bpl.n	800aa7c <__ssvfscanf_r+0xeac>
 800aa5e:	6833      	ldr	r3, [r6, #0]
 800aa60:	7018      	strb	r0, [r3, #0]
 800aa62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa64:	3301      	adds	r3, #1
 800aa66:	627b      	str	r3, [r7, #36]	; 0x24
 800aa68:	464e      	mov	r6, r9
 800aa6a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800aa6e:	eba8 0803 	sub.w	r8, r8, r3
 800aa72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa74:	44c2      	add	sl, r8
 800aa76:	4453      	add	r3, sl
 800aa78:	f7ff b969 	b.w	8009d4e <__ssvfscanf_r+0x17e>
 800aa7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa7e:	075b      	lsls	r3, r3, #29
 800aa80:	d502      	bpl.n	800aa88 <__ssvfscanf_r+0xeb8>
 800aa82:	6833      	ldr	r3, [r6, #0]
 800aa84:	8018      	strh	r0, [r3, #0]
 800aa86:	e7ec      	b.n	800aa62 <__ssvfscanf_r+0xe92>
 800aa88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa8a:	f013 0201 	ands.w	r2, r3, #1
 800aa8e:	d184      	bne.n	800a99a <__ssvfscanf_r+0xdca>
 800aa90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa92:	079d      	lsls	r5, r3, #30
 800aa94:	d581      	bpl.n	800a99a <__ssvfscanf_r+0xdca>
 800aa96:	4b9c      	ldr	r3, [pc, #624]	; (800ad08 <__ssvfscanf_r+0x1138>)
 800aa98:	69b9      	ldr	r1, [r7, #24]
 800aa9a:	4299      	cmp	r1, r3
 800aa9c:	ee18 0a10 	vmov	r0, s16
 800aaa0:	69fb      	ldr	r3, [r7, #28]
 800aaa2:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800aaa6:	d105      	bne.n	800aab4 <__ssvfscanf_r+0xee4>
 800aaa8:	f003 f8f2 	bl	800dc90 <_strtoull_r>
 800aaac:	6833      	ldr	r3, [r6, #0]
 800aaae:	e9c3 0100 	strd	r0, r1, [r3]
 800aab2:	e7d6      	b.n	800aa62 <__ssvfscanf_r+0xe92>
 800aab4:	f002 ffde 	bl	800da74 <_strtoll_r>
 800aab8:	e7f8      	b.n	800aaac <__ssvfscanf_r+0xedc>
 800aaba:	ee18 0a10 	vmov	r0, s16
 800aabe:	f001 fa09 	bl	800bed4 <_localeconv_r>
 800aac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aac4:	6802      	ldr	r2, [r0, #0]
 800aac6:	3b01      	subs	r3, #1
 800aac8:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800aacc:	f04f 0b00 	mov.w	fp, #0
 800aad0:	bf88      	it	hi
 800aad2:	6b3b      	ldrhi	r3, [r7, #48]	; 0x30
 800aad4:	f8c7 b028 	str.w	fp, [r7, #40]	; 0x28
 800aad8:	e9c7 bb03 	strd	fp, fp, [r7, #12]
 800aadc:	bf84      	itt	hi
 800aade:	f46f 70ae 	mvnhi.w	r0, #348	; 0x15c
 800aae2:	f240 115d 	movwhi	r1, #349	; 0x15d
 800aae6:	f449 65f0 	orr.w	r5, r9, #1920	; 0x780
 800aaea:	bf86      	itte	hi
 800aaec:	181b      	addhi	r3, r3, r0
 800aaee:	6339      	strhi	r1, [r7, #48]	; 0x30
 800aaf0:	2300      	movls	r3, #0
 800aaf2:	46da      	mov	sl, fp
 800aaf4:	f507 79a8 	add.w	r9, r7, #336	; 0x150
 800aaf8:	f8d4 e000 	ldr.w	lr, [r4]
 800aafc:	f89e 0000 	ldrb.w	r0, [lr]
 800ab00:	f1a0 0c2b 	sub.w	ip, r0, #43	; 0x2b
 800ab04:	f1bc 0f4e 	cmp.w	ip, #78	; 0x4e
 800ab08:	f200 811e 	bhi.w	800ad48 <__ssvfscanf_r+0x1178>
 800ab0c:	e8df f01c 	tbh	[pc, ip, lsl #1]
 800ab10:	011c0087 	.word	0x011c0087
 800ab14:	011c0087 	.word	0x011c0087
 800ab18:	004f011c 	.word	0x004f011c
 800ab1c:	006f006f 	.word	0x006f006f
 800ab20:	006f006f 	.word	0x006f006f
 800ab24:	006f006f 	.word	0x006f006f
 800ab28:	006f006f 	.word	0x006f006f
 800ab2c:	011c006f 	.word	0x011c006f
 800ab30:	011c011c 	.word	0x011c011c
 800ab34:	011c011c 	.word	0x011c011c
 800ab38:	011c011c 	.word	0x011c011c
 800ab3c:	006d00ad 	.word	0x006d00ad
 800ab40:	006d006d 	.word	0x006d006d
 800ab44:	00e50119 	.word	0x00e50119
 800ab48:	011c011c 	.word	0x011c011c
 800ab4c:	011c00cf 	.word	0x011c00cf
 800ab50:	011c011c 	.word	0x011c011c
 800ab54:	008e011c 	.word	0x008e011c
 800ab58:	0100011c 	.word	0x0100011c
 800ab5c:	011c011c 	.word	0x011c011c
 800ab60:	00f0011c 	.word	0x00f0011c
 800ab64:	011c011c 	.word	0x011c011c
 800ab68:	0073011c 	.word	0x0073011c
 800ab6c:	011c00f6 	.word	0x011c00f6
 800ab70:	011c011c 	.word	0x011c011c
 800ab74:	011c011c 	.word	0x011c011c
 800ab78:	011c011c 	.word	0x011c011c
 800ab7c:	006d00ad 	.word	0x006d00ad
 800ab80:	006d006d 	.word	0x006d006d
 800ab84:	00e50119 	.word	0x00e50119
 800ab88:	011c011c 	.word	0x011c011c
 800ab8c:	011c00cf 	.word	0x011c00cf
 800ab90:	011c011c 	.word	0x011c011c
 800ab94:	008e011c 	.word	0x008e011c
 800ab98:	0100011c 	.word	0x0100011c
 800ab9c:	011c011c 	.word	0x011c011c
 800aba0:	00f0011c 	.word	0x00f0011c
 800aba4:	011c011c 	.word	0x011c011c
 800aba8:	0073011c 	.word	0x0073011c
 800abac:	00f6      	.short	0x00f6
 800abae:	05e9      	lsls	r1, r5, #23
 800abb0:	d51d      	bpl.n	800abee <__ssvfscanf_r+0x101e>
 800abb2:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800abb6:	f10a 0a01 	add.w	sl, sl, #1
 800abba:	b11b      	cbz	r3, 800abc4 <__ssvfscanf_r+0xff4>
 800abbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abbe:	3001      	adds	r0, #1
 800abc0:	3b01      	subs	r3, #1
 800abc2:	6338      	str	r0, [r7, #48]	; 0x30
 800abc4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800abc6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800abc8:	3001      	adds	r0, #1
 800abca:	62f8      	str	r0, [r7, #44]	; 0x2c
 800abcc:	6860      	ldr	r0, [r4, #4]
 800abce:	3801      	subs	r0, #1
 800abd0:	3901      	subs	r1, #1
 800abd2:	2800      	cmp	r0, #0
 800abd4:	6339      	str	r1, [r7, #48]	; 0x30
 800abd6:	6060      	str	r0, [r4, #4]
 800abd8:	f340 80c7 	ble.w	800ad6a <__ssvfscanf_r+0x119a>
 800abdc:	f10e 0101 	add.w	r1, lr, #1
 800abe0:	6021      	str	r1, [r4, #0]
 800abe2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800abe4:	2900      	cmp	r1, #0
 800abe6:	d187      	bne.n	800aaf8 <__ssvfscanf_r+0xf28>
 800abe8:	e04a      	b.n	800ac80 <__ssvfscanf_r+0x10b0>
 800abea:	0529      	lsls	r1, r5, #20
 800abec:	d548      	bpl.n	800ac80 <__ssvfscanf_r+0x10b0>
 800abee:	eb1b 0f08 	cmn.w	fp, r8
 800abf2:	d03f      	beq.n	800ac74 <__ssvfscanf_r+0x10a4>
 800abf4:	e044      	b.n	800ac80 <__ssvfscanf_r+0x10b0>
 800abf6:	f405 6c18 	and.w	ip, r5, #2432	; 0x980
 800abfa:	f5bc 7f80 	cmp.w	ip, #256	; 0x100
 800abfe:	d13f      	bne.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ac00:	f1ba 0f01 	cmp.w	sl, #1
 800ac04:	d13c      	bne.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ac06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ac08:	f04f 0c30 	mov.w	ip, #48	; 0x30
 800ac0c:	3901      	subs	r1, #1
 800ac0e:	f809 cb01 	strb.w	ip, [r9], #1
 800ac12:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 800ac16:	6339      	str	r1, [r7, #48]	; 0x30
 800ac18:	f04f 0a00 	mov.w	sl, #0
 800ac1c:	e003      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800ac1e:	0629      	lsls	r1, r5, #24
 800ac20:	d52e      	bpl.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ac22:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800ac26:	f809 0b01 	strb.w	r0, [r9], #1
 800ac2a:	e7cb      	b.n	800abc4 <__ssvfscanf_r+0xff4>
 800ac2c:	f1bb 0f00 	cmp.w	fp, #0
 800ac30:	d10c      	bne.n	800ac4c <__ssvfscanf_r+0x107c>
 800ac32:	f1ba 0f00 	cmp.w	sl, #0
 800ac36:	d10d      	bne.n	800ac54 <__ssvfscanf_r+0x1084>
 800ac38:	f405 6ce0 	and.w	ip, r5, #1792	; 0x700
 800ac3c:	f5bc 6fe0 	cmp.w	ip, #1792	; 0x700
 800ac40:	d108      	bne.n	800ac54 <__ssvfscanf_r+0x1084>
 800ac42:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 800ac46:	f04f 0b01 	mov.w	fp, #1
 800ac4a:	e7ec      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800ac4c:	f1bb 0f02 	cmp.w	fp, #2
 800ac50:	f000 8085 	beq.w	800ad5e <__ssvfscanf_r+0x118e>
 800ac54:	f1b8 0f01 	cmp.w	r8, #1
 800ac58:	d002      	beq.n	800ac60 <__ssvfscanf_r+0x1090>
 800ac5a:	f1b8 0f04 	cmp.w	r8, #4
 800ac5e:	d10f      	bne.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ac60:	f108 0801 	add.w	r8, r8, #1
 800ac64:	fa5f f888 	uxtb.w	r8, r8
 800ac68:	e7dd      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800ac6a:	0529      	lsls	r1, r5, #20
 800ac6c:	d505      	bpl.n	800ac7a <__ssvfscanf_r+0x10aa>
 800ac6e:	eb1b 0f08 	cmn.w	fp, r8
 800ac72:	d102      	bne.n	800ac7a <__ssvfscanf_r+0x10aa>
 800ac74:	f425 75c0 	bic.w	r5, r5, #384	; 0x180
 800ac78:	e7d5      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800ac7a:	f1bb 0f01 	cmp.w	fp, #1
 800ac7e:	d071      	beq.n	800ad64 <__ssvfscanf_r+0x1194>
 800ac80:	f1ba 0f00 	cmp.w	sl, #0
 800ac84:	d001      	beq.n	800ac8a <__ssvfscanf_r+0x10ba>
 800ac86:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 800ac8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac8e:	f1bb 0f01 	cmp.w	fp, #1
 800ac92:	d877      	bhi.n	800ad84 <__ssvfscanf_r+0x11b4>
 800ac94:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800ac98:	45a9      	cmp	r9, r5
 800ac9a:	f67f a895 	bls.w	8009dc8 <__ssvfscanf_r+0x1f8>
 800ac9e:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 800aca2:	ee18 0a10 	vmov	r0, s16
 800aca6:	4622      	mov	r2, r4
 800aca8:	f003 f86f 	bl	800dd8a <_sungetc_r>
 800acac:	e7f4      	b.n	800ac98 <__ssvfscanf_r+0x10c8>
 800acae:	f1b8 0f00 	cmp.w	r8, #0
 800acb2:	d10c      	bne.n	800acce <__ssvfscanf_r+0x10fe>
 800acb4:	f1ba 0f00 	cmp.w	sl, #0
 800acb8:	d1e5      	bne.n	800ac86 <__ssvfscanf_r+0x10b6>
 800acba:	f405 6ce0 	and.w	ip, r5, #1792	; 0x700
 800acbe:	f5bc 6fe0 	cmp.w	ip, #1792	; 0x700
 800acc2:	d1e2      	bne.n	800ac8a <__ssvfscanf_r+0x10ba>
 800acc4:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 800acc8:	f04f 0801 	mov.w	r8, #1
 800accc:	e7ab      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800acce:	f1b8 0f03 	cmp.w	r8, #3
 800acd2:	d0c5      	beq.n	800ac60 <__ssvfscanf_r+0x1090>
 800acd4:	f1b8 0f05 	cmp.w	r8, #5
 800acd8:	e7c1      	b.n	800ac5e <__ssvfscanf_r+0x108e>
 800acda:	0529      	lsls	r1, r5, #20
 800acdc:	d502      	bpl.n	800ace4 <__ssvfscanf_r+0x1114>
 800acde:	eb1b 0f08 	cmn.w	fp, r8
 800ace2:	d0c7      	beq.n	800ac74 <__ssvfscanf_r+0x10a4>
 800ace4:	f1b8 0f02 	cmp.w	r8, #2
 800ace8:	d1ca      	bne.n	800ac80 <__ssvfscanf_r+0x10b0>
 800acea:	f04f 0803 	mov.w	r8, #3
 800acee:	e79a      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800acf0:	f1b8 0f06 	cmp.w	r8, #6
 800acf4:	d1c4      	bne.n	800ac80 <__ssvfscanf_r+0x10b0>
 800acf6:	f04f 0807 	mov.w	r8, #7
 800acfa:	e794      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800acfc:	f1b8 0f07 	cmp.w	r8, #7
 800ad00:	d1be      	bne.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ad02:	f04f 0808 	mov.w	r8, #8
 800ad06:	e78e      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800ad08:	0800db5d 	.word	0x0800db5d
 800ad0c:	0800ff52 	.word	0x0800ff52
 800ad10:	0529      	lsls	r1, r5, #20
 800ad12:	d5b5      	bpl.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ad14:	f405 6ca0 	and.w	ip, r5, #1280	; 0x500
 800ad18:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800ad1c:	d004      	beq.n	800ad28 <__ssvfscanf_r+0x1158>
 800ad1e:	0569      	lsls	r1, r5, #21
 800ad20:	d5ae      	bpl.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ad22:	f1ba 0f00 	cmp.w	sl, #0
 800ad26:	d0b0      	beq.n	800ac8a <__ssvfscanf_r+0x10ba>
 800ad28:	05a9      	lsls	r1, r5, #22
 800ad2a:	bf58      	it	pl
 800ad2c:	6ab9      	ldrpl	r1, [r7, #40]	; 0x28
 800ad2e:	f425 6578 	bic.w	r5, r5, #3968	; 0xf80
 800ad32:	bf5c      	itt	pl
 800ad34:	ebaa 0101 	subpl.w	r1, sl, r1
 800ad38:	e9c7 9103 	strdpl	r9, r1, [r7, #12]
 800ad3c:	f445 75c0 	orr.w	r5, r5, #384	; 0x180
 800ad40:	e76a      	b.n	800ac18 <__ssvfscanf_r+0x1048>
 800ad42:	0529      	lsls	r1, r5, #20
 800ad44:	d5e6      	bpl.n	800ad14 <__ssvfscanf_r+0x1144>
 800ad46:	e752      	b.n	800abee <__ssvfscanf_r+0x101e>
 800ad48:	f892 c000 	ldrb.w	ip, [r2]
 800ad4c:	4584      	cmp	ip, r0
 800ad4e:	d197      	bne.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ad50:	05a9      	lsls	r1, r5, #22
 800ad52:	d595      	bpl.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ad54:	f425 7520 	bic.w	r5, r5, #640	; 0x280
 800ad58:	f8c7 a028 	str.w	sl, [r7, #40]	; 0x28
 800ad5c:	e763      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800ad5e:	f04f 0b03 	mov.w	fp, #3
 800ad62:	e760      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800ad64:	f04f 0b02 	mov.w	fp, #2
 800ad68:	e75d      	b.n	800ac26 <__ssvfscanf_r+0x1056>
 800ad6a:	ee18 0a10 	vmov	r0, s16
 800ad6e:	4621      	mov	r1, r4
 800ad70:	e9c7 2301 	strd	r2, r3, [r7, #4]
 800ad74:	f003 f846 	bl	800de04 <__ssrefill_r>
 800ad78:	e9d7 2301 	ldrd	r2, r3, [r7, #4]
 800ad7c:	2800      	cmp	r0, #0
 800ad7e:	f43f af30 	beq.w	800abe2 <__ssvfscanf_r+0x1012>
 800ad82:	e77d      	b.n	800ac80 <__ssvfscanf_r+0x10b0>
 800ad84:	f108 33ff 	add.w	r3, r8, #4294967295
 800ad88:	2b06      	cmp	r3, #6
 800ad8a:	d829      	bhi.n	800ade0 <__ssvfscanf_r+0x1210>
 800ad8c:	f1b8 0f02 	cmp.w	r8, #2
 800ad90:	d837      	bhi.n	800ae02 <__ssvfscanf_r+0x1232>
 800ad92:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800ad96:	45a9      	cmp	r9, r5
 800ad98:	f67f a816 	bls.w	8009dc8 <__ssvfscanf_r+0x1f8>
 800ad9c:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 800ada0:	ee18 0a10 	vmov	r0, s16
 800ada4:	4622      	mov	r2, r4
 800ada6:	f002 fff0 	bl	800dd8a <_sungetc_r>
 800adaa:	e7f4      	b.n	800ad96 <__ssvfscanf_r+0x11c6>
 800adac:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800adb0:	633b      	str	r3, [r7, #48]	; 0x30
 800adb2:	ee18 0a10 	vmov	r0, s16
 800adb6:	4622      	mov	r2, r4
 800adb8:	f002 ffe7 	bl	800dd8a <_sungetc_r>
 800adbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adbe:	f10b 3bff 	add.w	fp, fp, #4294967295
 800adc2:	fa5f fb8b 	uxtb.w	fp, fp
 800adc6:	f1bb 0f02 	cmp.w	fp, #2
 800adca:	d1ef      	bne.n	800adac <__ssvfscanf_r+0x11dc>
 800adcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adce:	f1a8 0803 	sub.w	r8, r8, #3
 800add2:	fa5f f888 	uxtb.w	r8, r8
 800add6:	eba3 0308 	sub.w	r3, r3, r8
 800adda:	eba9 0908 	sub.w	r9, r9, r8
 800adde:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ade0:	05eb      	lsls	r3, r5, #23
 800ade2:	d530      	bpl.n	800ae46 <__ssvfscanf_r+0x1276>
 800ade4:	0568      	lsls	r0, r5, #21
 800ade6:	d50f      	bpl.n	800ae08 <__ssvfscanf_r+0x1238>
 800ade8:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800adec:	45a9      	cmp	r9, r5
 800adee:	f67e afeb 	bls.w	8009dc8 <__ssvfscanf_r+0x1f8>
 800adf2:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 800adf6:	ee18 0a10 	vmov	r0, s16
 800adfa:	4622      	mov	r2, r4
 800adfc:	f002 ffc5 	bl	800dd8a <_sungetc_r>
 800ae00:	e7f4      	b.n	800adec <__ssvfscanf_r+0x121c>
 800ae02:	46c3      	mov	fp, r8
 800ae04:	464b      	mov	r3, r9
 800ae06:	e7da      	b.n	800adbe <__ssvfscanf_r+0x11ee>
 800ae08:	f819 1c01 	ldrb.w	r1, [r9, #-1]
 800ae0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae0e:	2965      	cmp	r1, #101	; 0x65
 800ae10:	f109 38ff 	add.w	r8, r9, #4294967295
 800ae14:	f103 3bff 	add.w	fp, r3, #4294967295
 800ae18:	d00d      	beq.n	800ae36 <__ssvfscanf_r+0x1266>
 800ae1a:	2945      	cmp	r1, #69	; 0x45
 800ae1c:	d00b      	beq.n	800ae36 <__ssvfscanf_r+0x1266>
 800ae1e:	ee18 0a10 	vmov	r0, s16
 800ae22:	4622      	mov	r2, r4
 800ae24:	f002 ffb1 	bl	800dd8a <_sungetc_r>
 800ae28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae2a:	f819 1c02 	ldrb.w	r1, [r9, #-2]
 800ae2e:	f1a9 0802 	sub.w	r8, r9, #2
 800ae32:	f1a3 0b02 	sub.w	fp, r3, #2
 800ae36:	ee18 0a10 	vmov	r0, s16
 800ae3a:	4622      	mov	r2, r4
 800ae3c:	f002 ffa5 	bl	800dd8a <_sungetc_r>
 800ae40:	46c1      	mov	r9, r8
 800ae42:	f8c7 b02c 	str.w	fp, [r7, #44]	; 0x2c
 800ae46:	f015 0210 	ands.w	r2, r5, #16
 800ae4a:	f47e aedf 	bne.w	8009c0c <__ssvfscanf_r+0x3c>
 800ae4e:	f405 63c0 	and.w	r3, r5, #1536	; 0x600
 800ae52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae56:	f889 2000 	strb.w	r2, [r9]
 800ae5a:	d11a      	bne.n	800ae92 <__ssvfscanf_r+0x12c2>
 800ae5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae5e:	4553      	cmp	r3, sl
 800ae60:	eba3 020a 	sub.w	r2, r3, sl
 800ae64:	d123      	bne.n	800aeae <__ssvfscanf_r+0x12de>
 800ae66:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800ae6a:	ee18 0a10 	vmov	r0, s16
 800ae6e:	2200      	movs	r2, #0
 800ae70:	f002 fd64 	bl	800d93c <_strtod_r>
 800ae74:	07e9      	lsls	r1, r5, #31
 800ae76:	ec59 8b10 	vmov	r8, r9, d0
 800ae7a:	f106 0a04 	add.w	sl, r6, #4
 800ae7e:	d521      	bpl.n	800aec4 <__ssvfscanf_r+0x12f4>
 800ae80:	6833      	ldr	r3, [r6, #0]
 800ae82:	ed83 0b00 	vstr	d0, [r3]
 800ae86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae88:	3301      	adds	r3, #1
 800ae8a:	627b      	str	r3, [r7, #36]	; 0x24
 800ae8c:	4656      	mov	r6, sl
 800ae8e:	f7fe bebd 	b.w	8009c0c <__ssvfscanf_r+0x3c>
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d0e6      	beq.n	800ae66 <__ssvfscanf_r+0x1296>
 800ae98:	68f9      	ldr	r1, [r7, #12]
 800ae9a:	230a      	movs	r3, #10
 800ae9c:	ee18 0a10 	vmov	r0, s16
 800aea0:	3101      	adds	r1, #1
 800aea2:	f7fd fca3 	bl	80087ec <_strtol_r>
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	f8d7 900c 	ldr.w	r9, [r7, #12]
 800aeac:	1ac2      	subs	r2, r0, r3
 800aeae:	f207 23a3 	addw	r3, r7, #675	; 0x2a3
 800aeb2:	4599      	cmp	r9, r3
 800aeb4:	bf28      	it	cs
 800aeb6:	f207 29a2 	addwcs	r9, r7, #674	; 0x2a2
 800aeba:	4915      	ldr	r1, [pc, #84]	; (800af10 <__ssvfscanf_r+0x1340>)
 800aebc:	4648      	mov	r0, r9
 800aebe:	f7fd fb6d 	bl	800859c <sprintf>
 800aec2:	e7d0      	b.n	800ae66 <__ssvfscanf_r+0x1296>
 800aec4:	07aa      	lsls	r2, r5, #30
 800aec6:	6836      	ldr	r6, [r6, #0]
 800aec8:	d502      	bpl.n	800aed0 <__ssvfscanf_r+0x1300>
 800aeca:	ed86 0b00 	vstr	d0, [r6]
 800aece:	e7da      	b.n	800ae86 <__ssvfscanf_r+0x12b6>
 800aed0:	ee10 2a10 	vmov	r2, s0
 800aed4:	ee10 0a10 	vmov	r0, s0
 800aed8:	464b      	mov	r3, r9
 800aeda:	4649      	mov	r1, r9
 800aedc:	f7f5 fe2e 	bl	8000b3c <__aeabi_dcmpun>
 800aee0:	b128      	cbz	r0, 800aeee <__ssvfscanf_r+0x131e>
 800aee2:	480c      	ldr	r0, [pc, #48]	; (800af14 <__ssvfscanf_r+0x1344>)
 800aee4:	f001 feec 	bl	800ccc0 <nanf>
 800aee8:	ed86 0a00 	vstr	s0, [r6]
 800aeec:	e7cb      	b.n	800ae86 <__ssvfscanf_r+0x12b6>
 800aeee:	4640      	mov	r0, r8
 800aef0:	4649      	mov	r1, r9
 800aef2:	f7f5 fe81 	bl	8000bf8 <__aeabi_d2f>
 800aef6:	6030      	str	r0, [r6, #0]
 800aef8:	e7c5      	b.n	800ae86 <__ssvfscanf_r+0x12b6>
 800aefa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800aefe:	6818      	ldr	r0, [r3, #0]
 800af00:	f7fd f8e4 	bl	80080cc <free>
 800af04:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800af08:	3401      	adds	r4, #1
 800af0a:	601e      	str	r6, [r3, #0]
 800af0c:	f7ff b82b 	b.w	8009f66 <__ssvfscanf_r+0x396>
 800af10:	0800ff4c 	.word	0x0800ff4c
 800af14:	080102e3 	.word	0x080102e3

0800af18 <sysconf>:
 800af18:	2808      	cmp	r0, #8
 800af1a:	b508      	push	{r3, lr}
 800af1c:	d006      	beq.n	800af2c <sysconf+0x14>
 800af1e:	f7fd f8a3 	bl	8008068 <__errno>
 800af22:	2316      	movs	r3, #22
 800af24:	6003      	str	r3, [r0, #0]
 800af26:	f04f 30ff 	mov.w	r0, #4294967295
 800af2a:	bd08      	pop	{r3, pc}
 800af2c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800af30:	e7fb      	b.n	800af2a <sysconf+0x12>
	...

0800af34 <_write_r>:
 800af34:	b538      	push	{r3, r4, r5, lr}
 800af36:	4d07      	ldr	r5, [pc, #28]	; (800af54 <_write_r+0x20>)
 800af38:	4604      	mov	r4, r0
 800af3a:	4608      	mov	r0, r1
 800af3c:	4611      	mov	r1, r2
 800af3e:	2200      	movs	r2, #0
 800af40:	602a      	str	r2, [r5, #0]
 800af42:	461a      	mov	r2, r3
 800af44:	f7f8 fd0b 	bl	800395e <_write>
 800af48:	1c43      	adds	r3, r0, #1
 800af4a:	d102      	bne.n	800af52 <_write_r+0x1e>
 800af4c:	682b      	ldr	r3, [r5, #0]
 800af4e:	b103      	cbz	r3, 800af52 <_write_r+0x1e>
 800af50:	6023      	str	r3, [r4, #0]
 800af52:	bd38      	pop	{r3, r4, r5, pc}
 800af54:	200011a0 	.word	0x200011a0

0800af58 <register_fini>:
 800af58:	4b02      	ldr	r3, [pc, #8]	; (800af64 <register_fini+0xc>)
 800af5a:	b113      	cbz	r3, 800af62 <register_fini+0xa>
 800af5c:	4802      	ldr	r0, [pc, #8]	; (800af68 <register_fini+0x10>)
 800af5e:	f000 b805 	b.w	800af6c <atexit>
 800af62:	4770      	bx	lr
 800af64:	00000000 	.word	0x00000000
 800af68:	0800bc5d 	.word	0x0800bc5d

0800af6c <atexit>:
 800af6c:	2300      	movs	r3, #0
 800af6e:	4601      	mov	r1, r0
 800af70:	461a      	mov	r2, r3
 800af72:	4618      	mov	r0, r3
 800af74:	f002 bfe2 	b.w	800df3c <__register_exitproc>

0800af78 <_close_r>:
 800af78:	b538      	push	{r3, r4, r5, lr}
 800af7a:	4d06      	ldr	r5, [pc, #24]	; (800af94 <_close_r+0x1c>)
 800af7c:	2300      	movs	r3, #0
 800af7e:	4604      	mov	r4, r0
 800af80:	4608      	mov	r0, r1
 800af82:	602b      	str	r3, [r5, #0]
 800af84:	f7f8 fd07 	bl	8003996 <_close>
 800af88:	1c43      	adds	r3, r0, #1
 800af8a:	d102      	bne.n	800af92 <_close_r+0x1a>
 800af8c:	682b      	ldr	r3, [r5, #0]
 800af8e:	b103      	cbz	r3, 800af92 <_close_r+0x1a>
 800af90:	6023      	str	r3, [r4, #0]
 800af92:	bd38      	pop	{r3, r4, r5, pc}
 800af94:	200011a0 	.word	0x200011a0

0800af98 <quorem>:
 800af98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af9c:	6903      	ldr	r3, [r0, #16]
 800af9e:	690c      	ldr	r4, [r1, #16]
 800afa0:	42a3      	cmp	r3, r4
 800afa2:	4607      	mov	r7, r0
 800afa4:	f2c0 8081 	blt.w	800b0aa <quorem+0x112>
 800afa8:	3c01      	subs	r4, #1
 800afaa:	f101 0814 	add.w	r8, r1, #20
 800afae:	f100 0514 	add.w	r5, r0, #20
 800afb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afb6:	9301      	str	r3, [sp, #4]
 800afb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800afbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afc0:	3301      	adds	r3, #1
 800afc2:	429a      	cmp	r2, r3
 800afc4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800afc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800afcc:	fbb2 f6f3 	udiv	r6, r2, r3
 800afd0:	d331      	bcc.n	800b036 <quorem+0x9e>
 800afd2:	f04f 0e00 	mov.w	lr, #0
 800afd6:	4640      	mov	r0, r8
 800afd8:	46ac      	mov	ip, r5
 800afda:	46f2      	mov	sl, lr
 800afdc:	f850 2b04 	ldr.w	r2, [r0], #4
 800afe0:	b293      	uxth	r3, r2
 800afe2:	fb06 e303 	mla	r3, r6, r3, lr
 800afe6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800afea:	b29b      	uxth	r3, r3
 800afec:	ebaa 0303 	sub.w	r3, sl, r3
 800aff0:	f8dc a000 	ldr.w	sl, [ip]
 800aff4:	0c12      	lsrs	r2, r2, #16
 800aff6:	fa13 f38a 	uxtah	r3, r3, sl
 800affa:	fb06 e202 	mla	r2, r6, r2, lr
 800affe:	9300      	str	r3, [sp, #0]
 800b000:	9b00      	ldr	r3, [sp, #0]
 800b002:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b006:	b292      	uxth	r2, r2
 800b008:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b00c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b010:	f8bd 3000 	ldrh.w	r3, [sp]
 800b014:	4581      	cmp	r9, r0
 800b016:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b01a:	f84c 3b04 	str.w	r3, [ip], #4
 800b01e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b022:	d2db      	bcs.n	800afdc <quorem+0x44>
 800b024:	f855 300b 	ldr.w	r3, [r5, fp]
 800b028:	b92b      	cbnz	r3, 800b036 <quorem+0x9e>
 800b02a:	9b01      	ldr	r3, [sp, #4]
 800b02c:	3b04      	subs	r3, #4
 800b02e:	429d      	cmp	r5, r3
 800b030:	461a      	mov	r2, r3
 800b032:	d32e      	bcc.n	800b092 <quorem+0xfa>
 800b034:	613c      	str	r4, [r7, #16]
 800b036:	4638      	mov	r0, r7
 800b038:	f001 fa1e 	bl	800c478 <__mcmp>
 800b03c:	2800      	cmp	r0, #0
 800b03e:	db24      	blt.n	800b08a <quorem+0xf2>
 800b040:	3601      	adds	r6, #1
 800b042:	4628      	mov	r0, r5
 800b044:	f04f 0c00 	mov.w	ip, #0
 800b048:	f858 2b04 	ldr.w	r2, [r8], #4
 800b04c:	f8d0 e000 	ldr.w	lr, [r0]
 800b050:	b293      	uxth	r3, r2
 800b052:	ebac 0303 	sub.w	r3, ip, r3
 800b056:	0c12      	lsrs	r2, r2, #16
 800b058:	fa13 f38e 	uxtah	r3, r3, lr
 800b05c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b060:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b064:	b29b      	uxth	r3, r3
 800b066:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b06a:	45c1      	cmp	r9, r8
 800b06c:	f840 3b04 	str.w	r3, [r0], #4
 800b070:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b074:	d2e8      	bcs.n	800b048 <quorem+0xb0>
 800b076:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b07a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b07e:	b922      	cbnz	r2, 800b08a <quorem+0xf2>
 800b080:	3b04      	subs	r3, #4
 800b082:	429d      	cmp	r5, r3
 800b084:	461a      	mov	r2, r3
 800b086:	d30a      	bcc.n	800b09e <quorem+0x106>
 800b088:	613c      	str	r4, [r7, #16]
 800b08a:	4630      	mov	r0, r6
 800b08c:	b003      	add	sp, #12
 800b08e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b092:	6812      	ldr	r2, [r2, #0]
 800b094:	3b04      	subs	r3, #4
 800b096:	2a00      	cmp	r2, #0
 800b098:	d1cc      	bne.n	800b034 <quorem+0x9c>
 800b09a:	3c01      	subs	r4, #1
 800b09c:	e7c7      	b.n	800b02e <quorem+0x96>
 800b09e:	6812      	ldr	r2, [r2, #0]
 800b0a0:	3b04      	subs	r3, #4
 800b0a2:	2a00      	cmp	r2, #0
 800b0a4:	d1f0      	bne.n	800b088 <quorem+0xf0>
 800b0a6:	3c01      	subs	r4, #1
 800b0a8:	e7eb      	b.n	800b082 <quorem+0xea>
 800b0aa:	2000      	movs	r0, #0
 800b0ac:	e7ee      	b.n	800b08c <quorem+0xf4>
	...

0800b0b0 <_dtoa_r>:
 800b0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0b4:	ed2d 8b04 	vpush	{d8-d9}
 800b0b8:	b093      	sub	sp, #76	; 0x4c
 800b0ba:	ec57 6b10 	vmov	r6, r7, d0
 800b0be:	9106      	str	r1, [sp, #24]
 800b0c0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800b0c2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b0c4:	9209      	str	r2, [sp, #36]	; 0x24
 800b0c6:	ee10 aa10 	vmov	sl, s0
 800b0ca:	4604      	mov	r4, r0
 800b0cc:	930c      	str	r3, [sp, #48]	; 0x30
 800b0ce:	46bb      	mov	fp, r7
 800b0d0:	b141      	cbz	r1, 800b0e4 <_dtoa_r+0x34>
 800b0d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b0d4:	604a      	str	r2, [r1, #4]
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	4093      	lsls	r3, r2
 800b0da:	608b      	str	r3, [r1, #8]
 800b0dc:	f000 ff73 	bl	800bfc6 <_Bfree>
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	6423      	str	r3, [r4, #64]	; 0x40
 800b0e4:	1e3b      	subs	r3, r7, #0
 800b0e6:	bfaa      	itet	ge
 800b0e8:	2300      	movge	r3, #0
 800b0ea:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b0ee:	602b      	strge	r3, [r5, #0]
 800b0f0:	4ba3      	ldr	r3, [pc, #652]	; (800b380 <_dtoa_r+0x2d0>)
 800b0f2:	bfbc      	itt	lt
 800b0f4:	2201      	movlt	r2, #1
 800b0f6:	602a      	strlt	r2, [r5, #0]
 800b0f8:	ea33 030b 	bics.w	r3, r3, fp
 800b0fc:	d11b      	bne.n	800b136 <_dtoa_r+0x86>
 800b0fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b100:	f242 730f 	movw	r3, #9999	; 0x270f
 800b104:	6013      	str	r3, [r2, #0]
 800b106:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b10a:	4333      	orrs	r3, r6
 800b10c:	f000 8590 	beq.w	800bc30 <_dtoa_r+0xb80>
 800b110:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b112:	b90b      	cbnz	r3, 800b118 <_dtoa_r+0x68>
 800b114:	4b9b      	ldr	r3, [pc, #620]	; (800b384 <_dtoa_r+0x2d4>)
 800b116:	e022      	b.n	800b15e <_dtoa_r+0xae>
 800b118:	4b9a      	ldr	r3, [pc, #616]	; (800b384 <_dtoa_r+0x2d4>)
 800b11a:	9301      	str	r3, [sp, #4]
 800b11c:	3303      	adds	r3, #3
 800b11e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b120:	6013      	str	r3, [r2, #0]
 800b122:	9801      	ldr	r0, [sp, #4]
 800b124:	b013      	add	sp, #76	; 0x4c
 800b126:	ecbd 8b04 	vpop	{d8-d9}
 800b12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b12e:	4b96      	ldr	r3, [pc, #600]	; (800b388 <_dtoa_r+0x2d8>)
 800b130:	9301      	str	r3, [sp, #4]
 800b132:	3308      	adds	r3, #8
 800b134:	e7f3      	b.n	800b11e <_dtoa_r+0x6e>
 800b136:	2200      	movs	r2, #0
 800b138:	2300      	movs	r3, #0
 800b13a:	4650      	mov	r0, sl
 800b13c:	4659      	mov	r1, fp
 800b13e:	f7f5 fccb 	bl	8000ad8 <__aeabi_dcmpeq>
 800b142:	ec4b ab19 	vmov	d9, sl, fp
 800b146:	4680      	mov	r8, r0
 800b148:	b158      	cbz	r0, 800b162 <_dtoa_r+0xb2>
 800b14a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b14c:	2301      	movs	r3, #1
 800b14e:	6013      	str	r3, [r2, #0]
 800b150:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b152:	2b00      	cmp	r3, #0
 800b154:	f000 8569 	beq.w	800bc2a <_dtoa_r+0xb7a>
 800b158:	488c      	ldr	r0, [pc, #560]	; (800b38c <_dtoa_r+0x2dc>)
 800b15a:	6018      	str	r0, [r3, #0]
 800b15c:	1e43      	subs	r3, r0, #1
 800b15e:	9301      	str	r3, [sp, #4]
 800b160:	e7df      	b.n	800b122 <_dtoa_r+0x72>
 800b162:	ec4b ab10 	vmov	d0, sl, fp
 800b166:	aa10      	add	r2, sp, #64	; 0x40
 800b168:	a911      	add	r1, sp, #68	; 0x44
 800b16a:	4620      	mov	r0, r4
 800b16c:	f001 faa6 	bl	800c6bc <__d2b>
 800b170:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b174:	ee08 0a10 	vmov	s16, r0
 800b178:	2d00      	cmp	r5, #0
 800b17a:	f000 8082 	beq.w	800b282 <_dtoa_r+0x1d2>
 800b17e:	ee19 3a90 	vmov	r3, s19
 800b182:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b186:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b18a:	4656      	mov	r6, sl
 800b18c:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b190:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b194:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b198:	4b7d      	ldr	r3, [pc, #500]	; (800b390 <_dtoa_r+0x2e0>)
 800b19a:	2200      	movs	r2, #0
 800b19c:	4630      	mov	r0, r6
 800b19e:	4639      	mov	r1, r7
 800b1a0:	f7f5 f87a 	bl	8000298 <__aeabi_dsub>
 800b1a4:	a370      	add	r3, pc, #448	; (adr r3, 800b368 <_dtoa_r+0x2b8>)
 800b1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1aa:	f7f5 fa2d 	bl	8000608 <__aeabi_dmul>
 800b1ae:	a370      	add	r3, pc, #448	; (adr r3, 800b370 <_dtoa_r+0x2c0>)
 800b1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b4:	f7f5 f872 	bl	800029c <__adddf3>
 800b1b8:	4606      	mov	r6, r0
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	460f      	mov	r7, r1
 800b1be:	f7f5 f9b9 	bl	8000534 <__aeabi_i2d>
 800b1c2:	a36d      	add	r3, pc, #436	; (adr r3, 800b378 <_dtoa_r+0x2c8>)
 800b1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c8:	f7f5 fa1e 	bl	8000608 <__aeabi_dmul>
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	460b      	mov	r3, r1
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	4639      	mov	r1, r7
 800b1d4:	f7f5 f862 	bl	800029c <__adddf3>
 800b1d8:	4606      	mov	r6, r0
 800b1da:	460f      	mov	r7, r1
 800b1dc:	f7f5 fcc4 	bl	8000b68 <__aeabi_d2iz>
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	9000      	str	r0, [sp, #0]
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	4630      	mov	r0, r6
 800b1e8:	4639      	mov	r1, r7
 800b1ea:	f7f5 fc7f 	bl	8000aec <__aeabi_dcmplt>
 800b1ee:	b150      	cbz	r0, 800b206 <_dtoa_r+0x156>
 800b1f0:	9800      	ldr	r0, [sp, #0]
 800b1f2:	f7f5 f99f 	bl	8000534 <__aeabi_i2d>
 800b1f6:	4632      	mov	r2, r6
 800b1f8:	463b      	mov	r3, r7
 800b1fa:	f7f5 fc6d 	bl	8000ad8 <__aeabi_dcmpeq>
 800b1fe:	b910      	cbnz	r0, 800b206 <_dtoa_r+0x156>
 800b200:	9b00      	ldr	r3, [sp, #0]
 800b202:	3b01      	subs	r3, #1
 800b204:	9300      	str	r3, [sp, #0]
 800b206:	9b00      	ldr	r3, [sp, #0]
 800b208:	2b16      	cmp	r3, #22
 800b20a:	d858      	bhi.n	800b2be <_dtoa_r+0x20e>
 800b20c:	9a00      	ldr	r2, [sp, #0]
 800b20e:	4b61      	ldr	r3, [pc, #388]	; (800b394 <_dtoa_r+0x2e4>)
 800b210:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b218:	ec51 0b19 	vmov	r0, r1, d9
 800b21c:	f7f5 fc66 	bl	8000aec <__aeabi_dcmplt>
 800b220:	2800      	cmp	r0, #0
 800b222:	d04e      	beq.n	800b2c2 <_dtoa_r+0x212>
 800b224:	9b00      	ldr	r3, [sp, #0]
 800b226:	3b01      	subs	r3, #1
 800b228:	9300      	str	r3, [sp, #0]
 800b22a:	2300      	movs	r3, #0
 800b22c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b22e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b230:	1b5d      	subs	r5, r3, r5
 800b232:	1e6b      	subs	r3, r5, #1
 800b234:	9305      	str	r3, [sp, #20]
 800b236:	bf45      	ittet	mi
 800b238:	f1c5 0301 	rsbmi	r3, r5, #1
 800b23c:	9304      	strmi	r3, [sp, #16]
 800b23e:	2300      	movpl	r3, #0
 800b240:	2300      	movmi	r3, #0
 800b242:	bf4c      	ite	mi
 800b244:	9305      	strmi	r3, [sp, #20]
 800b246:	9304      	strpl	r3, [sp, #16]
 800b248:	9b00      	ldr	r3, [sp, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	db3b      	blt.n	800b2c6 <_dtoa_r+0x216>
 800b24e:	9b05      	ldr	r3, [sp, #20]
 800b250:	9a00      	ldr	r2, [sp, #0]
 800b252:	920a      	str	r2, [sp, #40]	; 0x28
 800b254:	4413      	add	r3, r2
 800b256:	9305      	str	r3, [sp, #20]
 800b258:	2300      	movs	r3, #0
 800b25a:	9307      	str	r3, [sp, #28]
 800b25c:	9b06      	ldr	r3, [sp, #24]
 800b25e:	2b09      	cmp	r3, #9
 800b260:	d869      	bhi.n	800b336 <_dtoa_r+0x286>
 800b262:	2b05      	cmp	r3, #5
 800b264:	bfc4      	itt	gt
 800b266:	3b04      	subgt	r3, #4
 800b268:	9306      	strgt	r3, [sp, #24]
 800b26a:	9b06      	ldr	r3, [sp, #24]
 800b26c:	f1a3 0302 	sub.w	r3, r3, #2
 800b270:	bfcc      	ite	gt
 800b272:	2500      	movgt	r5, #0
 800b274:	2501      	movle	r5, #1
 800b276:	2b03      	cmp	r3, #3
 800b278:	d868      	bhi.n	800b34c <_dtoa_r+0x29c>
 800b27a:	e8df f003 	tbb	[pc, r3]
 800b27e:	3a2d      	.short	0x3a2d
 800b280:	5a38      	.short	0x5a38
 800b282:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b286:	441d      	add	r5, r3
 800b288:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b28c:	2b20      	cmp	r3, #32
 800b28e:	bfc1      	itttt	gt
 800b290:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b294:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b298:	fa0b f303 	lslgt.w	r3, fp, r3
 800b29c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b2a0:	bfda      	itte	le
 800b2a2:	f1c3 0320 	rsble	r3, r3, #32
 800b2a6:	fa06 f003 	lslle.w	r0, r6, r3
 800b2aa:	4318      	orrgt	r0, r3
 800b2ac:	f7f5 f932 	bl	8000514 <__aeabi_ui2d>
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	4606      	mov	r6, r0
 800b2b4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b2b8:	3d01      	subs	r5, #1
 800b2ba:	930e      	str	r3, [sp, #56]	; 0x38
 800b2bc:	e76c      	b.n	800b198 <_dtoa_r+0xe8>
 800b2be:	2301      	movs	r3, #1
 800b2c0:	e7b4      	b.n	800b22c <_dtoa_r+0x17c>
 800b2c2:	900b      	str	r0, [sp, #44]	; 0x2c
 800b2c4:	e7b3      	b.n	800b22e <_dtoa_r+0x17e>
 800b2c6:	9b04      	ldr	r3, [sp, #16]
 800b2c8:	9a00      	ldr	r2, [sp, #0]
 800b2ca:	1a9b      	subs	r3, r3, r2
 800b2cc:	9304      	str	r3, [sp, #16]
 800b2ce:	4253      	negs	r3, r2
 800b2d0:	9307      	str	r3, [sp, #28]
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	930a      	str	r3, [sp, #40]	; 0x28
 800b2d6:	e7c1      	b.n	800b25c <_dtoa_r+0x1ac>
 800b2d8:	2300      	movs	r3, #0
 800b2da:	9308      	str	r3, [sp, #32]
 800b2dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	dc37      	bgt.n	800b352 <_dtoa_r+0x2a2>
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b2e8:	461a      	mov	r2, r3
 800b2ea:	9209      	str	r2, [sp, #36]	; 0x24
 800b2ec:	e00c      	b.n	800b308 <_dtoa_r+0x258>
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	e7f3      	b.n	800b2da <_dtoa_r+0x22a>
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2f6:	9308      	str	r3, [sp, #32]
 800b2f8:	9b00      	ldr	r3, [sp, #0]
 800b2fa:	4413      	add	r3, r2
 800b2fc:	9302      	str	r3, [sp, #8]
 800b2fe:	3301      	adds	r3, #1
 800b300:	2b01      	cmp	r3, #1
 800b302:	9303      	str	r3, [sp, #12]
 800b304:	bfb8      	it	lt
 800b306:	2301      	movlt	r3, #1
 800b308:	2200      	movs	r2, #0
 800b30a:	6462      	str	r2, [r4, #68]	; 0x44
 800b30c:	2204      	movs	r2, #4
 800b30e:	f102 0014 	add.w	r0, r2, #20
 800b312:	4298      	cmp	r0, r3
 800b314:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b316:	d920      	bls.n	800b35a <_dtoa_r+0x2aa>
 800b318:	4620      	mov	r0, r4
 800b31a:	f000 fe2f 	bl	800bf7c <_Balloc>
 800b31e:	9001      	str	r0, [sp, #4]
 800b320:	2800      	cmp	r0, #0
 800b322:	d13d      	bne.n	800b3a0 <_dtoa_r+0x2f0>
 800b324:	4b1c      	ldr	r3, [pc, #112]	; (800b398 <_dtoa_r+0x2e8>)
 800b326:	4602      	mov	r2, r0
 800b328:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b32c:	481b      	ldr	r0, [pc, #108]	; (800b39c <_dtoa_r+0x2ec>)
 800b32e:	f002 fe47 	bl	800dfc0 <__assert_func>
 800b332:	2301      	movs	r3, #1
 800b334:	e7de      	b.n	800b2f4 <_dtoa_r+0x244>
 800b336:	2501      	movs	r5, #1
 800b338:	2300      	movs	r3, #0
 800b33a:	9306      	str	r3, [sp, #24]
 800b33c:	9508      	str	r5, [sp, #32]
 800b33e:	f04f 33ff 	mov.w	r3, #4294967295
 800b342:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b346:	2200      	movs	r2, #0
 800b348:	2312      	movs	r3, #18
 800b34a:	e7ce      	b.n	800b2ea <_dtoa_r+0x23a>
 800b34c:	2301      	movs	r3, #1
 800b34e:	9308      	str	r3, [sp, #32]
 800b350:	e7f5      	b.n	800b33e <_dtoa_r+0x28e>
 800b352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b354:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b358:	e7d6      	b.n	800b308 <_dtoa_r+0x258>
 800b35a:	3101      	adds	r1, #1
 800b35c:	6461      	str	r1, [r4, #68]	; 0x44
 800b35e:	0052      	lsls	r2, r2, #1
 800b360:	e7d5      	b.n	800b30e <_dtoa_r+0x25e>
 800b362:	bf00      	nop
 800b364:	f3af 8000 	nop.w
 800b368:	636f4361 	.word	0x636f4361
 800b36c:	3fd287a7 	.word	0x3fd287a7
 800b370:	8b60c8b3 	.word	0x8b60c8b3
 800b374:	3fc68a28 	.word	0x3fc68a28
 800b378:	509f79fb 	.word	0x509f79fb
 800b37c:	3fd34413 	.word	0x3fd34413
 800b380:	7ff00000 	.word	0x7ff00000
 800b384:	08010075 	.word	0x08010075
 800b388:	08010079 	.word	0x08010079
 800b38c:	0800ff2b 	.word	0x0800ff2b
 800b390:	3ff80000 	.word	0x3ff80000
 800b394:	08010180 	.word	0x08010180
 800b398:	08010082 	.word	0x08010082
 800b39c:	08010093 	.word	0x08010093
 800b3a0:	9b01      	ldr	r3, [sp, #4]
 800b3a2:	6423      	str	r3, [r4, #64]	; 0x40
 800b3a4:	9b03      	ldr	r3, [sp, #12]
 800b3a6:	2b0e      	cmp	r3, #14
 800b3a8:	f200 809d 	bhi.w	800b4e6 <_dtoa_r+0x436>
 800b3ac:	2d00      	cmp	r5, #0
 800b3ae:	f000 809a 	beq.w	800b4e6 <_dtoa_r+0x436>
 800b3b2:	9b00      	ldr	r3, [sp, #0]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	dd32      	ble.n	800b41e <_dtoa_r+0x36e>
 800b3b8:	4ab7      	ldr	r2, [pc, #732]	; (800b698 <_dtoa_r+0x5e8>)
 800b3ba:	f003 030f 	and.w	r3, r3, #15
 800b3be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b3c2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b3c6:	9b00      	ldr	r3, [sp, #0]
 800b3c8:	05d8      	lsls	r0, r3, #23
 800b3ca:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b3ce:	d516      	bpl.n	800b3fe <_dtoa_r+0x34e>
 800b3d0:	4bb2      	ldr	r3, [pc, #712]	; (800b69c <_dtoa_r+0x5ec>)
 800b3d2:	ec51 0b19 	vmov	r0, r1, d9
 800b3d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b3da:	f7f5 fa3f 	bl	800085c <__aeabi_ddiv>
 800b3de:	f007 070f 	and.w	r7, r7, #15
 800b3e2:	4682      	mov	sl, r0
 800b3e4:	468b      	mov	fp, r1
 800b3e6:	2503      	movs	r5, #3
 800b3e8:	4eac      	ldr	r6, [pc, #688]	; (800b69c <_dtoa_r+0x5ec>)
 800b3ea:	b957      	cbnz	r7, 800b402 <_dtoa_r+0x352>
 800b3ec:	4642      	mov	r2, r8
 800b3ee:	464b      	mov	r3, r9
 800b3f0:	4650      	mov	r0, sl
 800b3f2:	4659      	mov	r1, fp
 800b3f4:	f7f5 fa32 	bl	800085c <__aeabi_ddiv>
 800b3f8:	4682      	mov	sl, r0
 800b3fa:	468b      	mov	fp, r1
 800b3fc:	e028      	b.n	800b450 <_dtoa_r+0x3a0>
 800b3fe:	2502      	movs	r5, #2
 800b400:	e7f2      	b.n	800b3e8 <_dtoa_r+0x338>
 800b402:	07f9      	lsls	r1, r7, #31
 800b404:	d508      	bpl.n	800b418 <_dtoa_r+0x368>
 800b406:	4640      	mov	r0, r8
 800b408:	4649      	mov	r1, r9
 800b40a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b40e:	f7f5 f8fb 	bl	8000608 <__aeabi_dmul>
 800b412:	3501      	adds	r5, #1
 800b414:	4680      	mov	r8, r0
 800b416:	4689      	mov	r9, r1
 800b418:	107f      	asrs	r7, r7, #1
 800b41a:	3608      	adds	r6, #8
 800b41c:	e7e5      	b.n	800b3ea <_dtoa_r+0x33a>
 800b41e:	f000 809b 	beq.w	800b558 <_dtoa_r+0x4a8>
 800b422:	9b00      	ldr	r3, [sp, #0]
 800b424:	4f9d      	ldr	r7, [pc, #628]	; (800b69c <_dtoa_r+0x5ec>)
 800b426:	425e      	negs	r6, r3
 800b428:	4b9b      	ldr	r3, [pc, #620]	; (800b698 <_dtoa_r+0x5e8>)
 800b42a:	f006 020f 	and.w	r2, r6, #15
 800b42e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b436:	ec51 0b19 	vmov	r0, r1, d9
 800b43a:	f7f5 f8e5 	bl	8000608 <__aeabi_dmul>
 800b43e:	1136      	asrs	r6, r6, #4
 800b440:	4682      	mov	sl, r0
 800b442:	468b      	mov	fp, r1
 800b444:	2300      	movs	r3, #0
 800b446:	2502      	movs	r5, #2
 800b448:	2e00      	cmp	r6, #0
 800b44a:	d17a      	bne.n	800b542 <_dtoa_r+0x492>
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d1d3      	bne.n	800b3f8 <_dtoa_r+0x348>
 800b450:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b452:	2b00      	cmp	r3, #0
 800b454:	f000 8082 	beq.w	800b55c <_dtoa_r+0x4ac>
 800b458:	4b91      	ldr	r3, [pc, #580]	; (800b6a0 <_dtoa_r+0x5f0>)
 800b45a:	2200      	movs	r2, #0
 800b45c:	4650      	mov	r0, sl
 800b45e:	4659      	mov	r1, fp
 800b460:	f7f5 fb44 	bl	8000aec <__aeabi_dcmplt>
 800b464:	2800      	cmp	r0, #0
 800b466:	d079      	beq.n	800b55c <_dtoa_r+0x4ac>
 800b468:	9b03      	ldr	r3, [sp, #12]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d076      	beq.n	800b55c <_dtoa_r+0x4ac>
 800b46e:	9b02      	ldr	r3, [sp, #8]
 800b470:	2b00      	cmp	r3, #0
 800b472:	dd36      	ble.n	800b4e2 <_dtoa_r+0x432>
 800b474:	9b00      	ldr	r3, [sp, #0]
 800b476:	4650      	mov	r0, sl
 800b478:	4659      	mov	r1, fp
 800b47a:	1e5f      	subs	r7, r3, #1
 800b47c:	2200      	movs	r2, #0
 800b47e:	4b89      	ldr	r3, [pc, #548]	; (800b6a4 <_dtoa_r+0x5f4>)
 800b480:	f7f5 f8c2 	bl	8000608 <__aeabi_dmul>
 800b484:	9e02      	ldr	r6, [sp, #8]
 800b486:	4682      	mov	sl, r0
 800b488:	468b      	mov	fp, r1
 800b48a:	3501      	adds	r5, #1
 800b48c:	4628      	mov	r0, r5
 800b48e:	f7f5 f851 	bl	8000534 <__aeabi_i2d>
 800b492:	4652      	mov	r2, sl
 800b494:	465b      	mov	r3, fp
 800b496:	f7f5 f8b7 	bl	8000608 <__aeabi_dmul>
 800b49a:	4b83      	ldr	r3, [pc, #524]	; (800b6a8 <_dtoa_r+0x5f8>)
 800b49c:	2200      	movs	r2, #0
 800b49e:	f7f4 fefd 	bl	800029c <__adddf3>
 800b4a2:	46d0      	mov	r8, sl
 800b4a4:	46d9      	mov	r9, fp
 800b4a6:	4682      	mov	sl, r0
 800b4a8:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b4ac:	2e00      	cmp	r6, #0
 800b4ae:	d158      	bne.n	800b562 <_dtoa_r+0x4b2>
 800b4b0:	4b7e      	ldr	r3, [pc, #504]	; (800b6ac <_dtoa_r+0x5fc>)
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	4640      	mov	r0, r8
 800b4b6:	4649      	mov	r1, r9
 800b4b8:	f7f4 feee 	bl	8000298 <__aeabi_dsub>
 800b4bc:	4652      	mov	r2, sl
 800b4be:	465b      	mov	r3, fp
 800b4c0:	4680      	mov	r8, r0
 800b4c2:	4689      	mov	r9, r1
 800b4c4:	f7f5 fb30 	bl	8000b28 <__aeabi_dcmpgt>
 800b4c8:	2800      	cmp	r0, #0
 800b4ca:	f040 8296 	bne.w	800b9fa <_dtoa_r+0x94a>
 800b4ce:	4652      	mov	r2, sl
 800b4d0:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b4d4:	4640      	mov	r0, r8
 800b4d6:	4649      	mov	r1, r9
 800b4d8:	f7f5 fb08 	bl	8000aec <__aeabi_dcmplt>
 800b4dc:	2800      	cmp	r0, #0
 800b4de:	f040 828a 	bne.w	800b9f6 <_dtoa_r+0x946>
 800b4e2:	ec5b ab19 	vmov	sl, fp, d9
 800b4e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	f2c0 8149 	blt.w	800b780 <_dtoa_r+0x6d0>
 800b4ee:	9a00      	ldr	r2, [sp, #0]
 800b4f0:	2a0e      	cmp	r2, #14
 800b4f2:	f300 8145 	bgt.w	800b780 <_dtoa_r+0x6d0>
 800b4f6:	4b68      	ldr	r3, [pc, #416]	; (800b698 <_dtoa_r+0x5e8>)
 800b4f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b502:	2b00      	cmp	r3, #0
 800b504:	f280 80d6 	bge.w	800b6b4 <_dtoa_r+0x604>
 800b508:	9b03      	ldr	r3, [sp, #12]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	f300 80d2 	bgt.w	800b6b4 <_dtoa_r+0x604>
 800b510:	f040 8270 	bne.w	800b9f4 <_dtoa_r+0x944>
 800b514:	4b65      	ldr	r3, [pc, #404]	; (800b6ac <_dtoa_r+0x5fc>)
 800b516:	2200      	movs	r2, #0
 800b518:	4640      	mov	r0, r8
 800b51a:	4649      	mov	r1, r9
 800b51c:	f7f5 f874 	bl	8000608 <__aeabi_dmul>
 800b520:	4652      	mov	r2, sl
 800b522:	465b      	mov	r3, fp
 800b524:	f7f5 faf6 	bl	8000b14 <__aeabi_dcmpge>
 800b528:	9e03      	ldr	r6, [sp, #12]
 800b52a:	4637      	mov	r7, r6
 800b52c:	2800      	cmp	r0, #0
 800b52e:	f040 8246 	bne.w	800b9be <_dtoa_r+0x90e>
 800b532:	9d01      	ldr	r5, [sp, #4]
 800b534:	2331      	movs	r3, #49	; 0x31
 800b536:	f805 3b01 	strb.w	r3, [r5], #1
 800b53a:	9b00      	ldr	r3, [sp, #0]
 800b53c:	3301      	adds	r3, #1
 800b53e:	9300      	str	r3, [sp, #0]
 800b540:	e241      	b.n	800b9c6 <_dtoa_r+0x916>
 800b542:	07f2      	lsls	r2, r6, #31
 800b544:	d505      	bpl.n	800b552 <_dtoa_r+0x4a2>
 800b546:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b54a:	f7f5 f85d 	bl	8000608 <__aeabi_dmul>
 800b54e:	3501      	adds	r5, #1
 800b550:	2301      	movs	r3, #1
 800b552:	1076      	asrs	r6, r6, #1
 800b554:	3708      	adds	r7, #8
 800b556:	e777      	b.n	800b448 <_dtoa_r+0x398>
 800b558:	2502      	movs	r5, #2
 800b55a:	e779      	b.n	800b450 <_dtoa_r+0x3a0>
 800b55c:	9f00      	ldr	r7, [sp, #0]
 800b55e:	9e03      	ldr	r6, [sp, #12]
 800b560:	e794      	b.n	800b48c <_dtoa_r+0x3dc>
 800b562:	9901      	ldr	r1, [sp, #4]
 800b564:	4b4c      	ldr	r3, [pc, #304]	; (800b698 <_dtoa_r+0x5e8>)
 800b566:	4431      	add	r1, r6
 800b568:	910d      	str	r1, [sp, #52]	; 0x34
 800b56a:	9908      	ldr	r1, [sp, #32]
 800b56c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b570:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b574:	2900      	cmp	r1, #0
 800b576:	d043      	beq.n	800b600 <_dtoa_r+0x550>
 800b578:	494d      	ldr	r1, [pc, #308]	; (800b6b0 <_dtoa_r+0x600>)
 800b57a:	2000      	movs	r0, #0
 800b57c:	f7f5 f96e 	bl	800085c <__aeabi_ddiv>
 800b580:	4652      	mov	r2, sl
 800b582:	465b      	mov	r3, fp
 800b584:	f7f4 fe88 	bl	8000298 <__aeabi_dsub>
 800b588:	9d01      	ldr	r5, [sp, #4]
 800b58a:	4682      	mov	sl, r0
 800b58c:	468b      	mov	fp, r1
 800b58e:	4649      	mov	r1, r9
 800b590:	4640      	mov	r0, r8
 800b592:	f7f5 fae9 	bl	8000b68 <__aeabi_d2iz>
 800b596:	4606      	mov	r6, r0
 800b598:	f7f4 ffcc 	bl	8000534 <__aeabi_i2d>
 800b59c:	4602      	mov	r2, r0
 800b59e:	460b      	mov	r3, r1
 800b5a0:	4640      	mov	r0, r8
 800b5a2:	4649      	mov	r1, r9
 800b5a4:	f7f4 fe78 	bl	8000298 <__aeabi_dsub>
 800b5a8:	3630      	adds	r6, #48	; 0x30
 800b5aa:	f805 6b01 	strb.w	r6, [r5], #1
 800b5ae:	4652      	mov	r2, sl
 800b5b0:	465b      	mov	r3, fp
 800b5b2:	4680      	mov	r8, r0
 800b5b4:	4689      	mov	r9, r1
 800b5b6:	f7f5 fa99 	bl	8000aec <__aeabi_dcmplt>
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	d163      	bne.n	800b686 <_dtoa_r+0x5d6>
 800b5be:	4642      	mov	r2, r8
 800b5c0:	464b      	mov	r3, r9
 800b5c2:	4937      	ldr	r1, [pc, #220]	; (800b6a0 <_dtoa_r+0x5f0>)
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	f7f4 fe67 	bl	8000298 <__aeabi_dsub>
 800b5ca:	4652      	mov	r2, sl
 800b5cc:	465b      	mov	r3, fp
 800b5ce:	f7f5 fa8d 	bl	8000aec <__aeabi_dcmplt>
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	f040 80b6 	bne.w	800b744 <_dtoa_r+0x694>
 800b5d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5da:	429d      	cmp	r5, r3
 800b5dc:	d081      	beq.n	800b4e2 <_dtoa_r+0x432>
 800b5de:	4b31      	ldr	r3, [pc, #196]	; (800b6a4 <_dtoa_r+0x5f4>)
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	4650      	mov	r0, sl
 800b5e4:	4659      	mov	r1, fp
 800b5e6:	f7f5 f80f 	bl	8000608 <__aeabi_dmul>
 800b5ea:	4b2e      	ldr	r3, [pc, #184]	; (800b6a4 <_dtoa_r+0x5f4>)
 800b5ec:	4682      	mov	sl, r0
 800b5ee:	468b      	mov	fp, r1
 800b5f0:	4640      	mov	r0, r8
 800b5f2:	4649      	mov	r1, r9
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	f7f5 f807 	bl	8000608 <__aeabi_dmul>
 800b5fa:	4680      	mov	r8, r0
 800b5fc:	4689      	mov	r9, r1
 800b5fe:	e7c6      	b.n	800b58e <_dtoa_r+0x4de>
 800b600:	4650      	mov	r0, sl
 800b602:	4659      	mov	r1, fp
 800b604:	f7f5 f800 	bl	8000608 <__aeabi_dmul>
 800b608:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b60a:	9d01      	ldr	r5, [sp, #4]
 800b60c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b60e:	4682      	mov	sl, r0
 800b610:	468b      	mov	fp, r1
 800b612:	4649      	mov	r1, r9
 800b614:	4640      	mov	r0, r8
 800b616:	f7f5 faa7 	bl	8000b68 <__aeabi_d2iz>
 800b61a:	4606      	mov	r6, r0
 800b61c:	f7f4 ff8a 	bl	8000534 <__aeabi_i2d>
 800b620:	3630      	adds	r6, #48	; 0x30
 800b622:	4602      	mov	r2, r0
 800b624:	460b      	mov	r3, r1
 800b626:	4640      	mov	r0, r8
 800b628:	4649      	mov	r1, r9
 800b62a:	f7f4 fe35 	bl	8000298 <__aeabi_dsub>
 800b62e:	f805 6b01 	strb.w	r6, [r5], #1
 800b632:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b634:	429d      	cmp	r5, r3
 800b636:	4680      	mov	r8, r0
 800b638:	4689      	mov	r9, r1
 800b63a:	f04f 0200 	mov.w	r2, #0
 800b63e:	d124      	bne.n	800b68a <_dtoa_r+0x5da>
 800b640:	4b1b      	ldr	r3, [pc, #108]	; (800b6b0 <_dtoa_r+0x600>)
 800b642:	4650      	mov	r0, sl
 800b644:	4659      	mov	r1, fp
 800b646:	f7f4 fe29 	bl	800029c <__adddf3>
 800b64a:	4602      	mov	r2, r0
 800b64c:	460b      	mov	r3, r1
 800b64e:	4640      	mov	r0, r8
 800b650:	4649      	mov	r1, r9
 800b652:	f7f5 fa69 	bl	8000b28 <__aeabi_dcmpgt>
 800b656:	2800      	cmp	r0, #0
 800b658:	d174      	bne.n	800b744 <_dtoa_r+0x694>
 800b65a:	4652      	mov	r2, sl
 800b65c:	465b      	mov	r3, fp
 800b65e:	4914      	ldr	r1, [pc, #80]	; (800b6b0 <_dtoa_r+0x600>)
 800b660:	2000      	movs	r0, #0
 800b662:	f7f4 fe19 	bl	8000298 <__aeabi_dsub>
 800b666:	4602      	mov	r2, r0
 800b668:	460b      	mov	r3, r1
 800b66a:	4640      	mov	r0, r8
 800b66c:	4649      	mov	r1, r9
 800b66e:	f7f5 fa3d 	bl	8000aec <__aeabi_dcmplt>
 800b672:	2800      	cmp	r0, #0
 800b674:	f43f af35 	beq.w	800b4e2 <_dtoa_r+0x432>
 800b678:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b67a:	1e6b      	subs	r3, r5, #1
 800b67c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b67e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b682:	2b30      	cmp	r3, #48	; 0x30
 800b684:	d0f8      	beq.n	800b678 <_dtoa_r+0x5c8>
 800b686:	9700      	str	r7, [sp, #0]
 800b688:	e04a      	b.n	800b720 <_dtoa_r+0x670>
 800b68a:	4b06      	ldr	r3, [pc, #24]	; (800b6a4 <_dtoa_r+0x5f4>)
 800b68c:	f7f4 ffbc 	bl	8000608 <__aeabi_dmul>
 800b690:	4680      	mov	r8, r0
 800b692:	4689      	mov	r9, r1
 800b694:	e7bd      	b.n	800b612 <_dtoa_r+0x562>
 800b696:	bf00      	nop
 800b698:	08010180 	.word	0x08010180
 800b69c:	08010158 	.word	0x08010158
 800b6a0:	3ff00000 	.word	0x3ff00000
 800b6a4:	40240000 	.word	0x40240000
 800b6a8:	401c0000 	.word	0x401c0000
 800b6ac:	40140000 	.word	0x40140000
 800b6b0:	3fe00000 	.word	0x3fe00000
 800b6b4:	9d01      	ldr	r5, [sp, #4]
 800b6b6:	4656      	mov	r6, sl
 800b6b8:	465f      	mov	r7, fp
 800b6ba:	4642      	mov	r2, r8
 800b6bc:	464b      	mov	r3, r9
 800b6be:	4630      	mov	r0, r6
 800b6c0:	4639      	mov	r1, r7
 800b6c2:	f7f5 f8cb 	bl	800085c <__aeabi_ddiv>
 800b6c6:	f7f5 fa4f 	bl	8000b68 <__aeabi_d2iz>
 800b6ca:	4682      	mov	sl, r0
 800b6cc:	f7f4 ff32 	bl	8000534 <__aeabi_i2d>
 800b6d0:	4642      	mov	r2, r8
 800b6d2:	464b      	mov	r3, r9
 800b6d4:	f7f4 ff98 	bl	8000608 <__aeabi_dmul>
 800b6d8:	4602      	mov	r2, r0
 800b6da:	460b      	mov	r3, r1
 800b6dc:	4630      	mov	r0, r6
 800b6de:	4639      	mov	r1, r7
 800b6e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b6e4:	f7f4 fdd8 	bl	8000298 <__aeabi_dsub>
 800b6e8:	f805 6b01 	strb.w	r6, [r5], #1
 800b6ec:	9e01      	ldr	r6, [sp, #4]
 800b6ee:	9f03      	ldr	r7, [sp, #12]
 800b6f0:	1bae      	subs	r6, r5, r6
 800b6f2:	42b7      	cmp	r7, r6
 800b6f4:	4602      	mov	r2, r0
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	d135      	bne.n	800b766 <_dtoa_r+0x6b6>
 800b6fa:	f7f4 fdcf 	bl	800029c <__adddf3>
 800b6fe:	4642      	mov	r2, r8
 800b700:	464b      	mov	r3, r9
 800b702:	4606      	mov	r6, r0
 800b704:	460f      	mov	r7, r1
 800b706:	f7f5 fa0f 	bl	8000b28 <__aeabi_dcmpgt>
 800b70a:	b9d0      	cbnz	r0, 800b742 <_dtoa_r+0x692>
 800b70c:	4642      	mov	r2, r8
 800b70e:	464b      	mov	r3, r9
 800b710:	4630      	mov	r0, r6
 800b712:	4639      	mov	r1, r7
 800b714:	f7f5 f9e0 	bl	8000ad8 <__aeabi_dcmpeq>
 800b718:	b110      	cbz	r0, 800b720 <_dtoa_r+0x670>
 800b71a:	f01a 0f01 	tst.w	sl, #1
 800b71e:	d110      	bne.n	800b742 <_dtoa_r+0x692>
 800b720:	4620      	mov	r0, r4
 800b722:	ee18 1a10 	vmov	r1, s16
 800b726:	f000 fc4e 	bl	800bfc6 <_Bfree>
 800b72a:	2300      	movs	r3, #0
 800b72c:	9800      	ldr	r0, [sp, #0]
 800b72e:	702b      	strb	r3, [r5, #0]
 800b730:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b732:	3001      	adds	r0, #1
 800b734:	6018      	str	r0, [r3, #0]
 800b736:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b738:	2b00      	cmp	r3, #0
 800b73a:	f43f acf2 	beq.w	800b122 <_dtoa_r+0x72>
 800b73e:	601d      	str	r5, [r3, #0]
 800b740:	e4ef      	b.n	800b122 <_dtoa_r+0x72>
 800b742:	9f00      	ldr	r7, [sp, #0]
 800b744:	462b      	mov	r3, r5
 800b746:	461d      	mov	r5, r3
 800b748:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b74c:	2a39      	cmp	r2, #57	; 0x39
 800b74e:	d106      	bne.n	800b75e <_dtoa_r+0x6ae>
 800b750:	9a01      	ldr	r2, [sp, #4]
 800b752:	429a      	cmp	r2, r3
 800b754:	d1f7      	bne.n	800b746 <_dtoa_r+0x696>
 800b756:	9901      	ldr	r1, [sp, #4]
 800b758:	2230      	movs	r2, #48	; 0x30
 800b75a:	3701      	adds	r7, #1
 800b75c:	700a      	strb	r2, [r1, #0]
 800b75e:	781a      	ldrb	r2, [r3, #0]
 800b760:	3201      	adds	r2, #1
 800b762:	701a      	strb	r2, [r3, #0]
 800b764:	e78f      	b.n	800b686 <_dtoa_r+0x5d6>
 800b766:	4ba6      	ldr	r3, [pc, #664]	; (800ba00 <_dtoa_r+0x950>)
 800b768:	2200      	movs	r2, #0
 800b76a:	f7f4 ff4d 	bl	8000608 <__aeabi_dmul>
 800b76e:	2200      	movs	r2, #0
 800b770:	2300      	movs	r3, #0
 800b772:	4606      	mov	r6, r0
 800b774:	460f      	mov	r7, r1
 800b776:	f7f5 f9af 	bl	8000ad8 <__aeabi_dcmpeq>
 800b77a:	2800      	cmp	r0, #0
 800b77c:	d09d      	beq.n	800b6ba <_dtoa_r+0x60a>
 800b77e:	e7cf      	b.n	800b720 <_dtoa_r+0x670>
 800b780:	9a08      	ldr	r2, [sp, #32]
 800b782:	2a00      	cmp	r2, #0
 800b784:	f000 80d7 	beq.w	800b936 <_dtoa_r+0x886>
 800b788:	9a06      	ldr	r2, [sp, #24]
 800b78a:	2a01      	cmp	r2, #1
 800b78c:	f300 80ba 	bgt.w	800b904 <_dtoa_r+0x854>
 800b790:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b792:	2a00      	cmp	r2, #0
 800b794:	f000 80b2 	beq.w	800b8fc <_dtoa_r+0x84c>
 800b798:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b79c:	9e07      	ldr	r6, [sp, #28]
 800b79e:	9d04      	ldr	r5, [sp, #16]
 800b7a0:	9a04      	ldr	r2, [sp, #16]
 800b7a2:	441a      	add	r2, r3
 800b7a4:	9204      	str	r2, [sp, #16]
 800b7a6:	9a05      	ldr	r2, [sp, #20]
 800b7a8:	2101      	movs	r1, #1
 800b7aa:	441a      	add	r2, r3
 800b7ac:	4620      	mov	r0, r4
 800b7ae:	9205      	str	r2, [sp, #20]
 800b7b0:	f000 fcf2 	bl	800c198 <__i2b>
 800b7b4:	4607      	mov	r7, r0
 800b7b6:	2d00      	cmp	r5, #0
 800b7b8:	dd0c      	ble.n	800b7d4 <_dtoa_r+0x724>
 800b7ba:	9b05      	ldr	r3, [sp, #20]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	dd09      	ble.n	800b7d4 <_dtoa_r+0x724>
 800b7c0:	42ab      	cmp	r3, r5
 800b7c2:	9a04      	ldr	r2, [sp, #16]
 800b7c4:	bfa8      	it	ge
 800b7c6:	462b      	movge	r3, r5
 800b7c8:	1ad2      	subs	r2, r2, r3
 800b7ca:	9204      	str	r2, [sp, #16]
 800b7cc:	9a05      	ldr	r2, [sp, #20]
 800b7ce:	1aed      	subs	r5, r5, r3
 800b7d0:	1ad3      	subs	r3, r2, r3
 800b7d2:	9305      	str	r3, [sp, #20]
 800b7d4:	9b07      	ldr	r3, [sp, #28]
 800b7d6:	b31b      	cbz	r3, 800b820 <_dtoa_r+0x770>
 800b7d8:	9b08      	ldr	r3, [sp, #32]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	f000 80af 	beq.w	800b93e <_dtoa_r+0x88e>
 800b7e0:	2e00      	cmp	r6, #0
 800b7e2:	dd13      	ble.n	800b80c <_dtoa_r+0x75c>
 800b7e4:	4639      	mov	r1, r7
 800b7e6:	4632      	mov	r2, r6
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	f000 fd95 	bl	800c318 <__pow5mult>
 800b7ee:	ee18 2a10 	vmov	r2, s16
 800b7f2:	4601      	mov	r1, r0
 800b7f4:	4607      	mov	r7, r0
 800b7f6:	4620      	mov	r0, r4
 800b7f8:	f000 fce4 	bl	800c1c4 <__multiply>
 800b7fc:	ee18 1a10 	vmov	r1, s16
 800b800:	4680      	mov	r8, r0
 800b802:	4620      	mov	r0, r4
 800b804:	f000 fbdf 	bl	800bfc6 <_Bfree>
 800b808:	ee08 8a10 	vmov	s16, r8
 800b80c:	9b07      	ldr	r3, [sp, #28]
 800b80e:	1b9a      	subs	r2, r3, r6
 800b810:	d006      	beq.n	800b820 <_dtoa_r+0x770>
 800b812:	ee18 1a10 	vmov	r1, s16
 800b816:	4620      	mov	r0, r4
 800b818:	f000 fd7e 	bl	800c318 <__pow5mult>
 800b81c:	ee08 0a10 	vmov	s16, r0
 800b820:	2101      	movs	r1, #1
 800b822:	4620      	mov	r0, r4
 800b824:	f000 fcb8 	bl	800c198 <__i2b>
 800b828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	4606      	mov	r6, r0
 800b82e:	f340 8088 	ble.w	800b942 <_dtoa_r+0x892>
 800b832:	461a      	mov	r2, r3
 800b834:	4601      	mov	r1, r0
 800b836:	4620      	mov	r0, r4
 800b838:	f000 fd6e 	bl	800c318 <__pow5mult>
 800b83c:	9b06      	ldr	r3, [sp, #24]
 800b83e:	2b01      	cmp	r3, #1
 800b840:	4606      	mov	r6, r0
 800b842:	f340 8081 	ble.w	800b948 <_dtoa_r+0x898>
 800b846:	f04f 0800 	mov.w	r8, #0
 800b84a:	6933      	ldr	r3, [r6, #16]
 800b84c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b850:	6918      	ldr	r0, [r3, #16]
 800b852:	f000 fc51 	bl	800c0f8 <__hi0bits>
 800b856:	f1c0 0020 	rsb	r0, r0, #32
 800b85a:	9b05      	ldr	r3, [sp, #20]
 800b85c:	4418      	add	r0, r3
 800b85e:	f010 001f 	ands.w	r0, r0, #31
 800b862:	f000 8092 	beq.w	800b98a <_dtoa_r+0x8da>
 800b866:	f1c0 0320 	rsb	r3, r0, #32
 800b86a:	2b04      	cmp	r3, #4
 800b86c:	f340 808a 	ble.w	800b984 <_dtoa_r+0x8d4>
 800b870:	f1c0 001c 	rsb	r0, r0, #28
 800b874:	9b04      	ldr	r3, [sp, #16]
 800b876:	4403      	add	r3, r0
 800b878:	9304      	str	r3, [sp, #16]
 800b87a:	9b05      	ldr	r3, [sp, #20]
 800b87c:	4403      	add	r3, r0
 800b87e:	4405      	add	r5, r0
 800b880:	9305      	str	r3, [sp, #20]
 800b882:	9b04      	ldr	r3, [sp, #16]
 800b884:	2b00      	cmp	r3, #0
 800b886:	dd07      	ble.n	800b898 <_dtoa_r+0x7e8>
 800b888:	ee18 1a10 	vmov	r1, s16
 800b88c:	461a      	mov	r2, r3
 800b88e:	4620      	mov	r0, r4
 800b890:	f000 fd82 	bl	800c398 <__lshift>
 800b894:	ee08 0a10 	vmov	s16, r0
 800b898:	9b05      	ldr	r3, [sp, #20]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	dd05      	ble.n	800b8aa <_dtoa_r+0x7fa>
 800b89e:	4631      	mov	r1, r6
 800b8a0:	461a      	mov	r2, r3
 800b8a2:	4620      	mov	r0, r4
 800b8a4:	f000 fd78 	bl	800c398 <__lshift>
 800b8a8:	4606      	mov	r6, r0
 800b8aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d06e      	beq.n	800b98e <_dtoa_r+0x8de>
 800b8b0:	ee18 0a10 	vmov	r0, s16
 800b8b4:	4631      	mov	r1, r6
 800b8b6:	f000 fddf 	bl	800c478 <__mcmp>
 800b8ba:	2800      	cmp	r0, #0
 800b8bc:	da67      	bge.n	800b98e <_dtoa_r+0x8de>
 800b8be:	9b00      	ldr	r3, [sp, #0]
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	ee18 1a10 	vmov	r1, s16
 800b8c6:	9300      	str	r3, [sp, #0]
 800b8c8:	220a      	movs	r2, #10
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	4620      	mov	r0, r4
 800b8ce:	f000 fb83 	bl	800bfd8 <__multadd>
 800b8d2:	9b08      	ldr	r3, [sp, #32]
 800b8d4:	ee08 0a10 	vmov	s16, r0
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	f000 81b0 	beq.w	800bc3e <_dtoa_r+0xb8e>
 800b8de:	2300      	movs	r3, #0
 800b8e0:	4639      	mov	r1, r7
 800b8e2:	220a      	movs	r2, #10
 800b8e4:	4620      	mov	r0, r4
 800b8e6:	f000 fb77 	bl	800bfd8 <__multadd>
 800b8ea:	9b02      	ldr	r3, [sp, #8]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	4607      	mov	r7, r0
 800b8f0:	f300 808e 	bgt.w	800ba10 <_dtoa_r+0x960>
 800b8f4:	9b06      	ldr	r3, [sp, #24]
 800b8f6:	2b02      	cmp	r3, #2
 800b8f8:	dc51      	bgt.n	800b99e <_dtoa_r+0x8ee>
 800b8fa:	e089      	b.n	800ba10 <_dtoa_r+0x960>
 800b8fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b8fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b902:	e74b      	b.n	800b79c <_dtoa_r+0x6ec>
 800b904:	9b03      	ldr	r3, [sp, #12]
 800b906:	1e5e      	subs	r6, r3, #1
 800b908:	9b07      	ldr	r3, [sp, #28]
 800b90a:	42b3      	cmp	r3, r6
 800b90c:	bfbf      	itttt	lt
 800b90e:	9b07      	ldrlt	r3, [sp, #28]
 800b910:	9607      	strlt	r6, [sp, #28]
 800b912:	1af2      	sublt	r2, r6, r3
 800b914:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b916:	bfb6      	itet	lt
 800b918:	189b      	addlt	r3, r3, r2
 800b91a:	1b9e      	subge	r6, r3, r6
 800b91c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b91e:	9b03      	ldr	r3, [sp, #12]
 800b920:	bfb8      	it	lt
 800b922:	2600      	movlt	r6, #0
 800b924:	2b00      	cmp	r3, #0
 800b926:	bfb7      	itett	lt
 800b928:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b92c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b930:	1a9d      	sublt	r5, r3, r2
 800b932:	2300      	movlt	r3, #0
 800b934:	e734      	b.n	800b7a0 <_dtoa_r+0x6f0>
 800b936:	9e07      	ldr	r6, [sp, #28]
 800b938:	9d04      	ldr	r5, [sp, #16]
 800b93a:	9f08      	ldr	r7, [sp, #32]
 800b93c:	e73b      	b.n	800b7b6 <_dtoa_r+0x706>
 800b93e:	9a07      	ldr	r2, [sp, #28]
 800b940:	e767      	b.n	800b812 <_dtoa_r+0x762>
 800b942:	9b06      	ldr	r3, [sp, #24]
 800b944:	2b01      	cmp	r3, #1
 800b946:	dc18      	bgt.n	800b97a <_dtoa_r+0x8ca>
 800b948:	f1ba 0f00 	cmp.w	sl, #0
 800b94c:	d115      	bne.n	800b97a <_dtoa_r+0x8ca>
 800b94e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b952:	b993      	cbnz	r3, 800b97a <_dtoa_r+0x8ca>
 800b954:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b958:	0d1b      	lsrs	r3, r3, #20
 800b95a:	051b      	lsls	r3, r3, #20
 800b95c:	b183      	cbz	r3, 800b980 <_dtoa_r+0x8d0>
 800b95e:	9b04      	ldr	r3, [sp, #16]
 800b960:	3301      	adds	r3, #1
 800b962:	9304      	str	r3, [sp, #16]
 800b964:	9b05      	ldr	r3, [sp, #20]
 800b966:	3301      	adds	r3, #1
 800b968:	9305      	str	r3, [sp, #20]
 800b96a:	f04f 0801 	mov.w	r8, #1
 800b96e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b970:	2b00      	cmp	r3, #0
 800b972:	f47f af6a 	bne.w	800b84a <_dtoa_r+0x79a>
 800b976:	2001      	movs	r0, #1
 800b978:	e76f      	b.n	800b85a <_dtoa_r+0x7aa>
 800b97a:	f04f 0800 	mov.w	r8, #0
 800b97e:	e7f6      	b.n	800b96e <_dtoa_r+0x8be>
 800b980:	4698      	mov	r8, r3
 800b982:	e7f4      	b.n	800b96e <_dtoa_r+0x8be>
 800b984:	f43f af7d 	beq.w	800b882 <_dtoa_r+0x7d2>
 800b988:	4618      	mov	r0, r3
 800b98a:	301c      	adds	r0, #28
 800b98c:	e772      	b.n	800b874 <_dtoa_r+0x7c4>
 800b98e:	9b03      	ldr	r3, [sp, #12]
 800b990:	2b00      	cmp	r3, #0
 800b992:	dc37      	bgt.n	800ba04 <_dtoa_r+0x954>
 800b994:	9b06      	ldr	r3, [sp, #24]
 800b996:	2b02      	cmp	r3, #2
 800b998:	dd34      	ble.n	800ba04 <_dtoa_r+0x954>
 800b99a:	9b03      	ldr	r3, [sp, #12]
 800b99c:	9302      	str	r3, [sp, #8]
 800b99e:	9b02      	ldr	r3, [sp, #8]
 800b9a0:	b96b      	cbnz	r3, 800b9be <_dtoa_r+0x90e>
 800b9a2:	4631      	mov	r1, r6
 800b9a4:	2205      	movs	r2, #5
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	f000 fb16 	bl	800bfd8 <__multadd>
 800b9ac:	4601      	mov	r1, r0
 800b9ae:	4606      	mov	r6, r0
 800b9b0:	ee18 0a10 	vmov	r0, s16
 800b9b4:	f000 fd60 	bl	800c478 <__mcmp>
 800b9b8:	2800      	cmp	r0, #0
 800b9ba:	f73f adba 	bgt.w	800b532 <_dtoa_r+0x482>
 800b9be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9c0:	9d01      	ldr	r5, [sp, #4]
 800b9c2:	43db      	mvns	r3, r3
 800b9c4:	9300      	str	r3, [sp, #0]
 800b9c6:	f04f 0800 	mov.w	r8, #0
 800b9ca:	4631      	mov	r1, r6
 800b9cc:	4620      	mov	r0, r4
 800b9ce:	f000 fafa 	bl	800bfc6 <_Bfree>
 800b9d2:	2f00      	cmp	r7, #0
 800b9d4:	f43f aea4 	beq.w	800b720 <_dtoa_r+0x670>
 800b9d8:	f1b8 0f00 	cmp.w	r8, #0
 800b9dc:	d005      	beq.n	800b9ea <_dtoa_r+0x93a>
 800b9de:	45b8      	cmp	r8, r7
 800b9e0:	d003      	beq.n	800b9ea <_dtoa_r+0x93a>
 800b9e2:	4641      	mov	r1, r8
 800b9e4:	4620      	mov	r0, r4
 800b9e6:	f000 faee 	bl	800bfc6 <_Bfree>
 800b9ea:	4639      	mov	r1, r7
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	f000 faea 	bl	800bfc6 <_Bfree>
 800b9f2:	e695      	b.n	800b720 <_dtoa_r+0x670>
 800b9f4:	2600      	movs	r6, #0
 800b9f6:	4637      	mov	r7, r6
 800b9f8:	e7e1      	b.n	800b9be <_dtoa_r+0x90e>
 800b9fa:	9700      	str	r7, [sp, #0]
 800b9fc:	4637      	mov	r7, r6
 800b9fe:	e598      	b.n	800b532 <_dtoa_r+0x482>
 800ba00:	40240000 	.word	0x40240000
 800ba04:	9b08      	ldr	r3, [sp, #32]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	f000 80c9 	beq.w	800bb9e <_dtoa_r+0xaee>
 800ba0c:	9b03      	ldr	r3, [sp, #12]
 800ba0e:	9302      	str	r3, [sp, #8]
 800ba10:	2d00      	cmp	r5, #0
 800ba12:	dd05      	ble.n	800ba20 <_dtoa_r+0x970>
 800ba14:	4639      	mov	r1, r7
 800ba16:	462a      	mov	r2, r5
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f000 fcbd 	bl	800c398 <__lshift>
 800ba1e:	4607      	mov	r7, r0
 800ba20:	f1b8 0f00 	cmp.w	r8, #0
 800ba24:	d05a      	beq.n	800badc <_dtoa_r+0xa2c>
 800ba26:	6879      	ldr	r1, [r7, #4]
 800ba28:	4620      	mov	r0, r4
 800ba2a:	f000 faa7 	bl	800bf7c <_Balloc>
 800ba2e:	4605      	mov	r5, r0
 800ba30:	b920      	cbnz	r0, 800ba3c <_dtoa_r+0x98c>
 800ba32:	4b87      	ldr	r3, [pc, #540]	; (800bc50 <_dtoa_r+0xba0>)
 800ba34:	4602      	mov	r2, r0
 800ba36:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ba3a:	e477      	b.n	800b32c <_dtoa_r+0x27c>
 800ba3c:	693a      	ldr	r2, [r7, #16]
 800ba3e:	3202      	adds	r2, #2
 800ba40:	0092      	lsls	r2, r2, #2
 800ba42:	f107 010c 	add.w	r1, r7, #12
 800ba46:	300c      	adds	r0, #12
 800ba48:	f000 fa8a 	bl	800bf60 <memcpy>
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	4629      	mov	r1, r5
 800ba50:	4620      	mov	r0, r4
 800ba52:	f000 fca1 	bl	800c398 <__lshift>
 800ba56:	9b01      	ldr	r3, [sp, #4]
 800ba58:	f103 0901 	add.w	r9, r3, #1
 800ba5c:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ba60:	4413      	add	r3, r2
 800ba62:	9305      	str	r3, [sp, #20]
 800ba64:	f00a 0301 	and.w	r3, sl, #1
 800ba68:	46b8      	mov	r8, r7
 800ba6a:	9304      	str	r3, [sp, #16]
 800ba6c:	4607      	mov	r7, r0
 800ba6e:	4631      	mov	r1, r6
 800ba70:	ee18 0a10 	vmov	r0, s16
 800ba74:	f7ff fa90 	bl	800af98 <quorem>
 800ba78:	4641      	mov	r1, r8
 800ba7a:	9002      	str	r0, [sp, #8]
 800ba7c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ba80:	ee18 0a10 	vmov	r0, s16
 800ba84:	f000 fcf8 	bl	800c478 <__mcmp>
 800ba88:	463a      	mov	r2, r7
 800ba8a:	9003      	str	r0, [sp, #12]
 800ba8c:	4631      	mov	r1, r6
 800ba8e:	4620      	mov	r0, r4
 800ba90:	f000 fd0e 	bl	800c4b0 <__mdiff>
 800ba94:	68c2      	ldr	r2, [r0, #12]
 800ba96:	f109 3bff 	add.w	fp, r9, #4294967295
 800ba9a:	4605      	mov	r5, r0
 800ba9c:	bb02      	cbnz	r2, 800bae0 <_dtoa_r+0xa30>
 800ba9e:	4601      	mov	r1, r0
 800baa0:	ee18 0a10 	vmov	r0, s16
 800baa4:	f000 fce8 	bl	800c478 <__mcmp>
 800baa8:	4602      	mov	r2, r0
 800baaa:	4629      	mov	r1, r5
 800baac:	4620      	mov	r0, r4
 800baae:	9207      	str	r2, [sp, #28]
 800bab0:	f000 fa89 	bl	800bfc6 <_Bfree>
 800bab4:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800bab8:	ea43 0102 	orr.w	r1, r3, r2
 800babc:	9b04      	ldr	r3, [sp, #16]
 800babe:	430b      	orrs	r3, r1
 800bac0:	464d      	mov	r5, r9
 800bac2:	d10f      	bne.n	800bae4 <_dtoa_r+0xa34>
 800bac4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bac8:	d02a      	beq.n	800bb20 <_dtoa_r+0xa70>
 800baca:	9b03      	ldr	r3, [sp, #12]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	dd02      	ble.n	800bad6 <_dtoa_r+0xa26>
 800bad0:	9b02      	ldr	r3, [sp, #8]
 800bad2:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800bad6:	f88b a000 	strb.w	sl, [fp]
 800bada:	e776      	b.n	800b9ca <_dtoa_r+0x91a>
 800badc:	4638      	mov	r0, r7
 800bade:	e7ba      	b.n	800ba56 <_dtoa_r+0x9a6>
 800bae0:	2201      	movs	r2, #1
 800bae2:	e7e2      	b.n	800baaa <_dtoa_r+0x9fa>
 800bae4:	9b03      	ldr	r3, [sp, #12]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	db04      	blt.n	800baf4 <_dtoa_r+0xa44>
 800baea:	9906      	ldr	r1, [sp, #24]
 800baec:	430b      	orrs	r3, r1
 800baee:	9904      	ldr	r1, [sp, #16]
 800baf0:	430b      	orrs	r3, r1
 800baf2:	d122      	bne.n	800bb3a <_dtoa_r+0xa8a>
 800baf4:	2a00      	cmp	r2, #0
 800baf6:	ddee      	ble.n	800bad6 <_dtoa_r+0xa26>
 800baf8:	ee18 1a10 	vmov	r1, s16
 800bafc:	2201      	movs	r2, #1
 800bafe:	4620      	mov	r0, r4
 800bb00:	f000 fc4a 	bl	800c398 <__lshift>
 800bb04:	4631      	mov	r1, r6
 800bb06:	ee08 0a10 	vmov	s16, r0
 800bb0a:	f000 fcb5 	bl	800c478 <__mcmp>
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	dc03      	bgt.n	800bb1a <_dtoa_r+0xa6a>
 800bb12:	d1e0      	bne.n	800bad6 <_dtoa_r+0xa26>
 800bb14:	f01a 0f01 	tst.w	sl, #1
 800bb18:	d0dd      	beq.n	800bad6 <_dtoa_r+0xa26>
 800bb1a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bb1e:	d1d7      	bne.n	800bad0 <_dtoa_r+0xa20>
 800bb20:	2339      	movs	r3, #57	; 0x39
 800bb22:	f88b 3000 	strb.w	r3, [fp]
 800bb26:	462b      	mov	r3, r5
 800bb28:	461d      	mov	r5, r3
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bb30:	2a39      	cmp	r2, #57	; 0x39
 800bb32:	d071      	beq.n	800bc18 <_dtoa_r+0xb68>
 800bb34:	3201      	adds	r2, #1
 800bb36:	701a      	strb	r2, [r3, #0]
 800bb38:	e747      	b.n	800b9ca <_dtoa_r+0x91a>
 800bb3a:	2a00      	cmp	r2, #0
 800bb3c:	dd07      	ble.n	800bb4e <_dtoa_r+0xa9e>
 800bb3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bb42:	d0ed      	beq.n	800bb20 <_dtoa_r+0xa70>
 800bb44:	f10a 0301 	add.w	r3, sl, #1
 800bb48:	f88b 3000 	strb.w	r3, [fp]
 800bb4c:	e73d      	b.n	800b9ca <_dtoa_r+0x91a>
 800bb4e:	9b05      	ldr	r3, [sp, #20]
 800bb50:	f809 ac01 	strb.w	sl, [r9, #-1]
 800bb54:	4599      	cmp	r9, r3
 800bb56:	d047      	beq.n	800bbe8 <_dtoa_r+0xb38>
 800bb58:	ee18 1a10 	vmov	r1, s16
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	220a      	movs	r2, #10
 800bb60:	4620      	mov	r0, r4
 800bb62:	f000 fa39 	bl	800bfd8 <__multadd>
 800bb66:	45b8      	cmp	r8, r7
 800bb68:	ee08 0a10 	vmov	s16, r0
 800bb6c:	f04f 0300 	mov.w	r3, #0
 800bb70:	f04f 020a 	mov.w	r2, #10
 800bb74:	4641      	mov	r1, r8
 800bb76:	4620      	mov	r0, r4
 800bb78:	d106      	bne.n	800bb88 <_dtoa_r+0xad8>
 800bb7a:	f000 fa2d 	bl	800bfd8 <__multadd>
 800bb7e:	4680      	mov	r8, r0
 800bb80:	4607      	mov	r7, r0
 800bb82:	f109 0901 	add.w	r9, r9, #1
 800bb86:	e772      	b.n	800ba6e <_dtoa_r+0x9be>
 800bb88:	f000 fa26 	bl	800bfd8 <__multadd>
 800bb8c:	4639      	mov	r1, r7
 800bb8e:	4680      	mov	r8, r0
 800bb90:	2300      	movs	r3, #0
 800bb92:	220a      	movs	r2, #10
 800bb94:	4620      	mov	r0, r4
 800bb96:	f000 fa1f 	bl	800bfd8 <__multadd>
 800bb9a:	4607      	mov	r7, r0
 800bb9c:	e7f1      	b.n	800bb82 <_dtoa_r+0xad2>
 800bb9e:	9b03      	ldr	r3, [sp, #12]
 800bba0:	9302      	str	r3, [sp, #8]
 800bba2:	9d01      	ldr	r5, [sp, #4]
 800bba4:	ee18 0a10 	vmov	r0, s16
 800bba8:	4631      	mov	r1, r6
 800bbaa:	f7ff f9f5 	bl	800af98 <quorem>
 800bbae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bbb2:	9b01      	ldr	r3, [sp, #4]
 800bbb4:	f805 ab01 	strb.w	sl, [r5], #1
 800bbb8:	1aea      	subs	r2, r5, r3
 800bbba:	9b02      	ldr	r3, [sp, #8]
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	dd09      	ble.n	800bbd4 <_dtoa_r+0xb24>
 800bbc0:	ee18 1a10 	vmov	r1, s16
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	220a      	movs	r2, #10
 800bbc8:	4620      	mov	r0, r4
 800bbca:	f000 fa05 	bl	800bfd8 <__multadd>
 800bbce:	ee08 0a10 	vmov	s16, r0
 800bbd2:	e7e7      	b.n	800bba4 <_dtoa_r+0xaf4>
 800bbd4:	9b02      	ldr	r3, [sp, #8]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	bfc8      	it	gt
 800bbda:	461d      	movgt	r5, r3
 800bbdc:	9b01      	ldr	r3, [sp, #4]
 800bbde:	bfd8      	it	le
 800bbe0:	2501      	movle	r5, #1
 800bbe2:	441d      	add	r5, r3
 800bbe4:	f04f 0800 	mov.w	r8, #0
 800bbe8:	ee18 1a10 	vmov	r1, s16
 800bbec:	2201      	movs	r2, #1
 800bbee:	4620      	mov	r0, r4
 800bbf0:	f000 fbd2 	bl	800c398 <__lshift>
 800bbf4:	4631      	mov	r1, r6
 800bbf6:	ee08 0a10 	vmov	s16, r0
 800bbfa:	f000 fc3d 	bl	800c478 <__mcmp>
 800bbfe:	2800      	cmp	r0, #0
 800bc00:	dc91      	bgt.n	800bb26 <_dtoa_r+0xa76>
 800bc02:	d102      	bne.n	800bc0a <_dtoa_r+0xb5a>
 800bc04:	f01a 0f01 	tst.w	sl, #1
 800bc08:	d18d      	bne.n	800bb26 <_dtoa_r+0xa76>
 800bc0a:	462b      	mov	r3, r5
 800bc0c:	461d      	mov	r5, r3
 800bc0e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc12:	2a30      	cmp	r2, #48	; 0x30
 800bc14:	d0fa      	beq.n	800bc0c <_dtoa_r+0xb5c>
 800bc16:	e6d8      	b.n	800b9ca <_dtoa_r+0x91a>
 800bc18:	9a01      	ldr	r2, [sp, #4]
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	d184      	bne.n	800bb28 <_dtoa_r+0xa78>
 800bc1e:	9b00      	ldr	r3, [sp, #0]
 800bc20:	3301      	adds	r3, #1
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	2331      	movs	r3, #49	; 0x31
 800bc26:	7013      	strb	r3, [r2, #0]
 800bc28:	e6cf      	b.n	800b9ca <_dtoa_r+0x91a>
 800bc2a:	4b0a      	ldr	r3, [pc, #40]	; (800bc54 <_dtoa_r+0xba4>)
 800bc2c:	f7ff ba97 	b.w	800b15e <_dtoa_r+0xae>
 800bc30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	f47f aa7b 	bne.w	800b12e <_dtoa_r+0x7e>
 800bc38:	4b07      	ldr	r3, [pc, #28]	; (800bc58 <_dtoa_r+0xba8>)
 800bc3a:	f7ff ba90 	b.w	800b15e <_dtoa_r+0xae>
 800bc3e:	9b02      	ldr	r3, [sp, #8]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	dcae      	bgt.n	800bba2 <_dtoa_r+0xaf2>
 800bc44:	9b06      	ldr	r3, [sp, #24]
 800bc46:	2b02      	cmp	r3, #2
 800bc48:	f73f aea9 	bgt.w	800b99e <_dtoa_r+0x8ee>
 800bc4c:	e7a9      	b.n	800bba2 <_dtoa_r+0xaf2>
 800bc4e:	bf00      	nop
 800bc50:	08010082 	.word	0x08010082
 800bc54:	0800ff2a 	.word	0x0800ff2a
 800bc58:	08010079 	.word	0x08010079

0800bc5c <__libc_fini_array>:
 800bc5c:	b538      	push	{r3, r4, r5, lr}
 800bc5e:	4d07      	ldr	r5, [pc, #28]	; (800bc7c <__libc_fini_array+0x20>)
 800bc60:	4c07      	ldr	r4, [pc, #28]	; (800bc80 <__libc_fini_array+0x24>)
 800bc62:	1b64      	subs	r4, r4, r5
 800bc64:	10a4      	asrs	r4, r4, #2
 800bc66:	b91c      	cbnz	r4, 800bc70 <__libc_fini_array+0x14>
 800bc68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc6c:	f003 bf8e 	b.w	800fb8c <_fini>
 800bc70:	3c01      	subs	r4, #1
 800bc72:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800bc76:	4798      	blx	r3
 800bc78:	e7f5      	b.n	800bc66 <__libc_fini_array+0xa>
 800bc7a:	bf00      	nop
 800bc7c:	08010384 	.word	0x08010384
 800bc80:	08010388 	.word	0x08010388

0800bc84 <_malloc_trim_r>:
 800bc84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc88:	4606      	mov	r6, r0
 800bc8a:	2008      	movs	r0, #8
 800bc8c:	460c      	mov	r4, r1
 800bc8e:	f7ff f943 	bl	800af18 <sysconf>
 800bc92:	4f23      	ldr	r7, [pc, #140]	; (800bd20 <_malloc_trim_r+0x9c>)
 800bc94:	4680      	mov	r8, r0
 800bc96:	4630      	mov	r0, r6
 800bc98:	f7fc fc64 	bl	8008564 <__malloc_lock>
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	685d      	ldr	r5, [r3, #4]
 800bca0:	f025 0503 	bic.w	r5, r5, #3
 800bca4:	1b2c      	subs	r4, r5, r4
 800bca6:	3c11      	subs	r4, #17
 800bca8:	4444      	add	r4, r8
 800bcaa:	fbb4 f4f8 	udiv	r4, r4, r8
 800bcae:	3c01      	subs	r4, #1
 800bcb0:	fb08 f404 	mul.w	r4, r8, r4
 800bcb4:	45a0      	cmp	r8, r4
 800bcb6:	dd05      	ble.n	800bcc4 <_malloc_trim_r+0x40>
 800bcb8:	4630      	mov	r0, r6
 800bcba:	f7fc fc59 	bl	8008570 <__malloc_unlock>
 800bcbe:	2000      	movs	r0, #0
 800bcc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcc4:	2100      	movs	r1, #0
 800bcc6:	4630      	mov	r0, r6
 800bcc8:	f7fc fc58 	bl	800857c <_sbrk_r>
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	442b      	add	r3, r5
 800bcd0:	4298      	cmp	r0, r3
 800bcd2:	d1f1      	bne.n	800bcb8 <_malloc_trim_r+0x34>
 800bcd4:	4261      	negs	r1, r4
 800bcd6:	4630      	mov	r0, r6
 800bcd8:	f7fc fc50 	bl	800857c <_sbrk_r>
 800bcdc:	3001      	adds	r0, #1
 800bcde:	d110      	bne.n	800bd02 <_malloc_trim_r+0x7e>
 800bce0:	2100      	movs	r1, #0
 800bce2:	4630      	mov	r0, r6
 800bce4:	f7fc fc4a 	bl	800857c <_sbrk_r>
 800bce8:	68ba      	ldr	r2, [r7, #8]
 800bcea:	1a83      	subs	r3, r0, r2
 800bcec:	2b0f      	cmp	r3, #15
 800bcee:	dde3      	ble.n	800bcb8 <_malloc_trim_r+0x34>
 800bcf0:	490c      	ldr	r1, [pc, #48]	; (800bd24 <_malloc_trim_r+0xa0>)
 800bcf2:	6809      	ldr	r1, [r1, #0]
 800bcf4:	1a40      	subs	r0, r0, r1
 800bcf6:	490c      	ldr	r1, [pc, #48]	; (800bd28 <_malloc_trim_r+0xa4>)
 800bcf8:	f043 0301 	orr.w	r3, r3, #1
 800bcfc:	6008      	str	r0, [r1, #0]
 800bcfe:	6053      	str	r3, [r2, #4]
 800bd00:	e7da      	b.n	800bcb8 <_malloc_trim_r+0x34>
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	4a08      	ldr	r2, [pc, #32]	; (800bd28 <_malloc_trim_r+0xa4>)
 800bd06:	1b2d      	subs	r5, r5, r4
 800bd08:	f045 0501 	orr.w	r5, r5, #1
 800bd0c:	605d      	str	r5, [r3, #4]
 800bd0e:	6813      	ldr	r3, [r2, #0]
 800bd10:	4630      	mov	r0, r6
 800bd12:	1b1b      	subs	r3, r3, r4
 800bd14:	6013      	str	r3, [r2, #0]
 800bd16:	f7fc fc2b 	bl	8008570 <__malloc_unlock>
 800bd1a:	2001      	movs	r0, #1
 800bd1c:	e7d0      	b.n	800bcc0 <_malloc_trim_r+0x3c>
 800bd1e:	bf00      	nop
 800bd20:	20000440 	.word	0x20000440
 800bd24:	20000848 	.word	0x20000848
 800bd28:	20001168 	.word	0x20001168

0800bd2c <_free_r>:
 800bd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd2e:	4605      	mov	r5, r0
 800bd30:	460f      	mov	r7, r1
 800bd32:	2900      	cmp	r1, #0
 800bd34:	f000 80b1 	beq.w	800be9a <_free_r+0x16e>
 800bd38:	f7fc fc14 	bl	8008564 <__malloc_lock>
 800bd3c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800bd40:	4856      	ldr	r0, [pc, #344]	; (800be9c <_free_r+0x170>)
 800bd42:	f022 0401 	bic.w	r4, r2, #1
 800bd46:	f1a7 0308 	sub.w	r3, r7, #8
 800bd4a:	eb03 0c04 	add.w	ip, r3, r4
 800bd4e:	6881      	ldr	r1, [r0, #8]
 800bd50:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800bd54:	4561      	cmp	r1, ip
 800bd56:	f026 0603 	bic.w	r6, r6, #3
 800bd5a:	f002 0201 	and.w	r2, r2, #1
 800bd5e:	d11b      	bne.n	800bd98 <_free_r+0x6c>
 800bd60:	4434      	add	r4, r6
 800bd62:	b93a      	cbnz	r2, 800bd74 <_free_r+0x48>
 800bd64:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800bd68:	1a9b      	subs	r3, r3, r2
 800bd6a:	4414      	add	r4, r2
 800bd6c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800bd70:	60ca      	str	r2, [r1, #12]
 800bd72:	6091      	str	r1, [r2, #8]
 800bd74:	f044 0201 	orr.w	r2, r4, #1
 800bd78:	605a      	str	r2, [r3, #4]
 800bd7a:	6083      	str	r3, [r0, #8]
 800bd7c:	4b48      	ldr	r3, [pc, #288]	; (800bea0 <_free_r+0x174>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	42a3      	cmp	r3, r4
 800bd82:	d804      	bhi.n	800bd8e <_free_r+0x62>
 800bd84:	4b47      	ldr	r3, [pc, #284]	; (800bea4 <_free_r+0x178>)
 800bd86:	4628      	mov	r0, r5
 800bd88:	6819      	ldr	r1, [r3, #0]
 800bd8a:	f7ff ff7b 	bl	800bc84 <_malloc_trim_r>
 800bd8e:	4628      	mov	r0, r5
 800bd90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bd94:	f7fc bbec 	b.w	8008570 <__malloc_unlock>
 800bd98:	f8cc 6004 	str.w	r6, [ip, #4]
 800bd9c:	2a00      	cmp	r2, #0
 800bd9e:	d138      	bne.n	800be12 <_free_r+0xe6>
 800bda0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800bda4:	1a5b      	subs	r3, r3, r1
 800bda6:	440c      	add	r4, r1
 800bda8:	6899      	ldr	r1, [r3, #8]
 800bdaa:	f100 0708 	add.w	r7, r0, #8
 800bdae:	42b9      	cmp	r1, r7
 800bdb0:	d031      	beq.n	800be16 <_free_r+0xea>
 800bdb2:	68df      	ldr	r7, [r3, #12]
 800bdb4:	60cf      	str	r7, [r1, #12]
 800bdb6:	60b9      	str	r1, [r7, #8]
 800bdb8:	eb0c 0106 	add.w	r1, ip, r6
 800bdbc:	6849      	ldr	r1, [r1, #4]
 800bdbe:	07c9      	lsls	r1, r1, #31
 800bdc0:	d40b      	bmi.n	800bdda <_free_r+0xae>
 800bdc2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800bdc6:	4434      	add	r4, r6
 800bdc8:	bb3a      	cbnz	r2, 800be1a <_free_r+0xee>
 800bdca:	4e37      	ldr	r6, [pc, #220]	; (800bea8 <_free_r+0x17c>)
 800bdcc:	42b1      	cmp	r1, r6
 800bdce:	d124      	bne.n	800be1a <_free_r+0xee>
 800bdd0:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bdd4:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800bdd8:	2201      	movs	r2, #1
 800bdda:	f044 0101 	orr.w	r1, r4, #1
 800bdde:	6059      	str	r1, [r3, #4]
 800bde0:	511c      	str	r4, [r3, r4]
 800bde2:	2a00      	cmp	r2, #0
 800bde4:	d1d3      	bne.n	800bd8e <_free_r+0x62>
 800bde6:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800bdea:	d21b      	bcs.n	800be24 <_free_r+0xf8>
 800bdec:	0961      	lsrs	r1, r4, #5
 800bdee:	08e2      	lsrs	r2, r4, #3
 800bdf0:	2401      	movs	r4, #1
 800bdf2:	408c      	lsls	r4, r1
 800bdf4:	6841      	ldr	r1, [r0, #4]
 800bdf6:	3201      	adds	r2, #1
 800bdf8:	430c      	orrs	r4, r1
 800bdfa:	6044      	str	r4, [r0, #4]
 800bdfc:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800be00:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800be04:	3908      	subs	r1, #8
 800be06:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800be0a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800be0e:	60e3      	str	r3, [r4, #12]
 800be10:	e7bd      	b.n	800bd8e <_free_r+0x62>
 800be12:	2200      	movs	r2, #0
 800be14:	e7d0      	b.n	800bdb8 <_free_r+0x8c>
 800be16:	2201      	movs	r2, #1
 800be18:	e7ce      	b.n	800bdb8 <_free_r+0x8c>
 800be1a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800be1e:	60ce      	str	r6, [r1, #12]
 800be20:	60b1      	str	r1, [r6, #8]
 800be22:	e7da      	b.n	800bdda <_free_r+0xae>
 800be24:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800be28:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800be2c:	d214      	bcs.n	800be58 <_free_r+0x12c>
 800be2e:	09a2      	lsrs	r2, r4, #6
 800be30:	3238      	adds	r2, #56	; 0x38
 800be32:	1c51      	adds	r1, r2, #1
 800be34:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800be38:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800be3c:	428e      	cmp	r6, r1
 800be3e:	d125      	bne.n	800be8c <_free_r+0x160>
 800be40:	2401      	movs	r4, #1
 800be42:	1092      	asrs	r2, r2, #2
 800be44:	fa04 f202 	lsl.w	r2, r4, r2
 800be48:	6844      	ldr	r4, [r0, #4]
 800be4a:	4322      	orrs	r2, r4
 800be4c:	6042      	str	r2, [r0, #4]
 800be4e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800be52:	60b3      	str	r3, [r6, #8]
 800be54:	60cb      	str	r3, [r1, #12]
 800be56:	e79a      	b.n	800bd8e <_free_r+0x62>
 800be58:	2a14      	cmp	r2, #20
 800be5a:	d801      	bhi.n	800be60 <_free_r+0x134>
 800be5c:	325b      	adds	r2, #91	; 0x5b
 800be5e:	e7e8      	b.n	800be32 <_free_r+0x106>
 800be60:	2a54      	cmp	r2, #84	; 0x54
 800be62:	d802      	bhi.n	800be6a <_free_r+0x13e>
 800be64:	0b22      	lsrs	r2, r4, #12
 800be66:	326e      	adds	r2, #110	; 0x6e
 800be68:	e7e3      	b.n	800be32 <_free_r+0x106>
 800be6a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800be6e:	d802      	bhi.n	800be76 <_free_r+0x14a>
 800be70:	0be2      	lsrs	r2, r4, #15
 800be72:	3277      	adds	r2, #119	; 0x77
 800be74:	e7dd      	b.n	800be32 <_free_r+0x106>
 800be76:	f240 5154 	movw	r1, #1364	; 0x554
 800be7a:	428a      	cmp	r2, r1
 800be7c:	bf9a      	itte	ls
 800be7e:	0ca2      	lsrls	r2, r4, #18
 800be80:	327c      	addls	r2, #124	; 0x7c
 800be82:	227e      	movhi	r2, #126	; 0x7e
 800be84:	e7d5      	b.n	800be32 <_free_r+0x106>
 800be86:	6889      	ldr	r1, [r1, #8]
 800be88:	428e      	cmp	r6, r1
 800be8a:	d004      	beq.n	800be96 <_free_r+0x16a>
 800be8c:	684a      	ldr	r2, [r1, #4]
 800be8e:	f022 0203 	bic.w	r2, r2, #3
 800be92:	42a2      	cmp	r2, r4
 800be94:	d8f7      	bhi.n	800be86 <_free_r+0x15a>
 800be96:	68ce      	ldr	r6, [r1, #12]
 800be98:	e7d9      	b.n	800be4e <_free_r+0x122>
 800be9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be9c:	20000440 	.word	0x20000440
 800bea0:	2000084c 	.word	0x2000084c
 800bea4:	20001198 	.word	0x20001198
 800bea8:	20000448 	.word	0x20000448

0800beac <iswspace>:
 800beac:	2100      	movs	r1, #0
 800beae:	f000 b801 	b.w	800beb4 <iswspace_l>
	...

0800beb4 <iswspace_l>:
 800beb4:	28ff      	cmp	r0, #255	; 0xff
 800beb6:	bf9d      	ittte	ls
 800beb8:	4b02      	ldrls	r3, [pc, #8]	; (800bec4 <iswspace_l+0x10>)
 800beba:	5cc0      	ldrbls	r0, [r0, r3]
 800bebc:	f000 0008 	andls.w	r0, r0, #8
 800bec0:	2000      	movhi	r0, #0
 800bec2:	4770      	bx	lr
 800bec4:	0800ff75 	.word	0x0800ff75

0800bec8 <__locale_mb_cur_max>:
 800bec8:	4b01      	ldr	r3, [pc, #4]	; (800bed0 <__locale_mb_cur_max+0x8>)
 800beca:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800bece:	4770      	bx	lr
 800bed0:	20000854 	.word	0x20000854

0800bed4 <_localeconv_r>:
 800bed4:	4800      	ldr	r0, [pc, #0]	; (800bed8 <_localeconv_r+0x4>)
 800bed6:	4770      	bx	lr
 800bed8:	20000944 	.word	0x20000944

0800bedc <__retarget_lock_init_recursive>:
 800bedc:	4770      	bx	lr

0800bede <__retarget_lock_close_recursive>:
 800bede:	4770      	bx	lr

0800bee0 <__retarget_lock_acquire_recursive>:
 800bee0:	4770      	bx	lr

0800bee2 <__retarget_lock_release_recursive>:
 800bee2:	4770      	bx	lr

0800bee4 <_lseek_r>:
 800bee4:	b538      	push	{r3, r4, r5, lr}
 800bee6:	4d07      	ldr	r5, [pc, #28]	; (800bf04 <_lseek_r+0x20>)
 800bee8:	4604      	mov	r4, r0
 800beea:	4608      	mov	r0, r1
 800beec:	4611      	mov	r1, r2
 800beee:	2200      	movs	r2, #0
 800bef0:	602a      	str	r2, [r5, #0]
 800bef2:	461a      	mov	r2, r3
 800bef4:	f7f7 fd76 	bl	80039e4 <_lseek>
 800bef8:	1c43      	adds	r3, r0, #1
 800befa:	d102      	bne.n	800bf02 <_lseek_r+0x1e>
 800befc:	682b      	ldr	r3, [r5, #0]
 800befe:	b103      	cbz	r3, 800bf02 <_lseek_r+0x1e>
 800bf00:	6023      	str	r3, [r4, #0]
 800bf02:	bd38      	pop	{r3, r4, r5, pc}
 800bf04:	200011a0 	.word	0x200011a0

0800bf08 <_mbrtowc_r>:
 800bf08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf0a:	4c0a      	ldr	r4, [pc, #40]	; (800bf34 <_mbrtowc_r+0x2c>)
 800bf0c:	9e08      	ldr	r6, [sp, #32]
 800bf0e:	f8d4 70e4 	ldr.w	r7, [r4, #228]	; 0xe4
 800bf12:	9600      	str	r6, [sp, #0]
 800bf14:	4605      	mov	r5, r0
 800bf16:	4614      	mov	r4, r2
 800bf18:	b912      	cbnz	r2, 800bf20 <_mbrtowc_r+0x18>
 800bf1a:	4a07      	ldr	r2, [pc, #28]	; (800bf38 <_mbrtowc_r+0x30>)
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	4621      	mov	r1, r4
 800bf20:	47b8      	blx	r7
 800bf22:	1c43      	adds	r3, r0, #1
 800bf24:	bf01      	itttt	eq
 800bf26:	2300      	moveq	r3, #0
 800bf28:	6033      	streq	r3, [r6, #0]
 800bf2a:	238a      	moveq	r3, #138	; 0x8a
 800bf2c:	602b      	streq	r3, [r5, #0]
 800bf2e:	b003      	add	sp, #12
 800bf30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf32:	bf00      	nop
 800bf34:	20000854 	.word	0x20000854
 800bf38:	080102e3 	.word	0x080102e3

0800bf3c <__ascii_mbtowc>:
 800bf3c:	b082      	sub	sp, #8
 800bf3e:	b901      	cbnz	r1, 800bf42 <__ascii_mbtowc+0x6>
 800bf40:	a901      	add	r1, sp, #4
 800bf42:	b142      	cbz	r2, 800bf56 <__ascii_mbtowc+0x1a>
 800bf44:	b14b      	cbz	r3, 800bf5a <__ascii_mbtowc+0x1e>
 800bf46:	7813      	ldrb	r3, [r2, #0]
 800bf48:	600b      	str	r3, [r1, #0]
 800bf4a:	7812      	ldrb	r2, [r2, #0]
 800bf4c:	1e10      	subs	r0, r2, #0
 800bf4e:	bf18      	it	ne
 800bf50:	2001      	movne	r0, #1
 800bf52:	b002      	add	sp, #8
 800bf54:	4770      	bx	lr
 800bf56:	4610      	mov	r0, r2
 800bf58:	e7fb      	b.n	800bf52 <__ascii_mbtowc+0x16>
 800bf5a:	f06f 0001 	mvn.w	r0, #1
 800bf5e:	e7f8      	b.n	800bf52 <__ascii_mbtowc+0x16>

0800bf60 <memcpy>:
 800bf60:	440a      	add	r2, r1
 800bf62:	4291      	cmp	r1, r2
 800bf64:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf68:	d100      	bne.n	800bf6c <memcpy+0xc>
 800bf6a:	4770      	bx	lr
 800bf6c:	b510      	push	{r4, lr}
 800bf6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf72:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf76:	4291      	cmp	r1, r2
 800bf78:	d1f9      	bne.n	800bf6e <memcpy+0xe>
 800bf7a:	bd10      	pop	{r4, pc}

0800bf7c <_Balloc>:
 800bf7c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800bf7e:	b570      	push	{r4, r5, r6, lr}
 800bf80:	4605      	mov	r5, r0
 800bf82:	460c      	mov	r4, r1
 800bf84:	b17b      	cbz	r3, 800bfa6 <_Balloc+0x2a>
 800bf86:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800bf88:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bf8c:	b9a0      	cbnz	r0, 800bfb8 <_Balloc+0x3c>
 800bf8e:	2101      	movs	r1, #1
 800bf90:	fa01 f604 	lsl.w	r6, r1, r4
 800bf94:	1d72      	adds	r2, r6, #5
 800bf96:	0092      	lsls	r2, r2, #2
 800bf98:	4628      	mov	r0, r5
 800bf9a:	f002 f82f 	bl	800dffc <_calloc_r>
 800bf9e:	b148      	cbz	r0, 800bfb4 <_Balloc+0x38>
 800bfa0:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800bfa4:	e00b      	b.n	800bfbe <_Balloc+0x42>
 800bfa6:	2221      	movs	r2, #33	; 0x21
 800bfa8:	2104      	movs	r1, #4
 800bfaa:	f002 f827 	bl	800dffc <_calloc_r>
 800bfae:	64e8      	str	r0, [r5, #76]	; 0x4c
 800bfb0:	2800      	cmp	r0, #0
 800bfb2:	d1e8      	bne.n	800bf86 <_Balloc+0xa>
 800bfb4:	2000      	movs	r0, #0
 800bfb6:	bd70      	pop	{r4, r5, r6, pc}
 800bfb8:	6802      	ldr	r2, [r0, #0]
 800bfba:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bfc4:	e7f7      	b.n	800bfb6 <_Balloc+0x3a>

0800bfc6 <_Bfree>:
 800bfc6:	b131      	cbz	r1, 800bfd6 <_Bfree+0x10>
 800bfc8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800bfca:	684a      	ldr	r2, [r1, #4]
 800bfcc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bfd0:	6008      	str	r0, [r1, #0]
 800bfd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bfd6:	4770      	bx	lr

0800bfd8 <__multadd>:
 800bfd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfdc:	690d      	ldr	r5, [r1, #16]
 800bfde:	4607      	mov	r7, r0
 800bfe0:	460c      	mov	r4, r1
 800bfe2:	461e      	mov	r6, r3
 800bfe4:	f101 0c14 	add.w	ip, r1, #20
 800bfe8:	2000      	movs	r0, #0
 800bfea:	f8dc 3000 	ldr.w	r3, [ip]
 800bfee:	b299      	uxth	r1, r3
 800bff0:	fb02 6101 	mla	r1, r2, r1, r6
 800bff4:	0c1e      	lsrs	r6, r3, #16
 800bff6:	0c0b      	lsrs	r3, r1, #16
 800bff8:	fb02 3306 	mla	r3, r2, r6, r3
 800bffc:	b289      	uxth	r1, r1
 800bffe:	3001      	adds	r0, #1
 800c000:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c004:	4285      	cmp	r5, r0
 800c006:	f84c 1b04 	str.w	r1, [ip], #4
 800c00a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c00e:	dcec      	bgt.n	800bfea <__multadd+0x12>
 800c010:	b30e      	cbz	r6, 800c056 <__multadd+0x7e>
 800c012:	68a3      	ldr	r3, [r4, #8]
 800c014:	42ab      	cmp	r3, r5
 800c016:	dc19      	bgt.n	800c04c <__multadd+0x74>
 800c018:	6861      	ldr	r1, [r4, #4]
 800c01a:	4638      	mov	r0, r7
 800c01c:	3101      	adds	r1, #1
 800c01e:	f7ff ffad 	bl	800bf7c <_Balloc>
 800c022:	4680      	mov	r8, r0
 800c024:	b928      	cbnz	r0, 800c032 <__multadd+0x5a>
 800c026:	4602      	mov	r2, r0
 800c028:	4b0c      	ldr	r3, [pc, #48]	; (800c05c <__multadd+0x84>)
 800c02a:	480d      	ldr	r0, [pc, #52]	; (800c060 <__multadd+0x88>)
 800c02c:	21b5      	movs	r1, #181	; 0xb5
 800c02e:	f001 ffc7 	bl	800dfc0 <__assert_func>
 800c032:	6922      	ldr	r2, [r4, #16]
 800c034:	3202      	adds	r2, #2
 800c036:	f104 010c 	add.w	r1, r4, #12
 800c03a:	0092      	lsls	r2, r2, #2
 800c03c:	300c      	adds	r0, #12
 800c03e:	f7ff ff8f 	bl	800bf60 <memcpy>
 800c042:	4621      	mov	r1, r4
 800c044:	4638      	mov	r0, r7
 800c046:	f7ff ffbe 	bl	800bfc6 <_Bfree>
 800c04a:	4644      	mov	r4, r8
 800c04c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c050:	3501      	adds	r5, #1
 800c052:	615e      	str	r6, [r3, #20]
 800c054:	6125      	str	r5, [r4, #16]
 800c056:	4620      	mov	r0, r4
 800c058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c05c:	08010082 	.word	0x08010082
 800c060:	080100f8 	.word	0x080100f8

0800c064 <__s2b>:
 800c064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c068:	460c      	mov	r4, r1
 800c06a:	4615      	mov	r5, r2
 800c06c:	461f      	mov	r7, r3
 800c06e:	2209      	movs	r2, #9
 800c070:	3308      	adds	r3, #8
 800c072:	4606      	mov	r6, r0
 800c074:	fb93 f3f2 	sdiv	r3, r3, r2
 800c078:	2100      	movs	r1, #0
 800c07a:	2201      	movs	r2, #1
 800c07c:	429a      	cmp	r2, r3
 800c07e:	db09      	blt.n	800c094 <__s2b+0x30>
 800c080:	4630      	mov	r0, r6
 800c082:	f7ff ff7b 	bl	800bf7c <_Balloc>
 800c086:	b940      	cbnz	r0, 800c09a <__s2b+0x36>
 800c088:	4602      	mov	r2, r0
 800c08a:	4b19      	ldr	r3, [pc, #100]	; (800c0f0 <__s2b+0x8c>)
 800c08c:	4819      	ldr	r0, [pc, #100]	; (800c0f4 <__s2b+0x90>)
 800c08e:	21ce      	movs	r1, #206	; 0xce
 800c090:	f001 ff96 	bl	800dfc0 <__assert_func>
 800c094:	0052      	lsls	r2, r2, #1
 800c096:	3101      	adds	r1, #1
 800c098:	e7f0      	b.n	800c07c <__s2b+0x18>
 800c09a:	9b08      	ldr	r3, [sp, #32]
 800c09c:	6143      	str	r3, [r0, #20]
 800c09e:	2d09      	cmp	r5, #9
 800c0a0:	f04f 0301 	mov.w	r3, #1
 800c0a4:	6103      	str	r3, [r0, #16]
 800c0a6:	dd16      	ble.n	800c0d6 <__s2b+0x72>
 800c0a8:	f104 0909 	add.w	r9, r4, #9
 800c0ac:	46c8      	mov	r8, r9
 800c0ae:	442c      	add	r4, r5
 800c0b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c0b4:	4601      	mov	r1, r0
 800c0b6:	3b30      	subs	r3, #48	; 0x30
 800c0b8:	220a      	movs	r2, #10
 800c0ba:	4630      	mov	r0, r6
 800c0bc:	f7ff ff8c 	bl	800bfd8 <__multadd>
 800c0c0:	45a0      	cmp	r8, r4
 800c0c2:	d1f5      	bne.n	800c0b0 <__s2b+0x4c>
 800c0c4:	f1a5 0408 	sub.w	r4, r5, #8
 800c0c8:	444c      	add	r4, r9
 800c0ca:	1b2d      	subs	r5, r5, r4
 800c0cc:	1963      	adds	r3, r4, r5
 800c0ce:	42bb      	cmp	r3, r7
 800c0d0:	db04      	blt.n	800c0dc <__s2b+0x78>
 800c0d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0d6:	340a      	adds	r4, #10
 800c0d8:	2509      	movs	r5, #9
 800c0da:	e7f6      	b.n	800c0ca <__s2b+0x66>
 800c0dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c0e0:	4601      	mov	r1, r0
 800c0e2:	3b30      	subs	r3, #48	; 0x30
 800c0e4:	220a      	movs	r2, #10
 800c0e6:	4630      	mov	r0, r6
 800c0e8:	f7ff ff76 	bl	800bfd8 <__multadd>
 800c0ec:	e7ee      	b.n	800c0cc <__s2b+0x68>
 800c0ee:	bf00      	nop
 800c0f0:	08010082 	.word	0x08010082
 800c0f4:	080100f8 	.word	0x080100f8

0800c0f8 <__hi0bits>:
 800c0f8:	0c03      	lsrs	r3, r0, #16
 800c0fa:	041b      	lsls	r3, r3, #16
 800c0fc:	b9d3      	cbnz	r3, 800c134 <__hi0bits+0x3c>
 800c0fe:	0400      	lsls	r0, r0, #16
 800c100:	2310      	movs	r3, #16
 800c102:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c106:	bf04      	itt	eq
 800c108:	0200      	lsleq	r0, r0, #8
 800c10a:	3308      	addeq	r3, #8
 800c10c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c110:	bf04      	itt	eq
 800c112:	0100      	lsleq	r0, r0, #4
 800c114:	3304      	addeq	r3, #4
 800c116:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c11a:	bf04      	itt	eq
 800c11c:	0080      	lsleq	r0, r0, #2
 800c11e:	3302      	addeq	r3, #2
 800c120:	2800      	cmp	r0, #0
 800c122:	db05      	blt.n	800c130 <__hi0bits+0x38>
 800c124:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c128:	f103 0301 	add.w	r3, r3, #1
 800c12c:	bf08      	it	eq
 800c12e:	2320      	moveq	r3, #32
 800c130:	4618      	mov	r0, r3
 800c132:	4770      	bx	lr
 800c134:	2300      	movs	r3, #0
 800c136:	e7e4      	b.n	800c102 <__hi0bits+0xa>

0800c138 <__lo0bits>:
 800c138:	6803      	ldr	r3, [r0, #0]
 800c13a:	f013 0207 	ands.w	r2, r3, #7
 800c13e:	4601      	mov	r1, r0
 800c140:	d00b      	beq.n	800c15a <__lo0bits+0x22>
 800c142:	07da      	lsls	r2, r3, #31
 800c144:	d423      	bmi.n	800c18e <__lo0bits+0x56>
 800c146:	0798      	lsls	r0, r3, #30
 800c148:	bf49      	itett	mi
 800c14a:	085b      	lsrmi	r3, r3, #1
 800c14c:	089b      	lsrpl	r3, r3, #2
 800c14e:	2001      	movmi	r0, #1
 800c150:	600b      	strmi	r3, [r1, #0]
 800c152:	bf5c      	itt	pl
 800c154:	600b      	strpl	r3, [r1, #0]
 800c156:	2002      	movpl	r0, #2
 800c158:	4770      	bx	lr
 800c15a:	b298      	uxth	r0, r3
 800c15c:	b9a8      	cbnz	r0, 800c18a <__lo0bits+0x52>
 800c15e:	0c1b      	lsrs	r3, r3, #16
 800c160:	2010      	movs	r0, #16
 800c162:	b2da      	uxtb	r2, r3
 800c164:	b90a      	cbnz	r2, 800c16a <__lo0bits+0x32>
 800c166:	3008      	adds	r0, #8
 800c168:	0a1b      	lsrs	r3, r3, #8
 800c16a:	071a      	lsls	r2, r3, #28
 800c16c:	bf04      	itt	eq
 800c16e:	091b      	lsreq	r3, r3, #4
 800c170:	3004      	addeq	r0, #4
 800c172:	079a      	lsls	r2, r3, #30
 800c174:	bf04      	itt	eq
 800c176:	089b      	lsreq	r3, r3, #2
 800c178:	3002      	addeq	r0, #2
 800c17a:	07da      	lsls	r2, r3, #31
 800c17c:	d403      	bmi.n	800c186 <__lo0bits+0x4e>
 800c17e:	085b      	lsrs	r3, r3, #1
 800c180:	f100 0001 	add.w	r0, r0, #1
 800c184:	d005      	beq.n	800c192 <__lo0bits+0x5a>
 800c186:	600b      	str	r3, [r1, #0]
 800c188:	4770      	bx	lr
 800c18a:	4610      	mov	r0, r2
 800c18c:	e7e9      	b.n	800c162 <__lo0bits+0x2a>
 800c18e:	2000      	movs	r0, #0
 800c190:	4770      	bx	lr
 800c192:	2020      	movs	r0, #32
 800c194:	4770      	bx	lr
	...

0800c198 <__i2b>:
 800c198:	b510      	push	{r4, lr}
 800c19a:	460c      	mov	r4, r1
 800c19c:	2101      	movs	r1, #1
 800c19e:	f7ff feed 	bl	800bf7c <_Balloc>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	b928      	cbnz	r0, 800c1b2 <__i2b+0x1a>
 800c1a6:	4b05      	ldr	r3, [pc, #20]	; (800c1bc <__i2b+0x24>)
 800c1a8:	4805      	ldr	r0, [pc, #20]	; (800c1c0 <__i2b+0x28>)
 800c1aa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c1ae:	f001 ff07 	bl	800dfc0 <__assert_func>
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	6144      	str	r4, [r0, #20]
 800c1b6:	6103      	str	r3, [r0, #16]
 800c1b8:	bd10      	pop	{r4, pc}
 800c1ba:	bf00      	nop
 800c1bc:	08010082 	.word	0x08010082
 800c1c0:	080100f8 	.word	0x080100f8

0800c1c4 <__multiply>:
 800c1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c8:	4691      	mov	r9, r2
 800c1ca:	690a      	ldr	r2, [r1, #16]
 800c1cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c1d0:	429a      	cmp	r2, r3
 800c1d2:	bfb8      	it	lt
 800c1d4:	460b      	movlt	r3, r1
 800c1d6:	460c      	mov	r4, r1
 800c1d8:	bfbc      	itt	lt
 800c1da:	464c      	movlt	r4, r9
 800c1dc:	4699      	movlt	r9, r3
 800c1de:	6927      	ldr	r7, [r4, #16]
 800c1e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c1e4:	68a3      	ldr	r3, [r4, #8]
 800c1e6:	6861      	ldr	r1, [r4, #4]
 800c1e8:	eb07 060a 	add.w	r6, r7, sl
 800c1ec:	42b3      	cmp	r3, r6
 800c1ee:	b085      	sub	sp, #20
 800c1f0:	bfb8      	it	lt
 800c1f2:	3101      	addlt	r1, #1
 800c1f4:	f7ff fec2 	bl	800bf7c <_Balloc>
 800c1f8:	b930      	cbnz	r0, 800c208 <__multiply+0x44>
 800c1fa:	4602      	mov	r2, r0
 800c1fc:	4b44      	ldr	r3, [pc, #272]	; (800c310 <__multiply+0x14c>)
 800c1fe:	4845      	ldr	r0, [pc, #276]	; (800c314 <__multiply+0x150>)
 800c200:	f240 115d 	movw	r1, #349	; 0x15d
 800c204:	f001 fedc 	bl	800dfc0 <__assert_func>
 800c208:	f100 0514 	add.w	r5, r0, #20
 800c20c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c210:	462b      	mov	r3, r5
 800c212:	2200      	movs	r2, #0
 800c214:	4543      	cmp	r3, r8
 800c216:	d321      	bcc.n	800c25c <__multiply+0x98>
 800c218:	f104 0314 	add.w	r3, r4, #20
 800c21c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c220:	f109 0314 	add.w	r3, r9, #20
 800c224:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c228:	9202      	str	r2, [sp, #8]
 800c22a:	1b3a      	subs	r2, r7, r4
 800c22c:	3a15      	subs	r2, #21
 800c22e:	f022 0203 	bic.w	r2, r2, #3
 800c232:	3204      	adds	r2, #4
 800c234:	f104 0115 	add.w	r1, r4, #21
 800c238:	428f      	cmp	r7, r1
 800c23a:	bf38      	it	cc
 800c23c:	2204      	movcc	r2, #4
 800c23e:	9201      	str	r2, [sp, #4]
 800c240:	9a02      	ldr	r2, [sp, #8]
 800c242:	9303      	str	r3, [sp, #12]
 800c244:	429a      	cmp	r2, r3
 800c246:	d80c      	bhi.n	800c262 <__multiply+0x9e>
 800c248:	2e00      	cmp	r6, #0
 800c24a:	dd03      	ble.n	800c254 <__multiply+0x90>
 800c24c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c250:	2b00      	cmp	r3, #0
 800c252:	d05a      	beq.n	800c30a <__multiply+0x146>
 800c254:	6106      	str	r6, [r0, #16]
 800c256:	b005      	add	sp, #20
 800c258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c25c:	f843 2b04 	str.w	r2, [r3], #4
 800c260:	e7d8      	b.n	800c214 <__multiply+0x50>
 800c262:	f8b3 a000 	ldrh.w	sl, [r3]
 800c266:	f1ba 0f00 	cmp.w	sl, #0
 800c26a:	d024      	beq.n	800c2b6 <__multiply+0xf2>
 800c26c:	f104 0e14 	add.w	lr, r4, #20
 800c270:	46a9      	mov	r9, r5
 800c272:	f04f 0c00 	mov.w	ip, #0
 800c276:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c27a:	f8d9 1000 	ldr.w	r1, [r9]
 800c27e:	fa1f fb82 	uxth.w	fp, r2
 800c282:	b289      	uxth	r1, r1
 800c284:	fb0a 110b 	mla	r1, sl, fp, r1
 800c288:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c28c:	f8d9 2000 	ldr.w	r2, [r9]
 800c290:	4461      	add	r1, ip
 800c292:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c296:	fb0a c20b 	mla	r2, sl, fp, ip
 800c29a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c29e:	b289      	uxth	r1, r1
 800c2a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c2a4:	4577      	cmp	r7, lr
 800c2a6:	f849 1b04 	str.w	r1, [r9], #4
 800c2aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c2ae:	d8e2      	bhi.n	800c276 <__multiply+0xb2>
 800c2b0:	9a01      	ldr	r2, [sp, #4]
 800c2b2:	f845 c002 	str.w	ip, [r5, r2]
 800c2b6:	9a03      	ldr	r2, [sp, #12]
 800c2b8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c2bc:	3304      	adds	r3, #4
 800c2be:	f1b9 0f00 	cmp.w	r9, #0
 800c2c2:	d020      	beq.n	800c306 <__multiply+0x142>
 800c2c4:	6829      	ldr	r1, [r5, #0]
 800c2c6:	f104 0c14 	add.w	ip, r4, #20
 800c2ca:	46ae      	mov	lr, r5
 800c2cc:	f04f 0a00 	mov.w	sl, #0
 800c2d0:	f8bc b000 	ldrh.w	fp, [ip]
 800c2d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c2d8:	fb09 220b 	mla	r2, r9, fp, r2
 800c2dc:	4492      	add	sl, r2
 800c2de:	b289      	uxth	r1, r1
 800c2e0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c2e4:	f84e 1b04 	str.w	r1, [lr], #4
 800c2e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c2ec:	f8be 1000 	ldrh.w	r1, [lr]
 800c2f0:	0c12      	lsrs	r2, r2, #16
 800c2f2:	fb09 1102 	mla	r1, r9, r2, r1
 800c2f6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c2fa:	4567      	cmp	r7, ip
 800c2fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c300:	d8e6      	bhi.n	800c2d0 <__multiply+0x10c>
 800c302:	9a01      	ldr	r2, [sp, #4]
 800c304:	50a9      	str	r1, [r5, r2]
 800c306:	3504      	adds	r5, #4
 800c308:	e79a      	b.n	800c240 <__multiply+0x7c>
 800c30a:	3e01      	subs	r6, #1
 800c30c:	e79c      	b.n	800c248 <__multiply+0x84>
 800c30e:	bf00      	nop
 800c310:	08010082 	.word	0x08010082
 800c314:	080100f8 	.word	0x080100f8

0800c318 <__pow5mult>:
 800c318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c31c:	4615      	mov	r5, r2
 800c31e:	f012 0203 	ands.w	r2, r2, #3
 800c322:	4606      	mov	r6, r0
 800c324:	460f      	mov	r7, r1
 800c326:	d007      	beq.n	800c338 <__pow5mult+0x20>
 800c328:	4c1a      	ldr	r4, [pc, #104]	; (800c394 <__pow5mult+0x7c>)
 800c32a:	3a01      	subs	r2, #1
 800c32c:	2300      	movs	r3, #0
 800c32e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c332:	f7ff fe51 	bl	800bfd8 <__multadd>
 800c336:	4607      	mov	r7, r0
 800c338:	10ad      	asrs	r5, r5, #2
 800c33a:	d027      	beq.n	800c38c <__pow5mult+0x74>
 800c33c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800c33e:	b944      	cbnz	r4, 800c352 <__pow5mult+0x3a>
 800c340:	f240 2171 	movw	r1, #625	; 0x271
 800c344:	4630      	mov	r0, r6
 800c346:	f7ff ff27 	bl	800c198 <__i2b>
 800c34a:	2300      	movs	r3, #0
 800c34c:	64b0      	str	r0, [r6, #72]	; 0x48
 800c34e:	4604      	mov	r4, r0
 800c350:	6003      	str	r3, [r0, #0]
 800c352:	f04f 0900 	mov.w	r9, #0
 800c356:	07eb      	lsls	r3, r5, #31
 800c358:	d50a      	bpl.n	800c370 <__pow5mult+0x58>
 800c35a:	4639      	mov	r1, r7
 800c35c:	4622      	mov	r2, r4
 800c35e:	4630      	mov	r0, r6
 800c360:	f7ff ff30 	bl	800c1c4 <__multiply>
 800c364:	4639      	mov	r1, r7
 800c366:	4680      	mov	r8, r0
 800c368:	4630      	mov	r0, r6
 800c36a:	f7ff fe2c 	bl	800bfc6 <_Bfree>
 800c36e:	4647      	mov	r7, r8
 800c370:	106d      	asrs	r5, r5, #1
 800c372:	d00b      	beq.n	800c38c <__pow5mult+0x74>
 800c374:	6820      	ldr	r0, [r4, #0]
 800c376:	b938      	cbnz	r0, 800c388 <__pow5mult+0x70>
 800c378:	4622      	mov	r2, r4
 800c37a:	4621      	mov	r1, r4
 800c37c:	4630      	mov	r0, r6
 800c37e:	f7ff ff21 	bl	800c1c4 <__multiply>
 800c382:	6020      	str	r0, [r4, #0]
 800c384:	f8c0 9000 	str.w	r9, [r0]
 800c388:	4604      	mov	r4, r0
 800c38a:	e7e4      	b.n	800c356 <__pow5mult+0x3e>
 800c38c:	4638      	mov	r0, r7
 800c38e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c392:	bf00      	nop
 800c394:	08010248 	.word	0x08010248

0800c398 <__lshift>:
 800c398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c39c:	460c      	mov	r4, r1
 800c39e:	6849      	ldr	r1, [r1, #4]
 800c3a0:	6923      	ldr	r3, [r4, #16]
 800c3a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c3a6:	68a3      	ldr	r3, [r4, #8]
 800c3a8:	4607      	mov	r7, r0
 800c3aa:	4691      	mov	r9, r2
 800c3ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c3b0:	f108 0601 	add.w	r6, r8, #1
 800c3b4:	42b3      	cmp	r3, r6
 800c3b6:	db0b      	blt.n	800c3d0 <__lshift+0x38>
 800c3b8:	4638      	mov	r0, r7
 800c3ba:	f7ff fddf 	bl	800bf7c <_Balloc>
 800c3be:	4605      	mov	r5, r0
 800c3c0:	b948      	cbnz	r0, 800c3d6 <__lshift+0x3e>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	4b2a      	ldr	r3, [pc, #168]	; (800c470 <__lshift+0xd8>)
 800c3c6:	482b      	ldr	r0, [pc, #172]	; (800c474 <__lshift+0xdc>)
 800c3c8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c3cc:	f001 fdf8 	bl	800dfc0 <__assert_func>
 800c3d0:	3101      	adds	r1, #1
 800c3d2:	005b      	lsls	r3, r3, #1
 800c3d4:	e7ee      	b.n	800c3b4 <__lshift+0x1c>
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	f100 0114 	add.w	r1, r0, #20
 800c3dc:	f100 0210 	add.w	r2, r0, #16
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	4553      	cmp	r3, sl
 800c3e4:	db37      	blt.n	800c456 <__lshift+0xbe>
 800c3e6:	6920      	ldr	r0, [r4, #16]
 800c3e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3ec:	f104 0314 	add.w	r3, r4, #20
 800c3f0:	f019 091f 	ands.w	r9, r9, #31
 800c3f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3f8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c3fc:	d02f      	beq.n	800c45e <__lshift+0xc6>
 800c3fe:	f1c9 0e20 	rsb	lr, r9, #32
 800c402:	468a      	mov	sl, r1
 800c404:	f04f 0c00 	mov.w	ip, #0
 800c408:	681a      	ldr	r2, [r3, #0]
 800c40a:	fa02 f209 	lsl.w	r2, r2, r9
 800c40e:	ea42 020c 	orr.w	r2, r2, ip
 800c412:	f84a 2b04 	str.w	r2, [sl], #4
 800c416:	f853 2b04 	ldr.w	r2, [r3], #4
 800c41a:	4298      	cmp	r0, r3
 800c41c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c420:	d8f2      	bhi.n	800c408 <__lshift+0x70>
 800c422:	1b03      	subs	r3, r0, r4
 800c424:	3b15      	subs	r3, #21
 800c426:	f023 0303 	bic.w	r3, r3, #3
 800c42a:	3304      	adds	r3, #4
 800c42c:	f104 0215 	add.w	r2, r4, #21
 800c430:	4290      	cmp	r0, r2
 800c432:	bf38      	it	cc
 800c434:	2304      	movcc	r3, #4
 800c436:	f841 c003 	str.w	ip, [r1, r3]
 800c43a:	f1bc 0f00 	cmp.w	ip, #0
 800c43e:	d001      	beq.n	800c444 <__lshift+0xac>
 800c440:	f108 0602 	add.w	r6, r8, #2
 800c444:	3e01      	subs	r6, #1
 800c446:	4638      	mov	r0, r7
 800c448:	612e      	str	r6, [r5, #16]
 800c44a:	4621      	mov	r1, r4
 800c44c:	f7ff fdbb 	bl	800bfc6 <_Bfree>
 800c450:	4628      	mov	r0, r5
 800c452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c456:	f842 0f04 	str.w	r0, [r2, #4]!
 800c45a:	3301      	adds	r3, #1
 800c45c:	e7c1      	b.n	800c3e2 <__lshift+0x4a>
 800c45e:	3904      	subs	r1, #4
 800c460:	f853 2b04 	ldr.w	r2, [r3], #4
 800c464:	f841 2f04 	str.w	r2, [r1, #4]!
 800c468:	4298      	cmp	r0, r3
 800c46a:	d8f9      	bhi.n	800c460 <__lshift+0xc8>
 800c46c:	e7ea      	b.n	800c444 <__lshift+0xac>
 800c46e:	bf00      	nop
 800c470:	08010082 	.word	0x08010082
 800c474:	080100f8 	.word	0x080100f8

0800c478 <__mcmp>:
 800c478:	b530      	push	{r4, r5, lr}
 800c47a:	6902      	ldr	r2, [r0, #16]
 800c47c:	690c      	ldr	r4, [r1, #16]
 800c47e:	1b12      	subs	r2, r2, r4
 800c480:	d10e      	bne.n	800c4a0 <__mcmp+0x28>
 800c482:	f100 0314 	add.w	r3, r0, #20
 800c486:	3114      	adds	r1, #20
 800c488:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c48c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c490:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c494:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c498:	42a5      	cmp	r5, r4
 800c49a:	d003      	beq.n	800c4a4 <__mcmp+0x2c>
 800c49c:	d305      	bcc.n	800c4aa <__mcmp+0x32>
 800c49e:	2201      	movs	r2, #1
 800c4a0:	4610      	mov	r0, r2
 800c4a2:	bd30      	pop	{r4, r5, pc}
 800c4a4:	4283      	cmp	r3, r0
 800c4a6:	d3f3      	bcc.n	800c490 <__mcmp+0x18>
 800c4a8:	e7fa      	b.n	800c4a0 <__mcmp+0x28>
 800c4aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c4ae:	e7f7      	b.n	800c4a0 <__mcmp+0x28>

0800c4b0 <__mdiff>:
 800c4b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4b4:	460c      	mov	r4, r1
 800c4b6:	4606      	mov	r6, r0
 800c4b8:	4611      	mov	r1, r2
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	4690      	mov	r8, r2
 800c4be:	f7ff ffdb 	bl	800c478 <__mcmp>
 800c4c2:	1e05      	subs	r5, r0, #0
 800c4c4:	d110      	bne.n	800c4e8 <__mdiff+0x38>
 800c4c6:	4629      	mov	r1, r5
 800c4c8:	4630      	mov	r0, r6
 800c4ca:	f7ff fd57 	bl	800bf7c <_Balloc>
 800c4ce:	b930      	cbnz	r0, 800c4de <__mdiff+0x2e>
 800c4d0:	4b3a      	ldr	r3, [pc, #232]	; (800c5bc <__mdiff+0x10c>)
 800c4d2:	4602      	mov	r2, r0
 800c4d4:	f240 2132 	movw	r1, #562	; 0x232
 800c4d8:	4839      	ldr	r0, [pc, #228]	; (800c5c0 <__mdiff+0x110>)
 800c4da:	f001 fd71 	bl	800dfc0 <__assert_func>
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c4e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e8:	bfa4      	itt	ge
 800c4ea:	4643      	movge	r3, r8
 800c4ec:	46a0      	movge	r8, r4
 800c4ee:	4630      	mov	r0, r6
 800c4f0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c4f4:	bfa6      	itte	ge
 800c4f6:	461c      	movge	r4, r3
 800c4f8:	2500      	movge	r5, #0
 800c4fa:	2501      	movlt	r5, #1
 800c4fc:	f7ff fd3e 	bl	800bf7c <_Balloc>
 800c500:	b920      	cbnz	r0, 800c50c <__mdiff+0x5c>
 800c502:	4b2e      	ldr	r3, [pc, #184]	; (800c5bc <__mdiff+0x10c>)
 800c504:	4602      	mov	r2, r0
 800c506:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c50a:	e7e5      	b.n	800c4d8 <__mdiff+0x28>
 800c50c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c510:	6926      	ldr	r6, [r4, #16]
 800c512:	60c5      	str	r5, [r0, #12]
 800c514:	f104 0914 	add.w	r9, r4, #20
 800c518:	f108 0514 	add.w	r5, r8, #20
 800c51c:	f100 0e14 	add.w	lr, r0, #20
 800c520:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c524:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c528:	f108 0210 	add.w	r2, r8, #16
 800c52c:	46f2      	mov	sl, lr
 800c52e:	2100      	movs	r1, #0
 800c530:	f859 3b04 	ldr.w	r3, [r9], #4
 800c534:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c538:	fa1f f883 	uxth.w	r8, r3
 800c53c:	fa11 f18b 	uxtah	r1, r1, fp
 800c540:	0c1b      	lsrs	r3, r3, #16
 800c542:	eba1 0808 	sub.w	r8, r1, r8
 800c546:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c54a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c54e:	fa1f f888 	uxth.w	r8, r8
 800c552:	1419      	asrs	r1, r3, #16
 800c554:	454e      	cmp	r6, r9
 800c556:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c55a:	f84a 3b04 	str.w	r3, [sl], #4
 800c55e:	d8e7      	bhi.n	800c530 <__mdiff+0x80>
 800c560:	1b33      	subs	r3, r6, r4
 800c562:	3b15      	subs	r3, #21
 800c564:	f023 0303 	bic.w	r3, r3, #3
 800c568:	3304      	adds	r3, #4
 800c56a:	3415      	adds	r4, #21
 800c56c:	42a6      	cmp	r6, r4
 800c56e:	bf38      	it	cc
 800c570:	2304      	movcc	r3, #4
 800c572:	441d      	add	r5, r3
 800c574:	4473      	add	r3, lr
 800c576:	469e      	mov	lr, r3
 800c578:	462e      	mov	r6, r5
 800c57a:	4566      	cmp	r6, ip
 800c57c:	d30e      	bcc.n	800c59c <__mdiff+0xec>
 800c57e:	f10c 0203 	add.w	r2, ip, #3
 800c582:	1b52      	subs	r2, r2, r5
 800c584:	f022 0203 	bic.w	r2, r2, #3
 800c588:	3d03      	subs	r5, #3
 800c58a:	45ac      	cmp	ip, r5
 800c58c:	bf38      	it	cc
 800c58e:	2200      	movcc	r2, #0
 800c590:	441a      	add	r2, r3
 800c592:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c596:	b17b      	cbz	r3, 800c5b8 <__mdiff+0x108>
 800c598:	6107      	str	r7, [r0, #16]
 800c59a:	e7a3      	b.n	800c4e4 <__mdiff+0x34>
 800c59c:	f856 8b04 	ldr.w	r8, [r6], #4
 800c5a0:	fa11 f288 	uxtah	r2, r1, r8
 800c5a4:	1414      	asrs	r4, r2, #16
 800c5a6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c5aa:	b292      	uxth	r2, r2
 800c5ac:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c5b0:	f84e 2b04 	str.w	r2, [lr], #4
 800c5b4:	1421      	asrs	r1, r4, #16
 800c5b6:	e7e0      	b.n	800c57a <__mdiff+0xca>
 800c5b8:	3f01      	subs	r7, #1
 800c5ba:	e7ea      	b.n	800c592 <__mdiff+0xe2>
 800c5bc:	08010082 	.word	0x08010082
 800c5c0:	080100f8 	.word	0x080100f8

0800c5c4 <__ulp>:
 800c5c4:	b082      	sub	sp, #8
 800c5c6:	ed8d 0b00 	vstr	d0, [sp]
 800c5ca:	9b01      	ldr	r3, [sp, #4]
 800c5cc:	4912      	ldr	r1, [pc, #72]	; (800c618 <__ulp+0x54>)
 800c5ce:	4019      	ands	r1, r3
 800c5d0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c5d4:	2900      	cmp	r1, #0
 800c5d6:	dd05      	ble.n	800c5e4 <__ulp+0x20>
 800c5d8:	2200      	movs	r2, #0
 800c5da:	460b      	mov	r3, r1
 800c5dc:	ec43 2b10 	vmov	d0, r2, r3
 800c5e0:	b002      	add	sp, #8
 800c5e2:	4770      	bx	lr
 800c5e4:	4249      	negs	r1, r1
 800c5e6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c5ea:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c5ee:	f04f 0200 	mov.w	r2, #0
 800c5f2:	f04f 0300 	mov.w	r3, #0
 800c5f6:	da04      	bge.n	800c602 <__ulp+0x3e>
 800c5f8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c5fc:	fa41 f300 	asr.w	r3, r1, r0
 800c600:	e7ec      	b.n	800c5dc <__ulp+0x18>
 800c602:	f1a0 0114 	sub.w	r1, r0, #20
 800c606:	291e      	cmp	r1, #30
 800c608:	bfda      	itte	le
 800c60a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c60e:	fa20 f101 	lsrle.w	r1, r0, r1
 800c612:	2101      	movgt	r1, #1
 800c614:	460a      	mov	r2, r1
 800c616:	e7e1      	b.n	800c5dc <__ulp+0x18>
 800c618:	7ff00000 	.word	0x7ff00000

0800c61c <__b2d>:
 800c61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c61e:	6905      	ldr	r5, [r0, #16]
 800c620:	f100 0714 	add.w	r7, r0, #20
 800c624:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c628:	1f2e      	subs	r6, r5, #4
 800c62a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c62e:	4620      	mov	r0, r4
 800c630:	f7ff fd62 	bl	800c0f8 <__hi0bits>
 800c634:	f1c0 0320 	rsb	r3, r0, #32
 800c638:	280a      	cmp	r0, #10
 800c63a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c6b8 <__b2d+0x9c>
 800c63e:	600b      	str	r3, [r1, #0]
 800c640:	dc14      	bgt.n	800c66c <__b2d+0x50>
 800c642:	f1c0 0e0b 	rsb	lr, r0, #11
 800c646:	fa24 f10e 	lsr.w	r1, r4, lr
 800c64a:	42b7      	cmp	r7, r6
 800c64c:	ea41 030c 	orr.w	r3, r1, ip
 800c650:	bf34      	ite	cc
 800c652:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c656:	2100      	movcs	r1, #0
 800c658:	3015      	adds	r0, #21
 800c65a:	fa04 f000 	lsl.w	r0, r4, r0
 800c65e:	fa21 f10e 	lsr.w	r1, r1, lr
 800c662:	ea40 0201 	orr.w	r2, r0, r1
 800c666:	ec43 2b10 	vmov	d0, r2, r3
 800c66a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c66c:	42b7      	cmp	r7, r6
 800c66e:	bf3a      	itte	cc
 800c670:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c674:	f1a5 0608 	subcc.w	r6, r5, #8
 800c678:	2100      	movcs	r1, #0
 800c67a:	380b      	subs	r0, #11
 800c67c:	d017      	beq.n	800c6ae <__b2d+0x92>
 800c67e:	f1c0 0c20 	rsb	ip, r0, #32
 800c682:	fa04 f500 	lsl.w	r5, r4, r0
 800c686:	42be      	cmp	r6, r7
 800c688:	fa21 f40c 	lsr.w	r4, r1, ip
 800c68c:	ea45 0504 	orr.w	r5, r5, r4
 800c690:	bf8c      	ite	hi
 800c692:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c696:	2400      	movls	r4, #0
 800c698:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c69c:	fa01 f000 	lsl.w	r0, r1, r0
 800c6a0:	fa24 f40c 	lsr.w	r4, r4, ip
 800c6a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c6a8:	ea40 0204 	orr.w	r2, r0, r4
 800c6ac:	e7db      	b.n	800c666 <__b2d+0x4a>
 800c6ae:	ea44 030c 	orr.w	r3, r4, ip
 800c6b2:	460a      	mov	r2, r1
 800c6b4:	e7d7      	b.n	800c666 <__b2d+0x4a>
 800c6b6:	bf00      	nop
 800c6b8:	3ff00000 	.word	0x3ff00000

0800c6bc <__d2b>:
 800c6bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6c0:	4689      	mov	r9, r1
 800c6c2:	2101      	movs	r1, #1
 800c6c4:	ec57 6b10 	vmov	r6, r7, d0
 800c6c8:	4690      	mov	r8, r2
 800c6ca:	f7ff fc57 	bl	800bf7c <_Balloc>
 800c6ce:	4604      	mov	r4, r0
 800c6d0:	b930      	cbnz	r0, 800c6e0 <__d2b+0x24>
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	4b25      	ldr	r3, [pc, #148]	; (800c76c <__d2b+0xb0>)
 800c6d6:	4826      	ldr	r0, [pc, #152]	; (800c770 <__d2b+0xb4>)
 800c6d8:	f240 310a 	movw	r1, #778	; 0x30a
 800c6dc:	f001 fc70 	bl	800dfc0 <__assert_func>
 800c6e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c6e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c6e8:	bb35      	cbnz	r5, 800c738 <__d2b+0x7c>
 800c6ea:	2e00      	cmp	r6, #0
 800c6ec:	9301      	str	r3, [sp, #4]
 800c6ee:	d028      	beq.n	800c742 <__d2b+0x86>
 800c6f0:	4668      	mov	r0, sp
 800c6f2:	9600      	str	r6, [sp, #0]
 800c6f4:	f7ff fd20 	bl	800c138 <__lo0bits>
 800c6f8:	9900      	ldr	r1, [sp, #0]
 800c6fa:	b300      	cbz	r0, 800c73e <__d2b+0x82>
 800c6fc:	9a01      	ldr	r2, [sp, #4]
 800c6fe:	f1c0 0320 	rsb	r3, r0, #32
 800c702:	fa02 f303 	lsl.w	r3, r2, r3
 800c706:	430b      	orrs	r3, r1
 800c708:	40c2      	lsrs	r2, r0
 800c70a:	6163      	str	r3, [r4, #20]
 800c70c:	9201      	str	r2, [sp, #4]
 800c70e:	9b01      	ldr	r3, [sp, #4]
 800c710:	61a3      	str	r3, [r4, #24]
 800c712:	2b00      	cmp	r3, #0
 800c714:	bf14      	ite	ne
 800c716:	2202      	movne	r2, #2
 800c718:	2201      	moveq	r2, #1
 800c71a:	6122      	str	r2, [r4, #16]
 800c71c:	b1d5      	cbz	r5, 800c754 <__d2b+0x98>
 800c71e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c722:	4405      	add	r5, r0
 800c724:	f8c9 5000 	str.w	r5, [r9]
 800c728:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c72c:	f8c8 0000 	str.w	r0, [r8]
 800c730:	4620      	mov	r0, r4
 800c732:	b003      	add	sp, #12
 800c734:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c738:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c73c:	e7d5      	b.n	800c6ea <__d2b+0x2e>
 800c73e:	6161      	str	r1, [r4, #20]
 800c740:	e7e5      	b.n	800c70e <__d2b+0x52>
 800c742:	a801      	add	r0, sp, #4
 800c744:	f7ff fcf8 	bl	800c138 <__lo0bits>
 800c748:	9b01      	ldr	r3, [sp, #4]
 800c74a:	6163      	str	r3, [r4, #20]
 800c74c:	2201      	movs	r2, #1
 800c74e:	6122      	str	r2, [r4, #16]
 800c750:	3020      	adds	r0, #32
 800c752:	e7e3      	b.n	800c71c <__d2b+0x60>
 800c754:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c758:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c75c:	f8c9 0000 	str.w	r0, [r9]
 800c760:	6918      	ldr	r0, [r3, #16]
 800c762:	f7ff fcc9 	bl	800c0f8 <__hi0bits>
 800c766:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c76a:	e7df      	b.n	800c72c <__d2b+0x70>
 800c76c:	08010082 	.word	0x08010082
 800c770:	080100f8 	.word	0x080100f8

0800c774 <__ratio>:
 800c774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c778:	4688      	mov	r8, r1
 800c77a:	4669      	mov	r1, sp
 800c77c:	4681      	mov	r9, r0
 800c77e:	f7ff ff4d 	bl	800c61c <__b2d>
 800c782:	a901      	add	r1, sp, #4
 800c784:	4640      	mov	r0, r8
 800c786:	ec55 4b10 	vmov	r4, r5, d0
 800c78a:	f7ff ff47 	bl	800c61c <__b2d>
 800c78e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c792:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c796:	eba3 0c02 	sub.w	ip, r3, r2
 800c79a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c79e:	1a9b      	subs	r3, r3, r2
 800c7a0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c7a4:	ec51 0b10 	vmov	r0, r1, d0
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	bfd6      	itet	le
 800c7ac:	460a      	movle	r2, r1
 800c7ae:	462a      	movgt	r2, r5
 800c7b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c7b4:	468b      	mov	fp, r1
 800c7b6:	462f      	mov	r7, r5
 800c7b8:	bfd4      	ite	le
 800c7ba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c7be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c7c2:	4620      	mov	r0, r4
 800c7c4:	ee10 2a10 	vmov	r2, s0
 800c7c8:	465b      	mov	r3, fp
 800c7ca:	4639      	mov	r1, r7
 800c7cc:	f7f4 f846 	bl	800085c <__aeabi_ddiv>
 800c7d0:	ec41 0b10 	vmov	d0, r0, r1
 800c7d4:	b003      	add	sp, #12
 800c7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c7da <__copybits>:
 800c7da:	3901      	subs	r1, #1
 800c7dc:	b570      	push	{r4, r5, r6, lr}
 800c7de:	1149      	asrs	r1, r1, #5
 800c7e0:	6914      	ldr	r4, [r2, #16]
 800c7e2:	3101      	adds	r1, #1
 800c7e4:	f102 0314 	add.w	r3, r2, #20
 800c7e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c7ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c7f0:	1f05      	subs	r5, r0, #4
 800c7f2:	42a3      	cmp	r3, r4
 800c7f4:	d30c      	bcc.n	800c810 <__copybits+0x36>
 800c7f6:	1aa3      	subs	r3, r4, r2
 800c7f8:	3b11      	subs	r3, #17
 800c7fa:	f023 0303 	bic.w	r3, r3, #3
 800c7fe:	3211      	adds	r2, #17
 800c800:	42a2      	cmp	r2, r4
 800c802:	bf88      	it	hi
 800c804:	2300      	movhi	r3, #0
 800c806:	4418      	add	r0, r3
 800c808:	2300      	movs	r3, #0
 800c80a:	4288      	cmp	r0, r1
 800c80c:	d305      	bcc.n	800c81a <__copybits+0x40>
 800c80e:	bd70      	pop	{r4, r5, r6, pc}
 800c810:	f853 6b04 	ldr.w	r6, [r3], #4
 800c814:	f845 6f04 	str.w	r6, [r5, #4]!
 800c818:	e7eb      	b.n	800c7f2 <__copybits+0x18>
 800c81a:	f840 3b04 	str.w	r3, [r0], #4
 800c81e:	e7f4      	b.n	800c80a <__copybits+0x30>

0800c820 <__any_on>:
 800c820:	f100 0214 	add.w	r2, r0, #20
 800c824:	6900      	ldr	r0, [r0, #16]
 800c826:	114b      	asrs	r3, r1, #5
 800c828:	4298      	cmp	r0, r3
 800c82a:	b510      	push	{r4, lr}
 800c82c:	db11      	blt.n	800c852 <__any_on+0x32>
 800c82e:	dd0a      	ble.n	800c846 <__any_on+0x26>
 800c830:	f011 011f 	ands.w	r1, r1, #31
 800c834:	d007      	beq.n	800c846 <__any_on+0x26>
 800c836:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c83a:	fa24 f001 	lsr.w	r0, r4, r1
 800c83e:	fa00 f101 	lsl.w	r1, r0, r1
 800c842:	428c      	cmp	r4, r1
 800c844:	d10b      	bne.n	800c85e <__any_on+0x3e>
 800c846:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c84a:	4293      	cmp	r3, r2
 800c84c:	d803      	bhi.n	800c856 <__any_on+0x36>
 800c84e:	2000      	movs	r0, #0
 800c850:	bd10      	pop	{r4, pc}
 800c852:	4603      	mov	r3, r0
 800c854:	e7f7      	b.n	800c846 <__any_on+0x26>
 800c856:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c85a:	2900      	cmp	r1, #0
 800c85c:	d0f5      	beq.n	800c84a <__any_on+0x2a>
 800c85e:	2001      	movs	r0, #1
 800c860:	e7f6      	b.n	800c850 <__any_on+0x30>
	...

0800c864 <_read_r>:
 800c864:	b538      	push	{r3, r4, r5, lr}
 800c866:	4d07      	ldr	r5, [pc, #28]	; (800c884 <_read_r+0x20>)
 800c868:	4604      	mov	r4, r0
 800c86a:	4608      	mov	r0, r1
 800c86c:	4611      	mov	r1, r2
 800c86e:	2200      	movs	r2, #0
 800c870:	602a      	str	r2, [r5, #0]
 800c872:	461a      	mov	r2, r3
 800c874:	f7f7 f856 	bl	8003924 <_read>
 800c878:	1c43      	adds	r3, r0, #1
 800c87a:	d102      	bne.n	800c882 <_read_r+0x1e>
 800c87c:	682b      	ldr	r3, [r5, #0]
 800c87e:	b103      	cbz	r3, 800c882 <_read_r+0x1e>
 800c880:	6023      	str	r3, [r4, #0]
 800c882:	bd38      	pop	{r3, r4, r5, pc}
 800c884:	200011a0 	.word	0x200011a0

0800c888 <realloc>:
 800c888:	4b02      	ldr	r3, [pc, #8]	; (800c894 <realloc+0xc>)
 800c88a:	460a      	mov	r2, r1
 800c88c:	4601      	mov	r1, r0
 800c88e:	6818      	ldr	r0, [r3, #0]
 800c890:	f000 b802 	b.w	800c898 <_realloc_r>
 800c894:	20000010 	.word	0x20000010

0800c898 <_realloc_r>:
 800c898:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c89c:	4681      	mov	r9, r0
 800c89e:	460c      	mov	r4, r1
 800c8a0:	b929      	cbnz	r1, 800c8ae <_realloc_r+0x16>
 800c8a2:	4611      	mov	r1, r2
 800c8a4:	b003      	add	sp, #12
 800c8a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8aa:	f7fb bc17 	b.w	80080dc <_malloc_r>
 800c8ae:	9201      	str	r2, [sp, #4]
 800c8b0:	f7fb fe58 	bl	8008564 <__malloc_lock>
 800c8b4:	9a01      	ldr	r2, [sp, #4]
 800c8b6:	f102 080b 	add.w	r8, r2, #11
 800c8ba:	f1b8 0f16 	cmp.w	r8, #22
 800c8be:	d90b      	bls.n	800c8d8 <_realloc_r+0x40>
 800c8c0:	f038 0807 	bics.w	r8, r8, #7
 800c8c4:	d50a      	bpl.n	800c8dc <_realloc_r+0x44>
 800c8c6:	230c      	movs	r3, #12
 800c8c8:	f8c9 3000 	str.w	r3, [r9]
 800c8cc:	f04f 0b00 	mov.w	fp, #0
 800c8d0:	4658      	mov	r0, fp
 800c8d2:	b003      	add	sp, #12
 800c8d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8d8:	f04f 0810 	mov.w	r8, #16
 800c8dc:	4590      	cmp	r8, r2
 800c8de:	d3f2      	bcc.n	800c8c6 <_realloc_r+0x2e>
 800c8e0:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c8e4:	f025 0603 	bic.w	r6, r5, #3
 800c8e8:	45b0      	cmp	r8, r6
 800c8ea:	f1a4 0a08 	sub.w	sl, r4, #8
 800c8ee:	f340 816e 	ble.w	800cbce <_realloc_r+0x336>
 800c8f2:	499b      	ldr	r1, [pc, #620]	; (800cb60 <_realloc_r+0x2c8>)
 800c8f4:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800c8f8:	eb0a 0306 	add.w	r3, sl, r6
 800c8fc:	459c      	cmp	ip, r3
 800c8fe:	6859      	ldr	r1, [r3, #4]
 800c900:	d005      	beq.n	800c90e <_realloc_r+0x76>
 800c902:	f021 0001 	bic.w	r0, r1, #1
 800c906:	4418      	add	r0, r3
 800c908:	6840      	ldr	r0, [r0, #4]
 800c90a:	07c7      	lsls	r7, r0, #31
 800c90c:	d427      	bmi.n	800c95e <_realloc_r+0xc6>
 800c90e:	f021 0103 	bic.w	r1, r1, #3
 800c912:	459c      	cmp	ip, r3
 800c914:	eb06 0701 	add.w	r7, r6, r1
 800c918:	d119      	bne.n	800c94e <_realloc_r+0xb6>
 800c91a:	f108 0010 	add.w	r0, r8, #16
 800c91e:	42b8      	cmp	r0, r7
 800c920:	dc1f      	bgt.n	800c962 <_realloc_r+0xca>
 800c922:	eb0a 0308 	add.w	r3, sl, r8
 800c926:	4a8e      	ldr	r2, [pc, #568]	; (800cb60 <_realloc_r+0x2c8>)
 800c928:	eba7 0708 	sub.w	r7, r7, r8
 800c92c:	f047 0701 	orr.w	r7, r7, #1
 800c930:	6093      	str	r3, [r2, #8]
 800c932:	605f      	str	r7, [r3, #4]
 800c934:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c938:	f003 0301 	and.w	r3, r3, #1
 800c93c:	ea43 0308 	orr.w	r3, r3, r8
 800c940:	f844 3c04 	str.w	r3, [r4, #-4]
 800c944:	4648      	mov	r0, r9
 800c946:	f7fb fe13 	bl	8008570 <__malloc_unlock>
 800c94a:	46a3      	mov	fp, r4
 800c94c:	e7c0      	b.n	800c8d0 <_realloc_r+0x38>
 800c94e:	45b8      	cmp	r8, r7
 800c950:	dc07      	bgt.n	800c962 <_realloc_r+0xca>
 800c952:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c956:	60da      	str	r2, [r3, #12]
 800c958:	6093      	str	r3, [r2, #8]
 800c95a:	4655      	mov	r5, sl
 800c95c:	e07f      	b.n	800ca5e <_realloc_r+0x1c6>
 800c95e:	2100      	movs	r1, #0
 800c960:	460b      	mov	r3, r1
 800c962:	07e8      	lsls	r0, r5, #31
 800c964:	f100 80e5 	bmi.w	800cb32 <_realloc_r+0x29a>
 800c968:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c96c:	ebaa 0505 	sub.w	r5, sl, r5
 800c970:	6868      	ldr	r0, [r5, #4]
 800c972:	f020 0003 	bic.w	r0, r0, #3
 800c976:	eb00 0b06 	add.w	fp, r0, r6
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	f000 80a5 	beq.w	800caca <_realloc_r+0x232>
 800c980:	459c      	cmp	ip, r3
 800c982:	eb01 070b 	add.w	r7, r1, fp
 800c986:	d14a      	bne.n	800ca1e <_realloc_r+0x186>
 800c988:	f108 0310 	add.w	r3, r8, #16
 800c98c:	42bb      	cmp	r3, r7
 800c98e:	f300 809c 	bgt.w	800caca <_realloc_r+0x232>
 800c992:	46ab      	mov	fp, r5
 800c994:	68eb      	ldr	r3, [r5, #12]
 800c996:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800c99a:	60d3      	str	r3, [r2, #12]
 800c99c:	609a      	str	r2, [r3, #8]
 800c99e:	1f32      	subs	r2, r6, #4
 800c9a0:	2a24      	cmp	r2, #36	; 0x24
 800c9a2:	d837      	bhi.n	800ca14 <_realloc_r+0x17c>
 800c9a4:	2a13      	cmp	r2, #19
 800c9a6:	d933      	bls.n	800ca10 <_realloc_r+0x178>
 800c9a8:	6823      	ldr	r3, [r4, #0]
 800c9aa:	60ab      	str	r3, [r5, #8]
 800c9ac:	6863      	ldr	r3, [r4, #4]
 800c9ae:	60eb      	str	r3, [r5, #12]
 800c9b0:	2a1b      	cmp	r2, #27
 800c9b2:	d81b      	bhi.n	800c9ec <_realloc_r+0x154>
 800c9b4:	3408      	adds	r4, #8
 800c9b6:	f105 0310 	add.w	r3, r5, #16
 800c9ba:	6822      	ldr	r2, [r4, #0]
 800c9bc:	601a      	str	r2, [r3, #0]
 800c9be:	6862      	ldr	r2, [r4, #4]
 800c9c0:	605a      	str	r2, [r3, #4]
 800c9c2:	68a2      	ldr	r2, [r4, #8]
 800c9c4:	609a      	str	r2, [r3, #8]
 800c9c6:	eb05 0308 	add.w	r3, r5, r8
 800c9ca:	4a65      	ldr	r2, [pc, #404]	; (800cb60 <_realloc_r+0x2c8>)
 800c9cc:	eba7 0708 	sub.w	r7, r7, r8
 800c9d0:	f047 0701 	orr.w	r7, r7, #1
 800c9d4:	6093      	str	r3, [r2, #8]
 800c9d6:	605f      	str	r7, [r3, #4]
 800c9d8:	686b      	ldr	r3, [r5, #4]
 800c9da:	f003 0301 	and.w	r3, r3, #1
 800c9de:	ea43 0308 	orr.w	r3, r3, r8
 800c9e2:	606b      	str	r3, [r5, #4]
 800c9e4:	4648      	mov	r0, r9
 800c9e6:	f7fb fdc3 	bl	8008570 <__malloc_unlock>
 800c9ea:	e771      	b.n	800c8d0 <_realloc_r+0x38>
 800c9ec:	68a3      	ldr	r3, [r4, #8]
 800c9ee:	612b      	str	r3, [r5, #16]
 800c9f0:	68e3      	ldr	r3, [r4, #12]
 800c9f2:	616b      	str	r3, [r5, #20]
 800c9f4:	2a24      	cmp	r2, #36	; 0x24
 800c9f6:	bf01      	itttt	eq
 800c9f8:	6923      	ldreq	r3, [r4, #16]
 800c9fa:	61ab      	streq	r3, [r5, #24]
 800c9fc:	6962      	ldreq	r2, [r4, #20]
 800c9fe:	61ea      	streq	r2, [r5, #28]
 800ca00:	bf19      	ittee	ne
 800ca02:	3410      	addne	r4, #16
 800ca04:	f105 0318 	addne.w	r3, r5, #24
 800ca08:	f105 0320 	addeq.w	r3, r5, #32
 800ca0c:	3418      	addeq	r4, #24
 800ca0e:	e7d4      	b.n	800c9ba <_realloc_r+0x122>
 800ca10:	465b      	mov	r3, fp
 800ca12:	e7d2      	b.n	800c9ba <_realloc_r+0x122>
 800ca14:	4621      	mov	r1, r4
 800ca16:	4658      	mov	r0, fp
 800ca18:	f001 ffe8 	bl	800e9ec <memmove>
 800ca1c:	e7d3      	b.n	800c9c6 <_realloc_r+0x12e>
 800ca1e:	45b8      	cmp	r8, r7
 800ca20:	dc53      	bgt.n	800caca <_realloc_r+0x232>
 800ca22:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800ca26:	4628      	mov	r0, r5
 800ca28:	60da      	str	r2, [r3, #12]
 800ca2a:	6093      	str	r3, [r2, #8]
 800ca2c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ca30:	68eb      	ldr	r3, [r5, #12]
 800ca32:	60d3      	str	r3, [r2, #12]
 800ca34:	609a      	str	r2, [r3, #8]
 800ca36:	1f32      	subs	r2, r6, #4
 800ca38:	2a24      	cmp	r2, #36	; 0x24
 800ca3a:	d842      	bhi.n	800cac2 <_realloc_r+0x22a>
 800ca3c:	2a13      	cmp	r2, #19
 800ca3e:	d908      	bls.n	800ca52 <_realloc_r+0x1ba>
 800ca40:	6823      	ldr	r3, [r4, #0]
 800ca42:	60ab      	str	r3, [r5, #8]
 800ca44:	6863      	ldr	r3, [r4, #4]
 800ca46:	60eb      	str	r3, [r5, #12]
 800ca48:	2a1b      	cmp	r2, #27
 800ca4a:	d828      	bhi.n	800ca9e <_realloc_r+0x206>
 800ca4c:	3408      	adds	r4, #8
 800ca4e:	f105 0010 	add.w	r0, r5, #16
 800ca52:	6823      	ldr	r3, [r4, #0]
 800ca54:	6003      	str	r3, [r0, #0]
 800ca56:	6863      	ldr	r3, [r4, #4]
 800ca58:	6043      	str	r3, [r0, #4]
 800ca5a:	68a3      	ldr	r3, [r4, #8]
 800ca5c:	6083      	str	r3, [r0, #8]
 800ca5e:	686b      	ldr	r3, [r5, #4]
 800ca60:	eba7 0008 	sub.w	r0, r7, r8
 800ca64:	280f      	cmp	r0, #15
 800ca66:	f003 0301 	and.w	r3, r3, #1
 800ca6a:	eb05 0207 	add.w	r2, r5, r7
 800ca6e:	f240 80b0 	bls.w	800cbd2 <_realloc_r+0x33a>
 800ca72:	eb05 0108 	add.w	r1, r5, r8
 800ca76:	ea48 0303 	orr.w	r3, r8, r3
 800ca7a:	f040 0001 	orr.w	r0, r0, #1
 800ca7e:	606b      	str	r3, [r5, #4]
 800ca80:	6048      	str	r0, [r1, #4]
 800ca82:	6853      	ldr	r3, [r2, #4]
 800ca84:	f043 0301 	orr.w	r3, r3, #1
 800ca88:	6053      	str	r3, [r2, #4]
 800ca8a:	3108      	adds	r1, #8
 800ca8c:	4648      	mov	r0, r9
 800ca8e:	f7ff f94d 	bl	800bd2c <_free_r>
 800ca92:	4648      	mov	r0, r9
 800ca94:	f7fb fd6c 	bl	8008570 <__malloc_unlock>
 800ca98:	f105 0b08 	add.w	fp, r5, #8
 800ca9c:	e718      	b.n	800c8d0 <_realloc_r+0x38>
 800ca9e:	68a3      	ldr	r3, [r4, #8]
 800caa0:	612b      	str	r3, [r5, #16]
 800caa2:	68e3      	ldr	r3, [r4, #12]
 800caa4:	616b      	str	r3, [r5, #20]
 800caa6:	2a24      	cmp	r2, #36	; 0x24
 800caa8:	bf01      	itttt	eq
 800caaa:	6923      	ldreq	r3, [r4, #16]
 800caac:	61ab      	streq	r3, [r5, #24]
 800caae:	6963      	ldreq	r3, [r4, #20]
 800cab0:	61eb      	streq	r3, [r5, #28]
 800cab2:	bf19      	ittee	ne
 800cab4:	3410      	addne	r4, #16
 800cab6:	f105 0018 	addne.w	r0, r5, #24
 800caba:	f105 0020 	addeq.w	r0, r5, #32
 800cabe:	3418      	addeq	r4, #24
 800cac0:	e7c7      	b.n	800ca52 <_realloc_r+0x1ba>
 800cac2:	4621      	mov	r1, r4
 800cac4:	f001 ff92 	bl	800e9ec <memmove>
 800cac8:	e7c9      	b.n	800ca5e <_realloc_r+0x1c6>
 800caca:	45d8      	cmp	r8, fp
 800cacc:	dc31      	bgt.n	800cb32 <_realloc_r+0x29a>
 800cace:	4628      	mov	r0, r5
 800cad0:	68eb      	ldr	r3, [r5, #12]
 800cad2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800cad6:	60d3      	str	r3, [r2, #12]
 800cad8:	609a      	str	r2, [r3, #8]
 800cada:	1f32      	subs	r2, r6, #4
 800cadc:	2a24      	cmp	r2, #36	; 0x24
 800cade:	d824      	bhi.n	800cb2a <_realloc_r+0x292>
 800cae0:	2a13      	cmp	r2, #19
 800cae2:	d908      	bls.n	800caf6 <_realloc_r+0x25e>
 800cae4:	6823      	ldr	r3, [r4, #0]
 800cae6:	60ab      	str	r3, [r5, #8]
 800cae8:	6863      	ldr	r3, [r4, #4]
 800caea:	60eb      	str	r3, [r5, #12]
 800caec:	2a1b      	cmp	r2, #27
 800caee:	d80a      	bhi.n	800cb06 <_realloc_r+0x26e>
 800caf0:	3408      	adds	r4, #8
 800caf2:	f105 0010 	add.w	r0, r5, #16
 800caf6:	6823      	ldr	r3, [r4, #0]
 800caf8:	6003      	str	r3, [r0, #0]
 800cafa:	6863      	ldr	r3, [r4, #4]
 800cafc:	6043      	str	r3, [r0, #4]
 800cafe:	68a3      	ldr	r3, [r4, #8]
 800cb00:	6083      	str	r3, [r0, #8]
 800cb02:	465f      	mov	r7, fp
 800cb04:	e7ab      	b.n	800ca5e <_realloc_r+0x1c6>
 800cb06:	68a3      	ldr	r3, [r4, #8]
 800cb08:	612b      	str	r3, [r5, #16]
 800cb0a:	68e3      	ldr	r3, [r4, #12]
 800cb0c:	616b      	str	r3, [r5, #20]
 800cb0e:	2a24      	cmp	r2, #36	; 0x24
 800cb10:	bf01      	itttt	eq
 800cb12:	6923      	ldreq	r3, [r4, #16]
 800cb14:	61ab      	streq	r3, [r5, #24]
 800cb16:	6963      	ldreq	r3, [r4, #20]
 800cb18:	61eb      	streq	r3, [r5, #28]
 800cb1a:	bf19      	ittee	ne
 800cb1c:	3410      	addne	r4, #16
 800cb1e:	f105 0018 	addne.w	r0, r5, #24
 800cb22:	f105 0020 	addeq.w	r0, r5, #32
 800cb26:	3418      	addeq	r4, #24
 800cb28:	e7e5      	b.n	800caf6 <_realloc_r+0x25e>
 800cb2a:	4621      	mov	r1, r4
 800cb2c:	f001 ff5e 	bl	800e9ec <memmove>
 800cb30:	e7e7      	b.n	800cb02 <_realloc_r+0x26a>
 800cb32:	4611      	mov	r1, r2
 800cb34:	4648      	mov	r0, r9
 800cb36:	f7fb fad1 	bl	80080dc <_malloc_r>
 800cb3a:	4683      	mov	fp, r0
 800cb3c:	2800      	cmp	r0, #0
 800cb3e:	f43f af51 	beq.w	800c9e4 <_realloc_r+0x14c>
 800cb42:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cb46:	f023 0301 	bic.w	r3, r3, #1
 800cb4a:	4453      	add	r3, sl
 800cb4c:	f1a0 0208 	sub.w	r2, r0, #8
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d107      	bne.n	800cb64 <_realloc_r+0x2cc>
 800cb54:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800cb58:	f027 0703 	bic.w	r7, r7, #3
 800cb5c:	4437      	add	r7, r6
 800cb5e:	e6fc      	b.n	800c95a <_realloc_r+0xc2>
 800cb60:	20000440 	.word	0x20000440
 800cb64:	1f32      	subs	r2, r6, #4
 800cb66:	2a24      	cmp	r2, #36	; 0x24
 800cb68:	d82d      	bhi.n	800cbc6 <_realloc_r+0x32e>
 800cb6a:	2a13      	cmp	r2, #19
 800cb6c:	d928      	bls.n	800cbc0 <_realloc_r+0x328>
 800cb6e:	6823      	ldr	r3, [r4, #0]
 800cb70:	6003      	str	r3, [r0, #0]
 800cb72:	6863      	ldr	r3, [r4, #4]
 800cb74:	6043      	str	r3, [r0, #4]
 800cb76:	2a1b      	cmp	r2, #27
 800cb78:	d80e      	bhi.n	800cb98 <_realloc_r+0x300>
 800cb7a:	f104 0208 	add.w	r2, r4, #8
 800cb7e:	f100 0308 	add.w	r3, r0, #8
 800cb82:	6811      	ldr	r1, [r2, #0]
 800cb84:	6019      	str	r1, [r3, #0]
 800cb86:	6851      	ldr	r1, [r2, #4]
 800cb88:	6059      	str	r1, [r3, #4]
 800cb8a:	6892      	ldr	r2, [r2, #8]
 800cb8c:	609a      	str	r2, [r3, #8]
 800cb8e:	4621      	mov	r1, r4
 800cb90:	4648      	mov	r0, r9
 800cb92:	f7ff f8cb 	bl	800bd2c <_free_r>
 800cb96:	e725      	b.n	800c9e4 <_realloc_r+0x14c>
 800cb98:	68a3      	ldr	r3, [r4, #8]
 800cb9a:	6083      	str	r3, [r0, #8]
 800cb9c:	68e3      	ldr	r3, [r4, #12]
 800cb9e:	60c3      	str	r3, [r0, #12]
 800cba0:	2a24      	cmp	r2, #36	; 0x24
 800cba2:	bf01      	itttt	eq
 800cba4:	6923      	ldreq	r3, [r4, #16]
 800cba6:	6103      	streq	r3, [r0, #16]
 800cba8:	6961      	ldreq	r1, [r4, #20]
 800cbaa:	6141      	streq	r1, [r0, #20]
 800cbac:	bf19      	ittee	ne
 800cbae:	f104 0210 	addne.w	r2, r4, #16
 800cbb2:	f100 0310 	addne.w	r3, r0, #16
 800cbb6:	f104 0218 	addeq.w	r2, r4, #24
 800cbba:	f100 0318 	addeq.w	r3, r0, #24
 800cbbe:	e7e0      	b.n	800cb82 <_realloc_r+0x2ea>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	4622      	mov	r2, r4
 800cbc4:	e7dd      	b.n	800cb82 <_realloc_r+0x2ea>
 800cbc6:	4621      	mov	r1, r4
 800cbc8:	f001 ff10 	bl	800e9ec <memmove>
 800cbcc:	e7df      	b.n	800cb8e <_realloc_r+0x2f6>
 800cbce:	4637      	mov	r7, r6
 800cbd0:	e6c3      	b.n	800c95a <_realloc_r+0xc2>
 800cbd2:	431f      	orrs	r7, r3
 800cbd4:	606f      	str	r7, [r5, #4]
 800cbd6:	6853      	ldr	r3, [r2, #4]
 800cbd8:	f043 0301 	orr.w	r3, r3, #1
 800cbdc:	6053      	str	r3, [r2, #4]
 800cbde:	e758      	b.n	800ca92 <_realloc_r+0x1fa>

0800cbe0 <frexp>:
 800cbe0:	b570      	push	{r4, r5, r6, lr}
 800cbe2:	2100      	movs	r1, #0
 800cbe4:	ec55 4b10 	vmov	r4, r5, d0
 800cbe8:	6001      	str	r1, [r0, #0]
 800cbea:	4916      	ldr	r1, [pc, #88]	; (800cc44 <frexp+0x64>)
 800cbec:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800cbf0:	428a      	cmp	r2, r1
 800cbf2:	4606      	mov	r6, r0
 800cbf4:	462b      	mov	r3, r5
 800cbf6:	dc22      	bgt.n	800cc3e <frexp+0x5e>
 800cbf8:	ee10 1a10 	vmov	r1, s0
 800cbfc:	4311      	orrs	r1, r2
 800cbfe:	d01e      	beq.n	800cc3e <frexp+0x5e>
 800cc00:	4911      	ldr	r1, [pc, #68]	; (800cc48 <frexp+0x68>)
 800cc02:	4029      	ands	r1, r5
 800cc04:	b969      	cbnz	r1, 800cc22 <frexp+0x42>
 800cc06:	4b11      	ldr	r3, [pc, #68]	; (800cc4c <frexp+0x6c>)
 800cc08:	2200      	movs	r2, #0
 800cc0a:	ee10 0a10 	vmov	r0, s0
 800cc0e:	4629      	mov	r1, r5
 800cc10:	f7f3 fcfa 	bl	8000608 <__aeabi_dmul>
 800cc14:	460b      	mov	r3, r1
 800cc16:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800cc1a:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800cc1e:	4604      	mov	r4, r0
 800cc20:	6031      	str	r1, [r6, #0]
 800cc22:	6831      	ldr	r1, [r6, #0]
 800cc24:	1512      	asrs	r2, r2, #20
 800cc26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc2a:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 800cc2e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc32:	440a      	add	r2, r1
 800cc34:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800cc38:	6032      	str	r2, [r6, #0]
 800cc3a:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800cc3e:	ec45 4b10 	vmov	d0, r4, r5
 800cc42:	bd70      	pop	{r4, r5, r6, pc}
 800cc44:	7fefffff 	.word	0x7fefffff
 800cc48:	7ff00000 	.word	0x7ff00000
 800cc4c:	43500000 	.word	0x43500000

0800cc50 <__sccl>:
 800cc50:	b570      	push	{r4, r5, r6, lr}
 800cc52:	780b      	ldrb	r3, [r1, #0]
 800cc54:	4604      	mov	r4, r0
 800cc56:	2b5e      	cmp	r3, #94	; 0x5e
 800cc58:	bf0b      	itete	eq
 800cc5a:	784b      	ldrbeq	r3, [r1, #1]
 800cc5c:	1c48      	addne	r0, r1, #1
 800cc5e:	1c88      	addeq	r0, r1, #2
 800cc60:	2200      	movne	r2, #0
 800cc62:	bf08      	it	eq
 800cc64:	2201      	moveq	r2, #1
 800cc66:	1e61      	subs	r1, r4, #1
 800cc68:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800cc6c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800cc70:	42a9      	cmp	r1, r5
 800cc72:	d1fb      	bne.n	800cc6c <__sccl+0x1c>
 800cc74:	b90b      	cbnz	r3, 800cc7a <__sccl+0x2a>
 800cc76:	3801      	subs	r0, #1
 800cc78:	bd70      	pop	{r4, r5, r6, pc}
 800cc7a:	f082 0201 	eor.w	r2, r2, #1
 800cc7e:	54e2      	strb	r2, [r4, r3]
 800cc80:	4605      	mov	r5, r0
 800cc82:	4628      	mov	r0, r5
 800cc84:	f810 1b01 	ldrb.w	r1, [r0], #1
 800cc88:	292d      	cmp	r1, #45	; 0x2d
 800cc8a:	d006      	beq.n	800cc9a <__sccl+0x4a>
 800cc8c:	295d      	cmp	r1, #93	; 0x5d
 800cc8e:	d0f3      	beq.n	800cc78 <__sccl+0x28>
 800cc90:	b909      	cbnz	r1, 800cc96 <__sccl+0x46>
 800cc92:	4628      	mov	r0, r5
 800cc94:	e7f0      	b.n	800cc78 <__sccl+0x28>
 800cc96:	460b      	mov	r3, r1
 800cc98:	e7f1      	b.n	800cc7e <__sccl+0x2e>
 800cc9a:	786e      	ldrb	r6, [r5, #1]
 800cc9c:	2e5d      	cmp	r6, #93	; 0x5d
 800cc9e:	d0fa      	beq.n	800cc96 <__sccl+0x46>
 800cca0:	42b3      	cmp	r3, r6
 800cca2:	dcf8      	bgt.n	800cc96 <__sccl+0x46>
 800cca4:	3502      	adds	r5, #2
 800cca6:	4619      	mov	r1, r3
 800cca8:	3101      	adds	r1, #1
 800ccaa:	428e      	cmp	r6, r1
 800ccac:	5462      	strb	r2, [r4, r1]
 800ccae:	dcfb      	bgt.n	800cca8 <__sccl+0x58>
 800ccb0:	1af1      	subs	r1, r6, r3
 800ccb2:	3901      	subs	r1, #1
 800ccb4:	1c58      	adds	r0, r3, #1
 800ccb6:	42b3      	cmp	r3, r6
 800ccb8:	bfa8      	it	ge
 800ccba:	2100      	movge	r1, #0
 800ccbc:	1843      	adds	r3, r0, r1
 800ccbe:	e7e0      	b.n	800cc82 <__sccl+0x32>

0800ccc0 <nanf>:
 800ccc0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ccc8 <nanf+0x8>
 800ccc4:	4770      	bx	lr
 800ccc6:	bf00      	nop
 800ccc8:	7fc00000 	.word	0x7fc00000

0800cccc <strncpy>:
 800cccc:	b510      	push	{r4, lr}
 800ccce:	3901      	subs	r1, #1
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	b132      	cbz	r2, 800cce2 <strncpy+0x16>
 800ccd4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ccd8:	f803 4b01 	strb.w	r4, [r3], #1
 800ccdc:	3a01      	subs	r2, #1
 800ccde:	2c00      	cmp	r4, #0
 800cce0:	d1f7      	bne.n	800ccd2 <strncpy+0x6>
 800cce2:	441a      	add	r2, r3
 800cce4:	2100      	movs	r1, #0
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d100      	bne.n	800ccec <strncpy+0x20>
 800ccea:	bd10      	pop	{r4, pc}
 800ccec:	f803 1b01 	strb.w	r1, [r3], #1
 800ccf0:	e7f9      	b.n	800cce6 <strncpy+0x1a>

0800ccf2 <sulp>:
 800ccf2:	b570      	push	{r4, r5, r6, lr}
 800ccf4:	4604      	mov	r4, r0
 800ccf6:	460d      	mov	r5, r1
 800ccf8:	ec45 4b10 	vmov	d0, r4, r5
 800ccfc:	4616      	mov	r6, r2
 800ccfe:	f7ff fc61 	bl	800c5c4 <__ulp>
 800cd02:	ec51 0b10 	vmov	r0, r1, d0
 800cd06:	b17e      	cbz	r6, 800cd28 <sulp+0x36>
 800cd08:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cd0c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	dd09      	ble.n	800cd28 <sulp+0x36>
 800cd14:	051b      	lsls	r3, r3, #20
 800cd16:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800cd1a:	2400      	movs	r4, #0
 800cd1c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800cd20:	4622      	mov	r2, r4
 800cd22:	462b      	mov	r3, r5
 800cd24:	f7f3 fc70 	bl	8000608 <__aeabi_dmul>
 800cd28:	bd70      	pop	{r4, r5, r6, pc}
 800cd2a:	0000      	movs	r0, r0
 800cd2c:	0000      	movs	r0, r0
	...

0800cd30 <_strtod_l>:
 800cd30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd34:	ed2d 8b02 	vpush	{d8}
 800cd38:	b09d      	sub	sp, #116	; 0x74
 800cd3a:	461f      	mov	r7, r3
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	9318      	str	r3, [sp, #96]	; 0x60
 800cd40:	4ba2      	ldr	r3, [pc, #648]	; (800cfcc <_strtod_l+0x29c>)
 800cd42:	9213      	str	r2, [sp, #76]	; 0x4c
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	9305      	str	r3, [sp, #20]
 800cd48:	4604      	mov	r4, r0
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	4688      	mov	r8, r1
 800cd4e:	f7f3 fa47 	bl	80001e0 <strlen>
 800cd52:	f04f 0a00 	mov.w	sl, #0
 800cd56:	4605      	mov	r5, r0
 800cd58:	f04f 0b00 	mov.w	fp, #0
 800cd5c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cd60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cd62:	781a      	ldrb	r2, [r3, #0]
 800cd64:	2a2b      	cmp	r2, #43	; 0x2b
 800cd66:	d04e      	beq.n	800ce06 <_strtod_l+0xd6>
 800cd68:	d83b      	bhi.n	800cde2 <_strtod_l+0xb2>
 800cd6a:	2a0d      	cmp	r2, #13
 800cd6c:	d834      	bhi.n	800cdd8 <_strtod_l+0xa8>
 800cd6e:	2a08      	cmp	r2, #8
 800cd70:	d834      	bhi.n	800cddc <_strtod_l+0xac>
 800cd72:	2a00      	cmp	r2, #0
 800cd74:	d03e      	beq.n	800cdf4 <_strtod_l+0xc4>
 800cd76:	2300      	movs	r3, #0
 800cd78:	930a      	str	r3, [sp, #40]	; 0x28
 800cd7a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800cd7c:	7833      	ldrb	r3, [r6, #0]
 800cd7e:	2b30      	cmp	r3, #48	; 0x30
 800cd80:	f040 80b0 	bne.w	800cee4 <_strtod_l+0x1b4>
 800cd84:	7873      	ldrb	r3, [r6, #1]
 800cd86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cd8a:	2b58      	cmp	r3, #88	; 0x58
 800cd8c:	d168      	bne.n	800ce60 <_strtod_l+0x130>
 800cd8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd90:	9301      	str	r3, [sp, #4]
 800cd92:	ab18      	add	r3, sp, #96	; 0x60
 800cd94:	9702      	str	r7, [sp, #8]
 800cd96:	9300      	str	r3, [sp, #0]
 800cd98:	4a8d      	ldr	r2, [pc, #564]	; (800cfd0 <_strtod_l+0x2a0>)
 800cd9a:	ab19      	add	r3, sp, #100	; 0x64
 800cd9c:	a917      	add	r1, sp, #92	; 0x5c
 800cd9e:	4620      	mov	r0, r4
 800cda0:	f001 fb1c 	bl	800e3dc <__gethex>
 800cda4:	f010 0707 	ands.w	r7, r0, #7
 800cda8:	4605      	mov	r5, r0
 800cdaa:	d005      	beq.n	800cdb8 <_strtod_l+0x88>
 800cdac:	2f06      	cmp	r7, #6
 800cdae:	d12c      	bne.n	800ce0a <_strtod_l+0xda>
 800cdb0:	3601      	adds	r6, #1
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	9617      	str	r6, [sp, #92]	; 0x5c
 800cdb6:	930a      	str	r3, [sp, #40]	; 0x28
 800cdb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	f040 8590 	bne.w	800d8e0 <_strtod_l+0xbb0>
 800cdc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdc2:	b1eb      	cbz	r3, 800ce00 <_strtod_l+0xd0>
 800cdc4:	4652      	mov	r2, sl
 800cdc6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cdca:	ec43 2b10 	vmov	d0, r2, r3
 800cdce:	b01d      	add	sp, #116	; 0x74
 800cdd0:	ecbd 8b02 	vpop	{d8}
 800cdd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdd8:	2a20      	cmp	r2, #32
 800cdda:	d1cc      	bne.n	800cd76 <_strtod_l+0x46>
 800cddc:	3301      	adds	r3, #1
 800cdde:	9317      	str	r3, [sp, #92]	; 0x5c
 800cde0:	e7be      	b.n	800cd60 <_strtod_l+0x30>
 800cde2:	2a2d      	cmp	r2, #45	; 0x2d
 800cde4:	d1c7      	bne.n	800cd76 <_strtod_l+0x46>
 800cde6:	2201      	movs	r2, #1
 800cde8:	920a      	str	r2, [sp, #40]	; 0x28
 800cdea:	1c5a      	adds	r2, r3, #1
 800cdec:	9217      	str	r2, [sp, #92]	; 0x5c
 800cdee:	785b      	ldrb	r3, [r3, #1]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d1c2      	bne.n	800cd7a <_strtod_l+0x4a>
 800cdf4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cdf6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	f040 856e 	bne.w	800d8dc <_strtod_l+0xbac>
 800ce00:	4652      	mov	r2, sl
 800ce02:	465b      	mov	r3, fp
 800ce04:	e7e1      	b.n	800cdca <_strtod_l+0x9a>
 800ce06:	2200      	movs	r2, #0
 800ce08:	e7ee      	b.n	800cde8 <_strtod_l+0xb8>
 800ce0a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ce0c:	b13a      	cbz	r2, 800ce1e <_strtod_l+0xee>
 800ce0e:	2135      	movs	r1, #53	; 0x35
 800ce10:	a81a      	add	r0, sp, #104	; 0x68
 800ce12:	f7ff fce2 	bl	800c7da <__copybits>
 800ce16:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ce18:	4620      	mov	r0, r4
 800ce1a:	f7ff f8d4 	bl	800bfc6 <_Bfree>
 800ce1e:	3f01      	subs	r7, #1
 800ce20:	2f04      	cmp	r7, #4
 800ce22:	d806      	bhi.n	800ce32 <_strtod_l+0x102>
 800ce24:	e8df f007 	tbb	[pc, r7]
 800ce28:	1714030a 	.word	0x1714030a
 800ce2c:	0a          	.byte	0x0a
 800ce2d:	00          	.byte	0x00
 800ce2e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800ce32:	0728      	lsls	r0, r5, #28
 800ce34:	d5c0      	bpl.n	800cdb8 <_strtod_l+0x88>
 800ce36:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ce3a:	e7bd      	b.n	800cdb8 <_strtod_l+0x88>
 800ce3c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800ce40:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ce42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ce46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ce4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ce4e:	e7f0      	b.n	800ce32 <_strtod_l+0x102>
 800ce50:	f8df b180 	ldr.w	fp, [pc, #384]	; 800cfd4 <_strtod_l+0x2a4>
 800ce54:	e7ed      	b.n	800ce32 <_strtod_l+0x102>
 800ce56:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ce5a:	f04f 3aff 	mov.w	sl, #4294967295
 800ce5e:	e7e8      	b.n	800ce32 <_strtod_l+0x102>
 800ce60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce62:	1c5a      	adds	r2, r3, #1
 800ce64:	9217      	str	r2, [sp, #92]	; 0x5c
 800ce66:	785b      	ldrb	r3, [r3, #1]
 800ce68:	2b30      	cmp	r3, #48	; 0x30
 800ce6a:	d0f9      	beq.n	800ce60 <_strtod_l+0x130>
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d0a3      	beq.n	800cdb8 <_strtod_l+0x88>
 800ce70:	2301      	movs	r3, #1
 800ce72:	f04f 0900 	mov.w	r9, #0
 800ce76:	9304      	str	r3, [sp, #16]
 800ce78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce7a:	9308      	str	r3, [sp, #32]
 800ce7c:	f8cd 901c 	str.w	r9, [sp, #28]
 800ce80:	464f      	mov	r7, r9
 800ce82:	220a      	movs	r2, #10
 800ce84:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ce86:	7806      	ldrb	r6, [r0, #0]
 800ce88:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ce8c:	b2d9      	uxtb	r1, r3
 800ce8e:	2909      	cmp	r1, #9
 800ce90:	d92a      	bls.n	800cee8 <_strtod_l+0x1b8>
 800ce92:	9905      	ldr	r1, [sp, #20]
 800ce94:	462a      	mov	r2, r5
 800ce96:	f7fb fc12 	bl	80086be <strncmp>
 800ce9a:	b398      	cbz	r0, 800cf04 <_strtod_l+0x1d4>
 800ce9c:	2000      	movs	r0, #0
 800ce9e:	4632      	mov	r2, r6
 800cea0:	463d      	mov	r5, r7
 800cea2:	9005      	str	r0, [sp, #20]
 800cea4:	4603      	mov	r3, r0
 800cea6:	2a65      	cmp	r2, #101	; 0x65
 800cea8:	d001      	beq.n	800ceae <_strtod_l+0x17e>
 800ceaa:	2a45      	cmp	r2, #69	; 0x45
 800ceac:	d118      	bne.n	800cee0 <_strtod_l+0x1b0>
 800ceae:	b91d      	cbnz	r5, 800ceb8 <_strtod_l+0x188>
 800ceb0:	9a04      	ldr	r2, [sp, #16]
 800ceb2:	4302      	orrs	r2, r0
 800ceb4:	d09e      	beq.n	800cdf4 <_strtod_l+0xc4>
 800ceb6:	2500      	movs	r5, #0
 800ceb8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800cebc:	f108 0201 	add.w	r2, r8, #1
 800cec0:	9217      	str	r2, [sp, #92]	; 0x5c
 800cec2:	f898 2001 	ldrb.w	r2, [r8, #1]
 800cec6:	2a2b      	cmp	r2, #43	; 0x2b
 800cec8:	d075      	beq.n	800cfb6 <_strtod_l+0x286>
 800ceca:	2a2d      	cmp	r2, #45	; 0x2d
 800cecc:	d07b      	beq.n	800cfc6 <_strtod_l+0x296>
 800cece:	f04f 0c00 	mov.w	ip, #0
 800ced2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ced6:	2909      	cmp	r1, #9
 800ced8:	f240 8082 	bls.w	800cfe0 <_strtod_l+0x2b0>
 800cedc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cee0:	2600      	movs	r6, #0
 800cee2:	e09d      	b.n	800d020 <_strtod_l+0x2f0>
 800cee4:	2300      	movs	r3, #0
 800cee6:	e7c4      	b.n	800ce72 <_strtod_l+0x142>
 800cee8:	2f08      	cmp	r7, #8
 800ceea:	bfd8      	it	le
 800ceec:	9907      	ldrle	r1, [sp, #28]
 800ceee:	f100 0001 	add.w	r0, r0, #1
 800cef2:	bfda      	itte	le
 800cef4:	fb02 3301 	mlale	r3, r2, r1, r3
 800cef8:	9307      	strle	r3, [sp, #28]
 800cefa:	fb02 3909 	mlagt	r9, r2, r9, r3
 800cefe:	3701      	adds	r7, #1
 800cf00:	9017      	str	r0, [sp, #92]	; 0x5c
 800cf02:	e7bf      	b.n	800ce84 <_strtod_l+0x154>
 800cf04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cf06:	195a      	adds	r2, r3, r5
 800cf08:	9217      	str	r2, [sp, #92]	; 0x5c
 800cf0a:	5d5a      	ldrb	r2, [r3, r5]
 800cf0c:	2f00      	cmp	r7, #0
 800cf0e:	d037      	beq.n	800cf80 <_strtod_l+0x250>
 800cf10:	9005      	str	r0, [sp, #20]
 800cf12:	463d      	mov	r5, r7
 800cf14:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800cf18:	2b09      	cmp	r3, #9
 800cf1a:	d912      	bls.n	800cf42 <_strtod_l+0x212>
 800cf1c:	2301      	movs	r3, #1
 800cf1e:	e7c2      	b.n	800cea6 <_strtod_l+0x176>
 800cf20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cf22:	1c5a      	adds	r2, r3, #1
 800cf24:	9217      	str	r2, [sp, #92]	; 0x5c
 800cf26:	785a      	ldrb	r2, [r3, #1]
 800cf28:	3001      	adds	r0, #1
 800cf2a:	2a30      	cmp	r2, #48	; 0x30
 800cf2c:	d0f8      	beq.n	800cf20 <_strtod_l+0x1f0>
 800cf2e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800cf32:	2b08      	cmp	r3, #8
 800cf34:	f200 84d9 	bhi.w	800d8ea <_strtod_l+0xbba>
 800cf38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cf3a:	9005      	str	r0, [sp, #20]
 800cf3c:	2000      	movs	r0, #0
 800cf3e:	9308      	str	r3, [sp, #32]
 800cf40:	4605      	mov	r5, r0
 800cf42:	3a30      	subs	r2, #48	; 0x30
 800cf44:	f100 0301 	add.w	r3, r0, #1
 800cf48:	d014      	beq.n	800cf74 <_strtod_l+0x244>
 800cf4a:	9905      	ldr	r1, [sp, #20]
 800cf4c:	4419      	add	r1, r3
 800cf4e:	9105      	str	r1, [sp, #20]
 800cf50:	462b      	mov	r3, r5
 800cf52:	eb00 0e05 	add.w	lr, r0, r5
 800cf56:	210a      	movs	r1, #10
 800cf58:	4573      	cmp	r3, lr
 800cf5a:	d113      	bne.n	800cf84 <_strtod_l+0x254>
 800cf5c:	182b      	adds	r3, r5, r0
 800cf5e:	2b08      	cmp	r3, #8
 800cf60:	f105 0501 	add.w	r5, r5, #1
 800cf64:	4405      	add	r5, r0
 800cf66:	dc1c      	bgt.n	800cfa2 <_strtod_l+0x272>
 800cf68:	9907      	ldr	r1, [sp, #28]
 800cf6a:	230a      	movs	r3, #10
 800cf6c:	fb03 2301 	mla	r3, r3, r1, r2
 800cf70:	9307      	str	r3, [sp, #28]
 800cf72:	2300      	movs	r3, #0
 800cf74:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cf76:	1c51      	adds	r1, r2, #1
 800cf78:	9117      	str	r1, [sp, #92]	; 0x5c
 800cf7a:	7852      	ldrb	r2, [r2, #1]
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	e7c9      	b.n	800cf14 <_strtod_l+0x1e4>
 800cf80:	4638      	mov	r0, r7
 800cf82:	e7d2      	b.n	800cf2a <_strtod_l+0x1fa>
 800cf84:	2b08      	cmp	r3, #8
 800cf86:	dc04      	bgt.n	800cf92 <_strtod_l+0x262>
 800cf88:	9e07      	ldr	r6, [sp, #28]
 800cf8a:	434e      	muls	r6, r1
 800cf8c:	9607      	str	r6, [sp, #28]
 800cf8e:	3301      	adds	r3, #1
 800cf90:	e7e2      	b.n	800cf58 <_strtod_l+0x228>
 800cf92:	f103 0c01 	add.w	ip, r3, #1
 800cf96:	f1bc 0f10 	cmp.w	ip, #16
 800cf9a:	bfd8      	it	le
 800cf9c:	fb01 f909 	mulle.w	r9, r1, r9
 800cfa0:	e7f5      	b.n	800cf8e <_strtod_l+0x25e>
 800cfa2:	2d10      	cmp	r5, #16
 800cfa4:	bfdc      	itt	le
 800cfa6:	230a      	movle	r3, #10
 800cfa8:	fb03 2909 	mlale	r9, r3, r9, r2
 800cfac:	e7e1      	b.n	800cf72 <_strtod_l+0x242>
 800cfae:	2300      	movs	r3, #0
 800cfb0:	9305      	str	r3, [sp, #20]
 800cfb2:	2301      	movs	r3, #1
 800cfb4:	e77c      	b.n	800ceb0 <_strtod_l+0x180>
 800cfb6:	f04f 0c00 	mov.w	ip, #0
 800cfba:	f108 0202 	add.w	r2, r8, #2
 800cfbe:	9217      	str	r2, [sp, #92]	; 0x5c
 800cfc0:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cfc4:	e785      	b.n	800ced2 <_strtod_l+0x1a2>
 800cfc6:	f04f 0c01 	mov.w	ip, #1
 800cfca:	e7f6      	b.n	800cfba <_strtod_l+0x28a>
 800cfcc:	08010348 	.word	0x08010348
 800cfd0:	08010254 	.word	0x08010254
 800cfd4:	7ff00000 	.word	0x7ff00000
 800cfd8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cfda:	1c51      	adds	r1, r2, #1
 800cfdc:	9117      	str	r1, [sp, #92]	; 0x5c
 800cfde:	7852      	ldrb	r2, [r2, #1]
 800cfe0:	2a30      	cmp	r2, #48	; 0x30
 800cfe2:	d0f9      	beq.n	800cfd8 <_strtod_l+0x2a8>
 800cfe4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800cfe8:	2908      	cmp	r1, #8
 800cfea:	f63f af79 	bhi.w	800cee0 <_strtod_l+0x1b0>
 800cfee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800cff2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cff4:	9206      	str	r2, [sp, #24]
 800cff6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cff8:	1c51      	adds	r1, r2, #1
 800cffa:	9117      	str	r1, [sp, #92]	; 0x5c
 800cffc:	7852      	ldrb	r2, [r2, #1]
 800cffe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800d002:	2e09      	cmp	r6, #9
 800d004:	d937      	bls.n	800d076 <_strtod_l+0x346>
 800d006:	9e06      	ldr	r6, [sp, #24]
 800d008:	1b89      	subs	r1, r1, r6
 800d00a:	2908      	cmp	r1, #8
 800d00c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800d010:	dc02      	bgt.n	800d018 <_strtod_l+0x2e8>
 800d012:	4576      	cmp	r6, lr
 800d014:	bfa8      	it	ge
 800d016:	4676      	movge	r6, lr
 800d018:	f1bc 0f00 	cmp.w	ip, #0
 800d01c:	d000      	beq.n	800d020 <_strtod_l+0x2f0>
 800d01e:	4276      	negs	r6, r6
 800d020:	2d00      	cmp	r5, #0
 800d022:	d14d      	bne.n	800d0c0 <_strtod_l+0x390>
 800d024:	9904      	ldr	r1, [sp, #16]
 800d026:	4301      	orrs	r1, r0
 800d028:	f47f aec6 	bne.w	800cdb8 <_strtod_l+0x88>
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	f47f aee1 	bne.w	800cdf4 <_strtod_l+0xc4>
 800d032:	2a69      	cmp	r2, #105	; 0x69
 800d034:	d027      	beq.n	800d086 <_strtod_l+0x356>
 800d036:	dc24      	bgt.n	800d082 <_strtod_l+0x352>
 800d038:	2a49      	cmp	r2, #73	; 0x49
 800d03a:	d024      	beq.n	800d086 <_strtod_l+0x356>
 800d03c:	2a4e      	cmp	r2, #78	; 0x4e
 800d03e:	f47f aed9 	bne.w	800cdf4 <_strtod_l+0xc4>
 800d042:	499f      	ldr	r1, [pc, #636]	; (800d2c0 <_strtod_l+0x590>)
 800d044:	a817      	add	r0, sp, #92	; 0x5c
 800d046:	f001 fc21 	bl	800e88c <__match>
 800d04a:	2800      	cmp	r0, #0
 800d04c:	f43f aed2 	beq.w	800cdf4 <_strtod_l+0xc4>
 800d050:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d052:	781b      	ldrb	r3, [r3, #0]
 800d054:	2b28      	cmp	r3, #40	; 0x28
 800d056:	d12d      	bne.n	800d0b4 <_strtod_l+0x384>
 800d058:	499a      	ldr	r1, [pc, #616]	; (800d2c4 <_strtod_l+0x594>)
 800d05a:	aa1a      	add	r2, sp, #104	; 0x68
 800d05c:	a817      	add	r0, sp, #92	; 0x5c
 800d05e:	f001 fc29 	bl	800e8b4 <__hexnan>
 800d062:	2805      	cmp	r0, #5
 800d064:	d126      	bne.n	800d0b4 <_strtod_l+0x384>
 800d066:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d068:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800d06c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d070:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d074:	e6a0      	b.n	800cdb8 <_strtod_l+0x88>
 800d076:	210a      	movs	r1, #10
 800d078:	fb01 2e0e 	mla	lr, r1, lr, r2
 800d07c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d080:	e7b9      	b.n	800cff6 <_strtod_l+0x2c6>
 800d082:	2a6e      	cmp	r2, #110	; 0x6e
 800d084:	e7db      	b.n	800d03e <_strtod_l+0x30e>
 800d086:	4990      	ldr	r1, [pc, #576]	; (800d2c8 <_strtod_l+0x598>)
 800d088:	a817      	add	r0, sp, #92	; 0x5c
 800d08a:	f001 fbff 	bl	800e88c <__match>
 800d08e:	2800      	cmp	r0, #0
 800d090:	f43f aeb0 	beq.w	800cdf4 <_strtod_l+0xc4>
 800d094:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d096:	498d      	ldr	r1, [pc, #564]	; (800d2cc <_strtod_l+0x59c>)
 800d098:	3b01      	subs	r3, #1
 800d09a:	a817      	add	r0, sp, #92	; 0x5c
 800d09c:	9317      	str	r3, [sp, #92]	; 0x5c
 800d09e:	f001 fbf5 	bl	800e88c <__match>
 800d0a2:	b910      	cbnz	r0, 800d0aa <_strtod_l+0x37a>
 800d0a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d0a6:	3301      	adds	r3, #1
 800d0a8:	9317      	str	r3, [sp, #92]	; 0x5c
 800d0aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 800d2dc <_strtod_l+0x5ac>
 800d0ae:	f04f 0a00 	mov.w	sl, #0
 800d0b2:	e681      	b.n	800cdb8 <_strtod_l+0x88>
 800d0b4:	4886      	ldr	r0, [pc, #536]	; (800d2d0 <_strtod_l+0x5a0>)
 800d0b6:	f001 fcb3 	bl	800ea20 <nan>
 800d0ba:	ec5b ab10 	vmov	sl, fp, d0
 800d0be:	e67b      	b.n	800cdb8 <_strtod_l+0x88>
 800d0c0:	9b05      	ldr	r3, [sp, #20]
 800d0c2:	9807      	ldr	r0, [sp, #28]
 800d0c4:	1af3      	subs	r3, r6, r3
 800d0c6:	2f00      	cmp	r7, #0
 800d0c8:	bf08      	it	eq
 800d0ca:	462f      	moveq	r7, r5
 800d0cc:	2d10      	cmp	r5, #16
 800d0ce:	9306      	str	r3, [sp, #24]
 800d0d0:	46a8      	mov	r8, r5
 800d0d2:	bfa8      	it	ge
 800d0d4:	f04f 0810 	movge.w	r8, #16
 800d0d8:	f7f3 fa1c 	bl	8000514 <__aeabi_ui2d>
 800d0dc:	2d09      	cmp	r5, #9
 800d0de:	4682      	mov	sl, r0
 800d0e0:	468b      	mov	fp, r1
 800d0e2:	dd13      	ble.n	800d10c <_strtod_l+0x3dc>
 800d0e4:	4b7b      	ldr	r3, [pc, #492]	; (800d2d4 <_strtod_l+0x5a4>)
 800d0e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d0ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d0ee:	f7f3 fa8b 	bl	8000608 <__aeabi_dmul>
 800d0f2:	4682      	mov	sl, r0
 800d0f4:	4648      	mov	r0, r9
 800d0f6:	468b      	mov	fp, r1
 800d0f8:	f7f3 fa0c 	bl	8000514 <__aeabi_ui2d>
 800d0fc:	4602      	mov	r2, r0
 800d0fe:	460b      	mov	r3, r1
 800d100:	4650      	mov	r0, sl
 800d102:	4659      	mov	r1, fp
 800d104:	f7f3 f8ca 	bl	800029c <__adddf3>
 800d108:	4682      	mov	sl, r0
 800d10a:	468b      	mov	fp, r1
 800d10c:	2d0f      	cmp	r5, #15
 800d10e:	dc38      	bgt.n	800d182 <_strtod_l+0x452>
 800d110:	9b06      	ldr	r3, [sp, #24]
 800d112:	2b00      	cmp	r3, #0
 800d114:	f43f ae50 	beq.w	800cdb8 <_strtod_l+0x88>
 800d118:	dd24      	ble.n	800d164 <_strtod_l+0x434>
 800d11a:	2b16      	cmp	r3, #22
 800d11c:	dc0b      	bgt.n	800d136 <_strtod_l+0x406>
 800d11e:	496d      	ldr	r1, [pc, #436]	; (800d2d4 <_strtod_l+0x5a4>)
 800d120:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d124:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d128:	4652      	mov	r2, sl
 800d12a:	465b      	mov	r3, fp
 800d12c:	f7f3 fa6c 	bl	8000608 <__aeabi_dmul>
 800d130:	4682      	mov	sl, r0
 800d132:	468b      	mov	fp, r1
 800d134:	e640      	b.n	800cdb8 <_strtod_l+0x88>
 800d136:	9a06      	ldr	r2, [sp, #24]
 800d138:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800d13c:	4293      	cmp	r3, r2
 800d13e:	db20      	blt.n	800d182 <_strtod_l+0x452>
 800d140:	4c64      	ldr	r4, [pc, #400]	; (800d2d4 <_strtod_l+0x5a4>)
 800d142:	f1c5 050f 	rsb	r5, r5, #15
 800d146:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d14a:	4652      	mov	r2, sl
 800d14c:	465b      	mov	r3, fp
 800d14e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d152:	f7f3 fa59 	bl	8000608 <__aeabi_dmul>
 800d156:	9b06      	ldr	r3, [sp, #24]
 800d158:	1b5d      	subs	r5, r3, r5
 800d15a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d15e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d162:	e7e3      	b.n	800d12c <_strtod_l+0x3fc>
 800d164:	9b06      	ldr	r3, [sp, #24]
 800d166:	3316      	adds	r3, #22
 800d168:	db0b      	blt.n	800d182 <_strtod_l+0x452>
 800d16a:	9b05      	ldr	r3, [sp, #20]
 800d16c:	1b9e      	subs	r6, r3, r6
 800d16e:	4b59      	ldr	r3, [pc, #356]	; (800d2d4 <_strtod_l+0x5a4>)
 800d170:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800d174:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d178:	4650      	mov	r0, sl
 800d17a:	4659      	mov	r1, fp
 800d17c:	f7f3 fb6e 	bl	800085c <__aeabi_ddiv>
 800d180:	e7d6      	b.n	800d130 <_strtod_l+0x400>
 800d182:	9b06      	ldr	r3, [sp, #24]
 800d184:	eba5 0808 	sub.w	r8, r5, r8
 800d188:	4498      	add	r8, r3
 800d18a:	f1b8 0f00 	cmp.w	r8, #0
 800d18e:	dd74      	ble.n	800d27a <_strtod_l+0x54a>
 800d190:	f018 030f 	ands.w	r3, r8, #15
 800d194:	d00a      	beq.n	800d1ac <_strtod_l+0x47c>
 800d196:	494f      	ldr	r1, [pc, #316]	; (800d2d4 <_strtod_l+0x5a4>)
 800d198:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d19c:	4652      	mov	r2, sl
 800d19e:	465b      	mov	r3, fp
 800d1a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1a4:	f7f3 fa30 	bl	8000608 <__aeabi_dmul>
 800d1a8:	4682      	mov	sl, r0
 800d1aa:	468b      	mov	fp, r1
 800d1ac:	f038 080f 	bics.w	r8, r8, #15
 800d1b0:	d04f      	beq.n	800d252 <_strtod_l+0x522>
 800d1b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d1b6:	dd22      	ble.n	800d1fe <_strtod_l+0x4ce>
 800d1b8:	2500      	movs	r5, #0
 800d1ba:	462e      	mov	r6, r5
 800d1bc:	9507      	str	r5, [sp, #28]
 800d1be:	9505      	str	r5, [sp, #20]
 800d1c0:	2322      	movs	r3, #34	; 0x22
 800d1c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800d2dc <_strtod_l+0x5ac>
 800d1c6:	6023      	str	r3, [r4, #0]
 800d1c8:	f04f 0a00 	mov.w	sl, #0
 800d1cc:	9b07      	ldr	r3, [sp, #28]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	f43f adf2 	beq.w	800cdb8 <_strtod_l+0x88>
 800d1d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d1d6:	4620      	mov	r0, r4
 800d1d8:	f7fe fef5 	bl	800bfc6 <_Bfree>
 800d1dc:	9905      	ldr	r1, [sp, #20]
 800d1de:	4620      	mov	r0, r4
 800d1e0:	f7fe fef1 	bl	800bfc6 <_Bfree>
 800d1e4:	4631      	mov	r1, r6
 800d1e6:	4620      	mov	r0, r4
 800d1e8:	f7fe feed 	bl	800bfc6 <_Bfree>
 800d1ec:	9907      	ldr	r1, [sp, #28]
 800d1ee:	4620      	mov	r0, r4
 800d1f0:	f7fe fee9 	bl	800bfc6 <_Bfree>
 800d1f4:	4629      	mov	r1, r5
 800d1f6:	4620      	mov	r0, r4
 800d1f8:	f7fe fee5 	bl	800bfc6 <_Bfree>
 800d1fc:	e5dc      	b.n	800cdb8 <_strtod_l+0x88>
 800d1fe:	4b36      	ldr	r3, [pc, #216]	; (800d2d8 <_strtod_l+0x5a8>)
 800d200:	9304      	str	r3, [sp, #16]
 800d202:	2300      	movs	r3, #0
 800d204:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d208:	4650      	mov	r0, sl
 800d20a:	4659      	mov	r1, fp
 800d20c:	4699      	mov	r9, r3
 800d20e:	f1b8 0f01 	cmp.w	r8, #1
 800d212:	dc21      	bgt.n	800d258 <_strtod_l+0x528>
 800d214:	b10b      	cbz	r3, 800d21a <_strtod_l+0x4ea>
 800d216:	4682      	mov	sl, r0
 800d218:	468b      	mov	fp, r1
 800d21a:	4b2f      	ldr	r3, [pc, #188]	; (800d2d8 <_strtod_l+0x5a8>)
 800d21c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d220:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800d224:	4652      	mov	r2, sl
 800d226:	465b      	mov	r3, fp
 800d228:	e9d9 0100 	ldrd	r0, r1, [r9]
 800d22c:	f7f3 f9ec 	bl	8000608 <__aeabi_dmul>
 800d230:	4b2a      	ldr	r3, [pc, #168]	; (800d2dc <_strtod_l+0x5ac>)
 800d232:	460a      	mov	r2, r1
 800d234:	400b      	ands	r3, r1
 800d236:	492a      	ldr	r1, [pc, #168]	; (800d2e0 <_strtod_l+0x5b0>)
 800d238:	428b      	cmp	r3, r1
 800d23a:	4682      	mov	sl, r0
 800d23c:	d8bc      	bhi.n	800d1b8 <_strtod_l+0x488>
 800d23e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d242:	428b      	cmp	r3, r1
 800d244:	bf86      	itte	hi
 800d246:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800d2e4 <_strtod_l+0x5b4>
 800d24a:	f04f 3aff 	movhi.w	sl, #4294967295
 800d24e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d252:	2300      	movs	r3, #0
 800d254:	9304      	str	r3, [sp, #16]
 800d256:	e084      	b.n	800d362 <_strtod_l+0x632>
 800d258:	f018 0f01 	tst.w	r8, #1
 800d25c:	d005      	beq.n	800d26a <_strtod_l+0x53a>
 800d25e:	9b04      	ldr	r3, [sp, #16]
 800d260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d264:	f7f3 f9d0 	bl	8000608 <__aeabi_dmul>
 800d268:	2301      	movs	r3, #1
 800d26a:	9a04      	ldr	r2, [sp, #16]
 800d26c:	3208      	adds	r2, #8
 800d26e:	f109 0901 	add.w	r9, r9, #1
 800d272:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d276:	9204      	str	r2, [sp, #16]
 800d278:	e7c9      	b.n	800d20e <_strtod_l+0x4de>
 800d27a:	d0ea      	beq.n	800d252 <_strtod_l+0x522>
 800d27c:	f1c8 0800 	rsb	r8, r8, #0
 800d280:	f018 020f 	ands.w	r2, r8, #15
 800d284:	d00a      	beq.n	800d29c <_strtod_l+0x56c>
 800d286:	4b13      	ldr	r3, [pc, #76]	; (800d2d4 <_strtod_l+0x5a4>)
 800d288:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d28c:	4650      	mov	r0, sl
 800d28e:	4659      	mov	r1, fp
 800d290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d294:	f7f3 fae2 	bl	800085c <__aeabi_ddiv>
 800d298:	4682      	mov	sl, r0
 800d29a:	468b      	mov	fp, r1
 800d29c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d2a0:	d0d7      	beq.n	800d252 <_strtod_l+0x522>
 800d2a2:	f1b8 0f1f 	cmp.w	r8, #31
 800d2a6:	dd1f      	ble.n	800d2e8 <_strtod_l+0x5b8>
 800d2a8:	2500      	movs	r5, #0
 800d2aa:	462e      	mov	r6, r5
 800d2ac:	9507      	str	r5, [sp, #28]
 800d2ae:	9505      	str	r5, [sp, #20]
 800d2b0:	2322      	movs	r3, #34	; 0x22
 800d2b2:	f04f 0a00 	mov.w	sl, #0
 800d2b6:	f04f 0b00 	mov.w	fp, #0
 800d2ba:	6023      	str	r3, [r4, #0]
 800d2bc:	e786      	b.n	800d1cc <_strtod_l+0x49c>
 800d2be:	bf00      	nop
 800d2c0:	0800ff05 	.word	0x0800ff05
 800d2c4:	08010268 	.word	0x08010268
 800d2c8:	0800fefd 	.word	0x0800fefd
 800d2cc:	0801007c 	.word	0x0801007c
 800d2d0:	080102e3 	.word	0x080102e3
 800d2d4:	08010180 	.word	0x08010180
 800d2d8:	08010158 	.word	0x08010158
 800d2dc:	7ff00000 	.word	0x7ff00000
 800d2e0:	7ca00000 	.word	0x7ca00000
 800d2e4:	7fefffff 	.word	0x7fefffff
 800d2e8:	f018 0310 	ands.w	r3, r8, #16
 800d2ec:	bf18      	it	ne
 800d2ee:	236a      	movne	r3, #106	; 0x6a
 800d2f0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800d6a0 <_strtod_l+0x970>
 800d2f4:	9304      	str	r3, [sp, #16]
 800d2f6:	4650      	mov	r0, sl
 800d2f8:	4659      	mov	r1, fp
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	f018 0f01 	tst.w	r8, #1
 800d300:	d004      	beq.n	800d30c <_strtod_l+0x5dc>
 800d302:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d306:	f7f3 f97f 	bl	8000608 <__aeabi_dmul>
 800d30a:	2301      	movs	r3, #1
 800d30c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800d310:	f109 0908 	add.w	r9, r9, #8
 800d314:	d1f2      	bne.n	800d2fc <_strtod_l+0x5cc>
 800d316:	b10b      	cbz	r3, 800d31c <_strtod_l+0x5ec>
 800d318:	4682      	mov	sl, r0
 800d31a:	468b      	mov	fp, r1
 800d31c:	9b04      	ldr	r3, [sp, #16]
 800d31e:	b1c3      	cbz	r3, 800d352 <_strtod_l+0x622>
 800d320:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d324:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d328:	2b00      	cmp	r3, #0
 800d32a:	4659      	mov	r1, fp
 800d32c:	dd11      	ble.n	800d352 <_strtod_l+0x622>
 800d32e:	2b1f      	cmp	r3, #31
 800d330:	f340 8124 	ble.w	800d57c <_strtod_l+0x84c>
 800d334:	2b34      	cmp	r3, #52	; 0x34
 800d336:	bfde      	ittt	le
 800d338:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800d33c:	f04f 33ff 	movle.w	r3, #4294967295
 800d340:	fa03 f202 	lslle.w	r2, r3, r2
 800d344:	f04f 0a00 	mov.w	sl, #0
 800d348:	bfcc      	ite	gt
 800d34a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d34e:	ea02 0b01 	andle.w	fp, r2, r1
 800d352:	2200      	movs	r2, #0
 800d354:	2300      	movs	r3, #0
 800d356:	4650      	mov	r0, sl
 800d358:	4659      	mov	r1, fp
 800d35a:	f7f3 fbbd 	bl	8000ad8 <__aeabi_dcmpeq>
 800d35e:	2800      	cmp	r0, #0
 800d360:	d1a2      	bne.n	800d2a8 <_strtod_l+0x578>
 800d362:	9b07      	ldr	r3, [sp, #28]
 800d364:	9300      	str	r3, [sp, #0]
 800d366:	9908      	ldr	r1, [sp, #32]
 800d368:	462b      	mov	r3, r5
 800d36a:	463a      	mov	r2, r7
 800d36c:	4620      	mov	r0, r4
 800d36e:	f7fe fe79 	bl	800c064 <__s2b>
 800d372:	9007      	str	r0, [sp, #28]
 800d374:	2800      	cmp	r0, #0
 800d376:	f43f af1f 	beq.w	800d1b8 <_strtod_l+0x488>
 800d37a:	9b05      	ldr	r3, [sp, #20]
 800d37c:	1b9e      	subs	r6, r3, r6
 800d37e:	9b06      	ldr	r3, [sp, #24]
 800d380:	2b00      	cmp	r3, #0
 800d382:	bfb4      	ite	lt
 800d384:	4633      	movlt	r3, r6
 800d386:	2300      	movge	r3, #0
 800d388:	930c      	str	r3, [sp, #48]	; 0x30
 800d38a:	9b06      	ldr	r3, [sp, #24]
 800d38c:	2500      	movs	r5, #0
 800d38e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d392:	9312      	str	r3, [sp, #72]	; 0x48
 800d394:	462e      	mov	r6, r5
 800d396:	9b07      	ldr	r3, [sp, #28]
 800d398:	4620      	mov	r0, r4
 800d39a:	6859      	ldr	r1, [r3, #4]
 800d39c:	f7fe fdee 	bl	800bf7c <_Balloc>
 800d3a0:	9005      	str	r0, [sp, #20]
 800d3a2:	2800      	cmp	r0, #0
 800d3a4:	f43f af0c 	beq.w	800d1c0 <_strtod_l+0x490>
 800d3a8:	9b07      	ldr	r3, [sp, #28]
 800d3aa:	691a      	ldr	r2, [r3, #16]
 800d3ac:	3202      	adds	r2, #2
 800d3ae:	f103 010c 	add.w	r1, r3, #12
 800d3b2:	0092      	lsls	r2, r2, #2
 800d3b4:	300c      	adds	r0, #12
 800d3b6:	f7fe fdd3 	bl	800bf60 <memcpy>
 800d3ba:	ec4b ab10 	vmov	d0, sl, fp
 800d3be:	aa1a      	add	r2, sp, #104	; 0x68
 800d3c0:	a919      	add	r1, sp, #100	; 0x64
 800d3c2:	4620      	mov	r0, r4
 800d3c4:	f7ff f97a 	bl	800c6bc <__d2b>
 800d3c8:	ec4b ab18 	vmov	d8, sl, fp
 800d3cc:	9018      	str	r0, [sp, #96]	; 0x60
 800d3ce:	2800      	cmp	r0, #0
 800d3d0:	f43f aef6 	beq.w	800d1c0 <_strtod_l+0x490>
 800d3d4:	2101      	movs	r1, #1
 800d3d6:	4620      	mov	r0, r4
 800d3d8:	f7fe fede 	bl	800c198 <__i2b>
 800d3dc:	4606      	mov	r6, r0
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	f43f aeee 	beq.w	800d1c0 <_strtod_l+0x490>
 800d3e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d3e6:	9904      	ldr	r1, [sp, #16]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	bfab      	itete	ge
 800d3ec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800d3ee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800d3f0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800d3f2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800d3f6:	bfac      	ite	ge
 800d3f8:	eb03 0902 	addge.w	r9, r3, r2
 800d3fc:	1ad7      	sublt	r7, r2, r3
 800d3fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d400:	eba3 0801 	sub.w	r8, r3, r1
 800d404:	4490      	add	r8, r2
 800d406:	4ba1      	ldr	r3, [pc, #644]	; (800d68c <_strtod_l+0x95c>)
 800d408:	f108 38ff 	add.w	r8, r8, #4294967295
 800d40c:	4598      	cmp	r8, r3
 800d40e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d412:	f280 80c7 	bge.w	800d5a4 <_strtod_l+0x874>
 800d416:	eba3 0308 	sub.w	r3, r3, r8
 800d41a:	2b1f      	cmp	r3, #31
 800d41c:	eba2 0203 	sub.w	r2, r2, r3
 800d420:	f04f 0101 	mov.w	r1, #1
 800d424:	f300 80b1 	bgt.w	800d58a <_strtod_l+0x85a>
 800d428:	fa01 f303 	lsl.w	r3, r1, r3
 800d42c:	930d      	str	r3, [sp, #52]	; 0x34
 800d42e:	2300      	movs	r3, #0
 800d430:	9308      	str	r3, [sp, #32]
 800d432:	eb09 0802 	add.w	r8, r9, r2
 800d436:	9b04      	ldr	r3, [sp, #16]
 800d438:	45c1      	cmp	r9, r8
 800d43a:	4417      	add	r7, r2
 800d43c:	441f      	add	r7, r3
 800d43e:	464b      	mov	r3, r9
 800d440:	bfa8      	it	ge
 800d442:	4643      	movge	r3, r8
 800d444:	42bb      	cmp	r3, r7
 800d446:	bfa8      	it	ge
 800d448:	463b      	movge	r3, r7
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	bfc2      	ittt	gt
 800d44e:	eba8 0803 	subgt.w	r8, r8, r3
 800d452:	1aff      	subgt	r7, r7, r3
 800d454:	eba9 0903 	subgt.w	r9, r9, r3
 800d458:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	dd17      	ble.n	800d48e <_strtod_l+0x75e>
 800d45e:	4631      	mov	r1, r6
 800d460:	461a      	mov	r2, r3
 800d462:	4620      	mov	r0, r4
 800d464:	f7fe ff58 	bl	800c318 <__pow5mult>
 800d468:	4606      	mov	r6, r0
 800d46a:	2800      	cmp	r0, #0
 800d46c:	f43f aea8 	beq.w	800d1c0 <_strtod_l+0x490>
 800d470:	4601      	mov	r1, r0
 800d472:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d474:	4620      	mov	r0, r4
 800d476:	f7fe fea5 	bl	800c1c4 <__multiply>
 800d47a:	900b      	str	r0, [sp, #44]	; 0x2c
 800d47c:	2800      	cmp	r0, #0
 800d47e:	f43f ae9f 	beq.w	800d1c0 <_strtod_l+0x490>
 800d482:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d484:	4620      	mov	r0, r4
 800d486:	f7fe fd9e 	bl	800bfc6 <_Bfree>
 800d48a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d48c:	9318      	str	r3, [sp, #96]	; 0x60
 800d48e:	f1b8 0f00 	cmp.w	r8, #0
 800d492:	f300 808c 	bgt.w	800d5ae <_strtod_l+0x87e>
 800d496:	9b06      	ldr	r3, [sp, #24]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	dd08      	ble.n	800d4ae <_strtod_l+0x77e>
 800d49c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d49e:	9905      	ldr	r1, [sp, #20]
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	f7fe ff39 	bl	800c318 <__pow5mult>
 800d4a6:	9005      	str	r0, [sp, #20]
 800d4a8:	2800      	cmp	r0, #0
 800d4aa:	f43f ae89 	beq.w	800d1c0 <_strtod_l+0x490>
 800d4ae:	2f00      	cmp	r7, #0
 800d4b0:	dd08      	ble.n	800d4c4 <_strtod_l+0x794>
 800d4b2:	9905      	ldr	r1, [sp, #20]
 800d4b4:	463a      	mov	r2, r7
 800d4b6:	4620      	mov	r0, r4
 800d4b8:	f7fe ff6e 	bl	800c398 <__lshift>
 800d4bc:	9005      	str	r0, [sp, #20]
 800d4be:	2800      	cmp	r0, #0
 800d4c0:	f43f ae7e 	beq.w	800d1c0 <_strtod_l+0x490>
 800d4c4:	f1b9 0f00 	cmp.w	r9, #0
 800d4c8:	dd08      	ble.n	800d4dc <_strtod_l+0x7ac>
 800d4ca:	4631      	mov	r1, r6
 800d4cc:	464a      	mov	r2, r9
 800d4ce:	4620      	mov	r0, r4
 800d4d0:	f7fe ff62 	bl	800c398 <__lshift>
 800d4d4:	4606      	mov	r6, r0
 800d4d6:	2800      	cmp	r0, #0
 800d4d8:	f43f ae72 	beq.w	800d1c0 <_strtod_l+0x490>
 800d4dc:	9a05      	ldr	r2, [sp, #20]
 800d4de:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d4e0:	4620      	mov	r0, r4
 800d4e2:	f7fe ffe5 	bl	800c4b0 <__mdiff>
 800d4e6:	4605      	mov	r5, r0
 800d4e8:	2800      	cmp	r0, #0
 800d4ea:	f43f ae69 	beq.w	800d1c0 <_strtod_l+0x490>
 800d4ee:	68c3      	ldr	r3, [r0, #12]
 800d4f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	60c3      	str	r3, [r0, #12]
 800d4f6:	4631      	mov	r1, r6
 800d4f8:	f7fe ffbe 	bl	800c478 <__mcmp>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	da60      	bge.n	800d5c2 <_strtod_l+0x892>
 800d500:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d502:	ea53 030a 	orrs.w	r3, r3, sl
 800d506:	f040 8082 	bne.w	800d60e <_strtod_l+0x8de>
 800d50a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d17d      	bne.n	800d60e <_strtod_l+0x8de>
 800d512:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d516:	0d1b      	lsrs	r3, r3, #20
 800d518:	051b      	lsls	r3, r3, #20
 800d51a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d51e:	d976      	bls.n	800d60e <_strtod_l+0x8de>
 800d520:	696b      	ldr	r3, [r5, #20]
 800d522:	b913      	cbnz	r3, 800d52a <_strtod_l+0x7fa>
 800d524:	692b      	ldr	r3, [r5, #16]
 800d526:	2b01      	cmp	r3, #1
 800d528:	dd71      	ble.n	800d60e <_strtod_l+0x8de>
 800d52a:	4629      	mov	r1, r5
 800d52c:	2201      	movs	r2, #1
 800d52e:	4620      	mov	r0, r4
 800d530:	f7fe ff32 	bl	800c398 <__lshift>
 800d534:	4631      	mov	r1, r6
 800d536:	4605      	mov	r5, r0
 800d538:	f7fe ff9e 	bl	800c478 <__mcmp>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	dd66      	ble.n	800d60e <_strtod_l+0x8de>
 800d540:	9904      	ldr	r1, [sp, #16]
 800d542:	4a53      	ldr	r2, [pc, #332]	; (800d690 <_strtod_l+0x960>)
 800d544:	465b      	mov	r3, fp
 800d546:	2900      	cmp	r1, #0
 800d548:	f000 8081 	beq.w	800d64e <_strtod_l+0x91e>
 800d54c:	ea02 010b 	and.w	r1, r2, fp
 800d550:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d554:	dc7b      	bgt.n	800d64e <_strtod_l+0x91e>
 800d556:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d55a:	f77f aea9 	ble.w	800d2b0 <_strtod_l+0x580>
 800d55e:	4b4d      	ldr	r3, [pc, #308]	; (800d694 <_strtod_l+0x964>)
 800d560:	4650      	mov	r0, sl
 800d562:	4659      	mov	r1, fp
 800d564:	2200      	movs	r2, #0
 800d566:	f7f3 f84f 	bl	8000608 <__aeabi_dmul>
 800d56a:	460b      	mov	r3, r1
 800d56c:	4303      	orrs	r3, r0
 800d56e:	bf08      	it	eq
 800d570:	2322      	moveq	r3, #34	; 0x22
 800d572:	4682      	mov	sl, r0
 800d574:	468b      	mov	fp, r1
 800d576:	bf08      	it	eq
 800d578:	6023      	streq	r3, [r4, #0]
 800d57a:	e62b      	b.n	800d1d4 <_strtod_l+0x4a4>
 800d57c:	f04f 32ff 	mov.w	r2, #4294967295
 800d580:	fa02 f303 	lsl.w	r3, r2, r3
 800d584:	ea03 0a0a 	and.w	sl, r3, sl
 800d588:	e6e3      	b.n	800d352 <_strtod_l+0x622>
 800d58a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d58e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d592:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d596:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d59a:	fa01 f308 	lsl.w	r3, r1, r8
 800d59e:	9308      	str	r3, [sp, #32]
 800d5a0:	910d      	str	r1, [sp, #52]	; 0x34
 800d5a2:	e746      	b.n	800d432 <_strtod_l+0x702>
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	9308      	str	r3, [sp, #32]
 800d5a8:	2301      	movs	r3, #1
 800d5aa:	930d      	str	r3, [sp, #52]	; 0x34
 800d5ac:	e741      	b.n	800d432 <_strtod_l+0x702>
 800d5ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d5b0:	4642      	mov	r2, r8
 800d5b2:	4620      	mov	r0, r4
 800d5b4:	f7fe fef0 	bl	800c398 <__lshift>
 800d5b8:	9018      	str	r0, [sp, #96]	; 0x60
 800d5ba:	2800      	cmp	r0, #0
 800d5bc:	f47f af6b 	bne.w	800d496 <_strtod_l+0x766>
 800d5c0:	e5fe      	b.n	800d1c0 <_strtod_l+0x490>
 800d5c2:	465f      	mov	r7, fp
 800d5c4:	d16e      	bne.n	800d6a4 <_strtod_l+0x974>
 800d5c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d5c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5cc:	b342      	cbz	r2, 800d620 <_strtod_l+0x8f0>
 800d5ce:	4a32      	ldr	r2, [pc, #200]	; (800d698 <_strtod_l+0x968>)
 800d5d0:	4293      	cmp	r3, r2
 800d5d2:	d128      	bne.n	800d626 <_strtod_l+0x8f6>
 800d5d4:	9b04      	ldr	r3, [sp, #16]
 800d5d6:	4651      	mov	r1, sl
 800d5d8:	b1eb      	cbz	r3, 800d616 <_strtod_l+0x8e6>
 800d5da:	4b2d      	ldr	r3, [pc, #180]	; (800d690 <_strtod_l+0x960>)
 800d5dc:	403b      	ands	r3, r7
 800d5de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d5e2:	f04f 32ff 	mov.w	r2, #4294967295
 800d5e6:	d819      	bhi.n	800d61c <_strtod_l+0x8ec>
 800d5e8:	0d1b      	lsrs	r3, r3, #20
 800d5ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d5ee:	fa02 f303 	lsl.w	r3, r2, r3
 800d5f2:	4299      	cmp	r1, r3
 800d5f4:	d117      	bne.n	800d626 <_strtod_l+0x8f6>
 800d5f6:	4b29      	ldr	r3, [pc, #164]	; (800d69c <_strtod_l+0x96c>)
 800d5f8:	429f      	cmp	r7, r3
 800d5fa:	d102      	bne.n	800d602 <_strtod_l+0x8d2>
 800d5fc:	3101      	adds	r1, #1
 800d5fe:	f43f addf 	beq.w	800d1c0 <_strtod_l+0x490>
 800d602:	4b23      	ldr	r3, [pc, #140]	; (800d690 <_strtod_l+0x960>)
 800d604:	403b      	ands	r3, r7
 800d606:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d60a:	f04f 0a00 	mov.w	sl, #0
 800d60e:	9b04      	ldr	r3, [sp, #16]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d1a4      	bne.n	800d55e <_strtod_l+0x82e>
 800d614:	e5de      	b.n	800d1d4 <_strtod_l+0x4a4>
 800d616:	f04f 33ff 	mov.w	r3, #4294967295
 800d61a:	e7ea      	b.n	800d5f2 <_strtod_l+0x8c2>
 800d61c:	4613      	mov	r3, r2
 800d61e:	e7e8      	b.n	800d5f2 <_strtod_l+0x8c2>
 800d620:	ea53 030a 	orrs.w	r3, r3, sl
 800d624:	d08c      	beq.n	800d540 <_strtod_l+0x810>
 800d626:	9b08      	ldr	r3, [sp, #32]
 800d628:	b1db      	cbz	r3, 800d662 <_strtod_l+0x932>
 800d62a:	423b      	tst	r3, r7
 800d62c:	d0ef      	beq.n	800d60e <_strtod_l+0x8de>
 800d62e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d630:	9a04      	ldr	r2, [sp, #16]
 800d632:	4650      	mov	r0, sl
 800d634:	4659      	mov	r1, fp
 800d636:	b1c3      	cbz	r3, 800d66a <_strtod_l+0x93a>
 800d638:	f7ff fb5b 	bl	800ccf2 <sulp>
 800d63c:	4602      	mov	r2, r0
 800d63e:	460b      	mov	r3, r1
 800d640:	ec51 0b18 	vmov	r0, r1, d8
 800d644:	f7f2 fe2a 	bl	800029c <__adddf3>
 800d648:	4682      	mov	sl, r0
 800d64a:	468b      	mov	fp, r1
 800d64c:	e7df      	b.n	800d60e <_strtod_l+0x8de>
 800d64e:	4013      	ands	r3, r2
 800d650:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d654:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d658:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d65c:	f04f 3aff 	mov.w	sl, #4294967295
 800d660:	e7d5      	b.n	800d60e <_strtod_l+0x8de>
 800d662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d664:	ea13 0f0a 	tst.w	r3, sl
 800d668:	e7e0      	b.n	800d62c <_strtod_l+0x8fc>
 800d66a:	f7ff fb42 	bl	800ccf2 <sulp>
 800d66e:	4602      	mov	r2, r0
 800d670:	460b      	mov	r3, r1
 800d672:	ec51 0b18 	vmov	r0, r1, d8
 800d676:	f7f2 fe0f 	bl	8000298 <__aeabi_dsub>
 800d67a:	2200      	movs	r2, #0
 800d67c:	2300      	movs	r3, #0
 800d67e:	4682      	mov	sl, r0
 800d680:	468b      	mov	fp, r1
 800d682:	f7f3 fa29 	bl	8000ad8 <__aeabi_dcmpeq>
 800d686:	2800      	cmp	r0, #0
 800d688:	d0c1      	beq.n	800d60e <_strtod_l+0x8de>
 800d68a:	e611      	b.n	800d2b0 <_strtod_l+0x580>
 800d68c:	fffffc02 	.word	0xfffffc02
 800d690:	7ff00000 	.word	0x7ff00000
 800d694:	39500000 	.word	0x39500000
 800d698:	000fffff 	.word	0x000fffff
 800d69c:	7fefffff 	.word	0x7fefffff
 800d6a0:	08010280 	.word	0x08010280
 800d6a4:	4631      	mov	r1, r6
 800d6a6:	4628      	mov	r0, r5
 800d6a8:	f7ff f864 	bl	800c774 <__ratio>
 800d6ac:	ec59 8b10 	vmov	r8, r9, d0
 800d6b0:	ee10 0a10 	vmov	r0, s0
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d6ba:	4649      	mov	r1, r9
 800d6bc:	f7f3 fa20 	bl	8000b00 <__aeabi_dcmple>
 800d6c0:	2800      	cmp	r0, #0
 800d6c2:	d07a      	beq.n	800d7ba <_strtod_l+0xa8a>
 800d6c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d04a      	beq.n	800d760 <_strtod_l+0xa30>
 800d6ca:	4b95      	ldr	r3, [pc, #596]	; (800d920 <_strtod_l+0xbf0>)
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d6d2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d920 <_strtod_l+0xbf0>
 800d6d6:	f04f 0800 	mov.w	r8, #0
 800d6da:	4b92      	ldr	r3, [pc, #584]	; (800d924 <_strtod_l+0xbf4>)
 800d6dc:	403b      	ands	r3, r7
 800d6de:	930d      	str	r3, [sp, #52]	; 0x34
 800d6e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d6e2:	4b91      	ldr	r3, [pc, #580]	; (800d928 <_strtod_l+0xbf8>)
 800d6e4:	429a      	cmp	r2, r3
 800d6e6:	f040 80b0 	bne.w	800d84a <_strtod_l+0xb1a>
 800d6ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d6ee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d6f2:	ec4b ab10 	vmov	d0, sl, fp
 800d6f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d6fa:	f7fe ff63 	bl	800c5c4 <__ulp>
 800d6fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d702:	ec53 2b10 	vmov	r2, r3, d0
 800d706:	f7f2 ff7f 	bl	8000608 <__aeabi_dmul>
 800d70a:	4652      	mov	r2, sl
 800d70c:	465b      	mov	r3, fp
 800d70e:	f7f2 fdc5 	bl	800029c <__adddf3>
 800d712:	460b      	mov	r3, r1
 800d714:	4983      	ldr	r1, [pc, #524]	; (800d924 <_strtod_l+0xbf4>)
 800d716:	4a85      	ldr	r2, [pc, #532]	; (800d92c <_strtod_l+0xbfc>)
 800d718:	4019      	ands	r1, r3
 800d71a:	4291      	cmp	r1, r2
 800d71c:	4682      	mov	sl, r0
 800d71e:	d960      	bls.n	800d7e2 <_strtod_l+0xab2>
 800d720:	ee18 3a90 	vmov	r3, s17
 800d724:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d728:	4293      	cmp	r3, r2
 800d72a:	d104      	bne.n	800d736 <_strtod_l+0xa06>
 800d72c:	ee18 3a10 	vmov	r3, s16
 800d730:	3301      	adds	r3, #1
 800d732:	f43f ad45 	beq.w	800d1c0 <_strtod_l+0x490>
 800d736:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d938 <_strtod_l+0xc08>
 800d73a:	f04f 3aff 	mov.w	sl, #4294967295
 800d73e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d740:	4620      	mov	r0, r4
 800d742:	f7fe fc40 	bl	800bfc6 <_Bfree>
 800d746:	9905      	ldr	r1, [sp, #20]
 800d748:	4620      	mov	r0, r4
 800d74a:	f7fe fc3c 	bl	800bfc6 <_Bfree>
 800d74e:	4631      	mov	r1, r6
 800d750:	4620      	mov	r0, r4
 800d752:	f7fe fc38 	bl	800bfc6 <_Bfree>
 800d756:	4629      	mov	r1, r5
 800d758:	4620      	mov	r0, r4
 800d75a:	f7fe fc34 	bl	800bfc6 <_Bfree>
 800d75e:	e61a      	b.n	800d396 <_strtod_l+0x666>
 800d760:	f1ba 0f00 	cmp.w	sl, #0
 800d764:	d11b      	bne.n	800d79e <_strtod_l+0xa6e>
 800d766:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d76a:	b9f3      	cbnz	r3, 800d7aa <_strtod_l+0xa7a>
 800d76c:	4b6c      	ldr	r3, [pc, #432]	; (800d920 <_strtod_l+0xbf0>)
 800d76e:	2200      	movs	r2, #0
 800d770:	4640      	mov	r0, r8
 800d772:	4649      	mov	r1, r9
 800d774:	f7f3 f9ba 	bl	8000aec <__aeabi_dcmplt>
 800d778:	b9d0      	cbnz	r0, 800d7b0 <_strtod_l+0xa80>
 800d77a:	4640      	mov	r0, r8
 800d77c:	4649      	mov	r1, r9
 800d77e:	4b6c      	ldr	r3, [pc, #432]	; (800d930 <_strtod_l+0xc00>)
 800d780:	2200      	movs	r2, #0
 800d782:	f7f2 ff41 	bl	8000608 <__aeabi_dmul>
 800d786:	4680      	mov	r8, r0
 800d788:	4689      	mov	r9, r1
 800d78a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d78e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d792:	9315      	str	r3, [sp, #84]	; 0x54
 800d794:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d798:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d79c:	e79d      	b.n	800d6da <_strtod_l+0x9aa>
 800d79e:	f1ba 0f01 	cmp.w	sl, #1
 800d7a2:	d102      	bne.n	800d7aa <_strtod_l+0xa7a>
 800d7a4:	2f00      	cmp	r7, #0
 800d7a6:	f43f ad83 	beq.w	800d2b0 <_strtod_l+0x580>
 800d7aa:	4b62      	ldr	r3, [pc, #392]	; (800d934 <_strtod_l+0xc04>)
 800d7ac:	2200      	movs	r2, #0
 800d7ae:	e78e      	b.n	800d6ce <_strtod_l+0x99e>
 800d7b0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d930 <_strtod_l+0xc00>
 800d7b4:	f04f 0800 	mov.w	r8, #0
 800d7b8:	e7e7      	b.n	800d78a <_strtod_l+0xa5a>
 800d7ba:	4b5d      	ldr	r3, [pc, #372]	; (800d930 <_strtod_l+0xc00>)
 800d7bc:	4640      	mov	r0, r8
 800d7be:	4649      	mov	r1, r9
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	f7f2 ff21 	bl	8000608 <__aeabi_dmul>
 800d7c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7c8:	4680      	mov	r8, r0
 800d7ca:	4689      	mov	r9, r1
 800d7cc:	b933      	cbnz	r3, 800d7dc <_strtod_l+0xaac>
 800d7ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d7d2:	900e      	str	r0, [sp, #56]	; 0x38
 800d7d4:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d7da:	e7dd      	b.n	800d798 <_strtod_l+0xa68>
 800d7dc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d7e0:	e7f9      	b.n	800d7d6 <_strtod_l+0xaa6>
 800d7e2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d7e6:	9b04      	ldr	r3, [sp, #16]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d1a8      	bne.n	800d73e <_strtod_l+0xa0e>
 800d7ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d7f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d7f2:	0d1b      	lsrs	r3, r3, #20
 800d7f4:	051b      	lsls	r3, r3, #20
 800d7f6:	429a      	cmp	r2, r3
 800d7f8:	d1a1      	bne.n	800d73e <_strtod_l+0xa0e>
 800d7fa:	4640      	mov	r0, r8
 800d7fc:	4649      	mov	r1, r9
 800d7fe:	f7f3 fa63 	bl	8000cc8 <__aeabi_d2lz>
 800d802:	f7f2 fed3 	bl	80005ac <__aeabi_l2d>
 800d806:	4602      	mov	r2, r0
 800d808:	460b      	mov	r3, r1
 800d80a:	4640      	mov	r0, r8
 800d80c:	4649      	mov	r1, r9
 800d80e:	f7f2 fd43 	bl	8000298 <__aeabi_dsub>
 800d812:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d814:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d818:	ea43 030a 	orr.w	r3, r3, sl
 800d81c:	4313      	orrs	r3, r2
 800d81e:	4680      	mov	r8, r0
 800d820:	4689      	mov	r9, r1
 800d822:	d055      	beq.n	800d8d0 <_strtod_l+0xba0>
 800d824:	a336      	add	r3, pc, #216	; (adr r3, 800d900 <_strtod_l+0xbd0>)
 800d826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d82a:	f7f3 f95f 	bl	8000aec <__aeabi_dcmplt>
 800d82e:	2800      	cmp	r0, #0
 800d830:	f47f acd0 	bne.w	800d1d4 <_strtod_l+0x4a4>
 800d834:	a334      	add	r3, pc, #208	; (adr r3, 800d908 <_strtod_l+0xbd8>)
 800d836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d83a:	4640      	mov	r0, r8
 800d83c:	4649      	mov	r1, r9
 800d83e:	f7f3 f973 	bl	8000b28 <__aeabi_dcmpgt>
 800d842:	2800      	cmp	r0, #0
 800d844:	f43f af7b 	beq.w	800d73e <_strtod_l+0xa0e>
 800d848:	e4c4      	b.n	800d1d4 <_strtod_l+0x4a4>
 800d84a:	9b04      	ldr	r3, [sp, #16]
 800d84c:	b333      	cbz	r3, 800d89c <_strtod_l+0xb6c>
 800d84e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d850:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d854:	d822      	bhi.n	800d89c <_strtod_l+0xb6c>
 800d856:	a32e      	add	r3, pc, #184	; (adr r3, 800d910 <_strtod_l+0xbe0>)
 800d858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d85c:	4640      	mov	r0, r8
 800d85e:	4649      	mov	r1, r9
 800d860:	f7f3 f94e 	bl	8000b00 <__aeabi_dcmple>
 800d864:	b1a0      	cbz	r0, 800d890 <_strtod_l+0xb60>
 800d866:	4649      	mov	r1, r9
 800d868:	4640      	mov	r0, r8
 800d86a:	f7f3 f9a5 	bl	8000bb8 <__aeabi_d2uiz>
 800d86e:	2801      	cmp	r0, #1
 800d870:	bf38      	it	cc
 800d872:	2001      	movcc	r0, #1
 800d874:	f7f2 fe4e 	bl	8000514 <__aeabi_ui2d>
 800d878:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d87a:	4680      	mov	r8, r0
 800d87c:	4689      	mov	r9, r1
 800d87e:	bb23      	cbnz	r3, 800d8ca <_strtod_l+0xb9a>
 800d880:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d884:	9010      	str	r0, [sp, #64]	; 0x40
 800d886:	9311      	str	r3, [sp, #68]	; 0x44
 800d888:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d88c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d890:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d892:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d894:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d898:	1a9b      	subs	r3, r3, r2
 800d89a:	9309      	str	r3, [sp, #36]	; 0x24
 800d89c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d8a0:	eeb0 0a48 	vmov.f32	s0, s16
 800d8a4:	eef0 0a68 	vmov.f32	s1, s17
 800d8a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d8ac:	f7fe fe8a 	bl	800c5c4 <__ulp>
 800d8b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d8b4:	ec53 2b10 	vmov	r2, r3, d0
 800d8b8:	f7f2 fea6 	bl	8000608 <__aeabi_dmul>
 800d8bc:	ec53 2b18 	vmov	r2, r3, d8
 800d8c0:	f7f2 fcec 	bl	800029c <__adddf3>
 800d8c4:	4682      	mov	sl, r0
 800d8c6:	468b      	mov	fp, r1
 800d8c8:	e78d      	b.n	800d7e6 <_strtod_l+0xab6>
 800d8ca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d8ce:	e7db      	b.n	800d888 <_strtod_l+0xb58>
 800d8d0:	a311      	add	r3, pc, #68	; (adr r3, 800d918 <_strtod_l+0xbe8>)
 800d8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8d6:	f7f3 f909 	bl	8000aec <__aeabi_dcmplt>
 800d8da:	e7b2      	b.n	800d842 <_strtod_l+0xb12>
 800d8dc:	2300      	movs	r3, #0
 800d8de:	930a      	str	r3, [sp, #40]	; 0x28
 800d8e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d8e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d8e4:	6013      	str	r3, [r2, #0]
 800d8e6:	f7ff ba6b 	b.w	800cdc0 <_strtod_l+0x90>
 800d8ea:	2a65      	cmp	r2, #101	; 0x65
 800d8ec:	f43f ab5f 	beq.w	800cfae <_strtod_l+0x27e>
 800d8f0:	2a45      	cmp	r2, #69	; 0x45
 800d8f2:	f43f ab5c 	beq.w	800cfae <_strtod_l+0x27e>
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	f7ff bb94 	b.w	800d024 <_strtod_l+0x2f4>
 800d8fc:	f3af 8000 	nop.w
 800d900:	94a03595 	.word	0x94a03595
 800d904:	3fdfffff 	.word	0x3fdfffff
 800d908:	35afe535 	.word	0x35afe535
 800d90c:	3fe00000 	.word	0x3fe00000
 800d910:	ffc00000 	.word	0xffc00000
 800d914:	41dfffff 	.word	0x41dfffff
 800d918:	94a03595 	.word	0x94a03595
 800d91c:	3fcfffff 	.word	0x3fcfffff
 800d920:	3ff00000 	.word	0x3ff00000
 800d924:	7ff00000 	.word	0x7ff00000
 800d928:	7fe00000 	.word	0x7fe00000
 800d92c:	7c9fffff 	.word	0x7c9fffff
 800d930:	3fe00000 	.word	0x3fe00000
 800d934:	bff00000 	.word	0xbff00000
 800d938:	7fefffff 	.word	0x7fefffff

0800d93c <_strtod_r>:
 800d93c:	4b01      	ldr	r3, [pc, #4]	; (800d944 <_strtod_r+0x8>)
 800d93e:	f7ff b9f7 	b.w	800cd30 <_strtod_l>
 800d942:	bf00      	nop
 800d944:	20000854 	.word	0x20000854

0800d948 <_strtoll_l.constprop.0>:
 800d948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d94c:	b085      	sub	sp, #20
 800d94e:	4688      	mov	r8, r1
 800d950:	9201      	str	r2, [sp, #4]
 800d952:	4a47      	ldr	r2, [pc, #284]	; (800da70 <_strtoll_l.constprop.0+0x128>)
 800d954:	9003      	str	r0, [sp, #12]
 800d956:	461e      	mov	r6, r3
 800d958:	460d      	mov	r5, r1
 800d95a:	462b      	mov	r3, r5
 800d95c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d960:	5ca7      	ldrb	r7, [r4, r2]
 800d962:	f017 0708 	ands.w	r7, r7, #8
 800d966:	d1f8      	bne.n	800d95a <_strtoll_l.constprop.0+0x12>
 800d968:	2c2d      	cmp	r4, #45	; 0x2d
 800d96a:	d147      	bne.n	800d9fc <_strtoll_l.constprop.0+0xb4>
 800d96c:	782c      	ldrb	r4, [r5, #0]
 800d96e:	2701      	movs	r7, #1
 800d970:	1c9d      	adds	r5, r3, #2
 800d972:	2e00      	cmp	r6, #0
 800d974:	d077      	beq.n	800da66 <_strtoll_l.constprop.0+0x11e>
 800d976:	2e10      	cmp	r6, #16
 800d978:	d109      	bne.n	800d98e <_strtoll_l.constprop.0+0x46>
 800d97a:	2c30      	cmp	r4, #48	; 0x30
 800d97c:	d107      	bne.n	800d98e <_strtoll_l.constprop.0+0x46>
 800d97e:	782b      	ldrb	r3, [r5, #0]
 800d980:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d984:	2b58      	cmp	r3, #88	; 0x58
 800d986:	d169      	bne.n	800da5c <_strtoll_l.constprop.0+0x114>
 800d988:	786c      	ldrb	r4, [r5, #1]
 800d98a:	2610      	movs	r6, #16
 800d98c:	3502      	adds	r5, #2
 800d98e:	f107 4a00 	add.w	sl, r7, #2147483648	; 0x80000000
 800d992:	f107 3bff 	add.w	fp, r7, #4294967295
 800d996:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d99a:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800d99e:	4632      	mov	r2, r6
 800d9a0:	464b      	mov	r3, r9
 800d9a2:	4658      	mov	r0, fp
 800d9a4:	4651      	mov	r1, sl
 800d9a6:	f7f3 f977 	bl	8000c98 <__aeabi_uldivmod>
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	9202      	str	r2, [sp, #8]
 800d9ae:	468c      	mov	ip, r1
 800d9b0:	4602      	mov	r2, r0
 800d9b2:	4619      	mov	r1, r3
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d9ba:	f1be 0f09 	cmp.w	lr, #9
 800d9be:	d822      	bhi.n	800da06 <_strtoll_l.constprop.0+0xbe>
 800d9c0:	4674      	mov	r4, lr
 800d9c2:	42a6      	cmp	r6, r4
 800d9c4:	dd30      	ble.n	800da28 <_strtoll_l.constprop.0+0xe0>
 800d9c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ca:	d014      	beq.n	800d9f6 <_strtoll_l.constprop.0+0xae>
 800d9cc:	4282      	cmp	r2, r0
 800d9ce:	eb7c 0301 	sbcs.w	r3, ip, r1
 800d9d2:	d326      	bcc.n	800da22 <_strtoll_l.constprop.0+0xda>
 800d9d4:	458c      	cmp	ip, r1
 800d9d6:	bf08      	it	eq
 800d9d8:	4282      	cmpeq	r2, r0
 800d9da:	d102      	bne.n	800d9e2 <_strtoll_l.constprop.0+0x9a>
 800d9dc:	9b02      	ldr	r3, [sp, #8]
 800d9de:	42a3      	cmp	r3, r4
 800d9e0:	db1f      	blt.n	800da22 <_strtoll_l.constprop.0+0xda>
 800d9e2:	4371      	muls	r1, r6
 800d9e4:	fb00 1109 	mla	r1, r0, r9, r1
 800d9e8:	fba6 0300 	umull	r0, r3, r6, r0
 800d9ec:	4419      	add	r1, r3
 800d9ee:	1820      	adds	r0, r4, r0
 800d9f0:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9fa:	e7dc      	b.n	800d9b6 <_strtoll_l.constprop.0+0x6e>
 800d9fc:	2c2b      	cmp	r4, #43	; 0x2b
 800d9fe:	bf04      	itt	eq
 800da00:	782c      	ldrbeq	r4, [r5, #0]
 800da02:	1c9d      	addeq	r5, r3, #2
 800da04:	e7b5      	b.n	800d972 <_strtoll_l.constprop.0+0x2a>
 800da06:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800da0a:	f1be 0f19 	cmp.w	lr, #25
 800da0e:	d801      	bhi.n	800da14 <_strtoll_l.constprop.0+0xcc>
 800da10:	3c37      	subs	r4, #55	; 0x37
 800da12:	e7d6      	b.n	800d9c2 <_strtoll_l.constprop.0+0x7a>
 800da14:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800da18:	f1be 0f19 	cmp.w	lr, #25
 800da1c:	d804      	bhi.n	800da28 <_strtoll_l.constprop.0+0xe0>
 800da1e:	3c57      	subs	r4, #87	; 0x57
 800da20:	e7cf      	b.n	800d9c2 <_strtoll_l.constprop.0+0x7a>
 800da22:	f04f 33ff 	mov.w	r3, #4294967295
 800da26:	e7e6      	b.n	800d9f6 <_strtoll_l.constprop.0+0xae>
 800da28:	1c5a      	adds	r2, r3, #1
 800da2a:	d109      	bne.n	800da40 <_strtoll_l.constprop.0+0xf8>
 800da2c:	9a03      	ldr	r2, [sp, #12]
 800da2e:	2322      	movs	r3, #34	; 0x22
 800da30:	6013      	str	r3, [r2, #0]
 800da32:	9b01      	ldr	r3, [sp, #4]
 800da34:	4658      	mov	r0, fp
 800da36:	4651      	mov	r1, sl
 800da38:	b953      	cbnz	r3, 800da50 <_strtoll_l.constprop.0+0x108>
 800da3a:	b005      	add	sp, #20
 800da3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da40:	b117      	cbz	r7, 800da48 <_strtoll_l.constprop.0+0x100>
 800da42:	4240      	negs	r0, r0
 800da44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800da48:	9a01      	ldr	r2, [sp, #4]
 800da4a:	2a00      	cmp	r2, #0
 800da4c:	d0f5      	beq.n	800da3a <_strtoll_l.constprop.0+0xf2>
 800da4e:	b10b      	cbz	r3, 800da54 <_strtoll_l.constprop.0+0x10c>
 800da50:	f105 38ff 	add.w	r8, r5, #4294967295
 800da54:	9b01      	ldr	r3, [sp, #4]
 800da56:	f8c3 8000 	str.w	r8, [r3]
 800da5a:	e7ee      	b.n	800da3a <_strtoll_l.constprop.0+0xf2>
 800da5c:	2430      	movs	r4, #48	; 0x30
 800da5e:	2e00      	cmp	r6, #0
 800da60:	d195      	bne.n	800d98e <_strtoll_l.constprop.0+0x46>
 800da62:	2608      	movs	r6, #8
 800da64:	e793      	b.n	800d98e <_strtoll_l.constprop.0+0x46>
 800da66:	2c30      	cmp	r4, #48	; 0x30
 800da68:	d089      	beq.n	800d97e <_strtoll_l.constprop.0+0x36>
 800da6a:	260a      	movs	r6, #10
 800da6c:	e78f      	b.n	800d98e <_strtoll_l.constprop.0+0x46>
 800da6e:	bf00      	nop
 800da70:	0800ff75 	.word	0x0800ff75

0800da74 <_strtoll_r>:
 800da74:	f7ff bf68 	b.w	800d948 <_strtoll_l.constprop.0>

0800da78 <_strtoul_l.constprop.0>:
 800da78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da7c:	4f36      	ldr	r7, [pc, #216]	; (800db58 <_strtoul_l.constprop.0+0xe0>)
 800da7e:	4686      	mov	lr, r0
 800da80:	460d      	mov	r5, r1
 800da82:	4628      	mov	r0, r5
 800da84:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da88:	5de6      	ldrb	r6, [r4, r7]
 800da8a:	f016 0608 	ands.w	r6, r6, #8
 800da8e:	d1f8      	bne.n	800da82 <_strtoul_l.constprop.0+0xa>
 800da90:	2c2d      	cmp	r4, #45	; 0x2d
 800da92:	d12f      	bne.n	800daf4 <_strtoul_l.constprop.0+0x7c>
 800da94:	782c      	ldrb	r4, [r5, #0]
 800da96:	2601      	movs	r6, #1
 800da98:	1c85      	adds	r5, r0, #2
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d057      	beq.n	800db4e <_strtoul_l.constprop.0+0xd6>
 800da9e:	2b10      	cmp	r3, #16
 800daa0:	d109      	bne.n	800dab6 <_strtoul_l.constprop.0+0x3e>
 800daa2:	2c30      	cmp	r4, #48	; 0x30
 800daa4:	d107      	bne.n	800dab6 <_strtoul_l.constprop.0+0x3e>
 800daa6:	7828      	ldrb	r0, [r5, #0]
 800daa8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800daac:	2858      	cmp	r0, #88	; 0x58
 800daae:	d149      	bne.n	800db44 <_strtoul_l.constprop.0+0xcc>
 800dab0:	786c      	ldrb	r4, [r5, #1]
 800dab2:	2310      	movs	r3, #16
 800dab4:	3502      	adds	r5, #2
 800dab6:	f04f 38ff 	mov.w	r8, #4294967295
 800daba:	2700      	movs	r7, #0
 800dabc:	fbb8 f8f3 	udiv	r8, r8, r3
 800dac0:	fb03 f908 	mul.w	r9, r3, r8
 800dac4:	ea6f 0909 	mvn.w	r9, r9
 800dac8:	4638      	mov	r0, r7
 800daca:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800dace:	f1bc 0f09 	cmp.w	ip, #9
 800dad2:	d814      	bhi.n	800dafe <_strtoul_l.constprop.0+0x86>
 800dad4:	4664      	mov	r4, ip
 800dad6:	42a3      	cmp	r3, r4
 800dad8:	dd22      	ble.n	800db20 <_strtoul_l.constprop.0+0xa8>
 800dada:	2f00      	cmp	r7, #0
 800dadc:	db1d      	blt.n	800db1a <_strtoul_l.constprop.0+0xa2>
 800dade:	4580      	cmp	r8, r0
 800dae0:	d31b      	bcc.n	800db1a <_strtoul_l.constprop.0+0xa2>
 800dae2:	d101      	bne.n	800dae8 <_strtoul_l.constprop.0+0x70>
 800dae4:	45a1      	cmp	r9, r4
 800dae6:	db18      	blt.n	800db1a <_strtoul_l.constprop.0+0xa2>
 800dae8:	fb00 4003 	mla	r0, r0, r3, r4
 800daec:	2701      	movs	r7, #1
 800daee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800daf2:	e7ea      	b.n	800daca <_strtoul_l.constprop.0+0x52>
 800daf4:	2c2b      	cmp	r4, #43	; 0x2b
 800daf6:	bf04      	itt	eq
 800daf8:	782c      	ldrbeq	r4, [r5, #0]
 800dafa:	1c85      	addeq	r5, r0, #2
 800dafc:	e7cd      	b.n	800da9a <_strtoul_l.constprop.0+0x22>
 800dafe:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800db02:	f1bc 0f19 	cmp.w	ip, #25
 800db06:	d801      	bhi.n	800db0c <_strtoul_l.constprop.0+0x94>
 800db08:	3c37      	subs	r4, #55	; 0x37
 800db0a:	e7e4      	b.n	800dad6 <_strtoul_l.constprop.0+0x5e>
 800db0c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800db10:	f1bc 0f19 	cmp.w	ip, #25
 800db14:	d804      	bhi.n	800db20 <_strtoul_l.constprop.0+0xa8>
 800db16:	3c57      	subs	r4, #87	; 0x57
 800db18:	e7dd      	b.n	800dad6 <_strtoul_l.constprop.0+0x5e>
 800db1a:	f04f 37ff 	mov.w	r7, #4294967295
 800db1e:	e7e6      	b.n	800daee <_strtoul_l.constprop.0+0x76>
 800db20:	2f00      	cmp	r7, #0
 800db22:	da07      	bge.n	800db34 <_strtoul_l.constprop.0+0xbc>
 800db24:	2322      	movs	r3, #34	; 0x22
 800db26:	f8ce 3000 	str.w	r3, [lr]
 800db2a:	f04f 30ff 	mov.w	r0, #4294967295
 800db2e:	b932      	cbnz	r2, 800db3e <_strtoul_l.constprop.0+0xc6>
 800db30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db34:	b106      	cbz	r6, 800db38 <_strtoul_l.constprop.0+0xc0>
 800db36:	4240      	negs	r0, r0
 800db38:	2a00      	cmp	r2, #0
 800db3a:	d0f9      	beq.n	800db30 <_strtoul_l.constprop.0+0xb8>
 800db3c:	b107      	cbz	r7, 800db40 <_strtoul_l.constprop.0+0xc8>
 800db3e:	1e69      	subs	r1, r5, #1
 800db40:	6011      	str	r1, [r2, #0]
 800db42:	e7f5      	b.n	800db30 <_strtoul_l.constprop.0+0xb8>
 800db44:	2430      	movs	r4, #48	; 0x30
 800db46:	2b00      	cmp	r3, #0
 800db48:	d1b5      	bne.n	800dab6 <_strtoul_l.constprop.0+0x3e>
 800db4a:	2308      	movs	r3, #8
 800db4c:	e7b3      	b.n	800dab6 <_strtoul_l.constprop.0+0x3e>
 800db4e:	2c30      	cmp	r4, #48	; 0x30
 800db50:	d0a9      	beq.n	800daa6 <_strtoul_l.constprop.0+0x2e>
 800db52:	230a      	movs	r3, #10
 800db54:	e7af      	b.n	800dab6 <_strtoul_l.constprop.0+0x3e>
 800db56:	bf00      	nop
 800db58:	0800ff75 	.word	0x0800ff75

0800db5c <_strtoul_r>:
 800db5c:	f7ff bf8c 	b.w	800da78 <_strtoul_l.constprop.0>

0800db60 <_strtoull_l.constprop.0>:
 800db60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db64:	4692      	mov	sl, r2
 800db66:	4a49      	ldr	r2, [pc, #292]	; (800dc8c <_strtoull_l.constprop.0+0x12c>)
 800db68:	9001      	str	r0, [sp, #4]
 800db6a:	4689      	mov	r9, r1
 800db6c:	461d      	mov	r5, r3
 800db6e:	460e      	mov	r6, r1
 800db70:	4633      	mov	r3, r6
 800db72:	f816 4b01 	ldrb.w	r4, [r6], #1
 800db76:	5ca7      	ldrb	r7, [r4, r2]
 800db78:	f017 0708 	ands.w	r7, r7, #8
 800db7c:	d1f8      	bne.n	800db70 <_strtoull_l.constprop.0+0x10>
 800db7e:	2c2d      	cmp	r4, #45	; 0x2d
 800db80:	d14a      	bne.n	800dc18 <_strtoull_l.constprop.0+0xb8>
 800db82:	7834      	ldrb	r4, [r6, #0]
 800db84:	2701      	movs	r7, #1
 800db86:	1c9e      	adds	r6, r3, #2
 800db88:	2d00      	cmp	r5, #0
 800db8a:	d07b      	beq.n	800dc84 <_strtoull_l.constprop.0+0x124>
 800db8c:	2d10      	cmp	r5, #16
 800db8e:	d109      	bne.n	800dba4 <_strtoull_l.constprop.0+0x44>
 800db90:	2c30      	cmp	r4, #48	; 0x30
 800db92:	d107      	bne.n	800dba4 <_strtoull_l.constprop.0+0x44>
 800db94:	7833      	ldrb	r3, [r6, #0]
 800db96:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800db9a:	2b58      	cmp	r3, #88	; 0x58
 800db9c:	d16d      	bne.n	800dc7a <_strtoull_l.constprop.0+0x11a>
 800db9e:	7874      	ldrb	r4, [r6, #1]
 800dba0:	2510      	movs	r5, #16
 800dba2:	3602      	adds	r6, #2
 800dba4:	ea4f 7be5 	mov.w	fp, r5, asr #31
 800dba8:	462a      	mov	r2, r5
 800dbaa:	465b      	mov	r3, fp
 800dbac:	f04f 30ff 	mov.w	r0, #4294967295
 800dbb0:	f04f 31ff 	mov.w	r1, #4294967295
 800dbb4:	f7f3 f870 	bl	8000c98 <__aeabi_uldivmod>
 800dbb8:	462a      	mov	r2, r5
 800dbba:	9000      	str	r0, [sp, #0]
 800dbbc:	4688      	mov	r8, r1
 800dbbe:	465b      	mov	r3, fp
 800dbc0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbc4:	f04f 31ff 	mov.w	r1, #4294967295
 800dbc8:	f7f3 f866 	bl	8000c98 <__aeabi_uldivmod>
 800dbcc:	2300      	movs	r3, #0
 800dbce:	4618      	mov	r0, r3
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800dbd6:	f1bc 0f09 	cmp.w	ip, #9
 800dbda:	d822      	bhi.n	800dc22 <_strtoull_l.constprop.0+0xc2>
 800dbdc:	4664      	mov	r4, ip
 800dbde:	42a5      	cmp	r5, r4
 800dbe0:	dd30      	ble.n	800dc44 <_strtoull_l.constprop.0+0xe4>
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	db2b      	blt.n	800dc3e <_strtoull_l.constprop.0+0xde>
 800dbe6:	9b00      	ldr	r3, [sp, #0]
 800dbe8:	4283      	cmp	r3, r0
 800dbea:	eb78 0301 	sbcs.w	r3, r8, r1
 800dbee:	d326      	bcc.n	800dc3e <_strtoull_l.constprop.0+0xde>
 800dbf0:	9b00      	ldr	r3, [sp, #0]
 800dbf2:	4588      	cmp	r8, r1
 800dbf4:	bf08      	it	eq
 800dbf6:	4283      	cmpeq	r3, r0
 800dbf8:	d101      	bne.n	800dbfe <_strtoull_l.constprop.0+0x9e>
 800dbfa:	42a2      	cmp	r2, r4
 800dbfc:	db1f      	blt.n	800dc3e <_strtoull_l.constprop.0+0xde>
 800dbfe:	4369      	muls	r1, r5
 800dc00:	fb00 110b 	mla	r1, r0, fp, r1
 800dc04:	fba5 0300 	umull	r0, r3, r5, r0
 800dc08:	4419      	add	r1, r3
 800dc0a:	1820      	adds	r0, r4, r0
 800dc0c:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800dc10:	2301      	movs	r3, #1
 800dc12:	f816 4b01 	ldrb.w	r4, [r6], #1
 800dc16:	e7dc      	b.n	800dbd2 <_strtoull_l.constprop.0+0x72>
 800dc18:	2c2b      	cmp	r4, #43	; 0x2b
 800dc1a:	bf04      	itt	eq
 800dc1c:	7834      	ldrbeq	r4, [r6, #0]
 800dc1e:	1c9e      	addeq	r6, r3, #2
 800dc20:	e7b2      	b.n	800db88 <_strtoull_l.constprop.0+0x28>
 800dc22:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800dc26:	f1bc 0f19 	cmp.w	ip, #25
 800dc2a:	d801      	bhi.n	800dc30 <_strtoull_l.constprop.0+0xd0>
 800dc2c:	3c37      	subs	r4, #55	; 0x37
 800dc2e:	e7d6      	b.n	800dbde <_strtoull_l.constprop.0+0x7e>
 800dc30:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800dc34:	f1bc 0f19 	cmp.w	ip, #25
 800dc38:	d804      	bhi.n	800dc44 <_strtoull_l.constprop.0+0xe4>
 800dc3a:	3c57      	subs	r4, #87	; 0x57
 800dc3c:	e7cf      	b.n	800dbde <_strtoull_l.constprop.0+0x7e>
 800dc3e:	f04f 33ff 	mov.w	r3, #4294967295
 800dc42:	e7e6      	b.n	800dc12 <_strtoull_l.constprop.0+0xb2>
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	da0b      	bge.n	800dc60 <_strtoull_l.constprop.0+0x100>
 800dc48:	9a01      	ldr	r2, [sp, #4]
 800dc4a:	2322      	movs	r3, #34	; 0x22
 800dc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800dc50:	6013      	str	r3, [r2, #0]
 800dc52:	4601      	mov	r1, r0
 800dc54:	f1ba 0f00 	cmp.w	sl, #0
 800dc58:	d10a      	bne.n	800dc70 <_strtoull_l.constprop.0+0x110>
 800dc5a:	b003      	add	sp, #12
 800dc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc60:	b117      	cbz	r7, 800dc68 <_strtoull_l.constprop.0+0x108>
 800dc62:	4240      	negs	r0, r0
 800dc64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800dc68:	f1ba 0f00 	cmp.w	sl, #0
 800dc6c:	d0f5      	beq.n	800dc5a <_strtoull_l.constprop.0+0xfa>
 800dc6e:	b10b      	cbz	r3, 800dc74 <_strtoull_l.constprop.0+0x114>
 800dc70:	f106 39ff 	add.w	r9, r6, #4294967295
 800dc74:	f8ca 9000 	str.w	r9, [sl]
 800dc78:	e7ef      	b.n	800dc5a <_strtoull_l.constprop.0+0xfa>
 800dc7a:	2430      	movs	r4, #48	; 0x30
 800dc7c:	2d00      	cmp	r5, #0
 800dc7e:	d191      	bne.n	800dba4 <_strtoull_l.constprop.0+0x44>
 800dc80:	2508      	movs	r5, #8
 800dc82:	e78f      	b.n	800dba4 <_strtoull_l.constprop.0+0x44>
 800dc84:	2c30      	cmp	r4, #48	; 0x30
 800dc86:	d085      	beq.n	800db94 <_strtoull_l.constprop.0+0x34>
 800dc88:	250a      	movs	r5, #10
 800dc8a:	e78b      	b.n	800dba4 <_strtoull_l.constprop.0+0x44>
 800dc8c:	0800ff75 	.word	0x0800ff75

0800dc90 <_strtoull_r>:
 800dc90:	f7ff bf66 	b.w	800db60 <_strtoull_l.constprop.0>

0800dc94 <__ssprint_r>:
 800dc94:	6893      	ldr	r3, [r2, #8]
 800dc96:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc9a:	4680      	mov	r8, r0
 800dc9c:	460c      	mov	r4, r1
 800dc9e:	4617      	mov	r7, r2
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d061      	beq.n	800dd68 <__ssprint_r+0xd4>
 800dca4:	2300      	movs	r3, #0
 800dca6:	f8d2 a000 	ldr.w	sl, [r2]
 800dcaa:	9301      	str	r3, [sp, #4]
 800dcac:	469b      	mov	fp, r3
 800dcae:	f1bb 0f00 	cmp.w	fp, #0
 800dcb2:	d02b      	beq.n	800dd0c <__ssprint_r+0x78>
 800dcb4:	68a6      	ldr	r6, [r4, #8]
 800dcb6:	455e      	cmp	r6, fp
 800dcb8:	d844      	bhi.n	800dd44 <__ssprint_r+0xb0>
 800dcba:	89a2      	ldrh	r2, [r4, #12]
 800dcbc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dcc0:	d03e      	beq.n	800dd40 <__ssprint_r+0xac>
 800dcc2:	6820      	ldr	r0, [r4, #0]
 800dcc4:	6921      	ldr	r1, [r4, #16]
 800dcc6:	6965      	ldr	r5, [r4, #20]
 800dcc8:	eba0 0901 	sub.w	r9, r0, r1
 800dccc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dcd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dcd4:	f109 0001 	add.w	r0, r9, #1
 800dcd8:	106d      	asrs	r5, r5, #1
 800dcda:	4458      	add	r0, fp
 800dcdc:	4285      	cmp	r5, r0
 800dcde:	bf38      	it	cc
 800dce0:	4605      	movcc	r5, r0
 800dce2:	0553      	lsls	r3, r2, #21
 800dce4:	d545      	bpl.n	800dd72 <__ssprint_r+0xde>
 800dce6:	4629      	mov	r1, r5
 800dce8:	4640      	mov	r0, r8
 800dcea:	f7fa f9f7 	bl	80080dc <_malloc_r>
 800dcee:	4606      	mov	r6, r0
 800dcf0:	b9a0      	cbnz	r0, 800dd1c <__ssprint_r+0x88>
 800dcf2:	230c      	movs	r3, #12
 800dcf4:	f8c8 3000 	str.w	r3, [r8]
 800dcf8:	89a3      	ldrh	r3, [r4, #12]
 800dcfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcfe:	81a3      	strh	r3, [r4, #12]
 800dd00:	2300      	movs	r3, #0
 800dd02:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800dd06:	f04f 30ff 	mov.w	r0, #4294967295
 800dd0a:	e02f      	b.n	800dd6c <__ssprint_r+0xd8>
 800dd0c:	f8da 3000 	ldr.w	r3, [sl]
 800dd10:	f8da b004 	ldr.w	fp, [sl, #4]
 800dd14:	9301      	str	r3, [sp, #4]
 800dd16:	f10a 0a08 	add.w	sl, sl, #8
 800dd1a:	e7c8      	b.n	800dcae <__ssprint_r+0x1a>
 800dd1c:	464a      	mov	r2, r9
 800dd1e:	6921      	ldr	r1, [r4, #16]
 800dd20:	f7fe f91e 	bl	800bf60 <memcpy>
 800dd24:	89a2      	ldrh	r2, [r4, #12]
 800dd26:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800dd2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dd2e:	81a2      	strh	r2, [r4, #12]
 800dd30:	6126      	str	r6, [r4, #16]
 800dd32:	6165      	str	r5, [r4, #20]
 800dd34:	444e      	add	r6, r9
 800dd36:	eba5 0509 	sub.w	r5, r5, r9
 800dd3a:	6026      	str	r6, [r4, #0]
 800dd3c:	60a5      	str	r5, [r4, #8]
 800dd3e:	465e      	mov	r6, fp
 800dd40:	455e      	cmp	r6, fp
 800dd42:	d900      	bls.n	800dd46 <__ssprint_r+0xb2>
 800dd44:	465e      	mov	r6, fp
 800dd46:	4632      	mov	r2, r6
 800dd48:	9901      	ldr	r1, [sp, #4]
 800dd4a:	6820      	ldr	r0, [r4, #0]
 800dd4c:	f000 fe4e 	bl	800e9ec <memmove>
 800dd50:	68a2      	ldr	r2, [r4, #8]
 800dd52:	1b92      	subs	r2, r2, r6
 800dd54:	60a2      	str	r2, [r4, #8]
 800dd56:	6822      	ldr	r2, [r4, #0]
 800dd58:	4432      	add	r2, r6
 800dd5a:	6022      	str	r2, [r4, #0]
 800dd5c:	68ba      	ldr	r2, [r7, #8]
 800dd5e:	eba2 030b 	sub.w	r3, r2, fp
 800dd62:	60bb      	str	r3, [r7, #8]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d1d1      	bne.n	800dd0c <__ssprint_r+0x78>
 800dd68:	2000      	movs	r0, #0
 800dd6a:	6078      	str	r0, [r7, #4]
 800dd6c:	b003      	add	sp, #12
 800dd6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd72:	462a      	mov	r2, r5
 800dd74:	4640      	mov	r0, r8
 800dd76:	f7fe fd8f 	bl	800c898 <_realloc_r>
 800dd7a:	4606      	mov	r6, r0
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	d1d7      	bne.n	800dd30 <__ssprint_r+0x9c>
 800dd80:	6921      	ldr	r1, [r4, #16]
 800dd82:	4640      	mov	r0, r8
 800dd84:	f7fd ffd2 	bl	800bd2c <_free_r>
 800dd88:	e7b3      	b.n	800dcf2 <__ssprint_r+0x5e>

0800dd8a <_sungetc_r>:
 800dd8a:	b538      	push	{r3, r4, r5, lr}
 800dd8c:	1c4b      	adds	r3, r1, #1
 800dd8e:	4614      	mov	r4, r2
 800dd90:	d103      	bne.n	800dd9a <_sungetc_r+0x10>
 800dd92:	f04f 35ff 	mov.w	r5, #4294967295
 800dd96:	4628      	mov	r0, r5
 800dd98:	bd38      	pop	{r3, r4, r5, pc}
 800dd9a:	8993      	ldrh	r3, [r2, #12]
 800dd9c:	f023 0320 	bic.w	r3, r3, #32
 800dda0:	8193      	strh	r3, [r2, #12]
 800dda2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800dda4:	6852      	ldr	r2, [r2, #4]
 800dda6:	b2cd      	uxtb	r5, r1
 800dda8:	b18b      	cbz	r3, 800ddce <_sungetc_r+0x44>
 800ddaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ddac:	4293      	cmp	r3, r2
 800ddae:	dd08      	ble.n	800ddc2 <_sungetc_r+0x38>
 800ddb0:	6823      	ldr	r3, [r4, #0]
 800ddb2:	1e5a      	subs	r2, r3, #1
 800ddb4:	6022      	str	r2, [r4, #0]
 800ddb6:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ddba:	6863      	ldr	r3, [r4, #4]
 800ddbc:	3301      	adds	r3, #1
 800ddbe:	6063      	str	r3, [r4, #4]
 800ddc0:	e7e9      	b.n	800dd96 <_sungetc_r+0xc>
 800ddc2:	4621      	mov	r1, r4
 800ddc4:	f000 f873 	bl	800deae <__submore>
 800ddc8:	2800      	cmp	r0, #0
 800ddca:	d0f1      	beq.n	800ddb0 <_sungetc_r+0x26>
 800ddcc:	e7e1      	b.n	800dd92 <_sungetc_r+0x8>
 800ddce:	6921      	ldr	r1, [r4, #16]
 800ddd0:	6823      	ldr	r3, [r4, #0]
 800ddd2:	b151      	cbz	r1, 800ddea <_sungetc_r+0x60>
 800ddd4:	4299      	cmp	r1, r3
 800ddd6:	d208      	bcs.n	800ddea <_sungetc_r+0x60>
 800ddd8:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800dddc:	42a9      	cmp	r1, r5
 800ddde:	d104      	bne.n	800ddea <_sungetc_r+0x60>
 800dde0:	3b01      	subs	r3, #1
 800dde2:	3201      	adds	r2, #1
 800dde4:	6023      	str	r3, [r4, #0]
 800dde6:	6062      	str	r2, [r4, #4]
 800dde8:	e7d5      	b.n	800dd96 <_sungetc_r+0xc>
 800ddea:	e9c4 320e 	strd	r3, r2, [r4, #56]	; 0x38
 800ddee:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ddf2:	6323      	str	r3, [r4, #48]	; 0x30
 800ddf4:	2303      	movs	r3, #3
 800ddf6:	6363      	str	r3, [r4, #52]	; 0x34
 800ddf8:	4623      	mov	r3, r4
 800ddfa:	f803 5f42 	strb.w	r5, [r3, #66]!
 800ddfe:	6023      	str	r3, [r4, #0]
 800de00:	2301      	movs	r3, #1
 800de02:	e7dc      	b.n	800ddbe <_sungetc_r+0x34>

0800de04 <__ssrefill_r>:
 800de04:	b510      	push	{r4, lr}
 800de06:	460c      	mov	r4, r1
 800de08:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800de0a:	b169      	cbz	r1, 800de28 <__ssrefill_r+0x24>
 800de0c:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800de10:	4299      	cmp	r1, r3
 800de12:	d001      	beq.n	800de18 <__ssrefill_r+0x14>
 800de14:	f7fd ff8a 	bl	800bd2c <_free_r>
 800de18:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800de1a:	6063      	str	r3, [r4, #4]
 800de1c:	2000      	movs	r0, #0
 800de1e:	6320      	str	r0, [r4, #48]	; 0x30
 800de20:	b113      	cbz	r3, 800de28 <__ssrefill_r+0x24>
 800de22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800de24:	6023      	str	r3, [r4, #0]
 800de26:	bd10      	pop	{r4, pc}
 800de28:	6923      	ldr	r3, [r4, #16]
 800de2a:	6023      	str	r3, [r4, #0]
 800de2c:	2300      	movs	r3, #0
 800de2e:	6063      	str	r3, [r4, #4]
 800de30:	89a3      	ldrh	r3, [r4, #12]
 800de32:	f043 0320 	orr.w	r3, r3, #32
 800de36:	81a3      	strh	r3, [r4, #12]
 800de38:	f04f 30ff 	mov.w	r0, #4294967295
 800de3c:	e7f3      	b.n	800de26 <__ssrefill_r+0x22>

0800de3e <_sfread_r>:
 800de3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de42:	461f      	mov	r7, r3
 800de44:	4613      	mov	r3, r2
 800de46:	437b      	muls	r3, r7
 800de48:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800de4a:	4682      	mov	sl, r0
 800de4c:	4688      	mov	r8, r1
 800de4e:	4691      	mov	r9, r2
 800de50:	d027      	beq.n	800dea2 <_sfread_r+0x64>
 800de52:	461e      	mov	r6, r3
 800de54:	e9d4 1500 	ldrd	r1, r5, [r4]
 800de58:	42b5      	cmp	r5, r6
 800de5a:	d30b      	bcc.n	800de74 <_sfread_r+0x36>
 800de5c:	4632      	mov	r2, r6
 800de5e:	4640      	mov	r0, r8
 800de60:	f7fe f87e 	bl	800bf60 <memcpy>
 800de64:	6862      	ldr	r2, [r4, #4]
 800de66:	6821      	ldr	r1, [r4, #0]
 800de68:	1b92      	subs	r2, r2, r6
 800de6a:	4431      	add	r1, r6
 800de6c:	6062      	str	r2, [r4, #4]
 800de6e:	6021      	str	r1, [r4, #0]
 800de70:	463b      	mov	r3, r7
 800de72:	e016      	b.n	800dea2 <_sfread_r+0x64>
 800de74:	462a      	mov	r2, r5
 800de76:	4640      	mov	r0, r8
 800de78:	9301      	str	r3, [sp, #4]
 800de7a:	f7fe f871 	bl	800bf60 <memcpy>
 800de7e:	6822      	ldr	r2, [r4, #0]
 800de80:	2300      	movs	r3, #0
 800de82:	442a      	add	r2, r5
 800de84:	6063      	str	r3, [r4, #4]
 800de86:	6022      	str	r2, [r4, #0]
 800de88:	4621      	mov	r1, r4
 800de8a:	4650      	mov	r0, sl
 800de8c:	f7ff ffba 	bl	800de04 <__ssrefill_r>
 800de90:	44a8      	add	r8, r5
 800de92:	9b01      	ldr	r3, [sp, #4]
 800de94:	eba6 0b05 	sub.w	fp, r6, r5
 800de98:	b138      	cbz	r0, 800deaa <_sfread_r+0x6c>
 800de9a:	18e9      	adds	r1, r5, r3
 800de9c:	1b89      	subs	r1, r1, r6
 800de9e:	fbb1 f3f9 	udiv	r3, r1, r9
 800dea2:	4618      	mov	r0, r3
 800dea4:	b003      	add	sp, #12
 800dea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deaa:	465e      	mov	r6, fp
 800deac:	e7d2      	b.n	800de54 <_sfread_r+0x16>

0800deae <__submore>:
 800deae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deb2:	460c      	mov	r4, r1
 800deb4:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800deb6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800deba:	4299      	cmp	r1, r3
 800debc:	d11d      	bne.n	800defa <__submore+0x4c>
 800debe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800dec2:	f7fa f90b 	bl	80080dc <_malloc_r>
 800dec6:	b918      	cbnz	r0, 800ded0 <__submore+0x22>
 800dec8:	f04f 30ff 	mov.w	r0, #4294967295
 800decc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ded0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ded4:	6363      	str	r3, [r4, #52]	; 0x34
 800ded6:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800deda:	6320      	str	r0, [r4, #48]	; 0x30
 800dedc:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800dee0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800dee4:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800dee8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800deec:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800def0:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800def4:	6020      	str	r0, [r4, #0]
 800def6:	2000      	movs	r0, #0
 800def8:	e7e8      	b.n	800decc <__submore+0x1e>
 800defa:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800defc:	0077      	lsls	r7, r6, #1
 800defe:	463a      	mov	r2, r7
 800df00:	f7fe fcca 	bl	800c898 <_realloc_r>
 800df04:	4605      	mov	r5, r0
 800df06:	2800      	cmp	r0, #0
 800df08:	d0de      	beq.n	800dec8 <__submore+0x1a>
 800df0a:	eb00 0806 	add.w	r8, r0, r6
 800df0e:	4601      	mov	r1, r0
 800df10:	4632      	mov	r2, r6
 800df12:	4640      	mov	r0, r8
 800df14:	f7fe f824 	bl	800bf60 <memcpy>
 800df18:	e9c4 570c 	strd	r5, r7, [r4, #48]	; 0x30
 800df1c:	f8c4 8000 	str.w	r8, [r4]
 800df20:	e7e9      	b.n	800def6 <__submore+0x48>

0800df22 <__ascii_wctomb>:
 800df22:	b149      	cbz	r1, 800df38 <__ascii_wctomb+0x16>
 800df24:	2aff      	cmp	r2, #255	; 0xff
 800df26:	bf85      	ittet	hi
 800df28:	238a      	movhi	r3, #138	; 0x8a
 800df2a:	6003      	strhi	r3, [r0, #0]
 800df2c:	700a      	strbls	r2, [r1, #0]
 800df2e:	f04f 30ff 	movhi.w	r0, #4294967295
 800df32:	bf98      	it	ls
 800df34:	2001      	movls	r0, #1
 800df36:	4770      	bx	lr
 800df38:	4608      	mov	r0, r1
 800df3a:	4770      	bx	lr

0800df3c <__register_exitproc>:
 800df3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df40:	f8df a078 	ldr.w	sl, [pc, #120]	; 800dfbc <__register_exitproc+0x80>
 800df44:	4606      	mov	r6, r0
 800df46:	f8da 0000 	ldr.w	r0, [sl]
 800df4a:	4698      	mov	r8, r3
 800df4c:	460f      	mov	r7, r1
 800df4e:	4691      	mov	r9, r2
 800df50:	f7fd ffc6 	bl	800bee0 <__retarget_lock_acquire_recursive>
 800df54:	4b18      	ldr	r3, [pc, #96]	; (800dfb8 <__register_exitproc+0x7c>)
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800df5c:	b91c      	cbnz	r4, 800df66 <__register_exitproc+0x2a>
 800df5e:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800df62:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800df66:	6865      	ldr	r5, [r4, #4]
 800df68:	f8da 0000 	ldr.w	r0, [sl]
 800df6c:	2d1f      	cmp	r5, #31
 800df6e:	dd05      	ble.n	800df7c <__register_exitproc+0x40>
 800df70:	f7fd ffb7 	bl	800bee2 <__retarget_lock_release_recursive>
 800df74:	f04f 30ff 	mov.w	r0, #4294967295
 800df78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df7c:	b19e      	cbz	r6, 800dfa6 <__register_exitproc+0x6a>
 800df7e:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800df82:	2201      	movs	r2, #1
 800df84:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800df88:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800df8c:	40aa      	lsls	r2, r5
 800df8e:	4313      	orrs	r3, r2
 800df90:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800df94:	2e02      	cmp	r6, #2
 800df96:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800df9a:	bf02      	ittt	eq
 800df9c:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800dfa0:	4313      	orreq	r3, r2
 800dfa2:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800dfa6:	1c6b      	adds	r3, r5, #1
 800dfa8:	3502      	adds	r5, #2
 800dfaa:	6063      	str	r3, [r4, #4]
 800dfac:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800dfb0:	f7fd ff97 	bl	800bee2 <__retarget_lock_release_recursive>
 800dfb4:	2000      	movs	r0, #0
 800dfb6:	e7df      	b.n	800df78 <__register_exitproc+0x3c>
 800dfb8:	0800fef4 	.word	0x0800fef4
 800dfbc:	20000850 	.word	0x20000850

0800dfc0 <__assert_func>:
 800dfc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dfc2:	4614      	mov	r4, r2
 800dfc4:	461a      	mov	r2, r3
 800dfc6:	4b09      	ldr	r3, [pc, #36]	; (800dfec <__assert_func+0x2c>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	4605      	mov	r5, r0
 800dfcc:	68d8      	ldr	r0, [r3, #12]
 800dfce:	b14c      	cbz	r4, 800dfe4 <__assert_func+0x24>
 800dfd0:	4b07      	ldr	r3, [pc, #28]	; (800dff0 <__assert_func+0x30>)
 800dfd2:	9100      	str	r1, [sp, #0]
 800dfd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dfd8:	4906      	ldr	r1, [pc, #24]	; (800dff4 <__assert_func+0x34>)
 800dfda:	462b      	mov	r3, r5
 800dfdc:	f000 f966 	bl	800e2ac <fiprintf>
 800dfe0:	f001 fa86 	bl	800f4f0 <abort>
 800dfe4:	4b04      	ldr	r3, [pc, #16]	; (800dff8 <__assert_func+0x38>)
 800dfe6:	461c      	mov	r4, r3
 800dfe8:	e7f3      	b.n	800dfd2 <__assert_func+0x12>
 800dfea:	bf00      	nop
 800dfec:	20000010 	.word	0x20000010
 800dff0:	080102a8 	.word	0x080102a8
 800dff4:	080102b5 	.word	0x080102b5
 800dff8:	080102e3 	.word	0x080102e3

0800dffc <_calloc_r>:
 800dffc:	b538      	push	{r3, r4, r5, lr}
 800dffe:	fba1 1502 	umull	r1, r5, r1, r2
 800e002:	b92d      	cbnz	r5, 800e010 <_calloc_r+0x14>
 800e004:	f7fa f86a 	bl	80080dc <_malloc_r>
 800e008:	4604      	mov	r4, r0
 800e00a:	b938      	cbnz	r0, 800e01c <_calloc_r+0x20>
 800e00c:	4620      	mov	r0, r4
 800e00e:	bd38      	pop	{r3, r4, r5, pc}
 800e010:	f7fa f82a 	bl	8008068 <__errno>
 800e014:	230c      	movs	r3, #12
 800e016:	6003      	str	r3, [r0, #0]
 800e018:	2400      	movs	r4, #0
 800e01a:	e7f7      	b.n	800e00c <_calloc_r+0x10>
 800e01c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e020:	f022 0203 	bic.w	r2, r2, #3
 800e024:	3a04      	subs	r2, #4
 800e026:	2a24      	cmp	r2, #36	; 0x24
 800e028:	d819      	bhi.n	800e05e <_calloc_r+0x62>
 800e02a:	2a13      	cmp	r2, #19
 800e02c:	d915      	bls.n	800e05a <_calloc_r+0x5e>
 800e02e:	2a1b      	cmp	r2, #27
 800e030:	e9c0 5500 	strd	r5, r5, [r0]
 800e034:	d806      	bhi.n	800e044 <_calloc_r+0x48>
 800e036:	f100 0308 	add.w	r3, r0, #8
 800e03a:	2200      	movs	r2, #0
 800e03c:	e9c3 2200 	strd	r2, r2, [r3]
 800e040:	609a      	str	r2, [r3, #8]
 800e042:	e7e3      	b.n	800e00c <_calloc_r+0x10>
 800e044:	2a24      	cmp	r2, #36	; 0x24
 800e046:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800e04a:	bf11      	iteee	ne
 800e04c:	f100 0310 	addne.w	r3, r0, #16
 800e050:	6105      	streq	r5, [r0, #16]
 800e052:	f100 0318 	addeq.w	r3, r0, #24
 800e056:	6145      	streq	r5, [r0, #20]
 800e058:	e7ef      	b.n	800e03a <_calloc_r+0x3e>
 800e05a:	4603      	mov	r3, r0
 800e05c:	e7ed      	b.n	800e03a <_calloc_r+0x3e>
 800e05e:	4629      	mov	r1, r5
 800e060:	f7fa fa78 	bl	8008554 <memset>
 800e064:	e7d2      	b.n	800e00c <_calloc_r+0x10>
	...

0800e068 <__sflush_r>:
 800e068:	898b      	ldrh	r3, [r1, #12]
 800e06a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e06e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e072:	4605      	mov	r5, r0
 800e074:	0718      	lsls	r0, r3, #28
 800e076:	460c      	mov	r4, r1
 800e078:	d45f      	bmi.n	800e13a <__sflush_r+0xd2>
 800e07a:	684b      	ldr	r3, [r1, #4]
 800e07c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e080:	2b00      	cmp	r3, #0
 800e082:	818a      	strh	r2, [r1, #12]
 800e084:	dc05      	bgt.n	800e092 <__sflush_r+0x2a>
 800e086:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800e088:	2b00      	cmp	r3, #0
 800e08a:	dc02      	bgt.n	800e092 <__sflush_r+0x2a>
 800e08c:	2000      	movs	r0, #0
 800e08e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e092:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e094:	2e00      	cmp	r6, #0
 800e096:	d0f9      	beq.n	800e08c <__sflush_r+0x24>
 800e098:	2300      	movs	r3, #0
 800e09a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e09e:	682f      	ldr	r7, [r5, #0]
 800e0a0:	602b      	str	r3, [r5, #0]
 800e0a2:	d036      	beq.n	800e112 <__sflush_r+0xaa>
 800e0a4:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800e0a6:	89a3      	ldrh	r3, [r4, #12]
 800e0a8:	075a      	lsls	r2, r3, #29
 800e0aa:	d505      	bpl.n	800e0b8 <__sflush_r+0x50>
 800e0ac:	6863      	ldr	r3, [r4, #4]
 800e0ae:	1ac0      	subs	r0, r0, r3
 800e0b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e0b2:	b10b      	cbz	r3, 800e0b8 <__sflush_r+0x50>
 800e0b4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e0b6:	1ac0      	subs	r0, r0, r3
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	4602      	mov	r2, r0
 800e0bc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e0be:	69e1      	ldr	r1, [r4, #28]
 800e0c0:	4628      	mov	r0, r5
 800e0c2:	47b0      	blx	r6
 800e0c4:	1c43      	adds	r3, r0, #1
 800e0c6:	89a3      	ldrh	r3, [r4, #12]
 800e0c8:	d106      	bne.n	800e0d8 <__sflush_r+0x70>
 800e0ca:	6829      	ldr	r1, [r5, #0]
 800e0cc:	291d      	cmp	r1, #29
 800e0ce:	d830      	bhi.n	800e132 <__sflush_r+0xca>
 800e0d0:	4a2b      	ldr	r2, [pc, #172]	; (800e180 <__sflush_r+0x118>)
 800e0d2:	40ca      	lsrs	r2, r1
 800e0d4:	07d6      	lsls	r6, r2, #31
 800e0d6:	d52c      	bpl.n	800e132 <__sflush_r+0xca>
 800e0d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e0dc:	b21b      	sxth	r3, r3
 800e0de:	2200      	movs	r2, #0
 800e0e0:	6062      	str	r2, [r4, #4]
 800e0e2:	04d9      	lsls	r1, r3, #19
 800e0e4:	6922      	ldr	r2, [r4, #16]
 800e0e6:	81a3      	strh	r3, [r4, #12]
 800e0e8:	6022      	str	r2, [r4, #0]
 800e0ea:	d504      	bpl.n	800e0f6 <__sflush_r+0x8e>
 800e0ec:	1c42      	adds	r2, r0, #1
 800e0ee:	d101      	bne.n	800e0f4 <__sflush_r+0x8c>
 800e0f0:	682b      	ldr	r3, [r5, #0]
 800e0f2:	b903      	cbnz	r3, 800e0f6 <__sflush_r+0x8e>
 800e0f4:	6520      	str	r0, [r4, #80]	; 0x50
 800e0f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e0f8:	602f      	str	r7, [r5, #0]
 800e0fa:	2900      	cmp	r1, #0
 800e0fc:	d0c6      	beq.n	800e08c <__sflush_r+0x24>
 800e0fe:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800e102:	4299      	cmp	r1, r3
 800e104:	d002      	beq.n	800e10c <__sflush_r+0xa4>
 800e106:	4628      	mov	r0, r5
 800e108:	f7fd fe10 	bl	800bd2c <_free_r>
 800e10c:	2000      	movs	r0, #0
 800e10e:	6320      	str	r0, [r4, #48]	; 0x30
 800e110:	e7bd      	b.n	800e08e <__sflush_r+0x26>
 800e112:	69e1      	ldr	r1, [r4, #28]
 800e114:	2301      	movs	r3, #1
 800e116:	4628      	mov	r0, r5
 800e118:	47b0      	blx	r6
 800e11a:	1c41      	adds	r1, r0, #1
 800e11c:	d1c3      	bne.n	800e0a6 <__sflush_r+0x3e>
 800e11e:	682b      	ldr	r3, [r5, #0]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d0c0      	beq.n	800e0a6 <__sflush_r+0x3e>
 800e124:	2b1d      	cmp	r3, #29
 800e126:	d001      	beq.n	800e12c <__sflush_r+0xc4>
 800e128:	2b16      	cmp	r3, #22
 800e12a:	d101      	bne.n	800e130 <__sflush_r+0xc8>
 800e12c:	602f      	str	r7, [r5, #0]
 800e12e:	e7ad      	b.n	800e08c <__sflush_r+0x24>
 800e130:	89a3      	ldrh	r3, [r4, #12]
 800e132:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e136:	81a3      	strh	r3, [r4, #12]
 800e138:	e7a9      	b.n	800e08e <__sflush_r+0x26>
 800e13a:	690f      	ldr	r7, [r1, #16]
 800e13c:	2f00      	cmp	r7, #0
 800e13e:	d0a5      	beq.n	800e08c <__sflush_r+0x24>
 800e140:	079b      	lsls	r3, r3, #30
 800e142:	680e      	ldr	r6, [r1, #0]
 800e144:	bf08      	it	eq
 800e146:	694b      	ldreq	r3, [r1, #20]
 800e148:	600f      	str	r7, [r1, #0]
 800e14a:	bf18      	it	ne
 800e14c:	2300      	movne	r3, #0
 800e14e:	eba6 0807 	sub.w	r8, r6, r7
 800e152:	608b      	str	r3, [r1, #8]
 800e154:	f1b8 0f00 	cmp.w	r8, #0
 800e158:	dd98      	ble.n	800e08c <__sflush_r+0x24>
 800e15a:	69e1      	ldr	r1, [r4, #28]
 800e15c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e15e:	4643      	mov	r3, r8
 800e160:	463a      	mov	r2, r7
 800e162:	4628      	mov	r0, r5
 800e164:	47b0      	blx	r6
 800e166:	2800      	cmp	r0, #0
 800e168:	dc06      	bgt.n	800e178 <__sflush_r+0x110>
 800e16a:	89a3      	ldrh	r3, [r4, #12]
 800e16c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e170:	81a3      	strh	r3, [r4, #12]
 800e172:	f04f 30ff 	mov.w	r0, #4294967295
 800e176:	e78a      	b.n	800e08e <__sflush_r+0x26>
 800e178:	4407      	add	r7, r0
 800e17a:	eba8 0800 	sub.w	r8, r8, r0
 800e17e:	e7e9      	b.n	800e154 <__sflush_r+0xec>
 800e180:	20400001 	.word	0x20400001

0800e184 <_fflush_r>:
 800e184:	b538      	push	{r3, r4, r5, lr}
 800e186:	460c      	mov	r4, r1
 800e188:	4605      	mov	r5, r0
 800e18a:	b118      	cbz	r0, 800e194 <_fflush_r+0x10>
 800e18c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e18e:	b90b      	cbnz	r3, 800e194 <_fflush_r+0x10>
 800e190:	f000 f864 	bl	800e25c <__sinit>
 800e194:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e198:	b1bb      	cbz	r3, 800e1ca <_fflush_r+0x46>
 800e19a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e19c:	07d0      	lsls	r0, r2, #31
 800e19e:	d404      	bmi.n	800e1aa <_fflush_r+0x26>
 800e1a0:	0599      	lsls	r1, r3, #22
 800e1a2:	d402      	bmi.n	800e1aa <_fflush_r+0x26>
 800e1a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e1a6:	f7fd fe9b 	bl	800bee0 <__retarget_lock_acquire_recursive>
 800e1aa:	4628      	mov	r0, r5
 800e1ac:	4621      	mov	r1, r4
 800e1ae:	f7ff ff5b 	bl	800e068 <__sflush_r>
 800e1b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e1b4:	07da      	lsls	r2, r3, #31
 800e1b6:	4605      	mov	r5, r0
 800e1b8:	d405      	bmi.n	800e1c6 <_fflush_r+0x42>
 800e1ba:	89a3      	ldrh	r3, [r4, #12]
 800e1bc:	059b      	lsls	r3, r3, #22
 800e1be:	d402      	bmi.n	800e1c6 <_fflush_r+0x42>
 800e1c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e1c2:	f7fd fe8e 	bl	800bee2 <__retarget_lock_release_recursive>
 800e1c6:	4628      	mov	r0, r5
 800e1c8:	bd38      	pop	{r3, r4, r5, pc}
 800e1ca:	461d      	mov	r5, r3
 800e1cc:	e7fb      	b.n	800e1c6 <_fflush_r+0x42>
	...

0800e1d0 <std>:
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	b510      	push	{r4, lr}
 800e1d4:	4604      	mov	r4, r0
 800e1d6:	e9c0 3300 	strd	r3, r3, [r0]
 800e1da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e1de:	6083      	str	r3, [r0, #8]
 800e1e0:	8181      	strh	r1, [r0, #12]
 800e1e2:	6643      	str	r3, [r0, #100]	; 0x64
 800e1e4:	81c2      	strh	r2, [r0, #14]
 800e1e6:	6183      	str	r3, [r0, #24]
 800e1e8:	4619      	mov	r1, r3
 800e1ea:	2208      	movs	r2, #8
 800e1ec:	305c      	adds	r0, #92	; 0x5c
 800e1ee:	f7fa f9b1 	bl	8008554 <memset>
 800e1f2:	4b07      	ldr	r3, [pc, #28]	; (800e210 <std+0x40>)
 800e1f4:	6223      	str	r3, [r4, #32]
 800e1f6:	4b07      	ldr	r3, [pc, #28]	; (800e214 <std+0x44>)
 800e1f8:	6263      	str	r3, [r4, #36]	; 0x24
 800e1fa:	4b07      	ldr	r3, [pc, #28]	; (800e218 <std+0x48>)
 800e1fc:	62a3      	str	r3, [r4, #40]	; 0x28
 800e1fe:	4b07      	ldr	r3, [pc, #28]	; (800e21c <std+0x4c>)
 800e200:	61e4      	str	r4, [r4, #28]
 800e202:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e204:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e20c:	f7fd be66 	b.w	800bedc <__retarget_lock_init_recursive>
 800e210:	08008635 	.word	0x08008635
 800e214:	0800865b 	.word	0x0800865b
 800e218:	08008693 	.word	0x08008693
 800e21c:	080086b7 	.word	0x080086b7

0800e220 <_cleanup_r>:
 800e220:	4901      	ldr	r1, [pc, #4]	; (800e228 <_cleanup_r+0x8>)
 800e222:	f000 b855 	b.w	800e2d0 <_fwalk_reent>
 800e226:	bf00      	nop
 800e228:	0800f4ff 	.word	0x0800f4ff

0800e22c <__sfp_lock_acquire>:
 800e22c:	4801      	ldr	r0, [pc, #4]	; (800e234 <__sfp_lock_acquire+0x8>)
 800e22e:	f7fd be57 	b.w	800bee0 <__retarget_lock_acquire_recursive>
 800e232:	bf00      	nop
 800e234:	2000119e 	.word	0x2000119e

0800e238 <__sfp_lock_release>:
 800e238:	4801      	ldr	r0, [pc, #4]	; (800e240 <__sfp_lock_release+0x8>)
 800e23a:	f7fd be52 	b.w	800bee2 <__retarget_lock_release_recursive>
 800e23e:	bf00      	nop
 800e240:	2000119e 	.word	0x2000119e

0800e244 <__sinit_lock_acquire>:
 800e244:	4801      	ldr	r0, [pc, #4]	; (800e24c <__sinit_lock_acquire+0x8>)
 800e246:	f7fd be4b 	b.w	800bee0 <__retarget_lock_acquire_recursive>
 800e24a:	bf00      	nop
 800e24c:	2000119f 	.word	0x2000119f

0800e250 <__sinit_lock_release>:
 800e250:	4801      	ldr	r0, [pc, #4]	; (800e258 <__sinit_lock_release+0x8>)
 800e252:	f7fd be46 	b.w	800bee2 <__retarget_lock_release_recursive>
 800e256:	bf00      	nop
 800e258:	2000119f 	.word	0x2000119f

0800e25c <__sinit>:
 800e25c:	b510      	push	{r4, lr}
 800e25e:	4604      	mov	r4, r0
 800e260:	f7ff fff0 	bl	800e244 <__sinit_lock_acquire>
 800e264:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800e266:	b11a      	cbz	r2, 800e270 <__sinit+0x14>
 800e268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e26c:	f7ff bff0 	b.w	800e250 <__sinit_lock_release>
 800e270:	4b0d      	ldr	r3, [pc, #52]	; (800e2a8 <__sinit+0x4c>)
 800e272:	63e3      	str	r3, [r4, #60]	; 0x3c
 800e274:	2303      	movs	r3, #3
 800e276:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800e27a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800e27e:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800e282:	6860      	ldr	r0, [r4, #4]
 800e284:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800e288:	2104      	movs	r1, #4
 800e28a:	f7ff ffa1 	bl	800e1d0 <std>
 800e28e:	68a0      	ldr	r0, [r4, #8]
 800e290:	2201      	movs	r2, #1
 800e292:	2109      	movs	r1, #9
 800e294:	f7ff ff9c 	bl	800e1d0 <std>
 800e298:	68e0      	ldr	r0, [r4, #12]
 800e29a:	2202      	movs	r2, #2
 800e29c:	2112      	movs	r1, #18
 800e29e:	f7ff ff97 	bl	800e1d0 <std>
 800e2a2:	2301      	movs	r3, #1
 800e2a4:	63a3      	str	r3, [r4, #56]	; 0x38
 800e2a6:	e7df      	b.n	800e268 <__sinit+0xc>
 800e2a8:	0800e221 	.word	0x0800e221

0800e2ac <fiprintf>:
 800e2ac:	b40e      	push	{r1, r2, r3}
 800e2ae:	b503      	push	{r0, r1, lr}
 800e2b0:	4601      	mov	r1, r0
 800e2b2:	ab03      	add	r3, sp, #12
 800e2b4:	4805      	ldr	r0, [pc, #20]	; (800e2cc <fiprintf+0x20>)
 800e2b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e2ba:	6800      	ldr	r0, [r0, #0]
 800e2bc:	9301      	str	r3, [sp, #4]
 800e2be:	f000 fbe9 	bl	800ea94 <_vfiprintf_r>
 800e2c2:	b002      	add	sp, #8
 800e2c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e2c8:	b003      	add	sp, #12
 800e2ca:	4770      	bx	lr
 800e2cc:	20000010 	.word	0x20000010

0800e2d0 <_fwalk_reent>:
 800e2d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2d4:	4606      	mov	r6, r0
 800e2d6:	4688      	mov	r8, r1
 800e2d8:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800e2dc:	2700      	movs	r7, #0
 800e2de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e2e2:	f1b9 0901 	subs.w	r9, r9, #1
 800e2e6:	d505      	bpl.n	800e2f4 <_fwalk_reent+0x24>
 800e2e8:	6824      	ldr	r4, [r4, #0]
 800e2ea:	2c00      	cmp	r4, #0
 800e2ec:	d1f7      	bne.n	800e2de <_fwalk_reent+0xe>
 800e2ee:	4638      	mov	r0, r7
 800e2f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2f4:	89ab      	ldrh	r3, [r5, #12]
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d907      	bls.n	800e30a <_fwalk_reent+0x3a>
 800e2fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e2fe:	3301      	adds	r3, #1
 800e300:	d003      	beq.n	800e30a <_fwalk_reent+0x3a>
 800e302:	4629      	mov	r1, r5
 800e304:	4630      	mov	r0, r6
 800e306:	47c0      	blx	r8
 800e308:	4307      	orrs	r7, r0
 800e30a:	3568      	adds	r5, #104	; 0x68
 800e30c:	e7e9      	b.n	800e2e2 <_fwalk_reent+0x12>

0800e30e <rshift>:
 800e30e:	6903      	ldr	r3, [r0, #16]
 800e310:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e314:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e318:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e31c:	f100 0414 	add.w	r4, r0, #20
 800e320:	dd45      	ble.n	800e3ae <rshift+0xa0>
 800e322:	f011 011f 	ands.w	r1, r1, #31
 800e326:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e32a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e32e:	d10c      	bne.n	800e34a <rshift+0x3c>
 800e330:	f100 0710 	add.w	r7, r0, #16
 800e334:	4629      	mov	r1, r5
 800e336:	42b1      	cmp	r1, r6
 800e338:	d334      	bcc.n	800e3a4 <rshift+0x96>
 800e33a:	1a9b      	subs	r3, r3, r2
 800e33c:	009b      	lsls	r3, r3, #2
 800e33e:	1eea      	subs	r2, r5, #3
 800e340:	4296      	cmp	r6, r2
 800e342:	bf38      	it	cc
 800e344:	2300      	movcc	r3, #0
 800e346:	4423      	add	r3, r4
 800e348:	e015      	b.n	800e376 <rshift+0x68>
 800e34a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e34e:	f1c1 0820 	rsb	r8, r1, #32
 800e352:	40cf      	lsrs	r7, r1
 800e354:	f105 0e04 	add.w	lr, r5, #4
 800e358:	46a1      	mov	r9, r4
 800e35a:	4576      	cmp	r6, lr
 800e35c:	46f4      	mov	ip, lr
 800e35e:	d815      	bhi.n	800e38c <rshift+0x7e>
 800e360:	1a9a      	subs	r2, r3, r2
 800e362:	0092      	lsls	r2, r2, #2
 800e364:	3a04      	subs	r2, #4
 800e366:	3501      	adds	r5, #1
 800e368:	42ae      	cmp	r6, r5
 800e36a:	bf38      	it	cc
 800e36c:	2200      	movcc	r2, #0
 800e36e:	18a3      	adds	r3, r4, r2
 800e370:	50a7      	str	r7, [r4, r2]
 800e372:	b107      	cbz	r7, 800e376 <rshift+0x68>
 800e374:	3304      	adds	r3, #4
 800e376:	1b1a      	subs	r2, r3, r4
 800e378:	42a3      	cmp	r3, r4
 800e37a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e37e:	bf08      	it	eq
 800e380:	2300      	moveq	r3, #0
 800e382:	6102      	str	r2, [r0, #16]
 800e384:	bf08      	it	eq
 800e386:	6143      	streq	r3, [r0, #20]
 800e388:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e38c:	f8dc c000 	ldr.w	ip, [ip]
 800e390:	fa0c fc08 	lsl.w	ip, ip, r8
 800e394:	ea4c 0707 	orr.w	r7, ip, r7
 800e398:	f849 7b04 	str.w	r7, [r9], #4
 800e39c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e3a0:	40cf      	lsrs	r7, r1
 800e3a2:	e7da      	b.n	800e35a <rshift+0x4c>
 800e3a4:	f851 cb04 	ldr.w	ip, [r1], #4
 800e3a8:	f847 cf04 	str.w	ip, [r7, #4]!
 800e3ac:	e7c3      	b.n	800e336 <rshift+0x28>
 800e3ae:	4623      	mov	r3, r4
 800e3b0:	e7e1      	b.n	800e376 <rshift+0x68>

0800e3b2 <__hexdig_fun>:
 800e3b2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e3b6:	2b09      	cmp	r3, #9
 800e3b8:	d802      	bhi.n	800e3c0 <__hexdig_fun+0xe>
 800e3ba:	3820      	subs	r0, #32
 800e3bc:	b2c0      	uxtb	r0, r0
 800e3be:	4770      	bx	lr
 800e3c0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e3c4:	2b05      	cmp	r3, #5
 800e3c6:	d801      	bhi.n	800e3cc <__hexdig_fun+0x1a>
 800e3c8:	3847      	subs	r0, #71	; 0x47
 800e3ca:	e7f7      	b.n	800e3bc <__hexdig_fun+0xa>
 800e3cc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e3d0:	2b05      	cmp	r3, #5
 800e3d2:	d801      	bhi.n	800e3d8 <__hexdig_fun+0x26>
 800e3d4:	3827      	subs	r0, #39	; 0x27
 800e3d6:	e7f1      	b.n	800e3bc <__hexdig_fun+0xa>
 800e3d8:	2000      	movs	r0, #0
 800e3da:	4770      	bx	lr

0800e3dc <__gethex>:
 800e3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3e0:	ed2d 8b02 	vpush	{d8}
 800e3e4:	b089      	sub	sp, #36	; 0x24
 800e3e6:	ee08 0a10 	vmov	s16, r0
 800e3ea:	9304      	str	r3, [sp, #16]
 800e3ec:	4bb4      	ldr	r3, [pc, #720]	; (800e6c0 <__gethex+0x2e4>)
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	9301      	str	r3, [sp, #4]
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	468b      	mov	fp, r1
 800e3f6:	4690      	mov	r8, r2
 800e3f8:	f7f1 fef2 	bl	80001e0 <strlen>
 800e3fc:	9b01      	ldr	r3, [sp, #4]
 800e3fe:	f8db 2000 	ldr.w	r2, [fp]
 800e402:	4403      	add	r3, r0
 800e404:	4682      	mov	sl, r0
 800e406:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e40a:	9305      	str	r3, [sp, #20]
 800e40c:	1c93      	adds	r3, r2, #2
 800e40e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e412:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e416:	32fe      	adds	r2, #254	; 0xfe
 800e418:	18d1      	adds	r1, r2, r3
 800e41a:	461f      	mov	r7, r3
 800e41c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e420:	9100      	str	r1, [sp, #0]
 800e422:	2830      	cmp	r0, #48	; 0x30
 800e424:	d0f8      	beq.n	800e418 <__gethex+0x3c>
 800e426:	f7ff ffc4 	bl	800e3b2 <__hexdig_fun>
 800e42a:	4604      	mov	r4, r0
 800e42c:	2800      	cmp	r0, #0
 800e42e:	d13a      	bne.n	800e4a6 <__gethex+0xca>
 800e430:	9901      	ldr	r1, [sp, #4]
 800e432:	4652      	mov	r2, sl
 800e434:	4638      	mov	r0, r7
 800e436:	f7fa f942 	bl	80086be <strncmp>
 800e43a:	4605      	mov	r5, r0
 800e43c:	2800      	cmp	r0, #0
 800e43e:	d168      	bne.n	800e512 <__gethex+0x136>
 800e440:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e444:	eb07 060a 	add.w	r6, r7, sl
 800e448:	f7ff ffb3 	bl	800e3b2 <__hexdig_fun>
 800e44c:	2800      	cmp	r0, #0
 800e44e:	d062      	beq.n	800e516 <__gethex+0x13a>
 800e450:	4633      	mov	r3, r6
 800e452:	7818      	ldrb	r0, [r3, #0]
 800e454:	2830      	cmp	r0, #48	; 0x30
 800e456:	461f      	mov	r7, r3
 800e458:	f103 0301 	add.w	r3, r3, #1
 800e45c:	d0f9      	beq.n	800e452 <__gethex+0x76>
 800e45e:	f7ff ffa8 	bl	800e3b2 <__hexdig_fun>
 800e462:	2301      	movs	r3, #1
 800e464:	fab0 f480 	clz	r4, r0
 800e468:	0964      	lsrs	r4, r4, #5
 800e46a:	4635      	mov	r5, r6
 800e46c:	9300      	str	r3, [sp, #0]
 800e46e:	463a      	mov	r2, r7
 800e470:	4616      	mov	r6, r2
 800e472:	3201      	adds	r2, #1
 800e474:	7830      	ldrb	r0, [r6, #0]
 800e476:	f7ff ff9c 	bl	800e3b2 <__hexdig_fun>
 800e47a:	2800      	cmp	r0, #0
 800e47c:	d1f8      	bne.n	800e470 <__gethex+0x94>
 800e47e:	9901      	ldr	r1, [sp, #4]
 800e480:	4652      	mov	r2, sl
 800e482:	4630      	mov	r0, r6
 800e484:	f7fa f91b 	bl	80086be <strncmp>
 800e488:	b980      	cbnz	r0, 800e4ac <__gethex+0xd0>
 800e48a:	b94d      	cbnz	r5, 800e4a0 <__gethex+0xc4>
 800e48c:	eb06 050a 	add.w	r5, r6, sl
 800e490:	462a      	mov	r2, r5
 800e492:	4616      	mov	r6, r2
 800e494:	3201      	adds	r2, #1
 800e496:	7830      	ldrb	r0, [r6, #0]
 800e498:	f7ff ff8b 	bl	800e3b2 <__hexdig_fun>
 800e49c:	2800      	cmp	r0, #0
 800e49e:	d1f8      	bne.n	800e492 <__gethex+0xb6>
 800e4a0:	1bad      	subs	r5, r5, r6
 800e4a2:	00ad      	lsls	r5, r5, #2
 800e4a4:	e004      	b.n	800e4b0 <__gethex+0xd4>
 800e4a6:	2400      	movs	r4, #0
 800e4a8:	4625      	mov	r5, r4
 800e4aa:	e7e0      	b.n	800e46e <__gethex+0x92>
 800e4ac:	2d00      	cmp	r5, #0
 800e4ae:	d1f7      	bne.n	800e4a0 <__gethex+0xc4>
 800e4b0:	7833      	ldrb	r3, [r6, #0]
 800e4b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e4b6:	2b50      	cmp	r3, #80	; 0x50
 800e4b8:	d13b      	bne.n	800e532 <__gethex+0x156>
 800e4ba:	7873      	ldrb	r3, [r6, #1]
 800e4bc:	2b2b      	cmp	r3, #43	; 0x2b
 800e4be:	d02c      	beq.n	800e51a <__gethex+0x13e>
 800e4c0:	2b2d      	cmp	r3, #45	; 0x2d
 800e4c2:	d02e      	beq.n	800e522 <__gethex+0x146>
 800e4c4:	1c71      	adds	r1, r6, #1
 800e4c6:	f04f 0900 	mov.w	r9, #0
 800e4ca:	7808      	ldrb	r0, [r1, #0]
 800e4cc:	f7ff ff71 	bl	800e3b2 <__hexdig_fun>
 800e4d0:	1e43      	subs	r3, r0, #1
 800e4d2:	b2db      	uxtb	r3, r3
 800e4d4:	2b18      	cmp	r3, #24
 800e4d6:	d82c      	bhi.n	800e532 <__gethex+0x156>
 800e4d8:	f1a0 0210 	sub.w	r2, r0, #16
 800e4dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e4e0:	f7ff ff67 	bl	800e3b2 <__hexdig_fun>
 800e4e4:	1e43      	subs	r3, r0, #1
 800e4e6:	b2db      	uxtb	r3, r3
 800e4e8:	2b18      	cmp	r3, #24
 800e4ea:	d91d      	bls.n	800e528 <__gethex+0x14c>
 800e4ec:	f1b9 0f00 	cmp.w	r9, #0
 800e4f0:	d000      	beq.n	800e4f4 <__gethex+0x118>
 800e4f2:	4252      	negs	r2, r2
 800e4f4:	4415      	add	r5, r2
 800e4f6:	f8cb 1000 	str.w	r1, [fp]
 800e4fa:	b1e4      	cbz	r4, 800e536 <__gethex+0x15a>
 800e4fc:	9b00      	ldr	r3, [sp, #0]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	bf14      	ite	ne
 800e502:	2700      	movne	r7, #0
 800e504:	2706      	moveq	r7, #6
 800e506:	4638      	mov	r0, r7
 800e508:	b009      	add	sp, #36	; 0x24
 800e50a:	ecbd 8b02 	vpop	{d8}
 800e50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e512:	463e      	mov	r6, r7
 800e514:	4625      	mov	r5, r4
 800e516:	2401      	movs	r4, #1
 800e518:	e7ca      	b.n	800e4b0 <__gethex+0xd4>
 800e51a:	f04f 0900 	mov.w	r9, #0
 800e51e:	1cb1      	adds	r1, r6, #2
 800e520:	e7d3      	b.n	800e4ca <__gethex+0xee>
 800e522:	f04f 0901 	mov.w	r9, #1
 800e526:	e7fa      	b.n	800e51e <__gethex+0x142>
 800e528:	230a      	movs	r3, #10
 800e52a:	fb03 0202 	mla	r2, r3, r2, r0
 800e52e:	3a10      	subs	r2, #16
 800e530:	e7d4      	b.n	800e4dc <__gethex+0x100>
 800e532:	4631      	mov	r1, r6
 800e534:	e7df      	b.n	800e4f6 <__gethex+0x11a>
 800e536:	1bf3      	subs	r3, r6, r7
 800e538:	3b01      	subs	r3, #1
 800e53a:	4621      	mov	r1, r4
 800e53c:	2b07      	cmp	r3, #7
 800e53e:	dc0b      	bgt.n	800e558 <__gethex+0x17c>
 800e540:	ee18 0a10 	vmov	r0, s16
 800e544:	f7fd fd1a 	bl	800bf7c <_Balloc>
 800e548:	4604      	mov	r4, r0
 800e54a:	b940      	cbnz	r0, 800e55e <__gethex+0x182>
 800e54c:	4b5d      	ldr	r3, [pc, #372]	; (800e6c4 <__gethex+0x2e8>)
 800e54e:	4602      	mov	r2, r0
 800e550:	21de      	movs	r1, #222	; 0xde
 800e552:	485d      	ldr	r0, [pc, #372]	; (800e6c8 <__gethex+0x2ec>)
 800e554:	f7ff fd34 	bl	800dfc0 <__assert_func>
 800e558:	3101      	adds	r1, #1
 800e55a:	105b      	asrs	r3, r3, #1
 800e55c:	e7ee      	b.n	800e53c <__gethex+0x160>
 800e55e:	f100 0914 	add.w	r9, r0, #20
 800e562:	f04f 0b00 	mov.w	fp, #0
 800e566:	f1ca 0301 	rsb	r3, sl, #1
 800e56a:	f8cd 9008 	str.w	r9, [sp, #8]
 800e56e:	f8cd b000 	str.w	fp, [sp]
 800e572:	9306      	str	r3, [sp, #24]
 800e574:	42b7      	cmp	r7, r6
 800e576:	d340      	bcc.n	800e5fa <__gethex+0x21e>
 800e578:	9802      	ldr	r0, [sp, #8]
 800e57a:	9b00      	ldr	r3, [sp, #0]
 800e57c:	f840 3b04 	str.w	r3, [r0], #4
 800e580:	eba0 0009 	sub.w	r0, r0, r9
 800e584:	1080      	asrs	r0, r0, #2
 800e586:	0146      	lsls	r6, r0, #5
 800e588:	6120      	str	r0, [r4, #16]
 800e58a:	4618      	mov	r0, r3
 800e58c:	f7fd fdb4 	bl	800c0f8 <__hi0bits>
 800e590:	1a30      	subs	r0, r6, r0
 800e592:	f8d8 6000 	ldr.w	r6, [r8]
 800e596:	42b0      	cmp	r0, r6
 800e598:	dd63      	ble.n	800e662 <__gethex+0x286>
 800e59a:	1b87      	subs	r7, r0, r6
 800e59c:	4639      	mov	r1, r7
 800e59e:	4620      	mov	r0, r4
 800e5a0:	f7fe f93e 	bl	800c820 <__any_on>
 800e5a4:	4682      	mov	sl, r0
 800e5a6:	b1a8      	cbz	r0, 800e5d4 <__gethex+0x1f8>
 800e5a8:	1e7b      	subs	r3, r7, #1
 800e5aa:	1159      	asrs	r1, r3, #5
 800e5ac:	f003 021f 	and.w	r2, r3, #31
 800e5b0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e5b4:	f04f 0a01 	mov.w	sl, #1
 800e5b8:	fa0a f202 	lsl.w	r2, sl, r2
 800e5bc:	420a      	tst	r2, r1
 800e5be:	d009      	beq.n	800e5d4 <__gethex+0x1f8>
 800e5c0:	4553      	cmp	r3, sl
 800e5c2:	dd05      	ble.n	800e5d0 <__gethex+0x1f4>
 800e5c4:	1eb9      	subs	r1, r7, #2
 800e5c6:	4620      	mov	r0, r4
 800e5c8:	f7fe f92a 	bl	800c820 <__any_on>
 800e5cc:	2800      	cmp	r0, #0
 800e5ce:	d145      	bne.n	800e65c <__gethex+0x280>
 800e5d0:	f04f 0a02 	mov.w	sl, #2
 800e5d4:	4639      	mov	r1, r7
 800e5d6:	4620      	mov	r0, r4
 800e5d8:	f7ff fe99 	bl	800e30e <rshift>
 800e5dc:	443d      	add	r5, r7
 800e5de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e5e2:	42ab      	cmp	r3, r5
 800e5e4:	da4c      	bge.n	800e680 <__gethex+0x2a4>
 800e5e6:	ee18 0a10 	vmov	r0, s16
 800e5ea:	4621      	mov	r1, r4
 800e5ec:	f7fd fceb 	bl	800bfc6 <_Bfree>
 800e5f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	6013      	str	r3, [r2, #0]
 800e5f6:	27a3      	movs	r7, #163	; 0xa3
 800e5f8:	e785      	b.n	800e506 <__gethex+0x12a>
 800e5fa:	1e73      	subs	r3, r6, #1
 800e5fc:	9a05      	ldr	r2, [sp, #20]
 800e5fe:	9303      	str	r3, [sp, #12]
 800e600:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e604:	4293      	cmp	r3, r2
 800e606:	d019      	beq.n	800e63c <__gethex+0x260>
 800e608:	f1bb 0f20 	cmp.w	fp, #32
 800e60c:	d107      	bne.n	800e61e <__gethex+0x242>
 800e60e:	9b02      	ldr	r3, [sp, #8]
 800e610:	9a00      	ldr	r2, [sp, #0]
 800e612:	f843 2b04 	str.w	r2, [r3], #4
 800e616:	9302      	str	r3, [sp, #8]
 800e618:	2300      	movs	r3, #0
 800e61a:	9300      	str	r3, [sp, #0]
 800e61c:	469b      	mov	fp, r3
 800e61e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e622:	f7ff fec6 	bl	800e3b2 <__hexdig_fun>
 800e626:	9b00      	ldr	r3, [sp, #0]
 800e628:	f000 000f 	and.w	r0, r0, #15
 800e62c:	fa00 f00b 	lsl.w	r0, r0, fp
 800e630:	4303      	orrs	r3, r0
 800e632:	9300      	str	r3, [sp, #0]
 800e634:	f10b 0b04 	add.w	fp, fp, #4
 800e638:	9b03      	ldr	r3, [sp, #12]
 800e63a:	e00d      	b.n	800e658 <__gethex+0x27c>
 800e63c:	9b03      	ldr	r3, [sp, #12]
 800e63e:	9a06      	ldr	r2, [sp, #24]
 800e640:	4413      	add	r3, r2
 800e642:	42bb      	cmp	r3, r7
 800e644:	d3e0      	bcc.n	800e608 <__gethex+0x22c>
 800e646:	4618      	mov	r0, r3
 800e648:	9901      	ldr	r1, [sp, #4]
 800e64a:	9307      	str	r3, [sp, #28]
 800e64c:	4652      	mov	r2, sl
 800e64e:	f7fa f836 	bl	80086be <strncmp>
 800e652:	9b07      	ldr	r3, [sp, #28]
 800e654:	2800      	cmp	r0, #0
 800e656:	d1d7      	bne.n	800e608 <__gethex+0x22c>
 800e658:	461e      	mov	r6, r3
 800e65a:	e78b      	b.n	800e574 <__gethex+0x198>
 800e65c:	f04f 0a03 	mov.w	sl, #3
 800e660:	e7b8      	b.n	800e5d4 <__gethex+0x1f8>
 800e662:	da0a      	bge.n	800e67a <__gethex+0x29e>
 800e664:	1a37      	subs	r7, r6, r0
 800e666:	4621      	mov	r1, r4
 800e668:	ee18 0a10 	vmov	r0, s16
 800e66c:	463a      	mov	r2, r7
 800e66e:	f7fd fe93 	bl	800c398 <__lshift>
 800e672:	1bed      	subs	r5, r5, r7
 800e674:	4604      	mov	r4, r0
 800e676:	f100 0914 	add.w	r9, r0, #20
 800e67a:	f04f 0a00 	mov.w	sl, #0
 800e67e:	e7ae      	b.n	800e5de <__gethex+0x202>
 800e680:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e684:	42a8      	cmp	r0, r5
 800e686:	dd72      	ble.n	800e76e <__gethex+0x392>
 800e688:	1b45      	subs	r5, r0, r5
 800e68a:	42ae      	cmp	r6, r5
 800e68c:	dc36      	bgt.n	800e6fc <__gethex+0x320>
 800e68e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e692:	2b02      	cmp	r3, #2
 800e694:	d02a      	beq.n	800e6ec <__gethex+0x310>
 800e696:	2b03      	cmp	r3, #3
 800e698:	d02c      	beq.n	800e6f4 <__gethex+0x318>
 800e69a:	2b01      	cmp	r3, #1
 800e69c:	d11c      	bne.n	800e6d8 <__gethex+0x2fc>
 800e69e:	42ae      	cmp	r6, r5
 800e6a0:	d11a      	bne.n	800e6d8 <__gethex+0x2fc>
 800e6a2:	2e01      	cmp	r6, #1
 800e6a4:	d112      	bne.n	800e6cc <__gethex+0x2f0>
 800e6a6:	9a04      	ldr	r2, [sp, #16]
 800e6a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e6ac:	6013      	str	r3, [r2, #0]
 800e6ae:	2301      	movs	r3, #1
 800e6b0:	6123      	str	r3, [r4, #16]
 800e6b2:	f8c9 3000 	str.w	r3, [r9]
 800e6b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e6b8:	2762      	movs	r7, #98	; 0x62
 800e6ba:	601c      	str	r4, [r3, #0]
 800e6bc:	e723      	b.n	800e506 <__gethex+0x12a>
 800e6be:	bf00      	nop
 800e6c0:	08010348 	.word	0x08010348
 800e6c4:	08010082 	.word	0x08010082
 800e6c8:	080102e4 	.word	0x080102e4
 800e6cc:	1e71      	subs	r1, r6, #1
 800e6ce:	4620      	mov	r0, r4
 800e6d0:	f7fe f8a6 	bl	800c820 <__any_on>
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d1e6      	bne.n	800e6a6 <__gethex+0x2ca>
 800e6d8:	ee18 0a10 	vmov	r0, s16
 800e6dc:	4621      	mov	r1, r4
 800e6de:	f7fd fc72 	bl	800bfc6 <_Bfree>
 800e6e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	6013      	str	r3, [r2, #0]
 800e6e8:	2750      	movs	r7, #80	; 0x50
 800e6ea:	e70c      	b.n	800e506 <__gethex+0x12a>
 800e6ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d1f2      	bne.n	800e6d8 <__gethex+0x2fc>
 800e6f2:	e7d8      	b.n	800e6a6 <__gethex+0x2ca>
 800e6f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d1d5      	bne.n	800e6a6 <__gethex+0x2ca>
 800e6fa:	e7ed      	b.n	800e6d8 <__gethex+0x2fc>
 800e6fc:	1e6f      	subs	r7, r5, #1
 800e6fe:	f1ba 0f00 	cmp.w	sl, #0
 800e702:	d131      	bne.n	800e768 <__gethex+0x38c>
 800e704:	b127      	cbz	r7, 800e710 <__gethex+0x334>
 800e706:	4639      	mov	r1, r7
 800e708:	4620      	mov	r0, r4
 800e70a:	f7fe f889 	bl	800c820 <__any_on>
 800e70e:	4682      	mov	sl, r0
 800e710:	117b      	asrs	r3, r7, #5
 800e712:	2101      	movs	r1, #1
 800e714:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e718:	f007 071f 	and.w	r7, r7, #31
 800e71c:	fa01 f707 	lsl.w	r7, r1, r7
 800e720:	421f      	tst	r7, r3
 800e722:	4629      	mov	r1, r5
 800e724:	4620      	mov	r0, r4
 800e726:	bf18      	it	ne
 800e728:	f04a 0a02 	orrne.w	sl, sl, #2
 800e72c:	1b76      	subs	r6, r6, r5
 800e72e:	f7ff fdee 	bl	800e30e <rshift>
 800e732:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e736:	2702      	movs	r7, #2
 800e738:	f1ba 0f00 	cmp.w	sl, #0
 800e73c:	d048      	beq.n	800e7d0 <__gethex+0x3f4>
 800e73e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e742:	2b02      	cmp	r3, #2
 800e744:	d015      	beq.n	800e772 <__gethex+0x396>
 800e746:	2b03      	cmp	r3, #3
 800e748:	d017      	beq.n	800e77a <__gethex+0x39e>
 800e74a:	2b01      	cmp	r3, #1
 800e74c:	d109      	bne.n	800e762 <__gethex+0x386>
 800e74e:	f01a 0f02 	tst.w	sl, #2
 800e752:	d006      	beq.n	800e762 <__gethex+0x386>
 800e754:	f8d9 0000 	ldr.w	r0, [r9]
 800e758:	ea4a 0a00 	orr.w	sl, sl, r0
 800e75c:	f01a 0f01 	tst.w	sl, #1
 800e760:	d10e      	bne.n	800e780 <__gethex+0x3a4>
 800e762:	f047 0710 	orr.w	r7, r7, #16
 800e766:	e033      	b.n	800e7d0 <__gethex+0x3f4>
 800e768:	f04f 0a01 	mov.w	sl, #1
 800e76c:	e7d0      	b.n	800e710 <__gethex+0x334>
 800e76e:	2701      	movs	r7, #1
 800e770:	e7e2      	b.n	800e738 <__gethex+0x35c>
 800e772:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e774:	f1c3 0301 	rsb	r3, r3, #1
 800e778:	9315      	str	r3, [sp, #84]	; 0x54
 800e77a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d0f0      	beq.n	800e762 <__gethex+0x386>
 800e780:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e784:	f104 0314 	add.w	r3, r4, #20
 800e788:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e78c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e790:	f04f 0c00 	mov.w	ip, #0
 800e794:	4618      	mov	r0, r3
 800e796:	f853 2b04 	ldr.w	r2, [r3], #4
 800e79a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e79e:	d01c      	beq.n	800e7da <__gethex+0x3fe>
 800e7a0:	3201      	adds	r2, #1
 800e7a2:	6002      	str	r2, [r0, #0]
 800e7a4:	2f02      	cmp	r7, #2
 800e7a6:	f104 0314 	add.w	r3, r4, #20
 800e7aa:	d13f      	bne.n	800e82c <__gethex+0x450>
 800e7ac:	f8d8 2000 	ldr.w	r2, [r8]
 800e7b0:	3a01      	subs	r2, #1
 800e7b2:	42b2      	cmp	r2, r6
 800e7b4:	d10a      	bne.n	800e7cc <__gethex+0x3f0>
 800e7b6:	1171      	asrs	r1, r6, #5
 800e7b8:	2201      	movs	r2, #1
 800e7ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e7be:	f006 061f 	and.w	r6, r6, #31
 800e7c2:	fa02 f606 	lsl.w	r6, r2, r6
 800e7c6:	421e      	tst	r6, r3
 800e7c8:	bf18      	it	ne
 800e7ca:	4617      	movne	r7, r2
 800e7cc:	f047 0720 	orr.w	r7, r7, #32
 800e7d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e7d2:	601c      	str	r4, [r3, #0]
 800e7d4:	9b04      	ldr	r3, [sp, #16]
 800e7d6:	601d      	str	r5, [r3, #0]
 800e7d8:	e695      	b.n	800e506 <__gethex+0x12a>
 800e7da:	4299      	cmp	r1, r3
 800e7dc:	f843 cc04 	str.w	ip, [r3, #-4]
 800e7e0:	d8d8      	bhi.n	800e794 <__gethex+0x3b8>
 800e7e2:	68a3      	ldr	r3, [r4, #8]
 800e7e4:	459b      	cmp	fp, r3
 800e7e6:	db19      	blt.n	800e81c <__gethex+0x440>
 800e7e8:	6861      	ldr	r1, [r4, #4]
 800e7ea:	ee18 0a10 	vmov	r0, s16
 800e7ee:	3101      	adds	r1, #1
 800e7f0:	f7fd fbc4 	bl	800bf7c <_Balloc>
 800e7f4:	4681      	mov	r9, r0
 800e7f6:	b918      	cbnz	r0, 800e800 <__gethex+0x424>
 800e7f8:	4b1a      	ldr	r3, [pc, #104]	; (800e864 <__gethex+0x488>)
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	2184      	movs	r1, #132	; 0x84
 800e7fe:	e6a8      	b.n	800e552 <__gethex+0x176>
 800e800:	6922      	ldr	r2, [r4, #16]
 800e802:	3202      	adds	r2, #2
 800e804:	f104 010c 	add.w	r1, r4, #12
 800e808:	0092      	lsls	r2, r2, #2
 800e80a:	300c      	adds	r0, #12
 800e80c:	f7fd fba8 	bl	800bf60 <memcpy>
 800e810:	4621      	mov	r1, r4
 800e812:	ee18 0a10 	vmov	r0, s16
 800e816:	f7fd fbd6 	bl	800bfc6 <_Bfree>
 800e81a:	464c      	mov	r4, r9
 800e81c:	6923      	ldr	r3, [r4, #16]
 800e81e:	1c5a      	adds	r2, r3, #1
 800e820:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e824:	6122      	str	r2, [r4, #16]
 800e826:	2201      	movs	r2, #1
 800e828:	615a      	str	r2, [r3, #20]
 800e82a:	e7bb      	b.n	800e7a4 <__gethex+0x3c8>
 800e82c:	6922      	ldr	r2, [r4, #16]
 800e82e:	455a      	cmp	r2, fp
 800e830:	dd0b      	ble.n	800e84a <__gethex+0x46e>
 800e832:	2101      	movs	r1, #1
 800e834:	4620      	mov	r0, r4
 800e836:	f7ff fd6a 	bl	800e30e <rshift>
 800e83a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e83e:	3501      	adds	r5, #1
 800e840:	42ab      	cmp	r3, r5
 800e842:	f6ff aed0 	blt.w	800e5e6 <__gethex+0x20a>
 800e846:	2701      	movs	r7, #1
 800e848:	e7c0      	b.n	800e7cc <__gethex+0x3f0>
 800e84a:	f016 061f 	ands.w	r6, r6, #31
 800e84e:	d0fa      	beq.n	800e846 <__gethex+0x46a>
 800e850:	4453      	add	r3, sl
 800e852:	f1c6 0620 	rsb	r6, r6, #32
 800e856:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e85a:	f7fd fc4d 	bl	800c0f8 <__hi0bits>
 800e85e:	42b0      	cmp	r0, r6
 800e860:	dbe7      	blt.n	800e832 <__gethex+0x456>
 800e862:	e7f0      	b.n	800e846 <__gethex+0x46a>
 800e864:	08010082 	.word	0x08010082

0800e868 <L_shift>:
 800e868:	f1c2 0208 	rsb	r2, r2, #8
 800e86c:	0092      	lsls	r2, r2, #2
 800e86e:	b570      	push	{r4, r5, r6, lr}
 800e870:	f1c2 0620 	rsb	r6, r2, #32
 800e874:	6843      	ldr	r3, [r0, #4]
 800e876:	6804      	ldr	r4, [r0, #0]
 800e878:	fa03 f506 	lsl.w	r5, r3, r6
 800e87c:	432c      	orrs	r4, r5
 800e87e:	40d3      	lsrs	r3, r2
 800e880:	6004      	str	r4, [r0, #0]
 800e882:	f840 3f04 	str.w	r3, [r0, #4]!
 800e886:	4288      	cmp	r0, r1
 800e888:	d3f4      	bcc.n	800e874 <L_shift+0xc>
 800e88a:	bd70      	pop	{r4, r5, r6, pc}

0800e88c <__match>:
 800e88c:	b530      	push	{r4, r5, lr}
 800e88e:	6803      	ldr	r3, [r0, #0]
 800e890:	3301      	adds	r3, #1
 800e892:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e896:	b914      	cbnz	r4, 800e89e <__match+0x12>
 800e898:	6003      	str	r3, [r0, #0]
 800e89a:	2001      	movs	r0, #1
 800e89c:	bd30      	pop	{r4, r5, pc}
 800e89e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e8a6:	2d19      	cmp	r5, #25
 800e8a8:	bf98      	it	ls
 800e8aa:	3220      	addls	r2, #32
 800e8ac:	42a2      	cmp	r2, r4
 800e8ae:	d0f0      	beq.n	800e892 <__match+0x6>
 800e8b0:	2000      	movs	r0, #0
 800e8b2:	e7f3      	b.n	800e89c <__match+0x10>

0800e8b4 <__hexnan>:
 800e8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8b8:	680b      	ldr	r3, [r1, #0]
 800e8ba:	115e      	asrs	r6, r3, #5
 800e8bc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e8c0:	f013 031f 	ands.w	r3, r3, #31
 800e8c4:	b087      	sub	sp, #28
 800e8c6:	bf18      	it	ne
 800e8c8:	3604      	addne	r6, #4
 800e8ca:	2500      	movs	r5, #0
 800e8cc:	1f37      	subs	r7, r6, #4
 800e8ce:	4690      	mov	r8, r2
 800e8d0:	6802      	ldr	r2, [r0, #0]
 800e8d2:	9301      	str	r3, [sp, #4]
 800e8d4:	4682      	mov	sl, r0
 800e8d6:	f846 5c04 	str.w	r5, [r6, #-4]
 800e8da:	46b9      	mov	r9, r7
 800e8dc:	463c      	mov	r4, r7
 800e8de:	9502      	str	r5, [sp, #8]
 800e8e0:	46ab      	mov	fp, r5
 800e8e2:	7851      	ldrb	r1, [r2, #1]
 800e8e4:	1c53      	adds	r3, r2, #1
 800e8e6:	9303      	str	r3, [sp, #12]
 800e8e8:	b341      	cbz	r1, 800e93c <__hexnan+0x88>
 800e8ea:	4608      	mov	r0, r1
 800e8ec:	9205      	str	r2, [sp, #20]
 800e8ee:	9104      	str	r1, [sp, #16]
 800e8f0:	f7ff fd5f 	bl	800e3b2 <__hexdig_fun>
 800e8f4:	2800      	cmp	r0, #0
 800e8f6:	d14f      	bne.n	800e998 <__hexnan+0xe4>
 800e8f8:	9904      	ldr	r1, [sp, #16]
 800e8fa:	9a05      	ldr	r2, [sp, #20]
 800e8fc:	2920      	cmp	r1, #32
 800e8fe:	d818      	bhi.n	800e932 <__hexnan+0x7e>
 800e900:	9b02      	ldr	r3, [sp, #8]
 800e902:	459b      	cmp	fp, r3
 800e904:	dd13      	ble.n	800e92e <__hexnan+0x7a>
 800e906:	454c      	cmp	r4, r9
 800e908:	d206      	bcs.n	800e918 <__hexnan+0x64>
 800e90a:	2d07      	cmp	r5, #7
 800e90c:	dc04      	bgt.n	800e918 <__hexnan+0x64>
 800e90e:	462a      	mov	r2, r5
 800e910:	4649      	mov	r1, r9
 800e912:	4620      	mov	r0, r4
 800e914:	f7ff ffa8 	bl	800e868 <L_shift>
 800e918:	4544      	cmp	r4, r8
 800e91a:	d950      	bls.n	800e9be <__hexnan+0x10a>
 800e91c:	2300      	movs	r3, #0
 800e91e:	f1a4 0904 	sub.w	r9, r4, #4
 800e922:	f844 3c04 	str.w	r3, [r4, #-4]
 800e926:	f8cd b008 	str.w	fp, [sp, #8]
 800e92a:	464c      	mov	r4, r9
 800e92c:	461d      	mov	r5, r3
 800e92e:	9a03      	ldr	r2, [sp, #12]
 800e930:	e7d7      	b.n	800e8e2 <__hexnan+0x2e>
 800e932:	2929      	cmp	r1, #41	; 0x29
 800e934:	d156      	bne.n	800e9e4 <__hexnan+0x130>
 800e936:	3202      	adds	r2, #2
 800e938:	f8ca 2000 	str.w	r2, [sl]
 800e93c:	f1bb 0f00 	cmp.w	fp, #0
 800e940:	d050      	beq.n	800e9e4 <__hexnan+0x130>
 800e942:	454c      	cmp	r4, r9
 800e944:	d206      	bcs.n	800e954 <__hexnan+0xa0>
 800e946:	2d07      	cmp	r5, #7
 800e948:	dc04      	bgt.n	800e954 <__hexnan+0xa0>
 800e94a:	462a      	mov	r2, r5
 800e94c:	4649      	mov	r1, r9
 800e94e:	4620      	mov	r0, r4
 800e950:	f7ff ff8a 	bl	800e868 <L_shift>
 800e954:	4544      	cmp	r4, r8
 800e956:	d934      	bls.n	800e9c2 <__hexnan+0x10e>
 800e958:	f1a8 0204 	sub.w	r2, r8, #4
 800e95c:	4623      	mov	r3, r4
 800e95e:	f853 1b04 	ldr.w	r1, [r3], #4
 800e962:	f842 1f04 	str.w	r1, [r2, #4]!
 800e966:	429f      	cmp	r7, r3
 800e968:	d2f9      	bcs.n	800e95e <__hexnan+0xaa>
 800e96a:	1b3b      	subs	r3, r7, r4
 800e96c:	f023 0303 	bic.w	r3, r3, #3
 800e970:	3304      	adds	r3, #4
 800e972:	3401      	adds	r4, #1
 800e974:	3e03      	subs	r6, #3
 800e976:	42b4      	cmp	r4, r6
 800e978:	bf88      	it	hi
 800e97a:	2304      	movhi	r3, #4
 800e97c:	4443      	add	r3, r8
 800e97e:	2200      	movs	r2, #0
 800e980:	f843 2b04 	str.w	r2, [r3], #4
 800e984:	429f      	cmp	r7, r3
 800e986:	d2fb      	bcs.n	800e980 <__hexnan+0xcc>
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	b91b      	cbnz	r3, 800e994 <__hexnan+0xe0>
 800e98c:	4547      	cmp	r7, r8
 800e98e:	d127      	bne.n	800e9e0 <__hexnan+0x12c>
 800e990:	2301      	movs	r3, #1
 800e992:	603b      	str	r3, [r7, #0]
 800e994:	2005      	movs	r0, #5
 800e996:	e026      	b.n	800e9e6 <__hexnan+0x132>
 800e998:	3501      	adds	r5, #1
 800e99a:	2d08      	cmp	r5, #8
 800e99c:	f10b 0b01 	add.w	fp, fp, #1
 800e9a0:	dd06      	ble.n	800e9b0 <__hexnan+0xfc>
 800e9a2:	4544      	cmp	r4, r8
 800e9a4:	d9c3      	bls.n	800e92e <__hexnan+0x7a>
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	f844 3c04 	str.w	r3, [r4, #-4]
 800e9ac:	2501      	movs	r5, #1
 800e9ae:	3c04      	subs	r4, #4
 800e9b0:	6822      	ldr	r2, [r4, #0]
 800e9b2:	f000 000f 	and.w	r0, r0, #15
 800e9b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e9ba:	6022      	str	r2, [r4, #0]
 800e9bc:	e7b7      	b.n	800e92e <__hexnan+0x7a>
 800e9be:	2508      	movs	r5, #8
 800e9c0:	e7b5      	b.n	800e92e <__hexnan+0x7a>
 800e9c2:	9b01      	ldr	r3, [sp, #4]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d0df      	beq.n	800e988 <__hexnan+0xd4>
 800e9c8:	f04f 32ff 	mov.w	r2, #4294967295
 800e9cc:	f1c3 0320 	rsb	r3, r3, #32
 800e9d0:	fa22 f303 	lsr.w	r3, r2, r3
 800e9d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e9d8:	401a      	ands	r2, r3
 800e9da:	f846 2c04 	str.w	r2, [r6, #-4]
 800e9de:	e7d3      	b.n	800e988 <__hexnan+0xd4>
 800e9e0:	3f04      	subs	r7, #4
 800e9e2:	e7d1      	b.n	800e988 <__hexnan+0xd4>
 800e9e4:	2004      	movs	r0, #4
 800e9e6:	b007      	add	sp, #28
 800e9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e9ec <memmove>:
 800e9ec:	4288      	cmp	r0, r1
 800e9ee:	b510      	push	{r4, lr}
 800e9f0:	eb01 0402 	add.w	r4, r1, r2
 800e9f4:	d902      	bls.n	800e9fc <memmove+0x10>
 800e9f6:	4284      	cmp	r4, r0
 800e9f8:	4623      	mov	r3, r4
 800e9fa:	d807      	bhi.n	800ea0c <memmove+0x20>
 800e9fc:	1e43      	subs	r3, r0, #1
 800e9fe:	42a1      	cmp	r1, r4
 800ea00:	d008      	beq.n	800ea14 <memmove+0x28>
 800ea02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ea0a:	e7f8      	b.n	800e9fe <memmove+0x12>
 800ea0c:	4402      	add	r2, r0
 800ea0e:	4601      	mov	r1, r0
 800ea10:	428a      	cmp	r2, r1
 800ea12:	d100      	bne.n	800ea16 <memmove+0x2a>
 800ea14:	bd10      	pop	{r4, pc}
 800ea16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ea1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ea1e:	e7f7      	b.n	800ea10 <memmove+0x24>

0800ea20 <nan>:
 800ea20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ea28 <nan+0x8>
 800ea24:	4770      	bx	lr
 800ea26:	bf00      	nop
 800ea28:	00000000 	.word	0x00000000
 800ea2c:	7ff80000 	.word	0x7ff80000

0800ea30 <__sprint_r>:
 800ea30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea34:	6893      	ldr	r3, [r2, #8]
 800ea36:	4680      	mov	r8, r0
 800ea38:	460f      	mov	r7, r1
 800ea3a:	4614      	mov	r4, r2
 800ea3c:	b91b      	cbnz	r3, 800ea46 <__sprint_r+0x16>
 800ea3e:	6053      	str	r3, [r2, #4]
 800ea40:	4618      	mov	r0, r3
 800ea42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea46:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ea48:	049d      	lsls	r5, r3, #18
 800ea4a:	d520      	bpl.n	800ea8e <__sprint_r+0x5e>
 800ea4c:	6815      	ldr	r5, [r2, #0]
 800ea4e:	3508      	adds	r5, #8
 800ea50:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800ea54:	f04f 0900 	mov.w	r9, #0
 800ea58:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800ea5c:	45ca      	cmp	sl, r9
 800ea5e:	dc0b      	bgt.n	800ea78 <__sprint_r+0x48>
 800ea60:	68a3      	ldr	r3, [r4, #8]
 800ea62:	f026 0003 	bic.w	r0, r6, #3
 800ea66:	1a18      	subs	r0, r3, r0
 800ea68:	60a0      	str	r0, [r4, #8]
 800ea6a:	3508      	adds	r5, #8
 800ea6c:	2800      	cmp	r0, #0
 800ea6e:	d1ef      	bne.n	800ea50 <__sprint_r+0x20>
 800ea70:	2300      	movs	r3, #0
 800ea72:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800ea76:	e7e4      	b.n	800ea42 <__sprint_r+0x12>
 800ea78:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800ea7c:	463a      	mov	r2, r7
 800ea7e:	4640      	mov	r0, r8
 800ea80:	f000 fdd5 	bl	800f62e <_fputwc_r>
 800ea84:	1c43      	adds	r3, r0, #1
 800ea86:	d0f3      	beq.n	800ea70 <__sprint_r+0x40>
 800ea88:	f109 0901 	add.w	r9, r9, #1
 800ea8c:	e7e6      	b.n	800ea5c <__sprint_r+0x2c>
 800ea8e:	f000 fdf9 	bl	800f684 <__sfvwrite_r>
 800ea92:	e7ed      	b.n	800ea70 <__sprint_r+0x40>

0800ea94 <_vfiprintf_r>:
 800ea94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea98:	ed2d 8b02 	vpush	{d8}
 800ea9c:	b0b9      	sub	sp, #228	; 0xe4
 800ea9e:	460f      	mov	r7, r1
 800eaa0:	9201      	str	r2, [sp, #4]
 800eaa2:	461d      	mov	r5, r3
 800eaa4:	461c      	mov	r4, r3
 800eaa6:	4681      	mov	r9, r0
 800eaa8:	b118      	cbz	r0, 800eab2 <_vfiprintf_r+0x1e>
 800eaaa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800eaac:	b90b      	cbnz	r3, 800eab2 <_vfiprintf_r+0x1e>
 800eaae:	f7ff fbd5 	bl	800e25c <__sinit>
 800eab2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eab4:	07d8      	lsls	r0, r3, #31
 800eab6:	d405      	bmi.n	800eac4 <_vfiprintf_r+0x30>
 800eab8:	89bb      	ldrh	r3, [r7, #12]
 800eaba:	0599      	lsls	r1, r3, #22
 800eabc:	d402      	bmi.n	800eac4 <_vfiprintf_r+0x30>
 800eabe:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800eac0:	f7fd fa0e 	bl	800bee0 <__retarget_lock_acquire_recursive>
 800eac4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800eac8:	049a      	lsls	r2, r3, #18
 800eaca:	d406      	bmi.n	800eada <_vfiprintf_r+0x46>
 800eacc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ead0:	81bb      	strh	r3, [r7, #12]
 800ead2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ead4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ead8:	667b      	str	r3, [r7, #100]	; 0x64
 800eada:	89bb      	ldrh	r3, [r7, #12]
 800eadc:	071e      	lsls	r6, r3, #28
 800eade:	d501      	bpl.n	800eae4 <_vfiprintf_r+0x50>
 800eae0:	693b      	ldr	r3, [r7, #16]
 800eae2:	b9bb      	cbnz	r3, 800eb14 <_vfiprintf_r+0x80>
 800eae4:	4639      	mov	r1, r7
 800eae6:	4648      	mov	r0, r9
 800eae8:	f000 fcaa 	bl	800f440 <__swsetup_r>
 800eaec:	b190      	cbz	r0, 800eb14 <_vfiprintf_r+0x80>
 800eaee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eaf0:	07d8      	lsls	r0, r3, #31
 800eaf2:	d508      	bpl.n	800eb06 <_vfiprintf_r+0x72>
 800eaf4:	f04f 33ff 	mov.w	r3, #4294967295
 800eaf8:	9302      	str	r3, [sp, #8]
 800eafa:	9802      	ldr	r0, [sp, #8]
 800eafc:	b039      	add	sp, #228	; 0xe4
 800eafe:	ecbd 8b02 	vpop	{d8}
 800eb02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb06:	89bb      	ldrh	r3, [r7, #12]
 800eb08:	0599      	lsls	r1, r3, #22
 800eb0a:	d4f3      	bmi.n	800eaf4 <_vfiprintf_r+0x60>
 800eb0c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800eb0e:	f7fd f9e8 	bl	800bee2 <__retarget_lock_release_recursive>
 800eb12:	e7ef      	b.n	800eaf4 <_vfiprintf_r+0x60>
 800eb14:	89bb      	ldrh	r3, [r7, #12]
 800eb16:	f003 021a 	and.w	r2, r3, #26
 800eb1a:	2a0a      	cmp	r2, #10
 800eb1c:	d116      	bne.n	800eb4c <_vfiprintf_r+0xb8>
 800eb1e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800eb22:	2a00      	cmp	r2, #0
 800eb24:	db12      	blt.n	800eb4c <_vfiprintf_r+0xb8>
 800eb26:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800eb28:	07d2      	lsls	r2, r2, #31
 800eb2a:	d404      	bmi.n	800eb36 <_vfiprintf_r+0xa2>
 800eb2c:	059e      	lsls	r6, r3, #22
 800eb2e:	d402      	bmi.n	800eb36 <_vfiprintf_r+0xa2>
 800eb30:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800eb32:	f7fd f9d6 	bl	800bee2 <__retarget_lock_release_recursive>
 800eb36:	9a01      	ldr	r2, [sp, #4]
 800eb38:	462b      	mov	r3, r5
 800eb3a:	4639      	mov	r1, r7
 800eb3c:	4648      	mov	r0, r9
 800eb3e:	b039      	add	sp, #228	; 0xe4
 800eb40:	ecbd 8b02 	vpop	{d8}
 800eb44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb48:	f000 bc3a 	b.w	800f3c0 <__sbprintf>
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800eb52:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800eb56:	ae0f      	add	r6, sp, #60	; 0x3c
 800eb58:	ee08 3a10 	vmov	s16, r3
 800eb5c:	960c      	str	r6, [sp, #48]	; 0x30
 800eb5e:	9307      	str	r3, [sp, #28]
 800eb60:	9302      	str	r3, [sp, #8]
 800eb62:	9b01      	ldr	r3, [sp, #4]
 800eb64:	461d      	mov	r5, r3
 800eb66:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb6a:	b10a      	cbz	r2, 800eb70 <_vfiprintf_r+0xdc>
 800eb6c:	2a25      	cmp	r2, #37	; 0x25
 800eb6e:	d1f9      	bne.n	800eb64 <_vfiprintf_r+0xd0>
 800eb70:	9b01      	ldr	r3, [sp, #4]
 800eb72:	ebb5 0803 	subs.w	r8, r5, r3
 800eb76:	d00d      	beq.n	800eb94 <_vfiprintf_r+0x100>
 800eb78:	e9c6 3800 	strd	r3, r8, [r6]
 800eb7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eb7e:	4443      	add	r3, r8
 800eb80:	930e      	str	r3, [sp, #56]	; 0x38
 800eb82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eb84:	3301      	adds	r3, #1
 800eb86:	2b07      	cmp	r3, #7
 800eb88:	930d      	str	r3, [sp, #52]	; 0x34
 800eb8a:	dc75      	bgt.n	800ec78 <_vfiprintf_r+0x1e4>
 800eb8c:	3608      	adds	r6, #8
 800eb8e:	9b02      	ldr	r3, [sp, #8]
 800eb90:	4443      	add	r3, r8
 800eb92:	9302      	str	r3, [sp, #8]
 800eb94:	782b      	ldrb	r3, [r5, #0]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	f000 83d6 	beq.w	800f348 <_vfiprintf_r+0x8b4>
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	f04f 31ff 	mov.w	r1, #4294967295
 800eba2:	1c6a      	adds	r2, r5, #1
 800eba4:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800eba8:	9100      	str	r1, [sp, #0]
 800ebaa:	9303      	str	r3, [sp, #12]
 800ebac:	469a      	mov	sl, r3
 800ebae:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ebb2:	9201      	str	r2, [sp, #4]
 800ebb4:	f1a3 0220 	sub.w	r2, r3, #32
 800ebb8:	2a5a      	cmp	r2, #90	; 0x5a
 800ebba:	f200 831f 	bhi.w	800f1fc <_vfiprintf_r+0x768>
 800ebbe:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ebc2:	009b      	.short	0x009b
 800ebc4:	031d031d 	.word	0x031d031d
 800ebc8:	031d00a3 	.word	0x031d00a3
 800ebcc:	031d031d 	.word	0x031d031d
 800ebd0:	031d0082 	.word	0x031d0082
 800ebd4:	00a6031d 	.word	0x00a6031d
 800ebd8:	031d00b0 	.word	0x031d00b0
 800ebdc:	00b200ad 	.word	0x00b200ad
 800ebe0:	00cd031d 	.word	0x00cd031d
 800ebe4:	00d000d0 	.word	0x00d000d0
 800ebe8:	00d000d0 	.word	0x00d000d0
 800ebec:	00d000d0 	.word	0x00d000d0
 800ebf0:	00d000d0 	.word	0x00d000d0
 800ebf4:	031d00d0 	.word	0x031d00d0
 800ebf8:	031d031d 	.word	0x031d031d
 800ebfc:	031d031d 	.word	0x031d031d
 800ec00:	031d031d 	.word	0x031d031d
 800ec04:	031d031d 	.word	0x031d031d
 800ec08:	010800fa 	.word	0x010800fa
 800ec0c:	031d031d 	.word	0x031d031d
 800ec10:	031d031d 	.word	0x031d031d
 800ec14:	031d031d 	.word	0x031d031d
 800ec18:	031d031d 	.word	0x031d031d
 800ec1c:	031d031d 	.word	0x031d031d
 800ec20:	031d0158 	.word	0x031d0158
 800ec24:	031d031d 	.word	0x031d031d
 800ec28:	031d01a1 	.word	0x031d01a1
 800ec2c:	031d027e 	.word	0x031d027e
 800ec30:	029e031d 	.word	0x029e031d
 800ec34:	031d031d 	.word	0x031d031d
 800ec38:	031d031d 	.word	0x031d031d
 800ec3c:	031d031d 	.word	0x031d031d
 800ec40:	031d031d 	.word	0x031d031d
 800ec44:	031d031d 	.word	0x031d031d
 800ec48:	010a00fa 	.word	0x010a00fa
 800ec4c:	031d031d 	.word	0x031d031d
 800ec50:	00e0031d 	.word	0x00e0031d
 800ec54:	00f4010a 	.word	0x00f4010a
 800ec58:	00ed031d 	.word	0x00ed031d
 800ec5c:	0136031d 	.word	0x0136031d
 800ec60:	018f015a 	.word	0x018f015a
 800ec64:	031d00f4 	.word	0x031d00f4
 800ec68:	009901a1 	.word	0x009901a1
 800ec6c:	031d0280 	.word	0x031d0280
 800ec70:	0065031d 	.word	0x0065031d
 800ec74:	0099031d 	.word	0x0099031d
 800ec78:	aa0c      	add	r2, sp, #48	; 0x30
 800ec7a:	4639      	mov	r1, r7
 800ec7c:	4648      	mov	r0, r9
 800ec7e:	f7ff fed7 	bl	800ea30 <__sprint_r>
 800ec82:	2800      	cmp	r0, #0
 800ec84:	f040 833f 	bne.w	800f306 <_vfiprintf_r+0x872>
 800ec88:	ae0f      	add	r6, sp, #60	; 0x3c
 800ec8a:	e780      	b.n	800eb8e <_vfiprintf_r+0xfa>
 800ec8c:	4a9c      	ldr	r2, [pc, #624]	; (800ef00 <_vfiprintf_r+0x46c>)
 800ec8e:	9205      	str	r2, [sp, #20]
 800ec90:	f01a 0220 	ands.w	r2, sl, #32
 800ec94:	f000 8235 	beq.w	800f102 <_vfiprintf_r+0x66e>
 800ec98:	3407      	adds	r4, #7
 800ec9a:	f024 0207 	bic.w	r2, r4, #7
 800ec9e:	4693      	mov	fp, r2
 800eca0:	6855      	ldr	r5, [r2, #4]
 800eca2:	f85b 4b08 	ldr.w	r4, [fp], #8
 800eca6:	f01a 0f01 	tst.w	sl, #1
 800ecaa:	d009      	beq.n	800ecc0 <_vfiprintf_r+0x22c>
 800ecac:	ea54 0205 	orrs.w	r2, r4, r5
 800ecb0:	bf1f      	itttt	ne
 800ecb2:	2230      	movne	r2, #48	; 0x30
 800ecb4:	f88d 202c 	strbne.w	r2, [sp, #44]	; 0x2c
 800ecb8:	f88d 302d 	strbne.w	r3, [sp, #45]	; 0x2d
 800ecbc:	f04a 0a02 	orrne.w	sl, sl, #2
 800ecc0:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ecc4:	e11a      	b.n	800eefc <_vfiprintf_r+0x468>
 800ecc6:	4648      	mov	r0, r9
 800ecc8:	f7fd f904 	bl	800bed4 <_localeconv_r>
 800eccc:	6843      	ldr	r3, [r0, #4]
 800ecce:	4618      	mov	r0, r3
 800ecd0:	ee08 3a10 	vmov	s16, r3
 800ecd4:	f7f1 fa84 	bl	80001e0 <strlen>
 800ecd8:	9007      	str	r0, [sp, #28]
 800ecda:	4648      	mov	r0, r9
 800ecdc:	f7fd f8fa 	bl	800bed4 <_localeconv_r>
 800ece0:	6883      	ldr	r3, [r0, #8]
 800ece2:	9306      	str	r3, [sp, #24]
 800ece4:	9b07      	ldr	r3, [sp, #28]
 800ece6:	b12b      	cbz	r3, 800ecf4 <_vfiprintf_r+0x260>
 800ece8:	9b06      	ldr	r3, [sp, #24]
 800ecea:	b11b      	cbz	r3, 800ecf4 <_vfiprintf_r+0x260>
 800ecec:	781b      	ldrb	r3, [r3, #0]
 800ecee:	b10b      	cbz	r3, 800ecf4 <_vfiprintf_r+0x260>
 800ecf0:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800ecf4:	9a01      	ldr	r2, [sp, #4]
 800ecf6:	e75a      	b.n	800ebae <_vfiprintf_r+0x11a>
 800ecf8:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d1f9      	bne.n	800ecf4 <_vfiprintf_r+0x260>
 800ed00:	2320      	movs	r3, #32
 800ed02:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800ed06:	e7f5      	b.n	800ecf4 <_vfiprintf_r+0x260>
 800ed08:	f04a 0a01 	orr.w	sl, sl, #1
 800ed0c:	e7f2      	b.n	800ecf4 <_vfiprintf_r+0x260>
 800ed0e:	f854 3b04 	ldr.w	r3, [r4], #4
 800ed12:	9303      	str	r3, [sp, #12]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	daed      	bge.n	800ecf4 <_vfiprintf_r+0x260>
 800ed18:	425b      	negs	r3, r3
 800ed1a:	9303      	str	r3, [sp, #12]
 800ed1c:	f04a 0a04 	orr.w	sl, sl, #4
 800ed20:	e7e8      	b.n	800ecf4 <_vfiprintf_r+0x260>
 800ed22:	232b      	movs	r3, #43	; 0x2b
 800ed24:	e7ed      	b.n	800ed02 <_vfiprintf_r+0x26e>
 800ed26:	9a01      	ldr	r2, [sp, #4]
 800ed28:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ed2c:	2b2a      	cmp	r3, #42	; 0x2a
 800ed2e:	d112      	bne.n	800ed56 <_vfiprintf_r+0x2c2>
 800ed30:	f854 0b04 	ldr.w	r0, [r4], #4
 800ed34:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800ed38:	e9cd 3200 	strd	r3, r2, [sp]
 800ed3c:	e7da      	b.n	800ecf4 <_vfiprintf_r+0x260>
 800ed3e:	9b00      	ldr	r3, [sp, #0]
 800ed40:	200a      	movs	r0, #10
 800ed42:	fb00 1303 	mla	r3, r0, r3, r1
 800ed46:	9300      	str	r3, [sp, #0]
 800ed48:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ed4c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ed50:	2909      	cmp	r1, #9
 800ed52:	d9f4      	bls.n	800ed3e <_vfiprintf_r+0x2aa>
 800ed54:	e72d      	b.n	800ebb2 <_vfiprintf_r+0x11e>
 800ed56:	2100      	movs	r1, #0
 800ed58:	9100      	str	r1, [sp, #0]
 800ed5a:	e7f7      	b.n	800ed4c <_vfiprintf_r+0x2b8>
 800ed5c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800ed60:	e7c8      	b.n	800ecf4 <_vfiprintf_r+0x260>
 800ed62:	2100      	movs	r1, #0
 800ed64:	9a01      	ldr	r2, [sp, #4]
 800ed66:	9103      	str	r1, [sp, #12]
 800ed68:	9903      	ldr	r1, [sp, #12]
 800ed6a:	3b30      	subs	r3, #48	; 0x30
 800ed6c:	200a      	movs	r0, #10
 800ed6e:	fb00 3301 	mla	r3, r0, r1, r3
 800ed72:	9303      	str	r3, [sp, #12]
 800ed74:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ed78:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ed7c:	2909      	cmp	r1, #9
 800ed7e:	d9f3      	bls.n	800ed68 <_vfiprintf_r+0x2d4>
 800ed80:	e717      	b.n	800ebb2 <_vfiprintf_r+0x11e>
 800ed82:	9b01      	ldr	r3, [sp, #4]
 800ed84:	781b      	ldrb	r3, [r3, #0]
 800ed86:	2b68      	cmp	r3, #104	; 0x68
 800ed88:	bf01      	itttt	eq
 800ed8a:	9b01      	ldreq	r3, [sp, #4]
 800ed8c:	3301      	addeq	r3, #1
 800ed8e:	9301      	streq	r3, [sp, #4]
 800ed90:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ed94:	bf18      	it	ne
 800ed96:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ed9a:	e7ab      	b.n	800ecf4 <_vfiprintf_r+0x260>
 800ed9c:	9b01      	ldr	r3, [sp, #4]
 800ed9e:	781b      	ldrb	r3, [r3, #0]
 800eda0:	2b6c      	cmp	r3, #108	; 0x6c
 800eda2:	d105      	bne.n	800edb0 <_vfiprintf_r+0x31c>
 800eda4:	9b01      	ldr	r3, [sp, #4]
 800eda6:	3301      	adds	r3, #1
 800eda8:	9301      	str	r3, [sp, #4]
 800edaa:	f04a 0a20 	orr.w	sl, sl, #32
 800edae:	e7a1      	b.n	800ecf4 <_vfiprintf_r+0x260>
 800edb0:	f04a 0a10 	orr.w	sl, sl, #16
 800edb4:	e79e      	b.n	800ecf4 <_vfiprintf_r+0x260>
 800edb6:	46a3      	mov	fp, r4
 800edb8:	2100      	movs	r1, #0
 800edba:	f85b 3b04 	ldr.w	r3, [fp], #4
 800edbe:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800edc2:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 800edc6:	2301      	movs	r3, #1
 800edc8:	9300      	str	r3, [sp, #0]
 800edca:	460d      	mov	r5, r1
 800edcc:	f10d 087c 	add.w	r8, sp, #124	; 0x7c
 800edd0:	e0ad      	b.n	800ef2e <_vfiprintf_r+0x49a>
 800edd2:	f04a 0a10 	orr.w	sl, sl, #16
 800edd6:	f01a 0f20 	tst.w	sl, #32
 800edda:	d011      	beq.n	800ee00 <_vfiprintf_r+0x36c>
 800eddc:	3407      	adds	r4, #7
 800edde:	f024 0307 	bic.w	r3, r4, #7
 800ede2:	469b      	mov	fp, r3
 800ede4:	685d      	ldr	r5, [r3, #4]
 800ede6:	f85b 4b08 	ldr.w	r4, [fp], #8
 800edea:	2d00      	cmp	r5, #0
 800edec:	da06      	bge.n	800edfc <_vfiprintf_r+0x368>
 800edee:	4264      	negs	r4, r4
 800edf0:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800edf4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800edf8:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800edfc:	2301      	movs	r3, #1
 800edfe:	e04a      	b.n	800ee96 <_vfiprintf_r+0x402>
 800ee00:	46a3      	mov	fp, r4
 800ee02:	f01a 0f10 	tst.w	sl, #16
 800ee06:	f85b 5b04 	ldr.w	r5, [fp], #4
 800ee0a:	d002      	beq.n	800ee12 <_vfiprintf_r+0x37e>
 800ee0c:	462c      	mov	r4, r5
 800ee0e:	17ed      	asrs	r5, r5, #31
 800ee10:	e7eb      	b.n	800edea <_vfiprintf_r+0x356>
 800ee12:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ee16:	d003      	beq.n	800ee20 <_vfiprintf_r+0x38c>
 800ee18:	b22c      	sxth	r4, r5
 800ee1a:	f345 35c0 	sbfx	r5, r5, #15, #1
 800ee1e:	e7e4      	b.n	800edea <_vfiprintf_r+0x356>
 800ee20:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ee24:	d0f2      	beq.n	800ee0c <_vfiprintf_r+0x378>
 800ee26:	b26c      	sxtb	r4, r5
 800ee28:	f345 15c0 	sbfx	r5, r5, #7, #1
 800ee2c:	e7dd      	b.n	800edea <_vfiprintf_r+0x356>
 800ee2e:	f01a 0f20 	tst.w	sl, #32
 800ee32:	f104 0b04 	add.w	fp, r4, #4
 800ee36:	d007      	beq.n	800ee48 <_vfiprintf_r+0x3b4>
 800ee38:	9a02      	ldr	r2, [sp, #8]
 800ee3a:	6823      	ldr	r3, [r4, #0]
 800ee3c:	9902      	ldr	r1, [sp, #8]
 800ee3e:	17d2      	asrs	r2, r2, #31
 800ee40:	e9c3 1200 	strd	r1, r2, [r3]
 800ee44:	465c      	mov	r4, fp
 800ee46:	e68c      	b.n	800eb62 <_vfiprintf_r+0xce>
 800ee48:	f01a 0f10 	tst.w	sl, #16
 800ee4c:	d003      	beq.n	800ee56 <_vfiprintf_r+0x3c2>
 800ee4e:	6823      	ldr	r3, [r4, #0]
 800ee50:	9a02      	ldr	r2, [sp, #8]
 800ee52:	601a      	str	r2, [r3, #0]
 800ee54:	e7f6      	b.n	800ee44 <_vfiprintf_r+0x3b0>
 800ee56:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ee5a:	d003      	beq.n	800ee64 <_vfiprintf_r+0x3d0>
 800ee5c:	6823      	ldr	r3, [r4, #0]
 800ee5e:	9a02      	ldr	r2, [sp, #8]
 800ee60:	801a      	strh	r2, [r3, #0]
 800ee62:	e7ef      	b.n	800ee44 <_vfiprintf_r+0x3b0>
 800ee64:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ee68:	d0f1      	beq.n	800ee4e <_vfiprintf_r+0x3ba>
 800ee6a:	6823      	ldr	r3, [r4, #0]
 800ee6c:	9a02      	ldr	r2, [sp, #8]
 800ee6e:	701a      	strb	r2, [r3, #0]
 800ee70:	e7e8      	b.n	800ee44 <_vfiprintf_r+0x3b0>
 800ee72:	f04a 0a10 	orr.w	sl, sl, #16
 800ee76:	f01a 0320 	ands.w	r3, sl, #32
 800ee7a:	d01f      	beq.n	800eebc <_vfiprintf_r+0x428>
 800ee7c:	3407      	adds	r4, #7
 800ee7e:	f024 0307 	bic.w	r3, r4, #7
 800ee82:	469b      	mov	fp, r3
 800ee84:	685d      	ldr	r5, [r3, #4]
 800ee86:	f85b 4b08 	ldr.w	r4, [fp], #8
 800ee8a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ee8e:	2300      	movs	r3, #0
 800ee90:	2200      	movs	r2, #0
 800ee92:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
 800ee96:	9a00      	ldr	r2, [sp, #0]
 800ee98:	3201      	adds	r2, #1
 800ee9a:	f000 8262 	beq.w	800f362 <_vfiprintf_r+0x8ce>
 800ee9e:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800eea2:	9204      	str	r2, [sp, #16]
 800eea4:	ea54 0205 	orrs.w	r2, r4, r5
 800eea8:	f040 8261 	bne.w	800f36e <_vfiprintf_r+0x8da>
 800eeac:	9a00      	ldr	r2, [sp, #0]
 800eeae:	2a00      	cmp	r2, #0
 800eeb0:	f000 8199 	beq.w	800f1e6 <_vfiprintf_r+0x752>
 800eeb4:	2b01      	cmp	r3, #1
 800eeb6:	f040 825d 	bne.w	800f374 <_vfiprintf_r+0x8e0>
 800eeba:	e139      	b.n	800f130 <_vfiprintf_r+0x69c>
 800eebc:	46a3      	mov	fp, r4
 800eebe:	f01a 0510 	ands.w	r5, sl, #16
 800eec2:	f85b 4b04 	ldr.w	r4, [fp], #4
 800eec6:	d001      	beq.n	800eecc <_vfiprintf_r+0x438>
 800eec8:	461d      	mov	r5, r3
 800eeca:	e7de      	b.n	800ee8a <_vfiprintf_r+0x3f6>
 800eecc:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800eed0:	d001      	beq.n	800eed6 <_vfiprintf_r+0x442>
 800eed2:	b2a4      	uxth	r4, r4
 800eed4:	e7d9      	b.n	800ee8a <_vfiprintf_r+0x3f6>
 800eed6:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800eeda:	d0d6      	beq.n	800ee8a <_vfiprintf_r+0x3f6>
 800eedc:	b2e4      	uxtb	r4, r4
 800eede:	e7f3      	b.n	800eec8 <_vfiprintf_r+0x434>
 800eee0:	2330      	movs	r3, #48	; 0x30
 800eee2:	46a3      	mov	fp, r4
 800eee4:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 800eee8:	2378      	movs	r3, #120	; 0x78
 800eeea:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
 800eeee:	f85b 4b04 	ldr.w	r4, [fp], #4
 800eef2:	4b03      	ldr	r3, [pc, #12]	; (800ef00 <_vfiprintf_r+0x46c>)
 800eef4:	9305      	str	r3, [sp, #20]
 800eef6:	2500      	movs	r5, #0
 800eef8:	f04a 0a02 	orr.w	sl, sl, #2
 800eefc:	2302      	movs	r3, #2
 800eefe:	e7c7      	b.n	800ee90 <_vfiprintf_r+0x3fc>
 800ef00:	0800ff08 	.word	0x0800ff08
 800ef04:	9b00      	ldr	r3, [sp, #0]
 800ef06:	46a3      	mov	fp, r4
 800ef08:	2500      	movs	r5, #0
 800ef0a:	1c5c      	adds	r4, r3, #1
 800ef0c:	f85b 8b04 	ldr.w	r8, [fp], #4
 800ef10:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
 800ef14:	f000 80ce 	beq.w	800f0b4 <_vfiprintf_r+0x620>
 800ef18:	461a      	mov	r2, r3
 800ef1a:	4629      	mov	r1, r5
 800ef1c:	4640      	mov	r0, r8
 800ef1e:	f7f1 f967 	bl	80001f0 <memchr>
 800ef22:	2800      	cmp	r0, #0
 800ef24:	f000 8174 	beq.w	800f210 <_vfiprintf_r+0x77c>
 800ef28:	eba0 0308 	sub.w	r3, r0, r8
 800ef2c:	9300      	str	r3, [sp, #0]
 800ef2e:	9b00      	ldr	r3, [sp, #0]
 800ef30:	42ab      	cmp	r3, r5
 800ef32:	bfb8      	it	lt
 800ef34:	462b      	movlt	r3, r5
 800ef36:	9304      	str	r3, [sp, #16]
 800ef38:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800ef3c:	b113      	cbz	r3, 800ef44 <_vfiprintf_r+0x4b0>
 800ef3e:	9b04      	ldr	r3, [sp, #16]
 800ef40:	3301      	adds	r3, #1
 800ef42:	9304      	str	r3, [sp, #16]
 800ef44:	f01a 0302 	ands.w	r3, sl, #2
 800ef48:	9308      	str	r3, [sp, #32]
 800ef4a:	bf1e      	ittt	ne
 800ef4c:	9b04      	ldrne	r3, [sp, #16]
 800ef4e:	3302      	addne	r3, #2
 800ef50:	9304      	strne	r3, [sp, #16]
 800ef52:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800ef56:	9309      	str	r3, [sp, #36]	; 0x24
 800ef58:	d11f      	bne.n	800ef9a <_vfiprintf_r+0x506>
 800ef5a:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800ef5e:	1a9c      	subs	r4, r3, r2
 800ef60:	2c00      	cmp	r4, #0
 800ef62:	dd1a      	ble.n	800ef9a <_vfiprintf_r+0x506>
 800ef64:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800ef68:	48aa      	ldr	r0, [pc, #680]	; (800f214 <_vfiprintf_r+0x780>)
 800ef6a:	6030      	str	r0, [r6, #0]
 800ef6c:	2c10      	cmp	r4, #16
 800ef6e:	f103 0301 	add.w	r3, r3, #1
 800ef72:	f106 0108 	add.w	r1, r6, #8
 800ef76:	f300 8153 	bgt.w	800f220 <_vfiprintf_r+0x78c>
 800ef7a:	6074      	str	r4, [r6, #4]
 800ef7c:	2b07      	cmp	r3, #7
 800ef7e:	4414      	add	r4, r2
 800ef80:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800ef84:	f340 815e 	ble.w	800f244 <_vfiprintf_r+0x7b0>
 800ef88:	aa0c      	add	r2, sp, #48	; 0x30
 800ef8a:	4639      	mov	r1, r7
 800ef8c:	4648      	mov	r0, r9
 800ef8e:	f7ff fd4f 	bl	800ea30 <__sprint_r>
 800ef92:	2800      	cmp	r0, #0
 800ef94:	f040 81b7 	bne.w	800f306 <_vfiprintf_r+0x872>
 800ef98:	ae0f      	add	r6, sp, #60	; 0x3c
 800ef9a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800ef9e:	b173      	cbz	r3, 800efbe <_vfiprintf_r+0x52a>
 800efa0:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
 800efa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800efa6:	6032      	str	r2, [r6, #0]
 800efa8:	2201      	movs	r2, #1
 800efaa:	6072      	str	r2, [r6, #4]
 800efac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800efae:	3301      	adds	r3, #1
 800efb0:	3201      	adds	r2, #1
 800efb2:	2b07      	cmp	r3, #7
 800efb4:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800efb8:	f300 8146 	bgt.w	800f248 <_vfiprintf_r+0x7b4>
 800efbc:	3608      	adds	r6, #8
 800efbe:	9b08      	ldr	r3, [sp, #32]
 800efc0:	b16b      	cbz	r3, 800efde <_vfiprintf_r+0x54a>
 800efc2:	aa0b      	add	r2, sp, #44	; 0x2c
 800efc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800efc6:	6032      	str	r2, [r6, #0]
 800efc8:	2202      	movs	r2, #2
 800efca:	6072      	str	r2, [r6, #4]
 800efcc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800efce:	3301      	adds	r3, #1
 800efd0:	3202      	adds	r2, #2
 800efd2:	2b07      	cmp	r3, #7
 800efd4:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800efd8:	f300 813f 	bgt.w	800f25a <_vfiprintf_r+0x7c6>
 800efdc:	3608      	adds	r6, #8
 800efde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efe0:	2b80      	cmp	r3, #128	; 0x80
 800efe2:	d11f      	bne.n	800f024 <_vfiprintf_r+0x590>
 800efe4:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800efe8:	1a9c      	subs	r4, r3, r2
 800efea:	2c00      	cmp	r4, #0
 800efec:	dd1a      	ble.n	800f024 <_vfiprintf_r+0x590>
 800efee:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800eff2:	4889      	ldr	r0, [pc, #548]	; (800f218 <_vfiprintf_r+0x784>)
 800eff4:	6030      	str	r0, [r6, #0]
 800eff6:	2c10      	cmp	r4, #16
 800eff8:	f103 0301 	add.w	r3, r3, #1
 800effc:	f106 0108 	add.w	r1, r6, #8
 800f000:	f300 8134 	bgt.w	800f26c <_vfiprintf_r+0x7d8>
 800f004:	6074      	str	r4, [r6, #4]
 800f006:	2b07      	cmp	r3, #7
 800f008:	4414      	add	r4, r2
 800f00a:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800f00e:	f340 813f 	ble.w	800f290 <_vfiprintf_r+0x7fc>
 800f012:	aa0c      	add	r2, sp, #48	; 0x30
 800f014:	4639      	mov	r1, r7
 800f016:	4648      	mov	r0, r9
 800f018:	f7ff fd0a 	bl	800ea30 <__sprint_r>
 800f01c:	2800      	cmp	r0, #0
 800f01e:	f040 8172 	bne.w	800f306 <_vfiprintf_r+0x872>
 800f022:	ae0f      	add	r6, sp, #60	; 0x3c
 800f024:	9b00      	ldr	r3, [sp, #0]
 800f026:	1aec      	subs	r4, r5, r3
 800f028:	2c00      	cmp	r4, #0
 800f02a:	dd1a      	ble.n	800f062 <_vfiprintf_r+0x5ce>
 800f02c:	4d7a      	ldr	r5, [pc, #488]	; (800f218 <_vfiprintf_r+0x784>)
 800f02e:	6035      	str	r5, [r6, #0]
 800f030:	e9dd 310d 	ldrd	r3, r1, [sp, #52]	; 0x34
 800f034:	2c10      	cmp	r4, #16
 800f036:	f103 0301 	add.w	r3, r3, #1
 800f03a:	f106 0208 	add.w	r2, r6, #8
 800f03e:	f300 8129 	bgt.w	800f294 <_vfiprintf_r+0x800>
 800f042:	6074      	str	r4, [r6, #4]
 800f044:	2b07      	cmp	r3, #7
 800f046:	440c      	add	r4, r1
 800f048:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800f04c:	f340 8133 	ble.w	800f2b6 <_vfiprintf_r+0x822>
 800f050:	aa0c      	add	r2, sp, #48	; 0x30
 800f052:	4639      	mov	r1, r7
 800f054:	4648      	mov	r0, r9
 800f056:	f7ff fceb 	bl	800ea30 <__sprint_r>
 800f05a:	2800      	cmp	r0, #0
 800f05c:	f040 8153 	bne.w	800f306 <_vfiprintf_r+0x872>
 800f060:	ae0f      	add	r6, sp, #60	; 0x3c
 800f062:	9b00      	ldr	r3, [sp, #0]
 800f064:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f066:	6073      	str	r3, [r6, #4]
 800f068:	4418      	add	r0, r3
 800f06a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f06c:	f8c6 8000 	str.w	r8, [r6]
 800f070:	3301      	adds	r3, #1
 800f072:	2b07      	cmp	r3, #7
 800f074:	900e      	str	r0, [sp, #56]	; 0x38
 800f076:	930d      	str	r3, [sp, #52]	; 0x34
 800f078:	f300 811f 	bgt.w	800f2ba <_vfiprintf_r+0x826>
 800f07c:	f106 0308 	add.w	r3, r6, #8
 800f080:	f01a 0f04 	tst.w	sl, #4
 800f084:	f040 8121 	bne.w	800f2ca <_vfiprintf_r+0x836>
 800f088:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f08c:	9904      	ldr	r1, [sp, #16]
 800f08e:	428a      	cmp	r2, r1
 800f090:	bfac      	ite	ge
 800f092:	189b      	addge	r3, r3, r2
 800f094:	185b      	addlt	r3, r3, r1
 800f096:	9302      	str	r3, [sp, #8]
 800f098:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f09a:	b13b      	cbz	r3, 800f0ac <_vfiprintf_r+0x618>
 800f09c:	aa0c      	add	r2, sp, #48	; 0x30
 800f09e:	4639      	mov	r1, r7
 800f0a0:	4648      	mov	r0, r9
 800f0a2:	f7ff fcc5 	bl	800ea30 <__sprint_r>
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	f040 812d 	bne.w	800f306 <_vfiprintf_r+0x872>
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	930d      	str	r3, [sp, #52]	; 0x34
 800f0b0:	ae0f      	add	r6, sp, #60	; 0x3c
 800f0b2:	e6c7      	b.n	800ee44 <_vfiprintf_r+0x3b0>
 800f0b4:	4640      	mov	r0, r8
 800f0b6:	f7f1 f893 	bl	80001e0 <strlen>
 800f0ba:	9000      	str	r0, [sp, #0]
 800f0bc:	e737      	b.n	800ef2e <_vfiprintf_r+0x49a>
 800f0be:	f04a 0a10 	orr.w	sl, sl, #16
 800f0c2:	f01a 0320 	ands.w	r3, sl, #32
 800f0c6:	d008      	beq.n	800f0da <_vfiprintf_r+0x646>
 800f0c8:	3407      	adds	r4, #7
 800f0ca:	f024 0307 	bic.w	r3, r4, #7
 800f0ce:	469b      	mov	fp, r3
 800f0d0:	685d      	ldr	r5, [r3, #4]
 800f0d2:	f85b 4b08 	ldr.w	r4, [fp], #8
 800f0d6:	2301      	movs	r3, #1
 800f0d8:	e6da      	b.n	800ee90 <_vfiprintf_r+0x3fc>
 800f0da:	46a3      	mov	fp, r4
 800f0dc:	f01a 0510 	ands.w	r5, sl, #16
 800f0e0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800f0e4:	d001      	beq.n	800f0ea <_vfiprintf_r+0x656>
 800f0e6:	461d      	mov	r5, r3
 800f0e8:	e7f5      	b.n	800f0d6 <_vfiprintf_r+0x642>
 800f0ea:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800f0ee:	d001      	beq.n	800f0f4 <_vfiprintf_r+0x660>
 800f0f0:	b2a4      	uxth	r4, r4
 800f0f2:	e7f0      	b.n	800f0d6 <_vfiprintf_r+0x642>
 800f0f4:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800f0f8:	d0ed      	beq.n	800f0d6 <_vfiprintf_r+0x642>
 800f0fa:	b2e4      	uxtb	r4, r4
 800f0fc:	e7f3      	b.n	800f0e6 <_vfiprintf_r+0x652>
 800f0fe:	4a47      	ldr	r2, [pc, #284]	; (800f21c <_vfiprintf_r+0x788>)
 800f100:	e5c5      	b.n	800ec8e <_vfiprintf_r+0x1fa>
 800f102:	46a3      	mov	fp, r4
 800f104:	f01a 0510 	ands.w	r5, sl, #16
 800f108:	f85b 4b04 	ldr.w	r4, [fp], #4
 800f10c:	d001      	beq.n	800f112 <_vfiprintf_r+0x67e>
 800f10e:	4615      	mov	r5, r2
 800f110:	e5c9      	b.n	800eca6 <_vfiprintf_r+0x212>
 800f112:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800f116:	d001      	beq.n	800f11c <_vfiprintf_r+0x688>
 800f118:	b2a4      	uxth	r4, r4
 800f11a:	e5c4      	b.n	800eca6 <_vfiprintf_r+0x212>
 800f11c:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800f120:	f43f adc1 	beq.w	800eca6 <_vfiprintf_r+0x212>
 800f124:	b2e4      	uxtb	r4, r4
 800f126:	e7f2      	b.n	800f10e <_vfiprintf_r+0x67a>
 800f128:	2c0a      	cmp	r4, #10
 800f12a:	f175 0300 	sbcs.w	r3, r5, #0
 800f12e:	d205      	bcs.n	800f13c <_vfiprintf_r+0x6a8>
 800f130:	3430      	adds	r4, #48	; 0x30
 800f132:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 800f136:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 800f13a:	e137      	b.n	800f3ac <_vfiprintf_r+0x918>
 800f13c:	ab38      	add	r3, sp, #224	; 0xe0
 800f13e:	9308      	str	r3, [sp, #32]
 800f140:	9b04      	ldr	r3, [sp, #16]
 800f142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f146:	f04f 0a00 	mov.w	sl, #0
 800f14a:	9309      	str	r3, [sp, #36]	; 0x24
 800f14c:	9b08      	ldr	r3, [sp, #32]
 800f14e:	220a      	movs	r2, #10
 800f150:	f103 38ff 	add.w	r8, r3, #4294967295
 800f154:	4620      	mov	r0, r4
 800f156:	2300      	movs	r3, #0
 800f158:	4629      	mov	r1, r5
 800f15a:	f7f1 fd9d 	bl	8000c98 <__aeabi_uldivmod>
 800f15e:	9b08      	ldr	r3, [sp, #32]
 800f160:	3230      	adds	r2, #48	; 0x30
 800f162:	f803 2c01 	strb.w	r2, [r3, #-1]
 800f166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f168:	f10a 0a01 	add.w	sl, sl, #1
 800f16c:	b1db      	cbz	r3, 800f1a6 <_vfiprintf_r+0x712>
 800f16e:	9b06      	ldr	r3, [sp, #24]
 800f170:	781b      	ldrb	r3, [r3, #0]
 800f172:	4553      	cmp	r3, sl
 800f174:	d117      	bne.n	800f1a6 <_vfiprintf_r+0x712>
 800f176:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800f17a:	d014      	beq.n	800f1a6 <_vfiprintf_r+0x712>
 800f17c:	2c0a      	cmp	r4, #10
 800f17e:	f175 0300 	sbcs.w	r3, r5, #0
 800f182:	d310      	bcc.n	800f1a6 <_vfiprintf_r+0x712>
 800f184:	9b07      	ldr	r3, [sp, #28]
 800f186:	eba8 0803 	sub.w	r8, r8, r3
 800f18a:	461a      	mov	r2, r3
 800f18c:	ee18 1a10 	vmov	r1, s16
 800f190:	4640      	mov	r0, r8
 800f192:	f7fd fd9b 	bl	800cccc <strncpy>
 800f196:	9b06      	ldr	r3, [sp, #24]
 800f198:	785b      	ldrb	r3, [r3, #1]
 800f19a:	b1a3      	cbz	r3, 800f1c6 <_vfiprintf_r+0x732>
 800f19c:	9b06      	ldr	r3, [sp, #24]
 800f19e:	3301      	adds	r3, #1
 800f1a0:	9306      	str	r3, [sp, #24]
 800f1a2:	f04f 0a00 	mov.w	sl, #0
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	220a      	movs	r2, #10
 800f1aa:	4620      	mov	r0, r4
 800f1ac:	4629      	mov	r1, r5
 800f1ae:	f7f1 fd73 	bl	8000c98 <__aeabi_uldivmod>
 800f1b2:	2c0a      	cmp	r4, #10
 800f1b4:	f175 0300 	sbcs.w	r3, r5, #0
 800f1b8:	f0c0 80f8 	bcc.w	800f3ac <_vfiprintf_r+0x918>
 800f1bc:	4604      	mov	r4, r0
 800f1be:	460d      	mov	r5, r1
 800f1c0:	f8cd 8020 	str.w	r8, [sp, #32]
 800f1c4:	e7c2      	b.n	800f14c <_vfiprintf_r+0x6b8>
 800f1c6:	469a      	mov	sl, r3
 800f1c8:	e7ed      	b.n	800f1a6 <_vfiprintf_r+0x712>
 800f1ca:	f004 030f 	and.w	r3, r4, #15
 800f1ce:	9a05      	ldr	r2, [sp, #20]
 800f1d0:	0924      	lsrs	r4, r4, #4
 800f1d2:	5cd3      	ldrb	r3, [r2, r3]
 800f1d4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800f1d8:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800f1dc:	092d      	lsrs	r5, r5, #4
 800f1de:	ea54 0305 	orrs.w	r3, r4, r5
 800f1e2:	d1f2      	bne.n	800f1ca <_vfiprintf_r+0x736>
 800f1e4:	e0e2      	b.n	800f3ac <_vfiprintf_r+0x918>
 800f1e6:	b933      	cbnz	r3, 800f1f6 <_vfiprintf_r+0x762>
 800f1e8:	f01a 0f01 	tst.w	sl, #1
 800f1ec:	d003      	beq.n	800f1f6 <_vfiprintf_r+0x762>
 800f1ee:	2330      	movs	r3, #48	; 0x30
 800f1f0:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 800f1f4:	e79f      	b.n	800f136 <_vfiprintf_r+0x6a2>
 800f1f6:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800f1fa:	e0d7      	b.n	800f3ac <_vfiprintf_r+0x918>
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	f000 80a3 	beq.w	800f348 <_vfiprintf_r+0x8b4>
 800f202:	2100      	movs	r1, #0
 800f204:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800f208:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 800f20c:	46a3      	mov	fp, r4
 800f20e:	e5da      	b.n	800edc6 <_vfiprintf_r+0x332>
 800f210:	4605      	mov	r5, r0
 800f212:	e68c      	b.n	800ef2e <_vfiprintf_r+0x49a>
 800f214:	08010354 	.word	0x08010354
 800f218:	08010364 	.word	0x08010364
 800f21c:	0800ff19 	.word	0x0800ff19
 800f220:	2010      	movs	r0, #16
 800f222:	4402      	add	r2, r0
 800f224:	2b07      	cmp	r3, #7
 800f226:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800f22a:	6070      	str	r0, [r6, #4]
 800f22c:	dd07      	ble.n	800f23e <_vfiprintf_r+0x7aa>
 800f22e:	aa0c      	add	r2, sp, #48	; 0x30
 800f230:	4639      	mov	r1, r7
 800f232:	4648      	mov	r0, r9
 800f234:	f7ff fbfc 	bl	800ea30 <__sprint_r>
 800f238:	2800      	cmp	r0, #0
 800f23a:	d164      	bne.n	800f306 <_vfiprintf_r+0x872>
 800f23c:	a90f      	add	r1, sp, #60	; 0x3c
 800f23e:	3c10      	subs	r4, #16
 800f240:	460e      	mov	r6, r1
 800f242:	e68f      	b.n	800ef64 <_vfiprintf_r+0x4d0>
 800f244:	460e      	mov	r6, r1
 800f246:	e6a8      	b.n	800ef9a <_vfiprintf_r+0x506>
 800f248:	aa0c      	add	r2, sp, #48	; 0x30
 800f24a:	4639      	mov	r1, r7
 800f24c:	4648      	mov	r0, r9
 800f24e:	f7ff fbef 	bl	800ea30 <__sprint_r>
 800f252:	2800      	cmp	r0, #0
 800f254:	d157      	bne.n	800f306 <_vfiprintf_r+0x872>
 800f256:	ae0f      	add	r6, sp, #60	; 0x3c
 800f258:	e6b1      	b.n	800efbe <_vfiprintf_r+0x52a>
 800f25a:	aa0c      	add	r2, sp, #48	; 0x30
 800f25c:	4639      	mov	r1, r7
 800f25e:	4648      	mov	r0, r9
 800f260:	f7ff fbe6 	bl	800ea30 <__sprint_r>
 800f264:	2800      	cmp	r0, #0
 800f266:	d14e      	bne.n	800f306 <_vfiprintf_r+0x872>
 800f268:	ae0f      	add	r6, sp, #60	; 0x3c
 800f26a:	e6b8      	b.n	800efde <_vfiprintf_r+0x54a>
 800f26c:	2010      	movs	r0, #16
 800f26e:	4402      	add	r2, r0
 800f270:	2b07      	cmp	r3, #7
 800f272:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800f276:	6070      	str	r0, [r6, #4]
 800f278:	dd07      	ble.n	800f28a <_vfiprintf_r+0x7f6>
 800f27a:	aa0c      	add	r2, sp, #48	; 0x30
 800f27c:	4639      	mov	r1, r7
 800f27e:	4648      	mov	r0, r9
 800f280:	f7ff fbd6 	bl	800ea30 <__sprint_r>
 800f284:	2800      	cmp	r0, #0
 800f286:	d13e      	bne.n	800f306 <_vfiprintf_r+0x872>
 800f288:	a90f      	add	r1, sp, #60	; 0x3c
 800f28a:	3c10      	subs	r4, #16
 800f28c:	460e      	mov	r6, r1
 800f28e:	e6ae      	b.n	800efee <_vfiprintf_r+0x55a>
 800f290:	460e      	mov	r6, r1
 800f292:	e6c7      	b.n	800f024 <_vfiprintf_r+0x590>
 800f294:	2010      	movs	r0, #16
 800f296:	4401      	add	r1, r0
 800f298:	2b07      	cmp	r3, #7
 800f29a:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800f29e:	6070      	str	r0, [r6, #4]
 800f2a0:	dd06      	ble.n	800f2b0 <_vfiprintf_r+0x81c>
 800f2a2:	aa0c      	add	r2, sp, #48	; 0x30
 800f2a4:	4639      	mov	r1, r7
 800f2a6:	4648      	mov	r0, r9
 800f2a8:	f7ff fbc2 	bl	800ea30 <__sprint_r>
 800f2ac:	bb58      	cbnz	r0, 800f306 <_vfiprintf_r+0x872>
 800f2ae:	aa0f      	add	r2, sp, #60	; 0x3c
 800f2b0:	3c10      	subs	r4, #16
 800f2b2:	4616      	mov	r6, r2
 800f2b4:	e6bb      	b.n	800f02e <_vfiprintf_r+0x59a>
 800f2b6:	4616      	mov	r6, r2
 800f2b8:	e6d3      	b.n	800f062 <_vfiprintf_r+0x5ce>
 800f2ba:	aa0c      	add	r2, sp, #48	; 0x30
 800f2bc:	4639      	mov	r1, r7
 800f2be:	4648      	mov	r0, r9
 800f2c0:	f7ff fbb6 	bl	800ea30 <__sprint_r>
 800f2c4:	b9f8      	cbnz	r0, 800f306 <_vfiprintf_r+0x872>
 800f2c6:	ab0f      	add	r3, sp, #60	; 0x3c
 800f2c8:	e6da      	b.n	800f080 <_vfiprintf_r+0x5ec>
 800f2ca:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 800f2ce:	1a54      	subs	r4, r2, r1
 800f2d0:	2c00      	cmp	r4, #0
 800f2d2:	f77f aed9 	ble.w	800f088 <_vfiprintf_r+0x5f4>
 800f2d6:	4d39      	ldr	r5, [pc, #228]	; (800f3bc <_vfiprintf_r+0x928>)
 800f2d8:	2610      	movs	r6, #16
 800f2da:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 800f2de:	2c10      	cmp	r4, #16
 800f2e0:	f102 0201 	add.w	r2, r2, #1
 800f2e4:	601d      	str	r5, [r3, #0]
 800f2e6:	dc1d      	bgt.n	800f324 <_vfiprintf_r+0x890>
 800f2e8:	605c      	str	r4, [r3, #4]
 800f2ea:	2a07      	cmp	r2, #7
 800f2ec:	440c      	add	r4, r1
 800f2ee:	e9cd 240d 	strd	r2, r4, [sp, #52]	; 0x34
 800f2f2:	f77f aec9 	ble.w	800f088 <_vfiprintf_r+0x5f4>
 800f2f6:	aa0c      	add	r2, sp, #48	; 0x30
 800f2f8:	4639      	mov	r1, r7
 800f2fa:	4648      	mov	r0, r9
 800f2fc:	f7ff fb98 	bl	800ea30 <__sprint_r>
 800f300:	2800      	cmp	r0, #0
 800f302:	f43f aec1 	beq.w	800f088 <_vfiprintf_r+0x5f4>
 800f306:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f308:	07d9      	lsls	r1, r3, #31
 800f30a:	d405      	bmi.n	800f318 <_vfiprintf_r+0x884>
 800f30c:	89bb      	ldrh	r3, [r7, #12]
 800f30e:	059a      	lsls	r2, r3, #22
 800f310:	d402      	bmi.n	800f318 <_vfiprintf_r+0x884>
 800f312:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f314:	f7fc fde5 	bl	800bee2 <__retarget_lock_release_recursive>
 800f318:	89bb      	ldrh	r3, [r7, #12]
 800f31a:	065b      	lsls	r3, r3, #25
 800f31c:	f57f abed 	bpl.w	800eafa <_vfiprintf_r+0x66>
 800f320:	f7ff bbe8 	b.w	800eaf4 <_vfiprintf_r+0x60>
 800f324:	3110      	adds	r1, #16
 800f326:	2a07      	cmp	r2, #7
 800f328:	e9cd 210d 	strd	r2, r1, [sp, #52]	; 0x34
 800f32c:	605e      	str	r6, [r3, #4]
 800f32e:	dc02      	bgt.n	800f336 <_vfiprintf_r+0x8a2>
 800f330:	3308      	adds	r3, #8
 800f332:	3c10      	subs	r4, #16
 800f334:	e7d1      	b.n	800f2da <_vfiprintf_r+0x846>
 800f336:	aa0c      	add	r2, sp, #48	; 0x30
 800f338:	4639      	mov	r1, r7
 800f33a:	4648      	mov	r0, r9
 800f33c:	f7ff fb78 	bl	800ea30 <__sprint_r>
 800f340:	2800      	cmp	r0, #0
 800f342:	d1e0      	bne.n	800f306 <_vfiprintf_r+0x872>
 800f344:	ab0f      	add	r3, sp, #60	; 0x3c
 800f346:	e7f4      	b.n	800f332 <_vfiprintf_r+0x89e>
 800f348:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f34a:	b913      	cbnz	r3, 800f352 <_vfiprintf_r+0x8be>
 800f34c:	2300      	movs	r3, #0
 800f34e:	930d      	str	r3, [sp, #52]	; 0x34
 800f350:	e7d9      	b.n	800f306 <_vfiprintf_r+0x872>
 800f352:	aa0c      	add	r2, sp, #48	; 0x30
 800f354:	4639      	mov	r1, r7
 800f356:	4648      	mov	r0, r9
 800f358:	f7ff fb6a 	bl	800ea30 <__sprint_r>
 800f35c:	2800      	cmp	r0, #0
 800f35e:	d0f5      	beq.n	800f34c <_vfiprintf_r+0x8b8>
 800f360:	e7d1      	b.n	800f306 <_vfiprintf_r+0x872>
 800f362:	ea54 0205 	orrs.w	r2, r4, r5
 800f366:	f8cd a010 	str.w	sl, [sp, #16]
 800f36a:	f43f ada3 	beq.w	800eeb4 <_vfiprintf_r+0x420>
 800f36e:	2b01      	cmp	r3, #1
 800f370:	f43f aeda 	beq.w	800f128 <_vfiprintf_r+0x694>
 800f374:	2b02      	cmp	r3, #2
 800f376:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800f37a:	f43f af26 	beq.w	800f1ca <_vfiprintf_r+0x736>
 800f37e:	f004 0307 	and.w	r3, r4, #7
 800f382:	08e4      	lsrs	r4, r4, #3
 800f384:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800f388:	08ed      	lsrs	r5, r5, #3
 800f38a:	3330      	adds	r3, #48	; 0x30
 800f38c:	ea54 0105 	orrs.w	r1, r4, r5
 800f390:	4642      	mov	r2, r8
 800f392:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800f396:	d1f2      	bne.n	800f37e <_vfiprintf_r+0x8ea>
 800f398:	9904      	ldr	r1, [sp, #16]
 800f39a:	07c8      	lsls	r0, r1, #31
 800f39c:	d506      	bpl.n	800f3ac <_vfiprintf_r+0x918>
 800f39e:	2b30      	cmp	r3, #48	; 0x30
 800f3a0:	d004      	beq.n	800f3ac <_vfiprintf_r+0x918>
 800f3a2:	2330      	movs	r3, #48	; 0x30
 800f3a4:	f808 3c01 	strb.w	r3, [r8, #-1]
 800f3a8:	f1a2 0802 	sub.w	r8, r2, #2
 800f3ac:	ab38      	add	r3, sp, #224	; 0xe0
 800f3ae:	eba3 0308 	sub.w	r3, r3, r8
 800f3b2:	9d00      	ldr	r5, [sp, #0]
 800f3b4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f3b8:	9300      	str	r3, [sp, #0]
 800f3ba:	e5b8      	b.n	800ef2e <_vfiprintf_r+0x49a>
 800f3bc:	08010354 	.word	0x08010354

0800f3c0 <__sbprintf>:
 800f3c0:	b570      	push	{r4, r5, r6, lr}
 800f3c2:	460c      	mov	r4, r1
 800f3c4:	8989      	ldrh	r1, [r1, #12]
 800f3c6:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 800f3ca:	f021 0102 	bic.w	r1, r1, #2
 800f3ce:	f8ad 1014 	strh.w	r1, [sp, #20]
 800f3d2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800f3d4:	911b      	str	r1, [sp, #108]	; 0x6c
 800f3d6:	89e1      	ldrh	r1, [r4, #14]
 800f3d8:	f8ad 1016 	strh.w	r1, [sp, #22]
 800f3dc:	69e1      	ldr	r1, [r4, #28]
 800f3de:	9109      	str	r1, [sp, #36]	; 0x24
 800f3e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f3e2:	910b      	str	r1, [sp, #44]	; 0x2c
 800f3e4:	a91c      	add	r1, sp, #112	; 0x70
 800f3e6:	9102      	str	r1, [sp, #8]
 800f3e8:	9106      	str	r1, [sp, #24]
 800f3ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f3ee:	4606      	mov	r6, r0
 800f3f0:	9104      	str	r1, [sp, #16]
 800f3f2:	9107      	str	r1, [sp, #28]
 800f3f4:	a818      	add	r0, sp, #96	; 0x60
 800f3f6:	2100      	movs	r1, #0
 800f3f8:	e9cd 3200 	strd	r3, r2, [sp]
 800f3fc:	9108      	str	r1, [sp, #32]
 800f3fe:	f7fc fd6d 	bl	800bedc <__retarget_lock_init_recursive>
 800f402:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f406:	a902      	add	r1, sp, #8
 800f408:	4630      	mov	r0, r6
 800f40a:	f7ff fb43 	bl	800ea94 <_vfiprintf_r>
 800f40e:	1e05      	subs	r5, r0, #0
 800f410:	db07      	blt.n	800f422 <__sbprintf+0x62>
 800f412:	a902      	add	r1, sp, #8
 800f414:	4630      	mov	r0, r6
 800f416:	f7fe feb5 	bl	800e184 <_fflush_r>
 800f41a:	2800      	cmp	r0, #0
 800f41c:	bf18      	it	ne
 800f41e:	f04f 35ff 	movne.w	r5, #4294967295
 800f422:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800f426:	9818      	ldr	r0, [sp, #96]	; 0x60
 800f428:	065b      	lsls	r3, r3, #25
 800f42a:	bf42      	ittt	mi
 800f42c:	89a3      	ldrhmi	r3, [r4, #12]
 800f42e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800f432:	81a3      	strhmi	r3, [r4, #12]
 800f434:	f7fc fd53 	bl	800bede <__retarget_lock_close_recursive>
 800f438:	4628      	mov	r0, r5
 800f43a:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800f43e:	bd70      	pop	{r4, r5, r6, pc}

0800f440 <__swsetup_r>:
 800f440:	b538      	push	{r3, r4, r5, lr}
 800f442:	4b2a      	ldr	r3, [pc, #168]	; (800f4ec <__swsetup_r+0xac>)
 800f444:	4605      	mov	r5, r0
 800f446:	6818      	ldr	r0, [r3, #0]
 800f448:	460c      	mov	r4, r1
 800f44a:	b118      	cbz	r0, 800f454 <__swsetup_r+0x14>
 800f44c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800f44e:	b90b      	cbnz	r3, 800f454 <__swsetup_r+0x14>
 800f450:	f7fe ff04 	bl	800e25c <__sinit>
 800f454:	89a3      	ldrh	r3, [r4, #12]
 800f456:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f45a:	0718      	lsls	r0, r3, #28
 800f45c:	d422      	bmi.n	800f4a4 <__swsetup_r+0x64>
 800f45e:	06d9      	lsls	r1, r3, #27
 800f460:	d407      	bmi.n	800f472 <__swsetup_r+0x32>
 800f462:	2309      	movs	r3, #9
 800f464:	602b      	str	r3, [r5, #0]
 800f466:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f46a:	81a3      	strh	r3, [r4, #12]
 800f46c:	f04f 30ff 	mov.w	r0, #4294967295
 800f470:	e034      	b.n	800f4dc <__swsetup_r+0x9c>
 800f472:	0758      	lsls	r0, r3, #29
 800f474:	d512      	bpl.n	800f49c <__swsetup_r+0x5c>
 800f476:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f478:	b141      	cbz	r1, 800f48c <__swsetup_r+0x4c>
 800f47a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800f47e:	4299      	cmp	r1, r3
 800f480:	d002      	beq.n	800f488 <__swsetup_r+0x48>
 800f482:	4628      	mov	r0, r5
 800f484:	f7fc fc52 	bl	800bd2c <_free_r>
 800f488:	2300      	movs	r3, #0
 800f48a:	6323      	str	r3, [r4, #48]	; 0x30
 800f48c:	89a3      	ldrh	r3, [r4, #12]
 800f48e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f492:	81a3      	strh	r3, [r4, #12]
 800f494:	2300      	movs	r3, #0
 800f496:	6063      	str	r3, [r4, #4]
 800f498:	6923      	ldr	r3, [r4, #16]
 800f49a:	6023      	str	r3, [r4, #0]
 800f49c:	89a3      	ldrh	r3, [r4, #12]
 800f49e:	f043 0308 	orr.w	r3, r3, #8
 800f4a2:	81a3      	strh	r3, [r4, #12]
 800f4a4:	6923      	ldr	r3, [r4, #16]
 800f4a6:	b94b      	cbnz	r3, 800f4bc <__swsetup_r+0x7c>
 800f4a8:	89a3      	ldrh	r3, [r4, #12]
 800f4aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f4ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f4b2:	d003      	beq.n	800f4bc <__swsetup_r+0x7c>
 800f4b4:	4621      	mov	r1, r4
 800f4b6:	4628      	mov	r0, r5
 800f4b8:	f000 fa5a 	bl	800f970 <__smakebuf_r>
 800f4bc:	89a0      	ldrh	r0, [r4, #12]
 800f4be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f4c2:	f010 0301 	ands.w	r3, r0, #1
 800f4c6:	d00a      	beq.n	800f4de <__swsetup_r+0x9e>
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	60a3      	str	r3, [r4, #8]
 800f4cc:	6963      	ldr	r3, [r4, #20]
 800f4ce:	425b      	negs	r3, r3
 800f4d0:	61a3      	str	r3, [r4, #24]
 800f4d2:	6923      	ldr	r3, [r4, #16]
 800f4d4:	b943      	cbnz	r3, 800f4e8 <__swsetup_r+0xa8>
 800f4d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f4da:	d1c4      	bne.n	800f466 <__swsetup_r+0x26>
 800f4dc:	bd38      	pop	{r3, r4, r5, pc}
 800f4de:	0781      	lsls	r1, r0, #30
 800f4e0:	bf58      	it	pl
 800f4e2:	6963      	ldrpl	r3, [r4, #20]
 800f4e4:	60a3      	str	r3, [r4, #8]
 800f4e6:	e7f4      	b.n	800f4d2 <__swsetup_r+0x92>
 800f4e8:	2000      	movs	r0, #0
 800f4ea:	e7f7      	b.n	800f4dc <__swsetup_r+0x9c>
 800f4ec:	20000010 	.word	0x20000010

0800f4f0 <abort>:
 800f4f0:	b508      	push	{r3, lr}
 800f4f2:	2006      	movs	r0, #6
 800f4f4:	f000 faa6 	bl	800fa44 <raise>
 800f4f8:	2001      	movs	r0, #1
 800f4fa:	f7f4 fa09 	bl	8003910 <_exit>

0800f4fe <_fclose_r>:
 800f4fe:	b570      	push	{r4, r5, r6, lr}
 800f500:	4606      	mov	r6, r0
 800f502:	460c      	mov	r4, r1
 800f504:	b911      	cbnz	r1, 800f50c <_fclose_r+0xe>
 800f506:	2500      	movs	r5, #0
 800f508:	4628      	mov	r0, r5
 800f50a:	bd70      	pop	{r4, r5, r6, pc}
 800f50c:	b118      	cbz	r0, 800f516 <_fclose_r+0x18>
 800f50e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800f510:	b90b      	cbnz	r3, 800f516 <_fclose_r+0x18>
 800f512:	f7fe fea3 	bl	800e25c <__sinit>
 800f516:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f518:	07d8      	lsls	r0, r3, #31
 800f51a:	d405      	bmi.n	800f528 <_fclose_r+0x2a>
 800f51c:	89a3      	ldrh	r3, [r4, #12]
 800f51e:	0599      	lsls	r1, r3, #22
 800f520:	d402      	bmi.n	800f528 <_fclose_r+0x2a>
 800f522:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f524:	f7fc fcdc 	bl	800bee0 <__retarget_lock_acquire_recursive>
 800f528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f52c:	b93b      	cbnz	r3, 800f53e <_fclose_r+0x40>
 800f52e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800f530:	f015 0501 	ands.w	r5, r5, #1
 800f534:	d1e7      	bne.n	800f506 <_fclose_r+0x8>
 800f536:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f538:	f7fc fcd3 	bl	800bee2 <__retarget_lock_release_recursive>
 800f53c:	e7e4      	b.n	800f508 <_fclose_r+0xa>
 800f53e:	4621      	mov	r1, r4
 800f540:	4630      	mov	r0, r6
 800f542:	f7fe fd91 	bl	800e068 <__sflush_r>
 800f546:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f548:	4605      	mov	r5, r0
 800f54a:	b133      	cbz	r3, 800f55a <_fclose_r+0x5c>
 800f54c:	69e1      	ldr	r1, [r4, #28]
 800f54e:	4630      	mov	r0, r6
 800f550:	4798      	blx	r3
 800f552:	2800      	cmp	r0, #0
 800f554:	bfb8      	it	lt
 800f556:	f04f 35ff 	movlt.w	r5, #4294967295
 800f55a:	89a3      	ldrh	r3, [r4, #12]
 800f55c:	061a      	lsls	r2, r3, #24
 800f55e:	d503      	bpl.n	800f568 <_fclose_r+0x6a>
 800f560:	6921      	ldr	r1, [r4, #16]
 800f562:	4630      	mov	r0, r6
 800f564:	f7fc fbe2 	bl	800bd2c <_free_r>
 800f568:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f56a:	b141      	cbz	r1, 800f57e <_fclose_r+0x80>
 800f56c:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800f570:	4299      	cmp	r1, r3
 800f572:	d002      	beq.n	800f57a <_fclose_r+0x7c>
 800f574:	4630      	mov	r0, r6
 800f576:	f7fc fbd9 	bl	800bd2c <_free_r>
 800f57a:	2300      	movs	r3, #0
 800f57c:	6323      	str	r3, [r4, #48]	; 0x30
 800f57e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f580:	b121      	cbz	r1, 800f58c <_fclose_r+0x8e>
 800f582:	4630      	mov	r0, r6
 800f584:	f7fc fbd2 	bl	800bd2c <_free_r>
 800f588:	2300      	movs	r3, #0
 800f58a:	6463      	str	r3, [r4, #68]	; 0x44
 800f58c:	f7fe fe4e 	bl	800e22c <__sfp_lock_acquire>
 800f590:	2300      	movs	r3, #0
 800f592:	81a3      	strh	r3, [r4, #12]
 800f594:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f596:	07db      	lsls	r3, r3, #31
 800f598:	d402      	bmi.n	800f5a0 <_fclose_r+0xa2>
 800f59a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f59c:	f7fc fca1 	bl	800bee2 <__retarget_lock_release_recursive>
 800f5a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f5a2:	f7fc fc9c 	bl	800bede <__retarget_lock_close_recursive>
 800f5a6:	f7fe fe47 	bl	800e238 <__sfp_lock_release>
 800f5aa:	e7ad      	b.n	800f508 <_fclose_r+0xa>

0800f5ac <__fputwc>:
 800f5ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f5b0:	4680      	mov	r8, r0
 800f5b2:	460e      	mov	r6, r1
 800f5b4:	4615      	mov	r5, r2
 800f5b6:	f7fc fc87 	bl	800bec8 <__locale_mb_cur_max>
 800f5ba:	2801      	cmp	r0, #1
 800f5bc:	d11c      	bne.n	800f5f8 <__fputwc+0x4c>
 800f5be:	1e73      	subs	r3, r6, #1
 800f5c0:	2bfe      	cmp	r3, #254	; 0xfe
 800f5c2:	d819      	bhi.n	800f5f8 <__fputwc+0x4c>
 800f5c4:	f88d 6004 	strb.w	r6, [sp, #4]
 800f5c8:	4604      	mov	r4, r0
 800f5ca:	2700      	movs	r7, #0
 800f5cc:	f10d 0904 	add.w	r9, sp, #4
 800f5d0:	42a7      	cmp	r7, r4
 800f5d2:	d020      	beq.n	800f616 <__fputwc+0x6a>
 800f5d4:	68ab      	ldr	r3, [r5, #8]
 800f5d6:	f817 1009 	ldrb.w	r1, [r7, r9]
 800f5da:	3b01      	subs	r3, #1
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	60ab      	str	r3, [r5, #8]
 800f5e0:	da04      	bge.n	800f5ec <__fputwc+0x40>
 800f5e2:	69aa      	ldr	r2, [r5, #24]
 800f5e4:	4293      	cmp	r3, r2
 800f5e6:	db1a      	blt.n	800f61e <__fputwc+0x72>
 800f5e8:	290a      	cmp	r1, #10
 800f5ea:	d018      	beq.n	800f61e <__fputwc+0x72>
 800f5ec:	682b      	ldr	r3, [r5, #0]
 800f5ee:	1c5a      	adds	r2, r3, #1
 800f5f0:	602a      	str	r2, [r5, #0]
 800f5f2:	7019      	strb	r1, [r3, #0]
 800f5f4:	3701      	adds	r7, #1
 800f5f6:	e7eb      	b.n	800f5d0 <__fputwc+0x24>
 800f5f8:	a901      	add	r1, sp, #4
 800f5fa:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800f5fe:	4632      	mov	r2, r6
 800f600:	4640      	mov	r0, r8
 800f602:	f000 fa85 	bl	800fb10 <_wcrtomb_r>
 800f606:	1c41      	adds	r1, r0, #1
 800f608:	4604      	mov	r4, r0
 800f60a:	d1de      	bne.n	800f5ca <__fputwc+0x1e>
 800f60c:	89ab      	ldrh	r3, [r5, #12]
 800f60e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f612:	81ab      	strh	r3, [r5, #12]
 800f614:	4606      	mov	r6, r0
 800f616:	4630      	mov	r0, r6
 800f618:	b003      	add	sp, #12
 800f61a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f61e:	462a      	mov	r2, r5
 800f620:	4640      	mov	r0, r8
 800f622:	f000 fa2b 	bl	800fa7c <__swbuf_r>
 800f626:	1c42      	adds	r2, r0, #1
 800f628:	d1e4      	bne.n	800f5f4 <__fputwc+0x48>
 800f62a:	4606      	mov	r6, r0
 800f62c:	e7f3      	b.n	800f616 <__fputwc+0x6a>

0800f62e <_fputwc_r>:
 800f62e:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800f630:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f632:	4614      	mov	r4, r2
 800f634:	07da      	lsls	r2, r3, #31
 800f636:	4605      	mov	r5, r0
 800f638:	d407      	bmi.n	800f64a <_fputwc_r+0x1c>
 800f63a:	89a3      	ldrh	r3, [r4, #12]
 800f63c:	059b      	lsls	r3, r3, #22
 800f63e:	d404      	bmi.n	800f64a <_fputwc_r+0x1c>
 800f640:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f642:	9101      	str	r1, [sp, #4]
 800f644:	f7fc fc4c 	bl	800bee0 <__retarget_lock_acquire_recursive>
 800f648:	9901      	ldr	r1, [sp, #4]
 800f64a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f64e:	0498      	lsls	r0, r3, #18
 800f650:	d406      	bmi.n	800f660 <_fputwc_r+0x32>
 800f652:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800f656:	81a3      	strh	r3, [r4, #12]
 800f658:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f65a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800f65e:	6663      	str	r3, [r4, #100]	; 0x64
 800f660:	4622      	mov	r2, r4
 800f662:	4628      	mov	r0, r5
 800f664:	f7ff ffa2 	bl	800f5ac <__fputwc>
 800f668:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f66a:	07da      	lsls	r2, r3, #31
 800f66c:	4605      	mov	r5, r0
 800f66e:	d405      	bmi.n	800f67c <_fputwc_r+0x4e>
 800f670:	89a3      	ldrh	r3, [r4, #12]
 800f672:	059b      	lsls	r3, r3, #22
 800f674:	d402      	bmi.n	800f67c <_fputwc_r+0x4e>
 800f676:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f678:	f7fc fc33 	bl	800bee2 <__retarget_lock_release_recursive>
 800f67c:	4628      	mov	r0, r5
 800f67e:	b003      	add	sp, #12
 800f680:	bd30      	pop	{r4, r5, pc}
	...

0800f684 <__sfvwrite_r>:
 800f684:	6893      	ldr	r3, [r2, #8]
 800f686:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f68a:	4606      	mov	r6, r0
 800f68c:	460c      	mov	r4, r1
 800f68e:	4690      	mov	r8, r2
 800f690:	b91b      	cbnz	r3, 800f69a <__sfvwrite_r+0x16>
 800f692:	2000      	movs	r0, #0
 800f694:	b003      	add	sp, #12
 800f696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f69a:	898b      	ldrh	r3, [r1, #12]
 800f69c:	0718      	lsls	r0, r3, #28
 800f69e:	d550      	bpl.n	800f742 <__sfvwrite_r+0xbe>
 800f6a0:	690b      	ldr	r3, [r1, #16]
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d04d      	beq.n	800f742 <__sfvwrite_r+0xbe>
 800f6a6:	89a3      	ldrh	r3, [r4, #12]
 800f6a8:	f8d8 7000 	ldr.w	r7, [r8]
 800f6ac:	f013 0902 	ands.w	r9, r3, #2
 800f6b0:	d16c      	bne.n	800f78c <__sfvwrite_r+0x108>
 800f6b2:	f013 0301 	ands.w	r3, r3, #1
 800f6b6:	f000 809c 	beq.w	800f7f2 <__sfvwrite_r+0x16e>
 800f6ba:	4648      	mov	r0, r9
 800f6bc:	46ca      	mov	sl, r9
 800f6be:	46cb      	mov	fp, r9
 800f6c0:	f1bb 0f00 	cmp.w	fp, #0
 800f6c4:	f000 8103 	beq.w	800f8ce <__sfvwrite_r+0x24a>
 800f6c8:	b950      	cbnz	r0, 800f6e0 <__sfvwrite_r+0x5c>
 800f6ca:	465a      	mov	r2, fp
 800f6cc:	210a      	movs	r1, #10
 800f6ce:	4650      	mov	r0, sl
 800f6d0:	f7f0 fd8e 	bl	80001f0 <memchr>
 800f6d4:	2800      	cmp	r0, #0
 800f6d6:	f000 80ff 	beq.w	800f8d8 <__sfvwrite_r+0x254>
 800f6da:	3001      	adds	r0, #1
 800f6dc:	eba0 090a 	sub.w	r9, r0, sl
 800f6e0:	6820      	ldr	r0, [r4, #0]
 800f6e2:	6921      	ldr	r1, [r4, #16]
 800f6e4:	6963      	ldr	r3, [r4, #20]
 800f6e6:	45d9      	cmp	r9, fp
 800f6e8:	464a      	mov	r2, r9
 800f6ea:	bf28      	it	cs
 800f6ec:	465a      	movcs	r2, fp
 800f6ee:	4288      	cmp	r0, r1
 800f6f0:	f240 80f5 	bls.w	800f8de <__sfvwrite_r+0x25a>
 800f6f4:	68a5      	ldr	r5, [r4, #8]
 800f6f6:	441d      	add	r5, r3
 800f6f8:	42aa      	cmp	r2, r5
 800f6fa:	f340 80f0 	ble.w	800f8de <__sfvwrite_r+0x25a>
 800f6fe:	4651      	mov	r1, sl
 800f700:	462a      	mov	r2, r5
 800f702:	f7ff f973 	bl	800e9ec <memmove>
 800f706:	6823      	ldr	r3, [r4, #0]
 800f708:	442b      	add	r3, r5
 800f70a:	6023      	str	r3, [r4, #0]
 800f70c:	4621      	mov	r1, r4
 800f70e:	4630      	mov	r0, r6
 800f710:	f7fe fd38 	bl	800e184 <_fflush_r>
 800f714:	2800      	cmp	r0, #0
 800f716:	d167      	bne.n	800f7e8 <__sfvwrite_r+0x164>
 800f718:	ebb9 0905 	subs.w	r9, r9, r5
 800f71c:	f040 80f7 	bne.w	800f90e <__sfvwrite_r+0x28a>
 800f720:	4621      	mov	r1, r4
 800f722:	4630      	mov	r0, r6
 800f724:	f7fe fd2e 	bl	800e184 <_fflush_r>
 800f728:	2800      	cmp	r0, #0
 800f72a:	d15d      	bne.n	800f7e8 <__sfvwrite_r+0x164>
 800f72c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800f730:	44aa      	add	sl, r5
 800f732:	ebab 0b05 	sub.w	fp, fp, r5
 800f736:	1b55      	subs	r5, r2, r5
 800f738:	f8c8 5008 	str.w	r5, [r8, #8]
 800f73c:	2d00      	cmp	r5, #0
 800f73e:	d1bf      	bne.n	800f6c0 <__sfvwrite_r+0x3c>
 800f740:	e7a7      	b.n	800f692 <__sfvwrite_r+0xe>
 800f742:	4621      	mov	r1, r4
 800f744:	4630      	mov	r0, r6
 800f746:	f7ff fe7b 	bl	800f440 <__swsetup_r>
 800f74a:	2800      	cmp	r0, #0
 800f74c:	d0ab      	beq.n	800f6a6 <__sfvwrite_r+0x22>
 800f74e:	f04f 30ff 	mov.w	r0, #4294967295
 800f752:	e79f      	b.n	800f694 <__sfvwrite_r+0x10>
 800f754:	e9d7 b900 	ldrd	fp, r9, [r7]
 800f758:	3708      	adds	r7, #8
 800f75a:	f1b9 0f00 	cmp.w	r9, #0
 800f75e:	d0f9      	beq.n	800f754 <__sfvwrite_r+0xd0>
 800f760:	45d1      	cmp	r9, sl
 800f762:	464b      	mov	r3, r9
 800f764:	69e1      	ldr	r1, [r4, #28]
 800f766:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f768:	bf28      	it	cs
 800f76a:	4653      	movcs	r3, sl
 800f76c:	465a      	mov	r2, fp
 800f76e:	4630      	mov	r0, r6
 800f770:	47a8      	blx	r5
 800f772:	2800      	cmp	r0, #0
 800f774:	dd38      	ble.n	800f7e8 <__sfvwrite_r+0x164>
 800f776:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f77a:	4483      	add	fp, r0
 800f77c:	eba9 0900 	sub.w	r9, r9, r0
 800f780:	1a18      	subs	r0, r3, r0
 800f782:	f8c8 0008 	str.w	r0, [r8, #8]
 800f786:	2800      	cmp	r0, #0
 800f788:	d1e7      	bne.n	800f75a <__sfvwrite_r+0xd6>
 800f78a:	e782      	b.n	800f692 <__sfvwrite_r+0xe>
 800f78c:	f04f 0b00 	mov.w	fp, #0
 800f790:	f8df a180 	ldr.w	sl, [pc, #384]	; 800f914 <__sfvwrite_r+0x290>
 800f794:	46d9      	mov	r9, fp
 800f796:	e7e0      	b.n	800f75a <__sfvwrite_r+0xd6>
 800f798:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800f79c:	3708      	adds	r7, #8
 800f79e:	f1ba 0f00 	cmp.w	sl, #0
 800f7a2:	d0f9      	beq.n	800f798 <__sfvwrite_r+0x114>
 800f7a4:	89a3      	ldrh	r3, [r4, #12]
 800f7a6:	6820      	ldr	r0, [r4, #0]
 800f7a8:	68a2      	ldr	r2, [r4, #8]
 800f7aa:	0599      	lsls	r1, r3, #22
 800f7ac:	d563      	bpl.n	800f876 <__sfvwrite_r+0x1f2>
 800f7ae:	4552      	cmp	r2, sl
 800f7b0:	d836      	bhi.n	800f820 <__sfvwrite_r+0x19c>
 800f7b2:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800f7b6:	d033      	beq.n	800f820 <__sfvwrite_r+0x19c>
 800f7b8:	6921      	ldr	r1, [r4, #16]
 800f7ba:	6965      	ldr	r5, [r4, #20]
 800f7bc:	eba0 0b01 	sub.w	fp, r0, r1
 800f7c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f7c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f7c8:	f10b 0201 	add.w	r2, fp, #1
 800f7cc:	106d      	asrs	r5, r5, #1
 800f7ce:	4452      	add	r2, sl
 800f7d0:	4295      	cmp	r5, r2
 800f7d2:	bf38      	it	cc
 800f7d4:	4615      	movcc	r5, r2
 800f7d6:	055b      	lsls	r3, r3, #21
 800f7d8:	d53d      	bpl.n	800f856 <__sfvwrite_r+0x1d2>
 800f7da:	4629      	mov	r1, r5
 800f7dc:	4630      	mov	r0, r6
 800f7de:	f7f8 fc7d 	bl	80080dc <_malloc_r>
 800f7e2:	b948      	cbnz	r0, 800f7f8 <__sfvwrite_r+0x174>
 800f7e4:	230c      	movs	r3, #12
 800f7e6:	6033      	str	r3, [r6, #0]
 800f7e8:	89a3      	ldrh	r3, [r4, #12]
 800f7ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f7ee:	81a3      	strh	r3, [r4, #12]
 800f7f0:	e7ad      	b.n	800f74e <__sfvwrite_r+0xca>
 800f7f2:	4699      	mov	r9, r3
 800f7f4:	469a      	mov	sl, r3
 800f7f6:	e7d2      	b.n	800f79e <__sfvwrite_r+0x11a>
 800f7f8:	465a      	mov	r2, fp
 800f7fa:	6921      	ldr	r1, [r4, #16]
 800f7fc:	9001      	str	r0, [sp, #4]
 800f7fe:	f7fc fbaf 	bl	800bf60 <memcpy>
 800f802:	89a2      	ldrh	r2, [r4, #12]
 800f804:	9b01      	ldr	r3, [sp, #4]
 800f806:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800f80a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f80e:	81a2      	strh	r2, [r4, #12]
 800f810:	6123      	str	r3, [r4, #16]
 800f812:	6165      	str	r5, [r4, #20]
 800f814:	445b      	add	r3, fp
 800f816:	eba5 050b 	sub.w	r5, r5, fp
 800f81a:	6023      	str	r3, [r4, #0]
 800f81c:	4652      	mov	r2, sl
 800f81e:	60a5      	str	r5, [r4, #8]
 800f820:	4552      	cmp	r2, sl
 800f822:	bf28      	it	cs
 800f824:	4652      	movcs	r2, sl
 800f826:	6820      	ldr	r0, [r4, #0]
 800f828:	9201      	str	r2, [sp, #4]
 800f82a:	4649      	mov	r1, r9
 800f82c:	f7ff f8de 	bl	800e9ec <memmove>
 800f830:	68a3      	ldr	r3, [r4, #8]
 800f832:	9a01      	ldr	r2, [sp, #4]
 800f834:	1a9b      	subs	r3, r3, r2
 800f836:	60a3      	str	r3, [r4, #8]
 800f838:	6823      	ldr	r3, [r4, #0]
 800f83a:	441a      	add	r2, r3
 800f83c:	4655      	mov	r5, sl
 800f83e:	6022      	str	r2, [r4, #0]
 800f840:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800f844:	44a9      	add	r9, r5
 800f846:	ebaa 0a05 	sub.w	sl, sl, r5
 800f84a:	1b45      	subs	r5, r0, r5
 800f84c:	f8c8 5008 	str.w	r5, [r8, #8]
 800f850:	2d00      	cmp	r5, #0
 800f852:	d1a4      	bne.n	800f79e <__sfvwrite_r+0x11a>
 800f854:	e71d      	b.n	800f692 <__sfvwrite_r+0xe>
 800f856:	462a      	mov	r2, r5
 800f858:	4630      	mov	r0, r6
 800f85a:	f7fd f81d 	bl	800c898 <_realloc_r>
 800f85e:	4603      	mov	r3, r0
 800f860:	2800      	cmp	r0, #0
 800f862:	d1d5      	bne.n	800f810 <__sfvwrite_r+0x18c>
 800f864:	6921      	ldr	r1, [r4, #16]
 800f866:	4630      	mov	r0, r6
 800f868:	f7fc fa60 	bl	800bd2c <_free_r>
 800f86c:	89a3      	ldrh	r3, [r4, #12]
 800f86e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f872:	81a3      	strh	r3, [r4, #12]
 800f874:	e7b6      	b.n	800f7e4 <__sfvwrite_r+0x160>
 800f876:	6923      	ldr	r3, [r4, #16]
 800f878:	4283      	cmp	r3, r0
 800f87a:	d302      	bcc.n	800f882 <__sfvwrite_r+0x1fe>
 800f87c:	6961      	ldr	r1, [r4, #20]
 800f87e:	4551      	cmp	r1, sl
 800f880:	d915      	bls.n	800f8ae <__sfvwrite_r+0x22a>
 800f882:	4552      	cmp	r2, sl
 800f884:	bf28      	it	cs
 800f886:	4652      	movcs	r2, sl
 800f888:	4649      	mov	r1, r9
 800f88a:	4615      	mov	r5, r2
 800f88c:	f7ff f8ae 	bl	800e9ec <memmove>
 800f890:	68a3      	ldr	r3, [r4, #8]
 800f892:	6822      	ldr	r2, [r4, #0]
 800f894:	1b5b      	subs	r3, r3, r5
 800f896:	442a      	add	r2, r5
 800f898:	60a3      	str	r3, [r4, #8]
 800f89a:	6022      	str	r2, [r4, #0]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d1cf      	bne.n	800f840 <__sfvwrite_r+0x1bc>
 800f8a0:	4621      	mov	r1, r4
 800f8a2:	4630      	mov	r0, r6
 800f8a4:	f7fe fc6e 	bl	800e184 <_fflush_r>
 800f8a8:	2800      	cmp	r0, #0
 800f8aa:	d0c9      	beq.n	800f840 <__sfvwrite_r+0x1bc>
 800f8ac:	e79c      	b.n	800f7e8 <__sfvwrite_r+0x164>
 800f8ae:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800f8b2:	459a      	cmp	sl, r3
 800f8b4:	bf38      	it	cc
 800f8b6:	4653      	movcc	r3, sl
 800f8b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f8ba:	fb93 f3f1 	sdiv	r3, r3, r1
 800f8be:	464a      	mov	r2, r9
 800f8c0:	434b      	muls	r3, r1
 800f8c2:	4630      	mov	r0, r6
 800f8c4:	69e1      	ldr	r1, [r4, #28]
 800f8c6:	47a8      	blx	r5
 800f8c8:	1e05      	subs	r5, r0, #0
 800f8ca:	dcb9      	bgt.n	800f840 <__sfvwrite_r+0x1bc>
 800f8cc:	e78c      	b.n	800f7e8 <__sfvwrite_r+0x164>
 800f8ce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800f8d2:	2000      	movs	r0, #0
 800f8d4:	3708      	adds	r7, #8
 800f8d6:	e6f3      	b.n	800f6c0 <__sfvwrite_r+0x3c>
 800f8d8:	f10b 0901 	add.w	r9, fp, #1
 800f8dc:	e700      	b.n	800f6e0 <__sfvwrite_r+0x5c>
 800f8de:	4293      	cmp	r3, r2
 800f8e0:	dc08      	bgt.n	800f8f4 <__sfvwrite_r+0x270>
 800f8e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f8e4:	69e1      	ldr	r1, [r4, #28]
 800f8e6:	4652      	mov	r2, sl
 800f8e8:	4630      	mov	r0, r6
 800f8ea:	47a8      	blx	r5
 800f8ec:	1e05      	subs	r5, r0, #0
 800f8ee:	f73f af13 	bgt.w	800f718 <__sfvwrite_r+0x94>
 800f8f2:	e779      	b.n	800f7e8 <__sfvwrite_r+0x164>
 800f8f4:	4651      	mov	r1, sl
 800f8f6:	9201      	str	r2, [sp, #4]
 800f8f8:	f7ff f878 	bl	800e9ec <memmove>
 800f8fc:	9a01      	ldr	r2, [sp, #4]
 800f8fe:	68a3      	ldr	r3, [r4, #8]
 800f900:	1a9b      	subs	r3, r3, r2
 800f902:	60a3      	str	r3, [r4, #8]
 800f904:	6823      	ldr	r3, [r4, #0]
 800f906:	4413      	add	r3, r2
 800f908:	6023      	str	r3, [r4, #0]
 800f90a:	4615      	mov	r5, r2
 800f90c:	e704      	b.n	800f718 <__sfvwrite_r+0x94>
 800f90e:	2001      	movs	r0, #1
 800f910:	e70c      	b.n	800f72c <__sfvwrite_r+0xa8>
 800f912:	bf00      	nop
 800f914:	7ffffc00 	.word	0x7ffffc00

0800f918 <__swhatbuf_r>:
 800f918:	b570      	push	{r4, r5, r6, lr}
 800f91a:	460e      	mov	r6, r1
 800f91c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f920:	2900      	cmp	r1, #0
 800f922:	b096      	sub	sp, #88	; 0x58
 800f924:	4614      	mov	r4, r2
 800f926:	461d      	mov	r5, r3
 800f928:	da0a      	bge.n	800f940 <__swhatbuf_r+0x28>
 800f92a:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 800f92e:	2300      	movs	r3, #0
 800f930:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 800f934:	602b      	str	r3, [r5, #0]
 800f936:	d116      	bne.n	800f966 <__swhatbuf_r+0x4e>
 800f938:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f93c:	6023      	str	r3, [r4, #0]
 800f93e:	e015      	b.n	800f96c <__swhatbuf_r+0x54>
 800f940:	466a      	mov	r2, sp
 800f942:	f000 f8fb 	bl	800fb3c <_fstat_r>
 800f946:	2800      	cmp	r0, #0
 800f948:	dbef      	blt.n	800f92a <__swhatbuf_r+0x12>
 800f94a:	9a01      	ldr	r2, [sp, #4]
 800f94c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f950:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f954:	425a      	negs	r2, r3
 800f956:	415a      	adcs	r2, r3
 800f958:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f95c:	602a      	str	r2, [r5, #0]
 800f95e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800f962:	6023      	str	r3, [r4, #0]
 800f964:	e002      	b.n	800f96c <__swhatbuf_r+0x54>
 800f966:	2240      	movs	r2, #64	; 0x40
 800f968:	6022      	str	r2, [r4, #0]
 800f96a:	4618      	mov	r0, r3
 800f96c:	b016      	add	sp, #88	; 0x58
 800f96e:	bd70      	pop	{r4, r5, r6, pc}

0800f970 <__smakebuf_r>:
 800f970:	898b      	ldrh	r3, [r1, #12]
 800f972:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f974:	079d      	lsls	r5, r3, #30
 800f976:	4606      	mov	r6, r0
 800f978:	460c      	mov	r4, r1
 800f97a:	d507      	bpl.n	800f98c <__smakebuf_r+0x1c>
 800f97c:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800f980:	6023      	str	r3, [r4, #0]
 800f982:	6123      	str	r3, [r4, #16]
 800f984:	2301      	movs	r3, #1
 800f986:	6163      	str	r3, [r4, #20]
 800f988:	b002      	add	sp, #8
 800f98a:	bd70      	pop	{r4, r5, r6, pc}
 800f98c:	ab01      	add	r3, sp, #4
 800f98e:	466a      	mov	r2, sp
 800f990:	f7ff ffc2 	bl	800f918 <__swhatbuf_r>
 800f994:	9900      	ldr	r1, [sp, #0]
 800f996:	4605      	mov	r5, r0
 800f998:	4630      	mov	r0, r6
 800f99a:	f7f8 fb9f 	bl	80080dc <_malloc_r>
 800f99e:	b948      	cbnz	r0, 800f9b4 <__smakebuf_r+0x44>
 800f9a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9a4:	059a      	lsls	r2, r3, #22
 800f9a6:	d4ef      	bmi.n	800f988 <__smakebuf_r+0x18>
 800f9a8:	f023 0303 	bic.w	r3, r3, #3
 800f9ac:	f043 0302 	orr.w	r3, r3, #2
 800f9b0:	81a3      	strh	r3, [r4, #12]
 800f9b2:	e7e3      	b.n	800f97c <__smakebuf_r+0xc>
 800f9b4:	4b0d      	ldr	r3, [pc, #52]	; (800f9ec <__smakebuf_r+0x7c>)
 800f9b6:	63f3      	str	r3, [r6, #60]	; 0x3c
 800f9b8:	89a3      	ldrh	r3, [r4, #12]
 800f9ba:	6020      	str	r0, [r4, #0]
 800f9bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f9c0:	81a3      	strh	r3, [r4, #12]
 800f9c2:	9b00      	ldr	r3, [sp, #0]
 800f9c4:	6163      	str	r3, [r4, #20]
 800f9c6:	9b01      	ldr	r3, [sp, #4]
 800f9c8:	6120      	str	r0, [r4, #16]
 800f9ca:	b15b      	cbz	r3, 800f9e4 <__smakebuf_r+0x74>
 800f9cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f9d0:	4630      	mov	r0, r6
 800f9d2:	f000 f8c5 	bl	800fb60 <_isatty_r>
 800f9d6:	b128      	cbz	r0, 800f9e4 <__smakebuf_r+0x74>
 800f9d8:	89a3      	ldrh	r3, [r4, #12]
 800f9da:	f023 0303 	bic.w	r3, r3, #3
 800f9de:	f043 0301 	orr.w	r3, r3, #1
 800f9e2:	81a3      	strh	r3, [r4, #12]
 800f9e4:	89a0      	ldrh	r0, [r4, #12]
 800f9e6:	4305      	orrs	r5, r0
 800f9e8:	81a5      	strh	r5, [r4, #12]
 800f9ea:	e7cd      	b.n	800f988 <__smakebuf_r+0x18>
 800f9ec:	0800e221 	.word	0x0800e221

0800f9f0 <_raise_r>:
 800f9f0:	291f      	cmp	r1, #31
 800f9f2:	b538      	push	{r3, r4, r5, lr}
 800f9f4:	4604      	mov	r4, r0
 800f9f6:	460d      	mov	r5, r1
 800f9f8:	d904      	bls.n	800fa04 <_raise_r+0x14>
 800f9fa:	2316      	movs	r3, #22
 800f9fc:	6003      	str	r3, [r0, #0]
 800f9fe:	f04f 30ff 	mov.w	r0, #4294967295
 800fa02:	bd38      	pop	{r3, r4, r5, pc}
 800fa04:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800fa08:	b112      	cbz	r2, 800fa10 <_raise_r+0x20>
 800fa0a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fa0e:	b94b      	cbnz	r3, 800fa24 <_raise_r+0x34>
 800fa10:	4620      	mov	r0, r4
 800fa12:	f000 f831 	bl	800fa78 <_getpid_r>
 800fa16:	462a      	mov	r2, r5
 800fa18:	4601      	mov	r1, r0
 800fa1a:	4620      	mov	r0, r4
 800fa1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa20:	f000 b818 	b.w	800fa54 <_kill_r>
 800fa24:	2b01      	cmp	r3, #1
 800fa26:	d00a      	beq.n	800fa3e <_raise_r+0x4e>
 800fa28:	1c59      	adds	r1, r3, #1
 800fa2a:	d103      	bne.n	800fa34 <_raise_r+0x44>
 800fa2c:	2316      	movs	r3, #22
 800fa2e:	6003      	str	r3, [r0, #0]
 800fa30:	2001      	movs	r0, #1
 800fa32:	e7e6      	b.n	800fa02 <_raise_r+0x12>
 800fa34:	2400      	movs	r4, #0
 800fa36:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fa3a:	4628      	mov	r0, r5
 800fa3c:	4798      	blx	r3
 800fa3e:	2000      	movs	r0, #0
 800fa40:	e7df      	b.n	800fa02 <_raise_r+0x12>
	...

0800fa44 <raise>:
 800fa44:	4b02      	ldr	r3, [pc, #8]	; (800fa50 <raise+0xc>)
 800fa46:	4601      	mov	r1, r0
 800fa48:	6818      	ldr	r0, [r3, #0]
 800fa4a:	f7ff bfd1 	b.w	800f9f0 <_raise_r>
 800fa4e:	bf00      	nop
 800fa50:	20000010 	.word	0x20000010

0800fa54 <_kill_r>:
 800fa54:	b538      	push	{r3, r4, r5, lr}
 800fa56:	4d07      	ldr	r5, [pc, #28]	; (800fa74 <_kill_r+0x20>)
 800fa58:	2300      	movs	r3, #0
 800fa5a:	4604      	mov	r4, r0
 800fa5c:	4608      	mov	r0, r1
 800fa5e:	4611      	mov	r1, r2
 800fa60:	602b      	str	r3, [r5, #0]
 800fa62:	f7f3 ff45 	bl	80038f0 <_kill>
 800fa66:	1c43      	adds	r3, r0, #1
 800fa68:	d102      	bne.n	800fa70 <_kill_r+0x1c>
 800fa6a:	682b      	ldr	r3, [r5, #0]
 800fa6c:	b103      	cbz	r3, 800fa70 <_kill_r+0x1c>
 800fa6e:	6023      	str	r3, [r4, #0]
 800fa70:	bd38      	pop	{r3, r4, r5, pc}
 800fa72:	bf00      	nop
 800fa74:	200011a0 	.word	0x200011a0

0800fa78 <_getpid_r>:
 800fa78:	f7f3 bf32 	b.w	80038e0 <_getpid>

0800fa7c <__swbuf_r>:
 800fa7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa7e:	460e      	mov	r6, r1
 800fa80:	4614      	mov	r4, r2
 800fa82:	4605      	mov	r5, r0
 800fa84:	b118      	cbz	r0, 800fa8e <__swbuf_r+0x12>
 800fa86:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fa88:	b90b      	cbnz	r3, 800fa8e <__swbuf_r+0x12>
 800fa8a:	f7fe fbe7 	bl	800e25c <__sinit>
 800fa8e:	69a3      	ldr	r3, [r4, #24]
 800fa90:	60a3      	str	r3, [r4, #8]
 800fa92:	89a3      	ldrh	r3, [r4, #12]
 800fa94:	0719      	lsls	r1, r3, #28
 800fa96:	d529      	bpl.n	800faec <__swbuf_r+0x70>
 800fa98:	6923      	ldr	r3, [r4, #16]
 800fa9a:	b33b      	cbz	r3, 800faec <__swbuf_r+0x70>
 800fa9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800faa0:	b2f6      	uxtb	r6, r6
 800faa2:	049a      	lsls	r2, r3, #18
 800faa4:	4637      	mov	r7, r6
 800faa6:	d52a      	bpl.n	800fafe <__swbuf_r+0x82>
 800faa8:	6823      	ldr	r3, [r4, #0]
 800faaa:	6920      	ldr	r0, [r4, #16]
 800faac:	1a18      	subs	r0, r3, r0
 800faae:	6963      	ldr	r3, [r4, #20]
 800fab0:	4283      	cmp	r3, r0
 800fab2:	dc04      	bgt.n	800fabe <__swbuf_r+0x42>
 800fab4:	4621      	mov	r1, r4
 800fab6:	4628      	mov	r0, r5
 800fab8:	f7fe fb64 	bl	800e184 <_fflush_r>
 800fabc:	b9e0      	cbnz	r0, 800faf8 <__swbuf_r+0x7c>
 800fabe:	68a3      	ldr	r3, [r4, #8]
 800fac0:	3b01      	subs	r3, #1
 800fac2:	60a3      	str	r3, [r4, #8]
 800fac4:	6823      	ldr	r3, [r4, #0]
 800fac6:	1c5a      	adds	r2, r3, #1
 800fac8:	6022      	str	r2, [r4, #0]
 800faca:	701e      	strb	r6, [r3, #0]
 800facc:	6962      	ldr	r2, [r4, #20]
 800face:	1c43      	adds	r3, r0, #1
 800fad0:	429a      	cmp	r2, r3
 800fad2:	d004      	beq.n	800fade <__swbuf_r+0x62>
 800fad4:	89a3      	ldrh	r3, [r4, #12]
 800fad6:	07db      	lsls	r3, r3, #31
 800fad8:	d506      	bpl.n	800fae8 <__swbuf_r+0x6c>
 800fada:	2e0a      	cmp	r6, #10
 800fadc:	d104      	bne.n	800fae8 <__swbuf_r+0x6c>
 800fade:	4621      	mov	r1, r4
 800fae0:	4628      	mov	r0, r5
 800fae2:	f7fe fb4f 	bl	800e184 <_fflush_r>
 800fae6:	b938      	cbnz	r0, 800faf8 <__swbuf_r+0x7c>
 800fae8:	4638      	mov	r0, r7
 800faea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800faec:	4621      	mov	r1, r4
 800faee:	4628      	mov	r0, r5
 800faf0:	f7ff fca6 	bl	800f440 <__swsetup_r>
 800faf4:	2800      	cmp	r0, #0
 800faf6:	d0d1      	beq.n	800fa9c <__swbuf_r+0x20>
 800faf8:	f04f 37ff 	mov.w	r7, #4294967295
 800fafc:	e7f4      	b.n	800fae8 <__swbuf_r+0x6c>
 800fafe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fb02:	81a3      	strh	r3, [r4, #12]
 800fb04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fb06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fb0a:	6663      	str	r3, [r4, #100]	; 0x64
 800fb0c:	e7cc      	b.n	800faa8 <__swbuf_r+0x2c>
	...

0800fb10 <_wcrtomb_r>:
 800fb10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb12:	4c09      	ldr	r4, [pc, #36]	; (800fb38 <_wcrtomb_r+0x28>)
 800fb14:	b085      	sub	sp, #20
 800fb16:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800fb1a:	4605      	mov	r5, r0
 800fb1c:	461e      	mov	r6, r3
 800fb1e:	b909      	cbnz	r1, 800fb24 <_wcrtomb_r+0x14>
 800fb20:	460a      	mov	r2, r1
 800fb22:	a901      	add	r1, sp, #4
 800fb24:	47b8      	blx	r7
 800fb26:	1c43      	adds	r3, r0, #1
 800fb28:	bf01      	itttt	eq
 800fb2a:	2300      	moveq	r3, #0
 800fb2c:	6033      	streq	r3, [r6, #0]
 800fb2e:	238a      	moveq	r3, #138	; 0x8a
 800fb30:	602b      	streq	r3, [r5, #0]
 800fb32:	b005      	add	sp, #20
 800fb34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb36:	bf00      	nop
 800fb38:	20000854 	.word	0x20000854

0800fb3c <_fstat_r>:
 800fb3c:	b538      	push	{r3, r4, r5, lr}
 800fb3e:	4d07      	ldr	r5, [pc, #28]	; (800fb5c <_fstat_r+0x20>)
 800fb40:	2300      	movs	r3, #0
 800fb42:	4604      	mov	r4, r0
 800fb44:	4608      	mov	r0, r1
 800fb46:	4611      	mov	r1, r2
 800fb48:	602b      	str	r3, [r5, #0]
 800fb4a:	f7f3 ff30 	bl	80039ae <_fstat>
 800fb4e:	1c43      	adds	r3, r0, #1
 800fb50:	d102      	bne.n	800fb58 <_fstat_r+0x1c>
 800fb52:	682b      	ldr	r3, [r5, #0]
 800fb54:	b103      	cbz	r3, 800fb58 <_fstat_r+0x1c>
 800fb56:	6023      	str	r3, [r4, #0]
 800fb58:	bd38      	pop	{r3, r4, r5, pc}
 800fb5a:	bf00      	nop
 800fb5c:	200011a0 	.word	0x200011a0

0800fb60 <_isatty_r>:
 800fb60:	b538      	push	{r3, r4, r5, lr}
 800fb62:	4d06      	ldr	r5, [pc, #24]	; (800fb7c <_isatty_r+0x1c>)
 800fb64:	2300      	movs	r3, #0
 800fb66:	4604      	mov	r4, r0
 800fb68:	4608      	mov	r0, r1
 800fb6a:	602b      	str	r3, [r5, #0]
 800fb6c:	f7f3 ff2f 	bl	80039ce <_isatty>
 800fb70:	1c43      	adds	r3, r0, #1
 800fb72:	d102      	bne.n	800fb7a <_isatty_r+0x1a>
 800fb74:	682b      	ldr	r3, [r5, #0]
 800fb76:	b103      	cbz	r3, 800fb7a <_isatty_r+0x1a>
 800fb78:	6023      	str	r3, [r4, #0]
 800fb7a:	bd38      	pop	{r3, r4, r5, pc}
 800fb7c:	200011a0 	.word	0x200011a0

0800fb80 <_init>:
 800fb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb82:	bf00      	nop
 800fb84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb86:	bc08      	pop	{r3}
 800fb88:	469e      	mov	lr, r3
 800fb8a:	4770      	bx	lr

0800fb8c <_fini>:
 800fb8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb8e:	bf00      	nop
 800fb90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb92:	bc08      	pop	{r3}
 800fb94:	469e      	mov	lr, r3
 800fb96:	4770      	bx	lr
