
stm32I2SLWIP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015cd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002db4  08015e64  08015e64  00025e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018c18  08018c18  000300f0  2**0
                  CONTENTS
  4 .ARM          00000008  08018c18  08018c18  00028c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018c20  08018c20  000300f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018c20  08018c20  00028c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018c24  08018c24  00028c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  08018c28  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300f0  2**0
                  CONTENTS
 10 .bss          00019bb0  200000f0  200000f0  000300f0  2**2
                  ALLOC
 11 ._user_heap_stack 00002100  20019ca0  20019ca0  000300f0  2**0
                  ALLOC
 12 .sram         000fa000  68000000  08018d18  00040000  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000300f0  2**0
                  CONTENTS, READONLY
 14 .debug_info   000443e0  00000000  00000000  00030120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008403  00000000  00000000  00074500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002180  00000000  00000000  0007c908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002008  00000000  00000000  0007ea88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00032ab5  00000000  00000000  00080a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00039eba  00000000  00000000  000b3545  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eb3a0  00000000  00000000  000ed3ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001d879f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00009224  00000000  00000000  001d87f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f0 	.word	0x200000f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015e4c 	.word	0x08015e4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f4 	.word	0x200000f4
 80001cc:	08015e4c 	.word	0x08015e4c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <WM8978_Read_Reg>:
	0X0100,0X0002,0X0001,0X0001,0X0039,0X0039,0X0039,0X0039,
	0X0001,0X0001
};

uint16_t WM8978_Read_Reg(uint8_t reg)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	return WM8978_REGVAL_TBL[reg];
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	4a04      	ldr	r2, [pc, #16]	; (8000588 <WM8978_Read_Reg+0x20>)
 8000576:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800057a:	4618      	mov	r0, r3
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000000 	.word	0x20000000

0800058c <WM8978_Register_Wirter>:
static void DMAEx_XferM1CpltCallback(struct __DMA_HandleTypeDef *hdma);
static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma);
HAL_StatusTypeDef HAL_I2S_Transmit_DMAEx(I2S_HandleTypeDef *hi2s, uint16_t *FirstBuffer, uint16_t *SecondBuffer, uint16_t Size);

HAL_StatusTypeDef WM8978_Register_Wirter(uint8_t reg_addr, uint16_t data)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b088      	sub	sp, #32
 8000590:	af02      	add	r7, sp, #8
 8000592:	4603      	mov	r3, r0
 8000594:	460a      	mov	r2, r1
 8000596:	71fb      	strb	r3, [r7, #7]
 8000598:	4613      	mov	r3, r2
 800059a:	80bb      	strh	r3, [r7, #4]
	uint8_t pData[10] =	{ 0 };
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	b25a      	sxtb	r2, r3
 80005b0:	88bb      	ldrh	r3, [r7, #4]
 80005b2:	0a1b      	lsrs	r3, r3, #8
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	b25b      	sxtb	r3, r3
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	b25b      	sxtb	r3, r3
 80005be:	4313      	orrs	r3, r2
 80005c0:	b25b      	sxtb	r3, r3
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 80005c6:	88bb      	ldrh	r3, [r7, #4]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	737b      	strb	r3, [r7, #13]
	WM8978_REGVAL_TBL[reg_addr]=data;	//‰øùÂ≠òÂØÑÂ≠òÂô®ÂÄºÂà∞Êú¨Âú∞
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	4909      	ldr	r1, [pc, #36]	; (80005f4 <WM8978_Register_Wirter+0x68>)
 80005d0:	88ba      	ldrh	r2, [r7, #4]
 80005d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	return HAL_I2C_Master_Transmit(&hi2c1, WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 80005d6:	f107 020c 	add.w	r2, r7, #12
 80005da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2302      	movs	r3, #2
 80005e2:	2134      	movs	r1, #52	; 0x34
 80005e4:	4804      	ldr	r0, [pc, #16]	; (80005f8 <WM8978_Register_Wirter+0x6c>)
 80005e6:	f004 f99b 	bl	8004920 <HAL_I2C_Master_Transmit>
 80005ea:	4603      	mov	r3, r0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000000 	.word	0x20000000
 80005f8:	2000045c 	.word	0x2000045c

080005fc <WM8978_I2S_Cfg>:
static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma)
{

}
void WM8978_I2S_Cfg(uint8_t fmt,uint8_t len)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	460a      	mov	r2, r1
 8000606:	71fb      	strb	r3, [r7, #7]
 8000608:	4613      	mov	r3, r2
 800060a:	71bb      	strb	r3, [r7, #6]
	fmt&=0X03;
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	f003 0303 	and.w	r3, r3, #3
 8000612:	71fb      	strb	r3, [r7, #7]
	len&=0X03;//ÈôêÂÆöËåÉÂõ¥
 8000614:	79bb      	ldrb	r3, [r7, #6]
 8000616:	f003 0303 	and.w	r3, r3, #3
 800061a:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter(4,(fmt<<3)|(len<<5));	//R4,WM8978Â∑•‰ΩúÊ®°ÂºèËÆæÁΩÆ
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	00db      	lsls	r3, r3, #3
 8000620:	b21a      	sxth	r2, r3
 8000622:	79bb      	ldrb	r3, [r7, #6]
 8000624:	015b      	lsls	r3, r3, #5
 8000626:	b21b      	sxth	r3, r3
 8000628:	4313      	orrs	r3, r2
 800062a:	b21b      	sxth	r3, r3
 800062c:	b29b      	uxth	r3, r3
 800062e:	4619      	mov	r1, r3
 8000630:	2004      	movs	r0, #4
 8000632:	f7ff ffab 	bl	800058c <WM8978_Register_Wirter>
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}

0800063e <WM8978_ADDA_Cfg>:
void WM8978_ADDA_Cfg(uint8_t dacen,uint8_t adcen)
{
 800063e:	b580      	push	{r7, lr}
 8000640:	b084      	sub	sp, #16
 8000642:	af00      	add	r7, sp, #0
 8000644:	4603      	mov	r3, r0
 8000646:	460a      	mov	r2, r1
 8000648:	71fb      	strb	r3, [r7, #7]
 800064a:	4613      	mov	r3, r2
 800064c:	71bb      	strb	r3, [r7, #6]
	uint16_t regval;
	regval=WM8978_Read_Reg(3);	//ËØªÂèñR3
 800064e:	2003      	movs	r0, #3
 8000650:	f7ff ff8a 	bl	8000568 <WM8978_Read_Reg>
 8000654:	4603      	mov	r3, r0
 8000656:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=3<<0;		//R3ÊúÄ‰Ωé2‰∏™‰ΩçËÆæÁΩÆ‰∏∫1,ÂºÄÂêØDACR&DACL
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d004      	beq.n	8000668 <WM8978_ADDA_Cfg+0x2a>
 800065e:	89fb      	ldrh	r3, [r7, #14]
 8000660:	f043 0303 	orr.w	r3, r3, #3
 8000664:	81fb      	strh	r3, [r7, #14]
 8000666:	e003      	b.n	8000670 <WM8978_ADDA_Cfg+0x32>
	else regval&=~(3<<0);		//R3ÊúÄ‰Ωé2‰∏™‰ΩçÊ∏ÖÈõ∂,ÂÖ≥Èó≠DACR&DACL.
 8000668:	89fb      	ldrh	r3, [r7, #14]
 800066a:	f023 0303 	bic.w	r3, r3, #3
 800066e:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(3,regval);	//ËÆæÁΩÆR3
 8000670:	89fb      	ldrh	r3, [r7, #14]
 8000672:	4619      	mov	r1, r3
 8000674:	2003      	movs	r0, #3
 8000676:	f7ff ff89 	bl	800058c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(2);	//ËØªÂèñR2
 800067a:	2002      	movs	r0, #2
 800067c:	f7ff ff74 	bl	8000568 <WM8978_Read_Reg>
 8000680:	4603      	mov	r3, r0
 8000682:	81fb      	strh	r3, [r7, #14]
	if(adcen)regval|=3<<0;		//R2ÊúÄ‰Ωé2‰∏™‰ΩçËÆæÁΩÆ‰∏∫1,ÂºÄÂêØADCR&ADCL
 8000684:	79bb      	ldrb	r3, [r7, #6]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d004      	beq.n	8000694 <WM8978_ADDA_Cfg+0x56>
 800068a:	89fb      	ldrh	r3, [r7, #14]
 800068c:	f043 0303 	orr.w	r3, r3, #3
 8000690:	81fb      	strh	r3, [r7, #14]
 8000692:	e003      	b.n	800069c <WM8978_ADDA_Cfg+0x5e>
	else regval&=~(3<<0);		//R2ÊúÄ‰Ωé2‰∏™‰ΩçÊ∏ÖÈõ∂,ÂÖ≥Èó≠ADCR&ADCL.
 8000694:	89fb      	ldrh	r3, [r7, #14]
 8000696:	f023 0303 	bic.w	r3, r3, #3
 800069a:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(2,regval);	//ËÆæÁΩÆR2
 800069c:	89fb      	ldrh	r3, [r7, #14]
 800069e:	4619      	mov	r1, r3
 80006a0:	2002      	movs	r0, #2
 80006a2:	f7ff ff73 	bl	800058c <WM8978_Register_Wirter>
}
 80006a6:	bf00      	nop
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <WM8978_AUX_Gain>:
void WM8978_AUX_Gain(uint8_t gain)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b084      	sub	sp, #16
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	4603      	mov	r3, r0
 80006b6:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);//ËØªÂèñR47
 80006c0:	202f      	movs	r0, #47	; 0x2f
 80006c2:	f7ff ff51 	bl	8000568 <WM8978_Read_Reg>
 80006c6:	4603      	mov	r3, r0
 80006c8:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//Ê∏ÖÈô§ÂéüÊù•ÁöÑËÆæÁΩÆ
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	f023 0307 	bic.w	r3, r3, #7
 80006d0:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(47,regval|gain<<0);//ËÆæÁΩÆR47
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	89fb      	ldrh	r3, [r7, #14]
 80006d8:	4313      	orrs	r3, r2
 80006da:	b29b      	uxth	r3, r3
 80006dc:	4619      	mov	r1, r3
 80006de:	202f      	movs	r0, #47	; 0x2f
 80006e0:	f7ff ff54 	bl	800058c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(48);	//ËØªÂèñR48
 80006e4:	2030      	movs	r0, #48	; 0x30
 80006e6:	f7ff ff3f 	bl	8000568 <WM8978_Read_Reg>
 80006ea:	4603      	mov	r3, r0
 80006ec:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//Ê∏ÖÈô§ÂéüÊù•ÁöÑËÆæÁΩÆ
 80006ee:	89fb      	ldrh	r3, [r7, #14]
 80006f0:	f023 0307 	bic.w	r3, r3, #7
 80006f4:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(48,regval|gain<<0);//ËÆæÁΩÆR48
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	89fb      	ldrh	r3, [r7, #14]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b29b      	uxth	r3, r3
 8000700:	4619      	mov	r1, r3
 8000702:	2030      	movs	r0, #48	; 0x30
 8000704:	f7ff ff42 	bl	800058c <WM8978_Register_Wirter>
}
 8000708:	bf00      	nop
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <WM8978_Input_Cfg>:

void WM8978_Input_Cfg(uint8_t micen,uint8_t lineinen,uint8_t auxen)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	71fb      	strb	r3, [r7, #7]
 800071a:	460b      	mov	r3, r1
 800071c:	71bb      	strb	r3, [r7, #6]
 800071e:	4613      	mov	r3, r2
 8000720:	717b      	strb	r3, [r7, #5]
	uint16_t regval;
	regval=WM8978_Read_Reg(2);	//ËØªÂèñR2
 8000722:	2002      	movs	r0, #2
 8000724:	f7ff ff20 	bl	8000568 <WM8978_Read_Reg>
 8000728:	4603      	mov	r3, r0
 800072a:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<2;		//ÂºÄÂêØINPPGAENR,INPPGAENL(MICÁöÑPGAÊîæÂ§ß)
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d004      	beq.n	800073c <WM8978_Input_Cfg+0x2c>
 8000732:	89fb      	ldrh	r3, [r7, #14]
 8000734:	f043 030c 	orr.w	r3, r3, #12
 8000738:	81fb      	strh	r3, [r7, #14]
 800073a:	e003      	b.n	8000744 <WM8978_Input_Cfg+0x34>
	else regval&=~(3<<2);		//ÂÖ≥Èó≠INPPGAENR,INPPGAENL.
 800073c:	89fb      	ldrh	r3, [r7, #14]
 800073e:	f023 030c 	bic.w	r3, r3, #12
 8000742:	81fb      	strh	r3, [r7, #14]
 	WM8978_Register_Wirter(2,regval);	//ËÆæÁΩÆR2
 8000744:	89fb      	ldrh	r3, [r7, #14]
 8000746:	4619      	mov	r1, r3
 8000748:	2002      	movs	r0, #2
 800074a:	f7ff ff1f 	bl	800058c <WM8978_Register_Wirter>

	regval=WM8978_Read_Reg(44);	//ËØªÂèñR44
 800074e:	202c      	movs	r0, #44	; 0x2c
 8000750:	f7ff ff0a 	bl	8000568 <WM8978_Read_Reg>
 8000754:	4603      	mov	r3, r0
 8000756:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<4|3<<0;	//ÂºÄÂêØLIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d004      	beq.n	8000768 <WM8978_Input_Cfg+0x58>
 800075e:	89fb      	ldrh	r3, [r7, #14]
 8000760:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 8000764:	81fb      	strh	r3, [r7, #14]
 8000766:	e003      	b.n	8000770 <WM8978_Input_Cfg+0x60>
	else regval&=~(3<<4|3<<0);	//ÂÖ≥Èó≠LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000768:	89fb      	ldrh	r3, [r7, #14]
 800076a:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 800076e:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(44,regval);//ËÆæÁΩÆR44
 8000770:	89fb      	ldrh	r3, [r7, #14]
 8000772:	4619      	mov	r1, r3
 8000774:	202c      	movs	r0, #44	; 0x2c
 8000776:	f7ff ff09 	bl	800058c <WM8978_Register_Wirter>

	if(lineinen)WM8978_LINEIN_Gain(5);//LINE IN 0dBÂ¢ûÁõä
 800077a:	79bb      	ldrb	r3, [r7, #6]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d003      	beq.n	8000788 <WM8978_Input_Cfg+0x78>
 8000780:	2005      	movs	r0, #5
 8000782:	f000 f859 	bl	8000838 <WM8978_LINEIN_Gain>
 8000786:	e002      	b.n	800078e <WM8978_Input_Cfg+0x7e>
	else WM8978_LINEIN_Gain(0);		//ÂÖ≥Èó≠LINE IN
 8000788:	2000      	movs	r0, #0
 800078a:	f000 f855 	bl	8000838 <WM8978_LINEIN_Gain>
	if(auxen)WM8978_AUX_Gain(7);//AUX 6dBÂ¢ûÁõä
 800078e:	797b      	ldrb	r3, [r7, #5]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d003      	beq.n	800079c <WM8978_Input_Cfg+0x8c>
 8000794:	2007      	movs	r0, #7
 8000796:	f7ff ff8a 	bl	80006ae <WM8978_AUX_Gain>
	else WM8978_AUX_Gain(0);	//ÂÖ≥Èó≠AUXËæìÂÖ•
}
 800079a:	e002      	b.n	80007a2 <WM8978_Input_Cfg+0x92>
	else WM8978_AUX_Gain(0);	//ÂÖ≥Èó≠AUXËæìÂÖ•
 800079c:	2000      	movs	r0, #0
 800079e:	f7ff ff86 	bl	80006ae <WM8978_AUX_Gain>
}
 80007a2:	bf00      	nop
 80007a4:	3710      	adds	r7, #16
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <WM8978_Output_Cfg>:

void WM8978_Output_Cfg(uint8_t dacen,uint8_t bpsen)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b084      	sub	sp, #16
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	4603      	mov	r3, r0
 80007b2:	460a      	mov	r2, r1
 80007b4:	71fb      	strb	r3, [r7, #7]
 80007b6:	4613      	mov	r3, r2
 80007b8:	71bb      	strb	r3, [r7, #6]
	uint16_t regval=0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=1<<0;	//DACËÑ¢Áõ≤È≤ÅÊûöËÑ¢ÈπøËÑõËÑ∫
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d003      	beq.n	80007cc <WM8978_Output_Cfg+0x22>
 80007c4:	89fb      	ldrh	r3, [r7, #14]
 80007c6:	f043 0301 	orr.w	r3, r3, #1
 80007ca:	81fb      	strh	r3, [r7, #14]
	if(bpsen)
 80007cc:	79bb      	ldrb	r3, [r7, #6]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d007      	beq.n	80007e2 <WM8978_Output_Cfg+0x38>
	{
		regval|=1<<1;		//BYPASSËÑ¢ÈπøËÑõËÑ∫
 80007d2:	89fb      	ldrh	r3, [r7, #14]
 80007d4:	f043 0302 	orr.w	r3, r3, #2
 80007d8:	81fb      	strh	r3, [r7, #14]
		regval|=5<<2;		//0dBËÑ≠ÊûöËÑ™Âøô
 80007da:	89fb      	ldrh	r3, [r7, #14]
 80007dc:	f043 0314 	orr.w	r3, r3, #20
 80007e0:	81fb      	strh	r3, [r7, #14]
	}
	WM8978_Register_Wirter(50,regval);//R50ËÑ°Áå´ËÑ∞ËÑô
 80007e2:	89fb      	ldrh	r3, [r7, #14]
 80007e4:	4619      	mov	r1, r3
 80007e6:	2032      	movs	r0, #50	; 0x32
 80007e8:	f7ff fed0 	bl	800058c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(51,regval);//R51ËÑ°Áå´ËÑ∞ËÑô
 80007ec:	89fb      	ldrh	r3, [r7, #14]
 80007ee:	4619      	mov	r1, r3
 80007f0:	2033      	movs	r0, #51	; 0x33
 80007f2:	f7ff fecb 	bl	800058c <WM8978_Register_Wirter>
}
 80007f6:	bf00      	nop
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <WM8978_MIC_Gain>:
//WM8978 MICËÑ≠ÊûöËÑ™ÂøôËÑ°Áå´ËÑ∞ËÑô(ËôèÁ¶ÑÊé≥ÁúâËÑåÁØìBOOSTÁ¢åËÑõ20dB,MIC-->ADCËÑ¢Áõ≤ËÑ†ÊØõËôèÈ©¥Ë∑ØËÑ∞Á¢åËÑõËÑ≠ÊûöËÑ™Âøô)
//gain:0~63,Èú≤ËÑ≠ËÑ´Â®Ñ-12dB~35.25dB,0.75dB/Step
void WM8978_MIC_Gain(uint8_t gain)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b082      	sub	sp, #8
 8000802:	af00      	add	r7, sp, #0
 8000804:	4603      	mov	r3, r0
 8000806:	71fb      	strb	r3, [r7, #7]
	gain&=0X3F;
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800080e:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter(45,gain);		//R45,ËÑ≥Ë¥∏ËÑ•ÁØìÁ¢åËÑåPGAËÑ°Áå´ËÑ∞ËÑô
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	b29b      	uxth	r3, r3
 8000814:	4619      	mov	r1, r3
 8000816:	202d      	movs	r0, #45	; 0x2d
 8000818:	f7ff feb8 	bl	800058c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(46,gain|1<<8);	//R46,ËÑ´ËÑ™ËÑ•ÁØìÁ¢åËÑåPGAËÑ°Áå´ËÑ∞ËÑô
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	b21b      	sxth	r3, r3
 8000820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000824:	b21b      	sxth	r3, r3
 8000826:	b29b      	uxth	r3, r3
 8000828:	4619      	mov	r1, r3
 800082a:	202e      	movs	r0, #46	; 0x2e
 800082c:	f7ff feae 	bl	800058c <WM8978_Register_Wirter>
}
 8000830:	bf00      	nop
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <WM8978_LINEIN_Gain>:
void WM8978_LINEIN_Gain(uint8_t gain)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	f003 0307 	and.w	r3, r3, #7
 8000848:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//Èú≤ËÑïËÑ†ÈöÜR47
 800084a:	202f      	movs	r0, #47	; 0x2f
 800084c:	f7ff fe8c 	bl	8000568 <WM8978_Read_Reg>
 8000850:	4603      	mov	r3, r0
 8000852:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//ËÑüÊ∞ìÈ≤ÅÂ™íËÑ≠È¢ÖËÑåÈ∫ìÁ¢åËÑõËÑ°Áå´ËÑ∞ËÑô
 8000854:	89fb      	ldrh	r3, [r7, #14]
 8000856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800085a:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(47,regval|gain<<4);//ËÑ°Áå´ËÑ∞ËÑôR47
 800085c:	79fb      	ldrb	r3, [r7, #7]
 800085e:	011b      	lsls	r3, r3, #4
 8000860:	b21a      	sxth	r2, r3
 8000862:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000866:	4313      	orrs	r3, r2
 8000868:	b21b      	sxth	r3, r3
 800086a:	b29b      	uxth	r3, r3
 800086c:	4619      	mov	r1, r3
 800086e:	202f      	movs	r0, #47	; 0x2f
 8000870:	f7ff fe8c 	bl	800058c <WM8978_Register_Wirter>
	regval=WM8978_Read_Reg(48);	//Èú≤ËÑïËÑ†ÈöÜR48
 8000874:	2030      	movs	r0, #48	; 0x30
 8000876:	f7ff fe77 	bl	8000568 <WM8978_Read_Reg>
 800087a:	4603      	mov	r3, r0
 800087c:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//ËÑüÊ∞ìÈ≤ÅÂ™íËÑ≠È¢ÖËÑåÈ∫ìÁ¢åËÑõËÑ°Áå´ËÑ∞ËÑô
 800087e:	89fb      	ldrh	r3, [r7, #14]
 8000880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000884:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter(48,regval|gain<<4);//ËÑ°Áå´ËÑ∞ËÑôR48
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	011b      	lsls	r3, r3, #4
 800088a:	b21a      	sxth	r2, r3
 800088c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000890:	4313      	orrs	r3, r2
 8000892:	b21b      	sxth	r3, r3
 8000894:	b29b      	uxth	r3, r3
 8000896:	4619      	mov	r1, r3
 8000898:	2030      	movs	r0, #48	; 0x30
 800089a:	f7ff fe77 	bl	800058c <WM8978_Register_Wirter>
}
 800089e:	bf00      	nop
 80008a0:	3710      	adds	r7, #16
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <WM8978_HPvol_Set>:

void WM8978_HPvol_Set(uint8_t voll,uint8_t volr)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b082      	sub	sp, #8
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	4603      	mov	r3, r0
 80008ae:	460a      	mov	r2, r1
 80008b0:	71fb      	strb	r3, [r7, #7]
 80008b2:	4613      	mov	r3, r2
 80008b4:	71bb      	strb	r3, [r7, #6]
	voll&=0X3F;
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008bc:	71fb      	strb	r3, [r7, #7]
	volr&=0X3F;//ËÑßËÑºÈú≤ÁØìË∑ØÈú≤ËÑ¶ÊêÇ
 80008be:	79bb      	ldrb	r3, [r7, #6]
 80008c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008c4:	71bb      	strb	r3, [r7, #6]
	if(voll==0)voll|=1<<6;//ËÑ™‰πàËÑïÈ©¥ËÑ¶Èôã0ËÑ¢Âç§,ËÑ∞Âç§ÈôÜËÑ´mute
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d103      	bne.n	80008d4 <WM8978_HPvol_Set+0x2e>
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008d2:	71fb      	strb	r3, [r7, #7]
	if(volr==0)volr|=1<<6;//ËÑ™‰πàËÑïÈ©¥ËÑ¶Èôã0ËÑ¢Âç§,ËÑ∞Âç§ÈôÜËÑ´mute
 80008d4:	79bb      	ldrb	r3, [r7, #6]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d103      	bne.n	80008e2 <WM8978_HPvol_Set+0x3c>
 80008da:	79bb      	ldrb	r3, [r7, #6]
 80008dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008e0:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter(52,voll);			//R52,Èú≤ÁÖ§Á¶ÑÁÖ§ËÑ≥Ë¥∏ËÑ°ÈúâÁ¢åËÑåËÑ™‰πàËÑïÈ©¥ËÑ°Áå´ËÑ∞ËÑô
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	4619      	mov	r1, r3
 80008e8:	2034      	movs	r0, #52	; 0x34
 80008ea:	f7ff fe4f 	bl	800058c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(53,volr|(1<<8));	//R53,Èú≤ÁÖ§Á¶ÑÁÖ§ËÑ´ËÑ™ËÑ°ÈúâÁ¢åËÑåËÑ™‰πàËÑïÈ©¥ËÑ°Áå´ËÑ∞ËÑô,ËÑ•Âç¢ËôèÈôÜËµÇÁúâËÑ®ËÑó(HPVU=1)
 80008ee:	79bb      	ldrb	r3, [r7, #6]
 80008f0:	b21b      	sxth	r3, r3
 80008f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008f6:	b21b      	sxth	r3, r3
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	4619      	mov	r1, r3
 80008fc:	2035      	movs	r0, #53	; 0x35
 80008fe:	f7ff fe45 	bl	800058c <WM8978_Register_Wirter>
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <WM8978_SPKvol_Set>:



void WM8978_SPKvol_Set(uint8_t volx)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	b082      	sub	sp, #8
 800090e:	af00      	add	r7, sp, #0
 8000910:	4603      	mov	r3, r0
 8000912:	71fb      	strb	r3, [r7, #7]
	volx&=0X3F;//ËÑßËÑºÈú≤ÁØìË∑ØÈú≤ËÑ¶ÊêÇ
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800091a:	71fb      	strb	r3, [r7, #7]
	if(volx==0)volx|=1<<6;//ËÑ™‰πàËÑïÈ©¥ËÑ¶Èôã0ËÑ¢Âç§,ËÑ∞Âç§ÈôÜËÑ´mute
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d103      	bne.n	800092a <WM8978_SPKvol_Set+0x20>
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000928:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter(54,volx);			//R54,ËÑåÂ∫êÊé≥ËÑ†ËÑ≥Ë¥∏ËÑ°ÈúâÁ¢åËÑåËÑ™‰πàËÑïÈ©¥ËÑ°Áå´ËÑ∞ËÑô
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	b29b      	uxth	r3, r3
 800092e:	4619      	mov	r1, r3
 8000930:	2036      	movs	r0, #54	; 0x36
 8000932:	f7ff fe2b 	bl	800058c <WM8978_Register_Wirter>
	WM8978_Register_Wirter(55,volx|(1<<8));	//R55,ËÑåÂ∫êÊé≥ËÑ†ËÑ´ËÑ™ËÑ°ÈúâÁ¢åËÑåËÑ™‰πàËÑïÈ©¥ËÑ°Áå´ËÑ∞ËÑô,ËÑ•Âç¢ËôèÈôÜËµÇÁúâËÑ®ËÑó(SPKVU=1)
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	b21b      	sxth	r3, r3
 800093a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800093e:	b21b      	sxth	r3, r3
 8000940:	b29b      	uxth	r3, r3
 8000942:	4619      	mov	r1, r3
 8000944:	2037      	movs	r0, #55	; 0x37
 8000946:	f7ff fe21 	bl	800058c <WM8978_Register_Wirter>
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <Audio_Player_Init>:


void Audio_Player_Init(void)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	af00      	add	r7, sp, #0
		WM8978_Register_Wirter(0, 0);
 8000956:	2100      	movs	r1, #0
 8000958:	2000      	movs	r0, #0
 800095a:	f7ff fe17 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(1,0X1B);	//R1,MICENËÑ°Áå´ËÑ∞ËÑôËÑ¶Èôã1(MICËÑ¢ÈπøËÑõËÑ∫),BIASENËÑ°Áå´ËÑ∞ËÑôËÑ¶Èôã1(ËÑõÊã¢ËÑõËäíËÑùÊ¢ÖÈπøÈôáËÑ≥Ê¢Ö),VMIDSEL[1:0]ËÑ°Áå´ËÑ∞ËÑôËÑ¶Èôã:11(5K)
 800095e:	211b      	movs	r1, #27
 8000960:	2001      	movs	r0, #1
 8000962:	f7ff fe13 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(2,0X1B0);	//R2,ROUT1,LOUT1ËÑ¢Áõ≤È≤ÅÊûöËÑ¢ÈπøËÑõËÑ∫(Èú≤ÁÖ§Á¶ÑÁÖ§È©¥ËÑ°ËÑ™ËÑ≠ÈπøÈôáËÑ≥Ê¢Ö),BOOSTENR,BOOSTENLËÑ¢ÈπøËÑõËÑ∫
 8000966:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 800096a:	2002      	movs	r0, #2
 800096c:	f7ff fe0e 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(3,0X6C);	//R3,LOUT2,ROUT2ËÑ¢Áõ≤È≤ÅÊûöËÑ¢ÈπøËÑõËÑ∫(ËÑåÂ∫êÊé≥ËÑ†ÈπøÈôáËÑ≥Ê¢Ö),RMIX,LMIXËÑ¢ÈπøËÑõËÑ∫
 8000970:	216c      	movs	r1, #108	; 0x6c
 8000972:	2003      	movs	r0, #3
 8000974:	f7ff fe0a 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(3, 0x7F);
 8000978:	217f      	movs	r1, #127	; 0x7f
 800097a:	2003      	movs	r0, #3
 800097c:	f7ff fe06 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(4, 0x10);
 8000980:	2110      	movs	r1, #16
 8000982:	2004      	movs	r0, #4
 8000984:	f7ff fe02 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(6,0);		//R6,MCLKËÑ´ËÑ°ËÑ•ËäíËôèÈ©¥ËÑ§Ë∞©ÈπøÊºè
 8000988:	2100      	movs	r1, #0
 800098a:	2006      	movs	r0, #6
 800098c:	f7ff fdfe 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(43,1<<4);	//R43,INVROUT2Ë∑ØÈ∫ìËÑßË≤å,ËÑüÂ™íÈú≤ÁÇâËÑåÂ∫êÊé≥ËÑ†
 8000990:	2110      	movs	r1, #16
 8000992:	202b      	movs	r0, #43	; 0x2b
 8000994:	f7ff fdfa 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(47,1<<8);	//R47ËÑ°Áå´ËÑ∞ËÑô,PGABOOSTL,ËÑ≥Ë¥∏ËÑ•ÁØìÁ¢åËÑåMICÁ¶ÑÂ∏ΩÁ¢åËÑô20Âç§Èú≤ËÑ≠ÊûöËÑ™Âøô
 8000998:	f44f 7180 	mov.w	r1, #256	; 0x100
 800099c:	202f      	movs	r0, #47	; 0x2f
 800099e:	f7ff fdf5 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(48,1<<8);	//R48ËÑ°Áå´ËÑ∞ËÑô,PGABOOSTR,ËÑ´ËÑ™ËÑ•ÁØìÁ¢åËÑåMICÁ¶ÑÂ∏ΩÁ¢åËÑô20Âç§Èú≤ËÑ≠ÊûöËÑ™Âøô
 80009a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009a6:	2030      	movs	r0, #48	; 0x30
 80009a8:	f7ff fdf0 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(49,1<<1);	//R49,TSDEN,È©¥ÈôãËÑù‰πàÈπøÂ™íËÑ†ËÑ†Âç§Êã¢Á¶ÑÈôá
 80009ac:	2102      	movs	r1, #2
 80009ae:	2031      	movs	r0, #49	; 0x31
 80009b0:	f7ff fdec 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(10,1<<3);	//R10,SOFTMUTEÈπøËÑ¥Âç§ËÑÆ,128xËôèËÑ°ËÑ©Èúâ,ËÑ≥ÂçØÂΩïËÑ©SNR
 80009b4:	2108      	movs	r1, #8
 80009b6:	200a      	movs	r0, #10
 80009b8:	f7ff fde8 	bl	800058c <WM8978_Register_Wirter>
		WM8978_Register_Wirter(14,1<<3);	//R14,AD
 80009bc:	2108      	movs	r1, #8
 80009be:	200e      	movs	r0, #14
 80009c0:	f7ff fde4 	bl	800058c <WM8978_Register_Wirter>


}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <delay_us>:

//—” ±nus
//nusŒ™“™—” ±µƒus ˝.
//nus:0~190887435(◊Ó¥Û÷µº¥2^32/fac_us@fac_us=22.5)
void delay_us(uint32_t nus)
{		
 80009c8:	b480      	push	{r7}
 80009ca:	b089      	sub	sp, #36	; 0x24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	uint32_t told,tnow,tcnt=0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	61bb      	str	r3, [r7, #24]
	uint32_t reload=SysTick->LOAD;				//LOADµƒ÷µ
 80009d4:	4b19      	ldr	r3, [pc, #100]	; (8000a3c <delay_us+0x74>)
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//–Ë“™µƒΩ⁄≈ƒ ˝
 80009da:	4b19      	ldr	r3, [pc, #100]	; (8000a40 <delay_us+0x78>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	fb02 f303 	mul.w	r3, r2, r3
 80009e4:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//∏’Ω¯»Î ±µƒº∆ ˝∆˜÷µ
 80009e6:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <delay_us+0x74>)
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 80009ec:	4b13      	ldr	r3, [pc, #76]	; (8000a3c <delay_us+0x74>)
 80009ee:	689b      	ldr	r3, [r3, #8]
 80009f0:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	69fb      	ldr	r3, [r7, #28]
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d0f8      	beq.n	80009ec <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//’‚¿Ô◊¢“‚“ªœ¬SYSTICK «“ª∏ˆµ›ºıµƒº∆ ˝∆˜æÕø…“‘¡À.
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	429a      	cmp	r2, r3
 8000a00:	d206      	bcs.n	8000a10 <delay_us+0x48>
 8000a02:	69fa      	ldr	r2, [r7, #28]
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	1ad3      	subs	r3, r2, r3
 8000a08:	69ba      	ldr	r2, [r7, #24]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	61bb      	str	r3, [r7, #24]
 8000a0e:	e007      	b.n	8000a20 <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8000a10:	697a      	ldr	r2, [r7, #20]
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	1ad2      	subs	r2, r2, r3
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	4413      	add	r3, r2
 8000a1a:	69ba      	ldr	r2, [r7, #24]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			// ±º‰≥¨π˝/µ»”⁄“™—”≥Ÿµƒ ±º‰,‘ÚÕÀ≥ˆ.
 8000a24:	69ba      	ldr	r2, [r7, #24]
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d200      	bcs.n	8000a2e <delay_us+0x66>
		tnow=SysTick->VAL;	
 8000a2c:	e7de      	b.n	80009ec <delay_us+0x24>
			if(tcnt>=ticks)break;			// ±º‰≥¨π˝/µ»”⁄“™—”≥Ÿµƒ ±º‰,‘ÚÕÀ≥ˆ.
 8000a2e:	bf00      	nop
		}  
	};
}
 8000a30:	bf00      	nop
 8000a32:	3724      	adds	r7, #36	; 0x24
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	e000e010 	.word	0xe000e010
 8000a40:	2000010c 	.word	0x2000010c

08000a44 <I2S2_Init>:
//				       I2S_STANDARD_LSB/I2S_STANDARD_PCM_SHORT/I2S_STANDARD_PCM_LONG
//I2S_Mode:I2SÔøΩÔøΩÔøΩÔøΩƒ£ Ω,ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ√£ÔøΩI2S_MODE_SLAVE_TX/I2S_MODE_SLAVE_RX/I2S_MODE_MASTER_TX/I2S_MODE_MASTER_RX
//I2S_Clock_Polarity: ±ÔøΩ”µÔøΩ∆ΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩŒ™:I2S_CPOL_LOW/I2S_CPOL_HIGH
//I2S_DataFormat:ÔøΩÔøΩÔøΩ›≥ÔøΩÔøΩÔøΩ,ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ√£ÔøΩI2S_DATAFORMAT_16B/I2S_DATAFORMAT_16B_EXTENDED/I2S_DATAFORMAT_24B/I2S_DATAFORMAT_32B
void I2S2_Init(uint32_t I2S_Standard,uint32_t I2S_Mode,uint32_t I2S_Clock_Polarity,uint32_t I2S_DataFormat)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	60f8      	str	r0, [r7, #12]
 8000a4c:	60b9      	str	r1, [r7, #8]
 8000a4e:	607a      	str	r2, [r7, #4]
 8000a50:	603b      	str	r3, [r7, #0]
	I2S2_Handler.Instance=SPI2;
 8000a52:	4b26      	ldr	r3, [pc, #152]	; (8000aec <I2S2_Init+0xa8>)
 8000a54:	4a26      	ldr	r2, [pc, #152]	; (8000af0 <I2S2_Init+0xac>)
 8000a56:	601a      	str	r2, [r3, #0]
	I2S2_Handler.Init.Mode=I2S_Mode;					//IISƒ£ Ω
 8000a58:	4a24      	ldr	r2, [pc, #144]	; (8000aec <I2S2_Init+0xa8>)
 8000a5a:	68bb      	ldr	r3, [r7, #8]
 8000a5c:	6053      	str	r3, [r2, #4]
	I2S2_Handler.Init.Standard=I2S_Standard;			//IISÔøΩÔøΩ◊º
 8000a5e:	4a23      	ldr	r2, [pc, #140]	; (8000aec <I2S2_Init+0xa8>)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	6093      	str	r3, [r2, #8]
	I2S2_Handler.Init.DataFormat=I2S_DataFormat;		//IISÔøΩÔøΩÔøΩ›≥ÔøΩÔøΩÔøΩ
 8000a64:	4a21      	ldr	r2, [pc, #132]	; (8000aec <I2S2_Init+0xa8>)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	60d3      	str	r3, [r2, #12]
	I2S2_Handler.Init.MCLKOutput=I2S_MCLKOUTPUT_ENABLE;	//ÔøΩÔøΩ ±ÔøΩÔøΩÔøΩÔøΩÔøΩ πÔøΩÔøΩ
 8000a6a:	4b20      	ldr	r3, [pc, #128]	; (8000aec <I2S2_Init+0xa8>)
 8000a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a70:	611a      	str	r2, [r3, #16]
	I2S2_Handler.Init.AudioFreq=I2S_AUDIOFREQ_DEFAULT;	//IIS∆µÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000a72:	4b1e      	ldr	r3, [pc, #120]	; (8000aec <I2S2_Init+0xa8>)
 8000a74:	2202      	movs	r2, #2
 8000a76:	615a      	str	r2, [r3, #20]
	I2S2_Handler.Init.CPOL=I2S_Clock_Polarity;			//ÔøΩÔøΩÔøΩÔøΩ◊¥Ã¨ ±ÔøΩ”µÔøΩ∆Ω
 8000a78:	4a1c      	ldr	r2, [pc, #112]	; (8000aec <I2S2_Init+0xa8>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6193      	str	r3, [r2, #24]
	I2S2_Handler.Init.ClockSource=I2S_CLOCK_PLL;		//IIS ±ÔøΩÔøΩ‘¥Œ™PLL
 8000a7e:	4b1b      	ldr	r3, [pc, #108]	; (8000aec <I2S2_Init+0xa8>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	61da      	str	r2, [r3, #28]
	I2S2_Handler.Init.FullDuplexMode=I2S_FULLDUPLEXMODE_ENABLE;	//IIS»´À´ÔøΩÔøΩ
 8000a84:	4b19      	ldr	r3, [pc, #100]	; (8000aec <I2S2_Init+0xa8>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	621a      	str	r2, [r3, #32]
	HAL_I2S_Init(&I2S2_Handler);
 8000a8a:	4818      	ldr	r0, [pc, #96]	; (8000aec <I2S2_Init+0xa8>)
 8000a8c:	f004 fa50 	bl	8004f30 <HAL_I2S_Init>
	
	SPI2->CR2|=1<<1;									//SPI2 TX DMAÔøΩÔøΩÔøΩÔøΩ πÔøΩÔøΩ.
 8000a90:	4b17      	ldr	r3, [pc, #92]	; (8000af0 <I2S2_Init+0xac>)
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	4a16      	ldr	r2, [pc, #88]	; (8000af0 <I2S2_Init+0xac>)
 8000a96:	f043 0302 	orr.w	r3, r3, #2
 8000a9a:	6053      	str	r3, [r2, #4]
	I2S2ext->CR2|=1<<0;									//I2S2ext RX DMAÔøΩÔøΩÔøΩÔøΩ πÔøΩÔøΩ.
 8000a9c:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <I2S2_Init+0xb0>)
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	4a14      	ldr	r2, [pc, #80]	; (8000af4 <I2S2_Init+0xb0>)
 8000aa2:	f043 0301 	orr.w	r3, r3, #1
 8000aa6:	6053      	str	r3, [r2, #4]
	__HAL_I2S_ENABLE(&I2S2_Handler);					// πÔøΩÔøΩI2S2
 8000aa8:	4b10      	ldr	r3, [pc, #64]	; (8000aec <I2S2_Init+0xa8>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	69da      	ldr	r2, [r3, #28]
 8000aae:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <I2S2_Init+0xa8>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000ab6:	61da      	str	r2, [r3, #28]
	__HAL_I2SEXT_ENABLE(&I2S2_Handler);					// πÔøΩÔøΩI2S2ext
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <I2S2_Init+0xa8>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a0c      	ldr	r2, [pc, #48]	; (8000af0 <I2S2_Init+0xac>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d101      	bne.n	8000ac6 <I2S2_Init+0x82>
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <I2S2_Init+0xb0>)
 8000ac4:	e001      	b.n	8000aca <I2S2_Init+0x86>
 8000ac6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000aca:	69da      	ldr	r2, [r3, #28]
 8000acc:	4b07      	ldr	r3, [pc, #28]	; (8000aec <I2S2_Init+0xa8>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4907      	ldr	r1, [pc, #28]	; (8000af0 <I2S2_Init+0xac>)
 8000ad2:	428b      	cmp	r3, r1
 8000ad4:	d101      	bne.n	8000ada <I2S2_Init+0x96>
 8000ad6:	4b07      	ldr	r3, [pc, #28]	; (8000af4 <I2S2_Init+0xb0>)
 8000ad8:	e001      	b.n	8000ade <I2S2_Init+0x9a>
 8000ada:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000ade:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000ae2:	61da      	str	r2, [r3, #28]
}
 8000ae4:	bf00      	nop
 8000ae6:	3710      	adds	r7, #16
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	200002ec 	.word	0x200002ec
 8000af0:	40003800 	.word	0x40003800
 8000af4:	40003400 	.word	0x40003400

08000af8 <I2S2_SampleRate_Set>:

//ÔøΩÔøΩÔøΩÔøΩSAIAÔøΩƒ≤ÔøΩÔøΩÔøΩÔøΩÔøΩ(@MCKEN)
//samplerate:ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ,ÔøΩÔøΩŒª:Hz
//ÔøΩÔøΩÔøΩÔøΩ÷µ:0,ÔøΩÔøΩÔøΩ√≥…πÔøΩ;1,ÔøΩﬁ∑ÔøΩÔøΩÔøΩÔøΩÔøΩ.
uint8_t I2S2_SampleRate_Set(uint32_t samplerate)
{   
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
    uint8_t i=0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	77fb      	strb	r3, [r7, #31]
	uint32_t tempreg=0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitTypeDef RCCI2S2_ClkInitSture;  
	
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//ÔøΩÔøΩÔøΩÔøΩÔøΩƒ≤ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ«∑ÔøΩÔøΩÔøΩÔøΩ÷ßÔøΩÔøΩ
 8000b08:	2300      	movs	r3, #0
 8000b0a:	77fb      	strb	r3, [r7, #31]
 8000b0c:	e011      	b.n	8000b32 <I2S2_SampleRate_Set+0x3a>
	{
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a33      	ldr	r2, [pc, #204]	; (8000be0 <I2S2_SampleRate_Set+0xe8>)
 8000b12:	fba2 2303 	umull	r2, r3, r2, r3
 8000b16:	08d9      	lsrs	r1, r3, #3
 8000b18:	7ffa      	ldrb	r2, [r7, #31]
 8000b1a:	4832      	ldr	r0, [pc, #200]	; (8000be4 <I2S2_SampleRate_Set+0xec>)
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	4413      	add	r3, r2
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	4403      	add	r3, r0
 8000b26:	881b      	ldrh	r3, [r3, #0]
 8000b28:	4299      	cmp	r1, r3
 8000b2a:	d006      	beq.n	8000b3a <I2S2_SampleRate_Set+0x42>
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//ÔøΩÔøΩÔøΩÔøΩÔøΩƒ≤ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ«∑ÔøΩÔøΩÔøΩÔøΩ÷ßÔøΩÔøΩ
 8000b2c:	7ffb      	ldrb	r3, [r7, #31]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	77fb      	strb	r3, [r7, #31]
 8000b32:	7ffb      	ldrb	r3, [r7, #31]
 8000b34:	2b0a      	cmp	r3, #10
 8000b36:	d9ea      	bls.n	8000b0e <I2S2_SampleRate_Set+0x16>
 8000b38:	e000      	b.n	8000b3c <I2S2_SampleRate_Set+0x44>
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000b3a:	bf00      	nop
	}
    if(i==(sizeof(I2S_PSC_TBL)/10))return 1;//ÔøΩ—±ÔøΩÔøΩÔøΩ“≤ÔøΩ“≤ÔøΩÔøΩÔøΩ
 8000b3c:	7ffb      	ldrb	r3, [r7, #31]
 8000b3e:	2b0b      	cmp	r3, #11
 8000b40:	d101      	bne.n	8000b46 <I2S2_SampleRate_Set+0x4e>
 8000b42:	2301      	movs	r3, #1
 8000b44:	e047      	b.n	8000bd6 <I2S2_SampleRate_Set+0xde>
	
    RCCI2S2_ClkInitSture.PeriphClockSelection=RCC_PERIPHCLK_I2S;	//ÔøΩÔøΩÔøΩÔøΩ ±ÔøΩÔøΩ‘¥—°ÔøΩÔøΩ
 8000b46:	2301      	movs	r3, #1
 8000b48:	60bb      	str	r3, [r7, #8]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SN=(uint32_t)I2S_PSC_TBL[i][1];    	//ÔøΩÔøΩÔøΩÔøΩPLLI2SN
 8000b4a:	7ffa      	ldrb	r2, [r7, #31]
 8000b4c:	4925      	ldr	r1, [pc, #148]	; (8000be4 <I2S2_SampleRate_Set+0xec>)
 8000b4e:	4613      	mov	r3, r2
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	4413      	add	r3, r2
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	440b      	add	r3, r1
 8000b58:	3302      	adds	r3, #2
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	60fb      	str	r3, [r7, #12]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SR=(uint32_t)I2S_PSC_TBL[i][2];    	//ÔøΩÔøΩÔøΩÔøΩPLLI2SR
 8000b5e:	7ffa      	ldrb	r2, [r7, #31]
 8000b60:	4920      	ldr	r1, [pc, #128]	; (8000be4 <I2S2_SampleRate_Set+0xec>)
 8000b62:	4613      	mov	r3, r2
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	4413      	add	r3, r2
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	440b      	add	r3, r1
 8000b6c:	3304      	adds	r3, #4
 8000b6e:	881b      	ldrh	r3, [r3, #0]
 8000b70:	613b      	str	r3, [r7, #16]
    HAL_RCCEx_PeriphCLKConfig(&RCCI2S2_ClkInitSture);             	//ÔøΩÔøΩÔøΩÔøΩ ±ÔøΩÔøΩ
 8000b72:	f107 0308 	add.w	r3, r7, #8
 8000b76:	4618      	mov	r0, r3
 8000b78:	f005 faee 	bl	8006158 <HAL_RCCEx_PeriphCLKConfig>
	
	RCC->CR|=1<<26;					//ÔøΩÔøΩÔøΩÔøΩI2S ±ÔøΩÔøΩ
 8000b7c:	4b1a      	ldr	r3, [pc, #104]	; (8000be8 <I2S2_SampleRate_Set+0xf0>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a19      	ldr	r2, [pc, #100]	; (8000be8 <I2S2_SampleRate_Set+0xf0>)
 8000b82:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000b86:	6013      	str	r3, [r2, #0]
	while((RCC->CR&1<<27)==0);		//ÔøΩ»¥ÔøΩI2S ±ÔøΩ”øÔøΩÔøΩÔøΩÔøΩ…πÔøΩ.
 8000b88:	bf00      	nop
 8000b8a:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <I2S2_SampleRate_Set+0xf0>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d0f9      	beq.n	8000b8a <I2S2_SampleRate_Set+0x92>
	tempreg=I2S_PSC_TBL[i][3]<<0;	//ÔøΩÔøΩÔøΩÔøΩI2SDIV
 8000b96:	7ffa      	ldrb	r2, [r7, #31]
 8000b98:	4912      	ldr	r1, [pc, #72]	; (8000be4 <I2S2_SampleRate_Set+0xec>)
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	4413      	add	r3, r2
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	440b      	add	r3, r1
 8000ba4:	3306      	adds	r3, #6
 8000ba6:	881b      	ldrh	r3, [r3, #0]
 8000ba8:	61bb      	str	r3, [r7, #24]
	tempreg|=I2S_PSC_TBL[i][4]<<8;	//ÔøΩÔøΩÔøΩÔøΩODDŒª
 8000baa:	7ffa      	ldrb	r2, [r7, #31]
 8000bac:	490d      	ldr	r1, [pc, #52]	; (8000be4 <I2S2_SampleRate_Set+0xec>)
 8000bae:	4613      	mov	r3, r2
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	4413      	add	r3, r2
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	440b      	add	r3, r1
 8000bb8:	3308      	adds	r3, #8
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	021b      	lsls	r3, r3, #8
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	61bb      	str	r3, [r7, #24]
	tempreg|=1<<9;					// πÔøΩÔøΩMCKOEŒª,ÔøΩÔøΩÔøΩMCK
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bcc:	61bb      	str	r3, [r7, #24]
	SPI2->I2SPR=tempreg;			//ÔøΩÔøΩÔøΩÔøΩI2SPRÔøΩƒ¥ÔøΩÔøΩÔøΩ
 8000bce:	4a07      	ldr	r2, [pc, #28]	; (8000bec <I2S2_SampleRate_Set+0xf4>)
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	6213      	str	r3, [r2, #32]
	return 0;
 8000bd4:	2300      	movs	r3, #0
}  
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3720      	adds	r7, #32
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	cccccccd 	.word	0xcccccccd
 8000be4:	08018940 	.word	0x08018940
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40003800 	.word	0x40003800

08000bf0 <I2S2_TX_DMA_Init>:
//ÔøΩÔøΩÔøΩÔøΩŒ™À´ÔøΩÔøΩÔøΩÔøΩƒ£ Ω,ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩDMAÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ–∂ÔøΩ
//buf0:M0ARÔøΩÔøΩ÷∑.
//buf1:M1ARÔøΩÔøΩ÷∑.
//num:√øÔøΩŒ¥ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
void I2S2_TX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b088      	sub	sp, #32
 8000bf4:	af02      	add	r7, sp, #8
 8000bf6:	60f8      	str	r0, [r7, #12]
 8000bf8:	60b9      	str	r1, [r7, #8]
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	80fb      	strh	r3, [r7, #6]
    __HAL_RCC_DMA1_CLK_ENABLE();                                    		// πÔøΩÔøΩDMA1 ±ÔøΩÔøΩ
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
 8000c02:	4b45      	ldr	r3, [pc, #276]	; (8000d18 <I2S2_TX_DMA_Init+0x128>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a44      	ldr	r2, [pc, #272]	; (8000d18 <I2S2_TX_DMA_Init+0x128>)
 8000c08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b42      	ldr	r3, [pc, #264]	; (8000d18 <I2S2_TX_DMA_Init+0x128>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c16:	617b      	str	r3, [r7, #20]
 8000c18:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmatx,I2S2_TXDMA_Handler);         		//ÔøΩÔøΩDMAÔøΩÔøΩI2SÔøΩÔøΩœµÔøΩÔøΩÔøΩÔøΩ
 8000c1a:	4b40      	ldr	r3, [pc, #256]	; (8000d1c <I2S2_TX_DMA_Init+0x12c>)
 8000c1c:	4a40      	ldr	r2, [pc, #256]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c1e:	639a      	str	r2, [r3, #56]	; 0x38
 8000c20:	4b3f      	ldr	r3, [pc, #252]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c22:	4a3e      	ldr	r2, [pc, #248]	; (8000d1c <I2S2_TX_DMA_Init+0x12c>)
 8000c24:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_TXDMA_Handler.Instance=DMA1_Stream4;                       		//DMA1ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ4
 8000c26:	4b3e      	ldr	r3, [pc, #248]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c28:	4a3e      	ldr	r2, [pc, #248]	; (8000d24 <I2S2_TX_DMA_Init+0x134>)
 8000c2a:	601a      	str	r2, [r3, #0]
    I2S2_TXDMA_Handler.Init.Channel=DMA_CHANNEL_0;                  		//Õ®ÔøΩÔøΩ0
 8000c2c:	4b3c      	ldr	r3, [pc, #240]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	605a      	str	r2, [r3, #4]
    I2S2_TXDMA_Handler.Init.Direction=DMA_MEMORY_TO_PERIPH;         		//ÔøΩÊ¥¢ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩƒ£ Ω
 8000c32:	4b3b      	ldr	r3, [pc, #236]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c34:	2240      	movs	r2, #64	; 0x40
 8000c36:	609a      	str	r2, [r3, #8]
    I2S2_TXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩƒ£ Ω
 8000c38:	4b39      	ldr	r3, [pc, #228]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
    I2S2_TXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//ÔøΩÊ¥¢ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩƒ£ Ω
 8000c3e:	4b38      	ldr	r3, [pc, #224]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c44:	611a      	str	r2, [r3, #16]
    I2S2_TXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ›≥ÔøΩÔøΩÔøΩ:16Œª
 8000c46:	4b36      	ldr	r3, [pc, #216]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c4c:	615a      	str	r2, [r3, #20]
    I2S2_TXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//ÔøΩÊ¥¢ÔøΩÔøΩÔøΩÔøΩÔøΩ›≥ÔøΩÔøΩÔøΩ:16Œª
 8000c4e:	4b34      	ldr	r3, [pc, #208]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c50:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c54:	619a      	str	r2, [r3, #24]
    I2S2_TXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		// πÔøΩÔøΩ—≠ÔøΩÔøΩƒ£ Ω
 8000c56:	4b32      	ldr	r3, [pc, #200]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c5c:	61da      	str	r2, [r3, #28]
    I2S2_TXDMA_Handler.Init.Priority=DMA_PRIORITY_HIGH;             		//ÔøΩÔøΩÔøΩÔøΩÔøΩ»ºÔøΩ
 8000c5e:	4b30      	ldr	r3, [pc, #192]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c60:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c64:	621a      	str	r2, [r3, #32]
    I2S2_TXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//ÔøΩÔøΩ πÔøΩÔøΩFIFO
 8000c66:	4b2e      	ldr	r3, [pc, #184]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_TXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//ÔøΩÊ¥¢ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÕªÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000c6c:	4b2c      	ldr	r3, [pc, #176]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_TXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//ÔøΩÔøΩÔøΩÔøΩÕªÔøΩÔøΩÔøΩÔøΩÔøΩŒ¥ÔøΩÔøΩÔøΩ
 8000c72:	4b2b      	ldr	r3, [pc, #172]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_TXDMA_Handler);                            		//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ«∞ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000c78:	4829      	ldr	r0, [pc, #164]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c7a:	f001 fe05 	bl	8002888 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_TXDMA_Handler);	                            		//ÔøΩÔøΩ ºÔøΩÔøΩDMA
 8000c7e:	4828      	ldr	r0, [pc, #160]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c80:	f001 fd54 	bl	800272c <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_TXDMA_Handler,(uint32_t)buf0,(uint32_t)&SPI2->DR,(uint32_t)buf1,num);//ÔøΩÔøΩÔøΩÔøΩÀ´ÔøΩÔøΩÔøΩÔøΩ
 8000c84:	68f9      	ldr	r1, [r7, #12]
 8000c86:	68ba      	ldr	r2, [r7, #8]
 8000c88:	88fb      	ldrh	r3, [r7, #6]
 8000c8a:	9300      	str	r3, [sp, #0]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	4a26      	ldr	r2, [pc, #152]	; (8000d28 <I2S2_TX_DMA_Init+0x138>)
 8000c90:	4823      	ldr	r0, [pc, #140]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c92:	f002 f947 	bl	8002f24 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);                         		//ÔøΩ»πÿ±ÔøΩDMA
 8000c96:	4b22      	ldr	r3, [pc, #136]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	4b20      	ldr	r3, [pc, #128]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f022 0201 	bic.w	r2, r2, #1
 8000ca4:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10usÔøΩÔøΩ ±ÔøΩÔøΩÔøΩÔøΩ÷π-O2ÔøΩ≈ªÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000ca6:	200a      	movs	r0, #10
 8000ca8:	f7ff fe8e 	bl	80009c8 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_TXDMA_Handler,DMA_IT_TC);             		//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ–∂ÔøΩ
 8000cac:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	4b1b      	ldr	r3, [pc, #108]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f042 0210 	orr.w	r2, r2, #16
 8000cba:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     		//ÔøΩÔøΩÔøΩDMAÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ–∂œ±ÔøΩ÷æŒª
 8000cbc:	4b18      	ldr	r3, [pc, #96]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	4b1a      	ldr	r3, [pc, #104]	; (8000d2c <I2S2_TX_DMA_Init+0x13c>)
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d903      	bls.n	8000cd0 <I2S2_TX_DMA_Init+0xe0>
 8000cc8:	4b19      	ldr	r3, [pc, #100]	; (8000d30 <I2S2_TX_DMA_Init+0x140>)
 8000cca:	2220      	movs	r2, #32
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	e016      	b.n	8000cfe <I2S2_TX_DMA_Init+0x10e>
 8000cd0:	4b13      	ldr	r3, [pc, #76]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <I2S2_TX_DMA_Init+0x144>)
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d903      	bls.n	8000ce4 <I2S2_TX_DMA_Init+0xf4>
 8000cdc:	4a14      	ldr	r2, [pc, #80]	; (8000d30 <I2S2_TX_DMA_Init+0x140>)
 8000cde:	2320      	movs	r3, #32
 8000ce0:	6093      	str	r3, [r2, #8]
 8000ce2:	e00c      	b.n	8000cfe <I2S2_TX_DMA_Init+0x10e>
 8000ce4:	4b0e      	ldr	r3, [pc, #56]	; (8000d20 <I2S2_TX_DMA_Init+0x130>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <I2S2_TX_DMA_Init+0x148>)
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d903      	bls.n	8000cf8 <I2S2_TX_DMA_Init+0x108>
 8000cf0:	4a12      	ldr	r2, [pc, #72]	; (8000d3c <I2S2_TX_DMA_Init+0x14c>)
 8000cf2:	2320      	movs	r3, #32
 8000cf4:	60d3      	str	r3, [r2, #12]
 8000cf6:	e002      	b.n	8000cfe <I2S2_TX_DMA_Init+0x10e>
 8000cf8:	4a10      	ldr	r2, [pc, #64]	; (8000d3c <I2S2_TX_DMA_Init+0x14c>)
 8000cfa:	2320      	movs	r3, #32
 8000cfc:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn,5,0);                    		//DMAÔøΩ–∂ÔøΩÔøΩÔøΩÔøΩ»ºÔøΩ
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2105      	movs	r1, #5
 8000d02:	200f      	movs	r0, #15
 8000d04:	f001 fcdb 	bl	80026be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d08:	200f      	movs	r0, #15
 8000d0a:	f001 fcf4 	bl	80026f6 <HAL_NVIC_EnableIRQ>
}
 8000d0e:	bf00      	nop
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	200002ec 	.word	0x200002ec
 8000d20:	20000334 	.word	0x20000334
 8000d24:	40026070 	.word	0x40026070
 8000d28:	4000380c 	.word	0x4000380c
 8000d2c:	40026458 	.word	0x40026458
 8000d30:	40026400 	.word	0x40026400
 8000d34:	400260b8 	.word	0x400260b8
 8000d38:	40026058 	.word	0x40026058
 8000d3c:	40026000 	.word	0x40026000

08000d40 <I2S2ext_RX_DMA_Init>:
//ÔøΩÔøΩÔøΩÔøΩŒ™À´ÔøΩÔøΩÔøΩÔøΩƒ£ Ω,ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩDMAÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ–∂ÔøΩ
//buf0:M0ARÔøΩÔøΩ÷∑.
//buf1:M1ARÔøΩÔøΩ÷∑.
//num:√øÔøΩŒ¥ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
void I2S2ext_RX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b088      	sub	sp, #32
 8000d44:	af02      	add	r7, sp, #8
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	80fb      	strh	r3, [r7, #6]
	__HAL_RCC_DMA1_CLK_ENABLE();                                    		// πÔøΩÔøΩDMA1 ±ÔøΩÔøΩ
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
 8000d52:	4b47      	ldr	r3, [pc, #284]	; (8000e70 <I2S2ext_RX_DMA_Init+0x130>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a46      	ldr	r2, [pc, #280]	; (8000e70 <I2S2ext_RX_DMA_Init+0x130>)
 8000d58:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b44      	ldr	r3, [pc, #272]	; (8000e70 <I2S2ext_RX_DMA_Init+0x130>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmarx,I2S2_RXDMA_Handler);         		//ÔøΩÔøΩDMAÔøΩÔøΩI2SÔøΩÔøΩœµÔøΩÔøΩÔøΩÔøΩ
 8000d6a:	4b42      	ldr	r3, [pc, #264]	; (8000e74 <I2S2ext_RX_DMA_Init+0x134>)
 8000d6c:	4a42      	ldr	r2, [pc, #264]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000d6e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d70:	4b41      	ldr	r3, [pc, #260]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000d72:	4a40      	ldr	r2, [pc, #256]	; (8000e74 <I2S2ext_RX_DMA_Init+0x134>)
 8000d74:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_RXDMA_Handler.Instance=DMA1_Stream3;                       		//DMA1ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ3
 8000d76:	4b40      	ldr	r3, [pc, #256]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000d78:	4a40      	ldr	r2, [pc, #256]	; (8000e7c <I2S2ext_RX_DMA_Init+0x13c>)
 8000d7a:	601a      	str	r2, [r3, #0]
    I2S2_RXDMA_Handler.Init.Channel=DMA_CHANNEL_3;                  		//Õ®ÔøΩÔøΩ3
 8000d7c:	4b3e      	ldr	r3, [pc, #248]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000d7e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000d82:	605a      	str	r2, [r3, #4]
    I2S2_RXDMA_Handler.Init.Direction=DMA_PERIPH_TO_MEMORY;         		//ÔøΩÔøΩÔøΩËµΩÔøΩÊ¥¢ÔøΩÔøΩƒ£ Ω
 8000d84:	4b3c      	ldr	r3, [pc, #240]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
    I2S2_RXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩƒ£ Ω
 8000d8a:	4b3b      	ldr	r3, [pc, #236]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	60da      	str	r2, [r3, #12]
    I2S2_RXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//ÔøΩÊ¥¢ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩƒ£ Ω
 8000d90:	4b39      	ldr	r3, [pc, #228]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000d92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d96:	611a      	str	r2, [r3, #16]
    I2S2_RXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ›≥ÔøΩÔøΩÔøΩ:16Œª
 8000d98:	4b37      	ldr	r3, [pc, #220]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000d9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d9e:	615a      	str	r2, [r3, #20]
    I2S2_RXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//ÔøΩÊ¥¢ÔøΩÔøΩÔøΩÔøΩÔøΩ›≥ÔøΩÔøΩÔøΩ:16Œª
 8000da0:	4b35      	ldr	r3, [pc, #212]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000da2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000da6:	619a      	str	r2, [r3, #24]
    I2S2_RXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		// πÔøΩÔøΩ—≠ÔøΩÔøΩƒ£ Ω
 8000da8:	4b33      	ldr	r3, [pc, #204]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000daa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dae:	61da      	str	r2, [r3, #28]
    I2S2_RXDMA_Handler.Init.Priority=DMA_PRIORITY_MEDIUM;             		//ÔøΩ–µÔøΩÔøΩÔøΩÔøΩ»ºÔøΩ
 8000db0:	4b31      	ldr	r3, [pc, #196]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000db2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000db6:	621a      	str	r2, [r3, #32]
    I2S2_RXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//ÔøΩÔøΩ πÔøΩÔøΩFIFO
 8000db8:	4b2f      	ldr	r3, [pc, #188]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_RXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//ÔøΩÊ¥¢ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÕªÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000dbe:	4b2e      	ldr	r3, [pc, #184]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_RXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//ÔøΩÔøΩÔøΩÔøΩÕªÔøΩÔøΩÔøΩÔøΩÔøΩŒ¥ÔøΩÔøΩÔøΩ
 8000dc4:	4b2c      	ldr	r3, [pc, #176]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_RXDMA_Handler);                            		//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ«∞ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000dca:	482b      	ldr	r0, [pc, #172]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000dcc:	f001 fd5c 	bl	8002888 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_RXDMA_Handler);	                            		//ÔøΩÔøΩ ºÔøΩÔøΩDMA
 8000dd0:	4829      	ldr	r0, [pc, #164]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000dd2:	f001 fcab 	bl	800272c <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_RXDMA_Handler,(uint32_t)&I2S2ext->DR,(uint32_t)buf0,(uint32_t)buf1,num);//ÔøΩÔøΩÔøΩÔøΩÀ´ÔøΩÔøΩÔøΩÔøΩ
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	68b9      	ldr	r1, [r7, #8]
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	460b      	mov	r3, r1
 8000de0:	4927      	ldr	r1, [pc, #156]	; (8000e80 <I2S2ext_RX_DMA_Init+0x140>)
 8000de2:	4825      	ldr	r0, [pc, #148]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000de4:	f002 f89e 	bl	8002f24 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_RXDMA_Handler);                         		//ÔøΩ»πÿ±ÔøΩDMA
 8000de8:	4b23      	ldr	r3, [pc, #140]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	4b22      	ldr	r3, [pc, #136]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f022 0201 	bic.w	r2, r2, #1
 8000df6:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10usÔøΩÔøΩ ±ÔøΩÔøΩÔøΩÔøΩ÷π-O2ÔøΩ≈ªÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000df8:	200a      	movs	r0, #10
 8000dfa:	f7ff fde5 	bl	80009c8 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_RXDMA_Handler,DMA_IT_TC);             		//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ–∂ÔøΩ
 8000dfe:	4b1e      	ldr	r3, [pc, #120]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4b1c      	ldr	r3, [pc, #112]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f042 0210 	orr.w	r2, r2, #16
 8000e0c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     		//ÔøΩÔøΩÔøΩDMAÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ–∂œ±ÔøΩ÷æŒª
 8000e0e:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	461a      	mov	r2, r3
 8000e14:	4b1b      	ldr	r3, [pc, #108]	; (8000e84 <I2S2ext_RX_DMA_Init+0x144>)
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d904      	bls.n	8000e24 <I2S2ext_RX_DMA_Init+0xe4>
 8000e1a:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <I2S2ext_RX_DMA_Init+0x148>)
 8000e1c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	e019      	b.n	8000e58 <I2S2ext_RX_DMA_Init+0x118>
 8000e24:	4b14      	ldr	r3, [pc, #80]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <I2S2ext_RX_DMA_Init+0x14c>)
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d904      	bls.n	8000e3a <I2S2ext_RX_DMA_Init+0xfa>
 8000e30:	4a15      	ldr	r2, [pc, #84]	; (8000e88 <I2S2ext_RX_DMA_Init+0x148>)
 8000e32:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e36:	6093      	str	r3, [r2, #8]
 8000e38:	e00e      	b.n	8000e58 <I2S2ext_RX_DMA_Init+0x118>
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <I2S2ext_RX_DMA_Init+0x138>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <I2S2ext_RX_DMA_Init+0x13c>)
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d904      	bls.n	8000e50 <I2S2ext_RX_DMA_Init+0x110>
 8000e46:	4a12      	ldr	r2, [pc, #72]	; (8000e90 <I2S2ext_RX_DMA_Init+0x150>)
 8000e48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e4c:	60d3      	str	r3, [r2, #12]
 8000e4e:	e003      	b.n	8000e58 <I2S2ext_RX_DMA_Init+0x118>
 8000e50:	4a0f      	ldr	r2, [pc, #60]	; (8000e90 <I2S2ext_RX_DMA_Init+0x150>)
 8000e52:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e56:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn,5,1);  //ÔøΩÔøΩ’º1ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ»ºÔøΩ1ÔøΩÔøΩÔøΩÔøΩ2
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2105      	movs	r1, #5
 8000e5c:	200e      	movs	r0, #14
 8000e5e:	f001 fc2e 	bl	80026be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);	
 8000e62:	200e      	movs	r0, #14
 8000e64:	f001 fc47 	bl	80026f6 <HAL_NVIC_EnableIRQ>
} 
 8000e68:	bf00      	nop
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40023800 	.word	0x40023800
 8000e74:	200002ec 	.word	0x200002ec
 8000e78:	20000398 	.word	0x20000398
 8000e7c:	40026058 	.word	0x40026058
 8000e80:	4000340c 	.word	0x4000340c
 8000e84:	40026458 	.word	0x40026458
 8000e88:	40026400 	.word	0x40026400
 8000e8c:	400260b8 	.word	0x400260b8
 8000e90:	40026000 	.word	0x40026000

08000e94 <DMA1_Stream4_IRQHandler>:
void (*i2s_tx_callback)(void);	//TXÔøΩÿµÔøΩÔøΩÔøΩÔøΩÔøΩ
void (*i2s_rx_callback)(void);	//RXÔøΩÿµÔøΩÔøΩÔøΩÔøΩÔøΩ

//DMA1_Stream4ÔøΩ–∂œ∑ÔøΩÔøΩÔøΩÔøΩÔøΩ
void DMA1_Stream4_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4)!=RESET) //DMAÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000e98:	4b32      	ldr	r3, [pc, #200]	; (8000f64 <DMA1_Stream4_IRQHandler+0xd0>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b32      	ldr	r3, [pc, #200]	; (8000f68 <DMA1_Stream4_IRQHandler+0xd4>)
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d909      	bls.n	8000eb8 <DMA1_Stream4_IRQHandler+0x24>
 8000ea4:	4b31      	ldr	r3, [pc, #196]	; (8000f6c <DMA1_Stream4_IRQHandler+0xd8>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 0320 	and.w	r3, r3, #32
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	bf14      	ite	ne
 8000eb0:	2301      	movne	r3, #1
 8000eb2:	2300      	moveq	r3, #0
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	e028      	b.n	8000f0a <DMA1_Stream4_IRQHandler+0x76>
 8000eb8:	4b2a      	ldr	r3, [pc, #168]	; (8000f64 <DMA1_Stream4_IRQHandler+0xd0>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b2c      	ldr	r3, [pc, #176]	; (8000f70 <DMA1_Stream4_IRQHandler+0xdc>)
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d909      	bls.n	8000ed8 <DMA1_Stream4_IRQHandler+0x44>
 8000ec4:	4b29      	ldr	r3, [pc, #164]	; (8000f6c <DMA1_Stream4_IRQHandler+0xd8>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f003 0320 	and.w	r3, r3, #32
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	bf14      	ite	ne
 8000ed0:	2301      	movne	r3, #1
 8000ed2:	2300      	moveq	r3, #0
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	e018      	b.n	8000f0a <DMA1_Stream4_IRQHandler+0x76>
 8000ed8:	4b22      	ldr	r3, [pc, #136]	; (8000f64 <DMA1_Stream4_IRQHandler+0xd0>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	4b25      	ldr	r3, [pc, #148]	; (8000f74 <DMA1_Stream4_IRQHandler+0xe0>)
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d909      	bls.n	8000ef8 <DMA1_Stream4_IRQHandler+0x64>
 8000ee4:	4b24      	ldr	r3, [pc, #144]	; (8000f78 <DMA1_Stream4_IRQHandler+0xe4>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 0320 	and.w	r3, r3, #32
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	bf14      	ite	ne
 8000ef0:	2301      	movne	r3, #1
 8000ef2:	2300      	moveq	r3, #0
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	e008      	b.n	8000f0a <DMA1_Stream4_IRQHandler+0x76>
 8000ef8:	4b1f      	ldr	r3, [pc, #124]	; (8000f78 <DMA1_Stream4_IRQHandler+0xe4>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 0320 	and.w	r3, r3, #32
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	bf14      	ite	ne
 8000f04:	2301      	movne	r3, #1
 8000f06:	2300      	moveq	r3, #0
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d027      	beq.n	8000f5e <DMA1_Stream4_IRQHandler+0xca>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     //ÔøΩÔøΩÔøΩDMAÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ–∂œ±ÔøΩ÷æŒª
 8000f0e:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	461a      	mov	r2, r3
 8000f14:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <DMA1_Stream4_IRQHandler+0xd4>)
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d903      	bls.n	8000f22 <DMA1_Stream4_IRQHandler+0x8e>
 8000f1a:	4b14      	ldr	r3, [pc, #80]	; (8000f6c <DMA1_Stream4_IRQHandler+0xd8>)
 8000f1c:	2220      	movs	r2, #32
 8000f1e:	60da      	str	r2, [r3, #12]
 8000f20:	e016      	b.n	8000f50 <DMA1_Stream4_IRQHandler+0xbc>
 8000f22:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	461a      	mov	r2, r3
 8000f28:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <DMA1_Stream4_IRQHandler+0xdc>)
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d903      	bls.n	8000f36 <DMA1_Stream4_IRQHandler+0xa2>
 8000f2e:	4a0f      	ldr	r2, [pc, #60]	; (8000f6c <DMA1_Stream4_IRQHandler+0xd8>)
 8000f30:	2320      	movs	r3, #32
 8000f32:	6093      	str	r3, [r2, #8]
 8000f34:	e00c      	b.n	8000f50 <DMA1_Stream4_IRQHandler+0xbc>
 8000f36:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <DMA1_Stream4_IRQHandler+0xd0>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b0d      	ldr	r3, [pc, #52]	; (8000f74 <DMA1_Stream4_IRQHandler+0xe0>)
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d903      	bls.n	8000f4a <DMA1_Stream4_IRQHandler+0xb6>
 8000f42:	4a0d      	ldr	r2, [pc, #52]	; (8000f78 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f44:	2320      	movs	r3, #32
 8000f46:	60d3      	str	r3, [r2, #12]
 8000f48:	e002      	b.n	8000f50 <DMA1_Stream4_IRQHandler+0xbc>
 8000f4a:	4a0b      	ldr	r2, [pc, #44]	; (8000f78 <DMA1_Stream4_IRQHandler+0xe4>)
 8000f4c:	2320      	movs	r3, #32
 8000f4e:	6093      	str	r3, [r2, #8]
		if(i2s_tx_callback!=NULL) i2s_tx_callback();	//÷¥ÔøΩ–ªÿµÔøΩÔøΩÔøΩÔøΩÔøΩ,ÔøΩÔøΩ»°ÔøΩÔøΩÔøΩ›µ»≤ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÊ¥¶ÔøΩÔøΩ
 8000f50:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <DMA1_Stream4_IRQHandler+0xe8>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <DMA1_Stream4_IRQHandler+0xca>
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <DMA1_Stream4_IRQHandler+0xe8>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4798      	blx	r3
    }
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000334 	.word	0x20000334
 8000f68:	40026458 	.word	0x40026458
 8000f6c:	40026400 	.word	0x40026400
 8000f70:	400260b8 	.word	0x400260b8
 8000f74:	40026058 	.word	0x40026058
 8000f78:	40026000 	.word	0x40026000
 8000f7c:	200003f8 	.word	0x200003f8

08000f80 <DMA1_Stream3_IRQHandler>:

//DMA1_Stream3ÔøΩ–∂œ∑ÔøΩÔøΩÔøΩÔøΩÔøΩ
void DMA1_Stream3_IRQHandler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7)!=RESET) //DMAÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8000f84:	4b34      	ldr	r3, [pc, #208]	; (8001058 <DMA1_Stream3_IRQHandler+0xd8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b34      	ldr	r3, [pc, #208]	; (800105c <DMA1_Stream3_IRQHandler+0xdc>)
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d909      	bls.n	8000fa4 <DMA1_Stream3_IRQHandler+0x24>
 8000f90:	4b33      	ldr	r3, [pc, #204]	; (8001060 <DMA1_Stream3_IRQHandler+0xe0>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	bf14      	ite	ne
 8000f9c:	2301      	movne	r3, #1
 8000f9e:	2300      	moveq	r3, #0
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	e028      	b.n	8000ff6 <DMA1_Stream3_IRQHandler+0x76>
 8000fa4:	4b2c      	ldr	r3, [pc, #176]	; (8001058 <DMA1_Stream3_IRQHandler+0xd8>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4b2e      	ldr	r3, [pc, #184]	; (8001064 <DMA1_Stream3_IRQHandler+0xe4>)
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d909      	bls.n	8000fc4 <DMA1_Stream3_IRQHandler+0x44>
 8000fb0:	4b2b      	ldr	r3, [pc, #172]	; (8001060 <DMA1_Stream3_IRQHandler+0xe0>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	bf14      	ite	ne
 8000fbc:	2301      	movne	r3, #1
 8000fbe:	2300      	moveq	r3, #0
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	e018      	b.n	8000ff6 <DMA1_Stream3_IRQHandler+0x76>
 8000fc4:	4b24      	ldr	r3, [pc, #144]	; (8001058 <DMA1_Stream3_IRQHandler+0xd8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b27      	ldr	r3, [pc, #156]	; (8001068 <DMA1_Stream3_IRQHandler+0xe8>)
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d909      	bls.n	8000fe4 <DMA1_Stream3_IRQHandler+0x64>
 8000fd0:	4b26      	ldr	r3, [pc, #152]	; (800106c <DMA1_Stream3_IRQHandler+0xec>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	bf14      	ite	ne
 8000fdc:	2301      	movne	r3, #1
 8000fde:	2300      	moveq	r3, #0
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	e008      	b.n	8000ff6 <DMA1_Stream3_IRQHandler+0x76>
 8000fe4:	4b21      	ldr	r3, [pc, #132]	; (800106c <DMA1_Stream3_IRQHandler+0xec>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	bf14      	ite	ne
 8000ff0:	2301      	movne	r3, #1
 8000ff2:	2300      	moveq	r3, #0
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d02b      	beq.n	8001052 <DMA1_Stream3_IRQHandler+0xd2>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     //ÔøΩÔøΩÔøΩDMAÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ–∂œ±ÔøΩ÷æŒª
 8000ffa:	4b17      	ldr	r3, [pc, #92]	; (8001058 <DMA1_Stream3_IRQHandler+0xd8>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	461a      	mov	r2, r3
 8001000:	4b16      	ldr	r3, [pc, #88]	; (800105c <DMA1_Stream3_IRQHandler+0xdc>)
 8001002:	429a      	cmp	r2, r3
 8001004:	d904      	bls.n	8001010 <DMA1_Stream3_IRQHandler+0x90>
 8001006:	4b16      	ldr	r3, [pc, #88]	; (8001060 <DMA1_Stream3_IRQHandler+0xe0>)
 8001008:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	e019      	b.n	8001044 <DMA1_Stream3_IRQHandler+0xc4>
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <DMA1_Stream3_IRQHandler+0xd8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	461a      	mov	r2, r3
 8001016:	4b13      	ldr	r3, [pc, #76]	; (8001064 <DMA1_Stream3_IRQHandler+0xe4>)
 8001018:	429a      	cmp	r2, r3
 800101a:	d904      	bls.n	8001026 <DMA1_Stream3_IRQHandler+0xa6>
 800101c:	4a10      	ldr	r2, [pc, #64]	; (8001060 <DMA1_Stream3_IRQHandler+0xe0>)
 800101e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001022:	6093      	str	r3, [r2, #8]
 8001024:	e00e      	b.n	8001044 <DMA1_Stream3_IRQHandler+0xc4>
 8001026:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <DMA1_Stream3_IRQHandler+0xd8>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <DMA1_Stream3_IRQHandler+0xe8>)
 800102e:	429a      	cmp	r2, r3
 8001030:	d904      	bls.n	800103c <DMA1_Stream3_IRQHandler+0xbc>
 8001032:	4a0e      	ldr	r2, [pc, #56]	; (800106c <DMA1_Stream3_IRQHandler+0xec>)
 8001034:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001038:	60d3      	str	r3, [r2, #12]
 800103a:	e003      	b.n	8001044 <DMA1_Stream3_IRQHandler+0xc4>
 800103c:	4a0b      	ldr	r2, [pc, #44]	; (800106c <DMA1_Stream3_IRQHandler+0xec>)
 800103e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001042:	6093      	str	r3, [r2, #8]
		if(i2s_rx_callback!=NULL) i2s_rx_callback();	//÷¥ÔøΩ–ªÿµÔøΩÔøΩÔøΩÔøΩÔøΩ,ÔøΩÔøΩ»°ÔøΩÔøΩÔøΩ›µ»≤ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÊ¥¶ÔøΩÔøΩ
 8001044:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <DMA1_Stream3_IRQHandler+0xf0>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d002      	beq.n	8001052 <DMA1_Stream3_IRQHandler+0xd2>
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <DMA1_Stream3_IRQHandler+0xf0>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4798      	blx	r3
    } 											 
} 
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000398 	.word	0x20000398
 800105c:	40026458 	.word	0x40026458
 8001060:	40026400 	.word	0x40026400
 8001064:	400260b8 	.word	0x400260b8
 8001068:	40026058 	.word	0x40026058
 800106c:	40026000 	.word	0x40026000
 8001070:	20000394 	.word	0x20000394

08001074 <I2S_Play_Start>:

//I2SÔøΩÔøΩ ºÔøΩÔøΩÔøΩÔøΩ
void I2S_Play_Start(void)
{   	
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_TXDMA_Handler);//ÔøΩÔøΩÔøΩÔøΩDMA TXÔøΩÔøΩÔøΩÔøΩ
 8001078:	4b06      	ldr	r3, [pc, #24]	; (8001094 <I2S_Play_Start+0x20>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	4b05      	ldr	r3, [pc, #20]	; (8001094 <I2S_Play_Start+0x20>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f042 0201 	orr.w	r2, r2, #1
 8001086:	601a      	str	r2, [r3, #0]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000334 	.word	0x20000334

08001098 <I2S_Rec_Start>:
	__HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ;
} 

//I2SÔøΩÔøΩ º¬ºÔøΩÔøΩ
void I2S_Rec_Start(void)
{ 
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_RXDMA_Handler); //ÔøΩÔøΩÔøΩÔøΩDMA RXÔøΩÔøΩÔøΩÔøΩ
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <I2S_Rec_Start+0x20>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <I2S_Rec_Start+0x20>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f042 0201 	orr.w	r2, r2, #1
 80010aa:	601a      	str	r2, [r3, #0]
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	20000398 	.word	0x20000398

080010bc <__io_putchar>:
 set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the UART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 80010c4:	1d39      	adds	r1, r7, #4
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	2201      	movs	r2, #1
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <__io_putchar+0x20>)
 80010ce:	f006 fd43 	bl	8007b58 <HAL_UART_Transmit>
	return ch;
 80010d2:	687b      	ldr	r3, [r7, #4]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000500 	.word	0x20000500

080010e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e4:	f001 f97a 	bl	80023dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e8:	f000 f84e 	bl	8001188 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ec:	f000 f99a 	bl	8001424 <MX_GPIO_Init>
  MX_DMA_Init();
 80010f0:	f000 f95a 	bl	80013a8 <MX_DMA_Init>
  MX_I2S2_Init();
 80010f4:	f000 f8e0 	bl	80012b8 <MX_I2S2_Init>
  MX_LWIP_Init();
 80010f8:	f008 f878 	bl	80091ec <MX_LWIP_Init>
  MX_I2C1_Init();
 80010fc:	f000 f8ae 	bl	800125c <MX_I2C1_Init>
  MX_FSMC_Init();
 8001100:	f000 fa0c 	bl	800151c <MX_FSMC_Init>
  MX_SDIO_SD_Init();
 8001104:	f000 f906 	bl	8001314 <MX_SDIO_SD_Init>
  MX_USART1_UART_Init();
 8001108:	f000 f924 	bl	8001354 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 800110c:	f007 fe30 	bl	8008d70 <MX_FATFS_Init>
//	i2srecbuf2 = (uint8_t*)malloc(4096);
//f_mkdir("0:\\etcdh");
	//FIL * f_rec;

	//why add the blew char array ,the system can run;
	Audio_Player_Init();
 8001110:	f7ff fc1f 	bl	8000952 <Audio_Player_Init>
	WM8978_HPvol_Set(40, 40);	//ËÄ≥Êú∫Èü≥ÈáèËÆæÁΩÆ
 8001114:	2128      	movs	r1, #40	; 0x28
 8001116:	2028      	movs	r0, #40	; 0x28
 8001118:	f7ff fbc5 	bl	80008a6 <WM8978_HPvol_Set>
	WM8978_SPKvol_Set(50);	//ÂñáÂè≠Èü≥ÈáèËÆæÁΩÆ
 800111c:	2032      	movs	r0, #50	; 0x32
 800111e:	f7ff fbf4 	bl	800090a <WM8978_SPKvol_Set>
	HAL_Delay(1000);
 8001122:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001126:	f001 f9cb 	bl	80024c0 <HAL_Delay>
	WM8978_ADDA_Cfg(0, 1);		//Ôø??????????????????????????ÂêØADC
 800112a:	2101      	movs	r1, #1
 800112c:	2000      	movs	r0, #0
 800112e:	f7ff fa86 	bl	800063e <WM8978_ADDA_Cfg>
	WM8978_Input_Cfg(1, 1, 0);	//Ôø??????????????????????????ÂêØËæìÂÖ•ÔøΩ?ÔøΩÈÅì(MIC&LINE IN)
 8001132:	2200      	movs	r2, #0
 8001134:	2101      	movs	r1, #1
 8001136:	2001      	movs	r0, #1
 8001138:	f7ff faea 	bl	8000710 <WM8978_Input_Cfg>
	WM8978_Output_Cfg(0, 1);		//Ôø??????????????????????????ÂêØBYPASSËæìÂá∫
 800113c:	2101      	movs	r1, #1
 800113e:	2000      	movs	r0, #0
 8001140:	f7ff fb33 	bl	80007aa <WM8978_Output_Cfg>
	WM8978_MIC_Gain(46);		//MICÂ¢ûÁõäËÆæÁΩÆ
 8001144:	202e      	movs	r0, #46	; 0x2e
 8001146:	f7ff fb5a 	bl	80007fe <WM8978_MIC_Gain>
	WM8978_I2S_Cfg(2, 0);//È£ûÂà©Êµ¶Ê†áÔø??????????????????????????,16‰ΩçÊï∞ÊçÆÈïøÔø??????????????????????????
 800114a:	2100      	movs	r1, #0
 800114c:	2002      	movs	r0, #2
 800114e:	f7ff fa55 	bl	80005fc <WM8978_I2S_Cfg>
	printf("===>%d\n",AKA);
 8001152:	2132      	movs	r1, #50	; 0x32
 8001154:	4808      	ldr	r0, [pc, #32]	; (8001178 <main+0x98>)
 8001156:	f013 fde9 	bl	8014d2c <iprintf>
	//ETX_MSC_ProcessUsbDevice();

	res2 = f_mount(&UsbDiskFatFs2, (TCHAR const*) UsbDiskPath, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	4907      	ldr	r1, [pc, #28]	; (800117c <main+0x9c>)
 800115e:	4808      	ldr	r0, [pc, #32]	; (8001180 <main+0xa0>)
 8001160:	f009 f9a4 	bl	800a4ac <f_mount>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <main+0xa4>)
 800116a:	701a      	strb	r2, [r3, #0]
//	printf("f_open %d %d\n", res2,FR_OK);
//
//	res2 = f_write(&file, wr_data, sizeof(wr_data), (void*) &byteswritten);
//	printf("f_write %d\n", res2);
//	f_close(&file);
	tcp_client_init();
 800116c:	f000 feea 	bl	8001f44 <tcp_client_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		MX_LWIP_Process();
 8001170:	f008 f96e 	bl	8009450 <MX_LWIP_Process>
 8001174:	e7fc      	b.n	8001170 <main+0x90>
 8001176:	bf00      	nop
 8001178:	08015e64 	.word	0x08015e64
 800117c:	20000110 	.word	0x20000110
 8001180:	20007308 	.word	0x20007308
 8001184:	200006d0 	.word	0x200006d0

08001188 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b094      	sub	sp, #80	; 0x50
 800118c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800118e:	f107 0320 	add.w	r3, r7, #32
 8001192:	2230      	movs	r2, #48	; 0x30
 8001194:	2100      	movs	r1, #0
 8001196:	4618      	mov	r0, r3
 8001198:	f013 fdc0 	bl	8014d1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	4b28      	ldr	r3, [pc, #160]	; (8001254 <SystemClock_Config+0xcc>)
 80011b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b4:	4a27      	ldr	r2, [pc, #156]	; (8001254 <SystemClock_Config+0xcc>)
 80011b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ba:	6413      	str	r3, [r2, #64]	; 0x40
 80011bc:	4b25      	ldr	r3, [pc, #148]	; (8001254 <SystemClock_Config+0xcc>)
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c8:	2300      	movs	r3, #0
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	4b22      	ldr	r3, [pc, #136]	; (8001258 <SystemClock_Config+0xd0>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a21      	ldr	r2, [pc, #132]	; (8001258 <SystemClock_Config+0xd0>)
 80011d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	4b1f      	ldr	r3, [pc, #124]	; (8001258 <SystemClock_Config+0xd0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011e4:	2301      	movs	r3, #1
 80011e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ee:	2302      	movs	r3, #2
 80011f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011f8:	2308      	movs	r3, #8
 80011fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011fc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001200:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001202:	2302      	movs	r3, #2
 8001204:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001206:	2307      	movs	r3, #7
 8001208:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800120a:	f107 0320 	add.w	r3, r7, #32
 800120e:	4618      	mov	r0, r3
 8001210:	f004 fb2e 	bl	8005870 <HAL_RCC_OscConfig>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800121a:	f000 f9df 	bl	80015dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800121e:	230f      	movs	r3, #15
 8001220:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001222:	2302      	movs	r3, #2
 8001224:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800122a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800122e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001230:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001234:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001236:	f107 030c 	add.w	r3, r7, #12
 800123a:	2105      	movs	r1, #5
 800123c:	4618      	mov	r0, r3
 800123e:	f004 fd8f 	bl	8005d60 <HAL_RCC_ClockConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001248:	f000 f9c8 	bl	80015dc <Error_Handler>
  }
}
 800124c:	bf00      	nop
 800124e:	3750      	adds	r7, #80	; 0x50
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40023800 	.word	0x40023800
 8001258:	40007000 	.word	0x40007000

0800125c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <MX_I2C1_Init+0x50>)
 8001262:	4a13      	ldr	r2, [pc, #76]	; (80012b0 <MX_I2C1_Init+0x54>)
 8001264:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001266:	4b11      	ldr	r3, [pc, #68]	; (80012ac <MX_I2C1_Init+0x50>)
 8001268:	4a12      	ldr	r2, [pc, #72]	; (80012b4 <MX_I2C1_Init+0x58>)
 800126a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800126c:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <MX_I2C1_Init+0x50>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001272:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <MX_I2C1_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001278:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <MX_I2C1_Init+0x50>)
 800127a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800127e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <MX_I2C1_Init+0x50>)
 8001282:	2200      	movs	r2, #0
 8001284:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001286:	4b09      	ldr	r3, [pc, #36]	; (80012ac <MX_I2C1_Init+0x50>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800128c:	4b07      	ldr	r3, [pc, #28]	; (80012ac <MX_I2C1_Init+0x50>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <MX_I2C1_Init+0x50>)
 8001294:	2200      	movs	r2, #0
 8001296:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001298:	4804      	ldr	r0, [pc, #16]	; (80012ac <MX_I2C1_Init+0x50>)
 800129a:	f003 f9fd 	bl	8004698 <HAL_I2C_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012a4:	f000 f99a 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	2000045c 	.word	0x2000045c
 80012b0:	40005400 	.word	0x40005400
 80012b4:	000186a0 	.word	0x000186a0

080012b8 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80012bc:	4b13      	ldr	r3, [pc, #76]	; (800130c <MX_I2S2_Init+0x54>)
 80012be:	4a14      	ldr	r2, [pc, #80]	; (8001310 <MX_I2S2_Init+0x58>)
 80012c0:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <MX_I2S2_Init+0x54>)
 80012c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012c8:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80012ca:	4b10      	ldr	r3, [pc, #64]	; (800130c <MX_I2S2_Init+0x54>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80012d0:	4b0e      	ldr	r3, [pc, #56]	; (800130c <MX_I2S2_Init+0x54>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80012d6:	4b0d      	ldr	r3, [pc, #52]	; (800130c <MX_I2S2_Init+0x54>)
 80012d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012dc:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <MX_I2S2_Init+0x54>)
 80012e0:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80012e4:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_I2S2_Init+0x54>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <MX_I2S2_Init+0x54>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_I2S2_Init+0x54>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	; (800130c <MX_I2S2_Init+0x54>)
 80012fa:	f003 fe19 	bl	8004f30 <HAL_I2S_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8001304:	f000 f96a 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000688 	.word	0x20000688
 8001310:	40003800 	.word	0x40003800

08001314 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001318:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_SDIO_SD_Init+0x38>)
 800131a:	4a0d      	ldr	r2, [pc, #52]	; (8001350 <MX_SDIO_SD_Init+0x3c>)
 800131c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <MX_SDIO_SD_Init+0x38>)
 8001320:	2200      	movs	r2, #0
 8001322:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_SDIO_SD_Init+0x38>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <MX_SDIO_SD_Init+0x38>)
 800132c:	2200      	movs	r2, #0
 800132e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_SDIO_SD_Init+0x38>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001336:	4b05      	ldr	r3, [pc, #20]	; (800134c <MX_SDIO_SD_Init+0x38>)
 8001338:	2200      	movs	r2, #0
 800133a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 800133c:	4b03      	ldr	r3, [pc, #12]	; (800134c <MX_SDIO_SD_Init+0x38>)
 800133e:	2202      	movs	r2, #2
 8001340:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	200005a4 	.word	0x200005a4
 8001350:	40012c00 	.word	0x40012c00

08001354 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_USART1_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800138c:	f006 fb97 	bl	8007abe <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f000 f921 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000500 	.word	0x20000500
 80013a4:	40011000 	.word	0x40011000

080013a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <MX_DMA_Init+0x78>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a1a      	ldr	r2, [pc, #104]	; (8001420 <MX_DMA_Init+0x78>)
 80013b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b18      	ldr	r3, [pc, #96]	; (8001420 <MX_DMA_Init+0x78>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	603b      	str	r3, [r7, #0]
 80013ce:	4b14      	ldr	r3, [pc, #80]	; (8001420 <MX_DMA_Init+0x78>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	4a13      	ldr	r2, [pc, #76]	; (8001420 <MX_DMA_Init+0x78>)
 80013d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013d8:	6313      	str	r3, [r2, #48]	; 0x30
 80013da:	4b11      	ldr	r3, [pc, #68]	; (8001420 <MX_DMA_Init+0x78>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013e2:	603b      	str	r3, [r7, #0]
 80013e4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2102      	movs	r1, #2
 80013ea:	200f      	movs	r0, #15
 80013ec:	f001 f967 	bl	80026be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80013f0:	200f      	movs	r0, #15
 80013f2:	f001 f980 	bl	80026f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	203b      	movs	r0, #59	; 0x3b
 80013fc:	f001 f95f 	bl	80026be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001400:	203b      	movs	r0, #59	; 0x3b
 8001402:	f001 f978 	bl	80026f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	2045      	movs	r0, #69	; 0x45
 800140c:	f001 f957 	bl	80026be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001410:	2045      	movs	r0, #69	; 0x45
 8001412:	f001 f970 	bl	80026f6 <HAL_NVIC_EnableIRQ>

}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800

08001424 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001424:	b480      	push	{r7}
 8001426:	b089      	sub	sp, #36	; 0x24
 8001428:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
 800142e:	4b3a      	ldr	r3, [pc, #232]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	4a39      	ldr	r2, [pc, #228]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001434:	f043 0320 	orr.w	r3, r3, #32
 8001438:	6313      	str	r3, [r2, #48]	; 0x30
 800143a:	4b37      	ldr	r3, [pc, #220]	; (8001518 <MX_GPIO_Init+0xf4>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	f003 0320 	and.w	r3, r3, #32
 8001442:	61fb      	str	r3, [r7, #28]
 8001444:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
 800144a:	4b33      	ldr	r3, [pc, #204]	; (8001518 <MX_GPIO_Init+0xf4>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a32      	ldr	r2, [pc, #200]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b30      	ldr	r3, [pc, #192]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800145e:	61bb      	str	r3, [r7, #24]
 8001460:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	4b2c      	ldr	r3, [pc, #176]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a2b      	ldr	r2, [pc, #172]	; (8001518 <MX_GPIO_Init+0xf4>)
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b29      	ldr	r3, [pc, #164]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
 8001482:	4b25      	ldr	r3, [pc, #148]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	4a24      	ldr	r2, [pc, #144]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	6313      	str	r3, [r2, #48]	; 0x30
 800148e:	4b22      	ldr	r3, [pc, #136]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	4b1e      	ldr	r3, [pc, #120]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	4a1d      	ldr	r2, [pc, #116]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014a8:	6313      	str	r3, [r2, #48]	; 0x30
 80014aa:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	4a16      	ldr	r2, [pc, #88]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014c0:	f043 0310 	orr.w	r3, r3, #16
 80014c4:	6313      	str	r3, [r2, #48]	; 0x30
 80014c6:	4b14      	ldr	r3, [pc, #80]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	f003 0310 	and.w	r3, r3, #16
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	4b10      	ldr	r3, [pc, #64]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a0f      	ldr	r2, [pc, #60]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b0d      	ldr	r3, [pc, #52]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	603b      	str	r3, [r7, #0]
 80014f2:	4b09      	ldr	r3, [pc, #36]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a08      	ldr	r2, [pc, #32]	; (8001518 <MX_GPIO_Init+0xf4>)
 80014f8:	f043 0308 	orr.w	r3, r3, #8
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b06      	ldr	r3, [pc, #24]	; (8001518 <MX_GPIO_Init+0xf4>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0308 	and.w	r3, r3, #8
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	683b      	ldr	r3, [r7, #0]

}
 800150a:	bf00      	nop
 800150c:	3724      	adds	r7, #36	; 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40023800 	.word	0x40023800

0800151c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b088      	sub	sp, #32
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
 8001530:	615a      	str	r2, [r3, #20]
 8001532:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 8001534:	4b27      	ldr	r3, [pc, #156]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001536:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800153a:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800153c:	4b25      	ldr	r3, [pc, #148]	; (80015d4 <MX_FSMC_Init+0xb8>)
 800153e:	4a26      	ldr	r2, [pc, #152]	; (80015d8 <MX_FSMC_Init+0xbc>)
 8001540:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 8001542:	4b24      	ldr	r3, [pc, #144]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001544:	2204      	movs	r2, #4
 8001546:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001548:	4b22      	ldr	r3, [pc, #136]	; (80015d4 <MX_FSMC_Init+0xb8>)
 800154a:	2200      	movs	r2, #0
 800154c:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800154e:	4b21      	ldr	r3, [pc, #132]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001554:	4b1f      	ldr	r3, [pc, #124]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001556:	2210      	movs	r2, #16
 8001558:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800155a:	4b1e      	ldr	r3, [pc, #120]	; (80015d4 <MX_FSMC_Init+0xb8>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001560:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001566:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001568:	2200      	movs	r2, #0
 800156a:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800156c:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <MX_FSMC_Init+0xb8>)
 800156e:	2200      	movs	r2, #0
 8001570:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001572:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001574:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001578:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800157a:	4b16      	ldr	r3, [pc, #88]	; (80015d4 <MX_FSMC_Init+0xb8>)
 800157c:	2200      	movs	r2, #0
 800157e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001582:	2200      	movs	r2, #0
 8001584:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001586:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001588:	2200      	movs	r2, #0
 800158a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800158c:	4b11      	ldr	r3, [pc, #68]	; (80015d4 <MX_FSMC_Init+0xb8>)
 800158e:	2200      	movs	r2, #0
 8001590:	639a      	str	r2, [r3, #56]	; 0x38
  hsram3.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001592:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <MX_FSMC_Init+0xb8>)
 8001594:	2200      	movs	r2, #0
 8001596:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 5;
 8001598:	2305      	movs	r3, #5
 800159a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800159c:	230f      	movs	r3, #15
 800159e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 6;
 80015a0:	2306      	movs	r3, #6
 80015a2:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80015a8:	2310      	movs	r3, #16
 80015aa:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80015ac:	2311      	movs	r3, #17
 80015ae:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 80015b4:	1d3b      	adds	r3, r7, #4
 80015b6:	2200      	movs	r2, #0
 80015b8:	4619      	mov	r1, r3
 80015ba:	4806      	ldr	r0, [pc, #24]	; (80015d4 <MX_FSMC_Init+0xb8>)
 80015bc:	f006 fa3b 	bl	8007a36 <HAL_SRAM_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 80015c6:	f000 f809 	bl	80015dc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80015ca:	bf00      	nop
 80015cc:	3720      	adds	r7, #32
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	200004b0 	.word	0x200004b0
 80015d8:	a0000104 	.word	0xa0000104

080015dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e0:	b672      	cpsid	i
}
 80015e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80015e4:	e7fe      	b.n	80015e4 <Error_Handler+0x8>
	...

080015e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	4b10      	ldr	r3, [pc, #64]	; (8001634 <HAL_MspInit+0x4c>)
 80015f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f6:	4a0f      	ldr	r2, [pc, #60]	; (8001634 <HAL_MspInit+0x4c>)
 80015f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015fc:	6453      	str	r3, [r2, #68]	; 0x44
 80015fe:	4b0d      	ldr	r3, [pc, #52]	; (8001634 <HAL_MspInit+0x4c>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001602:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	603b      	str	r3, [r7, #0]
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <HAL_MspInit+0x4c>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001612:	4a08      	ldr	r2, [pc, #32]	; (8001634 <HAL_MspInit+0x4c>)
 8001614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001618:	6413      	str	r3, [r2, #64]	; 0x40
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <HAL_MspInit+0x4c>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40023800 	.word	0x40023800

08001638 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	; 0x28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a19      	ldr	r2, [pc, #100]	; (80016bc <HAL_I2C_MspInit+0x84>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d12b      	bne.n	80016b2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	613b      	str	r3, [r7, #16]
 800165e:	4b18      	ldr	r3, [pc, #96]	; (80016c0 <HAL_I2C_MspInit+0x88>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a17      	ldr	r2, [pc, #92]	; (80016c0 <HAL_I2C_MspInit+0x88>)
 8001664:	f043 0302 	orr.w	r3, r3, #2
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b15      	ldr	r3, [pc, #84]	; (80016c0 <HAL_I2C_MspInit+0x88>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	613b      	str	r3, [r7, #16]
 8001674:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001676:	23c0      	movs	r3, #192	; 0xc0
 8001678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800167a:	2312      	movs	r3, #18
 800167c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800167e:	2301      	movs	r3, #1
 8001680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001682:	2303      	movs	r3, #3
 8001684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001686:	2304      	movs	r3, #4
 8001688:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800168a:	f107 0314 	add.w	r3, r7, #20
 800168e:	4619      	mov	r1, r3
 8001690:	480c      	ldr	r0, [pc, #48]	; (80016c4 <HAL_I2C_MspInit+0x8c>)
 8001692:	f002 fe65 	bl	8004360 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <HAL_I2C_MspInit+0x88>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	4a08      	ldr	r2, [pc, #32]	; (80016c0 <HAL_I2C_MspInit+0x88>)
 80016a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016a4:	6413      	str	r3, [r2, #64]	; 0x40
 80016a6:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <HAL_I2C_MspInit+0x88>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016b2:	bf00      	nop
 80016b4:	3728      	adds	r7, #40	; 0x28
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40005400 	.word	0x40005400
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020400 	.word	0x40020400

080016c8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	; 0x38
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a55      	ldr	r2, [pc, #340]	; (8001848 <HAL_I2S_MspInit+0x180>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	f040 80a3 	bne.w	8001840 <HAL_I2S_MspInit+0x178>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80016fa:	2301      	movs	r3, #1
 80016fc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80016fe:	23c0      	movs	r3, #192	; 0xc0
 8001700:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001702:	2302      	movs	r3, #2
 8001704:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4618      	mov	r0, r3
 800170c:	f004 fd24 	bl	8006158 <HAL_RCCEx_PeriphCLKConfig>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001716:	f7ff ff61 	bl	80015dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b4b      	ldr	r3, [pc, #300]	; (800184c <HAL_I2S_MspInit+0x184>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	4a4a      	ldr	r2, [pc, #296]	; (800184c <HAL_I2S_MspInit+0x184>)
 8001724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001728:	6413      	str	r3, [r2, #64]	; 0x40
 800172a:	4b48      	ldr	r3, [pc, #288]	; (800184c <HAL_I2S_MspInit+0x184>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b44      	ldr	r3, [pc, #272]	; (800184c <HAL_I2S_MspInit+0x184>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a43      	ldr	r2, [pc, #268]	; (800184c <HAL_I2S_MspInit+0x184>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b41      	ldr	r3, [pc, #260]	; (800184c <HAL_I2S_MspInit+0x184>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	4b3d      	ldr	r3, [pc, #244]	; (800184c <HAL_I2S_MspInit+0x184>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a3c      	ldr	r2, [pc, #240]	; (800184c <HAL_I2S_MspInit+0x184>)
 800175c:	f043 0302 	orr.w	r3, r3, #2
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b3a      	ldr	r3, [pc, #232]	; (800184c <HAL_I2S_MspInit+0x184>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800176e:	2304      	movs	r3, #4
 8001770:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	2300      	movs	r3, #0
 800177c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 800177e:	2306      	movs	r3, #6
 8001780:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001786:	4619      	mov	r1, r3
 8001788:	4831      	ldr	r0, [pc, #196]	; (8001850 <HAL_I2S_MspInit+0x188>)
 800178a:	f002 fde9 	bl	8004360 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 800178e:	2348      	movs	r3, #72	; 0x48
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001792:	2302      	movs	r3, #2
 8001794:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179a:	2300      	movs	r3, #0
 800179c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800179e:	2305      	movs	r3, #5
 80017a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017a6:	4619      	mov	r1, r3
 80017a8:	4829      	ldr	r0, [pc, #164]	; (8001850 <HAL_I2S_MspInit+0x188>)
 80017aa:	f002 fdd9 	bl	8004360 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80017ae:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80017b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b4:	2302      	movs	r3, #2
 80017b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017bc:	2300      	movs	r3, #0
 80017be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017c0:	2305      	movs	r3, #5
 80017c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c8:	4619      	mov	r1, r3
 80017ca:	4822      	ldr	r0, [pc, #136]	; (8001854 <HAL_I2S_MspInit+0x18c>)
 80017cc:	f002 fdc8 	bl	8004360 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80017d0:	4b21      	ldr	r3, [pc, #132]	; (8001858 <HAL_I2S_MspInit+0x190>)
 80017d2:	4a22      	ldr	r2, [pc, #136]	; (800185c <HAL_I2S_MspInit+0x194>)
 80017d4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80017d6:	4b20      	ldr	r3, [pc, #128]	; (8001858 <HAL_I2S_MspInit+0x190>)
 80017d8:	2200      	movs	r2, #0
 80017da:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017dc:	4b1e      	ldr	r3, [pc, #120]	; (8001858 <HAL_I2S_MspInit+0x190>)
 80017de:	2240      	movs	r2, #64	; 0x40
 80017e0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e2:	4b1d      	ldr	r3, [pc, #116]	; (8001858 <HAL_I2S_MspInit+0x190>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017e8:	4b1b      	ldr	r3, [pc, #108]	; (8001858 <HAL_I2S_MspInit+0x190>)
 80017ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017ee:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017f0:	4b19      	ldr	r3, [pc, #100]	; (8001858 <HAL_I2S_MspInit+0x190>)
 80017f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017f6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017f8:	4b17      	ldr	r3, [pc, #92]	; (8001858 <HAL_I2S_MspInit+0x190>)
 80017fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017fe:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001800:	4b15      	ldr	r3, [pc, #84]	; (8001858 <HAL_I2S_MspInit+0x190>)
 8001802:	2200      	movs	r2, #0
 8001804:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001806:	4b14      	ldr	r3, [pc, #80]	; (8001858 <HAL_I2S_MspInit+0x190>)
 8001808:	2200      	movs	r2, #0
 800180a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800180c:	4b12      	ldr	r3, [pc, #72]	; (8001858 <HAL_I2S_MspInit+0x190>)
 800180e:	2204      	movs	r2, #4
 8001810:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <HAL_I2S_MspInit+0x190>)
 8001814:	2203      	movs	r2, #3
 8001816:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001818:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <HAL_I2S_MspInit+0x190>)
 800181a:	2200      	movs	r2, #0
 800181c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <HAL_I2S_MspInit+0x190>)
 8001820:	2200      	movs	r2, #0
 8001822:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001824:	480c      	ldr	r0, [pc, #48]	; (8001858 <HAL_I2S_MspInit+0x190>)
 8001826:	f000 ff81 	bl	800272c <HAL_DMA_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_I2S_MspInit+0x16c>
    {
      Error_Handler();
 8001830:	f7ff fed4 	bl	80015dc <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a08      	ldr	r2, [pc, #32]	; (8001858 <HAL_I2S_MspInit+0x190>)
 8001838:	639a      	str	r2, [r3, #56]	; 0x38
 800183a:	4a07      	ldr	r2, [pc, #28]	; (8001858 <HAL_I2S_MspInit+0x190>)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001840:	bf00      	nop
 8001842:	3738      	adds	r7, #56	; 0x38
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40003800 	.word	0x40003800
 800184c:	40023800 	.word	0x40023800
 8001850:	40020800 	.word	0x40020800
 8001854:	40020400 	.word	0x40020400
 8001858:	20000628 	.word	0x20000628
 800185c:	40026070 	.word	0x40026070

08001860 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08a      	sub	sp, #40	; 0x28
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	60da      	str	r2, [r3, #12]
 8001876:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a66      	ldr	r2, [pc, #408]	; (8001a18 <HAL_SD_MspInit+0x1b8>)
 800187e:	4293      	cmp	r3, r2
 8001880:	f040 80c5 	bne.w	8001a0e <HAL_SD_MspInit+0x1ae>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001884:	2300      	movs	r3, #0
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	4b64      	ldr	r3, [pc, #400]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 800188a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188c:	4a63      	ldr	r2, [pc, #396]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 800188e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001892:	6453      	str	r3, [r2, #68]	; 0x44
 8001894:	4b61      	ldr	r3, [pc, #388]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 8001896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001898:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a0:	2300      	movs	r3, #0
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	4b5d      	ldr	r3, [pc, #372]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a8:	4a5c      	ldr	r2, [pc, #368]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 80018aa:	f043 0304 	orr.w	r3, r3, #4
 80018ae:	6313      	str	r3, [r2, #48]	; 0x30
 80018b0:	4b5a      	ldr	r3, [pc, #360]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 80018b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	4b56      	ldr	r3, [pc, #344]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 80018c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c4:	4a55      	ldr	r2, [pc, #340]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 80018c6:	f043 0308 	orr.w	r3, r3, #8
 80018ca:	6313      	str	r3, [r2, #48]	; 0x30
 80018cc:	4b53      	ldr	r3, [pc, #332]	; (8001a1c <HAL_SD_MspInit+0x1bc>)
 80018ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d0:	f003 0308 	and.w	r3, r3, #8
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80018d8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80018dc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018de:	2302      	movs	r3, #2
 80018e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e6:	2303      	movs	r3, #3
 80018e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80018ea:	230c      	movs	r3, #12
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	4619      	mov	r1, r3
 80018f4:	484a      	ldr	r0, [pc, #296]	; (8001a20 <HAL_SD_MspInit+0x1c0>)
 80018f6:	f002 fd33 	bl	8004360 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018fa:	2304      	movs	r3, #4
 80018fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001906:	2303      	movs	r3, #3
 8001908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800190a:	230c      	movs	r3, #12
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	4619      	mov	r1, r3
 8001914:	4843      	ldr	r0, [pc, #268]	; (8001a24 <HAL_SD_MspInit+0x1c4>)
 8001916:	f002 fd23 	bl	8004360 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800191a:	4b43      	ldr	r3, [pc, #268]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 800191c:	4a43      	ldr	r2, [pc, #268]	; (8001a2c <HAL_SD_MspInit+0x1cc>)
 800191e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001920:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001922:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001926:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001928:	4b3f      	ldr	r3, [pc, #252]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192e:	4b3e      	ldr	r3, [pc, #248]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001930:	2200      	movs	r2, #0
 8001932:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001934:	4b3c      	ldr	r3, [pc, #240]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001936:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800193a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800193c:	4b3a      	ldr	r3, [pc, #232]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 800193e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001942:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001944:	4b38      	ldr	r3, [pc, #224]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001946:	2200      	movs	r2, #0
 8001948:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800194a:	4b37      	ldr	r3, [pc, #220]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 800194c:	2220      	movs	r2, #32
 800194e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001950:	4b35      	ldr	r3, [pc, #212]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001952:	2200      	movs	r2, #0
 8001954:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001956:	4b34      	ldr	r3, [pc, #208]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001958:	2204      	movs	r2, #4
 800195a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800195c:	4b32      	ldr	r3, [pc, #200]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 800195e:	2203      	movs	r2, #3
 8001960:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001962:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001964:	2200      	movs	r2, #0
 8001966:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001968:	4b2f      	ldr	r3, [pc, #188]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 800196a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800196e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001970:	482d      	ldr	r0, [pc, #180]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001972:	f000 fedb 	bl	800272c <HAL_DMA_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <HAL_SD_MspInit+0x120>
    {
      Error_Handler();
 800197c:	f7ff fe2e 	bl	80015dc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a29      	ldr	r2, [pc, #164]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001984:	641a      	str	r2, [r3, #64]	; 0x40
 8001986:	4a28      	ldr	r2, [pc, #160]	; (8001a28 <HAL_SD_MspInit+0x1c8>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800198c:	4b28      	ldr	r3, [pc, #160]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 800198e:	4a29      	ldr	r2, [pc, #164]	; (8001a34 <HAL_SD_MspInit+0x1d4>)
 8001990:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001992:	4b27      	ldr	r3, [pc, #156]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 8001994:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001998:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800199a:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 800199c:	2240      	movs	r2, #64	; 0x40
 800199e:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a0:	4b23      	ldr	r3, [pc, #140]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019a6:	4b22      	ldr	r3, [pc, #136]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019ac:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019ae:	4b20      	ldr	r3, [pc, #128]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019b4:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019b6:	4b1e      	ldr	r3, [pc, #120]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80019bc:	4b1c      	ldr	r3, [pc, #112]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019be:	2220      	movs	r2, #32
 80019c0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019c2:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80019c8:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019ca:	2204      	movs	r2, #4
 80019cc:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80019ce:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019d0:	2203      	movs	r2, #3
 80019d2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80019d4:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80019da:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80019e0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80019e2:	4813      	ldr	r0, [pc, #76]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019e4:	f000 fea2 	bl	800272c <HAL_DMA_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <HAL_SD_MspInit+0x192>
    {
      Error_Handler();
 80019ee:	f7ff fdf5 	bl	80015dc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a0e      	ldr	r2, [pc, #56]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80019f8:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <HAL_SD_MspInit+0x1d0>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2100      	movs	r1, #0
 8001a02:	2031      	movs	r0, #49	; 0x31
 8001a04:	f000 fe5b 	bl	80026be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001a08:	2031      	movs	r0, #49	; 0x31
 8001a0a:	f000 fe74 	bl	80026f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001a0e:	bf00      	nop
 8001a10:	3728      	adds	r7, #40	; 0x28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40012c00 	.word	0x40012c00
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	40020800 	.word	0x40020800
 8001a24:	40020c00 	.word	0x40020c00
 8001a28:	200003fc 	.word	0x200003fc
 8001a2c:	40026458 	.word	0x40026458
 8001a30:	20000544 	.word	0x20000544
 8001a34:	400264a0 	.word	0x400264a0

08001a38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08a      	sub	sp, #40	; 0x28
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a40:	f107 0314 	add.w	r3, r7, #20
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
 8001a4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a19      	ldr	r2, [pc, #100]	; (8001abc <HAL_UART_MspInit+0x84>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d12c      	bne.n	8001ab4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
 8001a5e:	4b18      	ldr	r3, [pc, #96]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a62:	4a17      	ldr	r2, [pc, #92]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a64:	f043 0310 	orr.w	r3, r3, #16
 8001a68:	6453      	str	r3, [r2, #68]	; 0x44
 8001a6a:	4b15      	ldr	r3, [pc, #84]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6e:	f003 0310 	and.w	r3, r3, #16
 8001a72:	613b      	str	r3, [r7, #16]
 8001a74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a10      	ldr	r2, [pc, #64]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a92:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001aa4:	2307      	movs	r3, #7
 8001aa6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	f107 0314 	add.w	r3, r7, #20
 8001aac:	4619      	mov	r1, r3
 8001aae:	4805      	ldr	r0, [pc, #20]	; (8001ac4 <HAL_UART_MspInit+0x8c>)
 8001ab0:	f002 fc56 	bl	8004360 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ab4:	bf00      	nop
 8001ab6:	3728      	adds	r7, #40	; 0x28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40011000 	.word	0x40011000
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40020000 	.word	0x40020000

08001ac8 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001adc:	4b2c      	ldr	r3, [pc, #176]	; (8001b90 <HAL_FSMC_MspInit+0xc8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d151      	bne.n	8001b88 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001ae4:	4b2a      	ldr	r3, [pc, #168]	; (8001b90 <HAL_FSMC_MspInit+0xc8>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	603b      	str	r3, [r7, #0]
 8001aee:	4b29      	ldr	r3, [pc, #164]	; (8001b94 <HAL_FSMC_MspInit+0xcc>)
 8001af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af2:	4a28      	ldr	r2, [pc, #160]	; (8001b94 <HAL_FSMC_MspInit+0xcc>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	6393      	str	r3, [r2, #56]	; 0x38
 8001afa:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <HAL_FSMC_MspInit+0xcc>)
 8001afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001b06:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001b0a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b14:	2303      	movs	r3, #3
 8001b16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b18:	230c      	movs	r3, #12
 8001b1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	4619      	mov	r1, r3
 8001b20:	481d      	ldr	r0, [pc, #116]	; (8001b98 <HAL_FSMC_MspInit+0xd0>)
 8001b22:	f002 fc1d 	bl	8004360 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001b26:	f240 433f 	movw	r3, #1087	; 0x43f
 8001b2a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b34:	2303      	movs	r3, #3
 8001b36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b38:	230c      	movs	r3, #12
 8001b3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4816      	ldr	r0, [pc, #88]	; (8001b9c <HAL_FSMC_MspInit+0xd4>)
 8001b42:	f002 fc0d 	bl	8004360 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001b46:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001b4a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b54:	2303      	movs	r3, #3
 8001b56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b58:	230c      	movs	r3, #12
 8001b5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b5c:	1d3b      	adds	r3, r7, #4
 8001b5e:	4619      	mov	r1, r3
 8001b60:	480f      	ldr	r0, [pc, #60]	; (8001ba0 <HAL_FSMC_MspInit+0xd8>)
 8001b62:	f002 fbfd 	bl	8004360 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001b66:	f64f 7333 	movw	r3, #65331	; 0xff33
 8001b6a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b74:	2303      	movs	r3, #3
 8001b76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b78:	230c      	movs	r3, #12
 8001b7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4808      	ldr	r0, [pc, #32]	; (8001ba4 <HAL_FSMC_MspInit+0xdc>)
 8001b82:	f002 fbed 	bl	8004360 <HAL_GPIO_Init>
 8001b86:	e000      	b.n	8001b8a <HAL_FSMC_MspInit+0xc2>
    return;
 8001b88:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001b8a:	3718      	adds	r7, #24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000114 	.word	0x20000114
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40021400 	.word	0x40021400
 8001b9c:	40021800 	.word	0x40021800
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	40020c00 	.word	0x40020c00

08001ba8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001bb0:	f7ff ff8a 	bl	8001ac8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bc0:	e7fe      	b.n	8001bc0 <NMI_Handler+0x4>

08001bc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc6:	e7fe      	b.n	8001bc6 <HardFault_Handler+0x4>

08001bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bcc:	e7fe      	b.n	8001bcc <MemManage_Handler+0x4>

08001bce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd2:	e7fe      	b.n	8001bd2 <BusFault_Handler+0x4>

08001bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd8:	e7fe      	b.n	8001bd8 <UsageFault_Handler+0x4>

08001bda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c08:	f000 fc3a 	bl	8002480 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001c14:	4802      	ldr	r0, [pc, #8]	; (8001c20 <SDIO_IRQHandler+0x10>)
 8001c16:	f004 fe55 	bl	80068c4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200005a4 	.word	0x200005a4

08001c24 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <DMA2_Stream3_IRQHandler+0x10>)
 8001c2a:	f000 ff05 	bl	8002a38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	200003fc 	.word	0x200003fc

08001c38 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001c3c:	4802      	ldr	r0, [pc, #8]	; (8001c48 <ETH_IRQHandler+0x10>)
 8001c3e:	f001 fdc3 	bl	80037c8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	2000bcd8 	.word	0x2000bcd8

08001c4c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001c50:	4802      	ldr	r0, [pc, #8]	; (8001c5c <DMA2_Stream6_IRQHandler+0x10>)
 8001c52:	f000 fef1 	bl	8002a38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000544 	.word	0x20000544

08001c60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
	return 1;
 8001c64:	2301      	movs	r3, #1
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <_kill>:

int _kill(int pid, int sig)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c7a:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <_kill+0x20>)
 8001c7c:	2216      	movs	r2, #22
 8001c7e:	601a      	str	r2, [r3, #0]
	return -1;
 8001c80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	20019c90 	.word	0x20019c90

08001c94 <_exit>:

void _exit (int status)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff ffe5 	bl	8001c70 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ca6:	e7fe      	b.n	8001ca6 <_exit+0x12>

08001ca8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	617b      	str	r3, [r7, #20]
 8001cb8:	e00a      	b.n	8001cd0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cba:	f3af 8000 	nop.w
 8001cbe:	4601      	mov	r1, r0
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	1c5a      	adds	r2, r3, #1
 8001cc4:	60ba      	str	r2, [r7, #8]
 8001cc6:	b2ca      	uxtb	r2, r1
 8001cc8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	dbf0      	blt.n	8001cba <_read+0x12>
	}

return len;
 8001cd8:	687b      	ldr	r3, [r7, #4]
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b086      	sub	sp, #24
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	60f8      	str	r0, [r7, #12]
 8001cea:	60b9      	str	r1, [r7, #8]
 8001cec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	e009      	b.n	8001d08 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	1c5a      	adds	r2, r3, #1
 8001cf8:	60ba      	str	r2, [r7, #8]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff f9dd 	bl	80010bc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	3301      	adds	r3, #1
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	dbf1      	blt.n	8001cf4 <_write+0x12>
	}
	return len;
 8001d10:	687b      	ldr	r3, [r7, #4]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3718      	adds	r7, #24
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <_close>:

int _close(int file)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b083      	sub	sp, #12
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
	return -1;
 8001d22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b083      	sub	sp, #12
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
 8001d3a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d42:	605a      	str	r2, [r3, #4]
	return 0;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <_isatty>:

int _isatty(int file)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
	return 1;
 8001d5a:	2301      	movs	r3, #1
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
	return 0;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d8c:	4a14      	ldr	r2, [pc, #80]	; (8001de0 <_sbrk+0x5c>)
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <_sbrk+0x60>)
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d98:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <_sbrk+0x64>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <_sbrk+0x64>)
 8001da2:	4a12      	ldr	r2, [pc, #72]	; (8001dec <_sbrk+0x68>)
 8001da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001da6:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d205      	bcs.n	8001dc0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001db4:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <_sbrk+0x6c>)
 8001db6:	220c      	movs	r2, #12
 8001db8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dba:	f04f 33ff 	mov.w	r3, #4294967295
 8001dbe:	e009      	b.n	8001dd4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc0:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <_sbrk+0x64>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dc6:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <_sbrk+0x64>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4413      	add	r3, r2
 8001dce:	4a06      	ldr	r2, [pc, #24]	; (8001de8 <_sbrk+0x64>)
 8001dd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	20020000 	.word	0x20020000
 8001de4:	00001100 	.word	0x00001100
 8001de8:	20000118 	.word	0x20000118
 8001dec:	20019ca0 	.word	0x20019ca0
 8001df0:	20019c90 	.word	0x20019c90

08001df4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <SystemInit+0x20>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfe:	4a05      	ldr	r2, [pc, #20]	; (8001e14 <SystemInit+0x20>)
 8001e00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <rec_i2s_dma_rx_callback>:

int all_index = 0;
FIL file;
FIL wavfile;
char UsbDiskPath2[4] = { 0 };
void rec_i2s_dma_rx_callback(void) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0


	b1+=10;
 8001e1c:	4b1d      	ldr	r3, [pc, #116]	; (8001e94 <rec_i2s_dma_rx_callback+0x7c>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	330a      	adds	r3, #10
 8001e22:	4a1c      	ldr	r2, [pc, #112]	; (8001e94 <rec_i2s_dma_rx_callback+0x7c>)
 8001e24:	6013      	str	r3, [r2, #0]
	if (DMA1_Stream3->CR & (1 << 19)) {
 8001e26:	4b1c      	ldr	r3, [pc, #112]	; (8001e98 <rec_i2s_dma_rx_callback+0x80>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d011      	beq.n	8001e56 <rec_i2s_dma_rx_callback+0x3e>
		memcpy(wavsram + BUFFSIZE * record_index*10, i2srecbuf1,
 8001e32:	4b1a      	ldr	r3, [pc, #104]	; (8001e9c <rec_i2s_dma_rx_callback+0x84>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f242 52e4 	movw	r2, #9700	; 0x25e4
 8001e3a:	fb02 f303 	mul.w	r3, r2, r3
 8001e3e:	461a      	mov	r2, r3
 8001e40:	4b17      	ldr	r3, [pc, #92]	; (8001ea0 <rec_i2s_dma_rx_callback+0x88>)
 8001e42:	4413      	add	r3, r2
 8001e44:	4a17      	ldr	r2, [pc, #92]	; (8001ea4 <rec_i2s_dma_rx_callback+0x8c>)
 8001e46:	4618      	mov	r0, r3
 8001e48:	4611      	mov	r1, r2
 8001e4a:	f242 53e4 	movw	r3, #9700	; 0x25e4
 8001e4e:	461a      	mov	r2, r3
 8001e50:	f012 ff56 	bl	8014d00 <memcpy>
 8001e54:	e010      	b.n	8001e78 <rec_i2s_dma_rx_callback+0x60>
				sizeof(i2srecbuf1));
	} else {
		memcpy(wavsram + BUFFSIZE* record_index*10, i2srecbuf2,
 8001e56:	4b11      	ldr	r3, [pc, #68]	; (8001e9c <rec_i2s_dma_rx_callback+0x84>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f242 52e4 	movw	r2, #9700	; 0x25e4
 8001e5e:	fb02 f303 	mul.w	r3, r2, r3
 8001e62:	461a      	mov	r2, r3
 8001e64:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <rec_i2s_dma_rx_callback+0x88>)
 8001e66:	4413      	add	r3, r2
 8001e68:	4a0f      	ldr	r2, [pc, #60]	; (8001ea8 <rec_i2s_dma_rx_callback+0x90>)
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	4611      	mov	r1, r2
 8001e6e:	f242 53e4 	movw	r3, #9700	; 0x25e4
 8001e72:	461a      	mov	r2, r3
 8001e74:	f012 ff44 	bl	8014d00 <memcpy>
				sizeof(i2srecbuf2));
	}
	record_index += 1;
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <rec_i2s_dma_rx_callback+0x84>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <rec_i2s_dma_rx_callback+0x84>)
 8001e80:	6013      	str	r3, [r2, #0]

	if (record_index >= 100)
 8001e82:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <rec_i2s_dma_rx_callback+0x84>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2b63      	cmp	r3, #99	; 0x63
 8001e88:	dd02      	ble.n	8001e90 <rec_i2s_dma_rx_callback+0x78>
		record_index=0;
 8001e8a:	4b04      	ldr	r3, [pc, #16]	; (8001e9c <rec_i2s_dma_rx_callback+0x84>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]





}
 8001e90:	bf00      	nop
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000120 	.word	0x20000120
 8001e98:	40026058 	.word	0x40026058
 8001e9c:	20000134 	.word	0x20000134
 8001ea0:	68000000 	.word	0x68000000
 8001ea4:	20004d24 	.word	0x20004d24
 8001ea8:	2000273c 	.word	0x2000273c

08001eac <tcp_err2>:

static void tcp_err2(void *arg, err_t err) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	70fb      	strb	r3, [r7, #3]

	printf("connect error,!closed by core ");
 8001eb8:	4803      	ldr	r0, [pc, #12]	; (8001ec8 <tcp_err2+0x1c>)
 8001eba:	f012 ff37 	bl	8014d2c <iprintf>

}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	08015e6c 	.word	0x08015e6c

08001ecc <send_poolsize>:
//		}
//	}
//
//}

void send_poolsize(int index) {
 8001ecc:	b590      	push	{r4, r7, lr}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	esTx->p = pbuf_alloc(PBUF_RAW, BUFFSIZE, PBUF_POOL);
 8001ed4:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <send_poolsize+0x6c>)
 8001ed6:	681c      	ldr	r4, [r3, #0]
 8001ed8:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8001edc:	f240 31ca 	movw	r1, #970	; 0x3ca
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f009 fb53 	bl	800b58c <pbuf_alloc>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	60a3      	str	r3, [r4, #8]
	if (esTx->p != NULL) {
 8001eea:	4b13      	ldr	r3, [pc, #76]	; (8001f38 <send_poolsize+0x6c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d01d      	beq.n	8001f30 <send_poolsize+0x64>
	//	pbuf_take(esTx->p, wavsram, BUFFSIZE);
		pbuf_take(esTx->p, wavsram + BUFFSIZE * index, BUFFSIZE);
 8001ef4:	4b10      	ldr	r3, [pc, #64]	; (8001f38 <send_poolsize+0x6c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6898      	ldr	r0, [r3, #8]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f240 32ca 	movw	r2, #970	; 0x3ca
 8001f00:	fb02 f303 	mul.w	r3, r2, r3
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b0d      	ldr	r3, [pc, #52]	; (8001f3c <send_poolsize+0x70>)
 8001f08:	4413      	add	r3, r2
 8001f0a:	f240 32ca 	movw	r2, #970	; 0x3ca
 8001f0e:	4619      	mov	r1, r3
 8001f10:	f00a f87c 	bl	800c00c <pbuf_take>
		tcp_client_send(pcbTx, esTx);
 8001f14:	4b0a      	ldr	r3, [pc, #40]	; (8001f40 <send_poolsize+0x74>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a07      	ldr	r2, [pc, #28]	; (8001f38 <send_poolsize+0x6c>)
 8001f1a:	6812      	ldr	r2, [r2, #0]
 8001f1c:	4611      	mov	r1, r2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f000 f9dd 	bl	80022de <tcp_client_send>
		pbuf_free(esTx->p);
 8001f24:	4b04      	ldr	r3, [pc, #16]	; (8001f38 <send_poolsize+0x6c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f009 fe12 	bl	800bb54 <pbuf_free>
//	} else {
//		tcp_client_send2(pcbTx, i2srecbuf2);
//
//	}

}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd90      	pop	{r4, r7, pc}
 8001f38:	20000124 	.word	0x20000124
 8001f3c:	68000000 	.word	0x68000000
 8001f40:	20000128 	.word	0x20000128

08001f44 <tcp_client_init>:
 2. connect to the server
 3. start communicating
 */


void tcp_client_init(void) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 8001f4a:	f00b fc53 	bl	800d7f4 <tcp_new>
 8001f4e:	6078      	str	r0, [r7, #4]

	/* 2. Connect to the server */
	ip_addr_t destIPADDR;
	IP_ADDR4(&destIPADDR, 192, 168, 1, 200);
 8001f50:	4b1d      	ldr	r3, [pc, #116]	; (8001fc8 <tcp_client_init+0x84>)
 8001f52:	603b      	str	r3, [r7, #0]
	//while(ok!= ERR_OK)

	tcp_connect(tpcb, &destIPADDR, 12345, tcp_client_connected);
 8001f54:	4639      	mov	r1, r7
 8001f56:	4b1d      	ldr	r3, [pc, #116]	; (8001fcc <tcp_client_init+0x88>)
 8001f58:	f243 0239 	movw	r2, #12345	; 0x3039
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f00a fd0f 	bl	800c980 <tcp_connect>
	HAL_Delay(5000);
 8001f62:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f66:	f000 faab 	bl	80024c0 <HAL_Delay>
	printf("tpc address = %p\r\n,", tpcb);
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4818      	ldr	r0, [pc, #96]	; (8001fd0 <tcp_client_init+0x8c>)
 8001f6e:	f012 fedd 	bl	8014d2c <iprintf>
	I2S2_Init(I2S_STANDARD_PHILIPS, I2S_MODE_MASTER_TX, I2S_CPOL_LOW,
 8001f72:	2300      	movs	r3, #0
 8001f74:	2200      	movs	r2, #0
 8001f76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	f7fe fd62 	bl	8000a44 <I2S2_Init>
	I2S_DATAFORMAT_16B);	//È£ûÂà©Êµ¶Ê†áÔøΩ??????,‰∏ªÊú∫ÂèëÔøΩ??,Êó∂Èíü‰ΩéÁîµÂπ≥ÊúâÔøΩ??????,16‰ΩçÂ∏ßÈïøÂ∫¶
	I2S2_SampleRate_Set(16000);	//ËÆæÁΩÆÈááÊ†∑ÔøΩ??????
 8001f80:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8001f84:	f7fe fdb8 	bl	8000af8 <I2S2_SampleRate_Set>
	I2S2_TX_DMA_Init((uint8_t*) &i2splaybuf[0], (uint8_t*) &i2splaybuf[1], 1); //ÈÖçÁΩÆTX DMA
 8001f88:	2201      	movs	r2, #1
 8001f8a:	4912      	ldr	r1, [pc, #72]	; (8001fd4 <tcp_client_init+0x90>)
 8001f8c:	4812      	ldr	r0, [pc, #72]	; (8001fd8 <tcp_client_init+0x94>)
 8001f8e:	f7fe fe2f 	bl	8000bf0 <I2S2_TX_DMA_Init>
	DMA1_Stream4->CR &= ~(1 << 4);	//ÂÖ≥Èó≠‰º†ËæìÂÆåÊàê‰∏≠Êñ≠(ËøôÈáå‰∏çÁî®‰∏≠Êñ≠ÈÄÅÊï∞ÔøΩ??????)
 8001f92:	4b12      	ldr	r3, [pc, #72]	; (8001fdc <tcp_client_init+0x98>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a11      	ldr	r2, [pc, #68]	; (8001fdc <tcp_client_init+0x98>)
 8001f98:	f023 0310 	bic.w	r3, r3, #16
 8001f9c:	6013      	str	r3, [r2, #0]
	I2S2ext_RX_DMA_Init(i2srecbuf1, i2srecbuf2, BUFFSIZE*5); 		//ÈÖçÁΩÆRX DMA
 8001f9e:	f241 22f2 	movw	r2, #4850	; 0x12f2
 8001fa2:	490f      	ldr	r1, [pc, #60]	; (8001fe0 <tcp_client_init+0x9c>)
 8001fa4:	480f      	ldr	r0, [pc, #60]	; (8001fe4 <tcp_client_init+0xa0>)
 8001fa6:	f7fe fecb 	bl	8000d40 <I2S2ext_RX_DMA_Init>
	i2s_rx_callback = rec_i2s_dma_rx_callback;
 8001faa:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <tcp_client_init+0xa4>)
 8001fac:	4a0f      	ldr	r2, [pc, #60]	; (8001fec <tcp_client_init+0xa8>)
 8001fae:	601a      	str	r2, [r3, #0]
	I2S_Play_Start();
 8001fb0:	f7ff f860 	bl	8001074 <I2S_Play_Start>
	I2S_Rec_Start();
 8001fb4:	f7ff f870 	bl	8001098 <I2S_Rec_Start>
//	res2 = f_write(&file, wavhead, sizeof(__WaveHeader ), (void*) &write);
//	printf("write wav %d\n", res2);
//	res2=f_open(&wavfile, wavname, FA_READ);
//	printf("open %d\n",res2);

	tcp_err(tpcb, tcp_err2);
 8001fb8:	490d      	ldr	r1, [pc, #52]	; (8001ff0 <tcp_client_init+0xac>)
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f00b fc78 	bl	800d8b0 <tcp_err>

}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	c801a8c0 	.word	0xc801a8c0
 8001fcc:	08001ff5 	.word	0x08001ff5
 8001fd0:	08015e8c 	.word	0x08015e8c
 8001fd4:	080189ca 	.word	0x080189ca
 8001fd8:	080189c8 	.word	0x080189c8
 8001fdc:	40026070 	.word	0x40026070
 8001fe0:	2000273c 	.word	0x2000273c
 8001fe4:	20004d24 	.word	0x20004d24
 8001fe8:	20000394 	.word	0x20000394
 8001fec:	08001e19 	.word	0x08001e19
 8001ff0:	08001ead 	.word	0x08001ead

08001ff4 <tcp_client_connected>:

/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
 */
static err_t tcp_client_connected(void *arg, struct tcp_pcb *newpcb, err_t err) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	4613      	mov	r3, r2
 8002000:	71fb      	strb	r3, [r7, #7]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(err);

	if (err == ERR_OK) {
 8002002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d103      	bne.n	8002012 <tcp_client_connected+0x1e>
		printf("TCP connection established successfully!\n");
 800200a:	4820      	ldr	r0, [pc, #128]	; (800208c <tcp_client_connected+0x98>)
 800200c:	f012 ff14 	bl	8014e38 <puts>
 8002010:	e005      	b.n	800201e <tcp_client_connected+0x2a>
	} else {
		printf("TCP connection failed with error code: %d\n", err);
 8002012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002016:	4619      	mov	r1, r3
 8002018:	481d      	ldr	r0, [pc, #116]	; (8002090 <tcp_client_connected+0x9c>)
 800201a:	f012 fe87 	bl	8014d2c <iprintf>
	}

	/* allocate structure es to maintain tcp connection information */
	es = (struct tcp_client_struct*) mem_malloc(
 800201e:	200c      	movs	r0, #12
 8002020:	f008 fdcc 	bl	800abbc <mem_malloc>
 8002024:	6138      	str	r0, [r7, #16]
			sizeof(struct tcp_client_struct));
	if (es != NULL) {
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d023      	beq.n	8002074 <tcp_client_connected+0x80>
		es->state = ES_CONNECTED;
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	2201      	movs	r2, #1
 8002030:	701a      	strb	r2, [r3, #0]
		es->pcb = newpcb;
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	68ba      	ldr	r2, [r7, #8]
 8002036:	605a      	str	r2, [r3, #4]
		es->retries = 0;
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	2200      	movs	r2, #0
 800203c:	705a      	strb	r2, [r3, #1]
		es->p = NULL;
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]

		/* pass newly allocated es structure as argument to newpcb */
		tcp_arg(newpcb, es);
 8002044:	6939      	ldr	r1, [r7, #16]
 8002046:	68b8      	ldr	r0, [r7, #8]
 8002048:	f00b fbdc 	bl	800d804 <tcp_arg>

		/* initialize lwip tcp_recv callback function for newpcb  */
		tcp_recv(newpcb, tcp_client_recv);
 800204c:	4911      	ldr	r1, [pc, #68]	; (8002094 <tcp_client_connected+0xa0>)
 800204e:	68b8      	ldr	r0, [r7, #8]
 8002050:	f00b fbea 	bl	800d828 <tcp_recv>

		/* initialize lwip tcp_poll callback function for newpcb */
		tcp_poll(newpcb, tcp_client_poll, 0);
 8002054:	2200      	movs	r2, #0
 8002056:	4910      	ldr	r1, [pc, #64]	; (8002098 <tcp_client_connected+0xa4>)
 8002058:	68b8      	ldr	r0, [r7, #8]
 800205a:	f00b fc4b 	bl	800d8f4 <tcp_poll>

		/* initialize LwIP tcp_sent callback function */
		tcp_sent(newpcb, tcp_client_sent);
 800205e:	490f      	ldr	r1, [pc, #60]	; (800209c <tcp_client_connected+0xa8>)
 8002060:	68b8      	ldr	r0, [r7, #8]
 8002062:	f00b fc03 	bl	800d86c <tcp_sent>
		/* handle the TCP data */
		tcp_client_handle(newpcb, es);
 8002066:	6939      	ldr	r1, [r7, #16]
 8002068:	68b8      	ldr	r0, [r7, #8]
 800206a:	f000 f977 	bl	800235c <tcp_client_handle>

		ret_err = ERR_OK;
 800206e:	2300      	movs	r3, #0
 8002070:	75fb      	strb	r3, [r7, #23]
 8002072:	e005      	b.n	8002080 <tcp_client_connected+0x8c>
	} else {
		/*  close tcp connection */
		tcp_client_connection_close(newpcb, es);
 8002074:	6939      	ldr	r1, [r7, #16]
 8002076:	68b8      	ldr	r0, [r7, #8]
 8002078:	f000 f948 	bl	800230c <tcp_client_connection_close>
		/* return memory error */
		ret_err = ERR_MEM;
 800207c:	23ff      	movs	r3, #255	; 0xff
 800207e:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 8002080:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3718      	adds	r7, #24
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	08015ea0 	.word	0x08015ea0
 8002090:	08015ecc 	.word	0x08015ecc
 8002094:	080020a1 	.word	0x080020a1
 8002098:	0800224d 	.word	0x0800224d
 800209c:	080022a5 	.word	0x080022a5

080020a0 <tcp_client_recv>:

/** This callback is called, when the client receives some data from the server
 * if the data received is valid, we will handle the data in the client handle function
 */
static err_t tcp_client_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p,
		err_t err) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b086      	sub	sp, #24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
 80020ac:	70fb      	strb	r3, [r7, #3]
	struct tcp_client_struct *es;
	err_t ret_err;

	LWIP_ASSERT("arg != NULL", arg != NULL);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d106      	bne.n	80020c2 <tcp_client_recv+0x22>
 80020b4:	4b5a      	ldr	r3, [pc, #360]	; (8002220 <tcp_client_recv+0x180>)
 80020b6:	f240 12ed 	movw	r2, #493	; 0x1ed
 80020ba:	495a      	ldr	r1, [pc, #360]	; (8002224 <tcp_client_recv+0x184>)
 80020bc:	485a      	ldr	r0, [pc, #360]	; (8002228 <tcp_client_recv+0x188>)
 80020be:	f012 fe35 	bl	8014d2c <iprintf>

	es = (struct tcp_client_struct*) arg;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	613b      	str	r3, [r7, #16]

	/* if we receive an empty tcp frame from server => close connection */
	if (p == NULL) {
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d10d      	bne.n	80020e8 <tcp_client_recv+0x48>
		/* remote host closed connection */
		es->state = ES_CLOSING;
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	2203      	movs	r2, #3
 80020d0:	701a      	strb	r2, [r3, #0]
		if (es->p == NULL) {
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d103      	bne.n	80020e2 <tcp_client_recv+0x42>
			/* we're done sending, close connection */
			tcp_client_connection_close(tpcb, es);
 80020da:	6939      	ldr	r1, [r7, #16]
 80020dc:	68b8      	ldr	r0, [r7, #8]
 80020de:	f000 f915 	bl	800230c <tcp_client_connection_close>
//      /* acknowledge received packet */
//      tcp_sent(tpcb, tcp_client_sent);
			/* send remaining data*/
//      tcp_client_send(tpcb, es);
		}
		ret_err = ERR_OK;
 80020e2:	2300      	movs	r3, #0
 80020e4:	75fb      	strb	r3, [r7, #23]
 80020e6:	e095      	b.n	8002214 <tcp_client_recv+0x174>
	}
	/* else : a non empty frame was received from server but for some reason err != ERR_OK */
	else if (err != ERR_OK) {
 80020e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d00b      	beq.n	8002108 <tcp_client_recv+0x68>
		/* free received pbuf*/
		if (p != NULL) {
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d005      	beq.n	8002102 <tcp_client_recv+0x62>
			es->p = NULL;
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	2200      	movs	r2, #0
 80020fa:	609a      	str	r2, [r3, #8]
			pbuf_free(p);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f009 fd29 	bl	800bb54 <pbuf_free>
		}
		ret_err = err;
 8002102:	78fb      	ldrb	r3, [r7, #3]
 8002104:	75fb      	strb	r3, [r7, #23]
 8002106:	e085      	b.n	8002214 <tcp_client_recv+0x174>
	} else if (es->state == ES_CONNECTED) {
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d160      	bne.n	80021d2 <tcp_client_recv+0x132>
		//printf("1111------->\n");

    	//f_read(&wavfile, wavsram,BUFFSIZE,(void *)&write);


			while(a1>b1){
 8002110:	e002      	b.n	8002118 <tcp_client_recv+0x78>
				HAL_Delay(10);
 8002112:	200a      	movs	r0, #10
 8002114:	f000 f9d4 	bl	80024c0 <HAL_Delay>
			while(a1>b1){
 8002118:	4b44      	ldr	r3, [pc, #272]	; (800222c <tcp_client_recv+0x18c>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4b44      	ldr	r3, [pc, #272]	; (8002230 <tcp_client_recv+0x190>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	429a      	cmp	r2, r3
 8002122:	dcf6      	bgt.n	8002112 <tcp_client_recv+0x72>
			}

	//	printf("server_index %d record%d\n",server_index, record_index);
		send_poolsize(current_index);
 8002124:	4b43      	ldr	r3, [pc, #268]	; (8002234 <tcp_client_recv+0x194>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff fecf 	bl	8001ecc <send_poolsize>
		server_index+=1;
 800212e:	4b42      	ldr	r3, [pc, #264]	; (8002238 <tcp_client_recv+0x198>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	3301      	adds	r3, #1
 8002134:	4a40      	ldr	r2, [pc, #256]	; (8002238 <tcp_client_recv+0x198>)
 8002136:	6013      	str	r3, [r2, #0]
		a1+=1;
 8002138:	4b3c      	ldr	r3, [pc, #240]	; (800222c <tcp_client_recv+0x18c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	3301      	adds	r3, #1
 800213e:	4a3b      	ldr	r2, [pc, #236]	; (800222c <tcp_client_recv+0x18c>)
 8002140:	6013      	str	r3, [r2, #0]
		if (server_index >= 1000)
 8002142:	4b3d      	ldr	r3, [pc, #244]	; (8002238 <tcp_client_recv+0x198>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800214a:	db02      	blt.n	8002152 <tcp_client_recv+0xb2>
			server_index = 0;
 800214c:	4b3a      	ldr	r3, [pc, #232]	; (8002238 <tcp_client_recv+0x198>)
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
		current_index+=1;
 8002152:	4b38      	ldr	r3, [pc, #224]	; (8002234 <tcp_client_recv+0x194>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	3301      	adds	r3, #1
 8002158:	4a36      	ldr	r2, [pc, #216]	; (8002234 <tcp_client_recv+0x194>)
 800215a:	6013      	str	r3, [r2, #0]
		if(current_index==current_end){
 800215c:	4b35      	ldr	r3, [pc, #212]	; (8002234 <tcp_client_recv+0x194>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	4b36      	ldr	r3, [pc, #216]	; (800223c <tcp_client_recv+0x19c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	429a      	cmp	r2, r3
 8002166:	d128      	bne.n	80021ba <tcp_client_recv+0x11a>
			printf("====\n");
 8002168:	4835      	ldr	r0, [pc, #212]	; (8002240 <tcp_client_recv+0x1a0>)
 800216a:	f012 fe65 	bl	8014e38 <puts>

			if(record_index==0){
 800216e:	4b35      	ldr	r3, [pc, #212]	; (8002244 <tcp_client_recv+0x1a4>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d109      	bne.n	800218a <tcp_client_recv+0xea>
				current_index=99*10;
 8002176:	4b2f      	ldr	r3, [pc, #188]	; (8002234 <tcp_client_recv+0x194>)
 8002178:	f240 32de 	movw	r2, #990	; 0x3de
 800217c:	601a      	str	r2, [r3, #0]
								current_end=current_index+10;
 800217e:	4b2d      	ldr	r3, [pc, #180]	; (8002234 <tcp_client_recv+0x194>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	330a      	adds	r3, #10
 8002184:	4a2d      	ldr	r2, [pc, #180]	; (800223c <tcp_client_recv+0x19c>)
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	e017      	b.n	80021ba <tcp_client_recv+0x11a>
			}else{
				current_index=(record_index-1)*10;
 800218a:	4b2e      	ldr	r3, [pc, #184]	; (8002244 <tcp_client_recv+0x1a4>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	1e5a      	subs	r2, r3, #1
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	461a      	mov	r2, r3
 800219a:	4b26      	ldr	r3, [pc, #152]	; (8002234 <tcp_client_recv+0x194>)
 800219c:	601a      	str	r2, [r3, #0]
				current_end=current_index+10;
 800219e:	4b25      	ldr	r3, [pc, #148]	; (8002234 <tcp_client_recv+0x194>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	330a      	adds	r3, #10
 80021a4:	4a25      	ldr	r2, [pc, #148]	; (800223c <tcp_client_recv+0x19c>)
 80021a6:	6013      	str	r3, [r2, #0]
				printf("====%d,%d,%d\n",current_index,current_end,record_index);
 80021a8:	4b22      	ldr	r3, [pc, #136]	; (8002234 <tcp_client_recv+0x194>)
 80021aa:	6819      	ldr	r1, [r3, #0]
 80021ac:	4b23      	ldr	r3, [pc, #140]	; (800223c <tcp_client_recv+0x19c>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4b24      	ldr	r3, [pc, #144]	; (8002244 <tcp_client_recv+0x1a4>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4824      	ldr	r0, [pc, #144]	; (8002248 <tcp_client_recv+0x1a8>)
 80021b6:	f012 fdb9 	bl	8014d2c <iprintf>
//
//			server_direction=-server_direction;
//		}

		/* Acknowledge the received data */
		tcp_recved(tpcb, p->tot_len);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	891b      	ldrh	r3, [r3, #8]
 80021be:	4619      	mov	r1, r3
 80021c0:	68b8      	ldr	r0, [r7, #8]
 80021c2:	f00a fb47 	bl	800c854 <tcp_recved>

		/* handle the received data */
		pbuf_free(p);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f009 fcc4 	bl	800bb54 <pbuf_free>

		ret_err = ERR_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	75fb      	strb	r3, [r7, #23]
 80021d0:	e020      	b.n	8002214 <tcp_client_recv+0x174>
	} else if (es->state == ES_CLOSING) {
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b03      	cmp	r3, #3
 80021d8:	d10e      	bne.n	80021f8 <tcp_client_recv+0x158>
		/* odd case, remote side closing twice, trash data */
		tcp_recved(tpcb, p->tot_len);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	891b      	ldrh	r3, [r3, #8]
 80021de:	4619      	mov	r1, r3
 80021e0:	68b8      	ldr	r0, [r7, #8]
 80021e2:	f00a fb37 	bl	800c854 <tcp_recved>
		es->p = NULL;
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f009 fcb1 	bl	800bb54 <pbuf_free>
		ret_err = ERR_OK;
 80021f2:	2300      	movs	r3, #0
 80021f4:	75fb      	strb	r3, [r7, #23]
 80021f6:	e00d      	b.n	8002214 <tcp_client_recv+0x174>
	} else {
		/* unknown es->state, trash data  */
		tcp_recved(tpcb, p->tot_len);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	891b      	ldrh	r3, [r3, #8]
 80021fc:	4619      	mov	r1, r3
 80021fe:	68b8      	ldr	r0, [r7, #8]
 8002200:	f00a fb28 	bl	800c854 <tcp_recved>
		es->p = NULL;
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f009 fca2 	bl	800bb54 <pbuf_free>
		ret_err = ERR_OK;
 8002210:	2300      	movs	r3, #0
 8002212:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 8002214:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002218:	4618      	mov	r0, r3
 800221a:	3718      	adds	r7, #24
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	08015ef8 	.word	0x08015ef8
 8002224:	08015f14 	.word	0x08015f14
 8002228:	08015f20 	.word	0x08015f20
 800222c:	2000011c 	.word	0x2000011c
 8002230:	20000120 	.word	0x20000120
 8002234:	20000130 	.word	0x20000130
 8002238:	2000012c 	.word	0x2000012c
 800223c:	20000078 	.word	0x20000078
 8002240:	08015f48 	.word	0x08015f48
 8002244:	20000134 	.word	0x20000134
 8002248:	08015f50 	.word	0x08015f50

0800224c <tcp_client_poll>:

static err_t tcp_client_poll(void *arg, struct tcp_pcb *tpcb) {
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
	err_t ret_err;
	struct tcp_client_struct *es;

	es = (struct tcp_client_struct*) arg;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	60bb      	str	r3, [r7, #8]
	if (es != NULL) {
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d013      	beq.n	8002288 <tcp_client_poll+0x3c>
		if (es->p != NULL) {
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d004      	beq.n	8002272 <tcp_client_poll+0x26>
			// tcp_sent has already been initialized in the beginning.
			tcp_sent(tpcb, tcp_client_sent);
 8002268:	490d      	ldr	r1, [pc, #52]	; (80022a0 <tcp_client_poll+0x54>)
 800226a:	6838      	ldr	r0, [r7, #0]
 800226c:	f00b fafe 	bl	800d86c <tcp_sent>
 8002270:	e007      	b.n	8002282 <tcp_client_poll+0x36>
			/* there is a remaining pbuf (chain) , try to send data */
//      tcp_client_send(tpcb, es);
		} else {
			/* no remaining pbuf (chain)  */
			if (es->state == ES_CLOSING) {
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	2b03      	cmp	r3, #3
 8002278:	d103      	bne.n	8002282 <tcp_client_poll+0x36>
				/*  close tcp connection */
				tcp_client_connection_close(tpcb, es);
 800227a:	68b9      	ldr	r1, [r7, #8]
 800227c:	6838      	ldr	r0, [r7, #0]
 800227e:	f000 f845 	bl	800230c <tcp_client_connection_close>
			}
		}
		ret_err = ERR_OK;
 8002282:	2300      	movs	r3, #0
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	e004      	b.n	8002292 <tcp_client_poll+0x46>
	} else {
		/* nothing to be done */
		tcp_abort(tpcb);
 8002288:	6838      	ldr	r0, [r7, #0]
 800228a:	f00a fa7d 	bl	800c788 <tcp_abort>
		ret_err = ERR_ABRT;
 800228e:	23f3      	movs	r3, #243	; 0xf3
 8002290:	73fb      	strb	r3, [r7, #15]
	}
	return ret_err;
 8002292:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002296:	4618      	mov	r0, r3
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	080022a5 	.word	0x080022a5

080022a4 <tcp_client_sent>:

/** This callback is called, when the server acknowledges the data sent by the client
 * If there is no more data left to sent, we will simply close the connection
 */
static err_t tcp_client_sent(void *arg, struct tcp_pcb *tpcb, u16_t len) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	4613      	mov	r3, r2
 80022b0:	80fb      	strh	r3, [r7, #6]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(len);
	//	HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_9);

	es = (struct tcp_client_struct*) arg;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	617b      	str	r3, [r7, #20]
	es->retries = 0;
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2200      	movs	r2, #0
 80022ba:	705a      	strb	r2, [r3, #1]

	if (es->p != NULL) {
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d107      	bne.n	80022d4 <tcp_client_sent+0x30>
		// tcp_sent has already been initialized in the beginning.
		/* still got pbufs to send */
//    tcp_client_send(tpcb, es);
	} else {
		/* if no more data to send and client closed connection*/
		if (es->state == ES_CLOSING)
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d103      	bne.n	80022d4 <tcp_client_sent+0x30>
			tcp_client_connection_close(tpcb, es);
 80022cc:	6979      	ldr	r1, [r7, #20]
 80022ce:	68b8      	ldr	r0, [r7, #8]
 80022d0:	f000 f81c 	bl	800230c <tcp_client_connection_close>
	}
	return ERR_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <tcp_client_send>:

/** A function to send the data to the server
 */
static void tcp_client_send(struct tcp_pcb *tpcb, struct tcp_client_struct *es) {
 80022de:	b580      	push	{r7, lr}
 80022e0:	b084      	sub	sp, #16
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
 80022e6:	6039      	str	r1, [r7, #0]
	struct pbuf *ptr;

	/* get pointer on pbuf from es structure */
	ptr = es->p;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	60fb      	str	r3, [r7, #12]

	tcp_write(tpcb, ptr->payload, ptr->len, 1);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6859      	ldr	r1, [r3, #4]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	895a      	ldrh	r2, [r3, #10]
 80022f6:	2301      	movs	r3, #1
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f00e f9ab 	bl	8010654 <tcp_write>

	tcp_output(tpcb);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f00e ff94 	bl	801122c <tcp_output>
	//tcp_recved(tpcb, ptr->tot_len);

}
 8002304:	bf00      	nop
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <tcp_client_connection_close>:
	//tcp_recved(tpcb, ptr->tot_len);

}

static void tcp_client_connection_close(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]

	/* remove all callbacks */
	tcp_arg(tpcb, NULL);
 8002316:	2100      	movs	r1, #0
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f00b fa73 	bl	800d804 <tcp_arg>
	tcp_sent(tpcb, NULL);
 800231e:	2100      	movs	r1, #0
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f00b faa3 	bl	800d86c <tcp_sent>
	tcp_recv(tpcb, NULL);
 8002326:	2100      	movs	r1, #0
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f00b fa7d 	bl	800d828 <tcp_recv>
	tcp_err(tpcb, NULL);
 800232e:	2100      	movs	r1, #0
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f00b fabd 	bl	800d8b0 <tcp_err>
	tcp_poll(tpcb, NULL, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2100      	movs	r1, #0
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f00b fada 	bl	800d8f4 <tcp_poll>

	/* delete es structure */
	if (es != NULL) {
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d002      	beq.n	800234c <tcp_client_connection_close+0x40>
		mem_free(es);
 8002346:	6838      	ldr	r0, [r7, #0]
 8002348:	f008 fad2 	bl	800a8f0 <mem_free>
	}

	/* close tcp connection */
	tcp_close(tpcb);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f00a f931 	bl	800c5b4 <tcp_close>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <tcp_client_handle>:

/* Handle the incoming TCP Data */

static void tcp_client_handle(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
	/* Extract the IP */

//	esTx->state = es->state;
//	esTx->pcb = es->pcb;
//	esTx->p = es->p;
	esTx = es;
 8002366:	4a06      	ldr	r2, [pc, #24]	; (8002380 <tcp_client_handle+0x24>)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	6013      	str	r3, [r2, #0]
	pcbTx = tpcb;
 800236c:	4a05      	ldr	r2, [pc, #20]	; (8002384 <tcp_client_handle+0x28>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6013      	str	r3, [r2, #0]

}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	20000124 	.word	0x20000124
 8002384:	20000128 	.word	0x20000128

08002388 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002388:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800238c:	480d      	ldr	r0, [pc, #52]	; (80023c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800238e:	490e      	ldr	r1, [pc, #56]	; (80023c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002390:	4a0e      	ldr	r2, [pc, #56]	; (80023cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002392:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002394:	e002      	b.n	800239c <LoopCopyDataInit>

08002396 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002396:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002398:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800239a:	3304      	adds	r3, #4

0800239c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800239c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800239e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a0:	d3f9      	bcc.n	8002396 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023a2:	4a0b      	ldr	r2, [pc, #44]	; (80023d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023a4:	4c0b      	ldr	r4, [pc, #44]	; (80023d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a8:	e001      	b.n	80023ae <LoopFillZerobss>

080023aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023ac:	3204      	adds	r2, #4

080023ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b0:	d3fb      	bcc.n	80023aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023b2:	f7ff fd1f 	bl	8001df4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023b6:	f012 fc71 	bl	8014c9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023ba:	f7fe fe91 	bl	80010e0 <main>
  bx  lr    
 80023be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80023c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c8:	200000f0 	.word	0x200000f0
  ldr r2, =_sidata
 80023cc:	08018c28 	.word	0x08018c28
  ldr r2, =_sbss
 80023d0:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 80023d4:	20019ca0 	.word	0x20019ca0

080023d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023d8:	e7fe      	b.n	80023d8 <ADC_IRQHandler>
	...

080023dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023e0:	4b0e      	ldr	r3, [pc, #56]	; (800241c <HAL_Init+0x40>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a0d      	ldr	r2, [pc, #52]	; (800241c <HAL_Init+0x40>)
 80023e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023ec:	4b0b      	ldr	r3, [pc, #44]	; (800241c <HAL_Init+0x40>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a0a      	ldr	r2, [pc, #40]	; (800241c <HAL_Init+0x40>)
 80023f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023f8:	4b08      	ldr	r3, [pc, #32]	; (800241c <HAL_Init+0x40>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a07      	ldr	r2, [pc, #28]	; (800241c <HAL_Init+0x40>)
 80023fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002402:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002404:	2003      	movs	r0, #3
 8002406:	f000 f94f 	bl	80026a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800240a:	200f      	movs	r0, #15
 800240c:	f000 f808 	bl	8002420 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002410:	f7ff f8ea 	bl	80015e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40023c00 	.word	0x40023c00

08002420 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002428:	4b12      	ldr	r3, [pc, #72]	; (8002474 <HAL_InitTick+0x54>)
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	4b12      	ldr	r3, [pc, #72]	; (8002478 <HAL_InitTick+0x58>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	4619      	mov	r1, r3
 8002432:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002436:	fbb3 f3f1 	udiv	r3, r3, r1
 800243a:	fbb2 f3f3 	udiv	r3, r2, r3
 800243e:	4618      	mov	r0, r3
 8002440:	f000 f967 	bl	8002712 <HAL_SYSTICK_Config>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e00e      	b.n	800246c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b0f      	cmp	r3, #15
 8002452:	d80a      	bhi.n	800246a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002454:	2200      	movs	r2, #0
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	f04f 30ff 	mov.w	r0, #4294967295
 800245c:	f000 f92f 	bl	80026be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002460:	4a06      	ldr	r2, [pc, #24]	; (800247c <HAL_InitTick+0x5c>)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	e000      	b.n	800246c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
}
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20000074 	.word	0x20000074
 8002478:	20000080 	.word	0x20000080
 800247c:	2000007c 	.word	0x2000007c

08002480 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002484:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <HAL_IncTick+0x20>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	461a      	mov	r2, r3
 800248a:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <HAL_IncTick+0x24>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4413      	add	r3, r2
 8002490:	4a04      	ldr	r2, [pc, #16]	; (80024a4 <HAL_IncTick+0x24>)
 8002492:	6013      	str	r3, [r2, #0]
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	20000080 	.word	0x20000080
 80024a4:	2000834c 	.word	0x2000834c

080024a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return uwTick;
 80024ac:	4b03      	ldr	r3, [pc, #12]	; (80024bc <HAL_GetTick+0x14>)
 80024ae:	681b      	ldr	r3, [r3, #0]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	2000834c 	.word	0x2000834c

080024c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c8:	f7ff ffee 	bl	80024a8 <HAL_GetTick>
 80024cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d8:	d005      	beq.n	80024e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024da:	4b0a      	ldr	r3, [pc, #40]	; (8002504 <HAL_Delay+0x44>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	461a      	mov	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	4413      	add	r3, r2
 80024e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024e6:	bf00      	nop
 80024e8:	f7ff ffde 	bl	80024a8 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d8f7      	bhi.n	80024e8 <HAL_Delay+0x28>
  {
  }
}
 80024f8:	bf00      	nop
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000080 	.word	0x20000080

08002508 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002518:	4b0c      	ldr	r3, [pc, #48]	; (800254c <__NVIC_SetPriorityGrouping+0x44>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002524:	4013      	ands	r3, r2
 8002526:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002530:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002534:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800253a:	4a04      	ldr	r2, [pc, #16]	; (800254c <__NVIC_SetPriorityGrouping+0x44>)
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	60d3      	str	r3, [r2, #12]
}
 8002540:	bf00      	nop
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	e000ed00 	.word	0xe000ed00

08002550 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002554:	4b04      	ldr	r3, [pc, #16]	; (8002568 <__NVIC_GetPriorityGrouping+0x18>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	0a1b      	lsrs	r3, r3, #8
 800255a:	f003 0307 	and.w	r3, r3, #7
}
 800255e:	4618      	mov	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	e000ed00 	.word	0xe000ed00

0800256c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257a:	2b00      	cmp	r3, #0
 800257c:	db0b      	blt.n	8002596 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	f003 021f 	and.w	r2, r3, #31
 8002584:	4907      	ldr	r1, [pc, #28]	; (80025a4 <__NVIC_EnableIRQ+0x38>)
 8002586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258a:	095b      	lsrs	r3, r3, #5
 800258c:	2001      	movs	r0, #1
 800258e:	fa00 f202 	lsl.w	r2, r0, r2
 8002592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002596:	bf00      	nop
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	e000e100 	.word	0xe000e100

080025a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	6039      	str	r1, [r7, #0]
 80025b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	db0a      	blt.n	80025d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	490c      	ldr	r1, [pc, #48]	; (80025f4 <__NVIC_SetPriority+0x4c>)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	0112      	lsls	r2, r2, #4
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	440b      	add	r3, r1
 80025cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025d0:	e00a      	b.n	80025e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	4908      	ldr	r1, [pc, #32]	; (80025f8 <__NVIC_SetPriority+0x50>)
 80025d8:	79fb      	ldrb	r3, [r7, #7]
 80025da:	f003 030f 	and.w	r3, r3, #15
 80025de:	3b04      	subs	r3, #4
 80025e0:	0112      	lsls	r2, r2, #4
 80025e2:	b2d2      	uxtb	r2, r2
 80025e4:	440b      	add	r3, r1
 80025e6:	761a      	strb	r2, [r3, #24]
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	e000e100 	.word	0xe000e100
 80025f8:	e000ed00 	.word	0xe000ed00

080025fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b089      	sub	sp, #36	; 0x24
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	f1c3 0307 	rsb	r3, r3, #7
 8002616:	2b04      	cmp	r3, #4
 8002618:	bf28      	it	cs
 800261a:	2304      	movcs	r3, #4
 800261c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	3304      	adds	r3, #4
 8002622:	2b06      	cmp	r3, #6
 8002624:	d902      	bls.n	800262c <NVIC_EncodePriority+0x30>
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	3b03      	subs	r3, #3
 800262a:	e000      	b.n	800262e <NVIC_EncodePriority+0x32>
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002630:	f04f 32ff 	mov.w	r2, #4294967295
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	43da      	mvns	r2, r3
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	401a      	ands	r2, r3
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002644:	f04f 31ff 	mov.w	r1, #4294967295
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	fa01 f303 	lsl.w	r3, r1, r3
 800264e:	43d9      	mvns	r1, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002654:	4313      	orrs	r3, r2
         );
}
 8002656:	4618      	mov	r0, r3
 8002658:	3724      	adds	r7, #36	; 0x24
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
	...

08002664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	3b01      	subs	r3, #1
 8002670:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002674:	d301      	bcc.n	800267a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002676:	2301      	movs	r3, #1
 8002678:	e00f      	b.n	800269a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800267a:	4a0a      	ldr	r2, [pc, #40]	; (80026a4 <SysTick_Config+0x40>)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	3b01      	subs	r3, #1
 8002680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002682:	210f      	movs	r1, #15
 8002684:	f04f 30ff 	mov.w	r0, #4294967295
 8002688:	f7ff ff8e 	bl	80025a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800268c:	4b05      	ldr	r3, [pc, #20]	; (80026a4 <SysTick_Config+0x40>)
 800268e:	2200      	movs	r2, #0
 8002690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002692:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <SysTick_Config+0x40>)
 8002694:	2207      	movs	r2, #7
 8002696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	e000e010 	.word	0xe000e010

080026a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff ff29 	bl	8002508 <__NVIC_SetPriorityGrouping>
}
 80026b6:	bf00      	nop
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026be:	b580      	push	{r7, lr}
 80026c0:	b086      	sub	sp, #24
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	4603      	mov	r3, r0
 80026c6:	60b9      	str	r1, [r7, #8]
 80026c8:	607a      	str	r2, [r7, #4]
 80026ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026cc:	2300      	movs	r3, #0
 80026ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026d0:	f7ff ff3e 	bl	8002550 <__NVIC_GetPriorityGrouping>
 80026d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	68b9      	ldr	r1, [r7, #8]
 80026da:	6978      	ldr	r0, [r7, #20]
 80026dc:	f7ff ff8e 	bl	80025fc <NVIC_EncodePriority>
 80026e0:	4602      	mov	r2, r0
 80026e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026e6:	4611      	mov	r1, r2
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff ff5d 	bl	80025a8 <__NVIC_SetPriority>
}
 80026ee:	bf00      	nop
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b082      	sub	sp, #8
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	4603      	mov	r3, r0
 80026fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff ff31 	bl	800256c <__NVIC_EnableIRQ>
}
 800270a:	bf00      	nop
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff ffa2 	bl	8002664 <SysTick_Config>
 8002720:	4603      	mov	r3, r0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002738:	f7ff feb6 	bl	80024a8 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d101      	bne.n	8002748 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e099      	b.n	800287c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2202      	movs	r2, #2
 800274c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0201 	bic.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002768:	e00f      	b.n	800278a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800276a:	f7ff fe9d 	bl	80024a8 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b05      	cmp	r3, #5
 8002776:	d908      	bls.n	800278a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2220      	movs	r2, #32
 800277c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2203      	movs	r2, #3
 8002782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e078      	b.n	800287c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1e8      	bne.n	800276a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027a0:	697a      	ldr	r2, [r7, #20]
 80027a2:	4b38      	ldr	r3, [pc, #224]	; (8002884 <HAL_DMA_Init+0x158>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027d6:	697a      	ldr	r2, [r7, #20]
 80027d8:	4313      	orrs	r3, r2
 80027da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e0:	2b04      	cmp	r3, #4
 80027e2:	d107      	bne.n	80027f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ec:	4313      	orrs	r3, r2
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f023 0307 	bic.w	r3, r3, #7
 800280a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	4313      	orrs	r3, r2
 8002814:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281a:	2b04      	cmp	r3, #4
 800281c:	d117      	bne.n	800284e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	4313      	orrs	r3, r2
 8002826:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00e      	beq.n	800284e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 fafb 	bl	8002e2c <DMA_CheckFifoParam>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d008      	beq.n	800284e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2240      	movs	r2, #64	; 0x40
 8002840:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800284a:	2301      	movs	r3, #1
 800284c:	e016      	b.n	800287c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 fab2 	bl	8002dc0 <DMA_CalcBaseAndBitshift>
 800285c:	4603      	mov	r3, r0
 800285e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002864:	223f      	movs	r2, #63	; 0x3f
 8002866:	409a      	lsls	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	f010803f 	.word	0xf010803f

08002888 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e050      	b.n	800293c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d101      	bne.n	80028aa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80028a6:	2302      	movs	r3, #2
 80028a8:	e048      	b.n	800293c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0201 	bic.w	r2, r2, #1
 80028b8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2200      	movs	r2, #0
 80028c8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2200      	movs	r2, #0
 80028d8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2200      	movs	r2, #0
 80028e0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2221      	movs	r2, #33	; 0x21
 80028e8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 fa68 	bl	8002dc0 <DMA_CalcBaseAndBitshift>
 80028f0:	4603      	mov	r3, r0
 80028f2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800291c:	223f      	movs	r2, #63	; 0x3f
 800291e:	409a      	lsls	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
 8002950:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_DMA_Start_IT+0x26>
 8002966:	2302      	movs	r3, #2
 8002968:	e040      	b.n	80029ec <HAL_DMA_Start_IT+0xa8>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b01      	cmp	r3, #1
 800297c:	d12f      	bne.n	80029de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2202      	movs	r2, #2
 8002982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	68b9      	ldr	r1, [r7, #8]
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 f9e6 	bl	8002d64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800299c:	223f      	movs	r2, #63	; 0x3f
 800299e:	409a      	lsls	r2, r3
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f042 0216 	orr.w	r2, r2, #22
 80029b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d007      	beq.n	80029cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f042 0208 	orr.w	r2, r2, #8
 80029ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f042 0201 	orr.w	r2, r2, #1
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	e005      	b.n	80029ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029e6:	2302      	movs	r3, #2
 80029e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d004      	beq.n	8002a12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e00c      	b.n	8002a2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2205      	movs	r2, #5
 8002a16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0201 	bic.w	r2, r2, #1
 8002a28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b086      	sub	sp, #24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a44:	4b92      	ldr	r3, [pc, #584]	; (8002c90 <HAL_DMA_IRQHandler+0x258>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a92      	ldr	r2, [pc, #584]	; (8002c94 <HAL_DMA_IRQHandler+0x25c>)
 8002a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4e:	0a9b      	lsrs	r3, r3, #10
 8002a50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a62:	2208      	movs	r2, #8
 8002a64:	409a      	lsls	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d01a      	beq.n	8002aa4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d013      	beq.n	8002aa4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 0204 	bic.w	r2, r2, #4
 8002a8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a90:	2208      	movs	r2, #8
 8002a92:	409a      	lsls	r2, r3
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a9c:	f043 0201 	orr.w	r2, r3, #1
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	409a      	lsls	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d012      	beq.n	8002ada <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00b      	beq.n	8002ada <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	409a      	lsls	r2, r3
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad2:	f043 0202 	orr.w	r2, r3, #2
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ade:	2204      	movs	r2, #4
 8002ae0:	409a      	lsls	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d012      	beq.n	8002b10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00b      	beq.n	8002b10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afc:	2204      	movs	r2, #4
 8002afe:	409a      	lsls	r2, r3
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b08:	f043 0204 	orr.w	r2, r3, #4
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b14:	2210      	movs	r2, #16
 8002b16:	409a      	lsls	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d043      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0308 	and.w	r3, r3, #8
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d03c      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b32:	2210      	movs	r2, #16
 8002b34:	409a      	lsls	r2, r3
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d018      	beq.n	8002b7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d108      	bne.n	8002b68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d024      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	4798      	blx	r3
 8002b66:	e01f      	b.n	8002ba8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d01b      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	4798      	blx	r3
 8002b78:	e016      	b.n	8002ba8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d107      	bne.n	8002b98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0208 	bic.w	r2, r2, #8
 8002b96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bac:	2220      	movs	r2, #32
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f000 808e 	beq.w	8002cd6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0310 	and.w	r3, r3, #16
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 8086 	beq.w	8002cd6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bce:	2220      	movs	r2, #32
 8002bd0:	409a      	lsls	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b05      	cmp	r3, #5
 8002be0:	d136      	bne.n	8002c50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 0216 	bic.w	r2, r2, #22
 8002bf0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695a      	ldr	r2, [r3, #20]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d103      	bne.n	8002c12 <HAL_DMA_IRQHandler+0x1da>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d007      	beq.n	8002c22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0208 	bic.w	r2, r2, #8
 8002c20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c26:	223f      	movs	r2, #63	; 0x3f
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d07d      	beq.n	8002d42 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	4798      	blx	r3
        }
        return;
 8002c4e:	e078      	b.n	8002d42 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d01c      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d108      	bne.n	8002c7e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d030      	beq.n	8002cd6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	4798      	blx	r3
 8002c7c:	e02b      	b.n	8002cd6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d027      	beq.n	8002cd6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	4798      	blx	r3
 8002c8e:	e022      	b.n	8002cd6 <HAL_DMA_IRQHandler+0x29e>
 8002c90:	20000074 	.word	0x20000074
 8002c94:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d10f      	bne.n	8002cc6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0210 	bic.w	r2, r2, #16
 8002cb4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d003      	beq.n	8002cd6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d032      	beq.n	8002d44 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d022      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2205      	movs	r2, #5
 8002cee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 0201 	bic.w	r2, r2, #1
 8002d00:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	3301      	adds	r3, #1
 8002d06:	60bb      	str	r3, [r7, #8]
 8002d08:	697a      	ldr	r2, [r7, #20]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d307      	bcc.n	8002d1e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1f2      	bne.n	8002d02 <HAL_DMA_IRQHandler+0x2ca>
 8002d1c:	e000      	b.n	8002d20 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002d1e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d005      	beq.n	8002d44 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	4798      	blx	r3
 8002d40:	e000      	b.n	8002d44 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002d42:	bf00      	nop
    }
  }
}
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop

08002d4c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
 8002d70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	2b40      	cmp	r3, #64	; 0x40
 8002d90:	d108      	bne.n	8002da4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68ba      	ldr	r2, [r7, #8]
 8002da0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002da2:	e007      	b.n	8002db4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68ba      	ldr	r2, [r7, #8]
 8002daa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	60da      	str	r2, [r3, #12]
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	3b10      	subs	r3, #16
 8002dd0:	4a14      	ldr	r2, [pc, #80]	; (8002e24 <DMA_CalcBaseAndBitshift+0x64>)
 8002dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd6:	091b      	lsrs	r3, r3, #4
 8002dd8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002dda:	4a13      	ldr	r2, [pc, #76]	; (8002e28 <DMA_CalcBaseAndBitshift+0x68>)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4413      	add	r3, r2
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	461a      	mov	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d909      	bls.n	8002e02 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002df6:	f023 0303 	bic.w	r3, r3, #3
 8002dfa:	1d1a      	adds	r2, r3, #4
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	659a      	str	r2, [r3, #88]	; 0x58
 8002e00:	e007      	b.n	8002e12 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e0a:	f023 0303 	bic.w	r3, r3, #3
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3714      	adds	r7, #20
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	aaaaaaab 	.word	0xaaaaaaab
 8002e28:	080189cc 	.word	0x080189cc

08002e2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d11f      	bne.n	8002e86 <DMA_CheckFifoParam+0x5a>
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b03      	cmp	r3, #3
 8002e4a:	d856      	bhi.n	8002efa <DMA_CheckFifoParam+0xce>
 8002e4c:	a201      	add	r2, pc, #4	; (adr r2, 8002e54 <DMA_CheckFifoParam+0x28>)
 8002e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e52:	bf00      	nop
 8002e54:	08002e65 	.word	0x08002e65
 8002e58:	08002e77 	.word	0x08002e77
 8002e5c:	08002e65 	.word	0x08002e65
 8002e60:	08002efb 	.word	0x08002efb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d046      	beq.n	8002efe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e74:	e043      	b.n	8002efe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e7a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e7e:	d140      	bne.n	8002f02 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e84:	e03d      	b.n	8002f02 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e8e:	d121      	bne.n	8002ed4 <DMA_CheckFifoParam+0xa8>
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b03      	cmp	r3, #3
 8002e94:	d837      	bhi.n	8002f06 <DMA_CheckFifoParam+0xda>
 8002e96:	a201      	add	r2, pc, #4	; (adr r2, 8002e9c <DMA_CheckFifoParam+0x70>)
 8002e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e9c:	08002ead 	.word	0x08002ead
 8002ea0:	08002eb3 	.word	0x08002eb3
 8002ea4:	08002ead 	.word	0x08002ead
 8002ea8:	08002ec5 	.word	0x08002ec5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb0:	e030      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d025      	beq.n	8002f0a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ec2:	e022      	b.n	8002f0a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ecc:	d11f      	bne.n	8002f0e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ed2:	e01c      	b.n	8002f0e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d903      	bls.n	8002ee2 <DMA_CheckFifoParam+0xb6>
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b03      	cmp	r3, #3
 8002ede:	d003      	beq.n	8002ee8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ee0:	e018      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee6:	e015      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00e      	beq.n	8002f12 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ef8:	e00b      	b.n	8002f12 <DMA_CheckFifoParam+0xe6>
      break;
 8002efa:	bf00      	nop
 8002efc:	e00a      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
      break;
 8002efe:	bf00      	nop
 8002f00:	e008      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
      break;
 8002f02:	bf00      	nop
 8002f04:	e006      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
      break;
 8002f06:	bf00      	nop
 8002f08:	e004      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
      break;
 8002f0a:	bf00      	nop
 8002f0c:	e002      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f0e:	bf00      	nop
 8002f10:	e000      	b.n	8002f14 <DMA_CheckFifoParam+0xe8>
      break;
 8002f12:	bf00      	nop
    }
  } 
  
  return status; 
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3714      	adds	r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop

08002f24 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
 8002f30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f32:	2300      	movs	r3, #0
 8002f34:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b80      	cmp	r3, #128	; 0x80
 8002f3c:	d106      	bne.n	8002f4c <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f44:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	75fb      	strb	r3, [r7, #23]
 8002f4a:	e031      	b.n	8002fb0 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d101      	bne.n	8002f5a <HAL_DMAEx_MultiBufferStart+0x36>
 8002f56:	2302      	movs	r3, #2
 8002f58:	e02b      	b.n	8002fb2 <HAL_DMAEx_MultiBufferStart+0x8e>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d11e      	bne.n	8002fac <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2202      	movs	r2, #2
 8002f72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002f84:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f8e:	6a3b      	ldr	r3, [r7, #32]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	68b9      	ldr	r1, [r7, #8]
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 f810 	bl	8002fba <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f042 0201 	orr.w	r2, r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	e001      	b.n	8002fb0 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8002fac:	2302      	movs	r3, #2
 8002fae:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8002fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3718      	adds	r7, #24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8002fba:	b480      	push	{r7}
 8002fbc:	b085      	sub	sp, #20
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	60f8      	str	r0, [r7, #12]
 8002fc2:	60b9      	str	r1, [r7, #8]
 8002fc4:	607a      	str	r2, [r7, #4]
 8002fc6:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b40      	cmp	r3, #64	; 0x40
 8002fd6:	d108      	bne.n	8002fea <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fe8:	e007      	b.n	8002ffa <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	60da      	str	r2, [r3, #12]
}
 8002ffa:	bf00      	nop
 8002ffc:	3714      	adds	r7, #20
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
	...

08003008 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b088      	sub	sp, #32
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8003010:	2300      	movs	r3, #0
 8003012:	61fb      	str	r3, [r7, #28]
 8003014:	2300      	movs	r3, #0
 8003016:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8003018:	4baa      	ldr	r3, [pc, #680]	; (80032c4 <HAL_ETH_Init+0x2bc>)
 800301a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 800301c:	2300      	movs	r3, #0
 800301e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8003020:	2300      	movs	r3, #0
 8003022:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e183      	b.n	8003336 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d106      	bne.n	8003048 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f006 fa10 	bl	8009468 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003048:	2300      	movs	r3, #0
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	4b9e      	ldr	r3, [pc, #632]	; (80032c8 <HAL_ETH_Init+0x2c0>)
 800304e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003050:	4a9d      	ldr	r2, [pc, #628]	; (80032c8 <HAL_ETH_Init+0x2c0>)
 8003052:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003056:	6453      	str	r3, [r2, #68]	; 0x44
 8003058:	4b9b      	ldr	r3, [pc, #620]	; (80032c8 <HAL_ETH_Init+0x2c0>)
 800305a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003064:	4b99      	ldr	r3, [pc, #612]	; (80032cc <HAL_ETH_Init+0x2c4>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	4a98      	ldr	r2, [pc, #608]	; (80032cc <HAL_ETH_Init+0x2c4>)
 800306a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800306e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003070:	4b96      	ldr	r3, [pc, #600]	; (80032cc <HAL_ETH_Init+0x2c4>)
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	4994      	ldr	r1, [pc, #592]	; (80032cc <HAL_ETH_Init+0x2c4>)
 800307a:	4313      	orrs	r3, r2
 800307c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0201 	orr.w	r2, r2, #1
 8003090:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003094:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003096:	f7ff fa07 	bl	80024a8 <HAL_GetTick>
 800309a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800309c:	e011      	b.n	80030c2 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800309e:	f7ff fa03 	bl	80024a8 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030ac:	d909      	bls.n	80030c2 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2203      	movs	r2, #3
 80030b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e139      	b.n	8003336 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1e4      	bne.n	800309e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	f023 031c 	bic.w	r3, r3, #28
 80030e2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80030e4:	f003 f804 	bl	80060f0 <HAL_RCC_GetHCLKFreq>
 80030e8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	4a78      	ldr	r2, [pc, #480]	; (80032d0 <HAL_ETH_Init+0x2c8>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d908      	bls.n	8003104 <HAL_ETH_Init+0xfc>
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	4a77      	ldr	r2, [pc, #476]	; (80032d4 <HAL_ETH_Init+0x2cc>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d804      	bhi.n	8003104 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	f043 0308 	orr.w	r3, r3, #8
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	e027      	b.n	8003154 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	4a73      	ldr	r2, [pc, #460]	; (80032d4 <HAL_ETH_Init+0x2cc>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d908      	bls.n	800311e <HAL_ETH_Init+0x116>
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	4a6d      	ldr	r2, [pc, #436]	; (80032c4 <HAL_ETH_Init+0x2bc>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d204      	bcs.n	800311e <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f043 030c 	orr.w	r3, r3, #12
 800311a:	61fb      	str	r3, [r7, #28]
 800311c:	e01a      	b.n	8003154 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	4a68      	ldr	r2, [pc, #416]	; (80032c4 <HAL_ETH_Init+0x2bc>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d303      	bcc.n	800312e <HAL_ETH_Init+0x126>
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	4a6b      	ldr	r2, [pc, #428]	; (80032d8 <HAL_ETH_Init+0x2d0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d911      	bls.n	8003152 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	4a69      	ldr	r2, [pc, #420]	; (80032d8 <HAL_ETH_Init+0x2d0>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d908      	bls.n	8003148 <HAL_ETH_Init+0x140>
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	4a68      	ldr	r2, [pc, #416]	; (80032dc <HAL_ETH_Init+0x2d4>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d804      	bhi.n	8003148 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	f043 0304 	orr.w	r3, r3, #4
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	e005      	b.n	8003154 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	f043 0310 	orr.w	r3, r3, #16
 800314e:	61fb      	str	r3, [r7, #28]
 8003150:	e000      	b.n	8003154 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8003152:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	69fa      	ldr	r2, [r7, #28]
 800315a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800315c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003160:	2100      	movs	r1, #0
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 fc1d 	bl	80039a2 <HAL_ETH_WritePHYRegister>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00b      	beq.n	8003186 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8003172:	6939      	ldr	r1, [r7, #16]
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 fdd3 	bl	8003d20 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e0d7      	b.n	8003336 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8003186:	20ff      	movs	r0, #255	; 0xff
 8003188:	f7ff f99a 	bl	80024c0 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 80a5 	beq.w	80032e0 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003196:	f7ff f987 	bl	80024a8 <HAL_GetTick>
 800319a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800319c:	f107 030c 	add.w	r3, r7, #12
 80031a0:	461a      	mov	r2, r3
 80031a2:	2101      	movs	r1, #1
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 fb94 	bl	80038d2 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80031aa:	f7ff f97d 	bl	80024a8 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d90f      	bls.n	80031dc <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80031c0:	6939      	ldr	r1, [r7, #16]
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 fdac 	bl	8003d20 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e0ac      	b.n	8003336 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0da      	beq.n	800319c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80031e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031ea:	2100      	movs	r1, #0
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 fbd8 	bl	80039a2 <HAL_ETH_WritePHYRegister>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00b      	beq.n	8003210 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80031fc:	6939      	ldr	r1, [r7, #16]
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 fd8e 	bl	8003d20 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800320c:	2301      	movs	r3, #1
 800320e:	e092      	b.n	8003336 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8003210:	f7ff f94a 	bl	80024a8 <HAL_GetTick>
 8003214:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003216:	f107 030c 	add.w	r3, r7, #12
 800321a:	461a      	mov	r2, r3
 800321c:	2101      	movs	r1, #1
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f000 fb57 	bl	80038d2 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8003224:	f7ff f940 	bl	80024a8 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003232:	4293      	cmp	r3, r2
 8003234:	d90f      	bls.n	8003256 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800323a:	6939      	ldr	r1, [r7, #16]
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 fd6f 	bl	8003d20 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e06f      	b.n	8003336 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f003 0320 	and.w	r3, r3, #32
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0da      	beq.n	8003216 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8003260:	f107 030c 	add.w	r3, r7, #12
 8003264:	461a      	mov	r2, r3
 8003266:	2131      	movs	r1, #49	; 0x31
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 fb32 	bl	80038d2 <HAL_ETH_ReadPHYRegister>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00b      	beq.n	800328c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003278:	6939      	ldr	r1, [r7, #16]
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 fd50 	bl	8003d20 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8003288:	2301      	movs	r3, #1
 800328a:	e054      	b.n	8003336 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f003 0310 	and.w	r3, r3, #16
 8003292:	2b00      	cmp	r3, #0
 8003294:	d004      	beq.n	80032a0 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800329c:	60da      	str	r2, [r3, #12]
 800329e:	e002      	b.n	80032a6 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d003      	beq.n	80032b8 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	609a      	str	r2, [r3, #8]
 80032b6:	e035      	b.n	8003324 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80032be:	609a      	str	r2, [r3, #8]
 80032c0:	e030      	b.n	8003324 <HAL_ETH_Init+0x31c>
 80032c2:	bf00      	nop
 80032c4:	03938700 	.word	0x03938700
 80032c8:	40023800 	.word	0x40023800
 80032cc:	40013800 	.word	0x40013800
 80032d0:	01312cff 	.word	0x01312cff
 80032d4:	02160ebf 	.word	0x02160ebf
 80032d8:	05f5e0ff 	.word	0x05f5e0ff
 80032dc:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	08db      	lsrs	r3, r3, #3
 80032e6:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	085b      	lsrs	r3, r3, #1
 80032ee:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80032f0:	4313      	orrs	r3, r2
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	461a      	mov	r2, r3
 80032f6:	2100      	movs	r1, #0
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 fb52 	bl	80039a2 <HAL_ETH_WritePHYRegister>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00b      	beq.n	800331c <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003308:	6939      	ldr	r1, [r7, #16]
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fd08 	bl	8003d20 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e00c      	b.n	8003336 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800331c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003320:	f7ff f8ce 	bl	80024c0 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8003324:	6939      	ldr	r1, [r7, #16]
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 fcfa 	bl	8003d20 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3720      	adds	r7, #32
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop

08003340 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8003340:	b480      	push	{r7}
 8003342:	b087      	sub	sp, #28
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
 800334c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <HAL_ETH_DMATxDescListInit+0x20>
 800335c:	2302      	movs	r3, #2
 800335e:	e052      	b.n	8003406 <HAL_ETH_DMATxDescListInit+0xc6>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8003376:	2300      	movs	r3, #0
 8003378:	617b      	str	r3, [r7, #20]
 800337a:	e030      	b.n	80033de <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	015b      	lsls	r3, r3, #5
 8003380:	68ba      	ldr	r2, [r7, #8]
 8003382:	4413      	add	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800338c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003394:	fb02 f303 	mul.w	r3, r2, r3
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	4413      	add	r3, r2
 800339c:	461a      	mov	r2, r3
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d105      	bne.n	80033b6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	3b01      	subs	r3, #1
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d208      	bcs.n	80033d2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	3301      	adds	r3, #1
 80033c4:	015b      	lsls	r3, r3, #5
 80033c6:	68ba      	ldr	r2, [r7, #8]
 80033c8:	4413      	add	r3, r2
 80033ca:	461a      	mov	r2, r3
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	60da      	str	r2, [r3, #12]
 80033d0:	e002      	b.n	80033d8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80033d2:	68ba      	ldr	r2, [r7, #8]
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	3301      	adds	r3, #1
 80033dc:	617b      	str	r3, [r7, #20]
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d3ca      	bcc.n	800337c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033f0:	3310      	adds	r3, #16
 80033f2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	371c      	adds	r7, #28
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8003412:	b480      	push	{r7}
 8003414:	b087      	sub	sp, #28
 8003416:	af00      	add	r7, sp, #0
 8003418:	60f8      	str	r0, [r7, #12]
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_ETH_DMARxDescListInit+0x20>
 800342e:	2302      	movs	r3, #2
 8003430:	e056      	b.n	80034e0 <HAL_ETH_DMARxDescListInit+0xce>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2202      	movs	r2, #2
 800343e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8003448:	2300      	movs	r3, #0
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	e034      	b.n	80034b8 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	015b      	lsls	r3, r3, #5
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	4413      	add	r3, r2
 8003456:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800345e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003466:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800346e:	fb02 f303 	mul.w	r3, r2, r3
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	4413      	add	r3, r2
 8003476:	461a      	mov	r2, r3
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d105      	bne.n	8003490 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	3b01      	subs	r3, #1
 8003494:	697a      	ldr	r2, [r7, #20]
 8003496:	429a      	cmp	r2, r3
 8003498:	d208      	bcs.n	80034ac <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	3301      	adds	r3, #1
 800349e:	015b      	lsls	r3, r3, #5
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	4413      	add	r3, r2
 80034a4:	461a      	mov	r2, r3
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	60da      	str	r2, [r3, #12]
 80034aa:	e002      	b.n	80034b2 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80034ac:	68ba      	ldr	r2, [r7, #8]
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	3301      	adds	r3, #1
 80034b6:	617b      	str	r3, [r7, #20]
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d3c6      	bcc.n	800344e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034ca:	330c      	adds	r3, #12
 80034cc:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	371c      	adds	r7, #28
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	2300      	movs	r3, #0
 8003500:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_ETH_TransmitFrame+0x24>
 800350c:	2302      	movs	r3, #2
 800350e:	e0cd      	b.n	80036ac <HAL_ETH_TransmitFrame+0x1c0>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d109      	bne.n	800353a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8003536:	2301      	movs	r3, #1
 8003538:	e0b8      	b.n	80036ac <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	da09      	bge.n	8003558 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2212      	movs	r2, #18
 8003548:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0a9      	b.n	80036ac <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800355e:	4293      	cmp	r3, r2
 8003560:	d915      	bls.n	800358e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	4a54      	ldr	r2, [pc, #336]	; (80036b8 <HAL_ETH_TransmitFrame+0x1cc>)
 8003566:	fba2 2303 	umull	r2, r3, r2, r3
 800356a:	0a9b      	lsrs	r3, r3, #10
 800356c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	4b51      	ldr	r3, [pc, #324]	; (80036b8 <HAL_ETH_TransmitFrame+0x1cc>)
 8003572:	fba3 1302 	umull	r1, r3, r3, r2
 8003576:	0a9b      	lsrs	r3, r3, #10
 8003578:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800357c:	fb01 f303 	mul.w	r3, r1, r3
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d005      	beq.n	8003592 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	3301      	adds	r3, #1
 800358a:	617b      	str	r3, [r7, #20]
 800358c:	e001      	b.n	8003592 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 800358e:	2301      	movs	r3, #1
 8003590:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d11c      	bne.n	80035d2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a2:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80035a6:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80035b2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035be:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80035c2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	461a      	mov	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80035d0:	e04b      	b.n	800366a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	e044      	b.n	8003662 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035e6:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d107      	bne.n	80035fe <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80035fc:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003606:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	3b01      	subs	r3, #1
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	429a      	cmp	r2, r3
 8003610:	d116      	bne.n	8003640 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003620:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	4a25      	ldr	r2, [pc, #148]	; (80036bc <HAL_ETH_TransmitFrame+0x1d0>)
 8003626:	fb02 f203 	mul.w	r2, r2, r3
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	4413      	add	r3, r2
 800362e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8003632:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800363e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800364a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800364e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	461a      	mov	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	3301      	adds	r3, #1
 8003660:	613b      	str	r3, [r7, #16]
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	429a      	cmp	r2, r3
 8003668:	d3b6      	bcc.n	80035d8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003672:	3314      	adds	r3, #20
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0304 	and.w	r3, r3, #4
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00d      	beq.n	800369a <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003686:	3314      	adds	r3, #20
 8003688:	2204      	movs	r2, #4
 800368a:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003694:	3304      	adds	r3, #4
 8003696:	2200      	movs	r2, #0
 8003698:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	371c      	adds	r7, #28
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	ac02b00b 	.word	0xac02b00b
 80036bc:	fffffa0c 	.word	0xfffffa0c

080036c0 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 80036c8:	2300      	movs	r3, #0
 80036ca:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d101      	bne.n	80036da <HAL_ETH_GetReceivedFrame+0x1a>
 80036d6:	2302      	movs	r3, #2
 80036d8:	e070      	b.n	80037bc <HAL_ETH_GetReceivedFrame+0xfc>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2202      	movs	r2, #2
 80036e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	db5a      	blt.n	80037aa <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d030      	beq.n	8003764 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003706:	1c5a      	adds	r2, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003710:	2b01      	cmp	r3, #1
 8003712:	d103      	bne.n	800371c <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	0c1b      	lsrs	r3, r3, #16
 800372c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003730:	3b04      	subs	r3, #4
 8003732:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	461a      	mov	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	e02b      	b.n	80037bc <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800376e:	2b00      	cmp	r3, #0
 8003770:	d010      	beq.n	8003794 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	461a      	mov	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	629a      	str	r2, [r3, #40]	; 0x28
 8003792:	e00a      	b.n	80037aa <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003798:	1c5a      	adds	r2, r3, #1
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	461a      	mov	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037d8:	3314      	adds	r3, #20
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037e0:	2b40      	cmp	r3, #64	; 0x40
 80037e2:	d112      	bne.n	800380a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 f860 	bl	80038aa <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037f2:	3314      	adds	r3, #20
 80037f4:	2240      	movs	r2, #64	; 0x40
 80037f6:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003808:	e01b      	b.n	8003842 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003812:	3314      	adds	r3, #20
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b01      	cmp	r3, #1
 800381c:	d111      	bne.n	8003842 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 f839 	bl	8003896 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800382c:	3314      	adds	r3, #20
 800382e:	2201      	movs	r2, #1
 8003830:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800384a:	3314      	adds	r3, #20
 800384c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003850:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800385a:	3314      	adds	r3, #20
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003862:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003866:	d112      	bne.n	800388e <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f828 	bl	80038be <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003876:	3314      	adds	r3, #20
 8003878:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800387c:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800388e:	bf00      	nop
 8003890:	3708      	adds	r7, #8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80038b2:	bf00      	nop
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80038be:	b480      	push	{r7}
 80038c0:	b083      	sub	sp, #12
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b086      	sub	sp, #24
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	60f8      	str	r0, [r7, #12]
 80038da:	460b      	mov	r3, r1
 80038dc:	607a      	str	r2, [r7, #4]
 80038de:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b82      	cmp	r3, #130	; 0x82
 80038f2:	d101      	bne.n	80038f8 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80038f4:	2302      	movs	r3, #2
 80038f6:	e050      	b.n	800399a <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2282      	movs	r2, #130	; 0x82
 80038fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f003 031c 	and.w	r3, r3, #28
 800390e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8a1b      	ldrh	r3, [r3, #16]
 8003914:	02db      	lsls	r3, r3, #11
 8003916:	b29b      	uxth	r3, r3
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	4313      	orrs	r3, r2
 800391c:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800391e:	897b      	ldrh	r3, [r7, #10]
 8003920:	019b      	lsls	r3, r3, #6
 8003922:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	4313      	orrs	r3, r2
 800392a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	f023 0302 	bic.w	r3, r3, #2
 8003932:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f043 0301 	orr.w	r3, r3, #1
 800393a:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003944:	f7fe fdb0 	bl	80024a8 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800394a:	e015      	b.n	8003978 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800394c:	f7fe fdac 	bl	80024a8 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800395a:	d309      	bcc.n	8003970 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e014      	b.n	800399a <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1e4      	bne.n	800394c <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	b29b      	uxth	r3, r3
 800398a:	461a      	mov	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3718      	adds	r7, #24
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b086      	sub	sp, #24
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	460b      	mov	r3, r1
 80039ac:	607a      	str	r2, [r7, #4]
 80039ae:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b42      	cmp	r3, #66	; 0x42
 80039c2:	d101      	bne.n	80039c8 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80039c4:	2302      	movs	r3, #2
 80039c6:	e04e      	b.n	8003a66 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2242      	movs	r2, #66	; 0x42
 80039cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	f003 031c 	and.w	r3, r3, #28
 80039de:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8a1b      	ldrh	r3, [r3, #16]
 80039e4:	02db      	lsls	r3, r3, #11
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80039ee:	897b      	ldrh	r3, [r7, #10]
 80039f0:	019b      	lsls	r3, r3, #6
 80039f2:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f043 0302 	orr.w	r3, r3, #2
 8003a02:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f043 0301 	orr.w	r3, r3, #1
 8003a0a:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003a1e:	f7fe fd43 	bl	80024a8 <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003a24:	e015      	b.n	8003a52 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8003a26:	f7fe fd3f 	bl	80024a8 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a34:	d309      	bcc.n	8003a4a <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e00d      	b.n	8003a66 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1e4      	bne.n	8003a26 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b082      	sub	sp, #8
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <HAL_ETH_Start+0x16>
 8003a80:	2302      	movs	r3, #2
 8003a82:	e01f      	b.n	8003ac4 <HAL_ETH_Start+0x56>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2202      	movs	r2, #2
 8003a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 fb45 	bl	8004124 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 fb7c 	bl	8004198 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 fc13 	bl	80042cc <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 fbb0 	bl	800420c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fbdd 	bl	800426c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d101      	bne.n	8003ae2 <HAL_ETH_Stop+0x16>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e01f      	b.n	8003b22 <HAL_ETH_Stop+0x56>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2202      	movs	r2, #2
 8003aee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 fba2 	bl	800423c <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 fbcf 	bl	800429c <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fb67 	bl	80041d2 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 fbe1 	bl	80042cc <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fb27 	bl	800415e <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
	...

08003b2c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d101      	bne.n	8003b48 <HAL_ETH_ConfigMAC+0x1c>
 8003b44:	2302      	movs	r3, #2
 8003b46:	e0e4      	b.n	8003d12 <HAL_ETH_ConfigMAC+0x1e6>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2202      	movs	r2, #2
 8003b54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 80b1 	beq.w	8003cc2 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	4b6c      	ldr	r3, [pc, #432]	; (8003d1c <HAL_ETH_ConfigMAC+0x1f0>)
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003b78:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8003b7e:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8003b84:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8003b8a:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8003b90:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8003b96:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8003b9c:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8003ba2:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8003ba8:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8003bae:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8003bb4:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8003bba:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003bd2:	2001      	movs	r0, #1
 8003bd4:	f7fe fc74 	bl	80024c0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003be8:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8003bee:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8003bf4:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8003bfa:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8003c00:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8003c06:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8003c12:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003c14:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c1e:	2001      	movs	r0, #1
 8003c20:	f7fe fc4e 	bl	80024c0 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003c34:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c3e:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003c4e:	4013      	ands	r3, r2
 8003c50:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c56:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003c5c:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8003c62:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8003c68:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8003c6e:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8003c74:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c8c:	2001      	movs	r0, #1
 8003c8e:	f7fe fc17 	bl	80024c0 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8003cb2:	2001      	movs	r0, #1
 8003cb4:	f7fe fc04 	bl	80024c0 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	61da      	str	r2, [r3, #28]
 8003cc0:	e01e      	b.n	8003d00 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003cd0:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	689a      	ldr	r2, [r3, #8]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003cf2:	2001      	movs	r0, #1
 8003cf4:	f7fe fbe4 	bl	80024c0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	ff20810f 	.word	0xff20810f

08003d20 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b0b0      	sub	sp, #192	; 0xc0
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d007      	beq.n	8003d46 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d3c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003d44:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8003d46:	2300      	movs	r3, #0
 8003d48:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8003d52:	2300      	movs	r3, #0
 8003d54:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8003d56:	2300      	movs	r3, #0
 8003d58:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69db      	ldr	r3, [r3, #28]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d103      	bne.n	8003d6e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8003d66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d6a:	663b      	str	r3, [r7, #96]	; 0x60
 8003d6c:	e001      	b.n	8003d72 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8003d72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d76:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8003d80:	2300      	movs	r3, #0
 8003d82:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8003d84:	2300      	movs	r3, #0
 8003d86:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8003d8c:	2340      	movs	r3, #64	; 0x40
 8003d8e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8003d90:	2300      	movs	r3, #0
 8003d92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8003d96:	2300      	movs	r3, #0
 8003d98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8003da2:	2300      	movs	r3, #0
 8003da4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8003da8:	2300      	movs	r3, #0
 8003daa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8003dae:	2300      	movs	r3, #0
 8003db0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8003dc0:	2380      	movs	r3, #128	; 0x80
 8003dc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8003dde:	2300      	movs	r3, #0
 8003de0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003df4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003df8:	4bac      	ldr	r3, [pc, #688]	; (80040ac <ETH_MACDMAConfig+0x38c>)
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003e00:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8003e02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003e04:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8003e06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8003e08:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8003e0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8003e0c:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8003e12:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8003e14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8003e16:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8003e18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8003e1a:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8003e20:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8003e22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8003e24:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8003e26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8003e28:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8003e2a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8003e2c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8003e2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8003e30:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8003e32:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8003e34:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003e36:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003e48:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003e54:	2001      	movs	r0, #1
 8003e56:	f7fe fb33 	bl	80024c0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003e62:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003e64:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8003e66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003e68:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8003e6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8003e6c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8003e6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8003e72:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8003e74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8003e78:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8003e7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8003e7e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8003e80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8003e84:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8003e88:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8003e90:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003e92:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003e9e:	2001      	movs	r0, #1
 8003ea0:	f7fe fb0e 	bl	80024c0 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003eac:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003eb6:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003ec0:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003ecc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003ed0:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003eda:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ede:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8003ee0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003ee4:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8003ee6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8003eea:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8003eec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8003ef0:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8003ef2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8003ef6:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8003ef8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8003efc:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003efe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f02:	4313      	orrs	r3, r2
 8003f04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f10:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f1c:	2001      	movs	r0, #1
 8003f1e:	f7fe facf 	bl	80024c0 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f2a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8003f2c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8003f30:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f46:	2001      	movs	r0, #1
 8003f48:	f7fe faba 	bl	80024c0 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f54:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8003f5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f5e:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8003f60:	2300      	movs	r3, #0
 8003f62:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8003f64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003f68:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8003f72:	2300      	movs	r3, #0
 8003f74:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003f76:	2300      	movs	r3, #0
 8003f78:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8003f7a:	2304      	movs	r3, #4
 8003f7c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8003f7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f82:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8003f84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f88:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003f8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f8e:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003f90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f94:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8003f96:	2380      	movs	r3, #128	; 0x80
 8003f98:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003faa:	3318      	adds	r3, #24
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003fb2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003fb6:	4b3e      	ldr	r3, [pc, #248]	; (80040b0 <ETH_MACDMAConfig+0x390>)
 8003fb8:	4013      	ands	r3, r2
 8003fba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003fbe:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8003fc0:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003fc2:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8003fc4:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8003fc6:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8003fc8:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8003fca:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8003fcc:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8003fce:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8003fd0:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8003fd2:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8003fd6:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8003fda:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8003fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8003fde:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003fe0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ff2:	3318      	adds	r3, #24
 8003ff4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003ff8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004002:	3318      	adds	r3, #24
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800400a:	2001      	movs	r0, #1
 800400c:	f7fe fa58 	bl	80024c0 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004018:	3318      	adds	r3, #24
 800401a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800401e:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004020:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8004022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004024:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8004026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8004028:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800402a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800402c:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800402e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8004030:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8004032:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004034:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8004036:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8004038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800403a:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004044:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004048:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004058:	2001      	movs	r0, #1
 800405a:	f7fe fa31 	bl	80024c0 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004066:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800406a:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d10f      	bne.n	8004094 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800407c:	331c      	adds	r3, #28
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004088:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800408c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004090:	331c      	adds	r3, #28
 8004092:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	461a      	mov	r2, r3
 800409a:	2100      	movs	r1, #0
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 f809 	bl	80040b4 <ETH_MACAddressConfig>
}
 80040a2:	bf00      	nop
 80040a4:	37c0      	adds	r7, #192	; 0xc0
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	ff20810f 	.word	0xff20810f
 80040b0:	f8de3f23 	.word	0xf8de3f23

080040b4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b087      	sub	sp, #28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3305      	adds	r3, #5
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	021b      	lsls	r3, r3, #8
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	3204      	adds	r2, #4
 80040cc:	7812      	ldrb	r2, [r2, #0]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	4b11      	ldr	r3, [pc, #68]	; (800411c <ETH_MACAddressConfig+0x68>)
 80040d6:	4413      	add	r3, r2
 80040d8:	461a      	mov	r2, r3
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3303      	adds	r3, #3
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	061a      	lsls	r2, r3, #24
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	3302      	adds	r3, #2
 80040ea:	781b      	ldrb	r3, [r3, #0]
 80040ec:	041b      	lsls	r3, r3, #16
 80040ee:	431a      	orrs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	3301      	adds	r3, #1
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	021b      	lsls	r3, r3, #8
 80040f8:	4313      	orrs	r3, r2
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	7812      	ldrb	r2, [r2, #0]
 80040fe:	4313      	orrs	r3, r2
 8004100:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	4b06      	ldr	r3, [pc, #24]	; (8004120 <ETH_MACAddressConfig+0x6c>)
 8004106:	4413      	add	r3, r2
 8004108:	461a      	mov	r2, r3
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	6013      	str	r3, [r2, #0]
}
 800410e:	bf00      	nop
 8004110:	371c      	adds	r7, #28
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	40028040 	.word	0x40028040
 8004120:	40028044 	.word	0x40028044

08004124 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800412c:	2300      	movs	r3, #0
 800412e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 0208 	orr.w	r2, r2, #8
 800413e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8004148:	2001      	movs	r0, #1
 800414a:	f000 f8e9 	bl	8004320 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	601a      	str	r2, [r3, #0]
}
 8004156:	bf00      	nop
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800415e:	b580      	push	{r7, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8004166:	2300      	movs	r3, #0
 8004168:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0208 	bic.w	r2, r2, #8
 8004178:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8004182:	2001      	movs	r0, #1
 8004184:	f000 f8cc 	bl	8004320 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	601a      	str	r2, [r3, #0]
}
 8004190:	bf00      	nop
 8004192:	3710      	adds	r7, #16
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0204 	orr.w	r2, r2, #4
 80041b2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80041bc:	2001      	movs	r0, #1
 80041be:	f000 f8af 	bl	8004320 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	601a      	str	r2, [r3, #0]
}
 80041ca:	bf00      	nop
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b084      	sub	sp, #16
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80041da:	2300      	movs	r3, #0
 80041dc:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0204 	bic.w	r2, r2, #4
 80041ec:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80041f6:	2001      	movs	r0, #1
 80041f8:	f000 f892 	bl	8004320 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	601a      	str	r2, [r3, #0]
}
 8004204:	bf00      	nop
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800421c:	3318      	adds	r3, #24
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004228:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800422c:	3318      	adds	r3, #24
 800422e:	601a      	str	r2, [r3, #0]
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800424c:	3318      	adds	r3, #24
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004258:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800425c:	3318      	adds	r3, #24
 800425e:	601a      	str	r2, [r3, #0]
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800427c:	3318      	adds	r3, #24
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f042 0202 	orr.w	r2, r2, #2
 8004288:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800428c:	3318      	adds	r3, #24
 800428e:	601a      	str	r2, [r3, #0]
}
 8004290:	bf00      	nop
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042ac:	3318      	adds	r3, #24
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 0202 	bic.w	r2, r2, #2
 80042b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042bc:	3318      	adds	r3, #24
 80042be:	601a      	str	r2, [r3, #0]
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80042d4:	2300      	movs	r3, #0
 80042d6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042e0:	3318      	adds	r3, #24
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80042ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042f0:	3318      	adds	r3, #24
 80042f2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042fc:	3318      	adds	r3, #24
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8004302:	2001      	movs	r0, #1
 8004304:	f000 f80c 	bl	8004320 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004312:	3318      	adds	r3, #24
 8004314:	601a      	str	r2, [r3, #0]
}
 8004316:	bf00      	nop
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004328:	4b0b      	ldr	r3, [pc, #44]	; (8004358 <ETH_Delay+0x38>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a0b      	ldr	r2, [pc, #44]	; (800435c <ETH_Delay+0x3c>)
 800432e:	fba2 2303 	umull	r2, r3, r2, r3
 8004332:	0a5b      	lsrs	r3, r3, #9
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	fb02 f303 	mul.w	r3, r2, r3
 800433a:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 800433c:	bf00      	nop
  } 
  while (Delay --);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	1e5a      	subs	r2, r3, #1
 8004342:	60fa      	str	r2, [r7, #12]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1f9      	bne.n	800433c <ETH_Delay+0x1c>
}
 8004348:	bf00      	nop
 800434a:	bf00      	nop
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	20000074 	.word	0x20000074
 800435c:	10624dd3 	.word	0x10624dd3

08004360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004360:	b480      	push	{r7}
 8004362:	b089      	sub	sp, #36	; 0x24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800436a:	2300      	movs	r3, #0
 800436c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800436e:	2300      	movs	r3, #0
 8004370:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004372:	2300      	movs	r3, #0
 8004374:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004376:	2300      	movs	r3, #0
 8004378:	61fb      	str	r3, [r7, #28]
 800437a:	e16b      	b.n	8004654 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800437c:	2201      	movs	r2, #1
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	fa02 f303 	lsl.w	r3, r2, r3
 8004384:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	4013      	ands	r3, r2
 800438e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	429a      	cmp	r2, r3
 8004396:	f040 815a 	bne.w	800464e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d005      	beq.n	80043b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d130      	bne.n	8004414 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	2203      	movs	r2, #3
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	69ba      	ldr	r2, [r7, #24]
 80043c6:	4013      	ands	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	69ba      	ldr	r2, [r7, #24]
 80043d8:	4313      	orrs	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043e8:	2201      	movs	r2, #1
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4013      	ands	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	091b      	lsrs	r3, r3, #4
 80043fe:	f003 0201 	and.w	r2, r3, #1
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	4313      	orrs	r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f003 0303 	and.w	r3, r3, #3
 800441c:	2b03      	cmp	r3, #3
 800441e:	d017      	beq.n	8004450 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	005b      	lsls	r3, r3, #1
 800442a:	2203      	movs	r2, #3
 800442c:	fa02 f303 	lsl.w	r3, r2, r3
 8004430:	43db      	mvns	r3, r3
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4013      	ands	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	4313      	orrs	r3, r2
 8004448:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f003 0303 	and.w	r3, r3, #3
 8004458:	2b02      	cmp	r3, #2
 800445a:	d123      	bne.n	80044a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	08da      	lsrs	r2, r3, #3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3208      	adds	r2, #8
 8004464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004468:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	f003 0307 	and.w	r3, r3, #7
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	220f      	movs	r2, #15
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	43db      	mvns	r3, r3
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	4013      	ands	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	691a      	ldr	r2, [r3, #16]
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4313      	orrs	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	08da      	lsrs	r2, r3, #3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	3208      	adds	r2, #8
 800449e:	69b9      	ldr	r1, [r7, #24]
 80044a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	005b      	lsls	r3, r3, #1
 80044ae:	2203      	movs	r2, #3
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	43db      	mvns	r3, r3
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	4013      	ands	r3, r2
 80044ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f003 0203 	and.w	r2, r3, #3
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f000 80b4 	beq.w	800464e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044e6:	2300      	movs	r3, #0
 80044e8:	60fb      	str	r3, [r7, #12]
 80044ea:	4b60      	ldr	r3, [pc, #384]	; (800466c <HAL_GPIO_Init+0x30c>)
 80044ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ee:	4a5f      	ldr	r2, [pc, #380]	; (800466c <HAL_GPIO_Init+0x30c>)
 80044f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044f4:	6453      	str	r3, [r2, #68]	; 0x44
 80044f6:	4b5d      	ldr	r3, [pc, #372]	; (800466c <HAL_GPIO_Init+0x30c>)
 80044f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044fe:	60fb      	str	r3, [r7, #12]
 8004500:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004502:	4a5b      	ldr	r2, [pc, #364]	; (8004670 <HAL_GPIO_Init+0x310>)
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	089b      	lsrs	r3, r3, #2
 8004508:	3302      	adds	r3, #2
 800450a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800450e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	220f      	movs	r2, #15
 800451a:	fa02 f303 	lsl.w	r3, r2, r3
 800451e:	43db      	mvns	r3, r3
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	4013      	ands	r3, r2
 8004524:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a52      	ldr	r2, [pc, #328]	; (8004674 <HAL_GPIO_Init+0x314>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d02b      	beq.n	8004586 <HAL_GPIO_Init+0x226>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a51      	ldr	r2, [pc, #324]	; (8004678 <HAL_GPIO_Init+0x318>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d025      	beq.n	8004582 <HAL_GPIO_Init+0x222>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a50      	ldr	r2, [pc, #320]	; (800467c <HAL_GPIO_Init+0x31c>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d01f      	beq.n	800457e <HAL_GPIO_Init+0x21e>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a4f      	ldr	r2, [pc, #316]	; (8004680 <HAL_GPIO_Init+0x320>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d019      	beq.n	800457a <HAL_GPIO_Init+0x21a>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a4e      	ldr	r2, [pc, #312]	; (8004684 <HAL_GPIO_Init+0x324>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d013      	beq.n	8004576 <HAL_GPIO_Init+0x216>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a4d      	ldr	r2, [pc, #308]	; (8004688 <HAL_GPIO_Init+0x328>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d00d      	beq.n	8004572 <HAL_GPIO_Init+0x212>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a4c      	ldr	r2, [pc, #304]	; (800468c <HAL_GPIO_Init+0x32c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d007      	beq.n	800456e <HAL_GPIO_Init+0x20e>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a4b      	ldr	r2, [pc, #300]	; (8004690 <HAL_GPIO_Init+0x330>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d101      	bne.n	800456a <HAL_GPIO_Init+0x20a>
 8004566:	2307      	movs	r3, #7
 8004568:	e00e      	b.n	8004588 <HAL_GPIO_Init+0x228>
 800456a:	2308      	movs	r3, #8
 800456c:	e00c      	b.n	8004588 <HAL_GPIO_Init+0x228>
 800456e:	2306      	movs	r3, #6
 8004570:	e00a      	b.n	8004588 <HAL_GPIO_Init+0x228>
 8004572:	2305      	movs	r3, #5
 8004574:	e008      	b.n	8004588 <HAL_GPIO_Init+0x228>
 8004576:	2304      	movs	r3, #4
 8004578:	e006      	b.n	8004588 <HAL_GPIO_Init+0x228>
 800457a:	2303      	movs	r3, #3
 800457c:	e004      	b.n	8004588 <HAL_GPIO_Init+0x228>
 800457e:	2302      	movs	r3, #2
 8004580:	e002      	b.n	8004588 <HAL_GPIO_Init+0x228>
 8004582:	2301      	movs	r3, #1
 8004584:	e000      	b.n	8004588 <HAL_GPIO_Init+0x228>
 8004586:	2300      	movs	r3, #0
 8004588:	69fa      	ldr	r2, [r7, #28]
 800458a:	f002 0203 	and.w	r2, r2, #3
 800458e:	0092      	lsls	r2, r2, #2
 8004590:	4093      	lsls	r3, r2
 8004592:	69ba      	ldr	r2, [r7, #24]
 8004594:	4313      	orrs	r3, r2
 8004596:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004598:	4935      	ldr	r1, [pc, #212]	; (8004670 <HAL_GPIO_Init+0x310>)
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	089b      	lsrs	r3, r3, #2
 800459e:	3302      	adds	r3, #2
 80045a0:	69ba      	ldr	r2, [r7, #24]
 80045a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045a6:	4b3b      	ldr	r3, [pc, #236]	; (8004694 <HAL_GPIO_Init+0x334>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	43db      	mvns	r3, r3
 80045b0:	69ba      	ldr	r2, [r7, #24]
 80045b2:	4013      	ands	r3, r2
 80045b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80045c2:	69ba      	ldr	r2, [r7, #24]
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045ca:	4a32      	ldr	r2, [pc, #200]	; (8004694 <HAL_GPIO_Init+0x334>)
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80045d0:	4b30      	ldr	r3, [pc, #192]	; (8004694 <HAL_GPIO_Init+0x334>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	43db      	mvns	r3, r3
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	4013      	ands	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045f4:	4a27      	ldr	r2, [pc, #156]	; (8004694 <HAL_GPIO_Init+0x334>)
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045fa:	4b26      	ldr	r3, [pc, #152]	; (8004694 <HAL_GPIO_Init+0x334>)
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	43db      	mvns	r3, r3
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	4013      	ands	r3, r2
 8004608:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	4313      	orrs	r3, r2
 800461c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800461e:	4a1d      	ldr	r2, [pc, #116]	; (8004694 <HAL_GPIO_Init+0x334>)
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004624:	4b1b      	ldr	r3, [pc, #108]	; (8004694 <HAL_GPIO_Init+0x334>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	43db      	mvns	r3, r3
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	4013      	ands	r3, r2
 8004632:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d003      	beq.n	8004648 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004640:	69ba      	ldr	r2, [r7, #24]
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	4313      	orrs	r3, r2
 8004646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004648:	4a12      	ldr	r2, [pc, #72]	; (8004694 <HAL_GPIO_Init+0x334>)
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	3301      	adds	r3, #1
 8004652:	61fb      	str	r3, [r7, #28]
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	2b0f      	cmp	r3, #15
 8004658:	f67f ae90 	bls.w	800437c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800465c:	bf00      	nop
 800465e:	bf00      	nop
 8004660:	3724      	adds	r7, #36	; 0x24
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	40023800 	.word	0x40023800
 8004670:	40013800 	.word	0x40013800
 8004674:	40020000 	.word	0x40020000
 8004678:	40020400 	.word	0x40020400
 800467c:	40020800 	.word	0x40020800
 8004680:	40020c00 	.word	0x40020c00
 8004684:	40021000 	.word	0x40021000
 8004688:	40021400 	.word	0x40021400
 800468c:	40021800 	.word	0x40021800
 8004690:	40021c00 	.word	0x40021c00
 8004694:	40013c00 	.word	0x40013c00

08004698 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e12b      	b.n	8004902 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d106      	bne.n	80046c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f7fc ffba 	bl	8001638 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2224      	movs	r2, #36	; 0x24
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 0201 	bic.w	r2, r2, #1
 80046da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046fc:	f001 fd04 	bl	8006108 <HAL_RCC_GetPCLK1Freq>
 8004700:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	4a81      	ldr	r2, [pc, #516]	; (800490c <HAL_I2C_Init+0x274>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d807      	bhi.n	800471c <HAL_I2C_Init+0x84>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4a80      	ldr	r2, [pc, #512]	; (8004910 <HAL_I2C_Init+0x278>)
 8004710:	4293      	cmp	r3, r2
 8004712:	bf94      	ite	ls
 8004714:	2301      	movls	r3, #1
 8004716:	2300      	movhi	r3, #0
 8004718:	b2db      	uxtb	r3, r3
 800471a:	e006      	b.n	800472a <HAL_I2C_Init+0x92>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	4a7d      	ldr	r2, [pc, #500]	; (8004914 <HAL_I2C_Init+0x27c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	bf94      	ite	ls
 8004724:	2301      	movls	r3, #1
 8004726:	2300      	movhi	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e0e7      	b.n	8004902 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4a78      	ldr	r2, [pc, #480]	; (8004918 <HAL_I2C_Init+0x280>)
 8004736:	fba2 2303 	umull	r2, r3, r2, r3
 800473a:	0c9b      	lsrs	r3, r3, #18
 800473c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	430a      	orrs	r2, r1
 8004750:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	4a6a      	ldr	r2, [pc, #424]	; (800490c <HAL_I2C_Init+0x274>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d802      	bhi.n	800476c <HAL_I2C_Init+0xd4>
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	3301      	adds	r3, #1
 800476a:	e009      	b.n	8004780 <HAL_I2C_Init+0xe8>
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004772:	fb02 f303 	mul.w	r3, r2, r3
 8004776:	4a69      	ldr	r2, [pc, #420]	; (800491c <HAL_I2C_Init+0x284>)
 8004778:	fba2 2303 	umull	r2, r3, r2, r3
 800477c:	099b      	lsrs	r3, r3, #6
 800477e:	3301      	adds	r3, #1
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	6812      	ldr	r2, [r2, #0]
 8004784:	430b      	orrs	r3, r1
 8004786:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	69db      	ldr	r3, [r3, #28]
 800478e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004792:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	495c      	ldr	r1, [pc, #368]	; (800490c <HAL_I2C_Init+0x274>)
 800479c:	428b      	cmp	r3, r1
 800479e:	d819      	bhi.n	80047d4 <HAL_I2C_Init+0x13c>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	1e59      	subs	r1, r3, #1
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80047ae:	1c59      	adds	r1, r3, #1
 80047b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80047b4:	400b      	ands	r3, r1
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00a      	beq.n	80047d0 <HAL_I2C_Init+0x138>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	1e59      	subs	r1, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80047c8:	3301      	adds	r3, #1
 80047ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047ce:	e051      	b.n	8004874 <HAL_I2C_Init+0x1dc>
 80047d0:	2304      	movs	r3, #4
 80047d2:	e04f      	b.n	8004874 <HAL_I2C_Init+0x1dc>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d111      	bne.n	8004800 <HAL_I2C_Init+0x168>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	1e58      	subs	r0, r3, #1
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6859      	ldr	r1, [r3, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	440b      	add	r3, r1
 80047ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ee:	3301      	adds	r3, #1
 80047f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	bf0c      	ite	eq
 80047f8:	2301      	moveq	r3, #1
 80047fa:	2300      	movne	r3, #0
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	e012      	b.n	8004826 <HAL_I2C_Init+0x18e>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	1e58      	subs	r0, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6859      	ldr	r1, [r3, #4]
 8004808:	460b      	mov	r3, r1
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	440b      	add	r3, r1
 800480e:	0099      	lsls	r1, r3, #2
 8004810:	440b      	add	r3, r1
 8004812:	fbb0 f3f3 	udiv	r3, r0, r3
 8004816:	3301      	adds	r3, #1
 8004818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800481c:	2b00      	cmp	r3, #0
 800481e:	bf0c      	ite	eq
 8004820:	2301      	moveq	r3, #1
 8004822:	2300      	movne	r3, #0
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <HAL_I2C_Init+0x196>
 800482a:	2301      	movs	r3, #1
 800482c:	e022      	b.n	8004874 <HAL_I2C_Init+0x1dc>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d10e      	bne.n	8004854 <HAL_I2C_Init+0x1bc>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	1e58      	subs	r0, r3, #1
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6859      	ldr	r1, [r3, #4]
 800483e:	460b      	mov	r3, r1
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	440b      	add	r3, r1
 8004844:	fbb0 f3f3 	udiv	r3, r0, r3
 8004848:	3301      	adds	r3, #1
 800484a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800484e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004852:	e00f      	b.n	8004874 <HAL_I2C_Init+0x1dc>
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	1e58      	subs	r0, r3, #1
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6859      	ldr	r1, [r3, #4]
 800485c:	460b      	mov	r3, r1
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	440b      	add	r3, r1
 8004862:	0099      	lsls	r1, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	fbb0 f3f3 	udiv	r3, r0, r3
 800486a:	3301      	adds	r3, #1
 800486c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004870:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004874:	6879      	ldr	r1, [r7, #4]
 8004876:	6809      	ldr	r1, [r1, #0]
 8004878:	4313      	orrs	r3, r2
 800487a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	69da      	ldr	r2, [r3, #28]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80048a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	6911      	ldr	r1, [r2, #16]
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	68d2      	ldr	r2, [r2, #12]
 80048ae:	4311      	orrs	r1, r2
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	6812      	ldr	r2, [r2, #0]
 80048b4:	430b      	orrs	r3, r1
 80048b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	695a      	ldr	r2, [r3, #20]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	431a      	orrs	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0201 	orr.w	r2, r2, #1
 80048e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2220      	movs	r2, #32
 80048ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	000186a0 	.word	0x000186a0
 8004910:	001e847f 	.word	0x001e847f
 8004914:	003d08ff 	.word	0x003d08ff
 8004918:	431bde83 	.word	0x431bde83
 800491c:	10624dd3 	.word	0x10624dd3

08004920 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b088      	sub	sp, #32
 8004924:	af02      	add	r7, sp, #8
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	607a      	str	r2, [r7, #4]
 800492a:	461a      	mov	r2, r3
 800492c:	460b      	mov	r3, r1
 800492e:	817b      	strh	r3, [r7, #10]
 8004930:	4613      	mov	r3, r2
 8004932:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004934:	f7fd fdb8 	bl	80024a8 <HAL_GetTick>
 8004938:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b20      	cmp	r3, #32
 8004944:	f040 80e0 	bne.w	8004b08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	2319      	movs	r3, #25
 800494e:	2201      	movs	r2, #1
 8004950:	4970      	ldr	r1, [pc, #448]	; (8004b14 <HAL_I2C_Master_Transmit+0x1f4>)
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 f964 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800495e:	2302      	movs	r3, #2
 8004960:	e0d3      	b.n	8004b0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004968:	2b01      	cmp	r3, #1
 800496a:	d101      	bne.n	8004970 <HAL_I2C_Master_Transmit+0x50>
 800496c:	2302      	movs	r3, #2
 800496e:	e0cc      	b.n	8004b0a <HAL_I2C_Master_Transmit+0x1ea>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b01      	cmp	r3, #1
 8004984:	d007      	beq.n	8004996 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f042 0201 	orr.w	r2, r2, #1
 8004994:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2221      	movs	r2, #33	; 0x21
 80049aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2210      	movs	r2, #16
 80049b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	893a      	ldrh	r2, [r7, #8]
 80049c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	4a50      	ldr	r2, [pc, #320]	; (8004b18 <HAL_I2C_Master_Transmit+0x1f8>)
 80049d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049d8:	8979      	ldrh	r1, [r7, #10]
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	6a3a      	ldr	r2, [r7, #32]
 80049de:	68f8      	ldr	r0, [r7, #12]
 80049e0:	f000 f89c 	bl	8004b1c <I2C_MasterRequestWrite>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e08d      	b.n	8004b0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ee:	2300      	movs	r3, #0
 80049f0:	613b      	str	r3, [r7, #16]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	613b      	str	r3, [r7, #16]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	613b      	str	r3, [r7, #16]
 8004a02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a04:	e066      	b.n	8004ad4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	6a39      	ldr	r1, [r7, #32]
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f000 f9de 	bl	8004dcc <I2C_WaitOnTXEFlagUntilTimeout>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00d      	beq.n	8004a32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	d107      	bne.n	8004a2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e06b      	b.n	8004b0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a36:	781a      	ldrb	r2, [r3, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a42:	1c5a      	adds	r2, r3, #1
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	f003 0304 	and.w	r3, r3, #4
 8004a6c:	2b04      	cmp	r3, #4
 8004a6e:	d11b      	bne.n	8004aa8 <HAL_I2C_Master_Transmit+0x188>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d017      	beq.n	8004aa8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	781a      	ldrb	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	6a39      	ldr	r1, [r7, #32]
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f000 f9ce 	bl	8004e4e <I2C_WaitOnBTFFlagUntilTimeout>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00d      	beq.n	8004ad4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	2b04      	cmp	r3, #4
 8004abe:	d107      	bne.n	8004ad0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ace:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e01a      	b.n	8004b0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d194      	bne.n	8004a06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2220      	movs	r2, #32
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	e000      	b.n	8004b0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b08:	2302      	movs	r3, #2
  }
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3718      	adds	r7, #24
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	00100002 	.word	0x00100002
 8004b18:	ffff0000 	.word	0xffff0000

08004b1c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b088      	sub	sp, #32
 8004b20:	af02      	add	r7, sp, #8
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	607a      	str	r2, [r7, #4]
 8004b26:	603b      	str	r3, [r7, #0]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b30:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2b08      	cmp	r3, #8
 8004b36:	d006      	beq.n	8004b46 <I2C_MasterRequestWrite+0x2a>
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d003      	beq.n	8004b46 <I2C_MasterRequestWrite+0x2a>
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b44:	d108      	bne.n	8004b58 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b54:	601a      	str	r2, [r3, #0]
 8004b56:	e00b      	b.n	8004b70 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5c:	2b12      	cmp	r3, #18
 8004b5e:	d107      	bne.n	8004b70 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b6e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 f84f 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00d      	beq.n	8004ba4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b96:	d103      	bne.n	8004ba0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e035      	b.n	8004c10 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bac:	d108      	bne.n	8004bc0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bae:	897b      	ldrh	r3, [r7, #10]
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004bbc:	611a      	str	r2, [r3, #16]
 8004bbe:	e01b      	b.n	8004bf8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bc0:	897b      	ldrh	r3, [r7, #10]
 8004bc2:	11db      	asrs	r3, r3, #7
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	f003 0306 	and.w	r3, r3, #6
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	f063 030f 	orn	r3, r3, #15
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	490e      	ldr	r1, [pc, #56]	; (8004c18 <I2C_MasterRequestWrite+0xfc>)
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 f875 	bl	8004cce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e010      	b.n	8004c10 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004bee:	897b      	ldrh	r3, [r7, #10]
 8004bf0:	b2da      	uxtb	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	4907      	ldr	r1, [pc, #28]	; (8004c1c <I2C_MasterRequestWrite+0x100>)
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 f865 	bl	8004cce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e000      	b.n	8004c10 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3718      	adds	r7, #24
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	00010008 	.word	0x00010008
 8004c1c:	00010002 	.word	0x00010002

08004c20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	603b      	str	r3, [r7, #0]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c30:	e025      	b.n	8004c7e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c38:	d021      	beq.n	8004c7e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c3a:	f7fd fc35 	bl	80024a8 <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	683a      	ldr	r2, [r7, #0]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d302      	bcc.n	8004c50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d116      	bne.n	8004c7e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6a:	f043 0220 	orr.w	r2, r3, #32
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e023      	b.n	8004cc6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	0c1b      	lsrs	r3, r3, #16
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d10d      	bne.n	8004ca4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	43da      	mvns	r2, r3
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4013      	ands	r3, r2
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bf0c      	ite	eq
 8004c9a:	2301      	moveq	r3, #1
 8004c9c:	2300      	movne	r3, #0
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	e00c      	b.n	8004cbe <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	43da      	mvns	r2, r3
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	bf0c      	ite	eq
 8004cb6:	2301      	moveq	r3, #1
 8004cb8:	2300      	movne	r3, #0
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	79fb      	ldrb	r3, [r7, #7]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d0b6      	beq.n	8004c32 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b084      	sub	sp, #16
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	607a      	str	r2, [r7, #4]
 8004cda:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004cdc:	e051      	b.n	8004d82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cec:	d123      	bne.n	8004d36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cfc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d06:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2220      	movs	r2, #32
 8004d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d22:	f043 0204 	orr.w	r2, r3, #4
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e046      	b.n	8004dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3c:	d021      	beq.n	8004d82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d3e:	f7fd fbb3 	bl	80024a8 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d302      	bcc.n	8004d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d116      	bne.n	8004d82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	f043 0220 	orr.w	r2, r3, #32
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e020      	b.n	8004dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	0c1b      	lsrs	r3, r3, #16
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d10c      	bne.n	8004da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	43da      	mvns	r2, r3
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4013      	ands	r3, r2
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	bf14      	ite	ne
 8004d9e:	2301      	movne	r3, #1
 8004da0:	2300      	moveq	r3, #0
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	e00b      	b.n	8004dbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	43da      	mvns	r2, r3
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	4013      	ands	r3, r2
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	bf14      	ite	ne
 8004db8:	2301      	movne	r3, #1
 8004dba:	2300      	moveq	r3, #0
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d18d      	bne.n	8004cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dd8:	e02d      	b.n	8004e36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f878 	bl	8004ed0 <I2C_IsAcknowledgeFailed>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d001      	beq.n	8004dea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e02d      	b.n	8004e46 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df0:	d021      	beq.n	8004e36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004df2:	f7fd fb59 	bl	80024a8 <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d302      	bcc.n	8004e08 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d116      	bne.n	8004e36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2220      	movs	r2, #32
 8004e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e22:	f043 0220 	orr.w	r2, r3, #32
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e007      	b.n	8004e46 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e40:	2b80      	cmp	r3, #128	; 0x80
 8004e42:	d1ca      	bne.n	8004dda <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b084      	sub	sp, #16
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	60f8      	str	r0, [r7, #12]
 8004e56:	60b9      	str	r1, [r7, #8]
 8004e58:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e5a:	e02d      	b.n	8004eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f000 f837 	bl	8004ed0 <I2C_IsAcknowledgeFailed>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e02d      	b.n	8004ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e72:	d021      	beq.n	8004eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e74:	f7fd fb18 	bl	80024a8 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d302      	bcc.n	8004e8a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d116      	bne.n	8004eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	f043 0220 	orr.w	r2, r3, #32
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e007      	b.n	8004ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	f003 0304 	and.w	r3, r3, #4
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d1ca      	bne.n	8004e5c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ee6:	d11b      	bne.n	8004f20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ef0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0c:	f043 0204 	orr.w	r2, r3, #4
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e000      	b.n	8004f22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
	...

08004f30 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b088      	sub	sp, #32
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e128      	b.n	8005194 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d109      	bne.n	8004f62 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a90      	ldr	r2, [pc, #576]	; (800519c <HAL_I2S_Init+0x26c>)
 8004f5a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f7fc fbb3 	bl	80016c8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2202      	movs	r2, #2
 8004f66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	69db      	ldr	r3, [r3, #28]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6812      	ldr	r2, [r2, #0]
 8004f74:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004f78:	f023 030f 	bic.w	r3, r3, #15
 8004f7c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2202      	movs	r2, #2
 8004f84:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d060      	beq.n	8005050 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d102      	bne.n	8004f9c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004f96:	2310      	movs	r3, #16
 8004f98:	617b      	str	r3, [r7, #20]
 8004f9a:	e001      	b.n	8004fa0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004f9c:	2320      	movs	r3, #32
 8004f9e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	2b20      	cmp	r3, #32
 8004fa6:	d802      	bhi.n	8004fae <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004fae:	2001      	movs	r0, #1
 8004fb0:	f001 f9b4 	bl	800631c <HAL_RCCEx_GetPeriphCLKFreq>
 8004fb4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fbe:	d125      	bne.n	800500c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d010      	beq.n	8004fea <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	4413      	add	r3, r2
 8004fd8:	005b      	lsls	r3, r3, #1
 8004fda:	461a      	mov	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe4:	3305      	adds	r3, #5
 8004fe6:	613b      	str	r3, [r7, #16]
 8004fe8:	e01f      	b.n	800502a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	00db      	lsls	r3, r3, #3
 8004fee:	68fa      	ldr	r2, [r7, #12]
 8004ff0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	4413      	add	r3, r2
 8004ffa:	005b      	lsls	r3, r3, #1
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	fbb2 f3f3 	udiv	r3, r2, r3
 8005006:	3305      	adds	r3, #5
 8005008:	613b      	str	r3, [r7, #16]
 800500a:	e00e      	b.n	800502a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	fbb2 f2f3 	udiv	r2, r2, r3
 8005014:	4613      	mov	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	005b      	lsls	r3, r3, #1
 800501c:	461a      	mov	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	fbb2 f3f3 	udiv	r3, r2, r3
 8005026:	3305      	adds	r3, #5
 8005028:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	4a5c      	ldr	r2, [pc, #368]	; (80051a0 <HAL_I2S_Init+0x270>)
 800502e:	fba2 2303 	umull	r2, r3, r2, r3
 8005032:	08db      	lsrs	r3, r3, #3
 8005034:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	085b      	lsrs	r3, r3, #1
 8005046:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	021b      	lsls	r3, r3, #8
 800504c:	61bb      	str	r3, [r7, #24]
 800504e:	e003      	b.n	8005058 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005050:	2302      	movs	r3, #2
 8005052:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005054:	2300      	movs	r3, #0
 8005056:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	2b01      	cmp	r3, #1
 800505c:	d902      	bls.n	8005064 <HAL_I2S_Init+0x134>
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	2bff      	cmp	r3, #255	; 0xff
 8005062:	d907      	bls.n	8005074 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005068:	f043 0210 	orr.w	r2, r3, #16
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e08f      	b.n	8005194 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	ea42 0103 	orr.w	r1, r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	69fa      	ldr	r2, [r7, #28]
 8005084:	430a      	orrs	r2, r1
 8005086:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005092:	f023 030f 	bic.w	r3, r3, #15
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	6851      	ldr	r1, [r2, #4]
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	6892      	ldr	r2, [r2, #8]
 800509e:	4311      	orrs	r1, r2
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	68d2      	ldr	r2, [r2, #12]
 80050a4:	4311      	orrs	r1, r2
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	6992      	ldr	r2, [r2, #24]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	431a      	orrs	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050b6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d161      	bne.n	8005184 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a38      	ldr	r2, [pc, #224]	; (80051a4 <HAL_I2S_Init+0x274>)
 80050c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a37      	ldr	r2, [pc, #220]	; (80051a8 <HAL_I2S_Init+0x278>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d101      	bne.n	80050d4 <HAL_I2S_Init+0x1a4>
 80050d0:	4b36      	ldr	r3, [pc, #216]	; (80051ac <HAL_I2S_Init+0x27c>)
 80050d2:	e001      	b.n	80050d8 <HAL_I2S_Init+0x1a8>
 80050d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	6812      	ldr	r2, [r2, #0]
 80050de:	4932      	ldr	r1, [pc, #200]	; (80051a8 <HAL_I2S_Init+0x278>)
 80050e0:	428a      	cmp	r2, r1
 80050e2:	d101      	bne.n	80050e8 <HAL_I2S_Init+0x1b8>
 80050e4:	4a31      	ldr	r2, [pc, #196]	; (80051ac <HAL_I2S_Init+0x27c>)
 80050e6:	e001      	b.n	80050ec <HAL_I2S_Init+0x1bc>
 80050e8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80050ec:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80050f0:	f023 030f 	bic.w	r3, r3, #15
 80050f4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a2b      	ldr	r2, [pc, #172]	; (80051a8 <HAL_I2S_Init+0x278>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d101      	bne.n	8005104 <HAL_I2S_Init+0x1d4>
 8005100:	4b2a      	ldr	r3, [pc, #168]	; (80051ac <HAL_I2S_Init+0x27c>)
 8005102:	e001      	b.n	8005108 <HAL_I2S_Init+0x1d8>
 8005104:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005108:	2202      	movs	r2, #2
 800510a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a25      	ldr	r2, [pc, #148]	; (80051a8 <HAL_I2S_Init+0x278>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d101      	bne.n	800511a <HAL_I2S_Init+0x1ea>
 8005116:	4b25      	ldr	r3, [pc, #148]	; (80051ac <HAL_I2S_Init+0x27c>)
 8005118:	e001      	b.n	800511e <HAL_I2S_Init+0x1ee>
 800511a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800512a:	d003      	beq.n	8005134 <HAL_I2S_Init+0x204>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d103      	bne.n	800513c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005134:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	e001      	b.n	8005140 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800513c:	2300      	movs	r3, #0
 800513e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800514a:	4313      	orrs	r3, r2
 800514c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005154:	4313      	orrs	r3, r2
 8005156:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800515e:	4313      	orrs	r3, r2
 8005160:	b29a      	uxth	r2, r3
 8005162:	897b      	ldrh	r3, [r7, #10]
 8005164:	4313      	orrs	r3, r2
 8005166:	b29b      	uxth	r3, r3
 8005168:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800516c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a0d      	ldr	r2, [pc, #52]	; (80051a8 <HAL_I2S_Init+0x278>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d101      	bne.n	800517c <HAL_I2S_Init+0x24c>
 8005178:	4b0c      	ldr	r3, [pc, #48]	; (80051ac <HAL_I2S_Init+0x27c>)
 800517a:	e001      	b.n	8005180 <HAL_I2S_Init+0x250>
 800517c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005180:	897a      	ldrh	r2, [r7, #10]
 8005182:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005192:	2300      	movs	r3, #0
}
 8005194:	4618      	mov	r0, r3
 8005196:	3720      	adds	r7, #32
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	080052a7 	.word	0x080052a7
 80051a0:	cccccccd 	.word	0xcccccccd
 80051a4:	080053bd 	.word	0x080053bd
 80051a8:	40003800 	.word	0x40003800
 80051ac:	40003400 	.word	0x40003400

080051b0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	881a      	ldrh	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005204:	1c9a      	adds	r2, r3, #2
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800520e:	b29b      	uxth	r3, r3
 8005210:	3b01      	subs	r3, #1
 8005212:	b29a      	uxth	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521c:	b29b      	uxth	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d10e      	bne.n	8005240 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	685a      	ldr	r2, [r3, #4]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005230:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f7ff ffb8 	bl	80051b0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005240:	bf00      	nop
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68da      	ldr	r2, [r3, #12]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525a:	b292      	uxth	r2, r2
 800525c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005262:	1c9a      	adds	r2, r3, #2
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800526c:	b29b      	uxth	r3, r3
 800526e:	3b01      	subs	r3, #1
 8005270:	b29a      	uxth	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800527a:	b29b      	uxth	r3, r3
 800527c:	2b00      	cmp	r3, #0
 800527e:	d10e      	bne.n	800529e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800528e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7ff ff93 	bl	80051c4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800529e:	bf00      	nop
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b086      	sub	sp, #24
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d13a      	bne.n	8005338 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f003 0301 	and.w	r3, r3, #1
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d109      	bne.n	80052e0 <I2S_IRQHandler+0x3a>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052d6:	2b40      	cmp	r3, #64	; 0x40
 80052d8:	d102      	bne.n	80052e0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7ff ffb4 	bl	8005248 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e6:	2b40      	cmp	r3, #64	; 0x40
 80052e8:	d126      	bne.n	8005338 <I2S_IRQHandler+0x92>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f003 0320 	and.w	r3, r3, #32
 80052f4:	2b20      	cmp	r3, #32
 80052f6:	d11f      	bne.n	8005338 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005306:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005308:	2300      	movs	r3, #0
 800530a:	613b      	str	r3, [r7, #16]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	613b      	str	r3, [r7, #16]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	613b      	str	r3, [r7, #16]
 800531c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532a:	f043 0202 	orr.w	r2, r3, #2
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f7ff ff50 	bl	80051d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800533e:	b2db      	uxtb	r3, r3
 8005340:	2b03      	cmp	r3, #3
 8005342:	d136      	bne.n	80053b2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b02      	cmp	r3, #2
 800534c:	d109      	bne.n	8005362 <I2S_IRQHandler+0xbc>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005358:	2b80      	cmp	r3, #128	; 0x80
 800535a:	d102      	bne.n	8005362 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f7ff ff45 	bl	80051ec <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f003 0308 	and.w	r3, r3, #8
 8005368:	2b08      	cmp	r3, #8
 800536a:	d122      	bne.n	80053b2 <I2S_IRQHandler+0x10c>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f003 0320 	and.w	r3, r3, #32
 8005376:	2b20      	cmp	r3, #32
 8005378:	d11b      	bne.n	80053b2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005388:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800538a:	2300      	movs	r3, #0
 800538c:	60fb      	str	r3, [r7, #12]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	60fb      	str	r3, [r7, #12]
 8005396:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a4:	f043 0204 	orr.w	r2, r3, #4
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f7ff ff13 	bl	80051d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80053b2:	bf00      	nop
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
	...

080053bc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b088      	sub	sp, #32
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4aa2      	ldr	r2, [pc, #648]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d101      	bne.n	80053da <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80053d6:	4ba2      	ldr	r3, [pc, #648]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80053d8:	e001      	b.n	80053de <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80053da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a9b      	ldr	r2, [pc, #620]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d101      	bne.n	80053f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80053f4:	4b9a      	ldr	r3, [pc, #616]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80053f6:	e001      	b.n	80053fc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80053f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005408:	d004      	beq.n	8005414 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	f040 8099 	bne.w	8005546 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	2b02      	cmp	r3, #2
 800541c:	d107      	bne.n	800542e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005424:	2b00      	cmp	r3, #0
 8005426:	d002      	beq.n	800542e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 f925 	bl	8005678 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	f003 0301 	and.w	r3, r3, #1
 8005434:	2b01      	cmp	r3, #1
 8005436:	d107      	bne.n	8005448 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f9c8 	bl	80057d8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544e:	2b40      	cmp	r3, #64	; 0x40
 8005450:	d13a      	bne.n	80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	f003 0320 	and.w	r3, r3, #32
 8005458:	2b00      	cmp	r3, #0
 800545a:	d035      	beq.n	80054c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a7e      	ldr	r2, [pc, #504]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d101      	bne.n	800546a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005466:	4b7e      	ldr	r3, [pc, #504]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005468:	e001      	b.n	800546e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800546a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4979      	ldr	r1, [pc, #484]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005476:	428b      	cmp	r3, r1
 8005478:	d101      	bne.n	800547e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800547a:	4b79      	ldr	r3, [pc, #484]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800547c:	e001      	b.n	8005482 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800547e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005482:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005486:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005496:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005498:	2300      	movs	r3, #0
 800549a:	60fb      	str	r3, [r7, #12]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	60fb      	str	r3, [r7, #12]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ba:	f043 0202 	orr.w	r2, r3, #2
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f7ff fe88 	bl	80051d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b08      	cmp	r3, #8
 80054d0:	f040 80be 	bne.w	8005650 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f003 0320 	and.w	r3, r3, #32
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 80b8 	beq.w	8005650 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80054ee:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a59      	ldr	r2, [pc, #356]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d101      	bne.n	80054fe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80054fa:	4b59      	ldr	r3, [pc, #356]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80054fc:	e001      	b.n	8005502 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80054fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4954      	ldr	r1, [pc, #336]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800550a:	428b      	cmp	r3, r1
 800550c:	d101      	bne.n	8005512 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800550e:	4b54      	ldr	r3, [pc, #336]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005510:	e001      	b.n	8005516 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005512:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005516:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800551a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800551c:	2300      	movs	r3, #0
 800551e:	60bb      	str	r3, [r7, #8]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	60bb      	str	r3, [r7, #8]
 8005528:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005536:	f043 0204 	orr.w	r2, r3, #4
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7ff fe4a 	bl	80051d8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005544:	e084      	b.n	8005650 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b02      	cmp	r3, #2
 800554e:	d107      	bne.n	8005560 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005556:	2b00      	cmp	r3, #0
 8005558:	d002      	beq.n	8005560 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f8be 	bl	80056dc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b01      	cmp	r3, #1
 8005568:	d107      	bne.n	800557a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005570:	2b00      	cmp	r3, #0
 8005572:	d002      	beq.n	800557a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 f8fd 	bl	8005774 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005580:	2b40      	cmp	r3, #64	; 0x40
 8005582:	d12f      	bne.n	80055e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	f003 0320 	and.w	r3, r3, #32
 800558a:	2b00      	cmp	r3, #0
 800558c:	d02a      	beq.n	80055e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800559c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a2e      	ldr	r2, [pc, #184]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d101      	bne.n	80055ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80055a8:	4b2d      	ldr	r3, [pc, #180]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80055aa:	e001      	b.n	80055b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80055ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4929      	ldr	r1, [pc, #164]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055b8:	428b      	cmp	r3, r1
 80055ba:	d101      	bne.n	80055c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80055bc:	4b28      	ldr	r3, [pc, #160]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80055be:	e001      	b.n	80055c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80055c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055c8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d6:	f043 0202 	orr.w	r2, r3, #2
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f7ff fdfa 	bl	80051d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	f003 0308 	and.w	r3, r3, #8
 80055ea:	2b08      	cmp	r3, #8
 80055ec:	d131      	bne.n	8005652 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	f003 0320 	and.w	r3, r3, #32
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d02c      	beq.n	8005652 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a17      	ldr	r2, [pc, #92]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d101      	bne.n	8005606 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005602:	4b17      	ldr	r3, [pc, #92]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005604:	e001      	b.n	800560a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005606:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4912      	ldr	r1, [pc, #72]	; (800565c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005612:	428b      	cmp	r3, r1
 8005614:	d101      	bne.n	800561a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8005616:	4b12      	ldr	r3, [pc, #72]	; (8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005618:	e001      	b.n	800561e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800561a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800561e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005622:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005632:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005640:	f043 0204 	orr.w	r2, r3, #4
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff fdc5 	bl	80051d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800564e:	e000      	b.n	8005652 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005650:	bf00      	nop
}
 8005652:	bf00      	nop
 8005654:	3720      	adds	r7, #32
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	40003800 	.word	0x40003800
 8005660:	40003400 	.word	0x40003400

08005664 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800566c:	bf00      	nop
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	1c99      	adds	r1, r3, #2
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	6251      	str	r1, [r2, #36]	; 0x24
 800568a:	881a      	ldrh	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005696:	b29b      	uxth	r3, r3
 8005698:	3b01      	subs	r3, #1
 800569a:	b29a      	uxth	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d113      	bne.n	80056d2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	685a      	ldr	r2, [r3, #4]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80056b8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80056be:	b29b      	uxth	r3, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d106      	bne.n	80056d2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f7ff ffc9 	bl	8005664 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80056d2:	bf00      	nop
 80056d4:	3708      	adds	r7, #8
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
	...

080056dc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e8:	1c99      	adds	r1, r3, #2
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6251      	str	r1, [r2, #36]	; 0x24
 80056ee:	8819      	ldrh	r1, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a1d      	ldr	r2, [pc, #116]	; (800576c <I2SEx_TxISR_I2SExt+0x90>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d101      	bne.n	80056fe <I2SEx_TxISR_I2SExt+0x22>
 80056fa:	4b1d      	ldr	r3, [pc, #116]	; (8005770 <I2SEx_TxISR_I2SExt+0x94>)
 80056fc:	e001      	b.n	8005702 <I2SEx_TxISR_I2SExt+0x26>
 80056fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005702:	460a      	mov	r2, r1
 8005704:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570a:	b29b      	uxth	r3, r3
 800570c:	3b01      	subs	r3, #1
 800570e:	b29a      	uxth	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005718:	b29b      	uxth	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d121      	bne.n	8005762 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a12      	ldr	r2, [pc, #72]	; (800576c <I2SEx_TxISR_I2SExt+0x90>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d101      	bne.n	800572c <I2SEx_TxISR_I2SExt+0x50>
 8005728:	4b11      	ldr	r3, [pc, #68]	; (8005770 <I2SEx_TxISR_I2SExt+0x94>)
 800572a:	e001      	b.n	8005730 <I2SEx_TxISR_I2SExt+0x54>
 800572c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	490d      	ldr	r1, [pc, #52]	; (800576c <I2SEx_TxISR_I2SExt+0x90>)
 8005738:	428b      	cmp	r3, r1
 800573a:	d101      	bne.n	8005740 <I2SEx_TxISR_I2SExt+0x64>
 800573c:	4b0c      	ldr	r3, [pc, #48]	; (8005770 <I2SEx_TxISR_I2SExt+0x94>)
 800573e:	e001      	b.n	8005744 <I2SEx_TxISR_I2SExt+0x68>
 8005740:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005744:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005748:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800574e:	b29b      	uxth	r3, r3
 8005750:	2b00      	cmp	r3, #0
 8005752:	d106      	bne.n	8005762 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f7ff ff81 	bl	8005664 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005762:	bf00      	nop
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	40003800 	.word	0x40003800
 8005770:	40003400 	.word	0x40003400

08005774 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68d8      	ldr	r0, [r3, #12]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005786:	1c99      	adds	r1, r3, #2
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800578c:	b282      	uxth	r2, r0
 800578e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005794:	b29b      	uxth	r3, r3
 8005796:	3b01      	subs	r3, #1
 8005798:	b29a      	uxth	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d113      	bne.n	80057d0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	685a      	ldr	r2, [r3, #4]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80057b6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057bc:	b29b      	uxth	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d106      	bne.n	80057d0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7ff ff4a 	bl	8005664 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80057d0:	bf00      	nop
 80057d2:	3708      	adds	r7, #8
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b082      	sub	sp, #8
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a20      	ldr	r2, [pc, #128]	; (8005868 <I2SEx_RxISR_I2SExt+0x90>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d101      	bne.n	80057ee <I2SEx_RxISR_I2SExt+0x16>
 80057ea:	4b20      	ldr	r3, [pc, #128]	; (800586c <I2SEx_RxISR_I2SExt+0x94>)
 80057ec:	e001      	b.n	80057f2 <I2SEx_RxISR_I2SExt+0x1a>
 80057ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057f2:	68d8      	ldr	r0, [r3, #12]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f8:	1c99      	adds	r1, r3, #2
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80057fe:	b282      	uxth	r2, r0
 8005800:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005806:	b29b      	uxth	r3, r3
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d121      	bne.n	800585e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a12      	ldr	r2, [pc, #72]	; (8005868 <I2SEx_RxISR_I2SExt+0x90>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d101      	bne.n	8005828 <I2SEx_RxISR_I2SExt+0x50>
 8005824:	4b11      	ldr	r3, [pc, #68]	; (800586c <I2SEx_RxISR_I2SExt+0x94>)
 8005826:	e001      	b.n	800582c <I2SEx_RxISR_I2SExt+0x54>
 8005828:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	490d      	ldr	r1, [pc, #52]	; (8005868 <I2SEx_RxISR_I2SExt+0x90>)
 8005834:	428b      	cmp	r3, r1
 8005836:	d101      	bne.n	800583c <I2SEx_RxISR_I2SExt+0x64>
 8005838:	4b0c      	ldr	r3, [pc, #48]	; (800586c <I2SEx_RxISR_I2SExt+0x94>)
 800583a:	e001      	b.n	8005840 <I2SEx_RxISR_I2SExt+0x68>
 800583c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005840:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005844:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800584a:	b29b      	uxth	r3, r3
 800584c:	2b00      	cmp	r3, #0
 800584e:	d106      	bne.n	800585e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f7ff ff03 	bl	8005664 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800585e:	bf00      	nop
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	40003800 	.word	0x40003800
 800586c:	40003400 	.word	0x40003400

08005870 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b086      	sub	sp, #24
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e264      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d075      	beq.n	800597a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800588e:	4ba3      	ldr	r3, [pc, #652]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	f003 030c 	and.w	r3, r3, #12
 8005896:	2b04      	cmp	r3, #4
 8005898:	d00c      	beq.n	80058b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800589a:	4ba0      	ldr	r3, [pc, #640]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058a2:	2b08      	cmp	r3, #8
 80058a4:	d112      	bne.n	80058cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058a6:	4b9d      	ldr	r3, [pc, #628]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058b2:	d10b      	bne.n	80058cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058b4:	4b99      	ldr	r3, [pc, #612]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d05b      	beq.n	8005978 <HAL_RCC_OscConfig+0x108>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d157      	bne.n	8005978 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e23f      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058d4:	d106      	bne.n	80058e4 <HAL_RCC_OscConfig+0x74>
 80058d6:	4b91      	ldr	r3, [pc, #580]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a90      	ldr	r2, [pc, #576]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80058dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058e0:	6013      	str	r3, [r2, #0]
 80058e2:	e01d      	b.n	8005920 <HAL_RCC_OscConfig+0xb0>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058ec:	d10c      	bne.n	8005908 <HAL_RCC_OscConfig+0x98>
 80058ee:	4b8b      	ldr	r3, [pc, #556]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a8a      	ldr	r2, [pc, #552]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80058f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058f8:	6013      	str	r3, [r2, #0]
 80058fa:	4b88      	ldr	r3, [pc, #544]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a87      	ldr	r2, [pc, #540]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005904:	6013      	str	r3, [r2, #0]
 8005906:	e00b      	b.n	8005920 <HAL_RCC_OscConfig+0xb0>
 8005908:	4b84      	ldr	r3, [pc, #528]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a83      	ldr	r2, [pc, #524]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 800590e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005912:	6013      	str	r3, [r2, #0]
 8005914:	4b81      	ldr	r3, [pc, #516]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a80      	ldr	r2, [pc, #512]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 800591a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800591e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d013      	beq.n	8005950 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005928:	f7fc fdbe 	bl	80024a8 <HAL_GetTick>
 800592c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005930:	f7fc fdba 	bl	80024a8 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b64      	cmp	r3, #100	; 0x64
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e204      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005942:	4b76      	ldr	r3, [pc, #472]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0f0      	beq.n	8005930 <HAL_RCC_OscConfig+0xc0>
 800594e:	e014      	b.n	800597a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005950:	f7fc fdaa 	bl	80024a8 <HAL_GetTick>
 8005954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005956:	e008      	b.n	800596a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005958:	f7fc fda6 	bl	80024a8 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b64      	cmp	r3, #100	; 0x64
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e1f0      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800596a:	4b6c      	ldr	r3, [pc, #432]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1f0      	bne.n	8005958 <HAL_RCC_OscConfig+0xe8>
 8005976:	e000      	b.n	800597a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d063      	beq.n	8005a4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005986:	4b65      	ldr	r3, [pc, #404]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f003 030c 	and.w	r3, r3, #12
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00b      	beq.n	80059aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005992:	4b62      	ldr	r3, [pc, #392]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800599a:	2b08      	cmp	r3, #8
 800599c:	d11c      	bne.n	80059d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800599e:	4b5f      	ldr	r3, [pc, #380]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d116      	bne.n	80059d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059aa:	4b5c      	ldr	r3, [pc, #368]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0302 	and.w	r3, r3, #2
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d005      	beq.n	80059c2 <HAL_RCC_OscConfig+0x152>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d001      	beq.n	80059c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e1c4      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059c2:	4b56      	ldr	r3, [pc, #344]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	00db      	lsls	r3, r3, #3
 80059d0:	4952      	ldr	r1, [pc, #328]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059d6:	e03a      	b.n	8005a4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d020      	beq.n	8005a22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059e0:	4b4f      	ldr	r3, [pc, #316]	; (8005b20 <HAL_RCC_OscConfig+0x2b0>)
 80059e2:	2201      	movs	r2, #1
 80059e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e6:	f7fc fd5f 	bl	80024a8 <HAL_GetTick>
 80059ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059ec:	e008      	b.n	8005a00 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059ee:	f7fc fd5b 	bl	80024a8 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d901      	bls.n	8005a00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e1a5      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a00:	4b46      	ldr	r3, [pc, #280]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0302 	and.w	r3, r3, #2
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d0f0      	beq.n	80059ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a0c:	4b43      	ldr	r3, [pc, #268]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	00db      	lsls	r3, r3, #3
 8005a1a:	4940      	ldr	r1, [pc, #256]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	600b      	str	r3, [r1, #0]
 8005a20:	e015      	b.n	8005a4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a22:	4b3f      	ldr	r3, [pc, #252]	; (8005b20 <HAL_RCC_OscConfig+0x2b0>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a28:	f7fc fd3e 	bl	80024a8 <HAL_GetTick>
 8005a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a2e:	e008      	b.n	8005a42 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a30:	f7fc fd3a 	bl	80024a8 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	d901      	bls.n	8005a42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e184      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a42:	4b36      	ldr	r3, [pc, #216]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1f0      	bne.n	8005a30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0308 	and.w	r3, r3, #8
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d030      	beq.n	8005abc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d016      	beq.n	8005a90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a62:	4b30      	ldr	r3, [pc, #192]	; (8005b24 <HAL_RCC_OscConfig+0x2b4>)
 8005a64:	2201      	movs	r2, #1
 8005a66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a68:	f7fc fd1e 	bl	80024a8 <HAL_GetTick>
 8005a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a6e:	e008      	b.n	8005a82 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a70:	f7fc fd1a 	bl	80024a8 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	d901      	bls.n	8005a82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e164      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a82:	4b26      	ldr	r3, [pc, #152]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005a84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0f0      	beq.n	8005a70 <HAL_RCC_OscConfig+0x200>
 8005a8e:	e015      	b.n	8005abc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a90:	4b24      	ldr	r3, [pc, #144]	; (8005b24 <HAL_RCC_OscConfig+0x2b4>)
 8005a92:	2200      	movs	r2, #0
 8005a94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a96:	f7fc fd07 	bl	80024a8 <HAL_GetTick>
 8005a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a9c:	e008      	b.n	8005ab0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a9e:	f7fc fd03 	bl	80024a8 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d901      	bls.n	8005ab0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e14d      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ab0:	4b1a      	ldr	r3, [pc, #104]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ab4:	f003 0302 	and.w	r3, r3, #2
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1f0      	bne.n	8005a9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0304 	and.w	r3, r3, #4
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 80a0 	beq.w	8005c0a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aca:	2300      	movs	r3, #0
 8005acc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ace:	4b13      	ldr	r3, [pc, #76]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d10f      	bne.n	8005afa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ada:	2300      	movs	r3, #0
 8005adc:	60bb      	str	r3, [r7, #8]
 8005ade:	4b0f      	ldr	r3, [pc, #60]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	4a0e      	ldr	r2, [pc, #56]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8005aea:	4b0c      	ldr	r3, [pc, #48]	; (8005b1c <HAL_RCC_OscConfig+0x2ac>)
 8005aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005af2:	60bb      	str	r3, [r7, #8]
 8005af4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005af6:	2301      	movs	r3, #1
 8005af8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005afa:	4b0b      	ldr	r3, [pc, #44]	; (8005b28 <HAL_RCC_OscConfig+0x2b8>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d121      	bne.n	8005b4a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b06:	4b08      	ldr	r3, [pc, #32]	; (8005b28 <HAL_RCC_OscConfig+0x2b8>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a07      	ldr	r2, [pc, #28]	; (8005b28 <HAL_RCC_OscConfig+0x2b8>)
 8005b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b12:	f7fc fcc9 	bl	80024a8 <HAL_GetTick>
 8005b16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b18:	e011      	b.n	8005b3e <HAL_RCC_OscConfig+0x2ce>
 8005b1a:	bf00      	nop
 8005b1c:	40023800 	.word	0x40023800
 8005b20:	42470000 	.word	0x42470000
 8005b24:	42470e80 	.word	0x42470e80
 8005b28:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b2c:	f7fc fcbc 	bl	80024a8 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e106      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b3e:	4b85      	ldr	r3, [pc, #532]	; (8005d54 <HAL_RCC_OscConfig+0x4e4>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d0f0      	beq.n	8005b2c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d106      	bne.n	8005b60 <HAL_RCC_OscConfig+0x2f0>
 8005b52:	4b81      	ldr	r3, [pc, #516]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b56:	4a80      	ldr	r2, [pc, #512]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b58:	f043 0301 	orr.w	r3, r3, #1
 8005b5c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b5e:	e01c      	b.n	8005b9a <HAL_RCC_OscConfig+0x32a>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	2b05      	cmp	r3, #5
 8005b66:	d10c      	bne.n	8005b82 <HAL_RCC_OscConfig+0x312>
 8005b68:	4b7b      	ldr	r3, [pc, #492]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6c:	4a7a      	ldr	r2, [pc, #488]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b6e:	f043 0304 	orr.w	r3, r3, #4
 8005b72:	6713      	str	r3, [r2, #112]	; 0x70
 8005b74:	4b78      	ldr	r3, [pc, #480]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b78:	4a77      	ldr	r2, [pc, #476]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b7a:	f043 0301 	orr.w	r3, r3, #1
 8005b7e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b80:	e00b      	b.n	8005b9a <HAL_RCC_OscConfig+0x32a>
 8005b82:	4b75      	ldr	r3, [pc, #468]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b86:	4a74      	ldr	r2, [pc, #464]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b88:	f023 0301 	bic.w	r3, r3, #1
 8005b8c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b8e:	4b72      	ldr	r3, [pc, #456]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b92:	4a71      	ldr	r2, [pc, #452]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005b94:	f023 0304 	bic.w	r3, r3, #4
 8005b98:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d015      	beq.n	8005bce <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba2:	f7fc fc81 	bl	80024a8 <HAL_GetTick>
 8005ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ba8:	e00a      	b.n	8005bc0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005baa:	f7fc fc7d 	bl	80024a8 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e0c5      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bc0:	4b65      	ldr	r3, [pc, #404]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc4:	f003 0302 	and.w	r3, r3, #2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d0ee      	beq.n	8005baa <HAL_RCC_OscConfig+0x33a>
 8005bcc:	e014      	b.n	8005bf8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bce:	f7fc fc6b 	bl	80024a8 <HAL_GetTick>
 8005bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bd4:	e00a      	b.n	8005bec <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bd6:	f7fc fc67 	bl	80024a8 <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d901      	bls.n	8005bec <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005be8:	2303      	movs	r3, #3
 8005bea:	e0af      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bec:	4b5a      	ldr	r3, [pc, #360]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d1ee      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bf8:	7dfb      	ldrb	r3, [r7, #23]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d105      	bne.n	8005c0a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bfe:	4b56      	ldr	r3, [pc, #344]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c02:	4a55      	ldr	r2, [pc, #340]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005c04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c08:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 809b 	beq.w	8005d4a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c14:	4b50      	ldr	r3, [pc, #320]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f003 030c 	and.w	r3, r3, #12
 8005c1c:	2b08      	cmp	r3, #8
 8005c1e:	d05c      	beq.n	8005cda <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d141      	bne.n	8005cac <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c28:	4b4c      	ldr	r3, [pc, #304]	; (8005d5c <HAL_RCC_OscConfig+0x4ec>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2e:	f7fc fc3b 	bl	80024a8 <HAL_GetTick>
 8005c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c34:	e008      	b.n	8005c48 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c36:	f7fc fc37 	bl	80024a8 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d901      	bls.n	8005c48 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e081      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c48:	4b43      	ldr	r3, [pc, #268]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1f0      	bne.n	8005c36 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	69da      	ldr	r2, [r3, #28]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	431a      	orrs	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	019b      	lsls	r3, r3, #6
 8005c64:	431a      	orrs	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c6a:	085b      	lsrs	r3, r3, #1
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	041b      	lsls	r3, r3, #16
 8005c70:	431a      	orrs	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c76:	061b      	lsls	r3, r3, #24
 8005c78:	4937      	ldr	r1, [pc, #220]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c7e:	4b37      	ldr	r3, [pc, #220]	; (8005d5c <HAL_RCC_OscConfig+0x4ec>)
 8005c80:	2201      	movs	r2, #1
 8005c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c84:	f7fc fc10 	bl	80024a8 <HAL_GetTick>
 8005c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c8a:	e008      	b.n	8005c9e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c8c:	f7fc fc0c 	bl	80024a8 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e056      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c9e:	4b2e      	ldr	r3, [pc, #184]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d0f0      	beq.n	8005c8c <HAL_RCC_OscConfig+0x41c>
 8005caa:	e04e      	b.n	8005d4a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cac:	4b2b      	ldr	r3, [pc, #172]	; (8005d5c <HAL_RCC_OscConfig+0x4ec>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cb2:	f7fc fbf9 	bl	80024a8 <HAL_GetTick>
 8005cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cb8:	e008      	b.n	8005ccc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cba:	f7fc fbf5 	bl	80024a8 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d901      	bls.n	8005ccc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e03f      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ccc:	4b22      	ldr	r3, [pc, #136]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1f0      	bne.n	8005cba <HAL_RCC_OscConfig+0x44a>
 8005cd8:	e037      	b.n	8005d4a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d101      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e032      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ce6:	4b1c      	ldr	r3, [pc, #112]	; (8005d58 <HAL_RCC_OscConfig+0x4e8>)
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d028      	beq.n	8005d46 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d121      	bne.n	8005d46 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d11a      	bne.n	8005d46 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d16:	4013      	ands	r3, r2
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d1c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d111      	bne.n	8005d46 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2c:	085b      	lsrs	r3, r3, #1
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d107      	bne.n	8005d46 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d40:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d001      	beq.n	8005d4a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e000      	b.n	8005d4c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3718      	adds	r7, #24
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	40007000 	.word	0x40007000
 8005d58:	40023800 	.word	0x40023800
 8005d5c:	42470060 	.word	0x42470060

08005d60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d101      	bne.n	8005d74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e0cc      	b.n	8005f0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d74:	4b68      	ldr	r3, [pc, #416]	; (8005f18 <HAL_RCC_ClockConfig+0x1b8>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 0307 	and.w	r3, r3, #7
 8005d7c:	683a      	ldr	r2, [r7, #0]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d90c      	bls.n	8005d9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d82:	4b65      	ldr	r3, [pc, #404]	; (8005f18 <HAL_RCC_ClockConfig+0x1b8>)
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	b2d2      	uxtb	r2, r2
 8005d88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d8a:	4b63      	ldr	r3, [pc, #396]	; (8005f18 <HAL_RCC_ClockConfig+0x1b8>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0307 	and.w	r3, r3, #7
 8005d92:	683a      	ldr	r2, [r7, #0]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d001      	beq.n	8005d9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e0b8      	b.n	8005f0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 0302 	and.w	r3, r3, #2
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d020      	beq.n	8005dea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0304 	and.w	r3, r3, #4
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d005      	beq.n	8005dc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005db4:	4b59      	ldr	r3, [pc, #356]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	4a58      	ldr	r2, [pc, #352]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005dba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dbe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0308 	and.w	r3, r3, #8
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d005      	beq.n	8005dd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dcc:	4b53      	ldr	r3, [pc, #332]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	4a52      	ldr	r2, [pc, #328]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005dd2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005dd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dd8:	4b50      	ldr	r3, [pc, #320]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	494d      	ldr	r1, [pc, #308]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d044      	beq.n	8005e80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d107      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dfe:	4b47      	ldr	r3, [pc, #284]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d119      	bne.n	8005e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e07f      	b.n	8005f0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d003      	beq.n	8005e1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e1a:	2b03      	cmp	r3, #3
 8005e1c:	d107      	bne.n	8005e2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e1e:	4b3f      	ldr	r3, [pc, #252]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d109      	bne.n	8005e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e06f      	b.n	8005f0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e2e:	4b3b      	ldr	r3, [pc, #236]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e067      	b.n	8005f0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e3e:	4b37      	ldr	r3, [pc, #220]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f023 0203 	bic.w	r2, r3, #3
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	4934      	ldr	r1, [pc, #208]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e50:	f7fc fb2a 	bl	80024a8 <HAL_GetTick>
 8005e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e56:	e00a      	b.n	8005e6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e58:	f7fc fb26 	bl	80024a8 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d901      	bls.n	8005e6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e04f      	b.n	8005f0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e6e:	4b2b      	ldr	r3, [pc, #172]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f003 020c 	and.w	r2, r3, #12
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d1eb      	bne.n	8005e58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e80:	4b25      	ldr	r3, [pc, #148]	; (8005f18 <HAL_RCC_ClockConfig+0x1b8>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0307 	and.w	r3, r3, #7
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d20c      	bcs.n	8005ea8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e8e:	4b22      	ldr	r3, [pc, #136]	; (8005f18 <HAL_RCC_ClockConfig+0x1b8>)
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	b2d2      	uxtb	r2, r2
 8005e94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e96:	4b20      	ldr	r3, [pc, #128]	; (8005f18 <HAL_RCC_ClockConfig+0x1b8>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0307 	and.w	r3, r3, #7
 8005e9e:	683a      	ldr	r2, [r7, #0]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d001      	beq.n	8005ea8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e032      	b.n	8005f0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0304 	and.w	r3, r3, #4
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d008      	beq.n	8005ec6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005eb4:	4b19      	ldr	r3, [pc, #100]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	4916      	ldr	r1, [pc, #88]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0308 	and.w	r3, r3, #8
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d009      	beq.n	8005ee6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ed2:	4b12      	ldr	r3, [pc, #72]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	00db      	lsls	r3, r3, #3
 8005ee0:	490e      	ldr	r1, [pc, #56]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005ee6:	f000 f821 	bl	8005f2c <HAL_RCC_GetSysClockFreq>
 8005eea:	4602      	mov	r2, r0
 8005eec:	4b0b      	ldr	r3, [pc, #44]	; (8005f1c <HAL_RCC_ClockConfig+0x1bc>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	091b      	lsrs	r3, r3, #4
 8005ef2:	f003 030f 	and.w	r3, r3, #15
 8005ef6:	490a      	ldr	r1, [pc, #40]	; (8005f20 <HAL_RCC_ClockConfig+0x1c0>)
 8005ef8:	5ccb      	ldrb	r3, [r1, r3]
 8005efa:	fa22 f303 	lsr.w	r3, r2, r3
 8005efe:	4a09      	ldr	r2, [pc, #36]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005f00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f02:	4b09      	ldr	r3, [pc, #36]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fc fa8a 	bl	8002420 <HAL_InitTick>

  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	40023c00 	.word	0x40023c00
 8005f1c:	40023800 	.word	0x40023800
 8005f20:	080189b0 	.word	0x080189b0
 8005f24:	20000074 	.word	0x20000074
 8005f28:	2000007c 	.word	0x2000007c

08005f2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f2c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005f30:	b084      	sub	sp, #16
 8005f32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f34:	2300      	movs	r3, #0
 8005f36:	607b      	str	r3, [r7, #4]
 8005f38:	2300      	movs	r3, #0
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f44:	4b67      	ldr	r3, [pc, #412]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f003 030c 	and.w	r3, r3, #12
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d00d      	beq.n	8005f6c <HAL_RCC_GetSysClockFreq+0x40>
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	f200 80bd 	bhi.w	80060d0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d002      	beq.n	8005f60 <HAL_RCC_GetSysClockFreq+0x34>
 8005f5a:	2b04      	cmp	r3, #4
 8005f5c:	d003      	beq.n	8005f66 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f5e:	e0b7      	b.n	80060d0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f60:	4b61      	ldr	r3, [pc, #388]	; (80060e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005f62:	60bb      	str	r3, [r7, #8]
       break;
 8005f64:	e0b7      	b.n	80060d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f66:	4b61      	ldr	r3, [pc, #388]	; (80060ec <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005f68:	60bb      	str	r3, [r7, #8]
      break;
 8005f6a:	e0b4      	b.n	80060d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f6c:	4b5d      	ldr	r3, [pc, #372]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f74:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f76:	4b5b      	ldr	r3, [pc, #364]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d04d      	beq.n	800601e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f82:	4b58      	ldr	r3, [pc, #352]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	099b      	lsrs	r3, r3, #6
 8005f88:	461a      	mov	r2, r3
 8005f8a:	f04f 0300 	mov.w	r3, #0
 8005f8e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005f92:	f04f 0100 	mov.w	r1, #0
 8005f96:	ea02 0800 	and.w	r8, r2, r0
 8005f9a:	ea03 0901 	and.w	r9, r3, r1
 8005f9e:	4640      	mov	r0, r8
 8005fa0:	4649      	mov	r1, r9
 8005fa2:	f04f 0200 	mov.w	r2, #0
 8005fa6:	f04f 0300 	mov.w	r3, #0
 8005faa:	014b      	lsls	r3, r1, #5
 8005fac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005fb0:	0142      	lsls	r2, r0, #5
 8005fb2:	4610      	mov	r0, r2
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	ebb0 0008 	subs.w	r0, r0, r8
 8005fba:	eb61 0109 	sbc.w	r1, r1, r9
 8005fbe:	f04f 0200 	mov.w	r2, #0
 8005fc2:	f04f 0300 	mov.w	r3, #0
 8005fc6:	018b      	lsls	r3, r1, #6
 8005fc8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005fcc:	0182      	lsls	r2, r0, #6
 8005fce:	1a12      	subs	r2, r2, r0
 8005fd0:	eb63 0301 	sbc.w	r3, r3, r1
 8005fd4:	f04f 0000 	mov.w	r0, #0
 8005fd8:	f04f 0100 	mov.w	r1, #0
 8005fdc:	00d9      	lsls	r1, r3, #3
 8005fde:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fe2:	00d0      	lsls	r0, r2, #3
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	eb12 0208 	adds.w	r2, r2, r8
 8005fec:	eb43 0309 	adc.w	r3, r3, r9
 8005ff0:	f04f 0000 	mov.w	r0, #0
 8005ff4:	f04f 0100 	mov.w	r1, #0
 8005ff8:	0259      	lsls	r1, r3, #9
 8005ffa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005ffe:	0250      	lsls	r0, r2, #9
 8006000:	4602      	mov	r2, r0
 8006002:	460b      	mov	r3, r1
 8006004:	4610      	mov	r0, r2
 8006006:	4619      	mov	r1, r3
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	461a      	mov	r2, r3
 800600c:	f04f 0300 	mov.w	r3, #0
 8006010:	f7fa f92e 	bl	8000270 <__aeabi_uldivmod>
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	4613      	mov	r3, r2
 800601a:	60fb      	str	r3, [r7, #12]
 800601c:	e04a      	b.n	80060b4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800601e:	4b31      	ldr	r3, [pc, #196]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	099b      	lsrs	r3, r3, #6
 8006024:	461a      	mov	r2, r3
 8006026:	f04f 0300 	mov.w	r3, #0
 800602a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800602e:	f04f 0100 	mov.w	r1, #0
 8006032:	ea02 0400 	and.w	r4, r2, r0
 8006036:	ea03 0501 	and.w	r5, r3, r1
 800603a:	4620      	mov	r0, r4
 800603c:	4629      	mov	r1, r5
 800603e:	f04f 0200 	mov.w	r2, #0
 8006042:	f04f 0300 	mov.w	r3, #0
 8006046:	014b      	lsls	r3, r1, #5
 8006048:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800604c:	0142      	lsls	r2, r0, #5
 800604e:	4610      	mov	r0, r2
 8006050:	4619      	mov	r1, r3
 8006052:	1b00      	subs	r0, r0, r4
 8006054:	eb61 0105 	sbc.w	r1, r1, r5
 8006058:	f04f 0200 	mov.w	r2, #0
 800605c:	f04f 0300 	mov.w	r3, #0
 8006060:	018b      	lsls	r3, r1, #6
 8006062:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006066:	0182      	lsls	r2, r0, #6
 8006068:	1a12      	subs	r2, r2, r0
 800606a:	eb63 0301 	sbc.w	r3, r3, r1
 800606e:	f04f 0000 	mov.w	r0, #0
 8006072:	f04f 0100 	mov.w	r1, #0
 8006076:	00d9      	lsls	r1, r3, #3
 8006078:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800607c:	00d0      	lsls	r0, r2, #3
 800607e:	4602      	mov	r2, r0
 8006080:	460b      	mov	r3, r1
 8006082:	1912      	adds	r2, r2, r4
 8006084:	eb45 0303 	adc.w	r3, r5, r3
 8006088:	f04f 0000 	mov.w	r0, #0
 800608c:	f04f 0100 	mov.w	r1, #0
 8006090:	0299      	lsls	r1, r3, #10
 8006092:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006096:	0290      	lsls	r0, r2, #10
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	4610      	mov	r0, r2
 800609e:	4619      	mov	r1, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	461a      	mov	r2, r3
 80060a4:	f04f 0300 	mov.w	r3, #0
 80060a8:	f7fa f8e2 	bl	8000270 <__aeabi_uldivmod>
 80060ac:	4602      	mov	r2, r0
 80060ae:	460b      	mov	r3, r1
 80060b0:	4613      	mov	r3, r2
 80060b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80060b4:	4b0b      	ldr	r3, [pc, #44]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	0c1b      	lsrs	r3, r3, #16
 80060ba:	f003 0303 	and.w	r3, r3, #3
 80060be:	3301      	adds	r3, #1
 80060c0:	005b      	lsls	r3, r3, #1
 80060c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060cc:	60bb      	str	r3, [r7, #8]
      break;
 80060ce:	e002      	b.n	80060d6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060d0:	4b05      	ldr	r3, [pc, #20]	; (80060e8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80060d2:	60bb      	str	r3, [r7, #8]
      break;
 80060d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060d6:	68bb      	ldr	r3, [r7, #8]
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80060e2:	bf00      	nop
 80060e4:	40023800 	.word	0x40023800
 80060e8:	00f42400 	.word	0x00f42400
 80060ec:	007a1200 	.word	0x007a1200

080060f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060f0:	b480      	push	{r7}
 80060f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060f4:	4b03      	ldr	r3, [pc, #12]	; (8006104 <HAL_RCC_GetHCLKFreq+0x14>)
 80060f6:	681b      	ldr	r3, [r3, #0]
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000074 	.word	0x20000074

08006108 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800610c:	f7ff fff0 	bl	80060f0 <HAL_RCC_GetHCLKFreq>
 8006110:	4602      	mov	r2, r0
 8006112:	4b05      	ldr	r3, [pc, #20]	; (8006128 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	0a9b      	lsrs	r3, r3, #10
 8006118:	f003 0307 	and.w	r3, r3, #7
 800611c:	4903      	ldr	r1, [pc, #12]	; (800612c <HAL_RCC_GetPCLK1Freq+0x24>)
 800611e:	5ccb      	ldrb	r3, [r1, r3]
 8006120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006124:	4618      	mov	r0, r3
 8006126:	bd80      	pop	{r7, pc}
 8006128:	40023800 	.word	0x40023800
 800612c:	080189c0 	.word	0x080189c0

08006130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006134:	f7ff ffdc 	bl	80060f0 <HAL_RCC_GetHCLKFreq>
 8006138:	4602      	mov	r2, r0
 800613a:	4b05      	ldr	r3, [pc, #20]	; (8006150 <HAL_RCC_GetPCLK2Freq+0x20>)
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	0b5b      	lsrs	r3, r3, #13
 8006140:	f003 0307 	and.w	r3, r3, #7
 8006144:	4903      	ldr	r1, [pc, #12]	; (8006154 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006146:	5ccb      	ldrb	r3, [r1, r3]
 8006148:	fa22 f303 	lsr.w	r3, r2, r3
}
 800614c:	4618      	mov	r0, r3
 800614e:	bd80      	pop	{r7, pc}
 8006150:	40023800 	.word	0x40023800
 8006154:	080189c0 	.word	0x080189c0

08006158 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006160:	2300      	movs	r3, #0
 8006162:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0301 	and.w	r3, r3, #1
 8006170:	2b00      	cmp	r3, #0
 8006172:	d105      	bne.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800617c:	2b00      	cmp	r3, #0
 800617e:	d035      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006180:	4b62      	ldr	r3, [pc, #392]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006182:	2200      	movs	r2, #0
 8006184:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006186:	f7fc f98f 	bl	80024a8 <HAL_GetTick>
 800618a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800618c:	e008      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800618e:	f7fc f98b 	bl	80024a8 <HAL_GetTick>
 8006192:	4602      	mov	r2, r0
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	2b02      	cmp	r3, #2
 800619a:	d901      	bls.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800619c:	2303      	movs	r3, #3
 800619e:	e0b0      	b.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80061a0:	4b5b      	ldr	r3, [pc, #364]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1f0      	bne.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	019a      	lsls	r2, r3, #6
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	071b      	lsls	r3, r3, #28
 80061b8:	4955      	ldr	r1, [pc, #340]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80061c0:	4b52      	ldr	r3, [pc, #328]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80061c2:	2201      	movs	r2, #1
 80061c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80061c6:	f7fc f96f 	bl	80024a8 <HAL_GetTick>
 80061ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80061cc:	e008      	b.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80061ce:	f7fc f96b 	bl	80024a8 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d901      	bls.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e090      	b.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80061e0:	4b4b      	ldr	r3, [pc, #300]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d0f0      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 8083 	beq.w	8006300 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80061fa:	2300      	movs	r3, #0
 80061fc:	60fb      	str	r3, [r7, #12]
 80061fe:	4b44      	ldr	r3, [pc, #272]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006202:	4a43      	ldr	r2, [pc, #268]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006208:	6413      	str	r3, [r2, #64]	; 0x40
 800620a:	4b41      	ldr	r3, [pc, #260]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800620c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006212:	60fb      	str	r3, [r7, #12]
 8006214:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006216:	4b3f      	ldr	r3, [pc, #252]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a3e      	ldr	r2, [pc, #248]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800621c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006220:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006222:	f7fc f941 	bl	80024a8 <HAL_GetTick>
 8006226:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006228:	e008      	b.n	800623c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800622a:	f7fc f93d 	bl	80024a8 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	2b02      	cmp	r3, #2
 8006236:	d901      	bls.n	800623c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e062      	b.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800623c:	4b35      	ldr	r3, [pc, #212]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0f0      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006248:	4b31      	ldr	r3, [pc, #196]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800624a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800624c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006250:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d02f      	beq.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006260:	693a      	ldr	r2, [r7, #16]
 8006262:	429a      	cmp	r2, r3
 8006264:	d028      	beq.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006266:	4b2a      	ldr	r3, [pc, #168]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800626a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800626e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006270:	4b29      	ldr	r3, [pc, #164]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006272:	2201      	movs	r2, #1
 8006274:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006276:	4b28      	ldr	r3, [pc, #160]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006278:	2200      	movs	r2, #0
 800627a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800627c:	4a24      	ldr	r2, [pc, #144]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006282:	4b23      	ldr	r3, [pc, #140]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b01      	cmp	r3, #1
 800628c:	d114      	bne.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800628e:	f7fc f90b 	bl	80024a8 <HAL_GetTick>
 8006292:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006294:	e00a      	b.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006296:	f7fc f907 	bl	80024a8 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d901      	bls.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80062a8:	2303      	movs	r3, #3
 80062aa:	e02a      	b.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062ac:	4b18      	ldr	r3, [pc, #96]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b0:	f003 0302 	and.w	r3, r3, #2
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d0ee      	beq.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062c4:	d10d      	bne.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80062c6:	4b12      	ldr	r3, [pc, #72]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80062d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062da:	490d      	ldr	r1, [pc, #52]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062dc:	4313      	orrs	r3, r2
 80062de:	608b      	str	r3, [r1, #8]
 80062e0:	e005      	b.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x196>
 80062e2:	4b0b      	ldr	r3, [pc, #44]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	4a0a      	ldr	r2, [pc, #40]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062e8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80062ec:	6093      	str	r3, [r2, #8]
 80062ee:	4b08      	ldr	r3, [pc, #32]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062fa:	4905      	ldr	r1, [pc, #20]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3718      	adds	r7, #24
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	42470068 	.word	0x42470068
 8006310:	40023800 	.word	0x40023800
 8006314:	40007000 	.word	0x40007000
 8006318:	42470e40 	.word	0x42470e40

0800631c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800631c:	b480      	push	{r7}
 800631e:	b087      	sub	sp, #28
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006324:	2300      	movs	r3, #0
 8006326:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006328:	2300      	movs	r3, #0
 800632a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006330:	2300      	movs	r3, #0
 8006332:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d13e      	bne.n	80063b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800633a:	4b23      	ldr	r3, [pc, #140]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006342:	60fb      	str	r3, [r7, #12]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d005      	beq.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2b01      	cmp	r3, #1
 800634e:	d12f      	bne.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006350:	4b1e      	ldr	r3, [pc, #120]	; (80063cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006352:	617b      	str	r3, [r7, #20]
          break;
 8006354:	e02f      	b.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006356:	4b1c      	ldr	r3, [pc, #112]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800635e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006362:	d108      	bne.n	8006376 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006364:	4b18      	ldr	r3, [pc, #96]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800636c:	4a18      	ldr	r2, [pc, #96]	; (80063d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800636e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006372:	613b      	str	r3, [r7, #16]
 8006374:	e007      	b.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006376:	4b14      	ldr	r3, [pc, #80]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800637e:	4a15      	ldr	r2, [pc, #84]	; (80063d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006380:	fbb2 f3f3 	udiv	r3, r2, r3
 8006384:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006386:	4b10      	ldr	r3, [pc, #64]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006388:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800638c:	099b      	lsrs	r3, r3, #6
 800638e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	fb02 f303 	mul.w	r3, r2, r3
 8006398:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800639a:	4b0b      	ldr	r3, [pc, #44]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800639c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063a0:	0f1b      	lsrs	r3, r3, #28
 80063a2:	f003 0307 	and.w	r3, r3, #7
 80063a6:	68ba      	ldr	r2, [r7, #8]
 80063a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ac:	617b      	str	r3, [r7, #20]
          break;
 80063ae:	e002      	b.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	617b      	str	r3, [r7, #20]
          break;
 80063b4:	bf00      	nop
        }
      }
      break;
 80063b6:	bf00      	nop
    }
  }
  return frequency;
 80063b8:	697b      	ldr	r3, [r7, #20]
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	371c      	adds	r7, #28
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	40023800 	.word	0x40023800
 80063cc:	00bb8000 	.word	0x00bb8000
 80063d0:	007a1200 	.word	0x007a1200
 80063d4:	00f42400 	.word	0x00f42400

080063d8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d101      	bne.n	80063ea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e022      	b.n	8006430 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d105      	bne.n	8006402 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f7fb fa2f 	bl	8001860 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2203      	movs	r2, #3
 8006406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 f814 	bl	8006438 <HAL_SD_InitCard>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d001      	beq.n	800641a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e00a      	b.n	8006430 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2201      	movs	r2, #1
 800642a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3708      	adds	r7, #8
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006438:	b5b0      	push	{r4, r5, r7, lr}
 800643a:	b08e      	sub	sp, #56	; 0x38
 800643c:	af04      	add	r7, sp, #16
 800643e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006440:	2300      	movs	r3, #0
 8006442:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006444:	2300      	movs	r3, #0
 8006446:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006448:	2300      	movs	r3, #0
 800644a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800644c:	2300      	movs	r3, #0
 800644e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006450:	2300      	movs	r3, #0
 8006452:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006454:	2376      	movs	r3, #118	; 0x76
 8006456:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681d      	ldr	r5, [r3, #0]
 800645c:	466c      	mov	r4, sp
 800645e:	f107 0314 	add.w	r3, r7, #20
 8006462:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006466:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800646a:	f107 0308 	add.w	r3, r7, #8
 800646e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006470:	4628      	mov	r0, r5
 8006472:	f001 ff09 	bl	8008288 <SDIO_Init>
 8006476:	4603      	mov	r3, r0
 8006478:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800647c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006480:	2b00      	cmp	r3, #0
 8006482:	d001      	beq.n	8006488 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e04c      	b.n	8006522 <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006488:	4b28      	ldr	r3, [pc, #160]	; (800652c <HAL_SD_InitCard+0xf4>)
 800648a:	2200      	movs	r2, #0
 800648c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4618      	mov	r0, r3
 8006494:	f001 ff41 	bl	800831a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006498:	4b24      	ldr	r3, [pc, #144]	; (800652c <HAL_SD_InitCard+0xf4>)
 800649a:	2201      	movs	r2, #1
 800649c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f001 f804 	bl	80074ac <SD_PowerON>
 80064a4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80064a6:	6a3b      	ldr	r3, [r7, #32]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00b      	beq.n	80064c4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064b8:	6a3b      	ldr	r3, [r7, #32]
 80064ba:	431a      	orrs	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e02e      	b.n	8006522 <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 ff25 	bl	8007314 <SD_InitCard>
 80064ca:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80064cc:	6a3b      	ldr	r3, [r7, #32]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00b      	beq.n	80064ea <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064de:	6a3b      	ldr	r3, [r7, #32]
 80064e0:	431a      	orrs	r2, r3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e01b      	b.n	8006522 <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80064f2:	4618      	mov	r0, r3
 80064f4:	f001 ffa4 	bl	8008440 <SDMMC_CmdBlockLength>
 80064f8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00f      	beq.n	8006520 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a0a      	ldr	r2, [pc, #40]	; (8006530 <HAL_SD_InitCard+0xf8>)
 8006506:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	431a      	orrs	r2, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e000      	b.n	8006522 <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3728      	adds	r7, #40	; 0x28
 8006526:	46bd      	mov	sp, r7
 8006528:	bdb0      	pop	{r4, r5, r7, pc}
 800652a:	bf00      	nop
 800652c:	422580a0 	.word	0x422580a0
 8006530:	004005ff 	.word	0x004005ff

08006534 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b08c      	sub	sp, #48	; 0x30
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
 8006540:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d107      	bne.n	800655c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006550:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e0c0      	b.n	80066de <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006562:	b2db      	uxtb	r3, r3
 8006564:	2b01      	cmp	r3, #1
 8006566:	f040 80b9 	bne.w	80066dc <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	441a      	add	r2, r3
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800657a:	429a      	cmp	r2, r3
 800657c:	d907      	bls.n	800658e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006582:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e0a7      	b.n	80066de <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2203      	movs	r2, #3
 8006592:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2200      	movs	r2, #0
 800659c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	6812      	ldr	r2, [r2, #0]
 80065a8:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 80065ac:	f043 0302 	orr.w	r3, r3, #2
 80065b0:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b6:	4a4c      	ldr	r2, [pc, #304]	; (80066e8 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80065b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065be:	4a4b      	ldr	r2, [pc, #300]	; (80066ec <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80065c0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	2200      	movs	r2, #0
 80065c8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ce:	2200      	movs	r2, #0
 80065d0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e2:	689a      	ldr	r2, [r3, #8]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	430a      	orrs	r2, r1
 80065ec:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3380      	adds	r3, #128	; 0x80
 80065f8:	4619      	mov	r1, r3
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	025b      	lsls	r3, r3, #9
 8006600:	089b      	lsrs	r3, r3, #2
 8006602:	f7fc f99f 	bl	8002944 <HAL_DMA_Start_IT>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d017      	beq.n	800663c <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800661a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a33      	ldr	r2, [pc, #204]	; (80066f0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006622:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006628:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e050      	b.n	80066de <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800663c:	4b2d      	ldr	r3, [pc, #180]	; (80066f4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800663e:	2201      	movs	r2, #1
 8006640:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006646:	2b01      	cmp	r3, #1
 8006648:	d002      	beq.n	8006650 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 800664a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664c:	025b      	lsls	r3, r3, #9
 800664e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006650:	f04f 33ff 	mov.w	r3, #4294967295
 8006654:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	025b      	lsls	r3, r3, #9
 800665a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800665c:	2390      	movs	r3, #144	; 0x90
 800665e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006660:	2302      	movs	r3, #2
 8006662:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006664:	2300      	movs	r3, #0
 8006666:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006668:	2301      	movs	r3, #1
 800666a:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f107 0210 	add.w	r2, r7, #16
 8006674:	4611      	mov	r1, r2
 8006676:	4618      	mov	r0, r3
 8006678:	f001 feb6 	bl	80083e8 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	2b01      	cmp	r3, #1
 8006680:	d90a      	bls.n	8006698 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2282      	movs	r2, #130	; 0x82
 8006686:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800668e:	4618      	mov	r0, r3
 8006690:	f001 ff1a 	bl	80084c8 <SDMMC_CmdReadMultiBlock>
 8006694:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006696:	e009      	b.n	80066ac <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2281      	movs	r2, #129	; 0x81
 800669c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066a4:	4618      	mov	r0, r3
 80066a6:	f001 feed 	bl	8008484 <SDMMC_CmdReadSingleBlock>
 80066aa:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80066ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d012      	beq.n	80066d8 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a0e      	ldr	r2, [pc, #56]	; (80066f0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80066b8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c0:	431a      	orrs	r2, r3
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e002      	b.n	80066de <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 80066d8:	2300      	movs	r3, #0
 80066da:	e000      	b.n	80066de <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 80066dc:	2302      	movs	r3, #2
  }
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3730      	adds	r7, #48	; 0x30
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	08007123 	.word	0x08007123
 80066ec:	08007195 	.word	0x08007195
 80066f0:	004005ff 	.word	0x004005ff
 80066f4:	4225858c 	.word	0x4225858c

080066f8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b08c      	sub	sp, #48	; 0x30
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	607a      	str	r2, [r7, #4]
 8006704:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d107      	bne.n	8006720 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006714:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e0c5      	b.n	80068ac <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006726:	b2db      	uxtb	r3, r3
 8006728:	2b01      	cmp	r3, #1
 800672a:	f040 80be 	bne.w	80068aa <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006734:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	441a      	add	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800673e:	429a      	cmp	r2, r3
 8006740:	d907      	bls.n	8006752 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006746:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e0ac      	b.n	80068ac <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2203      	movs	r2, #3
 8006756:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2200      	movs	r2, #0
 8006760:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	6812      	ldr	r2, [r2, #0]
 800676c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8006770:	f043 0302 	orr.w	r3, r3, #2
 8006774:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800677a:	4a4e      	ldr	r2, [pc, #312]	; (80068b4 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 800677c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006782:	4a4d      	ldr	r2, [pc, #308]	; (80068b8 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006784:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800678a:	2200      	movs	r2, #0
 800678c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006792:	2b01      	cmp	r3, #1
 8006794:	d002      	beq.n	800679c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006798:	025b      	lsls	r3, r3, #9
 800679a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d90a      	bls.n	80067b8 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	22a0      	movs	r2, #160	; 0xa0
 80067a6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067ae:	4618      	mov	r0, r3
 80067b0:	f001 fece 	bl	8008550 <SDMMC_CmdWriteMultiBlock>
 80067b4:	62f8      	str	r0, [r7, #44]	; 0x2c
 80067b6:	e009      	b.n	80067cc <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2290      	movs	r2, #144	; 0x90
 80067bc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067c4:	4618      	mov	r0, r3
 80067c6:	f001 fea1 	bl	800850c <SDMMC_CmdWriteSingleBlock>
 80067ca:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80067cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d012      	beq.n	80067f8 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a39      	ldr	r2, [pc, #228]	; (80068bc <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80067d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e0:	431a      	orrs	r2, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e059      	b.n	80068ac <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80067f8:	4b31      	ldr	r3, [pc, #196]	; (80068c0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80067fa:	2201      	movs	r2, #1
 80067fc:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006802:	2240      	movs	r2, #64	; 0x40
 8006804:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006816:	689a      	ldr	r2, [r3, #8]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	430a      	orrs	r2, r1
 8006820:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006826:	68b9      	ldr	r1, [r7, #8]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	3380      	adds	r3, #128	; 0x80
 800682e:	461a      	mov	r2, r3
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	025b      	lsls	r3, r3, #9
 8006834:	089b      	lsrs	r3, r3, #2
 8006836:	f7fc f885 	bl	8002944 <HAL_DMA_Start_IT>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d01c      	beq.n	800687a <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	6812      	ldr	r2, [r2, #0]
 800684a:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800684e:	f023 0302 	bic.w	r3, r3, #2
 8006852:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a18      	ldr	r2, [pc, #96]	; (80068bc <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800685a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006860:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e018      	b.n	80068ac <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800687a:	f04f 33ff 	mov.w	r3, #4294967295
 800687e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	025b      	lsls	r3, r3, #9
 8006884:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006886:	2390      	movs	r3, #144	; 0x90
 8006888:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800688a:	2300      	movs	r3, #0
 800688c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800688e:	2300      	movs	r3, #0
 8006890:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006892:	2301      	movs	r3, #1
 8006894:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f107 0210 	add.w	r2, r7, #16
 800689e:	4611      	mov	r1, r2
 80068a0:	4618      	mov	r0, r3
 80068a2:	f001 fda1 	bl	80083e8 <SDIO_ConfigData>

      return HAL_OK;
 80068a6:	2300      	movs	r3, #0
 80068a8:	e000      	b.n	80068ac <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80068aa:	2302      	movs	r3, #2
  }
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3730      	adds	r7, #48	; 0x30
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	080070f9 	.word	0x080070f9
 80068b8:	08007195 	.word	0x08007195
 80068bc:	004005ff 	.word	0x004005ff
 80068c0:	4225858c 	.word	0x4225858c

080068c4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d008      	beq.n	80068f2 <HAL_SD_IRQHandler+0x2e>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f003 0308 	and.w	r3, r3, #8
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d003      	beq.n	80068f2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 fffd 	bl	80078ea <SD_Read_IT>
 80068f0:	e165      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f000 808f 	beq.w	8006a20 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f44f 7280 	mov.w	r2, #256	; 0x100
 800690a:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	6812      	ldr	r2, [r2, #0]
 8006916:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800691a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800691e:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f022 0201 	bic.w	r2, r2, #1
 800692e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f003 0308 	and.w	r3, r3, #8
 8006936:	2b00      	cmp	r3, #0
 8006938:	d039      	beq.n	80069ae <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f003 0302 	and.w	r3, r3, #2
 8006940:	2b00      	cmp	r3, #0
 8006942:	d104      	bne.n	800694e <HAL_SD_IRQHandler+0x8a>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f003 0320 	and.w	r3, r3, #32
 800694a:	2b00      	cmp	r3, #0
 800694c:	d011      	beq.n	8006972 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4618      	mov	r0, r3
 8006954:	f001 fe1e 	bl	8008594 <SDMMC_CmdStopTransfer>
 8006958:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d008      	beq.n	8006972 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	431a      	orrs	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 f92f 	bl	8006bd0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f240 523a 	movw	r2, #1338	; 0x53a
 800697a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f003 0301 	and.w	r3, r3, #1
 8006990:	2b00      	cmp	r3, #0
 8006992:	d104      	bne.n	800699e <HAL_SD_IRQHandler+0xda>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d003      	beq.n	80069a6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f002 fa84 	bl	8008eac <HAL_SD_RxCpltCallback>
 80069a4:	e10b      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f002 fa76 	bl	8008e98 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80069ac:	e107      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 8102 	beq.w	8006bbe <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f003 0320 	and.w	r3, r3, #32
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d011      	beq.n	80069e8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4618      	mov	r0, r3
 80069ca:	f001 fde3 	bl	8008594 <SDMMC_CmdStopTransfer>
 80069ce:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d008      	beq.n	80069e8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	431a      	orrs	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f8f4 	bl	8006bd0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	f040 80e5 	bne.w	8006bbe <HAL_SD_IRQHandler+0x2fa>
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f003 0302 	and.w	r3, r3, #2
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f040 80df 	bne.w	8006bbe <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 0208 	bic.w	r2, r2, #8
 8006a0e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f002 fa3d 	bl	8008e98 <HAL_SD_TxCpltCallback>
}
 8006a1e:	e0ce      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d008      	beq.n	8006a40 <HAL_SD_IRQHandler+0x17c>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f003 0308 	and.w	r3, r3, #8
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d003      	beq.n	8006a40 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 ffa7 	bl	800798c <SD_Write_IT>
 8006a3e:	e0be      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a46:	f240 233a 	movw	r3, #570	; 0x23a
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	f000 80b6 	beq.w	8006bbe <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a58:	f003 0302 	and.w	r3, r3, #2
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d005      	beq.n	8006a6c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a64:	f043 0202 	orr.w	r2, r3, #2
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a72:	f003 0308 	and.w	r3, r3, #8
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d005      	beq.n	8006a86 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7e:	f043 0208 	orr.w	r2, r3, #8
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a8c:	f003 0320 	and.w	r3, r3, #32
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d005      	beq.n	8006aa0 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a98:	f043 0220 	orr.w	r2, r3, #32
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aa6:	f003 0310 	and.w	r3, r3, #16
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d005      	beq.n	8006aba <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab2:	f043 0210 	orr.w	r2, r3, #16
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ac0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d005      	beq.n	8006ad4 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006acc:	f043 0208 	orr.w	r2, r3, #8
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f240 723a 	movw	r2, #1850	; 0x73a
 8006adc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	6812      	ldr	r2, [r2, #0]
 8006ae8:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8006aec:	f023 0302 	bic.w	r3, r3, #2
 8006af0:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4618      	mov	r0, r3
 8006af8:	f001 fd4c 	bl	8008594 <SDMMC_CmdStopTransfer>
 8006afc:	4602      	mov	r2, r0
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b02:	431a      	orrs	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f003 0308 	and.w	r3, r3, #8
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d00a      	beq.n	8006b28 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 f855 	bl	8006bd0 <HAL_SD_ErrorCallback>
}
 8006b26:	e04a      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d045      	beq.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f003 0310 	and.w	r3, r3, #16
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d104      	bne.n	8006b46 <HAL_SD_IRQHandler+0x282>
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f003 0320 	and.w	r3, r3, #32
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d011      	beq.n	8006b6a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b4a:	4a1f      	ldr	r2, [pc, #124]	; (8006bc8 <HAL_SD_IRQHandler+0x304>)
 8006b4c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b52:	4618      	mov	r0, r3
 8006b54:	f7fb ff4e 	bl	80029f4 <HAL_DMA_Abort_IT>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d02f      	beq.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b62:	4618      	mov	r0, r3
 8006b64:	f000 fb68 	bl	8007238 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006b68:	e029      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f003 0301 	and.w	r3, r3, #1
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d104      	bne.n	8006b7e <HAL_SD_IRQHandler+0x2ba>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f003 0302 	and.w	r3, r3, #2
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d011      	beq.n	8006ba2 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b82:	4a12      	ldr	r2, [pc, #72]	; (8006bcc <HAL_SD_IRQHandler+0x308>)
 8006b84:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f7fb ff32 	bl	80029f4 <HAL_DMA_Abort_IT>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d013      	beq.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 fb83 	bl	80072a6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006ba0:	e00d      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f002 f964 	bl	8008e84 <HAL_SD_AbortCallback>
}
 8006bbc:	e7ff      	b.n	8006bbe <HAL_SD_IRQHandler+0x2fa>
 8006bbe:	bf00      	nop
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	08007239 	.word	0x08007239
 8006bcc:	080072a7 	.word	0x080072a7

08006bd0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bf2:	0f9b      	lsrs	r3, r3, #30
 8006bf4:	b2da      	uxtb	r2, r3
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bfe:	0e9b      	lsrs	r3, r3, #26
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	f003 030f 	and.w	r3, r3, #15
 8006c06:	b2da      	uxtb	r2, r3
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c10:	0e1b      	lsrs	r3, r3, #24
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	f003 0303 	and.w	r3, r3, #3
 8006c18:	b2da      	uxtb	r2, r3
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c22:	0c1b      	lsrs	r3, r3, #16
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c2e:	0a1b      	lsrs	r3, r3, #8
 8006c30:	b2da      	uxtb	r2, r3
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c3a:	b2da      	uxtb	r2, r3
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c44:	0d1b      	lsrs	r3, r3, #20
 8006c46:	b29a      	uxth	r2, r3
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c50:	0c1b      	lsrs	r3, r3, #16
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	f003 030f 	and.w	r3, r3, #15
 8006c58:	b2da      	uxtb	r2, r3
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c62:	0bdb      	lsrs	r3, r3, #15
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	f003 0301 	and.w	r3, r3, #1
 8006c6a:	b2da      	uxtb	r2, r3
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c74:	0b9b      	lsrs	r3, r3, #14
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	f003 0301 	and.w	r3, r3, #1
 8006c7c:	b2da      	uxtb	r2, r3
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c86:	0b5b      	lsrs	r3, r3, #13
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	f003 0301 	and.w	r3, r3, #1
 8006c8e:	b2da      	uxtb	r2, r3
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c98:	0b1b      	lsrs	r3, r3, #12
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	f003 0301 	and.w	r3, r3, #1
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d163      	bne.n	8006d7c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cb8:	009a      	lsls	r2, r3, #2
 8006cba:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006cc4:	0f92      	lsrs	r2, r2, #30
 8006cc6:	431a      	orrs	r2, r3
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cd0:	0edb      	lsrs	r3, r3, #27
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	f003 0307 	and.w	r3, r3, #7
 8006cd8:	b2da      	uxtb	r2, r3
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ce2:	0e1b      	lsrs	r3, r3, #24
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	f003 0307 	and.w	r3, r3, #7
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cf4:	0d5b      	lsrs	r3, r3, #21
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	f003 0307 	and.w	r3, r3, #7
 8006cfc:	b2da      	uxtb	r2, r3
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d06:	0c9b      	lsrs	r3, r3, #18
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	f003 0307 	and.w	r3, r3, #7
 8006d0e:	b2da      	uxtb	r2, r3
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d18:	0bdb      	lsrs	r3, r3, #15
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	f003 0307 	and.w	r3, r3, #7
 8006d20:	b2da      	uxtb	r2, r3
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	1c5a      	adds	r2, r3, #1
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	7e1b      	ldrb	r3, [r3, #24]
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	f003 0307 	and.w	r3, r3, #7
 8006d3a:	3302      	adds	r3, #2
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006d46:	fb02 f203 	mul.w	r2, r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	7a1b      	ldrb	r3, [r3, #8]
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	f003 030f 	and.w	r3, r3, #15
 8006d58:	2201      	movs	r2, #1
 8006d5a:	409a      	lsls	r2, r3
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006d68:	0a52      	lsrs	r2, r2, #9
 8006d6a:	fb02 f203 	mul.w	r2, r2, r3
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d78:	661a      	str	r2, [r3, #96]	; 0x60
 8006d7a:	e031      	b.n	8006de0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d11d      	bne.n	8006dc0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d88:	041b      	lsls	r3, r3, #16
 8006d8a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d92:	0c1b      	lsrs	r3, r3, #16
 8006d94:	431a      	orrs	r2, r3
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	029a      	lsls	r2, r3, #10
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006db4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	661a      	str	r2, [r3, #96]	; 0x60
 8006dbe:	e00f      	b.n	8006de0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a58      	ldr	r2, [pc, #352]	; (8006f28 <HAL_SD_GetCardCSD+0x344>)
 8006dc6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dcc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e09d      	b.n	8006f1c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006de4:	0b9b      	lsrs	r3, r3, #14
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	f003 0301 	and.w	r3, r3, #1
 8006dec:	b2da      	uxtb	r2, r3
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006df6:	09db      	lsrs	r3, r3, #7
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e0e:	b2da      	uxtb	r2, r3
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e18:	0fdb      	lsrs	r3, r3, #31
 8006e1a:	b2da      	uxtb	r2, r3
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e24:	0f5b      	lsrs	r3, r3, #29
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	f003 0303 	and.w	r3, r3, #3
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e36:	0e9b      	lsrs	r3, r3, #26
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	f003 0307 	and.w	r3, r3, #7
 8006e3e:	b2da      	uxtb	r2, r3
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e48:	0d9b      	lsrs	r3, r3, #22
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	f003 030f 	and.w	r3, r3, #15
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e5a:	0d5b      	lsrs	r3, r3, #21
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	f003 0301 	and.w	r3, r3, #1
 8006e62:	b2da      	uxtb	r2, r3
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e76:	0c1b      	lsrs	r3, r3, #16
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	f003 0301 	and.w	r3, r3, #1
 8006e7e:	b2da      	uxtb	r2, r3
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e8a:	0bdb      	lsrs	r3, r3, #15
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	b2da      	uxtb	r2, r3
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e9e:	0b9b      	lsrs	r3, r3, #14
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	b2da      	uxtb	r2, r3
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eb2:	0b5b      	lsrs	r3, r3, #13
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	b2da      	uxtb	r2, r3
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ec6:	0b1b      	lsrs	r3, r3, #12
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	f003 0301 	and.w	r3, r3, #1
 8006ece:	b2da      	uxtb	r2, r3
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eda:	0a9b      	lsrs	r3, r3, #10
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	f003 0303 	and.w	r3, r3, #3
 8006ee2:	b2da      	uxtb	r2, r3
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eee:	0a1b      	lsrs	r3, r3, #8
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	f003 0303 	and.w	r3, r3, #3
 8006ef6:	b2da      	uxtb	r2, r3
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f02:	085b      	lsrs	r3, r3, #1
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f0a:	b2da      	uxtb	r2, r3
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	2201      	movs	r2, #1
 8006f16:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr
 8006f28:	004005ff 	.word	0x004005ff

08006f2c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006f76:	2300      	movs	r3, #0
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006f84:	b5b0      	push	{r4, r5, r7, lr}
 8006f86:	b08e      	sub	sp, #56	; 0x38
 8006f88:	af04      	add	r7, sp, #16
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2203      	movs	r2, #3
 8006f98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fa0:	2b03      	cmp	r3, #3
 8006fa2:	d02e      	beq.n	8007002 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006faa:	d106      	bne.n	8006fba <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	639a      	str	r2, [r3, #56]	; 0x38
 8006fb8:	e029      	b.n	800700e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fc0:	d10a      	bne.n	8006fd8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 fb28 	bl	8007618 <SD_WideBus_Enable>
 8006fc8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	431a      	orrs	r2, r3
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	639a      	str	r2, [r3, #56]	; 0x38
 8006fd6:	e01a      	b.n	800700e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10a      	bne.n	8006ff4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 fb65 	bl	80076ae <SD_WideBus_Disable>
 8006fe4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fea:	6a3b      	ldr	r3, [r7, #32]
 8006fec:	431a      	orrs	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	639a      	str	r2, [r3, #56]	; 0x38
 8006ff2:	e00c      	b.n	800700e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	639a      	str	r2, [r3, #56]	; 0x38
 8007000:	e005      	b.n	800700e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007006:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00b      	beq.n	800702e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a26      	ldr	r2, [pc, #152]	; (80070b4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800701c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800702c:	e01f      	b.n	800706e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	695b      	ldr	r3, [r3, #20]
 8007048:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	699b      	ldr	r3, [r3, #24]
 800704e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681d      	ldr	r5, [r3, #0]
 8007054:	466c      	mov	r4, sp
 8007056:	f107 0314 	add.w	r3, r7, #20
 800705a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800705e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007062:	f107 0308 	add.w	r3, r7, #8
 8007066:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007068:	4628      	mov	r0, r5
 800706a:	f001 f90d 	bl	8008288 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007076:	4618      	mov	r0, r3
 8007078:	f001 f9e2 	bl	8008440 <SDMMC_CmdBlockLength>
 800707c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00c      	beq.n	800709e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a0a      	ldr	r2, [pc, #40]	; (80070b4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800708a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007090:	6a3b      	ldr	r3, [r7, #32]
 8007092:	431a      	orrs	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2201      	movs	r2, #1
 80070a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80070a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3728      	adds	r7, #40	; 0x28
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bdb0      	pop	{r4, r5, r7, pc}
 80070b2:	bf00      	nop
 80070b4:	004005ff 	.word	0x004005ff

080070b8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b086      	sub	sp, #24
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80070c0:	2300      	movs	r3, #0
 80070c2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80070c4:	f107 030c 	add.w	r3, r7, #12
 80070c8:	4619      	mov	r1, r3
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 fa7c 	bl	80075c8 <SD_SendStatus>
 80070d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d005      	beq.n	80070e4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	431a      	orrs	r2, r3
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	0a5b      	lsrs	r3, r3, #9
 80070e8:	f003 030f 	and.w	r3, r3, #15
 80070ec:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80070ee:	693b      	ldr	r3, [r7, #16]
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3718      	adds	r7, #24
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007104:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007114:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007116:	bf00      	nop
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr

08007122 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007122:	b580      	push	{r7, lr}
 8007124:	b084      	sub	sp, #16
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007134:	2b82      	cmp	r3, #130	; 0x82
 8007136:	d111      	bne.n	800715c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4618      	mov	r0, r3
 800713e:	f001 fa29 	bl	8008594 <SDMMC_CmdStopTransfer>
 8007142:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d008      	beq.n	800715c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	431a      	orrs	r2, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f7ff fd3a 	bl	8006bd0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f022 0208 	bic.w	r2, r2, #8
 800716a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f240 523a 	movw	r2, #1338	; 0x53a
 8007174:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2201      	movs	r2, #1
 800717a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2200      	movs	r2, #0
 8007182:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f001 fe91 	bl	8008eac <HAL_SD_RxCpltCallback>
#endif
}
 800718a:	bf00      	nop
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
	...

08007194 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b086      	sub	sp, #24
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071a0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f7fb fdd2 	bl	8002d4c <HAL_DMA_GetError>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d03e      	beq.n	800722c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071bc:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d002      	beq.n	80071ca <SD_DMAError+0x36>
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d12d      	bne.n	8007226 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a19      	ldr	r2, [pc, #100]	; (8007234 <SD_DMAError+0xa0>)
 80071d0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80071e0:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80071ee:	6978      	ldr	r0, [r7, #20]
 80071f0:	f7ff ff62 	bl	80070b8 <HAL_SD_GetCardState>
 80071f4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	2b06      	cmp	r3, #6
 80071fa:	d002      	beq.n	8007202 <SD_DMAError+0x6e>
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2b05      	cmp	r3, #5
 8007200:	d10a      	bne.n	8007218 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4618      	mov	r0, r3
 8007208:	f001 f9c4 	bl	8008594 <SDMMC_CmdStopTransfer>
 800720c:	4602      	mov	r2, r0
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007212:	431a      	orrs	r2, r3
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	2200      	movs	r2, #0
 8007224:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007226:	6978      	ldr	r0, [r7, #20]
 8007228:	f7ff fcd2 	bl	8006bd0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800722c:	bf00      	nop
 800722e:	3718      	adds	r7, #24
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	004005ff 	.word	0x004005ff

08007238 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007244:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f240 523a 	movw	r2, #1338	; 0x53a
 800724e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	f7ff ff31 	bl	80070b8 <HAL_SD_GetCardState>
 8007256:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2200      	movs	r2, #0
 8007264:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	2b06      	cmp	r3, #6
 800726a:	d002      	beq.n	8007272 <SD_DMATxAbort+0x3a>
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	2b05      	cmp	r3, #5
 8007270:	d10a      	bne.n	8007288 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4618      	mov	r0, r3
 8007278:	f001 f98c 	bl	8008594 <SDMMC_CmdStopTransfer>
 800727c:	4602      	mov	r2, r0
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007282:	431a      	orrs	r2, r3
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800728c:	2b00      	cmp	r3, #0
 800728e:	d103      	bne.n	8007298 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f001 fdf7 	bl	8008e84 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007296:	e002      	b.n	800729e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f7ff fc99 	bl	8006bd0 <HAL_SD_ErrorCallback>
}
 800729e:	bf00      	nop
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80072a6:	b580      	push	{r7, lr}
 80072a8:	b084      	sub	sp, #16
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072b2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f240 523a 	movw	r2, #1338	; 0x53a
 80072bc:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f7ff fefa 	bl	80070b8 <HAL_SD_GetCardState>
 80072c4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	2b06      	cmp	r3, #6
 80072d8:	d002      	beq.n	80072e0 <SD_DMARxAbort+0x3a>
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2b05      	cmp	r3, #5
 80072de:	d10a      	bne.n	80072f6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4618      	mov	r0, r3
 80072e6:	f001 f955 	bl	8008594 <SDMMC_CmdStopTransfer>
 80072ea:	4602      	mov	r2, r0
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f0:	431a      	orrs	r2, r3
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d103      	bne.n	8007306 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f001 fdc0 	bl	8008e84 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007304:	e002      	b.n	800730c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f7ff fc62 	bl	8006bd0 <HAL_SD_ErrorCallback>
}
 800730c:	bf00      	nop
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007314:	b5b0      	push	{r4, r5, r7, lr}
 8007316:	b094      	sub	sp, #80	; 0x50
 8007318:	af04      	add	r7, sp, #16
 800731a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800731c:	2301      	movs	r3, #1
 800731e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4618      	mov	r0, r3
 8007326:	f001 f807 	bl	8008338 <SDIO_GetPowerState>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d102      	bne.n	8007336 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007330:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007334:	e0b6      	b.n	80074a4 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800733a:	2b03      	cmp	r3, #3
 800733c:	d02f      	beq.n	800739e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4618      	mov	r0, r3
 8007344:	f001 fa30 	bl	80087a8 <SDMMC_CmdSendCID>
 8007348:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800734a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <SD_InitCard+0x40>
    {
      return errorstate;
 8007350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007352:	e0a7      	b.n	80074a4 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2100      	movs	r1, #0
 800735a:	4618      	mov	r0, r3
 800735c:	f001 f831 	bl	80083c2 <SDIO_GetResponse>
 8007360:	4602      	mov	r2, r0
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2104      	movs	r1, #4
 800736c:	4618      	mov	r0, r3
 800736e:	f001 f828 	bl	80083c2 <SDIO_GetResponse>
 8007372:	4602      	mov	r2, r0
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2108      	movs	r1, #8
 800737e:	4618      	mov	r0, r3
 8007380:	f001 f81f 	bl	80083c2 <SDIO_GetResponse>
 8007384:	4602      	mov	r2, r0
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	210c      	movs	r1, #12
 8007390:	4618      	mov	r0, r3
 8007392:	f001 f816 	bl	80083c2 <SDIO_GetResponse>
 8007396:	4602      	mov	r2, r0
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073a2:	2b03      	cmp	r3, #3
 80073a4:	d00d      	beq.n	80073c2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f107 020e 	add.w	r2, r7, #14
 80073ae:	4611      	mov	r1, r2
 80073b0:	4618      	mov	r0, r3
 80073b2:	f001 fa36 	bl	8008822 <SDMMC_CmdSetRelAdd>
 80073b6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80073b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d001      	beq.n	80073c2 <SD_InitCard+0xae>
    {
      return errorstate;
 80073be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073c0:	e070      	b.n	80074a4 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	d036      	beq.n	8007438 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80073ca:	89fb      	ldrh	r3, [r7, #14]
 80073cc:	461a      	mov	r2, r3
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073da:	041b      	lsls	r3, r3, #16
 80073dc:	4619      	mov	r1, r3
 80073de:	4610      	mov	r0, r2
 80073e0:	f001 fa00 	bl	80087e4 <SDMMC_CmdSendCSD>
 80073e4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80073e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d001      	beq.n	80073f0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80073ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ee:	e059      	b.n	80074a4 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2100      	movs	r1, #0
 80073f6:	4618      	mov	r0, r3
 80073f8:	f000 ffe3 	bl	80083c2 <SDIO_GetResponse>
 80073fc:	4602      	mov	r2, r0
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2104      	movs	r1, #4
 8007408:	4618      	mov	r0, r3
 800740a:	f000 ffda 	bl	80083c2 <SDIO_GetResponse>
 800740e:	4602      	mov	r2, r0
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2108      	movs	r1, #8
 800741a:	4618      	mov	r0, r3
 800741c:	f000 ffd1 	bl	80083c2 <SDIO_GetResponse>
 8007420:	4602      	mov	r2, r0
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	210c      	movs	r1, #12
 800742c:	4618      	mov	r0, r3
 800742e:	f000 ffc8 	bl	80083c2 <SDIO_GetResponse>
 8007432:	4602      	mov	r2, r0
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2104      	movs	r1, #4
 800743e:	4618      	mov	r0, r3
 8007440:	f000 ffbf 	bl	80083c2 <SDIO_GetResponse>
 8007444:	4603      	mov	r3, r0
 8007446:	0d1a      	lsrs	r2, r3, #20
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800744c:	f107 0310 	add.w	r3, r7, #16
 8007450:	4619      	mov	r1, r3
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f7ff fbc6 	bl	8006be4 <HAL_SD_GetCardCSD>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d002      	beq.n	8007464 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800745e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007462:	e01f      	b.n	80074a4 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6819      	ldr	r1, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800746c:	041b      	lsls	r3, r3, #16
 800746e:	461a      	mov	r2, r3
 8007470:	f04f 0300 	mov.w	r3, #0
 8007474:	4608      	mov	r0, r1
 8007476:	f001 f8af 	bl	80085d8 <SDMMC_CmdSelDesel>
 800747a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800747c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800747e:	2b00      	cmp	r3, #0
 8007480:	d001      	beq.n	8007486 <SD_InitCard+0x172>
  {
    return errorstate;
 8007482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007484:	e00e      	b.n	80074a4 <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681d      	ldr	r5, [r3, #0]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	466c      	mov	r4, sp
 800748e:	f103 0210 	add.w	r2, r3, #16
 8007492:	ca07      	ldmia	r2, {r0, r1, r2}
 8007494:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007498:	3304      	adds	r3, #4
 800749a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800749c:	4628      	mov	r0, r5
 800749e:	f000 fef3 	bl	8008288 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80074a2:	2300      	movs	r3, #0
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	3740      	adds	r7, #64	; 0x40
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bdb0      	pop	{r4, r5, r7, pc}

080074ac <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074b4:	2300      	movs	r3, #0
 80074b6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80074b8:	2300      	movs	r3, #0
 80074ba:	617b      	str	r3, [r7, #20]
 80074bc:	2300      	movs	r3, #0
 80074be:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4618      	mov	r0, r3
 80074c6:	f001 f8aa 	bl	800861e <SDMMC_CmdGoIdleState>
 80074ca:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d001      	beq.n	80074d6 <SD_PowerON+0x2a>
  {
    return errorstate;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	e072      	b.n	80075bc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4618      	mov	r0, r3
 80074dc:	f001 f8bd 	bl	800865a <SDMMC_CmdOperCond>
 80074e0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00d      	beq.n	8007504 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4618      	mov	r0, r3
 80074f4:	f001 f893 	bl	800861e <SDMMC_CmdGoIdleState>
 80074f8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d004      	beq.n	800750a <SD_PowerON+0x5e>
    {
      return errorstate;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	e05b      	b.n	80075bc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800750e:	2b01      	cmp	r3, #1
 8007510:	d137      	bne.n	8007582 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2100      	movs	r1, #0
 8007518:	4618      	mov	r0, r3
 800751a:	f001 f8bd 	bl	8008698 <SDMMC_CmdAppCommand>
 800751e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d02d      	beq.n	8007582 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007526:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800752a:	e047      	b.n	80075bc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2100      	movs	r1, #0
 8007532:	4618      	mov	r0, r3
 8007534:	f001 f8b0 	bl	8008698 <SDMMC_CmdAppCommand>
 8007538:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d001      	beq.n	8007544 <SD_PowerON+0x98>
    {
      return errorstate;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	e03b      	b.n	80075bc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	491e      	ldr	r1, [pc, #120]	; (80075c4 <SD_PowerON+0x118>)
 800754a:	4618      	mov	r0, r3
 800754c:	f001 f8c6 	bl	80086dc <SDMMC_CmdAppOperCommand>
 8007550:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d002      	beq.n	800755e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007558:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800755c:	e02e      	b.n	80075bc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2100      	movs	r1, #0
 8007564:	4618      	mov	r0, r3
 8007566:	f000 ff2c 	bl	80083c2 <SDIO_GetResponse>
 800756a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	0fdb      	lsrs	r3, r3, #31
 8007570:	2b01      	cmp	r3, #1
 8007572:	d101      	bne.n	8007578 <SD_PowerON+0xcc>
 8007574:	2301      	movs	r3, #1
 8007576:	e000      	b.n	800757a <SD_PowerON+0xce>
 8007578:	2300      	movs	r3, #0
 800757a:	613b      	str	r3, [r7, #16]

    count++;
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	3301      	adds	r3, #1
 8007580:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007588:	4293      	cmp	r3, r2
 800758a:	d802      	bhi.n	8007592 <SD_PowerON+0xe6>
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d0cc      	beq.n	800752c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007598:	4293      	cmp	r3, r2
 800759a:	d902      	bls.n	80075a2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800759c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80075a0:	e00c      	b.n	80075bc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d003      	beq.n	80075b4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	645a      	str	r2, [r3, #68]	; 0x44
 80075b2:	e002      	b.n	80075ba <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3718      	adds	r7, #24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	c1100000 	.word	0xc1100000

080075c8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d102      	bne.n	80075de <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80075d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80075dc:	e018      	b.n	8007610 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075e6:	041b      	lsls	r3, r3, #16
 80075e8:	4619      	mov	r1, r3
 80075ea:	4610      	mov	r0, r2
 80075ec:	f001 f93a 	bl	8008864 <SDMMC_CmdSendStatus>
 80075f0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d001      	beq.n	80075fc <SD_SendStatus+0x34>
  {
    return errorstate;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	e009      	b.n	8007610 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2100      	movs	r1, #0
 8007602:	4618      	mov	r0, r3
 8007604:	f000 fedd 	bl	80083c2 <SDIO_GetResponse>
 8007608:	4602      	mov	r2, r0
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800760e:	2300      	movs	r3, #0
}
 8007610:	4618      	mov	r0, r3
 8007612:	3710      	adds	r7, #16
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b086      	sub	sp, #24
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007620:	2300      	movs	r3, #0
 8007622:	60fb      	str	r3, [r7, #12]
 8007624:	2300      	movs	r3, #0
 8007626:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2100      	movs	r1, #0
 800762e:	4618      	mov	r0, r3
 8007630:	f000 fec7 	bl	80083c2 <SDIO_GetResponse>
 8007634:	4603      	mov	r3, r0
 8007636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800763a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800763e:	d102      	bne.n	8007646 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007640:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007644:	e02f      	b.n	80076a6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007646:	f107 030c 	add.w	r3, r7, #12
 800764a:	4619      	mov	r1, r3
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 f879 	bl	8007744 <SD_FindSCR>
 8007652:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d001      	beq.n	800765e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	e023      	b.n	80076a6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007664:	2b00      	cmp	r3, #0
 8007666:	d01c      	beq.n	80076a2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007670:	041b      	lsls	r3, r3, #16
 8007672:	4619      	mov	r1, r3
 8007674:	4610      	mov	r0, r2
 8007676:	f001 f80f 	bl	8008698 <SDMMC_CmdAppCommand>
 800767a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d001      	beq.n	8007686 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	e00f      	b.n	80076a6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2102      	movs	r1, #2
 800768c:	4618      	mov	r0, r3
 800768e:	f001 f848 	bl	8008722 <SDMMC_CmdBusWidth>
 8007692:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d001      	beq.n	800769e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	e003      	b.n	80076a6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800769e:	2300      	movs	r3, #0
 80076a0:	e001      	b.n	80076a6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80076a2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3718      	adds	r7, #24
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}

080076ae <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b086      	sub	sp, #24
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80076b6:	2300      	movs	r3, #0
 80076b8:	60fb      	str	r3, [r7, #12]
 80076ba:	2300      	movs	r3, #0
 80076bc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	2100      	movs	r1, #0
 80076c4:	4618      	mov	r0, r3
 80076c6:	f000 fe7c 	bl	80083c2 <SDIO_GetResponse>
 80076ca:	4603      	mov	r3, r0
 80076cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80076d4:	d102      	bne.n	80076dc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80076d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80076da:	e02f      	b.n	800773c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80076dc:	f107 030c 	add.w	r3, r7, #12
 80076e0:	4619      	mov	r1, r3
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f82e 	bl	8007744 <SD_FindSCR>
 80076e8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d001      	beq.n	80076f4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	e023      	b.n	800773c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d01c      	beq.n	8007738 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007706:	041b      	lsls	r3, r3, #16
 8007708:	4619      	mov	r1, r3
 800770a:	4610      	mov	r0, r2
 800770c:	f000 ffc4 	bl	8008698 <SDMMC_CmdAppCommand>
 8007710:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d001      	beq.n	800771c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	e00f      	b.n	800773c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2100      	movs	r1, #0
 8007722:	4618      	mov	r0, r3
 8007724:	f000 fffd 	bl	8008722 <SDMMC_CmdBusWidth>
 8007728:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d001      	beq.n	8007734 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	e003      	b.n	800773c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007734:	2300      	movs	r3, #0
 8007736:	e001      	b.n	800773c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007738:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800773c:	4618      	mov	r0, r3
 800773e:	3718      	adds	r7, #24
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007744:	b590      	push	{r4, r7, lr}
 8007746:	b08f      	sub	sp, #60	; 0x3c
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800774e:	f7fa feab 	bl	80024a8 <HAL_GetTick>
 8007752:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007754:	2300      	movs	r3, #0
 8007756:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007758:	2300      	movs	r3, #0
 800775a:	60bb      	str	r3, [r7, #8]
 800775c:	2300      	movs	r3, #0
 800775e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	2108      	movs	r1, #8
 800776a:	4618      	mov	r0, r3
 800776c:	f000 fe68 	bl	8008440 <SDMMC_CmdBlockLength>
 8007770:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <SD_FindSCR+0x38>
  {
    return errorstate;
 8007778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800777a:	e0b2      	b.n	80078e2 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007784:	041b      	lsls	r3, r3, #16
 8007786:	4619      	mov	r1, r3
 8007788:	4610      	mov	r0, r2
 800778a:	f000 ff85 	bl	8008698 <SDMMC_CmdAppCommand>
 800778e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007792:	2b00      	cmp	r3, #0
 8007794:	d001      	beq.n	800779a <SD_FindSCR+0x56>
  {
    return errorstate;
 8007796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007798:	e0a3      	b.n	80078e2 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800779a:	f04f 33ff 	mov.w	r3, #4294967295
 800779e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80077a0:	2308      	movs	r3, #8
 80077a2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80077a4:	2330      	movs	r3, #48	; 0x30
 80077a6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80077a8:	2302      	movs	r3, #2
 80077aa:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80077ac:	2300      	movs	r3, #0
 80077ae:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80077b0:	2301      	movs	r3, #1
 80077b2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f107 0210 	add.w	r2, r7, #16
 80077bc:	4611      	mov	r1, r2
 80077be:	4618      	mov	r0, r3
 80077c0:	f000 fe12 	bl	80083e8 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4618      	mov	r0, r3
 80077ca:	f000 ffcc 	bl	8008766 <SDMMC_CmdSendSCR>
 80077ce:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80077d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d02a      	beq.n	800782c <SD_FindSCR+0xe8>
  {
    return errorstate;
 80077d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d8:	e083      	b.n	80078e2 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00f      	beq.n	8007808 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6819      	ldr	r1, [r3, #0]
 80077ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	f107 0208 	add.w	r2, r7, #8
 80077f4:	18d4      	adds	r4, r2, r3
 80077f6:	4608      	mov	r0, r1
 80077f8:	f000 fd71 	bl	80082de <SDIO_ReadFIFO>
 80077fc:	4603      	mov	r3, r0
 80077fe:	6023      	str	r3, [r4, #0]
      index++;
 8007800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007802:	3301      	adds	r3, #1
 8007804:	637b      	str	r3, [r7, #52]	; 0x34
 8007806:	e006      	b.n	8007816 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800780e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007812:	2b00      	cmp	r3, #0
 8007814:	d012      	beq.n	800783c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007816:	f7fa fe47 	bl	80024a8 <HAL_GetTick>
 800781a:	4602      	mov	r2, r0
 800781c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007824:	d102      	bne.n	800782c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007826:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800782a:	e05a      	b.n	80078e2 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007832:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8007836:	2b00      	cmp	r3, #0
 8007838:	d0cf      	beq.n	80077da <SD_FindSCR+0x96>
 800783a:	e000      	b.n	800783e <SD_FindSCR+0xfa>
      break;
 800783c:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007844:	f003 0308 	and.w	r3, r3, #8
 8007848:	2b00      	cmp	r3, #0
 800784a:	d005      	beq.n	8007858 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2208      	movs	r2, #8
 8007852:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007854:	2308      	movs	r3, #8
 8007856:	e044      	b.n	80078e2 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800785e:	f003 0302 	and.w	r3, r3, #2
 8007862:	2b00      	cmp	r3, #0
 8007864:	d005      	beq.n	8007872 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	2202      	movs	r2, #2
 800786c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800786e:	2302      	movs	r3, #2
 8007870:	e037      	b.n	80078e2 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007878:	f003 0320 	and.w	r3, r3, #32
 800787c:	2b00      	cmp	r3, #0
 800787e:	d005      	beq.n	800788c <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2220      	movs	r2, #32
 8007886:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007888:	2320      	movs	r3, #32
 800788a:	e02a      	b.n	80078e2 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f240 523a 	movw	r2, #1338	; 0x53a
 8007894:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	061a      	lsls	r2, r3, #24
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	021b      	lsls	r3, r3, #8
 800789e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80078a2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	0a1b      	lsrs	r3, r3, #8
 80078a8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80078ac:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	0e1b      	lsrs	r3, r3, #24
 80078b2:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80078b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b6:	601a      	str	r2, [r3, #0]
    scr++;
 80078b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ba:	3304      	adds	r3, #4
 80078bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	061a      	lsls	r2, r3, #24
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	021b      	lsls	r3, r3, #8
 80078c6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80078ca:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	0a1b      	lsrs	r3, r3, #8
 80078d0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80078d4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	0e1b      	lsrs	r3, r3, #24
 80078da:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80078dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078de:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80078e0:	2300      	movs	r3, #0
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	373c      	adds	r7, #60	; 0x3c
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd90      	pop	{r4, r7, pc}

080078ea <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b086      	sub	sp, #24
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078fc:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d03f      	beq.n	8007984 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007904:	2300      	movs	r3, #0
 8007906:	617b      	str	r3, [r7, #20]
 8007908:	e033      	b.n	8007972 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4618      	mov	r0, r3
 8007910:	f000 fce5 	bl	80082de <SDIO_ReadFIFO>
 8007914:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	b2da      	uxtb	r2, r3
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	3301      	adds	r3, #1
 8007922:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	3b01      	subs	r3, #1
 8007928:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	0a1b      	lsrs	r3, r3, #8
 800792e:	b2da      	uxtb	r2, r3
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	3301      	adds	r3, #1
 8007938:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	3b01      	subs	r3, #1
 800793e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	0c1b      	lsrs	r3, r3, #16
 8007944:	b2da      	uxtb	r2, r3
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	701a      	strb	r2, [r3, #0]
      tmp++;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	3301      	adds	r3, #1
 800794e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	3b01      	subs	r3, #1
 8007954:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	0e1b      	lsrs	r3, r3, #24
 800795a:	b2da      	uxtb	r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	3301      	adds	r3, #1
 8007964:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	3b01      	subs	r3, #1
 800796a:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	3301      	adds	r3, #1
 8007970:	617b      	str	r3, [r7, #20]
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	2b07      	cmp	r3, #7
 8007976:	d9c8      	bls.n	800790a <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8007984:	bf00      	nop
 8007986:	3718      	adds	r7, #24
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b086      	sub	sp, #24
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6a1b      	ldr	r3, [r3, #32]
 8007998:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800799e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d043      	beq.n	8007a2e <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80079a6:	2300      	movs	r3, #0
 80079a8:	617b      	str	r3, [r7, #20]
 80079aa:	e037      	b.n	8007a1c <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	60bb      	str	r3, [r7, #8]
      tmp++;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	3301      	adds	r3, #1
 80079b6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	3b01      	subs	r3, #1
 80079bc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	021a      	lsls	r2, r3, #8
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	60bb      	str	r3, [r7, #8]
      tmp++;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	3301      	adds	r3, #1
 80079ce:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	3b01      	subs	r3, #1
 80079d4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	041a      	lsls	r2, r3, #16
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	4313      	orrs	r3, r2
 80079e0:	60bb      	str	r3, [r7, #8]
      tmp++;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	3301      	adds	r3, #1
 80079e6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	3b01      	subs	r3, #1
 80079ec:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	061a      	lsls	r2, r3, #24
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	60bb      	str	r3, [r7, #8]
      tmp++;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	3301      	adds	r3, #1
 80079fe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	3b01      	subs	r3, #1
 8007a04:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f107 0208 	add.w	r2, r7, #8
 8007a0e:	4611      	mov	r1, r2
 8007a10:	4618      	mov	r0, r3
 8007a12:	f000 fc71 	bl	80082f8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	3301      	adds	r3, #1
 8007a1a:	617b      	str	r3, [r7, #20]
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	2b07      	cmp	r3, #7
 8007a20:	d9c4      	bls.n	80079ac <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	68fa      	ldr	r2, [r7, #12]
 8007a26:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	693a      	ldr	r2, [r7, #16]
 8007a2c:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8007a2e:	bf00      	nop
 8007a30:	3718      	adds	r7, #24
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b084      	sub	sp, #16
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	60f8      	str	r0, [r7, #12]
 8007a3e:	60b9      	str	r1, [r7, #8]
 8007a40:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d101      	bne.n	8007a4c <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e034      	b.n	8007ab6 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d106      	bne.n	8007a66 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007a60:	68f8      	ldr	r0, [r7, #12]
 8007a62:	f7fa f8a1 	bl	8001ba8 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	3308      	adds	r3, #8
 8007a6e:	4619      	mov	r1, r3
 8007a70:	4610      	mov	r0, r2
 8007a72:	f000 fb39 	bl	80080e8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6818      	ldr	r0, [r3, #0]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	461a      	mov	r2, r3
 8007a80:	68b9      	ldr	r1, [r7, #8]
 8007a82:	f000 fb83 	bl	800818c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6858      	ldr	r0, [r3, #4]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	689a      	ldr	r2, [r3, #8]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a92:	6879      	ldr	r1, [r7, #4]
 8007a94:	f000 fbb8 	bl	8008208 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	6892      	ldr	r2, [r2, #8]
 8007aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	6892      	ldr	r2, [r2, #8]
 8007aac:	f041 0101 	orr.w	r1, r1, #1
 8007ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8007ab4:	2300      	movs	r3, #0
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b082      	sub	sp, #8
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d101      	bne.n	8007ad0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	e03f      	b.n	8007b50 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d106      	bne.n	8007aea <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f7f9 ffa7 	bl	8001a38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2224      	movs	r2, #36	; 0x24
 8007aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68da      	ldr	r2, [r3, #12]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b00:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 f928 	bl	8007d58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	691a      	ldr	r2, [r3, #16]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b16:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	695a      	ldr	r2, [r3, #20]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b26:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68da      	ldr	r2, [r3, #12]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b36:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2220      	movs	r2, #32
 8007b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2220      	movs	r2, #32
 8007b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b08a      	sub	sp, #40	; 0x28
 8007b5c:	af02      	add	r7, sp, #8
 8007b5e:	60f8      	str	r0, [r7, #12]
 8007b60:	60b9      	str	r1, [r7, #8]
 8007b62:	603b      	str	r3, [r7, #0]
 8007b64:	4613      	mov	r3, r2
 8007b66:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	2b20      	cmp	r3, #32
 8007b76:	d17c      	bne.n	8007c72 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d002      	beq.n	8007b84 <HAL_UART_Transmit+0x2c>
 8007b7e:	88fb      	ldrh	r3, [r7, #6]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d101      	bne.n	8007b88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007b84:	2301      	movs	r3, #1
 8007b86:	e075      	b.n	8007c74 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d101      	bne.n	8007b96 <HAL_UART_Transmit+0x3e>
 8007b92:	2302      	movs	r3, #2
 8007b94:	e06e      	b.n	8007c74 <HAL_UART_Transmit+0x11c>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2221      	movs	r2, #33	; 0x21
 8007ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007bac:	f7fa fc7c 	bl	80024a8 <HAL_GetTick>
 8007bb0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	88fa      	ldrh	r2, [r7, #6]
 8007bb6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	88fa      	ldrh	r2, [r7, #6]
 8007bbc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bc6:	d108      	bne.n	8007bda <HAL_UART_Transmit+0x82>
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	691b      	ldr	r3, [r3, #16]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d104      	bne.n	8007bda <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	61bb      	str	r3, [r7, #24]
 8007bd8:	e003      	b.n	8007be2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007bde:	2300      	movs	r3, #0
 8007be0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007bea:	e02a      	b.n	8007c42 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	9300      	str	r3, [sp, #0]
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	2180      	movs	r1, #128	; 0x80
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f000 f840 	bl	8007c7c <UART_WaitOnFlagUntilTimeout>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d001      	beq.n	8007c06 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e036      	b.n	8007c74 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10b      	bne.n	8007c24 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	881b      	ldrh	r3, [r3, #0]
 8007c10:	461a      	mov	r2, r3
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c1a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007c1c:	69bb      	ldr	r3, [r7, #24]
 8007c1e:	3302      	adds	r3, #2
 8007c20:	61bb      	str	r3, [r7, #24]
 8007c22:	e007      	b.n	8007c34 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	781a      	ldrb	r2, [r3, #0]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	3301      	adds	r3, #1
 8007c32:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	b29a      	uxth	r2, r3
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1cf      	bne.n	8007bec <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	9300      	str	r3, [sp, #0]
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	2200      	movs	r2, #0
 8007c54:	2140      	movs	r1, #64	; 0x40
 8007c56:	68f8      	ldr	r0, [r7, #12]
 8007c58:	f000 f810 	bl	8007c7c <UART_WaitOnFlagUntilTimeout>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d001      	beq.n	8007c66 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007c62:	2303      	movs	r3, #3
 8007c64:	e006      	b.n	8007c74 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2220      	movs	r2, #32
 8007c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	e000      	b.n	8007c74 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007c72:	2302      	movs	r3, #2
  }
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3720      	adds	r7, #32
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b090      	sub	sp, #64	; 0x40
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	603b      	str	r3, [r7, #0]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c8c:	e050      	b.n	8007d30 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c94:	d04c      	beq.n	8007d30 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007c96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d007      	beq.n	8007cac <UART_WaitOnFlagUntilTimeout+0x30>
 8007c9c:	f7fa fc04 	bl	80024a8 <HAL_GetTick>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d241      	bcs.n	8007d30 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	330c      	adds	r3, #12
 8007cb2:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cb6:	e853 3f00 	ldrex	r3, [r3]
 8007cba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	330c      	adds	r3, #12
 8007cca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007ccc:	637a      	str	r2, [r7, #52]	; 0x34
 8007cce:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cd4:	e841 2300 	strex	r3, r2, [r1]
 8007cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1e5      	bne.n	8007cac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	3314      	adds	r3, #20
 8007ce6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	e853 3f00 	ldrex	r3, [r3]
 8007cee:	613b      	str	r3, [r7, #16]
   return(result);
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	f023 0301 	bic.w	r3, r3, #1
 8007cf6:	63bb      	str	r3, [r7, #56]	; 0x38
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	3314      	adds	r3, #20
 8007cfe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d00:	623a      	str	r2, [r7, #32]
 8007d02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d04:	69f9      	ldr	r1, [r7, #28]
 8007d06:	6a3a      	ldr	r2, [r7, #32]
 8007d08:	e841 2300 	strex	r3, r2, [r1]
 8007d0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d1e5      	bne.n	8007ce0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2220      	movs	r2, #32
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2220      	movs	r2, #32
 8007d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e00f      	b.n	8007d50 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	4013      	ands	r3, r2
 8007d3a:	68ba      	ldr	r2, [r7, #8]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	bf0c      	ite	eq
 8007d40:	2301      	moveq	r3, #1
 8007d42:	2300      	movne	r3, #0
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	461a      	mov	r2, r3
 8007d48:	79fb      	ldrb	r3, [r7, #7]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d09f      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3740      	adds	r7, #64	; 0x40
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5c:	b09f      	sub	sp, #124	; 0x7c
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	691b      	ldr	r3, [r3, #16]
 8007d68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007d6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d6e:	68d9      	ldr	r1, [r3, #12]
 8007d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	ea40 0301 	orr.w	r3, r0, r1
 8007d78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d7c:	689a      	ldr	r2, [r3, #8]
 8007d7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	431a      	orrs	r2, r3
 8007d84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d86:	695b      	ldr	r3, [r3, #20]
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d8c:	69db      	ldr	r3, [r3, #28]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007d92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007d9c:	f021 010c 	bic.w	r1, r1, #12
 8007da0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007da6:	430b      	orrs	r3, r1
 8007da8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007db6:	6999      	ldr	r1, [r3, #24]
 8007db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	ea40 0301 	orr.w	r3, r0, r1
 8007dc0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	4bc5      	ldr	r3, [pc, #788]	; (80080dc <UART_SetConfig+0x384>)
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d004      	beq.n	8007dd6 <UART_SetConfig+0x7e>
 8007dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	4bc3      	ldr	r3, [pc, #780]	; (80080e0 <UART_SetConfig+0x388>)
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d103      	bne.n	8007dde <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007dd6:	f7fe f9ab 	bl	8006130 <HAL_RCC_GetPCLK2Freq>
 8007dda:	6778      	str	r0, [r7, #116]	; 0x74
 8007ddc:	e002      	b.n	8007de4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007dde:	f7fe f993 	bl	8006108 <HAL_RCC_GetPCLK1Freq>
 8007de2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de6:	69db      	ldr	r3, [r3, #28]
 8007de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dec:	f040 80b6 	bne.w	8007f5c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007df0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007df2:	461c      	mov	r4, r3
 8007df4:	f04f 0500 	mov.w	r5, #0
 8007df8:	4622      	mov	r2, r4
 8007dfa:	462b      	mov	r3, r5
 8007dfc:	1891      	adds	r1, r2, r2
 8007dfe:	6439      	str	r1, [r7, #64]	; 0x40
 8007e00:	415b      	adcs	r3, r3
 8007e02:	647b      	str	r3, [r7, #68]	; 0x44
 8007e04:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e08:	1912      	adds	r2, r2, r4
 8007e0a:	eb45 0303 	adc.w	r3, r5, r3
 8007e0e:	f04f 0000 	mov.w	r0, #0
 8007e12:	f04f 0100 	mov.w	r1, #0
 8007e16:	00d9      	lsls	r1, r3, #3
 8007e18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e1c:	00d0      	lsls	r0, r2, #3
 8007e1e:	4602      	mov	r2, r0
 8007e20:	460b      	mov	r3, r1
 8007e22:	1911      	adds	r1, r2, r4
 8007e24:	6639      	str	r1, [r7, #96]	; 0x60
 8007e26:	416b      	adcs	r3, r5
 8007e28:	667b      	str	r3, [r7, #100]	; 0x64
 8007e2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	461a      	mov	r2, r3
 8007e30:	f04f 0300 	mov.w	r3, #0
 8007e34:	1891      	adds	r1, r2, r2
 8007e36:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e38:	415b      	adcs	r3, r3
 8007e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e40:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007e44:	f7f8 fa14 	bl	8000270 <__aeabi_uldivmod>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	4ba5      	ldr	r3, [pc, #660]	; (80080e4 <UART_SetConfig+0x38c>)
 8007e4e:	fba3 2302 	umull	r2, r3, r3, r2
 8007e52:	095b      	lsrs	r3, r3, #5
 8007e54:	011e      	lsls	r6, r3, #4
 8007e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e58:	461c      	mov	r4, r3
 8007e5a:	f04f 0500 	mov.w	r5, #0
 8007e5e:	4622      	mov	r2, r4
 8007e60:	462b      	mov	r3, r5
 8007e62:	1891      	adds	r1, r2, r2
 8007e64:	6339      	str	r1, [r7, #48]	; 0x30
 8007e66:	415b      	adcs	r3, r3
 8007e68:	637b      	str	r3, [r7, #52]	; 0x34
 8007e6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007e6e:	1912      	adds	r2, r2, r4
 8007e70:	eb45 0303 	adc.w	r3, r5, r3
 8007e74:	f04f 0000 	mov.w	r0, #0
 8007e78:	f04f 0100 	mov.w	r1, #0
 8007e7c:	00d9      	lsls	r1, r3, #3
 8007e7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e82:	00d0      	lsls	r0, r2, #3
 8007e84:	4602      	mov	r2, r0
 8007e86:	460b      	mov	r3, r1
 8007e88:	1911      	adds	r1, r2, r4
 8007e8a:	65b9      	str	r1, [r7, #88]	; 0x58
 8007e8c:	416b      	adcs	r3, r5
 8007e8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	461a      	mov	r2, r3
 8007e96:	f04f 0300 	mov.w	r3, #0
 8007e9a:	1891      	adds	r1, r2, r2
 8007e9c:	62b9      	str	r1, [r7, #40]	; 0x28
 8007e9e:	415b      	adcs	r3, r3
 8007ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ea2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ea6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007eaa:	f7f8 f9e1 	bl	8000270 <__aeabi_uldivmod>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	4b8c      	ldr	r3, [pc, #560]	; (80080e4 <UART_SetConfig+0x38c>)
 8007eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8007eb8:	095b      	lsrs	r3, r3, #5
 8007eba:	2164      	movs	r1, #100	; 0x64
 8007ebc:	fb01 f303 	mul.w	r3, r1, r3
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	00db      	lsls	r3, r3, #3
 8007ec4:	3332      	adds	r3, #50	; 0x32
 8007ec6:	4a87      	ldr	r2, [pc, #540]	; (80080e4 <UART_SetConfig+0x38c>)
 8007ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ecc:	095b      	lsrs	r3, r3, #5
 8007ece:	005b      	lsls	r3, r3, #1
 8007ed0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ed4:	441e      	add	r6, r3
 8007ed6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f04f 0100 	mov.w	r1, #0
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	1894      	adds	r4, r2, r2
 8007ee4:	623c      	str	r4, [r7, #32]
 8007ee6:	415b      	adcs	r3, r3
 8007ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8007eea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007eee:	1812      	adds	r2, r2, r0
 8007ef0:	eb41 0303 	adc.w	r3, r1, r3
 8007ef4:	f04f 0400 	mov.w	r4, #0
 8007ef8:	f04f 0500 	mov.w	r5, #0
 8007efc:	00dd      	lsls	r5, r3, #3
 8007efe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f02:	00d4      	lsls	r4, r2, #3
 8007f04:	4622      	mov	r2, r4
 8007f06:	462b      	mov	r3, r5
 8007f08:	1814      	adds	r4, r2, r0
 8007f0a:	653c      	str	r4, [r7, #80]	; 0x50
 8007f0c:	414b      	adcs	r3, r1
 8007f0e:	657b      	str	r3, [r7, #84]	; 0x54
 8007f10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	461a      	mov	r2, r3
 8007f16:	f04f 0300 	mov.w	r3, #0
 8007f1a:	1891      	adds	r1, r2, r2
 8007f1c:	61b9      	str	r1, [r7, #24]
 8007f1e:	415b      	adcs	r3, r3
 8007f20:	61fb      	str	r3, [r7, #28]
 8007f22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f26:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007f2a:	f7f8 f9a1 	bl	8000270 <__aeabi_uldivmod>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	460b      	mov	r3, r1
 8007f32:	4b6c      	ldr	r3, [pc, #432]	; (80080e4 <UART_SetConfig+0x38c>)
 8007f34:	fba3 1302 	umull	r1, r3, r3, r2
 8007f38:	095b      	lsrs	r3, r3, #5
 8007f3a:	2164      	movs	r1, #100	; 0x64
 8007f3c:	fb01 f303 	mul.w	r3, r1, r3
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	00db      	lsls	r3, r3, #3
 8007f44:	3332      	adds	r3, #50	; 0x32
 8007f46:	4a67      	ldr	r2, [pc, #412]	; (80080e4 <UART_SetConfig+0x38c>)
 8007f48:	fba2 2303 	umull	r2, r3, r2, r3
 8007f4c:	095b      	lsrs	r3, r3, #5
 8007f4e:	f003 0207 	and.w	r2, r3, #7
 8007f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4432      	add	r2, r6
 8007f58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f5a:	e0b9      	b.n	80080d0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f5e:	461c      	mov	r4, r3
 8007f60:	f04f 0500 	mov.w	r5, #0
 8007f64:	4622      	mov	r2, r4
 8007f66:	462b      	mov	r3, r5
 8007f68:	1891      	adds	r1, r2, r2
 8007f6a:	6139      	str	r1, [r7, #16]
 8007f6c:	415b      	adcs	r3, r3
 8007f6e:	617b      	str	r3, [r7, #20]
 8007f70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007f74:	1912      	adds	r2, r2, r4
 8007f76:	eb45 0303 	adc.w	r3, r5, r3
 8007f7a:	f04f 0000 	mov.w	r0, #0
 8007f7e:	f04f 0100 	mov.w	r1, #0
 8007f82:	00d9      	lsls	r1, r3, #3
 8007f84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f88:	00d0      	lsls	r0, r2, #3
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	eb12 0804 	adds.w	r8, r2, r4
 8007f92:	eb43 0905 	adc.w	r9, r3, r5
 8007f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f04f 0100 	mov.w	r1, #0
 8007fa0:	f04f 0200 	mov.w	r2, #0
 8007fa4:	f04f 0300 	mov.w	r3, #0
 8007fa8:	008b      	lsls	r3, r1, #2
 8007faa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007fae:	0082      	lsls	r2, r0, #2
 8007fb0:	4640      	mov	r0, r8
 8007fb2:	4649      	mov	r1, r9
 8007fb4:	f7f8 f95c 	bl	8000270 <__aeabi_uldivmod>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	460b      	mov	r3, r1
 8007fbc:	4b49      	ldr	r3, [pc, #292]	; (80080e4 <UART_SetConfig+0x38c>)
 8007fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8007fc2:	095b      	lsrs	r3, r3, #5
 8007fc4:	011e      	lsls	r6, r3, #4
 8007fc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f04f 0100 	mov.w	r1, #0
 8007fce:	4602      	mov	r2, r0
 8007fd0:	460b      	mov	r3, r1
 8007fd2:	1894      	adds	r4, r2, r2
 8007fd4:	60bc      	str	r4, [r7, #8]
 8007fd6:	415b      	adcs	r3, r3
 8007fd8:	60fb      	str	r3, [r7, #12]
 8007fda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fde:	1812      	adds	r2, r2, r0
 8007fe0:	eb41 0303 	adc.w	r3, r1, r3
 8007fe4:	f04f 0400 	mov.w	r4, #0
 8007fe8:	f04f 0500 	mov.w	r5, #0
 8007fec:	00dd      	lsls	r5, r3, #3
 8007fee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007ff2:	00d4      	lsls	r4, r2, #3
 8007ff4:	4622      	mov	r2, r4
 8007ff6:	462b      	mov	r3, r5
 8007ff8:	1814      	adds	r4, r2, r0
 8007ffa:	64bc      	str	r4, [r7, #72]	; 0x48
 8007ffc:	414b      	adcs	r3, r1
 8007ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	4618      	mov	r0, r3
 8008006:	f04f 0100 	mov.w	r1, #0
 800800a:	f04f 0200 	mov.w	r2, #0
 800800e:	f04f 0300 	mov.w	r3, #0
 8008012:	008b      	lsls	r3, r1, #2
 8008014:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008018:	0082      	lsls	r2, r0, #2
 800801a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800801e:	f7f8 f927 	bl	8000270 <__aeabi_uldivmod>
 8008022:	4602      	mov	r2, r0
 8008024:	460b      	mov	r3, r1
 8008026:	4b2f      	ldr	r3, [pc, #188]	; (80080e4 <UART_SetConfig+0x38c>)
 8008028:	fba3 1302 	umull	r1, r3, r3, r2
 800802c:	095b      	lsrs	r3, r3, #5
 800802e:	2164      	movs	r1, #100	; 0x64
 8008030:	fb01 f303 	mul.w	r3, r1, r3
 8008034:	1ad3      	subs	r3, r2, r3
 8008036:	011b      	lsls	r3, r3, #4
 8008038:	3332      	adds	r3, #50	; 0x32
 800803a:	4a2a      	ldr	r2, [pc, #168]	; (80080e4 <UART_SetConfig+0x38c>)
 800803c:	fba2 2303 	umull	r2, r3, r2, r3
 8008040:	095b      	lsrs	r3, r3, #5
 8008042:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008046:	441e      	add	r6, r3
 8008048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800804a:	4618      	mov	r0, r3
 800804c:	f04f 0100 	mov.w	r1, #0
 8008050:	4602      	mov	r2, r0
 8008052:	460b      	mov	r3, r1
 8008054:	1894      	adds	r4, r2, r2
 8008056:	603c      	str	r4, [r7, #0]
 8008058:	415b      	adcs	r3, r3
 800805a:	607b      	str	r3, [r7, #4]
 800805c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008060:	1812      	adds	r2, r2, r0
 8008062:	eb41 0303 	adc.w	r3, r1, r3
 8008066:	f04f 0400 	mov.w	r4, #0
 800806a:	f04f 0500 	mov.w	r5, #0
 800806e:	00dd      	lsls	r5, r3, #3
 8008070:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008074:	00d4      	lsls	r4, r2, #3
 8008076:	4622      	mov	r2, r4
 8008078:	462b      	mov	r3, r5
 800807a:	eb12 0a00 	adds.w	sl, r2, r0
 800807e:	eb43 0b01 	adc.w	fp, r3, r1
 8008082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	4618      	mov	r0, r3
 8008088:	f04f 0100 	mov.w	r1, #0
 800808c:	f04f 0200 	mov.w	r2, #0
 8008090:	f04f 0300 	mov.w	r3, #0
 8008094:	008b      	lsls	r3, r1, #2
 8008096:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800809a:	0082      	lsls	r2, r0, #2
 800809c:	4650      	mov	r0, sl
 800809e:	4659      	mov	r1, fp
 80080a0:	f7f8 f8e6 	bl	8000270 <__aeabi_uldivmod>
 80080a4:	4602      	mov	r2, r0
 80080a6:	460b      	mov	r3, r1
 80080a8:	4b0e      	ldr	r3, [pc, #56]	; (80080e4 <UART_SetConfig+0x38c>)
 80080aa:	fba3 1302 	umull	r1, r3, r3, r2
 80080ae:	095b      	lsrs	r3, r3, #5
 80080b0:	2164      	movs	r1, #100	; 0x64
 80080b2:	fb01 f303 	mul.w	r3, r1, r3
 80080b6:	1ad3      	subs	r3, r2, r3
 80080b8:	011b      	lsls	r3, r3, #4
 80080ba:	3332      	adds	r3, #50	; 0x32
 80080bc:	4a09      	ldr	r2, [pc, #36]	; (80080e4 <UART_SetConfig+0x38c>)
 80080be:	fba2 2303 	umull	r2, r3, r2, r3
 80080c2:	095b      	lsrs	r3, r3, #5
 80080c4:	f003 020f 	and.w	r2, r3, #15
 80080c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4432      	add	r2, r6
 80080ce:	609a      	str	r2, [r3, #8]
}
 80080d0:	bf00      	nop
 80080d2:	377c      	adds	r7, #124	; 0x7c
 80080d4:	46bd      	mov	sp, r7
 80080d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080da:	bf00      	nop
 80080dc:	40011000 	.word	0x40011000
 80080e0:	40011400 	.word	0x40011400
 80080e4:	51eb851f 	.word	0x51eb851f

080080e8 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80080f2:	2300      	movs	r3, #0
 80080f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008100:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008102:	68fa      	ldr	r2, [r7, #12]
 8008104:	4b20      	ldr	r3, [pc, #128]	; (8008188 <FSMC_NORSRAM_Init+0xa0>)
 8008106:	4013      	ands	r3, r2
 8008108:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008112:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008118:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800811e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008124:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800812a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008130:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008136:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800813c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008142:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008148:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800814e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008154:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	4313      	orrs	r3, r2
 800815a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	2b08      	cmp	r3, #8
 8008162:	d103      	bne.n	800816c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800816a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	68f9      	ldr	r1, [r7, #12]
 8008174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3714      	adds	r7, #20
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr
 8008186:	bf00      	nop
 8008188:	fff00080 	.word	0xfff00080

0800818c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800818c:	b480      	push	{r7}
 800818e:	b087      	sub	sp, #28
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008198:	2300      	movs	r3, #0
 800819a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	1c5a      	adds	r2, r3, #1
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80081ae:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081ba:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80081c2:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80081ca:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	3b01      	subs	r3, #1
 80081d2:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80081d4:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	695b      	ldr	r3, [r3, #20]
 80081da:	3b02      	subs	r3, #2
 80081dc:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80081de:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081e4:	4313      	orrs	r3, r2
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	1c5a      	adds	r2, r3, #1
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6979      	ldr	r1, [r7, #20]
 80081f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	371c      	adds	r7, #28
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr
	...

08008208 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008208:	b480      	push	{r7}
 800820a:	b087      	sub	sp, #28
 800820c:	af00      	add	r7, sp, #0
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	60b9      	str	r1, [r7, #8]
 8008212:	607a      	str	r2, [r7, #4]
 8008214:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008216:	2300      	movs	r3, #0
 8008218:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008220:	d122      	bne.n	8008268 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800822a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800822c:	697a      	ldr	r2, [r7, #20]
 800822e:	4b15      	ldr	r3, [pc, #84]	; (8008284 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008230:	4013      	ands	r3, r2
 8008232:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800823e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008246:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800824e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008254:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008256:	697a      	ldr	r2, [r7, #20]
 8008258:	4313      	orrs	r3, r2
 800825a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	6979      	ldr	r1, [r7, #20]
 8008262:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008266:	e005      	b.n	8008274 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	687a      	ldr	r2, [r7, #4]
 800826c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008274:	2300      	movs	r3, #0
}
 8008276:	4618      	mov	r0, r3
 8008278:	371c      	adds	r7, #28
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	cff00000 	.word	0xcff00000

08008288 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008288:	b084      	sub	sp, #16
 800828a:	b480      	push	{r7}
 800828c:	b085      	sub	sp, #20
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
 8008292:	f107 001c 	add.w	r0, r7, #28
 8008296:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800829a:	2300      	movs	r3, #0
 800829c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800829e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80082a0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80082a2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80082a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80082a6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80082a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80082aa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80082ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80082ae:	431a      	orrs	r2, r3
             Init.ClockDiv
 80082b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80082b2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80082b4:	68fa      	ldr	r2, [r7, #12]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80082c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	431a      	orrs	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80082ce:	2300      	movs	r3, #0
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3714      	adds	r7, #20
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	b004      	add	sp, #16
 80082dc:	4770      	bx	lr

080082de <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80082de:	b480      	push	{r7}
 80082e0:	b083      	sub	sp, #12
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	370c      	adds	r7, #12
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr

0800831a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800831a:	b580      	push	{r7, lr}
 800831c:	b082      	sub	sp, #8
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2203      	movs	r2, #3
 8008326:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008328:	2002      	movs	r0, #2
 800832a:	f7fa f8c9 	bl	80024c0 <HAL_Delay>
  
  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3708      	adds	r7, #8
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 0303 	and.w	r3, r3, #3
}
 8008348:	4618      	mov	r0, r3
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800835e:	2300      	movs	r3, #0
 8008360:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008372:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008378:	431a      	orrs	r2, r3
                       Command->CPSM);
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800837e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	4313      	orrs	r3, r2
 8008384:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800838e:	f023 030f 	bic.w	r3, r3, #15
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	431a      	orrs	r2, r3
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	691b      	ldr	r3, [r3, #16]
 80083b4:	b2db      	uxtb	r3, r3
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	370c      	adds	r7, #12
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr

080083c2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80083c2:	b480      	push	{r7}
 80083c4:	b085      	sub	sp, #20
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
 80083ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	3314      	adds	r3, #20
 80083d0:	461a      	mov	r2, r3
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	4413      	add	r3, r2
 80083d6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
}  
 80083dc:	4618      	mov	r0, r3
 80083de:	3714      	adds	r7, #20
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80083f2:	2300      	movs	r3, #0
 80083f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800840e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008414:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800841a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	4313      	orrs	r3, r2
 8008420:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008426:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	431a      	orrs	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008432:	2300      	movs	r3, #0

}
 8008434:	4618      	mov	r0, r3
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b088      	sub	sp, #32
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800844e:	2310      	movs	r3, #16
 8008450:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008452:	2340      	movs	r3, #64	; 0x40
 8008454:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008456:	2300      	movs	r3, #0
 8008458:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800845a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800845e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008460:	f107 0308 	add.w	r3, r7, #8
 8008464:	4619      	mov	r1, r3
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f7ff ff74 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800846c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008470:	2110      	movs	r1, #16
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 fa44 	bl	8008900 <SDMMC_GetCmdResp1>
 8008478:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800847a:	69fb      	ldr	r3, [r7, #28]
}
 800847c:	4618      	mov	r0, r3
 800847e:	3720      	adds	r7, #32
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b088      	sub	sp, #32
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008492:	2311      	movs	r3, #17
 8008494:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008496:	2340      	movs	r3, #64	; 0x40
 8008498:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800849a:	2300      	movs	r3, #0
 800849c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800849e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084a4:	f107 0308 	add.w	r3, r7, #8
 80084a8:	4619      	mov	r1, r3
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f7ff ff52 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80084b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80084b4:	2111      	movs	r1, #17
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f000 fa22 	bl	8008900 <SDMMC_GetCmdResp1>
 80084bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084be:	69fb      	ldr	r3, [r7, #28]
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3720      	adds	r7, #32
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b088      	sub	sp, #32
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80084d6:	2312      	movs	r3, #18
 80084d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80084da:	2340      	movs	r3, #64	; 0x40
 80084dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084de:	2300      	movs	r3, #0
 80084e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084e8:	f107 0308 	add.w	r3, r7, #8
 80084ec:	4619      	mov	r1, r3
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f7ff ff30 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80084f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80084f8:	2112      	movs	r1, #18
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 fa00 	bl	8008900 <SDMMC_GetCmdResp1>
 8008500:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008502:	69fb      	ldr	r3, [r7, #28]
}
 8008504:	4618      	mov	r0, r3
 8008506:	3720      	adds	r7, #32
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b088      	sub	sp, #32
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800851a:	2318      	movs	r3, #24
 800851c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800851e:	2340      	movs	r3, #64	; 0x40
 8008520:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008522:	2300      	movs	r3, #0
 8008524:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008526:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800852a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800852c:	f107 0308 	add.w	r3, r7, #8
 8008530:	4619      	mov	r1, r3
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f7ff ff0e 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008538:	f241 3288 	movw	r2, #5000	; 0x1388
 800853c:	2118      	movs	r1, #24
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 f9de 	bl	8008900 <SDMMC_GetCmdResp1>
 8008544:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008546:	69fb      	ldr	r3, [r7, #28]
}
 8008548:	4618      	mov	r0, r3
 800854a:	3720      	adds	r7, #32
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b088      	sub	sp, #32
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800855e:	2319      	movs	r3, #25
 8008560:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008562:	2340      	movs	r3, #64	; 0x40
 8008564:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008566:	2300      	movs	r3, #0
 8008568:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800856a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800856e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008570:	f107 0308 	add.w	r3, r7, #8
 8008574:	4619      	mov	r1, r3
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f7ff feec 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800857c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008580:	2119      	movs	r1, #25
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 f9bc 	bl	8008900 <SDMMC_GetCmdResp1>
 8008588:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800858a:	69fb      	ldr	r3, [r7, #28]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3720      	adds	r7, #32
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b088      	sub	sp, #32
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800859c:	2300      	movs	r3, #0
 800859e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80085a0:	230c      	movs	r3, #12
 80085a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80085a4:	2340      	movs	r3, #64	; 0x40
 80085a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085a8:	2300      	movs	r3, #0
 80085aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085b2:	f107 0308 	add.w	r3, r7, #8
 80085b6:	4619      	mov	r1, r3
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f7ff fecb 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80085be:	4a05      	ldr	r2, [pc, #20]	; (80085d4 <SDMMC_CmdStopTransfer+0x40>)
 80085c0:	210c      	movs	r1, #12
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 f99c 	bl	8008900 <SDMMC_GetCmdResp1>
 80085c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085ca:	69fb      	ldr	r3, [r7, #28]
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3720      	adds	r7, #32
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}
 80085d4:	05f5e100 	.word	0x05f5e100

080085d8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08a      	sub	sp, #40	; 0x28
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80085e8:	2307      	movs	r3, #7
 80085ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80085ec:	2340      	movs	r3, #64	; 0x40
 80085ee:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085f0:	2300      	movs	r3, #0
 80085f2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085f8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085fa:	f107 0310 	add.w	r3, r7, #16
 80085fe:	4619      	mov	r1, r3
 8008600:	68f8      	ldr	r0, [r7, #12]
 8008602:	f7ff fea7 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008606:	f241 3288 	movw	r2, #5000	; 0x1388
 800860a:	2107      	movs	r1, #7
 800860c:	68f8      	ldr	r0, [r7, #12]
 800860e:	f000 f977 	bl	8008900 <SDMMC_GetCmdResp1>
 8008612:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008616:	4618      	mov	r0, r3
 8008618:	3728      	adds	r7, #40	; 0x28
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b088      	sub	sp, #32
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008626:	2300      	movs	r3, #0
 8008628:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800862a:	2300      	movs	r3, #0
 800862c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800862e:	2300      	movs	r3, #0
 8008630:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008632:	2300      	movs	r3, #0
 8008634:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800863a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800863c:	f107 0308 	add.w	r3, r7, #8
 8008640:	4619      	mov	r1, r3
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f7ff fe86 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 f92d 	bl	80088a8 <SDMMC_GetCmdError>
 800864e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008650:	69fb      	ldr	r3, [r7, #28]
}
 8008652:	4618      	mov	r0, r3
 8008654:	3720      	adds	r7, #32
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}

0800865a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800865a:	b580      	push	{r7, lr}
 800865c:	b088      	sub	sp, #32
 800865e:	af00      	add	r7, sp, #0
 8008660:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008662:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008666:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008668:	2308      	movs	r3, #8
 800866a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800866c:	2340      	movs	r3, #64	; 0x40
 800866e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008670:	2300      	movs	r3, #0
 8008672:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008678:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800867a:	f107 0308 	add.w	r3, r7, #8
 800867e:	4619      	mov	r1, r3
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f7ff fe67 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 fb24 	bl	8008cd4 <SDMMC_GetCmdResp7>
 800868c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800868e:	69fb      	ldr	r3, [r7, #28]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3720      	adds	r7, #32
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b088      	sub	sp, #32
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80086a6:	2337      	movs	r3, #55	; 0x37
 80086a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80086aa:	2340      	movs	r3, #64	; 0x40
 80086ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80086ae:	2300      	movs	r3, #0
 80086b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80086b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086b8:	f107 0308 	add.w	r3, r7, #8
 80086bc:	4619      	mov	r1, r3
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7ff fe48 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80086c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80086c8:	2137      	movs	r1, #55	; 0x37
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 f918 	bl	8008900 <SDMMC_GetCmdResp1>
 80086d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086d2:	69fb      	ldr	r3, [r7, #28]
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3720      	adds	r7, #32
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}

080086dc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b088      	sub	sp, #32
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80086ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80086f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80086f2:	2329      	movs	r3, #41	; 0x29
 80086f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80086f6:	2340      	movs	r3, #64	; 0x40
 80086f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80086fa:	2300      	movs	r3, #0
 80086fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80086fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008702:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008704:	f107 0308 	add.w	r3, r7, #8
 8008708:	4619      	mov	r1, r3
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7ff fe22 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 fa2b 	bl	8008b6c <SDMMC_GetCmdResp3>
 8008716:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008718:	69fb      	ldr	r3, [r7, #28]
}
 800871a:	4618      	mov	r0, r3
 800871c:	3720      	adds	r7, #32
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}

08008722 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008722:	b580      	push	{r7, lr}
 8008724:	b088      	sub	sp, #32
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]
 800872a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008730:	2306      	movs	r3, #6
 8008732:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008734:	2340      	movs	r3, #64	; 0x40
 8008736:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008738:	2300      	movs	r3, #0
 800873a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800873c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008740:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008742:	f107 0308 	add.w	r3, r7, #8
 8008746:	4619      	mov	r1, r3
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f7ff fe03 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800874e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008752:	2106      	movs	r1, #6
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f000 f8d3 	bl	8008900 <SDMMC_GetCmdResp1>
 800875a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800875c:	69fb      	ldr	r3, [r7, #28]
}
 800875e:	4618      	mov	r0, r3
 8008760:	3720      	adds	r7, #32
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}

08008766 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008766:	b580      	push	{r7, lr}
 8008768:	b088      	sub	sp, #32
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800876e:	2300      	movs	r3, #0
 8008770:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008772:	2333      	movs	r3, #51	; 0x33
 8008774:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008776:	2340      	movs	r3, #64	; 0x40
 8008778:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800877a:	2300      	movs	r3, #0
 800877c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800877e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008782:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008784:	f107 0308 	add.w	r3, r7, #8
 8008788:	4619      	mov	r1, r3
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f7ff fde2 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008790:	f241 3288 	movw	r2, #5000	; 0x1388
 8008794:	2133      	movs	r1, #51	; 0x33
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 f8b2 	bl	8008900 <SDMMC_GetCmdResp1>
 800879c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800879e:	69fb      	ldr	r3, [r7, #28]
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	3720      	adds	r7, #32
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}

080087a8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b088      	sub	sp, #32
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80087b0:	2300      	movs	r3, #0
 80087b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80087b4:	2302      	movs	r3, #2
 80087b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80087b8:	23c0      	movs	r3, #192	; 0xc0
 80087ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80087bc:	2300      	movs	r3, #0
 80087be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80087c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087c4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80087c6:	f107 0308 	add.w	r3, r7, #8
 80087ca:	4619      	mov	r1, r3
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f7ff fdc1 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 f982 	bl	8008adc <SDMMC_GetCmdResp2>
 80087d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80087da:	69fb      	ldr	r3, [r7, #28]
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3720      	adds	r7, #32
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b088      	sub	sp, #32
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80087f2:	2309      	movs	r3, #9
 80087f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80087f6:	23c0      	movs	r3, #192	; 0xc0
 80087f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80087fa:	2300      	movs	r3, #0
 80087fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80087fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008802:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008804:	f107 0308 	add.w	r3, r7, #8
 8008808:	4619      	mov	r1, r3
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f7ff fda2 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 f963 	bl	8008adc <SDMMC_GetCmdResp2>
 8008816:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008818:	69fb      	ldr	r3, [r7, #28]
}
 800881a:	4618      	mov	r0, r3
 800881c:	3720      	adds	r7, #32
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008822:	b580      	push	{r7, lr}
 8008824:	b088      	sub	sp, #32
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
 800882a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800882c:	2300      	movs	r3, #0
 800882e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008830:	2303      	movs	r3, #3
 8008832:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008834:	2340      	movs	r3, #64	; 0x40
 8008836:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008838:	2300      	movs	r3, #0
 800883a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800883c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008840:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008842:	f107 0308 	add.w	r3, r7, #8
 8008846:	4619      	mov	r1, r3
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f7ff fd83 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	2103      	movs	r1, #3
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f9c8 	bl	8008be8 <SDMMC_GetCmdResp6>
 8008858:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800885a:	69fb      	ldr	r3, [r7, #28]
}
 800885c:	4618      	mov	r0, r3
 800885e:	3720      	adds	r7, #32
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b088      	sub	sp, #32
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008872:	230d      	movs	r3, #13
 8008874:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008876:	2340      	movs	r3, #64	; 0x40
 8008878:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800887a:	2300      	movs	r3, #0
 800887c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800887e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008882:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008884:	f107 0308 	add.w	r3, r7, #8
 8008888:	4619      	mov	r1, r3
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f7ff fd62 	bl	8008354 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008890:	f241 3288 	movw	r2, #5000	; 0x1388
 8008894:	210d      	movs	r1, #13
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f832 	bl	8008900 <SDMMC_GetCmdResp1>
 800889c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800889e:	69fb      	ldr	r3, [r7, #28]
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3720      	adds	r7, #32
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80088b0:	4b11      	ldr	r3, [pc, #68]	; (80088f8 <SDMMC_GetCmdError+0x50>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a11      	ldr	r2, [pc, #68]	; (80088fc <SDMMC_GetCmdError+0x54>)
 80088b6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ba:	0a5b      	lsrs	r3, r3, #9
 80088bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80088c0:	fb02 f303 	mul.w	r3, r2, r3
 80088c4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	1e5a      	subs	r2, r3, #1
 80088ca:	60fa      	str	r2, [r7, #12]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d102      	bne.n	80088d6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80088d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80088d4:	e009      	b.n	80088ea <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d0f1      	beq.n	80088c6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	22c5      	movs	r2, #197	; 0xc5
 80088e6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80088e8:	2300      	movs	r3, #0
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3714      	adds	r7, #20
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr
 80088f6:	bf00      	nop
 80088f8:	20000074 	.word	0x20000074
 80088fc:	10624dd3 	.word	0x10624dd3

08008900 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b088      	sub	sp, #32
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	460b      	mov	r3, r1
 800890a:	607a      	str	r2, [r7, #4]
 800890c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800890e:	4b70      	ldr	r3, [pc, #448]	; (8008ad0 <SDMMC_GetCmdResp1+0x1d0>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a70      	ldr	r2, [pc, #448]	; (8008ad4 <SDMMC_GetCmdResp1+0x1d4>)
 8008914:	fba2 2303 	umull	r2, r3, r2, r3
 8008918:	0a5a      	lsrs	r2, r3, #9
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	fb02 f303 	mul.w	r3, r2, r3
 8008920:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	1e5a      	subs	r2, r3, #1
 8008926:	61fa      	str	r2, [r7, #28]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d102      	bne.n	8008932 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800892c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008930:	e0c9      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008936:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008938:	69bb      	ldr	r3, [r7, #24]
 800893a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800893e:	2b00      	cmp	r3, #0
 8008940:	d0ef      	beq.n	8008922 <SDMMC_GetCmdResp1+0x22>
 8008942:	69bb      	ldr	r3, [r7, #24]
 8008944:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008948:	2b00      	cmp	r3, #0
 800894a:	d1ea      	bne.n	8008922 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008950:	f003 0304 	and.w	r3, r3, #4
 8008954:	2b00      	cmp	r3, #0
 8008956:	d004      	beq.n	8008962 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2204      	movs	r2, #4
 800895c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800895e:	2304      	movs	r3, #4
 8008960:	e0b1      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008966:	f003 0301 	and.w	r3, r3, #1
 800896a:	2b00      	cmp	r3, #0
 800896c:	d004      	beq.n	8008978 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2201      	movs	r2, #1
 8008972:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008974:	2301      	movs	r3, #1
 8008976:	e0a6      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	22c5      	movs	r2, #197	; 0xc5
 800897c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f7ff fd12 	bl	80083a8 <SDIO_GetCommandResponse>
 8008984:	4603      	mov	r3, r0
 8008986:	461a      	mov	r2, r3
 8008988:	7afb      	ldrb	r3, [r7, #11]
 800898a:	4293      	cmp	r3, r2
 800898c:	d001      	beq.n	8008992 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800898e:	2301      	movs	r3, #1
 8008990:	e099      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008992:	2100      	movs	r1, #0
 8008994:	68f8      	ldr	r0, [r7, #12]
 8008996:	f7ff fd14 	bl	80083c2 <SDIO_GetResponse>
 800899a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800899c:	697a      	ldr	r2, [r7, #20]
 800899e:	4b4e      	ldr	r3, [pc, #312]	; (8008ad8 <SDMMC_GetCmdResp1+0x1d8>)
 80089a0:	4013      	ands	r3, r2
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d101      	bne.n	80089aa <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80089a6:	2300      	movs	r3, #0
 80089a8:	e08d      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	da02      	bge.n	80089b6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80089b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80089b4:	e087      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d001      	beq.n	80089c4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80089c0:	2340      	movs	r3, #64	; 0x40
 80089c2:	e080      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d001      	beq.n	80089d2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80089ce:	2380      	movs	r3, #128	; 0x80
 80089d0:	e079      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d002      	beq.n	80089e2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80089dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80089e0:	e071      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d002      	beq.n	80089f2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80089ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089f0:	e069      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d002      	beq.n	8008a02 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80089fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a00:	e061      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d002      	beq.n	8008a12 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008a0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a10:	e059      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d002      	beq.n	8008a22 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008a1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a20:	e051      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d002      	beq.n	8008a32 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008a2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008a30:	e049      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d002      	beq.n	8008a42 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008a3c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008a40:	e041      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d002      	beq.n	8008a52 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008a4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a50:	e039      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d002      	beq.n	8008a62 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008a60:	e031      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d002      	beq.n	8008a72 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008a6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008a70:	e029      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d002      	beq.n	8008a82 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008a7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008a80:	e021      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d002      	beq.n	8008a92 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008a8c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008a90:	e019      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d002      	beq.n	8008aa2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008a9c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008aa0:	e011      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d002      	beq.n	8008ab2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008aac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008ab0:	e009      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	f003 0308 	and.w	r3, r3, #8
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d002      	beq.n	8008ac2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008abc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008ac0:	e001      	b.n	8008ac6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008ac2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3720      	adds	r7, #32
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}
 8008ace:	bf00      	nop
 8008ad0:	20000074 	.word	0x20000074
 8008ad4:	10624dd3 	.word	0x10624dd3
 8008ad8:	fdffe008 	.word	0xfdffe008

08008adc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b085      	sub	sp, #20
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008ae4:	4b1f      	ldr	r3, [pc, #124]	; (8008b64 <SDMMC_GetCmdResp2+0x88>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a1f      	ldr	r2, [pc, #124]	; (8008b68 <SDMMC_GetCmdResp2+0x8c>)
 8008aea:	fba2 2303 	umull	r2, r3, r2, r3
 8008aee:	0a5b      	lsrs	r3, r3, #9
 8008af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008af4:	fb02 f303 	mul.w	r3, r2, r3
 8008af8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	1e5a      	subs	r2, r3, #1
 8008afe:	60fa      	str	r2, [r7, #12]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d102      	bne.n	8008b0a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008b04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008b08:	e026      	b.n	8008b58 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b0e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d0ef      	beq.n	8008afa <SDMMC_GetCmdResp2+0x1e>
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d1ea      	bne.n	8008afa <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b28:	f003 0304 	and.w	r3, r3, #4
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d004      	beq.n	8008b3a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2204      	movs	r2, #4
 8008b34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008b36:	2304      	movs	r3, #4
 8008b38:	e00e      	b.n	8008b58 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b3e:	f003 0301 	and.w	r3, r3, #1
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d004      	beq.n	8008b50 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2201      	movs	r2, #1
 8008b4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e003      	b.n	8008b58 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	22c5      	movs	r2, #197	; 0xc5
 8008b54:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008b56:	2300      	movs	r3, #0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3714      	adds	r7, #20
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr
 8008b64:	20000074 	.word	0x20000074
 8008b68:	10624dd3 	.word	0x10624dd3

08008b6c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b085      	sub	sp, #20
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008b74:	4b1a      	ldr	r3, [pc, #104]	; (8008be0 <SDMMC_GetCmdResp3+0x74>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a1a      	ldr	r2, [pc, #104]	; (8008be4 <SDMMC_GetCmdResp3+0x78>)
 8008b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8008b7e:	0a5b      	lsrs	r3, r3, #9
 8008b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b84:	fb02 f303 	mul.w	r3, r2, r3
 8008b88:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	1e5a      	subs	r2, r3, #1
 8008b8e:	60fa      	str	r2, [r7, #12]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d102      	bne.n	8008b9a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008b94:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008b98:	e01b      	b.n	8008bd2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b9e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d0ef      	beq.n	8008b8a <SDMMC_GetCmdResp3+0x1e>
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d1ea      	bne.n	8008b8a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bb8:	f003 0304 	and.w	r3, r3, #4
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d004      	beq.n	8008bca <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2204      	movs	r2, #4
 8008bc4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008bc6:	2304      	movs	r3, #4
 8008bc8:	e003      	b.n	8008bd2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	22c5      	movs	r2, #197	; 0xc5
 8008bce:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3714      	adds	r7, #20
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr
 8008bde:	bf00      	nop
 8008be0:	20000074 	.word	0x20000074
 8008be4:	10624dd3 	.word	0x10624dd3

08008be8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b088      	sub	sp, #32
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	607a      	str	r2, [r7, #4]
 8008bf4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008bf6:	4b35      	ldr	r3, [pc, #212]	; (8008ccc <SDMMC_GetCmdResp6+0xe4>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4a35      	ldr	r2, [pc, #212]	; (8008cd0 <SDMMC_GetCmdResp6+0xe8>)
 8008bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8008c00:	0a5b      	lsrs	r3, r3, #9
 8008c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c06:	fb02 f303 	mul.w	r3, r2, r3
 8008c0a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008c0c:	69fb      	ldr	r3, [r7, #28]
 8008c0e:	1e5a      	subs	r2, r3, #1
 8008c10:	61fa      	str	r2, [r7, #28]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d102      	bne.n	8008c1c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008c16:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008c1a:	e052      	b.n	8008cc2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c20:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d0ef      	beq.n	8008c0c <SDMMC_GetCmdResp6+0x24>
 8008c2c:	69bb      	ldr	r3, [r7, #24]
 8008c2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d1ea      	bne.n	8008c0c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c3a:	f003 0304 	and.w	r3, r3, #4
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d004      	beq.n	8008c4c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2204      	movs	r2, #4
 8008c46:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008c48:	2304      	movs	r3, #4
 8008c4a:	e03a      	b.n	8008cc2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c50:	f003 0301 	and.w	r3, r3, #1
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d004      	beq.n	8008c62 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e02f      	b.n	8008cc2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f7ff fba0 	bl	80083a8 <SDIO_GetCommandResponse>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	7afb      	ldrb	r3, [r7, #11]
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d001      	beq.n	8008c76 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008c72:	2301      	movs	r3, #1
 8008c74:	e025      	b.n	8008cc2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	22c5      	movs	r2, #197	; 0xc5
 8008c7a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008c7c:	2100      	movs	r1, #0
 8008c7e:	68f8      	ldr	r0, [r7, #12]
 8008c80:	f7ff fb9f 	bl	80083c2 <SDIO_GetResponse>
 8008c84:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d106      	bne.n	8008c9e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	0c1b      	lsrs	r3, r3, #16
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	e011      	b.n	8008cc2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d002      	beq.n	8008cae <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008ca8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008cac:	e009      	b.n	8008cc2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d002      	beq.n	8008cbe <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008cb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008cbc:	e001      	b.n	8008cc2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008cbe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3720      	adds	r7, #32
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	20000074 	.word	0x20000074
 8008cd0:	10624dd3 	.word	0x10624dd3

08008cd4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008cdc:	4b22      	ldr	r3, [pc, #136]	; (8008d68 <SDMMC_GetCmdResp7+0x94>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a22      	ldr	r2, [pc, #136]	; (8008d6c <SDMMC_GetCmdResp7+0x98>)
 8008ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ce6:	0a5b      	lsrs	r3, r3, #9
 8008ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cec:	fb02 f303 	mul.w	r3, r2, r3
 8008cf0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	1e5a      	subs	r2, r3, #1
 8008cf6:	60fa      	str	r2, [r7, #12]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d102      	bne.n	8008d02 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008cfc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008d00:	e02c      	b.n	8008d5c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d06:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d0ef      	beq.n	8008cf2 <SDMMC_GetCmdResp7+0x1e>
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1ea      	bne.n	8008cf2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d20:	f003 0304 	and.w	r3, r3, #4
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d004      	beq.n	8008d32 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2204      	movs	r2, #4
 8008d2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008d2e:	2304      	movs	r3, #4
 8008d30:	e014      	b.n	8008d5c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d36:	f003 0301 	and.w	r3, r3, #1
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d004      	beq.n	8008d48 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2201      	movs	r2, #1
 8008d42:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008d44:	2301      	movs	r3, #1
 8008d46:	e009      	b.n	8008d5c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d002      	beq.n	8008d5a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2240      	movs	r2, #64	; 0x40
 8008d58:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008d5a:	2300      	movs	r3, #0
  
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3714      	adds	r7, #20
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr
 8008d68:	20000074 	.word	0x20000074
 8008d6c:	10624dd3 	.word	0x10624dd3

08008d70 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008d74:	4904      	ldr	r1, [pc, #16]	; (8008d88 <MX_FATFS_Init+0x18>)
 8008d76:	4805      	ldr	r0, [pc, #20]	; (8008d8c <MX_FATFS_Init+0x1c>)
 8008d78:	f001 fc2a 	bl	800a5d0 <FATFS_LinkDriver>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	461a      	mov	r2, r3
 8008d80:	4b03      	ldr	r3, [pc, #12]	; (8008d90 <MX_FATFS_Init+0x20>)
 8008d82:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008d84:	bf00      	nop
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	20008354 	.word	0x20008354
 8008d8c:	080189d4 	.word	0x080189d4
 8008d90:	20008350 	.word	0x20008350

08008d94 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8008d9e:	f000 f896 	bl	8008ece <BSP_SD_IsDetected>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d001      	beq.n	8008dac <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e012      	b.n	8008dd2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8008dac:	480b      	ldr	r0, [pc, #44]	; (8008ddc <BSP_SD_Init+0x48>)
 8008dae:	f7fd fb13 	bl	80063d8 <HAL_SD_Init>
 8008db2:	4603      	mov	r3, r0
 8008db4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8008db6:	79fb      	ldrb	r3, [r7, #7]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d109      	bne.n	8008dd0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8008dbc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008dc0:	4806      	ldr	r0, [pc, #24]	; (8008ddc <BSP_SD_Init+0x48>)
 8008dc2:	f7fe f8df 	bl	8006f84 <HAL_SD_ConfigWideBusOperation>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d001      	beq.n	8008dd0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8008dcc:	2301      	movs	r3, #1
 8008dce:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8008dd0:	79fb      	ldrb	r3, [r7, #7]
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3708      	adds	r7, #8
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	200005a4 	.word	0x200005a4

08008de0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008dec:	2300      	movs	r3, #0
 8008dee:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	68ba      	ldr	r2, [r7, #8]
 8008df4:	68f9      	ldr	r1, [r7, #12]
 8008df6:	4806      	ldr	r0, [pc, #24]	; (8008e10 <BSP_SD_ReadBlocks_DMA+0x30>)
 8008df8:	f7fd fb9c 	bl	8006534 <HAL_SD_ReadBlocks_DMA>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d001      	beq.n	8008e06 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3718      	adds	r7, #24
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	200005a4 	.word	0x200005a4

08008e14 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b086      	sub	sp, #24
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008e20:	2300      	movs	r3, #0
 8008e22:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	68f9      	ldr	r1, [r7, #12]
 8008e2a:	4806      	ldr	r0, [pc, #24]	; (8008e44 <BSP_SD_WriteBlocks_DMA+0x30>)
 8008e2c:	f7fd fc64 	bl	80066f8 <HAL_SD_WriteBlocks_DMA>
 8008e30:	4603      	mov	r3, r0
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d001      	beq.n	8008e3a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008e36:	2301      	movs	r3, #1
 8008e38:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008e3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3718      	adds	r7, #24
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	200005a4 	.word	0x200005a4

08008e48 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008e4c:	4805      	ldr	r0, [pc, #20]	; (8008e64 <BSP_SD_GetCardState+0x1c>)
 8008e4e:	f7fe f933 	bl	80070b8 <HAL_SD_GetCardState>
 8008e52:	4603      	mov	r3, r0
 8008e54:	2b04      	cmp	r3, #4
 8008e56:	bf14      	ite	ne
 8008e58:	2301      	movne	r3, #1
 8008e5a:	2300      	moveq	r3, #0
 8008e5c:	b2db      	uxtb	r3, r3
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	200005a4 	.word	0x200005a4

08008e68 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8008e70:	6879      	ldr	r1, [r7, #4]
 8008e72:	4803      	ldr	r0, [pc, #12]	; (8008e80 <BSP_SD_GetCardInfo+0x18>)
 8008e74:	f7fe f85a 	bl	8006f2c <HAL_SD_GetCardInfo>
}
 8008e78:	bf00      	nop
 8008e7a:	3708      	adds	r7, #8
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	200005a4 	.word	0x200005a4

08008e84 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8008e8c:	f000 f818 	bl	8008ec0 <BSP_SD_AbortCallback>
}
 8008e90:	bf00      	nop
 8008e92:	3708      	adds	r7, #8
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8008ea0:	f000 f98c 	bl	80091bc <BSP_SD_WriteCpltCallback>
}
 8008ea4:	bf00      	nop
 8008ea6:	3708      	adds	r7, #8
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8008eb4:	f000 f98e 	bl	80091d4 <BSP_SD_ReadCpltCallback>
}
 8008eb8:	bf00      	nop
 8008eba:	3708      	adds	r7, #8
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	af00      	add	r7, sp, #0

}
 8008ec4:	bf00      	nop
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr

08008ece <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008ece:	b480      	push	{r7}
 8008ed0:	b083      	sub	sp, #12
 8008ed2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8008ed8:	79fb      	ldrb	r3, [r7, #7]
 8008eda:	b2db      	uxtb	r3, r3
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8008ef0:	f7f9 fada 	bl	80024a8 <HAL_GetTick>
 8008ef4:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8008ef6:	e006      	b.n	8008f06 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008ef8:	f7ff ffa6 	bl	8008e48 <BSP_SD_GetCardState>
 8008efc:	4603      	mov	r3, r0
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d101      	bne.n	8008f06 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8008f02:	2300      	movs	r3, #0
 8008f04:	e009      	b.n	8008f1a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8008f06:	f7f9 facf 	bl	80024a8 <HAL_GetTick>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	1ad3      	subs	r3, r2, r3
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d8f0      	bhi.n	8008ef8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8008f16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
	...

08008f24 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008f2e:	4b0b      	ldr	r3, [pc, #44]	; (8008f5c <SD_CheckStatus+0x38>)
 8008f30:	2201      	movs	r2, #1
 8008f32:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008f34:	f7ff ff88 	bl	8008e48 <BSP_SD_GetCardState>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d107      	bne.n	8008f4e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008f3e:	4b07      	ldr	r3, [pc, #28]	; (8008f5c <SD_CheckStatus+0x38>)
 8008f40:	781b      	ldrb	r3, [r3, #0]
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	f023 0301 	bic.w	r3, r3, #1
 8008f48:	b2da      	uxtb	r2, r3
 8008f4a:	4b04      	ldr	r3, [pc, #16]	; (8008f5c <SD_CheckStatus+0x38>)
 8008f4c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8008f4e:	4b03      	ldr	r3, [pc, #12]	; (8008f5c <SD_CheckStatus+0x38>)
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	b2db      	uxtb	r3, r3
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	20000081 	.word	0x20000081

08008f60 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	4603      	mov	r3, r0
 8008f68:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8008f6a:	f7ff ff13 	bl	8008d94 <BSP_SD_Init>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d107      	bne.n	8008f84 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8008f74:	79fb      	ldrb	r3, [r7, #7]
 8008f76:	4618      	mov	r0, r3
 8008f78:	f7ff ffd4 	bl	8008f24 <SD_CheckStatus>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	461a      	mov	r2, r3
 8008f80:	4b04      	ldr	r3, [pc, #16]	; (8008f94 <SD_initialize+0x34>)
 8008f82:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8008f84:	4b03      	ldr	r3, [pc, #12]	; (8008f94 <SD_initialize+0x34>)
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	b2db      	uxtb	r3, r3
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3708      	adds	r7, #8
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop
 8008f94:	20000081 	.word	0x20000081

08008f98 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8008fa2:	79fb      	ldrb	r3, [r7, #7]
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f7ff ffbd 	bl	8008f24 <SD_CheckStatus>
 8008faa:	4603      	mov	r3, r0
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3708      	adds	r7, #8
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}

08008fb4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b086      	sub	sp, #24
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	60b9      	str	r1, [r7, #8]
 8008fbc:	607a      	str	r2, [r7, #4]
 8008fbe:	603b      	str	r3, [r7, #0]
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008fc8:	f247 5030 	movw	r0, #30000	; 0x7530
 8008fcc:	f7ff ff8c 	bl	8008ee8 <SD_CheckStatusWithTimeout>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	da01      	bge.n	8008fda <SD_read+0x26>
  {
    return res;
 8008fd6:	7dfb      	ldrb	r3, [r7, #23]
 8008fd8:	e03b      	b.n	8009052 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8008fda:	683a      	ldr	r2, [r7, #0]
 8008fdc:	6879      	ldr	r1, [r7, #4]
 8008fde:	68b8      	ldr	r0, [r7, #8]
 8008fe0:	f7ff fefe 	bl	8008de0 <BSP_SD_ReadBlocks_DMA>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d132      	bne.n	8009050 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8008fea:	4b1c      	ldr	r3, [pc, #112]	; (800905c <SD_read+0xa8>)
 8008fec:	2200      	movs	r2, #0
 8008fee:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008ff0:	f7f9 fa5a 	bl	80024a8 <HAL_GetTick>
 8008ff4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008ff6:	bf00      	nop
 8008ff8:	4b18      	ldr	r3, [pc, #96]	; (800905c <SD_read+0xa8>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d108      	bne.n	8009012 <SD_read+0x5e>
 8009000:	f7f9 fa52 	bl	80024a8 <HAL_GetTick>
 8009004:	4602      	mov	r2, r0
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	1ad3      	subs	r3, r2, r3
 800900a:	f247 522f 	movw	r2, #29999	; 0x752f
 800900e:	4293      	cmp	r3, r2
 8009010:	d9f2      	bls.n	8008ff8 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8009012:	4b12      	ldr	r3, [pc, #72]	; (800905c <SD_read+0xa8>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d102      	bne.n	8009020 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	75fb      	strb	r3, [r7, #23]
 800901e:	e017      	b.n	8009050 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8009020:	4b0e      	ldr	r3, [pc, #56]	; (800905c <SD_read+0xa8>)
 8009022:	2200      	movs	r2, #0
 8009024:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8009026:	f7f9 fa3f 	bl	80024a8 <HAL_GetTick>
 800902a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800902c:	e007      	b.n	800903e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800902e:	f7ff ff0b 	bl	8008e48 <BSP_SD_GetCardState>
 8009032:	4603      	mov	r3, r0
 8009034:	2b00      	cmp	r3, #0
 8009036:	d102      	bne.n	800903e <SD_read+0x8a>
          {
            res = RES_OK;
 8009038:	2300      	movs	r3, #0
 800903a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800903c:	e008      	b.n	8009050 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800903e:	f7f9 fa33 	bl	80024a8 <HAL_GetTick>
 8009042:	4602      	mov	r2, r0
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	f247 522f 	movw	r2, #29999	; 0x752f
 800904c:	4293      	cmp	r3, r2
 800904e:	d9ee      	bls.n	800902e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8009050:	7dfb      	ldrb	r3, [r7, #23]
}
 8009052:	4618      	mov	r0, r3
 8009054:	3718      	adds	r7, #24
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	2000013c 	.word	0x2000013c

08009060 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b086      	sub	sp, #24
 8009064:	af00      	add	r7, sp, #0
 8009066:	60b9      	str	r1, [r7, #8]
 8009068:	607a      	str	r2, [r7, #4]
 800906a:	603b      	str	r3, [r7, #0]
 800906c:	4603      	mov	r3, r0
 800906e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009070:	2301      	movs	r3, #1
 8009072:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8009074:	4b24      	ldr	r3, [pc, #144]	; (8009108 <SD_write+0xa8>)
 8009076:	2200      	movs	r2, #0
 8009078:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800907a:	f247 5030 	movw	r0, #30000	; 0x7530
 800907e:	f7ff ff33 	bl	8008ee8 <SD_CheckStatusWithTimeout>
 8009082:	4603      	mov	r3, r0
 8009084:	2b00      	cmp	r3, #0
 8009086:	da01      	bge.n	800908c <SD_write+0x2c>
  {
    return res;
 8009088:	7dfb      	ldrb	r3, [r7, #23]
 800908a:	e038      	b.n	80090fe <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800908c:	683a      	ldr	r2, [r7, #0]
 800908e:	6879      	ldr	r1, [r7, #4]
 8009090:	68b8      	ldr	r0, [r7, #8]
 8009092:	f7ff febf 	bl	8008e14 <BSP_SD_WriteBlocks_DMA>
 8009096:	4603      	mov	r3, r0
 8009098:	2b00      	cmp	r3, #0
 800909a:	d12f      	bne.n	80090fc <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800909c:	f7f9 fa04 	bl	80024a8 <HAL_GetTick>
 80090a0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80090a2:	bf00      	nop
 80090a4:	4b18      	ldr	r3, [pc, #96]	; (8009108 <SD_write+0xa8>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d108      	bne.n	80090be <SD_write+0x5e>
 80090ac:	f7f9 f9fc 	bl	80024a8 <HAL_GetTick>
 80090b0:	4602      	mov	r2, r0
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	1ad3      	subs	r3, r2, r3
 80090b6:	f247 522f 	movw	r2, #29999	; 0x752f
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d9f2      	bls.n	80090a4 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 80090be:	4b12      	ldr	r3, [pc, #72]	; (8009108 <SD_write+0xa8>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d102      	bne.n	80090cc <SD_write+0x6c>
      {
        res = RES_ERROR;
 80090c6:	2301      	movs	r3, #1
 80090c8:	75fb      	strb	r3, [r7, #23]
 80090ca:	e017      	b.n	80090fc <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80090cc:	4b0e      	ldr	r3, [pc, #56]	; (8009108 <SD_write+0xa8>)
 80090ce:	2200      	movs	r2, #0
 80090d0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80090d2:	f7f9 f9e9 	bl	80024a8 <HAL_GetTick>
 80090d6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80090d8:	e007      	b.n	80090ea <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80090da:	f7ff feb5 	bl	8008e48 <BSP_SD_GetCardState>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d102      	bne.n	80090ea <SD_write+0x8a>
          {
            res = RES_OK;
 80090e4:	2300      	movs	r3, #0
 80090e6:	75fb      	strb	r3, [r7, #23]
            break;
 80090e8:	e008      	b.n	80090fc <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80090ea:	f7f9 f9dd 	bl	80024a8 <HAL_GetTick>
 80090ee:	4602      	mov	r2, r0
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	1ad3      	subs	r3, r2, r3
 80090f4:	f247 522f 	movw	r2, #29999	; 0x752f
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d9ee      	bls.n	80090da <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 80090fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3718      	adds	r7, #24
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}
 8009106:	bf00      	nop
 8009108:	20000138 	.word	0x20000138

0800910c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b08c      	sub	sp, #48	; 0x30
 8009110:	af00      	add	r7, sp, #0
 8009112:	4603      	mov	r3, r0
 8009114:	603a      	str	r2, [r7, #0]
 8009116:	71fb      	strb	r3, [r7, #7]
 8009118:	460b      	mov	r3, r1
 800911a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800911c:	2301      	movs	r3, #1
 800911e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009122:	4b25      	ldr	r3, [pc, #148]	; (80091b8 <SD_ioctl+0xac>)
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	b2db      	uxtb	r3, r3
 8009128:	f003 0301 	and.w	r3, r3, #1
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <SD_ioctl+0x28>
 8009130:	2303      	movs	r3, #3
 8009132:	e03c      	b.n	80091ae <SD_ioctl+0xa2>

  switch (cmd)
 8009134:	79bb      	ldrb	r3, [r7, #6]
 8009136:	2b03      	cmp	r3, #3
 8009138:	d834      	bhi.n	80091a4 <SD_ioctl+0x98>
 800913a:	a201      	add	r2, pc, #4	; (adr r2, 8009140 <SD_ioctl+0x34>)
 800913c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009140:	08009151 	.word	0x08009151
 8009144:	08009159 	.word	0x08009159
 8009148:	08009171 	.word	0x08009171
 800914c:	0800918b 	.word	0x0800918b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009150:	2300      	movs	r3, #0
 8009152:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009156:	e028      	b.n	80091aa <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009158:	f107 030c 	add.w	r3, r7, #12
 800915c:	4618      	mov	r0, r3
 800915e:	f7ff fe83 	bl	8008e68 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009168:	2300      	movs	r3, #0
 800916a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800916e:	e01c      	b.n	80091aa <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009170:	f107 030c 	add.w	r3, r7, #12
 8009174:	4618      	mov	r0, r3
 8009176:	f7ff fe77 	bl	8008e68 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800917a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800917c:	b29a      	uxth	r2, r3
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8009182:	2300      	movs	r3, #0
 8009184:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009188:	e00f      	b.n	80091aa <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800918a:	f107 030c 	add.w	r3, r7, #12
 800918e:	4618      	mov	r0, r3
 8009190:	f7ff fe6a 	bl	8008e68 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009196:	0a5a      	lsrs	r2, r3, #9
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800919c:	2300      	movs	r3, #0
 800919e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80091a2:	e002      	b.n	80091aa <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80091a4:	2304      	movs	r3, #4
 80091a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80091aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3730      	adds	r7, #48	; 0x30
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	20000081 	.word	0x20000081

080091bc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80091bc:	b480      	push	{r7}
 80091be:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80091c0:	4b03      	ldr	r3, [pc, #12]	; (80091d0 <BSP_SD_WriteCpltCallback+0x14>)
 80091c2:	2201      	movs	r2, #1
 80091c4:	601a      	str	r2, [r3, #0]
}
 80091c6:	bf00      	nop
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr
 80091d0:	20000138 	.word	0x20000138

080091d4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80091d4:	b480      	push	{r7}
 80091d6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80091d8:	4b03      	ldr	r3, [pc, #12]	; (80091e8 <BSP_SD_ReadCpltCallback+0x14>)
 80091da:	2201      	movs	r2, #1
 80091dc:	601a      	str	r2, [r3, #0]
}
 80091de:	bf00      	nop
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	2000013c 	.word	0x2000013c

080091ec <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 80091f2:	4b8d      	ldr	r3, [pc, #564]	; (8009428 <MX_LWIP_Init+0x23c>)
 80091f4:	22c0      	movs	r2, #192	; 0xc0
 80091f6:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 80091f8:	4b8b      	ldr	r3, [pc, #556]	; (8009428 <MX_LWIP_Init+0x23c>)
 80091fa:	22a8      	movs	r2, #168	; 0xa8
 80091fc:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 80091fe:	4b8a      	ldr	r3, [pc, #552]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009200:	2201      	movs	r2, #1
 8009202:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 199;
 8009204:	4b88      	ldr	r3, [pc, #544]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009206:	22c7      	movs	r2, #199	; 0xc7
 8009208:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800920a:	4b88      	ldr	r3, [pc, #544]	; (800942c <MX_LWIP_Init+0x240>)
 800920c:	22ff      	movs	r2, #255	; 0xff
 800920e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009210:	4b86      	ldr	r3, [pc, #536]	; (800942c <MX_LWIP_Init+0x240>)
 8009212:	22ff      	movs	r2, #255	; 0xff
 8009214:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8009216:	4b85      	ldr	r3, [pc, #532]	; (800942c <MX_LWIP_Init+0x240>)
 8009218:	22ff      	movs	r2, #255	; 0xff
 800921a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800921c:	4b83      	ldr	r3, [pc, #524]	; (800942c <MX_LWIP_Init+0x240>)
 800921e:	2200      	movs	r2, #0
 8009220:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8009222:	4b83      	ldr	r3, [pc, #524]	; (8009430 <MX_LWIP_Init+0x244>)
 8009224:	22c0      	movs	r2, #192	; 0xc0
 8009226:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8009228:	4b81      	ldr	r3, [pc, #516]	; (8009430 <MX_LWIP_Init+0x244>)
 800922a:	22a8      	movs	r2, #168	; 0xa8
 800922c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800922e:	4b80      	ldr	r3, [pc, #512]	; (8009430 <MX_LWIP_Init+0x244>)
 8009230:	2201      	movs	r2, #1
 8009232:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8009234:	4b7e      	ldr	r3, [pc, #504]	; (8009430 <MX_LWIP_Init+0x244>)
 8009236:	2201      	movs	r2, #1
 8009238:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800923a:	f001 fa06 	bl	800a64a <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800923e:	4b7a      	ldr	r3, [pc, #488]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	061a      	lsls	r2, r3, #24
 8009244:	4b78      	ldr	r3, [pc, #480]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009246:	785b      	ldrb	r3, [r3, #1]
 8009248:	041b      	lsls	r3, r3, #16
 800924a:	431a      	orrs	r2, r3
 800924c:	4b76      	ldr	r3, [pc, #472]	; (8009428 <MX_LWIP_Init+0x23c>)
 800924e:	789b      	ldrb	r3, [r3, #2]
 8009250:	021b      	lsls	r3, r3, #8
 8009252:	4313      	orrs	r3, r2
 8009254:	4a74      	ldr	r2, [pc, #464]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009256:	78d2      	ldrb	r2, [r2, #3]
 8009258:	4313      	orrs	r3, r2
 800925a:	061a      	lsls	r2, r3, #24
 800925c:	4b72      	ldr	r3, [pc, #456]	; (8009428 <MX_LWIP_Init+0x23c>)
 800925e:	781b      	ldrb	r3, [r3, #0]
 8009260:	0619      	lsls	r1, r3, #24
 8009262:	4b71      	ldr	r3, [pc, #452]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009264:	785b      	ldrb	r3, [r3, #1]
 8009266:	041b      	lsls	r3, r3, #16
 8009268:	4319      	orrs	r1, r3
 800926a:	4b6f      	ldr	r3, [pc, #444]	; (8009428 <MX_LWIP_Init+0x23c>)
 800926c:	789b      	ldrb	r3, [r3, #2]
 800926e:	021b      	lsls	r3, r3, #8
 8009270:	430b      	orrs	r3, r1
 8009272:	496d      	ldr	r1, [pc, #436]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009274:	78c9      	ldrb	r1, [r1, #3]
 8009276:	430b      	orrs	r3, r1
 8009278:	021b      	lsls	r3, r3, #8
 800927a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800927e:	431a      	orrs	r2, r3
 8009280:	4b69      	ldr	r3, [pc, #420]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	0619      	lsls	r1, r3, #24
 8009286:	4b68      	ldr	r3, [pc, #416]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009288:	785b      	ldrb	r3, [r3, #1]
 800928a:	041b      	lsls	r3, r3, #16
 800928c:	4319      	orrs	r1, r3
 800928e:	4b66      	ldr	r3, [pc, #408]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009290:	789b      	ldrb	r3, [r3, #2]
 8009292:	021b      	lsls	r3, r3, #8
 8009294:	430b      	orrs	r3, r1
 8009296:	4964      	ldr	r1, [pc, #400]	; (8009428 <MX_LWIP_Init+0x23c>)
 8009298:	78c9      	ldrb	r1, [r1, #3]
 800929a:	430b      	orrs	r3, r1
 800929c:	0a1b      	lsrs	r3, r3, #8
 800929e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80092a2:	431a      	orrs	r2, r3
 80092a4:	4b60      	ldr	r3, [pc, #384]	; (8009428 <MX_LWIP_Init+0x23c>)
 80092a6:	781b      	ldrb	r3, [r3, #0]
 80092a8:	0619      	lsls	r1, r3, #24
 80092aa:	4b5f      	ldr	r3, [pc, #380]	; (8009428 <MX_LWIP_Init+0x23c>)
 80092ac:	785b      	ldrb	r3, [r3, #1]
 80092ae:	041b      	lsls	r3, r3, #16
 80092b0:	4319      	orrs	r1, r3
 80092b2:	4b5d      	ldr	r3, [pc, #372]	; (8009428 <MX_LWIP_Init+0x23c>)
 80092b4:	789b      	ldrb	r3, [r3, #2]
 80092b6:	021b      	lsls	r3, r3, #8
 80092b8:	430b      	orrs	r3, r1
 80092ba:	495b      	ldr	r1, [pc, #364]	; (8009428 <MX_LWIP_Init+0x23c>)
 80092bc:	78c9      	ldrb	r1, [r1, #3]
 80092be:	430b      	orrs	r3, r1
 80092c0:	0e1b      	lsrs	r3, r3, #24
 80092c2:	4313      	orrs	r3, r2
 80092c4:	4a5b      	ldr	r2, [pc, #364]	; (8009434 <MX_LWIP_Init+0x248>)
 80092c6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80092c8:	4b58      	ldr	r3, [pc, #352]	; (800942c <MX_LWIP_Init+0x240>)
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	061a      	lsls	r2, r3, #24
 80092ce:	4b57      	ldr	r3, [pc, #348]	; (800942c <MX_LWIP_Init+0x240>)
 80092d0:	785b      	ldrb	r3, [r3, #1]
 80092d2:	041b      	lsls	r3, r3, #16
 80092d4:	431a      	orrs	r2, r3
 80092d6:	4b55      	ldr	r3, [pc, #340]	; (800942c <MX_LWIP_Init+0x240>)
 80092d8:	789b      	ldrb	r3, [r3, #2]
 80092da:	021b      	lsls	r3, r3, #8
 80092dc:	4313      	orrs	r3, r2
 80092de:	4a53      	ldr	r2, [pc, #332]	; (800942c <MX_LWIP_Init+0x240>)
 80092e0:	78d2      	ldrb	r2, [r2, #3]
 80092e2:	4313      	orrs	r3, r2
 80092e4:	061a      	lsls	r2, r3, #24
 80092e6:	4b51      	ldr	r3, [pc, #324]	; (800942c <MX_LWIP_Init+0x240>)
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	0619      	lsls	r1, r3, #24
 80092ec:	4b4f      	ldr	r3, [pc, #316]	; (800942c <MX_LWIP_Init+0x240>)
 80092ee:	785b      	ldrb	r3, [r3, #1]
 80092f0:	041b      	lsls	r3, r3, #16
 80092f2:	4319      	orrs	r1, r3
 80092f4:	4b4d      	ldr	r3, [pc, #308]	; (800942c <MX_LWIP_Init+0x240>)
 80092f6:	789b      	ldrb	r3, [r3, #2]
 80092f8:	021b      	lsls	r3, r3, #8
 80092fa:	430b      	orrs	r3, r1
 80092fc:	494b      	ldr	r1, [pc, #300]	; (800942c <MX_LWIP_Init+0x240>)
 80092fe:	78c9      	ldrb	r1, [r1, #3]
 8009300:	430b      	orrs	r3, r1
 8009302:	021b      	lsls	r3, r3, #8
 8009304:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009308:	431a      	orrs	r2, r3
 800930a:	4b48      	ldr	r3, [pc, #288]	; (800942c <MX_LWIP_Init+0x240>)
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	0619      	lsls	r1, r3, #24
 8009310:	4b46      	ldr	r3, [pc, #280]	; (800942c <MX_LWIP_Init+0x240>)
 8009312:	785b      	ldrb	r3, [r3, #1]
 8009314:	041b      	lsls	r3, r3, #16
 8009316:	4319      	orrs	r1, r3
 8009318:	4b44      	ldr	r3, [pc, #272]	; (800942c <MX_LWIP_Init+0x240>)
 800931a:	789b      	ldrb	r3, [r3, #2]
 800931c:	021b      	lsls	r3, r3, #8
 800931e:	430b      	orrs	r3, r1
 8009320:	4942      	ldr	r1, [pc, #264]	; (800942c <MX_LWIP_Init+0x240>)
 8009322:	78c9      	ldrb	r1, [r1, #3]
 8009324:	430b      	orrs	r3, r1
 8009326:	0a1b      	lsrs	r3, r3, #8
 8009328:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800932c:	431a      	orrs	r2, r3
 800932e:	4b3f      	ldr	r3, [pc, #252]	; (800942c <MX_LWIP_Init+0x240>)
 8009330:	781b      	ldrb	r3, [r3, #0]
 8009332:	0619      	lsls	r1, r3, #24
 8009334:	4b3d      	ldr	r3, [pc, #244]	; (800942c <MX_LWIP_Init+0x240>)
 8009336:	785b      	ldrb	r3, [r3, #1]
 8009338:	041b      	lsls	r3, r3, #16
 800933a:	4319      	orrs	r1, r3
 800933c:	4b3b      	ldr	r3, [pc, #236]	; (800942c <MX_LWIP_Init+0x240>)
 800933e:	789b      	ldrb	r3, [r3, #2]
 8009340:	021b      	lsls	r3, r3, #8
 8009342:	430b      	orrs	r3, r1
 8009344:	4939      	ldr	r1, [pc, #228]	; (800942c <MX_LWIP_Init+0x240>)
 8009346:	78c9      	ldrb	r1, [r1, #3]
 8009348:	430b      	orrs	r3, r1
 800934a:	0e1b      	lsrs	r3, r3, #24
 800934c:	4313      	orrs	r3, r2
 800934e:	4a3a      	ldr	r2, [pc, #232]	; (8009438 <MX_LWIP_Init+0x24c>)
 8009350:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8009352:	4b37      	ldr	r3, [pc, #220]	; (8009430 <MX_LWIP_Init+0x244>)
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	061a      	lsls	r2, r3, #24
 8009358:	4b35      	ldr	r3, [pc, #212]	; (8009430 <MX_LWIP_Init+0x244>)
 800935a:	785b      	ldrb	r3, [r3, #1]
 800935c:	041b      	lsls	r3, r3, #16
 800935e:	431a      	orrs	r2, r3
 8009360:	4b33      	ldr	r3, [pc, #204]	; (8009430 <MX_LWIP_Init+0x244>)
 8009362:	789b      	ldrb	r3, [r3, #2]
 8009364:	021b      	lsls	r3, r3, #8
 8009366:	4313      	orrs	r3, r2
 8009368:	4a31      	ldr	r2, [pc, #196]	; (8009430 <MX_LWIP_Init+0x244>)
 800936a:	78d2      	ldrb	r2, [r2, #3]
 800936c:	4313      	orrs	r3, r2
 800936e:	061a      	lsls	r2, r3, #24
 8009370:	4b2f      	ldr	r3, [pc, #188]	; (8009430 <MX_LWIP_Init+0x244>)
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	0619      	lsls	r1, r3, #24
 8009376:	4b2e      	ldr	r3, [pc, #184]	; (8009430 <MX_LWIP_Init+0x244>)
 8009378:	785b      	ldrb	r3, [r3, #1]
 800937a:	041b      	lsls	r3, r3, #16
 800937c:	4319      	orrs	r1, r3
 800937e:	4b2c      	ldr	r3, [pc, #176]	; (8009430 <MX_LWIP_Init+0x244>)
 8009380:	789b      	ldrb	r3, [r3, #2]
 8009382:	021b      	lsls	r3, r3, #8
 8009384:	430b      	orrs	r3, r1
 8009386:	492a      	ldr	r1, [pc, #168]	; (8009430 <MX_LWIP_Init+0x244>)
 8009388:	78c9      	ldrb	r1, [r1, #3]
 800938a:	430b      	orrs	r3, r1
 800938c:	021b      	lsls	r3, r3, #8
 800938e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009392:	431a      	orrs	r2, r3
 8009394:	4b26      	ldr	r3, [pc, #152]	; (8009430 <MX_LWIP_Init+0x244>)
 8009396:	781b      	ldrb	r3, [r3, #0]
 8009398:	0619      	lsls	r1, r3, #24
 800939a:	4b25      	ldr	r3, [pc, #148]	; (8009430 <MX_LWIP_Init+0x244>)
 800939c:	785b      	ldrb	r3, [r3, #1]
 800939e:	041b      	lsls	r3, r3, #16
 80093a0:	4319      	orrs	r1, r3
 80093a2:	4b23      	ldr	r3, [pc, #140]	; (8009430 <MX_LWIP_Init+0x244>)
 80093a4:	789b      	ldrb	r3, [r3, #2]
 80093a6:	021b      	lsls	r3, r3, #8
 80093a8:	430b      	orrs	r3, r1
 80093aa:	4921      	ldr	r1, [pc, #132]	; (8009430 <MX_LWIP_Init+0x244>)
 80093ac:	78c9      	ldrb	r1, [r1, #3]
 80093ae:	430b      	orrs	r3, r1
 80093b0:	0a1b      	lsrs	r3, r3, #8
 80093b2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80093b6:	431a      	orrs	r2, r3
 80093b8:	4b1d      	ldr	r3, [pc, #116]	; (8009430 <MX_LWIP_Init+0x244>)
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	0619      	lsls	r1, r3, #24
 80093be:	4b1c      	ldr	r3, [pc, #112]	; (8009430 <MX_LWIP_Init+0x244>)
 80093c0:	785b      	ldrb	r3, [r3, #1]
 80093c2:	041b      	lsls	r3, r3, #16
 80093c4:	4319      	orrs	r1, r3
 80093c6:	4b1a      	ldr	r3, [pc, #104]	; (8009430 <MX_LWIP_Init+0x244>)
 80093c8:	789b      	ldrb	r3, [r3, #2]
 80093ca:	021b      	lsls	r3, r3, #8
 80093cc:	430b      	orrs	r3, r1
 80093ce:	4918      	ldr	r1, [pc, #96]	; (8009430 <MX_LWIP_Init+0x244>)
 80093d0:	78c9      	ldrb	r1, [r1, #3]
 80093d2:	430b      	orrs	r3, r1
 80093d4:	0e1b      	lsrs	r3, r3, #24
 80093d6:	4313      	orrs	r3, r2
 80093d8:	4a18      	ldr	r2, [pc, #96]	; (800943c <MX_LWIP_Init+0x250>)
 80093da:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 80093dc:	4b18      	ldr	r3, [pc, #96]	; (8009440 <MX_LWIP_Init+0x254>)
 80093de:	9302      	str	r3, [sp, #8]
 80093e0:	4b18      	ldr	r3, [pc, #96]	; (8009444 <MX_LWIP_Init+0x258>)
 80093e2:	9301      	str	r3, [sp, #4]
 80093e4:	2300      	movs	r3, #0
 80093e6:	9300      	str	r3, [sp, #0]
 80093e8:	4b14      	ldr	r3, [pc, #80]	; (800943c <MX_LWIP_Init+0x250>)
 80093ea:	4a13      	ldr	r2, [pc, #76]	; (8009438 <MX_LWIP_Init+0x24c>)
 80093ec:	4911      	ldr	r1, [pc, #68]	; (8009434 <MX_LWIP_Init+0x248>)
 80093ee:	4816      	ldr	r0, [pc, #88]	; (8009448 <MX_LWIP_Init+0x25c>)
 80093f0:	f001 fdd0 	bl	800af94 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 80093f4:	4814      	ldr	r0, [pc, #80]	; (8009448 <MX_LWIP_Init+0x25c>)
 80093f6:	f001 ff7f 	bl	800b2f8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 80093fa:	4b13      	ldr	r3, [pc, #76]	; (8009448 <MX_LWIP_Init+0x25c>)
 80093fc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009400:	089b      	lsrs	r3, r3, #2
 8009402:	f003 0301 	and.w	r3, r3, #1
 8009406:	b2db      	uxtb	r3, r3
 8009408:	2b00      	cmp	r3, #0
 800940a:	d003      	beq.n	8009414 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800940c:	480e      	ldr	r0, [pc, #56]	; (8009448 <MX_LWIP_Init+0x25c>)
 800940e:	f001 ff83 	bl	800b318 <netif_set_up>
 8009412:	e002      	b.n	800941a <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8009414:	480c      	ldr	r0, [pc, #48]	; (8009448 <MX_LWIP_Init+0x25c>)
 8009416:	f001 ffeb 	bl	800b3f0 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800941a:	490c      	ldr	r1, [pc, #48]	; (800944c <MX_LWIP_Init+0x260>)
 800941c:	480a      	ldr	r0, [pc, #40]	; (8009448 <MX_LWIP_Init+0x25c>)
 800941e:	f002 f819 	bl	800b454 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8009422:	bf00      	nop
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}
 8009428:	2000a3fc 	.word	0x2000a3fc
 800942c:	2000a3f8 	.word	0x2000a3f8
 8009430:	2000a3bc 	.word	0x2000a3bc
 8009434:	2000a3f4 	.word	0x2000a3f4
 8009438:	2000a400 	.word	0x2000a400
 800943c:	2000a404 	.word	0x2000a404
 8009440:	08014af1 	.word	0x08014af1
 8009444:	08009a19 	.word	0x08009a19
 8009448:	2000a3c0 	.word	0x2000a3c0
 800944c:	08009a85 	.word	0x08009a85

08009450 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 8009454:	4803      	ldr	r0, [pc, #12]	; (8009464 <MX_LWIP_Process+0x14>)
 8009456:	f000 fabf 	bl	80099d8 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800945a:	f008 ff63 	bl	8012324 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800945e:	bf00      	nop
 8009460:	bd80      	pop	{r7, pc}
 8009462:	bf00      	nop
 8009464:	2000a3c0 	.word	0x2000a3c0

08009468 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b08e      	sub	sp, #56	; 0x38
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009470:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009474:	2200      	movs	r2, #0
 8009476:	601a      	str	r2, [r3, #0]
 8009478:	605a      	str	r2, [r3, #4]
 800947a:	609a      	str	r2, [r3, #8]
 800947c:	60da      	str	r2, [r3, #12]
 800947e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a4a      	ldr	r2, [pc, #296]	; (80095b0 <HAL_ETH_MspInit+0x148>)
 8009486:	4293      	cmp	r3, r2
 8009488:	f040 808d 	bne.w	80095a6 <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800948c:	2300      	movs	r3, #0
 800948e:	623b      	str	r3, [r7, #32]
 8009490:	4b48      	ldr	r3, [pc, #288]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 8009492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009494:	4a47      	ldr	r2, [pc, #284]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 8009496:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800949a:	6313      	str	r3, [r2, #48]	; 0x30
 800949c:	4b45      	ldr	r3, [pc, #276]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 800949e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094a4:	623b      	str	r3, [r7, #32]
 80094a6:	6a3b      	ldr	r3, [r7, #32]
 80094a8:	2300      	movs	r3, #0
 80094aa:	61fb      	str	r3, [r7, #28]
 80094ac:	4b41      	ldr	r3, [pc, #260]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b0:	4a40      	ldr	r2, [pc, #256]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80094b6:	6313      	str	r3, [r2, #48]	; 0x30
 80094b8:	4b3e      	ldr	r3, [pc, #248]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80094c0:	61fb      	str	r3, [r7, #28]
 80094c2:	69fb      	ldr	r3, [r7, #28]
 80094c4:	2300      	movs	r3, #0
 80094c6:	61bb      	str	r3, [r7, #24]
 80094c8:	4b3a      	ldr	r3, [pc, #232]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094cc:	4a39      	ldr	r2, [pc, #228]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80094d2:	6313      	str	r3, [r2, #48]	; 0x30
 80094d4:	4b37      	ldr	r3, [pc, #220]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094dc:	61bb      	str	r3, [r7, #24]
 80094de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80094e0:	2300      	movs	r3, #0
 80094e2:	617b      	str	r3, [r7, #20]
 80094e4:	4b33      	ldr	r3, [pc, #204]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094e8:	4a32      	ldr	r2, [pc, #200]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094ea:	f043 0304 	orr.w	r3, r3, #4
 80094ee:	6313      	str	r3, [r2, #48]	; 0x30
 80094f0:	4b30      	ldr	r3, [pc, #192]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 80094f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094f4:	f003 0304 	and.w	r3, r3, #4
 80094f8:	617b      	str	r3, [r7, #20]
 80094fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80094fc:	2300      	movs	r3, #0
 80094fe:	613b      	str	r3, [r7, #16]
 8009500:	4b2c      	ldr	r3, [pc, #176]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 8009502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009504:	4a2b      	ldr	r2, [pc, #172]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 8009506:	f043 0301 	orr.w	r3, r3, #1
 800950a:	6313      	str	r3, [r2, #48]	; 0x30
 800950c:	4b29      	ldr	r3, [pc, #164]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 800950e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009510:	f003 0301 	and.w	r3, r3, #1
 8009514:	613b      	str	r3, [r7, #16]
 8009516:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009518:	2300      	movs	r3, #0
 800951a:	60fb      	str	r3, [r7, #12]
 800951c:	4b25      	ldr	r3, [pc, #148]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 800951e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009520:	4a24      	ldr	r2, [pc, #144]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 8009522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009526:	6313      	str	r3, [r2, #48]	; 0x30
 8009528:	4b22      	ldr	r3, [pc, #136]	; (80095b4 <HAL_ETH_MspInit+0x14c>)
 800952a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800952c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009530:	60fb      	str	r3, [r7, #12]
 8009532:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8009534:	2332      	movs	r3, #50	; 0x32
 8009536:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009538:	2302      	movs	r3, #2
 800953a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800953c:	2300      	movs	r3, #0
 800953e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009540:	2303      	movs	r3, #3
 8009542:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009544:	230b      	movs	r3, #11
 8009546:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009548:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800954c:	4619      	mov	r1, r3
 800954e:	481a      	ldr	r0, [pc, #104]	; (80095b8 <HAL_ETH_MspInit+0x150>)
 8009550:	f7fa ff06 	bl	8004360 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8009554:	2386      	movs	r3, #134	; 0x86
 8009556:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009558:	2302      	movs	r3, #2
 800955a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800955c:	2300      	movs	r3, #0
 800955e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009560:	2303      	movs	r3, #3
 8009562:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009564:	230b      	movs	r3, #11
 8009566:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800956c:	4619      	mov	r1, r3
 800956e:	4813      	ldr	r0, [pc, #76]	; (80095bc <HAL_ETH_MspInit+0x154>)
 8009570:	f7fa fef6 	bl	8004360 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8009574:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8009578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800957a:	2302      	movs	r3, #2
 800957c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800957e:	2300      	movs	r3, #0
 8009580:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009582:	2303      	movs	r3, #3
 8009584:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009586:	230b      	movs	r3, #11
 8009588:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800958a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800958e:	4619      	mov	r1, r3
 8009590:	480b      	ldr	r0, [pc, #44]	; (80095c0 <HAL_ETH_MspInit+0x158>)
 8009592:	f7fa fee5 	bl	8004360 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 3, 0);
 8009596:	2200      	movs	r2, #0
 8009598:	2103      	movs	r1, #3
 800959a:	203d      	movs	r0, #61	; 0x3d
 800959c:	f7f9 f88f 	bl	80026be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80095a0:	203d      	movs	r0, #61	; 0x3d
 80095a2:	f7f9 f8a8 	bl	80026f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80095a6:	bf00      	nop
 80095a8:	3738      	adds	r7, #56	; 0x38
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}
 80095ae:	bf00      	nop
 80095b0:	40028000 	.word	0x40028000
 80095b4:	40023800 	.word	0x40023800
 80095b8:	40020800 	.word	0x40020800
 80095bc:	40020000 	.word	0x40020000
 80095c0:	40021800 	.word	0x40021800

080095c4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b086      	sub	sp, #24
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80095cc:	2300      	movs	r3, #0
 80095ce:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80095d0:	4b52      	ldr	r3, [pc, #328]	; (800971c <low_level_init+0x158>)
 80095d2:	4a53      	ldr	r2, [pc, #332]	; (8009720 <low_level_init+0x15c>)
 80095d4:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80095d6:	4b51      	ldr	r3, [pc, #324]	; (800971c <low_level_init+0x158>)
 80095d8:	2201      	movs	r2, #1
 80095da:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 80095dc:	4b4f      	ldr	r3, [pc, #316]	; (800971c <low_level_init+0x158>)
 80095de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80095e2:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80095e4:	4b4d      	ldr	r3, [pc, #308]	; (800971c <low_level_init+0x158>)
 80095e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80095ea:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 80095ec:	4b4b      	ldr	r3, [pc, #300]	; (800971c <low_level_init+0x158>)
 80095ee:	2201      	movs	r2, #1
 80095f0:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80095f2:	2300      	movs	r3, #0
 80095f4:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 80095f6:	2380      	movs	r3, #128	; 0x80
 80095f8:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 80095fa:	23e1      	movs	r3, #225	; 0xe1
 80095fc:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 80095fe:	2300      	movs	r3, #0
 8009600:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8009602:	2300      	movs	r3, #0
 8009604:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8009606:	2300      	movs	r3, #0
 8009608:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800960a:	4a44      	ldr	r2, [pc, #272]	; (800971c <low_level_init+0x158>)
 800960c:	f107 0308 	add.w	r3, r7, #8
 8009610:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8009612:	4b42      	ldr	r3, [pc, #264]	; (800971c <low_level_init+0x158>)
 8009614:	2200      	movs	r2, #0
 8009616:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8009618:	4b40      	ldr	r3, [pc, #256]	; (800971c <low_level_init+0x158>)
 800961a:	2200      	movs	r2, #0
 800961c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800961e:	4b3f      	ldr	r3, [pc, #252]	; (800971c <low_level_init+0x158>)
 8009620:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8009624:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8009626:	483d      	ldr	r0, [pc, #244]	; (800971c <low_level_init+0x158>)
 8009628:	f7f9 fcee 	bl	8003008 <HAL_ETH_Init>
 800962c:	4603      	mov	r3, r0
 800962e:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 8009630:	7dfb      	ldrb	r3, [r7, #23]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d108      	bne.n	8009648 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800963c:	f043 0304 	orr.w	r3, r3, #4
 8009640:	b2da      	uxtb	r2, r3
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8009648:	2304      	movs	r3, #4
 800964a:	4a36      	ldr	r2, [pc, #216]	; (8009724 <low_level_init+0x160>)
 800964c:	4936      	ldr	r1, [pc, #216]	; (8009728 <low_level_init+0x164>)
 800964e:	4833      	ldr	r0, [pc, #204]	; (800971c <low_level_init+0x158>)
 8009650:	f7f9 fe76 	bl	8003340 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8009654:	2304      	movs	r3, #4
 8009656:	4a35      	ldr	r2, [pc, #212]	; (800972c <low_level_init+0x168>)
 8009658:	4935      	ldr	r1, [pc, #212]	; (8009730 <low_level_init+0x16c>)
 800965a:	4830      	ldr	r0, [pc, #192]	; (800971c <low_level_init+0x158>)
 800965c:	f7f9 fed9 	bl	8003412 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2206      	movs	r2, #6
 8009664:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009668:	4b2c      	ldr	r3, [pc, #176]	; (800971c <low_level_init+0x158>)
 800966a:	695b      	ldr	r3, [r3, #20]
 800966c:	781a      	ldrb	r2, [r3, #0]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8009674:	4b29      	ldr	r3, [pc, #164]	; (800971c <low_level_init+0x158>)
 8009676:	695b      	ldr	r3, [r3, #20]
 8009678:	785a      	ldrb	r2, [r3, #1]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8009680:	4b26      	ldr	r3, [pc, #152]	; (800971c <low_level_init+0x158>)
 8009682:	695b      	ldr	r3, [r3, #20]
 8009684:	789a      	ldrb	r2, [r3, #2]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800968c:	4b23      	ldr	r3, [pc, #140]	; (800971c <low_level_init+0x158>)
 800968e:	695b      	ldr	r3, [r3, #20]
 8009690:	78da      	ldrb	r2, [r3, #3]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8009698:	4b20      	ldr	r3, [pc, #128]	; (800971c <low_level_init+0x158>)
 800969a:	695b      	ldr	r3, [r3, #20]
 800969c:	791a      	ldrb	r2, [r3, #4]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80096a4:	4b1d      	ldr	r3, [pc, #116]	; (800971c <low_level_init+0x158>)
 80096a6:	695b      	ldr	r3, [r3, #20]
 80096a8:	795a      	ldrb	r2, [r3, #5]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80096b6:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80096be:	f043 030a 	orr.w	r3, r3, #10
 80096c2:	b2da      	uxtb	r2, r3
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 80096ca:	4814      	ldr	r0, [pc, #80]	; (800971c <low_level_init+0x158>)
 80096cc:	f7fa f9cf 	bl	8003a6e <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 80096d0:	f107 0310 	add.w	r3, r7, #16
 80096d4:	461a      	mov	r2, r3
 80096d6:	2111      	movs	r1, #17
 80096d8:	4810      	ldr	r0, [pc, #64]	; (800971c <low_level_init+0x158>)
 80096da:	f7fa f8fa 	bl	80038d2 <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	f043 0303 	orr.w	r3, r3, #3
 80096e4:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	461a      	mov	r2, r3
 80096ea:	2111      	movs	r1, #17
 80096ec:	480b      	ldr	r0, [pc, #44]	; (800971c <low_level_init+0x158>)
 80096ee:	f7fa f958 	bl	80039a2 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 80096f2:	f107 0310 	add.w	r3, r7, #16
 80096f6:	461a      	mov	r2, r3
 80096f8:	2112      	movs	r1, #18
 80096fa:	4808      	ldr	r0, [pc, #32]	; (800971c <low_level_init+0x158>)
 80096fc:	f7fa f8e9 	bl	80038d2 <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	f043 0320 	orr.w	r3, r3, #32
 8009706:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	461a      	mov	r2, r3
 800970c:	2112      	movs	r1, #18
 800970e:	4803      	ldr	r0, [pc, #12]	; (800971c <low_level_init+0x158>)
 8009710:	f7fa f947 	bl	80039a2 <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8009714:	bf00      	nop
 8009716:	3718      	adds	r7, #24
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}
 800971c:	2000bcd8 	.word	0x2000bcd8
 8009720:	40028000 	.word	0x40028000
 8009724:	2000bd20 	.word	0x2000bd20
 8009728:	2000a408 	.word	0x2000a408
 800972c:	2000a488 	.word	0x2000a488
 8009730:	2000bc58 	.word	0x2000bc58

08009734 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b08a      	sub	sp, #40	; 0x28
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800973e:	4b4b      	ldr	r3, [pc, #300]	; (800986c <low_level_output+0x138>)
 8009740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8009746:	2300      	movs	r3, #0
 8009748:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800974a:	2300      	movs	r3, #0
 800974c:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800974e:	2300      	movs	r3, #0
 8009750:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8009752:	2300      	movs	r3, #0
 8009754:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8009756:	4b45      	ldr	r3, [pc, #276]	; (800986c <low_level_output+0x138>)
 8009758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800975a:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800975c:	2300      	movs	r3, #0
 800975e:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	623b      	str	r3, [r7, #32]
 8009764:	e05a      	b.n	800981c <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2b00      	cmp	r3, #0
 800976c:	da03      	bge.n	8009776 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800976e:	23f8      	movs	r3, #248	; 0xf8
 8009770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8009774:	e05c      	b.n	8009830 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8009776:	6a3b      	ldr	r3, [r7, #32]
 8009778:	895b      	ldrh	r3, [r3, #10]
 800977a:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800977c:	2300      	movs	r3, #0
 800977e:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8009780:	e02f      	b.n	80097e2 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8009782:	69fa      	ldr	r2, [r7, #28]
 8009784:	693b      	ldr	r3, [r7, #16]
 8009786:	18d0      	adds	r0, r2, r3
 8009788:	6a3b      	ldr	r3, [r7, #32]
 800978a:	685a      	ldr	r2, [r3, #4]
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	18d1      	adds	r1, r2, r3
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8009796:	3304      	adds	r3, #4
 8009798:	461a      	mov	r2, r3
 800979a:	f00b fab1 	bl	8014d00 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	68db      	ldr	r3, [r3, #12]
 80097a2:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80097a4:	69bb      	ldr	r3, [r7, #24]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	da03      	bge.n	80097b4 <low_level_output+0x80>
        {
          errval = ERR_USE;
 80097ac:	23f8      	movs	r3, #248	; 0xf8
 80097ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80097b2:	e03d      	b.n	8009830 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80097b4:	69bb      	ldr	r3, [r7, #24]
 80097b6:	689b      	ldr	r3, [r3, #8]
 80097b8:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80097ba:	693a      	ldr	r2, [r7, #16]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	4413      	add	r3, r2
 80097c0:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80097c4:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80097c6:	68ba      	ldr	r2, [r7, #8]
 80097c8:	693b      	ldr	r3, [r7, #16]
 80097ca:	1ad3      	subs	r3, r2, r3
 80097cc:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80097d0:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80097d2:	697a      	ldr	r2, [r7, #20]
 80097d4:	693b      	ldr	r3, [r7, #16]
 80097d6:	1ad3      	subs	r3, r2, r3
 80097d8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80097dc:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 80097de:	2300      	movs	r3, #0
 80097e0:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80097e2:	68fa      	ldr	r2, [r7, #12]
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	4413      	add	r3, r2
 80097e8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d8c8      	bhi.n	8009782 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 80097f0:	69fa      	ldr	r2, [r7, #28]
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	18d0      	adds	r0, r2, r3
 80097f6:	6a3b      	ldr	r3, [r7, #32]
 80097f8:	685a      	ldr	r2, [r3, #4]
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	4413      	add	r3, r2
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	4619      	mov	r1, r3
 8009802:	f00b fa7d 	bl	8014d00 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8009806:	693a      	ldr	r2, [r7, #16]
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	4413      	add	r3, r2
 800980c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800980e:	697a      	ldr	r2, [r7, #20]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	4413      	add	r3, r2
 8009814:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8009816:	6a3b      	ldr	r3, [r7, #32]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	623b      	str	r3, [r7, #32]
 800981c:	6a3b      	ldr	r3, [r7, #32]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d1a1      	bne.n	8009766 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8009822:	6979      	ldr	r1, [r7, #20]
 8009824:	4811      	ldr	r0, [pc, #68]	; (800986c <low_level_output+0x138>)
 8009826:	f7f9 fe61 	bl	80034ec <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800982a:	2300      	movs	r3, #0
 800982c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8009830:	4b0e      	ldr	r3, [pc, #56]	; (800986c <low_level_output+0x138>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009838:	3314      	adds	r3, #20
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f003 0320 	and.w	r3, r3, #32
 8009840:	2b00      	cmp	r3, #0
 8009842:	d00d      	beq.n	8009860 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8009844:	4b09      	ldr	r3, [pc, #36]	; (800986c <low_level_output+0x138>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800984c:	3314      	adds	r3, #20
 800984e:	2220      	movs	r2, #32
 8009850:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8009852:	4b06      	ldr	r3, [pc, #24]	; (800986c <low_level_output+0x138>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800985a:	3304      	adds	r3, #4
 800985c:	2200      	movs	r2, #0
 800985e:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8009860:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009864:	4618      	mov	r0, r3
 8009866:	3728      	adds	r7, #40	; 0x28
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}
 800986c:	2000bcd8 	.word	0x2000bcd8

08009870 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b08c      	sub	sp, #48	; 0x30
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8009878:	2300      	movs	r3, #0
 800987a:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800987c:	2300      	movs	r3, #0
 800987e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8009880:	2300      	movs	r3, #0
 8009882:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8009884:	2300      	movs	r3, #0
 8009886:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8009888:	2300      	movs	r3, #0
 800988a:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800988c:	2300      	movs	r3, #0
 800988e:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8009890:	2300      	movs	r3, #0
 8009892:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 8009894:	484f      	ldr	r0, [pc, #316]	; (80099d4 <low_level_input+0x164>)
 8009896:	f7f9 ff13 	bl	80036c0 <HAL_ETH_GetReceivedFrame>
 800989a:	4603      	mov	r3, r0
 800989c:	2b00      	cmp	r3, #0
 800989e:	d001      	beq.n	80098a4 <low_level_input+0x34>

    return NULL;
 80098a0:	2300      	movs	r3, #0
 80098a2:	e092      	b.n	80099ca <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80098a4:	4b4b      	ldr	r3, [pc, #300]	; (80099d4 <low_level_input+0x164>)
 80098a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098a8:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80098aa:	4b4a      	ldr	r3, [pc, #296]	; (80099d4 <low_level_input+0x164>)
 80098ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ae:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 80098b0:	89fb      	ldrh	r3, [r7, #14]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d007      	beq.n	80098c6 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80098b6:	89fb      	ldrh	r3, [r7, #14]
 80098b8:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80098bc:	4619      	mov	r1, r3
 80098be:	2000      	movs	r0, #0
 80098c0:	f001 fe64 	bl	800b58c <pbuf_alloc>
 80098c4:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 80098c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d04b      	beq.n	8009964 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80098cc:	4b41      	ldr	r3, [pc, #260]	; (80099d4 <low_level_input+0x164>)
 80098ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098d0:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 80098d2:	2300      	movs	r3, #0
 80098d4:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80098d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80098da:	e040      	b.n	800995e <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 80098dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098de:	895b      	ldrh	r3, [r3, #10]
 80098e0:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 80098e2:	2300      	movs	r3, #0
 80098e4:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80098e6:	e021      	b.n	800992c <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 80098e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ea:	685a      	ldr	r2, [r3, #4]
 80098ec:	69bb      	ldr	r3, [r7, #24]
 80098ee:	18d0      	adds	r0, r2, r3
 80098f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	18d1      	adds	r1, r2, r3
 80098f6:	69fb      	ldr	r3, [r7, #28]
 80098f8:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 80098fc:	3304      	adds	r3, #4
 80098fe:	461a      	mov	r2, r3
 8009900:	f00b f9fe 	bl	8014d00 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8009904:	6a3b      	ldr	r3, [r7, #32]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800990a:	6a3b      	ldr	r3, [r7, #32]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8009910:	69fa      	ldr	r2, [r7, #28]
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	4413      	add	r3, r2
 8009916:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800991a:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800991c:	69ba      	ldr	r2, [r7, #24]
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	1ad3      	subs	r3, r2, r3
 8009922:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009926:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8009928:	2300      	movs	r3, #0
 800992a:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800992c:	697a      	ldr	r2, [r7, #20]
 800992e:	69fb      	ldr	r3, [r7, #28]
 8009930:	4413      	add	r3, r2
 8009932:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009936:	4293      	cmp	r3, r2
 8009938:	d8d6      	bhi.n	80098e8 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800993a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800993c:	685a      	ldr	r2, [r3, #4]
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	18d0      	adds	r0, r2, r3
 8009942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	4413      	add	r3, r2
 8009948:	697a      	ldr	r2, [r7, #20]
 800994a:	4619      	mov	r1, r3
 800994c:	f00b f9d8 	bl	8014d00 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8009950:	69fa      	ldr	r2, [r7, #28]
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	4413      	add	r3, r2
 8009956:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8009958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	62bb      	str	r3, [r7, #40]	; 0x28
 800995e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009960:	2b00      	cmp	r3, #0
 8009962:	d1bb      	bne.n	80098dc <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8009964:	4b1b      	ldr	r3, [pc, #108]	; (80099d4 <low_level_input+0x164>)
 8009966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009968:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800996a:	2300      	movs	r3, #0
 800996c:	613b      	str	r3, [r7, #16]
 800996e:	e00b      	b.n	8009988 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8009970:	6a3b      	ldr	r3, [r7, #32]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009978:	6a3b      	ldr	r3, [r7, #32]
 800997a:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800997c:	6a3b      	ldr	r3, [r7, #32]
 800997e:	68db      	ldr	r3, [r3, #12]
 8009980:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	3301      	adds	r3, #1
 8009986:	613b      	str	r3, [r7, #16]
 8009988:	4b12      	ldr	r3, [pc, #72]	; (80099d4 <low_level_input+0x164>)
 800998a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800998c:	693a      	ldr	r2, [r7, #16]
 800998e:	429a      	cmp	r2, r3
 8009990:	d3ee      	bcc.n	8009970 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 8009992:	4b10      	ldr	r3, [pc, #64]	; (80099d4 <low_level_input+0x164>)
 8009994:	2200      	movs	r2, #0
 8009996:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8009998:	4b0e      	ldr	r3, [pc, #56]	; (80099d4 <low_level_input+0x164>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099a0:	3314      	adds	r3, #20
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d00d      	beq.n	80099c8 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80099ac:	4b09      	ldr	r3, [pc, #36]	; (80099d4 <low_level_input+0x164>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099b4:	3314      	adds	r3, #20
 80099b6:	2280      	movs	r2, #128	; 0x80
 80099b8:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80099ba:	4b06      	ldr	r3, [pc, #24]	; (80099d4 <low_level_input+0x164>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099c2:	3308      	adds	r3, #8
 80099c4:	2200      	movs	r2, #0
 80099c6:	601a      	str	r2, [r3, #0]
  }
  return p;
 80099c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3730      	adds	r7, #48	; 0x30
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	2000bcd8 	.word	0x2000bcd8

080099d8 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f7ff ff45 	bl	8009870 <low_level_input>
 80099e6:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d010      	beq.n	8009a10 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	691b      	ldr	r3, [r3, #16]
 80099f2:	6879      	ldr	r1, [r7, #4]
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	4798      	blx	r3
 80099f8:	4603      	mov	r3, r0
 80099fa:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 80099fc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d006      	beq.n	8009a12 <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 8009a04:	68f8      	ldr	r0, [r7, #12]
 8009a06:	f002 f8a5 	bl	800bb54 <pbuf_free>
    p = NULL;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	60fb      	str	r3, [r7, #12]
 8009a0e:	e000      	b.n	8009a12 <ethernetif_input+0x3a>
  if (p == NULL) return;
 8009a10:	bf00      	nop
  }
}
 8009a12:	3710      	adds	r7, #16
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}

08009a18 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b082      	sub	sp, #8
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d106      	bne.n	8009a34 <ethernetif_init+0x1c>
 8009a26:	4b0e      	ldr	r3, [pc, #56]	; (8009a60 <ethernetif_init+0x48>)
 8009a28:	f240 2215 	movw	r2, #533	; 0x215
 8009a2c:	490d      	ldr	r1, [pc, #52]	; (8009a64 <ethernetif_init+0x4c>)
 8009a2e:	480e      	ldr	r0, [pc, #56]	; (8009a68 <ethernetif_init+0x50>)
 8009a30:	f00b f97c 	bl	8014d2c <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2273      	movs	r2, #115	; 0x73
 8009a38:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2274      	movs	r2, #116	; 0x74
 8009a40:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	4a09      	ldr	r2, [pc, #36]	; (8009a6c <ethernetif_init+0x54>)
 8009a48:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	4a08      	ldr	r2, [pc, #32]	; (8009a70 <ethernetif_init+0x58>)
 8009a4e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f7ff fdb7 	bl	80095c4 <low_level_init>

  return ERR_OK;
 8009a56:	2300      	movs	r3, #0
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3708      	adds	r7, #8
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	08015f60 	.word	0x08015f60
 8009a64:	08015f7c 	.word	0x08015f7c
 8009a68:	08015f8c 	.word	0x08015f8c
 8009a6c:	08012fb5 	.word	0x08012fb5
 8009a70:	08009735 	.word	0x08009735

08009a74 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009a78:	f7f8 fd16 	bl	80024a8 <HAL_GetTick>
 8009a7c:	4603      	mov	r3, r0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	bd80      	pop	{r7, pc}
	...

08009a84 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8009a90:	2300      	movs	r3, #0
 8009a92:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009a9a:	089b      	lsrs	r3, r3, #2
 8009a9c:	f003 0301 	and.w	r3, r3, #1
 8009aa0:	b2db      	uxtb	r3, r3
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d05d      	beq.n	8009b62 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8009aa6:	4b34      	ldr	r3, [pc, #208]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d03f      	beq.n	8009b2e <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8009aae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009ab2:	2100      	movs	r1, #0
 8009ab4:	4830      	ldr	r0, [pc, #192]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009ab6:	f7f9 ff74 	bl	80039a2 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8009aba:	f7f8 fcf5 	bl	80024a8 <HAL_GetTick>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8009ac2:	f107 0308 	add.w	r3, r7, #8
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	2101      	movs	r1, #1
 8009aca:	482b      	ldr	r0, [pc, #172]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009acc:	f7f9 ff01 	bl	80038d2 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8009ad0:	f7f8 fcea 	bl	80024a8 <HAL_GetTick>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	1ad3      	subs	r3, r2, r3
 8009ada:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ade:	d828      	bhi.n	8009b32 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	f003 0320 	and.w	r3, r3, #32
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d0eb      	beq.n	8009ac2 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8009aea:	f107 0308 	add.w	r3, r7, #8
 8009aee:	461a      	mov	r2, r3
 8009af0:	2131      	movs	r1, #49	; 0x31
 8009af2:	4821      	ldr	r0, [pc, #132]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009af4:	f7f9 feed 	bl	80038d2 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	f003 0310 	and.w	r3, r3, #16
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d004      	beq.n	8009b0c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8009b02:	4b1d      	ldr	r3, [pc, #116]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009b08:	60da      	str	r2, [r3, #12]
 8009b0a:	e002      	b.n	8009b12 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8009b0c:	4b1a      	ldr	r3, [pc, #104]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b0e:	2200      	movs	r2, #0
 8009b10:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	f003 0304 	and.w	r3, r3, #4
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d003      	beq.n	8009b24 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8009b1c:	4b16      	ldr	r3, [pc, #88]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b1e:	2200      	movs	r2, #0
 8009b20:	609a      	str	r2, [r3, #8]
 8009b22:	e016      	b.n	8009b52 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8009b24:	4b14      	ldr	r3, [pc, #80]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009b2a:	609a      	str	r2, [r3, #8]
 8009b2c:	e011      	b.n	8009b52 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8009b2e:	bf00      	nop
 8009b30:	e000      	b.n	8009b34 <ethernetif_update_config+0xb0>
          goto error;
 8009b32:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8009b34:	4b10      	ldr	r3, [pc, #64]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	08db      	lsrs	r3, r3, #3
 8009b3a:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8009b3c:	4b0e      	ldr	r3, [pc, #56]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b3e:	689b      	ldr	r3, [r3, #8]
 8009b40:	085b      	lsrs	r3, r3, #1
 8009b42:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8009b44:	4313      	orrs	r3, r2
 8009b46:	b29b      	uxth	r3, r3
 8009b48:	461a      	mov	r2, r3
 8009b4a:	2100      	movs	r1, #0
 8009b4c:	480a      	ldr	r0, [pc, #40]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b4e:	f7f9 ff28 	bl	80039a2 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8009b52:	2100      	movs	r1, #0
 8009b54:	4808      	ldr	r0, [pc, #32]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b56:	f7f9 ffe9 	bl	8003b2c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8009b5a:	4807      	ldr	r0, [pc, #28]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b5c:	f7f9 ff87 	bl	8003a6e <HAL_ETH_Start>
 8009b60:	e002      	b.n	8009b68 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8009b62:	4805      	ldr	r0, [pc, #20]	; (8009b78 <ethernetif_update_config+0xf4>)
 8009b64:	f7f9 ffb2 	bl	8003acc <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 f807 	bl	8009b7c <ethernetif_notify_conn_changed>
}
 8009b6e:	bf00      	nop
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	2000bcd8 	.word	0x2000bcd8

08009b7c <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	4603      	mov	r3, r0
 8009b98:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009b9a:	79fb      	ldrb	r3, [r7, #7]
 8009b9c:	4a08      	ldr	r2, [pc, #32]	; (8009bc0 <disk_status+0x30>)
 8009b9e:	009b      	lsls	r3, r3, #2
 8009ba0:	4413      	add	r3, r2
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	685b      	ldr	r3, [r3, #4]
 8009ba6:	79fa      	ldrb	r2, [r7, #7]
 8009ba8:	4905      	ldr	r1, [pc, #20]	; (8009bc0 <disk_status+0x30>)
 8009baa:	440a      	add	r2, r1
 8009bac:	7a12      	ldrb	r2, [r2, #8]
 8009bae:	4610      	mov	r0, r2
 8009bb0:	4798      	blx	r3
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3710      	adds	r7, #16
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}
 8009bc0:	20000168 	.word	0x20000168

08009bc4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b084      	sub	sp, #16
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	4603      	mov	r3, r0
 8009bcc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009bd2:	79fb      	ldrb	r3, [r7, #7]
 8009bd4:	4a0d      	ldr	r2, [pc, #52]	; (8009c0c <disk_initialize+0x48>)
 8009bd6:	5cd3      	ldrb	r3, [r2, r3]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d111      	bne.n	8009c00 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009bdc:	79fb      	ldrb	r3, [r7, #7]
 8009bde:	4a0b      	ldr	r2, [pc, #44]	; (8009c0c <disk_initialize+0x48>)
 8009be0:	2101      	movs	r1, #1
 8009be2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009be4:	79fb      	ldrb	r3, [r7, #7]
 8009be6:	4a09      	ldr	r2, [pc, #36]	; (8009c0c <disk_initialize+0x48>)
 8009be8:	009b      	lsls	r3, r3, #2
 8009bea:	4413      	add	r3, r2
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	79fa      	ldrb	r2, [r7, #7]
 8009bf2:	4906      	ldr	r1, [pc, #24]	; (8009c0c <disk_initialize+0x48>)
 8009bf4:	440a      	add	r2, r1
 8009bf6:	7a12      	ldrb	r2, [r2, #8]
 8009bf8:	4610      	mov	r0, r2
 8009bfa:	4798      	blx	r3
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3710      	adds	r7, #16
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	20000168 	.word	0x20000168

08009c10 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009c10:	b590      	push	{r4, r7, lr}
 8009c12:	b087      	sub	sp, #28
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60b9      	str	r1, [r7, #8]
 8009c18:	607a      	str	r2, [r7, #4]
 8009c1a:	603b      	str	r3, [r7, #0]
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009c20:	7bfb      	ldrb	r3, [r7, #15]
 8009c22:	4a0a      	ldr	r2, [pc, #40]	; (8009c4c <disk_read+0x3c>)
 8009c24:	009b      	lsls	r3, r3, #2
 8009c26:	4413      	add	r3, r2
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	689c      	ldr	r4, [r3, #8]
 8009c2c:	7bfb      	ldrb	r3, [r7, #15]
 8009c2e:	4a07      	ldr	r2, [pc, #28]	; (8009c4c <disk_read+0x3c>)
 8009c30:	4413      	add	r3, r2
 8009c32:	7a18      	ldrb	r0, [r3, #8]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	68b9      	ldr	r1, [r7, #8]
 8009c3a:	47a0      	blx	r4
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	75fb      	strb	r3, [r7, #23]
  return res;
 8009c40:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	371c      	adds	r7, #28
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd90      	pop	{r4, r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	20000168 	.word	0x20000168

08009c50 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009c50:	b590      	push	{r4, r7, lr}
 8009c52:	b087      	sub	sp, #28
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60b9      	str	r1, [r7, #8]
 8009c58:	607a      	str	r2, [r7, #4]
 8009c5a:	603b      	str	r3, [r7, #0]
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009c60:	7bfb      	ldrb	r3, [r7, #15]
 8009c62:	4a0a      	ldr	r2, [pc, #40]	; (8009c8c <disk_write+0x3c>)
 8009c64:	009b      	lsls	r3, r3, #2
 8009c66:	4413      	add	r3, r2
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	68dc      	ldr	r4, [r3, #12]
 8009c6c:	7bfb      	ldrb	r3, [r7, #15]
 8009c6e:	4a07      	ldr	r2, [pc, #28]	; (8009c8c <disk_write+0x3c>)
 8009c70:	4413      	add	r3, r2
 8009c72:	7a18      	ldrb	r0, [r3, #8]
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	687a      	ldr	r2, [r7, #4]
 8009c78:	68b9      	ldr	r1, [r7, #8]
 8009c7a:	47a0      	blx	r4
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	75fb      	strb	r3, [r7, #23]
  return res;
 8009c80:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	371c      	adds	r7, #28
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd90      	pop	{r4, r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	20000168 	.word	0x20000168

08009c90 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b084      	sub	sp, #16
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	4603      	mov	r3, r0
 8009c98:	603a      	str	r2, [r7, #0]
 8009c9a:	71fb      	strb	r3, [r7, #7]
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009ca0:	79fb      	ldrb	r3, [r7, #7]
 8009ca2:	4a09      	ldr	r2, [pc, #36]	; (8009cc8 <disk_ioctl+0x38>)
 8009ca4:	009b      	lsls	r3, r3, #2
 8009ca6:	4413      	add	r3, r2
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	691b      	ldr	r3, [r3, #16]
 8009cac:	79fa      	ldrb	r2, [r7, #7]
 8009cae:	4906      	ldr	r1, [pc, #24]	; (8009cc8 <disk_ioctl+0x38>)
 8009cb0:	440a      	add	r2, r1
 8009cb2:	7a10      	ldrb	r0, [r2, #8]
 8009cb4:	79b9      	ldrb	r1, [r7, #6]
 8009cb6:	683a      	ldr	r2, [r7, #0]
 8009cb8:	4798      	blx	r3
 8009cba:	4603      	mov	r3, r0
 8009cbc:	73fb      	strb	r3, [r7, #15]
  return res;
 8009cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3710      	adds	r7, #16
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	20000168 	.word	0x20000168

08009ccc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b085      	sub	sp, #20
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009cdc:	89fb      	ldrh	r3, [r7, #14]
 8009cde:	021b      	lsls	r3, r3, #8
 8009ce0:	b21a      	sxth	r2, r3
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	781b      	ldrb	r3, [r3, #0]
 8009ce6:	b21b      	sxth	r3, r3
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	b21b      	sxth	r3, r3
 8009cec:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009cee:	89fb      	ldrh	r3, [r7, #14]
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3714      	adds	r7, #20
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfa:	4770      	bx	lr

08009cfc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	3303      	adds	r3, #3
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	021b      	lsls	r3, r3, #8
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	3202      	adds	r2, #2
 8009d14:	7812      	ldrb	r2, [r2, #0]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	021b      	lsls	r3, r3, #8
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	3201      	adds	r2, #1
 8009d22:	7812      	ldrb	r2, [r2, #0]
 8009d24:	4313      	orrs	r3, r2
 8009d26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	021b      	lsls	r3, r3, #8
 8009d2c:	687a      	ldr	r2, [r7, #4]
 8009d2e:	7812      	ldrb	r2, [r2, #0]
 8009d30:	4313      	orrs	r3, r2
 8009d32:	60fb      	str	r3, [r7, #12]
	return rv;
 8009d34:	68fb      	ldr	r3, [r7, #12]
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3714      	adds	r7, #20
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d40:	4770      	bx	lr
	...

08009d44 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b085      	sub	sp, #20
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	60fb      	str	r3, [r7, #12]
 8009d50:	e010      	b.n	8009d74 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009d52:	4a0d      	ldr	r2, [pc, #52]	; (8009d88 <clear_lock+0x44>)
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	011b      	lsls	r3, r3, #4
 8009d58:	4413      	add	r3, r2
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d105      	bne.n	8009d6e <clear_lock+0x2a>
 8009d62:	4a09      	ldr	r2, [pc, #36]	; (8009d88 <clear_lock+0x44>)
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	011b      	lsls	r3, r3, #4
 8009d68:	4413      	add	r3, r2
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	3301      	adds	r3, #1
 8009d72:	60fb      	str	r3, [r7, #12]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d9eb      	bls.n	8009d52 <clear_lock+0xe>
	}
}
 8009d7a:	bf00      	nop
 8009d7c:	bf00      	nop
 8009d7e:	3714      	adds	r7, #20
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr
 8009d88:	20000148 	.word	0x20000148

08009d8c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b086      	sub	sp, #24
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009d94:	2300      	movs	r3, #0
 8009d96:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	78db      	ldrb	r3, [r3, #3]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d034      	beq.n	8009e0a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009da4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	7858      	ldrb	r0, [r3, #1]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8009db0:	2301      	movs	r3, #1
 8009db2:	697a      	ldr	r2, [r7, #20]
 8009db4:	f7ff ff4c 	bl	8009c50 <disk_write>
 8009db8:	4603      	mov	r3, r0
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d002      	beq.n	8009dc4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	73fb      	strb	r3, [r7, #15]
 8009dc2:	e022      	b.n	8009e0a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dce:	697a      	ldr	r2, [r7, #20]
 8009dd0:	1ad2      	subs	r2, r2, r3
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	69db      	ldr	r3, [r3, #28]
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	d217      	bcs.n	8009e0a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	789b      	ldrb	r3, [r3, #2]
 8009dde:	613b      	str	r3, [r7, #16]
 8009de0:	e010      	b.n	8009e04 <sync_window+0x78>
					wsect += fs->fsize;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	69db      	ldr	r3, [r3, #28]
 8009de6:	697a      	ldr	r2, [r7, #20]
 8009de8:	4413      	add	r3, r2
 8009dea:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	7858      	ldrb	r0, [r3, #1]
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8009df6:	2301      	movs	r3, #1
 8009df8:	697a      	ldr	r2, [r7, #20]
 8009dfa:	f7ff ff29 	bl	8009c50 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009dfe:	693b      	ldr	r3, [r7, #16]
 8009e00:	3b01      	subs	r3, #1
 8009e02:	613b      	str	r3, [r7, #16]
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	d8eb      	bhi.n	8009de2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3718      	adds	r7, #24
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b084      	sub	sp, #16
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e26:	683a      	ldr	r2, [r7, #0]
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d01b      	beq.n	8009e64 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f7ff ffad 	bl	8009d8c <sync_window>
 8009e32:	4603      	mov	r3, r0
 8009e34:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009e36:	7bfb      	ldrb	r3, [r7, #15]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d113      	bne.n	8009e64 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	7858      	ldrb	r0, [r3, #1]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8009e46:	2301      	movs	r3, #1
 8009e48:	683a      	ldr	r2, [r7, #0]
 8009e4a:	f7ff fee1 	bl	8009c10 <disk_read>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d004      	beq.n	8009e5e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009e54:	f04f 33ff 	mov.w	r3, #4294967295
 8009e58:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	683a      	ldr	r2, [r7, #0]
 8009e62:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8009e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3710      	adds	r7, #16
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}

08009e6e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009e6e:	b480      	push	{r7}
 8009e70:	b087      	sub	sp, #28
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009e76:	f04f 33ff 	mov.w	r3, #4294967295
 8009e7a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d031      	beq.n	8009ee8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	617b      	str	r3, [r7, #20]
 8009e8a:	e002      	b.n	8009e92 <get_ldnumber+0x24>
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	3301      	adds	r3, #1
 8009e90:	617b      	str	r3, [r7, #20]
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	2b20      	cmp	r3, #32
 8009e98:	d903      	bls.n	8009ea2 <get_ldnumber+0x34>
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	2b3a      	cmp	r3, #58	; 0x3a
 8009ea0:	d1f4      	bne.n	8009e8c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	2b3a      	cmp	r3, #58	; 0x3a
 8009ea8:	d11c      	bne.n	8009ee4 <get_ldnumber+0x76>
			tp = *path;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	1c5a      	adds	r2, r3, #1
 8009eb4:	60fa      	str	r2, [r7, #12]
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	3b30      	subs	r3, #48	; 0x30
 8009eba:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	2b09      	cmp	r3, #9
 8009ec0:	d80e      	bhi.n	8009ee0 <get_ldnumber+0x72>
 8009ec2:	68fa      	ldr	r2, [r7, #12]
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d10a      	bne.n	8009ee0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d107      	bne.n	8009ee0 <get_ldnumber+0x72>
					vol = (int)i;
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	617b      	str	r3, [r7, #20]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	697a      	ldr	r2, [r7, #20]
 8009ede:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	e002      	b.n	8009eea <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009ee8:	693b      	ldr	r3, [r7, #16]
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	371c      	adds	r7, #28
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr
	...

08009ef8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
 8009f00:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	70da      	strb	r2, [r3, #3]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f0e:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009f10:	6839      	ldr	r1, [r7, #0]
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f7ff ff7e 	bl	8009e14 <move_window>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d001      	beq.n	8009f22 <check_fs+0x2a>
 8009f1e:	2304      	movs	r3, #4
 8009f20:	e038      	b.n	8009f94 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	3334      	adds	r3, #52	; 0x34
 8009f26:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7ff fece 	bl	8009ccc <ld_word>
 8009f30:	4603      	mov	r3, r0
 8009f32:	461a      	mov	r2, r3
 8009f34:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d001      	beq.n	8009f40 <check_fs+0x48>
 8009f3c:	2303      	movs	r3, #3
 8009f3e:	e029      	b.n	8009f94 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009f46:	2be9      	cmp	r3, #233	; 0xe9
 8009f48:	d009      	beq.n	8009f5e <check_fs+0x66>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009f50:	2beb      	cmp	r3, #235	; 0xeb
 8009f52:	d11e      	bne.n	8009f92 <check_fs+0x9a>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8009f5a:	2b90      	cmp	r3, #144	; 0x90
 8009f5c:	d119      	bne.n	8009f92 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	3334      	adds	r3, #52	; 0x34
 8009f62:	3336      	adds	r3, #54	; 0x36
 8009f64:	4618      	mov	r0, r3
 8009f66:	f7ff fec9 	bl	8009cfc <ld_dword>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009f70:	4a0a      	ldr	r2, [pc, #40]	; (8009f9c <check_fs+0xa4>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d101      	bne.n	8009f7a <check_fs+0x82>
 8009f76:	2300      	movs	r3, #0
 8009f78:	e00c      	b.n	8009f94 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	3334      	adds	r3, #52	; 0x34
 8009f7e:	3352      	adds	r3, #82	; 0x52
 8009f80:	4618      	mov	r0, r3
 8009f82:	f7ff febb 	bl	8009cfc <ld_dword>
 8009f86:	4603      	mov	r3, r0
 8009f88:	4a05      	ldr	r2, [pc, #20]	; (8009fa0 <check_fs+0xa8>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d101      	bne.n	8009f92 <check_fs+0x9a>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	e000      	b.n	8009f94 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009f92:	2302      	movs	r3, #2
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	3708      	adds	r7, #8
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	00544146 	.word	0x00544146
 8009fa0:	33544146 	.word	0x33544146

08009fa4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b096      	sub	sp, #88	; 0x58
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	60f8      	str	r0, [r7, #12]
 8009fac:	60b9      	str	r1, [r7, #8]
 8009fae:	4613      	mov	r3, r2
 8009fb0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f7ff ff58 	bl	8009e6e <get_ldnumber>
 8009fbe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009fc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	da01      	bge.n	8009fca <find_volume+0x26>
 8009fc6:	230b      	movs	r3, #11
 8009fc8:	e265      	b.n	800a496 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009fca:	4ab0      	ldr	r2, [pc, #704]	; (800a28c <find_volume+0x2e8>)
 8009fcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009fd2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d101      	bne.n	8009fde <find_volume+0x3a>
 8009fda:	230c      	movs	r3, #12
 8009fdc:	e25b      	b.n	800a496 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009fe2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009fe4:	79fb      	ldrb	r3, [r7, #7]
 8009fe6:	f023 0301 	bic.w	r3, r3, #1
 8009fea:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d01a      	beq.n	800a02a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff6:	785b      	ldrb	r3, [r3, #1]
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f7ff fdc9 	bl	8009b90 <disk_status>
 8009ffe:	4603      	mov	r3, r0
 800a000:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a004:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a008:	f003 0301 	and.w	r3, r3, #1
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d10c      	bne.n	800a02a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a010:	79fb      	ldrb	r3, [r7, #7]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d007      	beq.n	800a026 <find_volume+0x82>
 800a016:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a01a:	f003 0304 	and.w	r3, r3, #4
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d001      	beq.n	800a026 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a022:	230a      	movs	r3, #10
 800a024:	e237      	b.n	800a496 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800a026:	2300      	movs	r3, #0
 800a028:	e235      	b.n	800a496 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a02a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a02c:	2200      	movs	r2, #0
 800a02e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a032:	b2da      	uxtb	r2, r3
 800a034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a036:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a03a:	785b      	ldrb	r3, [r3, #1]
 800a03c:	4618      	mov	r0, r3
 800a03e:	f7ff fdc1 	bl	8009bc4 <disk_initialize>
 800a042:	4603      	mov	r3, r0
 800a044:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a048:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a04c:	f003 0301 	and.w	r3, r3, #1
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a054:	2303      	movs	r3, #3
 800a056:	e21e      	b.n	800a496 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a058:	79fb      	ldrb	r3, [r7, #7]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d007      	beq.n	800a06e <find_volume+0xca>
 800a05e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a062:	f003 0304 	and.w	r3, r3, #4
 800a066:	2b00      	cmp	r3, #0
 800a068:	d001      	beq.n	800a06e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a06a:	230a      	movs	r3, #10
 800a06c:	e213      	b.n	800a496 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a06e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a070:	7858      	ldrb	r0, [r3, #1]
 800a072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a074:	330c      	adds	r3, #12
 800a076:	461a      	mov	r2, r3
 800a078:	2102      	movs	r1, #2
 800a07a:	f7ff fe09 	bl	8009c90 <disk_ioctl>
 800a07e:	4603      	mov	r3, r0
 800a080:	2b00      	cmp	r3, #0
 800a082:	d001      	beq.n	800a088 <find_volume+0xe4>
 800a084:	2301      	movs	r3, #1
 800a086:	e206      	b.n	800a496 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a08a:	899b      	ldrh	r3, [r3, #12]
 800a08c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a090:	d80d      	bhi.n	800a0ae <find_volume+0x10a>
 800a092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a094:	899b      	ldrh	r3, [r3, #12]
 800a096:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a09a:	d308      	bcc.n	800a0ae <find_volume+0x10a>
 800a09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a09e:	899b      	ldrh	r3, [r3, #12]
 800a0a0:	461a      	mov	r2, r3
 800a0a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0a4:	899b      	ldrh	r3, [r3, #12]
 800a0a6:	3b01      	subs	r3, #1
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d001      	beq.n	800a0b2 <find_volume+0x10e>
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	e1f1      	b.n	800a496 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a0b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a0b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a0ba:	f7ff ff1d 	bl	8009ef8 <check_fs>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a0c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a0c8:	2b02      	cmp	r3, #2
 800a0ca:	d14b      	bne.n	800a164 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	643b      	str	r3, [r7, #64]	; 0x40
 800a0d0:	e01f      	b.n	800a112 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a0d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0d4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a0d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0da:	011b      	lsls	r3, r3, #4
 800a0dc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800a0e0:	4413      	add	r3, r2
 800a0e2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e6:	3304      	adds	r3, #4
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d006      	beq.n	800a0fc <find_volume+0x158>
 800a0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f0:	3308      	adds	r3, #8
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7ff fe02 	bl	8009cfc <ld_dword>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	e000      	b.n	800a0fe <find_volume+0x15a>
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800a106:	440b      	add	r3, r1
 800a108:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a10c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a10e:	3301      	adds	r3, #1
 800a110:	643b      	str	r3, [r7, #64]	; 0x40
 800a112:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a114:	2b03      	cmp	r3, #3
 800a116:	d9dc      	bls.n	800a0d2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a118:	2300      	movs	r3, #0
 800a11a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a11c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d002      	beq.n	800a128 <find_volume+0x184>
 800a122:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a124:	3b01      	subs	r3, #1
 800a126:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a128:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a12a:	009b      	lsls	r3, r3, #2
 800a12c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800a130:	4413      	add	r3, r2
 800a132:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a136:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a138:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d005      	beq.n	800a14a <find_volume+0x1a6>
 800a13e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a140:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a142:	f7ff fed9 	bl	8009ef8 <check_fs>
 800a146:	4603      	mov	r3, r0
 800a148:	e000      	b.n	800a14c <find_volume+0x1a8>
 800a14a:	2303      	movs	r3, #3
 800a14c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a150:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a154:	2b01      	cmp	r3, #1
 800a156:	d905      	bls.n	800a164 <find_volume+0x1c0>
 800a158:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a15a:	3301      	adds	r3, #1
 800a15c:	643b      	str	r3, [r7, #64]	; 0x40
 800a15e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a160:	2b03      	cmp	r3, #3
 800a162:	d9e1      	bls.n	800a128 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a164:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a168:	2b04      	cmp	r3, #4
 800a16a:	d101      	bne.n	800a170 <find_volume+0x1cc>
 800a16c:	2301      	movs	r3, #1
 800a16e:	e192      	b.n	800a496 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a170:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a174:	2b01      	cmp	r3, #1
 800a176:	d901      	bls.n	800a17c <find_volume+0x1d8>
 800a178:	230d      	movs	r3, #13
 800a17a:	e18c      	b.n	800a496 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a17c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a17e:	3334      	adds	r3, #52	; 0x34
 800a180:	330b      	adds	r3, #11
 800a182:	4618      	mov	r0, r3
 800a184:	f7ff fda2 	bl	8009ccc <ld_word>
 800a188:	4603      	mov	r3, r0
 800a18a:	461a      	mov	r2, r3
 800a18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a18e:	899b      	ldrh	r3, [r3, #12]
 800a190:	429a      	cmp	r2, r3
 800a192:	d001      	beq.n	800a198 <find_volume+0x1f4>
 800a194:	230d      	movs	r3, #13
 800a196:	e17e      	b.n	800a496 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a19a:	3334      	adds	r3, #52	; 0x34
 800a19c:	3316      	adds	r3, #22
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7ff fd94 	bl	8009ccc <ld_word>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a1a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d106      	bne.n	800a1bc <find_volume+0x218>
 800a1ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1b0:	3334      	adds	r3, #52	; 0x34
 800a1b2:	3324      	adds	r3, #36	; 0x24
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f7ff fda1 	bl	8009cfc <ld_dword>
 800a1ba:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a1c0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1c4:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800a1c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ca:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a1cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ce:	789b      	ldrb	r3, [r3, #2]
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d005      	beq.n	800a1e0 <find_volume+0x23c>
 800a1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1d6:	789b      	ldrb	r3, [r3, #2]
 800a1d8:	2b02      	cmp	r3, #2
 800a1da:	d001      	beq.n	800a1e0 <find_volume+0x23c>
 800a1dc:	230d      	movs	r3, #13
 800a1de:	e15a      	b.n	800a496 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a1e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1e2:	789b      	ldrb	r3, [r3, #2]
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a1e8:	fb02 f303 	mul.w	r3, r2, r3
 800a1ec:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a1ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1f4:	b29a      	uxth	r2, r3
 800a1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1f8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a1fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1fc:	895b      	ldrh	r3, [r3, #10]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d008      	beq.n	800a214 <find_volume+0x270>
 800a202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a204:	895b      	ldrh	r3, [r3, #10]
 800a206:	461a      	mov	r2, r3
 800a208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a20a:	895b      	ldrh	r3, [r3, #10]
 800a20c:	3b01      	subs	r3, #1
 800a20e:	4013      	ands	r3, r2
 800a210:	2b00      	cmp	r3, #0
 800a212:	d001      	beq.n	800a218 <find_volume+0x274>
 800a214:	230d      	movs	r3, #13
 800a216:	e13e      	b.n	800a496 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a21a:	3334      	adds	r3, #52	; 0x34
 800a21c:	3311      	adds	r3, #17
 800a21e:	4618      	mov	r0, r3
 800a220:	f7ff fd54 	bl	8009ccc <ld_word>
 800a224:	4603      	mov	r3, r0
 800a226:	461a      	mov	r2, r3
 800a228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a22a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a22c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a22e:	891b      	ldrh	r3, [r3, #8]
 800a230:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a232:	8992      	ldrh	r2, [r2, #12]
 800a234:	0952      	lsrs	r2, r2, #5
 800a236:	b292      	uxth	r2, r2
 800a238:	fbb3 f1f2 	udiv	r1, r3, r2
 800a23c:	fb02 f201 	mul.w	r2, r2, r1
 800a240:	1a9b      	subs	r3, r3, r2
 800a242:	b29b      	uxth	r3, r3
 800a244:	2b00      	cmp	r3, #0
 800a246:	d001      	beq.n	800a24c <find_volume+0x2a8>
 800a248:	230d      	movs	r3, #13
 800a24a:	e124      	b.n	800a496 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a24c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a24e:	3334      	adds	r3, #52	; 0x34
 800a250:	3313      	adds	r3, #19
 800a252:	4618      	mov	r0, r3
 800a254:	f7ff fd3a 	bl	8009ccc <ld_word>
 800a258:	4603      	mov	r3, r0
 800a25a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a25c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d106      	bne.n	800a270 <find_volume+0x2cc>
 800a262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a264:	3334      	adds	r3, #52	; 0x34
 800a266:	3320      	adds	r3, #32
 800a268:	4618      	mov	r0, r3
 800a26a:	f7ff fd47 	bl	8009cfc <ld_dword>
 800a26e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a272:	3334      	adds	r3, #52	; 0x34
 800a274:	330e      	adds	r3, #14
 800a276:	4618      	mov	r0, r3
 800a278:	f7ff fd28 	bl	8009ccc <ld_word>
 800a27c:	4603      	mov	r3, r0
 800a27e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a280:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a282:	2b00      	cmp	r3, #0
 800a284:	d104      	bne.n	800a290 <find_volume+0x2ec>
 800a286:	230d      	movs	r3, #13
 800a288:	e105      	b.n	800a496 <find_volume+0x4f2>
 800a28a:	bf00      	nop
 800a28c:	20000140 	.word	0x20000140

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a290:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a292:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a294:	4413      	add	r3, r2
 800a296:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a298:	8911      	ldrh	r1, [r2, #8]
 800a29a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a29c:	8992      	ldrh	r2, [r2, #12]
 800a29e:	0952      	lsrs	r2, r2, #5
 800a2a0:	b292      	uxth	r2, r2
 800a2a2:	fbb1 f2f2 	udiv	r2, r1, r2
 800a2a6:	b292      	uxth	r2, r2
 800a2a8:	4413      	add	r3, r2
 800a2aa:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a2ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d201      	bcs.n	800a2b8 <find_volume+0x314>
 800a2b4:	230d      	movs	r3, #13
 800a2b6:	e0ee      	b.n	800a496 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a2b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2c0:	8952      	ldrh	r2, [r2, #10]
 800a2c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a2c6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a2c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d101      	bne.n	800a2d2 <find_volume+0x32e>
 800a2ce:	230d      	movs	r3, #13
 800a2d0:	e0e1      	b.n	800a496 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800a2d2:	2303      	movs	r3, #3
 800a2d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a2d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2da:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d802      	bhi.n	800a2e8 <find_volume+0x344>
 800a2e2:	2302      	movs	r3, #2
 800a2e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a2e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ea:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d802      	bhi.n	800a2f8 <find_volume+0x354>
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a2f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2fa:	1c9a      	adds	r2, r3, #2
 800a2fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2fe:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800a300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a302:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a304:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a306:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a308:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a30a:	441a      	add	r2, r3
 800a30c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a30e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800a310:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a314:	441a      	add	r2, r3
 800a316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a318:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800a31a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a31e:	2b03      	cmp	r3, #3
 800a320:	d11e      	bne.n	800a360 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a324:	3334      	adds	r3, #52	; 0x34
 800a326:	332a      	adds	r3, #42	; 0x2a
 800a328:	4618      	mov	r0, r3
 800a32a:	f7ff fccf 	bl	8009ccc <ld_word>
 800a32e:	4603      	mov	r3, r0
 800a330:	2b00      	cmp	r3, #0
 800a332:	d001      	beq.n	800a338 <find_volume+0x394>
 800a334:	230d      	movs	r3, #13
 800a336:	e0ae      	b.n	800a496 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a33a:	891b      	ldrh	r3, [r3, #8]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d001      	beq.n	800a344 <find_volume+0x3a0>
 800a340:	230d      	movs	r3, #13
 800a342:	e0a8      	b.n	800a496 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a346:	3334      	adds	r3, #52	; 0x34
 800a348:	332c      	adds	r3, #44	; 0x2c
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7ff fcd6 	bl	8009cfc <ld_dword>
 800a350:	4602      	mov	r2, r0
 800a352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a354:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a358:	699b      	ldr	r3, [r3, #24]
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	647b      	str	r3, [r7, #68]	; 0x44
 800a35e:	e01f      	b.n	800a3a0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a362:	891b      	ldrh	r3, [r3, #8]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d101      	bne.n	800a36c <find_volume+0x3c8>
 800a368:	230d      	movs	r3, #13
 800a36a:	e094      	b.n	800a496 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a36c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a36e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a372:	441a      	add	r2, r3
 800a374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a376:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a378:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d103      	bne.n	800a388 <find_volume+0x3e4>
 800a380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a382:	699b      	ldr	r3, [r3, #24]
 800a384:	005b      	lsls	r3, r3, #1
 800a386:	e00a      	b.n	800a39e <find_volume+0x3fa>
 800a388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a38a:	699a      	ldr	r2, [r3, #24]
 800a38c:	4613      	mov	r3, r2
 800a38e:	005b      	lsls	r3, r3, #1
 800a390:	4413      	add	r3, r2
 800a392:	085a      	lsrs	r2, r3, #1
 800a394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a396:	699b      	ldr	r3, [r3, #24]
 800a398:	f003 0301 	and.w	r3, r3, #1
 800a39c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a39e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a3a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a2:	69da      	ldr	r2, [r3, #28]
 800a3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a6:	899b      	ldrh	r3, [r3, #12]
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a3ac:	440b      	add	r3, r1
 800a3ae:	3b01      	subs	r3, #1
 800a3b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a3b2:	8989      	ldrh	r1, [r1, #12]
 800a3b4:	fbb3 f3f1 	udiv	r3, r3, r1
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d201      	bcs.n	800a3c0 <find_volume+0x41c>
 800a3bc:	230d      	movs	r3, #13
 800a3be:	e06a      	b.n	800a496 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a3c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a3c6:	615a      	str	r2, [r3, #20]
 800a3c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ca:	695a      	ldr	r2, [r3, #20]
 800a3cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ce:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800a3d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3d2:	2280      	movs	r2, #128	; 0x80
 800a3d4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a3d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a3da:	2b03      	cmp	r3, #3
 800a3dc:	d149      	bne.n	800a472 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a3de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e0:	3334      	adds	r3, #52	; 0x34
 800a3e2:	3330      	adds	r3, #48	; 0x30
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f7ff fc71 	bl	8009ccc <ld_word>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d140      	bne.n	800a472 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a3f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a3f8:	f7ff fd0c 	bl	8009e14 <move_window>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d137      	bne.n	800a472 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800a402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a404:	2200      	movs	r2, #0
 800a406:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a40a:	3334      	adds	r3, #52	; 0x34
 800a40c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a410:	4618      	mov	r0, r3
 800a412:	f7ff fc5b 	bl	8009ccc <ld_word>
 800a416:	4603      	mov	r3, r0
 800a418:	461a      	mov	r2, r3
 800a41a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a41e:	429a      	cmp	r2, r3
 800a420:	d127      	bne.n	800a472 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a424:	3334      	adds	r3, #52	; 0x34
 800a426:	4618      	mov	r0, r3
 800a428:	f7ff fc68 	bl	8009cfc <ld_dword>
 800a42c:	4603      	mov	r3, r0
 800a42e:	4a1c      	ldr	r2, [pc, #112]	; (800a4a0 <find_volume+0x4fc>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d11e      	bne.n	800a472 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a436:	3334      	adds	r3, #52	; 0x34
 800a438:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7ff fc5d 	bl	8009cfc <ld_dword>
 800a442:	4603      	mov	r3, r0
 800a444:	4a17      	ldr	r2, [pc, #92]	; (800a4a4 <find_volume+0x500>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d113      	bne.n	800a472 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a44a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a44c:	3334      	adds	r3, #52	; 0x34
 800a44e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a452:	4618      	mov	r0, r3
 800a454:	f7ff fc52 	bl	8009cfc <ld_dword>
 800a458:	4602      	mov	r2, r0
 800a45a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a45c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a45e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a460:	3334      	adds	r3, #52	; 0x34
 800a462:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a466:	4618      	mov	r0, r3
 800a468:	f7ff fc48 	bl	8009cfc <ld_dword>
 800a46c:	4602      	mov	r2, r0
 800a46e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a470:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a474:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a478:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a47a:	4b0b      	ldr	r3, [pc, #44]	; (800a4a8 <find_volume+0x504>)
 800a47c:	881b      	ldrh	r3, [r3, #0]
 800a47e:	3301      	adds	r3, #1
 800a480:	b29a      	uxth	r2, r3
 800a482:	4b09      	ldr	r3, [pc, #36]	; (800a4a8 <find_volume+0x504>)
 800a484:	801a      	strh	r2, [r3, #0]
 800a486:	4b08      	ldr	r3, [pc, #32]	; (800a4a8 <find_volume+0x504>)
 800a488:	881a      	ldrh	r2, [r3, #0]
 800a48a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a48c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a48e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a490:	f7ff fc58 	bl	8009d44 <clear_lock>
#endif
	return FR_OK;
 800a494:	2300      	movs	r3, #0
}
 800a496:	4618      	mov	r0, r3
 800a498:	3758      	adds	r7, #88	; 0x58
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}
 800a49e:	bf00      	nop
 800a4a0:	41615252 	.word	0x41615252
 800a4a4:	61417272 	.word	0x61417272
 800a4a8:	20000144 	.word	0x20000144

0800a4ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b088      	sub	sp, #32
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	60f8      	str	r0, [r7, #12]
 800a4b4:	60b9      	str	r1, [r7, #8]
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a4be:	f107 0310 	add.w	r3, r7, #16
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7ff fcd3 	bl	8009e6e <get_ldnumber>
 800a4c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a4ca:	69fb      	ldr	r3, [r7, #28]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	da01      	bge.n	800a4d4 <f_mount+0x28>
 800a4d0:	230b      	movs	r3, #11
 800a4d2:	e02b      	b.n	800a52c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a4d4:	4a17      	ldr	r2, [pc, #92]	; (800a534 <f_mount+0x88>)
 800a4d6:	69fb      	ldr	r3, [r7, #28]
 800a4d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a4de:	69bb      	ldr	r3, [r7, #24]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d005      	beq.n	800a4f0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a4e4:	69b8      	ldr	r0, [r7, #24]
 800a4e6:	f7ff fc2d 	bl	8009d44 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a4ea:	69bb      	ldr	r3, [r7, #24]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d002      	beq.n	800a4fc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a4fc:	68fa      	ldr	r2, [r7, #12]
 800a4fe:	490d      	ldr	r1, [pc, #52]	; (800a534 <f_mount+0x88>)
 800a500:	69fb      	ldr	r3, [r7, #28]
 800a502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d002      	beq.n	800a512 <f_mount+0x66>
 800a50c:	79fb      	ldrb	r3, [r7, #7]
 800a50e:	2b01      	cmp	r3, #1
 800a510:	d001      	beq.n	800a516 <f_mount+0x6a>
 800a512:	2300      	movs	r3, #0
 800a514:	e00a      	b.n	800a52c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a516:	f107 010c 	add.w	r1, r7, #12
 800a51a:	f107 0308 	add.w	r3, r7, #8
 800a51e:	2200      	movs	r2, #0
 800a520:	4618      	mov	r0, r3
 800a522:	f7ff fd3f 	bl	8009fa4 <find_volume>
 800a526:	4603      	mov	r3, r0
 800a528:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a52a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3720      	adds	r7, #32
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}
 800a534:	20000140 	.word	0x20000140

0800a538 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a538:	b480      	push	{r7}
 800a53a:	b087      	sub	sp, #28
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	60f8      	str	r0, [r7, #12]
 800a540:	60b9      	str	r1, [r7, #8]
 800a542:	4613      	mov	r3, r2
 800a544:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a546:	2301      	movs	r3, #1
 800a548:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a54a:	2300      	movs	r3, #0
 800a54c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a54e:	4b1f      	ldr	r3, [pc, #124]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a550:	7a5b      	ldrb	r3, [r3, #9]
 800a552:	b2db      	uxtb	r3, r3
 800a554:	2b00      	cmp	r3, #0
 800a556:	d131      	bne.n	800a5bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a558:	4b1c      	ldr	r3, [pc, #112]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a55a:	7a5b      	ldrb	r3, [r3, #9]
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	461a      	mov	r2, r3
 800a560:	4b1a      	ldr	r3, [pc, #104]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a562:	2100      	movs	r1, #0
 800a564:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a566:	4b19      	ldr	r3, [pc, #100]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a568:	7a5b      	ldrb	r3, [r3, #9]
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	4a17      	ldr	r2, [pc, #92]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	4413      	add	r3, r2
 800a572:	68fa      	ldr	r2, [r7, #12]
 800a574:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a576:	4b15      	ldr	r3, [pc, #84]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a578:	7a5b      	ldrb	r3, [r3, #9]
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	461a      	mov	r2, r3
 800a57e:	4b13      	ldr	r3, [pc, #76]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a580:	4413      	add	r3, r2
 800a582:	79fa      	ldrb	r2, [r7, #7]
 800a584:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a586:	4b11      	ldr	r3, [pc, #68]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a588:	7a5b      	ldrb	r3, [r3, #9]
 800a58a:	b2db      	uxtb	r3, r3
 800a58c:	1c5a      	adds	r2, r3, #1
 800a58e:	b2d1      	uxtb	r1, r2
 800a590:	4a0e      	ldr	r2, [pc, #56]	; (800a5cc <FATFS_LinkDriverEx+0x94>)
 800a592:	7251      	strb	r1, [r2, #9]
 800a594:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a596:	7dbb      	ldrb	r3, [r7, #22]
 800a598:	3330      	adds	r3, #48	; 0x30
 800a59a:	b2da      	uxtb	r2, r3
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	223a      	movs	r2, #58	; 0x3a
 800a5a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	3302      	adds	r3, #2
 800a5ac:	222f      	movs	r2, #47	; 0x2f
 800a5ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	3303      	adds	r3, #3
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a5bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	371c      	adds	r7, #28
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c8:	4770      	bx	lr
 800a5ca:	bf00      	nop
 800a5cc:	20000168 	.word	0x20000168

0800a5d0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b082      	sub	sp, #8
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
 800a5d8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a5da:	2200      	movs	r2, #0
 800a5dc:	6839      	ldr	r1, [r7, #0]
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f7ff ffaa 	bl	800a538 <FATFS_LinkDriverEx>
 800a5e4:	4603      	mov	r3, r0
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3708      	adds	r7, #8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a5ee:	b480      	push	{r7}
 800a5f0:	b083      	sub	sp, #12
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800a5f8:	88fb      	ldrh	r3, [r7, #6]
 800a5fa:	021b      	lsls	r3, r3, #8
 800a5fc:	b21a      	sxth	r2, r3
 800a5fe:	88fb      	ldrh	r3, [r7, #6]
 800a600:	0a1b      	lsrs	r3, r3, #8
 800a602:	b29b      	uxth	r3, r3
 800a604:	b21b      	sxth	r3, r3
 800a606:	4313      	orrs	r3, r2
 800a608:	b21b      	sxth	r3, r3
 800a60a:	b29b      	uxth	r3, r3
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	370c      	adds	r7, #12
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr

0800a618 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800a618:	b480      	push	{r7}
 800a61a:	b083      	sub	sp, #12
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	061a      	lsls	r2, r3, #24
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	021b      	lsls	r3, r3, #8
 800a628:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a62c:	431a      	orrs	r2, r3
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	0a1b      	lsrs	r3, r3, #8
 800a632:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a636:	431a      	orrs	r2, r3
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	0e1b      	lsrs	r3, r3, #24
 800a63c:	4313      	orrs	r3, r2
}
 800a63e:	4618      	mov	r0, r3
 800a640:	370c      	adds	r7, #12
 800a642:	46bd      	mov	sp, r7
 800a644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a648:	4770      	bx	lr

0800a64a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a64a:	b580      	push	{r7, lr}
 800a64c:	b082      	sub	sp, #8
 800a64e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a650:	2300      	movs	r3, #0
 800a652:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800a654:	f000 f8d4 	bl	800a800 <mem_init>
  memp_init();
 800a658:	f000 fbda 	bl	800ae10 <memp_init>
  pbuf_init();
  netif_init();
 800a65c:	f000 fc92 	bl	800af84 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a660:	f007 fea2 	bl	80123a8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800a664:	f001 fd96 	bl	800c194 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800a668:	f007 fe14 	bl	8012294 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a66c:	bf00      	nop
 800a66e:	3708      	adds	r7, #8
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
 800a67a:	4603      	mov	r3, r0
 800a67c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800a67e:	4b05      	ldr	r3, [pc, #20]	; (800a694 <ptr_to_mem+0x20>)
 800a680:	681a      	ldr	r2, [r3, #0]
 800a682:	88fb      	ldrh	r3, [r7, #6]
 800a684:	4413      	add	r3, r2
}
 800a686:	4618      	mov	r0, r3
 800a688:	370c      	adds	r7, #12
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr
 800a692:	bf00      	nop
 800a694:	20000174 	.word	0x20000174

0800a698 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800a698:	b480      	push	{r7}
 800a69a:	b083      	sub	sp, #12
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800a6a0:	4b05      	ldr	r3, [pc, #20]	; (800a6b8 <mem_to_ptr+0x20>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	687a      	ldr	r2, [r7, #4]
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	b29b      	uxth	r3, r3
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	370c      	adds	r7, #12
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr
 800a6b6:	bf00      	nop
 800a6b8:	20000174 	.word	0x20000174

0800a6bc <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a6bc:	b590      	push	{r4, r7, lr}
 800a6be:	b085      	sub	sp, #20
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a6c4:	4b45      	ldr	r3, [pc, #276]	; (800a7dc <plug_holes+0x120>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d206      	bcs.n	800a6dc <plug_holes+0x20>
 800a6ce:	4b44      	ldr	r3, [pc, #272]	; (800a7e0 <plug_holes+0x124>)
 800a6d0:	f240 12df 	movw	r2, #479	; 0x1df
 800a6d4:	4943      	ldr	r1, [pc, #268]	; (800a7e4 <plug_holes+0x128>)
 800a6d6:	4844      	ldr	r0, [pc, #272]	; (800a7e8 <plug_holes+0x12c>)
 800a6d8:	f00a fb28 	bl	8014d2c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a6dc:	4b43      	ldr	r3, [pc, #268]	; (800a7ec <plug_holes+0x130>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	687a      	ldr	r2, [r7, #4]
 800a6e2:	429a      	cmp	r2, r3
 800a6e4:	d306      	bcc.n	800a6f4 <plug_holes+0x38>
 800a6e6:	4b3e      	ldr	r3, [pc, #248]	; (800a7e0 <plug_holes+0x124>)
 800a6e8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800a6ec:	4940      	ldr	r1, [pc, #256]	; (800a7f0 <plug_holes+0x134>)
 800a6ee:	483e      	ldr	r0, [pc, #248]	; (800a7e8 <plug_holes+0x12c>)
 800a6f0:	f00a fb1c 	bl	8014d2c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	791b      	ldrb	r3, [r3, #4]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d006      	beq.n	800a70a <plug_holes+0x4e>
 800a6fc:	4b38      	ldr	r3, [pc, #224]	; (800a7e0 <plug_holes+0x124>)
 800a6fe:	f240 12e1 	movw	r2, #481	; 0x1e1
 800a702:	493c      	ldr	r1, [pc, #240]	; (800a7f4 <plug_holes+0x138>)
 800a704:	4838      	ldr	r0, [pc, #224]	; (800a7e8 <plug_holes+0x12c>)
 800a706:	f00a fb11 	bl	8014d2c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	881b      	ldrh	r3, [r3, #0]
 800a70e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a712:	d906      	bls.n	800a722 <plug_holes+0x66>
 800a714:	4b32      	ldr	r3, [pc, #200]	; (800a7e0 <plug_holes+0x124>)
 800a716:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800a71a:	4937      	ldr	r1, [pc, #220]	; (800a7f8 <plug_holes+0x13c>)
 800a71c:	4832      	ldr	r0, [pc, #200]	; (800a7e8 <plug_holes+0x12c>)
 800a71e:	f00a fb05 	bl	8014d2c <iprintf>

  nmem = ptr_to_mem(mem->next);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	881b      	ldrh	r3, [r3, #0]
 800a726:	4618      	mov	r0, r3
 800a728:	f7ff ffa4 	bl	800a674 <ptr_to_mem>
 800a72c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	429a      	cmp	r2, r3
 800a734:	d024      	beq.n	800a780 <plug_holes+0xc4>
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	791b      	ldrb	r3, [r3, #4]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d120      	bne.n	800a780 <plug_holes+0xc4>
 800a73e:	4b2b      	ldr	r3, [pc, #172]	; (800a7ec <plug_holes+0x130>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	68fa      	ldr	r2, [r7, #12]
 800a744:	429a      	cmp	r2, r3
 800a746:	d01b      	beq.n	800a780 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800a748:	4b2c      	ldr	r3, [pc, #176]	; (800a7fc <plug_holes+0x140>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	68fa      	ldr	r2, [r7, #12]
 800a74e:	429a      	cmp	r2, r3
 800a750:	d102      	bne.n	800a758 <plug_holes+0x9c>
      lfree = mem;
 800a752:	4a2a      	ldr	r2, [pc, #168]	; (800a7fc <plug_holes+0x140>)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	881a      	ldrh	r2, [r3, #0]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	881b      	ldrh	r3, [r3, #0]
 800a764:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a768:	d00a      	beq.n	800a780 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	881b      	ldrh	r3, [r3, #0]
 800a76e:	4618      	mov	r0, r3
 800a770:	f7ff ff80 	bl	800a674 <ptr_to_mem>
 800a774:	4604      	mov	r4, r0
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f7ff ff8e 	bl	800a698 <mem_to_ptr>
 800a77c:	4603      	mov	r3, r0
 800a77e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	885b      	ldrh	r3, [r3, #2]
 800a784:	4618      	mov	r0, r3
 800a786:	f7ff ff75 	bl	800a674 <ptr_to_mem>
 800a78a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800a78c:	68ba      	ldr	r2, [r7, #8]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	429a      	cmp	r2, r3
 800a792:	d01f      	beq.n	800a7d4 <plug_holes+0x118>
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	791b      	ldrb	r3, [r3, #4]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d11b      	bne.n	800a7d4 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800a79c:	4b17      	ldr	r3, [pc, #92]	; (800a7fc <plug_holes+0x140>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d102      	bne.n	800a7ac <plug_holes+0xf0>
      lfree = pmem;
 800a7a6:	4a15      	ldr	r2, [pc, #84]	; (800a7fc <plug_holes+0x140>)
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	881a      	ldrh	r2, [r3, #0]
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	881b      	ldrh	r3, [r3, #0]
 800a7b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a7bc:	d00a      	beq.n	800a7d4 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	881b      	ldrh	r3, [r3, #0]
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	f7ff ff56 	bl	800a674 <ptr_to_mem>
 800a7c8:	4604      	mov	r4, r0
 800a7ca:	68b8      	ldr	r0, [r7, #8]
 800a7cc:	f7ff ff64 	bl	800a698 <mem_to_ptr>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800a7d4:	bf00      	nop
 800a7d6:	3714      	adds	r7, #20
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd90      	pop	{r4, r7, pc}
 800a7dc:	20000174 	.word	0x20000174
 800a7e0:	08015fb4 	.word	0x08015fb4
 800a7e4:	08015fe4 	.word	0x08015fe4
 800a7e8:	08015ffc 	.word	0x08015ffc
 800a7ec:	20000178 	.word	0x20000178
 800a7f0:	08016024 	.word	0x08016024
 800a7f4:	08016040 	.word	0x08016040
 800a7f8:	0801605c 	.word	0x0801605c
 800a7fc:	2000017c 	.word	0x2000017c

0800a800 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b082      	sub	sp, #8
 800a804:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a806:	4b18      	ldr	r3, [pc, #96]	; (800a868 <mem_init+0x68>)
 800a808:	3303      	adds	r3, #3
 800a80a:	f023 0303 	bic.w	r3, r3, #3
 800a80e:	461a      	mov	r2, r3
 800a810:	4b16      	ldr	r3, [pc, #88]	; (800a86c <mem_init+0x6c>)
 800a812:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800a814:	4b15      	ldr	r3, [pc, #84]	; (800a86c <mem_init+0x6c>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a820:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2200      	movs	r2, #0
 800a82c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a82e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800a832:	f7ff ff1f 	bl	800a674 <ptr_to_mem>
 800a836:	4603      	mov	r3, r0
 800a838:	4a0d      	ldr	r2, [pc, #52]	; (800a870 <mem_init+0x70>)
 800a83a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800a83c:	4b0c      	ldr	r3, [pc, #48]	; (800a870 <mem_init+0x70>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	2201      	movs	r2, #1
 800a842:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800a844:	4b0a      	ldr	r3, [pc, #40]	; (800a870 <mem_init+0x70>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a84c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a84e:	4b08      	ldr	r3, [pc, #32]	; (800a870 <mem_init+0x70>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a856:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a858:	4b04      	ldr	r3, [pc, #16]	; (800a86c <mem_init+0x6c>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	4a05      	ldr	r2, [pc, #20]	; (800a874 <mem_init+0x74>)
 800a85e:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800a860:	bf00      	nop
 800a862:	3708      	adds	r7, #8
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}
 800a868:	2000d508 	.word	0x2000d508
 800a86c:	20000174 	.word	0x20000174
 800a870:	20000178 	.word	0x20000178
 800a874:	2000017c 	.word	0x2000017c

0800a878 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b086      	sub	sp, #24
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f7ff ff09 	bl	800a698 <mem_to_ptr>
 800a886:	4603      	mov	r3, r0
 800a888:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	881b      	ldrh	r3, [r3, #0]
 800a88e:	4618      	mov	r0, r3
 800a890:	f7ff fef0 	bl	800a674 <ptr_to_mem>
 800a894:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	885b      	ldrh	r3, [r3, #2]
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7ff feea 	bl	800a674 <ptr_to_mem>
 800a8a0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	881b      	ldrh	r3, [r3, #0]
 800a8a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a8aa:	d818      	bhi.n	800a8de <mem_link_valid+0x66>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	885b      	ldrh	r3, [r3, #2]
 800a8b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a8b4:	d813      	bhi.n	800a8de <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a8ba:	8afa      	ldrh	r2, [r7, #22]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d004      	beq.n	800a8ca <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	881b      	ldrh	r3, [r3, #0]
 800a8c4:	8afa      	ldrh	r2, [r7, #22]
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d109      	bne.n	800a8de <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a8ca:	4b08      	ldr	r3, [pc, #32]	; (800a8ec <mem_link_valid+0x74>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a8ce:	693a      	ldr	r2, [r7, #16]
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d006      	beq.n	800a8e2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	885b      	ldrh	r3, [r3, #2]
 800a8d8:	8afa      	ldrh	r2, [r7, #22]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d001      	beq.n	800a8e2 <mem_link_valid+0x6a>
    return 0;
 800a8de:	2300      	movs	r3, #0
 800a8e0:	e000      	b.n	800a8e4 <mem_link_valid+0x6c>
  }
  return 1;
 800a8e2:	2301      	movs	r3, #1
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3718      	adds	r7, #24
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}
 800a8ec:	20000178 	.word	0x20000178

0800a8f0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d04c      	beq.n	800a998 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f003 0303 	and.w	r3, r3, #3
 800a904:	2b00      	cmp	r3, #0
 800a906:	d007      	beq.n	800a918 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800a908:	4b25      	ldr	r3, [pc, #148]	; (800a9a0 <mem_free+0xb0>)
 800a90a:	f240 2273 	movw	r2, #627	; 0x273
 800a90e:	4925      	ldr	r1, [pc, #148]	; (800a9a4 <mem_free+0xb4>)
 800a910:	4825      	ldr	r0, [pc, #148]	; (800a9a8 <mem_free+0xb8>)
 800a912:	f00a fa0b 	bl	8014d2c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a916:	e040      	b.n	800a99a <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	3b08      	subs	r3, #8
 800a91c:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a91e:	4b23      	ldr	r3, [pc, #140]	; (800a9ac <mem_free+0xbc>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	429a      	cmp	r2, r3
 800a926:	d306      	bcc.n	800a936 <mem_free+0x46>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f103 020c 	add.w	r2, r3, #12
 800a92e:	4b20      	ldr	r3, [pc, #128]	; (800a9b0 <mem_free+0xc0>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	429a      	cmp	r2, r3
 800a934:	d907      	bls.n	800a946 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800a936:	4b1a      	ldr	r3, [pc, #104]	; (800a9a0 <mem_free+0xb0>)
 800a938:	f240 227f 	movw	r2, #639	; 0x27f
 800a93c:	491d      	ldr	r1, [pc, #116]	; (800a9b4 <mem_free+0xc4>)
 800a93e:	481a      	ldr	r0, [pc, #104]	; (800a9a8 <mem_free+0xb8>)
 800a940:	f00a f9f4 	bl	8014d2c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a944:	e029      	b.n	800a99a <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	791b      	ldrb	r3, [r3, #4]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d107      	bne.n	800a95e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800a94e:	4b14      	ldr	r3, [pc, #80]	; (800a9a0 <mem_free+0xb0>)
 800a950:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800a954:	4918      	ldr	r1, [pc, #96]	; (800a9b8 <mem_free+0xc8>)
 800a956:	4814      	ldr	r0, [pc, #80]	; (800a9a8 <mem_free+0xb8>)
 800a958:	f00a f9e8 	bl	8014d2c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a95c:	e01d      	b.n	800a99a <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800a95e:	68f8      	ldr	r0, [r7, #12]
 800a960:	f7ff ff8a 	bl	800a878 <mem_link_valid>
 800a964:	4603      	mov	r3, r0
 800a966:	2b00      	cmp	r3, #0
 800a968:	d107      	bne.n	800a97a <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800a96a:	4b0d      	ldr	r3, [pc, #52]	; (800a9a0 <mem_free+0xb0>)
 800a96c:	f240 2295 	movw	r2, #661	; 0x295
 800a970:	4912      	ldr	r1, [pc, #72]	; (800a9bc <mem_free+0xcc>)
 800a972:	480d      	ldr	r0, [pc, #52]	; (800a9a8 <mem_free+0xb8>)
 800a974:	f00a f9da 	bl	8014d2c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a978:	e00f      	b.n	800a99a <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2200      	movs	r2, #0
 800a97e:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800a980:	4b0f      	ldr	r3, [pc, #60]	; (800a9c0 <mem_free+0xd0>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	68fa      	ldr	r2, [r7, #12]
 800a986:	429a      	cmp	r2, r3
 800a988:	d202      	bcs.n	800a990 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800a98a:	4a0d      	ldr	r2, [pc, #52]	; (800a9c0 <mem_free+0xd0>)
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800a990:	68f8      	ldr	r0, [r7, #12]
 800a992:	f7ff fe93 	bl	800a6bc <plug_holes>
 800a996:	e000      	b.n	800a99a <mem_free+0xaa>
    return;
 800a998:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800a99a:	3710      	adds	r7, #16
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}
 800a9a0:	08015fb4 	.word	0x08015fb4
 800a9a4:	08016088 	.word	0x08016088
 800a9a8:	08015ffc 	.word	0x08015ffc
 800a9ac:	20000174 	.word	0x20000174
 800a9b0:	20000178 	.word	0x20000178
 800a9b4:	080160ac 	.word	0x080160ac
 800a9b8:	080160c8 	.word	0x080160c8
 800a9bc:	080160f0 	.word	0x080160f0
 800a9c0:	2000017c 	.word	0x2000017c

0800a9c4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b088      	sub	sp, #32
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800a9d0:	887b      	ldrh	r3, [r7, #2]
 800a9d2:	3303      	adds	r3, #3
 800a9d4:	b29b      	uxth	r3, r3
 800a9d6:	f023 0303 	bic.w	r3, r3, #3
 800a9da:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800a9dc:	8bfb      	ldrh	r3, [r7, #30]
 800a9de:	2b0b      	cmp	r3, #11
 800a9e0:	d801      	bhi.n	800a9e6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800a9e2:	230c      	movs	r3, #12
 800a9e4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800a9e6:	8bfb      	ldrh	r3, [r7, #30]
 800a9e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a9ec:	d803      	bhi.n	800a9f6 <mem_trim+0x32>
 800a9ee:	8bfa      	ldrh	r2, [r7, #30]
 800a9f0:	887b      	ldrh	r3, [r7, #2]
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d201      	bcs.n	800a9fa <mem_trim+0x36>
    return NULL;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	e0cc      	b.n	800ab94 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a9fa:	4b68      	ldr	r3, [pc, #416]	; (800ab9c <mem_trim+0x1d8>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	429a      	cmp	r2, r3
 800aa02:	d304      	bcc.n	800aa0e <mem_trim+0x4a>
 800aa04:	4b66      	ldr	r3, [pc, #408]	; (800aba0 <mem_trim+0x1dc>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	687a      	ldr	r2, [r7, #4]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d306      	bcc.n	800aa1c <mem_trim+0x58>
 800aa0e:	4b65      	ldr	r3, [pc, #404]	; (800aba4 <mem_trim+0x1e0>)
 800aa10:	f240 22d1 	movw	r2, #721	; 0x2d1
 800aa14:	4964      	ldr	r1, [pc, #400]	; (800aba8 <mem_trim+0x1e4>)
 800aa16:	4865      	ldr	r0, [pc, #404]	; (800abac <mem_trim+0x1e8>)
 800aa18:	f00a f988 	bl	8014d2c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800aa1c:	4b5f      	ldr	r3, [pc, #380]	; (800ab9c <mem_trim+0x1d8>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	687a      	ldr	r2, [r7, #4]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d304      	bcc.n	800aa30 <mem_trim+0x6c>
 800aa26:	4b5e      	ldr	r3, [pc, #376]	; (800aba0 <mem_trim+0x1dc>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	429a      	cmp	r2, r3
 800aa2e:	d301      	bcc.n	800aa34 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	e0af      	b.n	800ab94 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	3b08      	subs	r3, #8
 800aa38:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800aa3a:	69b8      	ldr	r0, [r7, #24]
 800aa3c:	f7ff fe2c 	bl	800a698 <mem_to_ptr>
 800aa40:	4603      	mov	r3, r0
 800aa42:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800aa44:	69bb      	ldr	r3, [r7, #24]
 800aa46:	881a      	ldrh	r2, [r3, #0]
 800aa48:	8afb      	ldrh	r3, [r7, #22]
 800aa4a:	1ad3      	subs	r3, r2, r3
 800aa4c:	b29b      	uxth	r3, r3
 800aa4e:	3b08      	subs	r3, #8
 800aa50:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800aa52:	8bfa      	ldrh	r2, [r7, #30]
 800aa54:	8abb      	ldrh	r3, [r7, #20]
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d906      	bls.n	800aa68 <mem_trim+0xa4>
 800aa5a:	4b52      	ldr	r3, [pc, #328]	; (800aba4 <mem_trim+0x1e0>)
 800aa5c:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800aa60:	4953      	ldr	r1, [pc, #332]	; (800abb0 <mem_trim+0x1ec>)
 800aa62:	4852      	ldr	r0, [pc, #328]	; (800abac <mem_trim+0x1e8>)
 800aa64:	f00a f962 	bl	8014d2c <iprintf>
  if (newsize > size) {
 800aa68:	8bfa      	ldrh	r2, [r7, #30]
 800aa6a:	8abb      	ldrh	r3, [r7, #20]
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	d901      	bls.n	800aa74 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800aa70:	2300      	movs	r3, #0
 800aa72:	e08f      	b.n	800ab94 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800aa74:	8bfa      	ldrh	r2, [r7, #30]
 800aa76:	8abb      	ldrh	r3, [r7, #20]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d101      	bne.n	800aa80 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	e089      	b.n	800ab94 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800aa80:	69bb      	ldr	r3, [r7, #24]
 800aa82:	881b      	ldrh	r3, [r3, #0]
 800aa84:	4618      	mov	r0, r3
 800aa86:	f7ff fdf5 	bl	800a674 <ptr_to_mem>
 800aa8a:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	791b      	ldrb	r3, [r3, #4]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d13f      	bne.n	800ab14 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aa94:	69bb      	ldr	r3, [r7, #24]
 800aa96:	881b      	ldrh	r3, [r3, #0]
 800aa98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aa9c:	d106      	bne.n	800aaac <mem_trim+0xe8>
 800aa9e:	4b41      	ldr	r3, [pc, #260]	; (800aba4 <mem_trim+0x1e0>)
 800aaa0:	f240 22f5 	movw	r2, #757	; 0x2f5
 800aaa4:	4943      	ldr	r1, [pc, #268]	; (800abb4 <mem_trim+0x1f0>)
 800aaa6:	4841      	ldr	r0, [pc, #260]	; (800abac <mem_trim+0x1e8>)
 800aaa8:	f00a f940 	bl	8014d2c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	881b      	ldrh	r3, [r3, #0]
 800aab0:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aab2:	8afa      	ldrh	r2, [r7, #22]
 800aab4:	8bfb      	ldrh	r3, [r7, #30]
 800aab6:	4413      	add	r3, r2
 800aab8:	b29b      	uxth	r3, r3
 800aaba:	3308      	adds	r3, #8
 800aabc:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800aabe:	4b3e      	ldr	r3, [pc, #248]	; (800abb8 <mem_trim+0x1f4>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	693a      	ldr	r2, [r7, #16]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d106      	bne.n	800aad6 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800aac8:	89fb      	ldrh	r3, [r7, #14]
 800aaca:	4618      	mov	r0, r3
 800aacc:	f7ff fdd2 	bl	800a674 <ptr_to_mem>
 800aad0:	4603      	mov	r3, r0
 800aad2:	4a39      	ldr	r2, [pc, #228]	; (800abb8 <mem_trim+0x1f4>)
 800aad4:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800aad6:	89fb      	ldrh	r3, [r7, #14]
 800aad8:	4618      	mov	r0, r3
 800aada:	f7ff fdcb 	bl	800a674 <ptr_to_mem>
 800aade:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	2200      	movs	r2, #0
 800aae4:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	89ba      	ldrh	r2, [r7, #12]
 800aaea:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	8afa      	ldrh	r2, [r7, #22]
 800aaf0:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800aaf2:	69bb      	ldr	r3, [r7, #24]
 800aaf4:	89fa      	ldrh	r2, [r7, #14]
 800aaf6:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	881b      	ldrh	r3, [r3, #0]
 800aafc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ab00:	d047      	beq.n	800ab92 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	881b      	ldrh	r3, [r3, #0]
 800ab06:	4618      	mov	r0, r3
 800ab08:	f7ff fdb4 	bl	800a674 <ptr_to_mem>
 800ab0c:	4602      	mov	r2, r0
 800ab0e:	89fb      	ldrh	r3, [r7, #14]
 800ab10:	8053      	strh	r3, [r2, #2]
 800ab12:	e03e      	b.n	800ab92 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ab14:	8bfb      	ldrh	r3, [r7, #30]
 800ab16:	f103 0214 	add.w	r2, r3, #20
 800ab1a:	8abb      	ldrh	r3, [r7, #20]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d838      	bhi.n	800ab92 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ab20:	8afa      	ldrh	r2, [r7, #22]
 800ab22:	8bfb      	ldrh	r3, [r7, #30]
 800ab24:	4413      	add	r3, r2
 800ab26:	b29b      	uxth	r3, r3
 800ab28:	3308      	adds	r3, #8
 800ab2a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ab2c:	69bb      	ldr	r3, [r7, #24]
 800ab2e:	881b      	ldrh	r3, [r3, #0]
 800ab30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ab34:	d106      	bne.n	800ab44 <mem_trim+0x180>
 800ab36:	4b1b      	ldr	r3, [pc, #108]	; (800aba4 <mem_trim+0x1e0>)
 800ab38:	f240 3216 	movw	r2, #790	; 0x316
 800ab3c:	491d      	ldr	r1, [pc, #116]	; (800abb4 <mem_trim+0x1f0>)
 800ab3e:	481b      	ldr	r0, [pc, #108]	; (800abac <mem_trim+0x1e8>)
 800ab40:	f00a f8f4 	bl	8014d2c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800ab44:	89fb      	ldrh	r3, [r7, #14]
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7ff fd94 	bl	800a674 <ptr_to_mem>
 800ab4c:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800ab4e:	4b1a      	ldr	r3, [pc, #104]	; (800abb8 <mem_trim+0x1f4>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	693a      	ldr	r2, [r7, #16]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d202      	bcs.n	800ab5e <mem_trim+0x19a>
      lfree = mem2;
 800ab58:	4a17      	ldr	r2, [pc, #92]	; (800abb8 <mem_trim+0x1f4>)
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	2200      	movs	r2, #0
 800ab62:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ab64:	69bb      	ldr	r3, [r7, #24]
 800ab66:	881a      	ldrh	r2, [r3, #0]
 800ab68:	693b      	ldr	r3, [r7, #16]
 800ab6a:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	8afa      	ldrh	r2, [r7, #22]
 800ab70:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800ab72:	69bb      	ldr	r3, [r7, #24]
 800ab74:	89fa      	ldrh	r2, [r7, #14]
 800ab76:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	881b      	ldrh	r3, [r3, #0]
 800ab7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ab80:	d007      	beq.n	800ab92 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ab82:	693b      	ldr	r3, [r7, #16]
 800ab84:	881b      	ldrh	r3, [r3, #0]
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7ff fd74 	bl	800a674 <ptr_to_mem>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	89fb      	ldrh	r3, [r7, #14]
 800ab90:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800ab92:	687b      	ldr	r3, [r7, #4]
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3720      	adds	r7, #32
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}
 800ab9c:	20000174 	.word	0x20000174
 800aba0:	20000178 	.word	0x20000178
 800aba4:	08015fb4 	.word	0x08015fb4
 800aba8:	08016124 	.word	0x08016124
 800abac:	08015ffc 	.word	0x08015ffc
 800abb0:	0801613c 	.word	0x0801613c
 800abb4:	0801615c 	.word	0x0801615c
 800abb8:	2000017c 	.word	0x2000017c

0800abbc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b088      	sub	sp, #32
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	4603      	mov	r3, r0
 800abc4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800abc6:	88fb      	ldrh	r3, [r7, #6]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d101      	bne.n	800abd0 <mem_malloc+0x14>
    return NULL;
 800abcc:	2300      	movs	r3, #0
 800abce:	e0d9      	b.n	800ad84 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800abd0:	88fb      	ldrh	r3, [r7, #6]
 800abd2:	3303      	adds	r3, #3
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	f023 0303 	bic.w	r3, r3, #3
 800abda:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800abdc:	8bbb      	ldrh	r3, [r7, #28]
 800abde:	2b0b      	cmp	r3, #11
 800abe0:	d801      	bhi.n	800abe6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800abe2:	230c      	movs	r3, #12
 800abe4:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800abe6:	8bbb      	ldrh	r3, [r7, #28]
 800abe8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abec:	d803      	bhi.n	800abf6 <mem_malloc+0x3a>
 800abee:	8bba      	ldrh	r2, [r7, #28]
 800abf0:	88fb      	ldrh	r3, [r7, #6]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d201      	bcs.n	800abfa <mem_malloc+0x3e>
    return NULL;
 800abf6:	2300      	movs	r3, #0
 800abf8:	e0c4      	b.n	800ad84 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800abfa:	4b64      	ldr	r3, [pc, #400]	; (800ad8c <mem_malloc+0x1d0>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4618      	mov	r0, r3
 800ac00:	f7ff fd4a 	bl	800a698 <mem_to_ptr>
 800ac04:	4603      	mov	r3, r0
 800ac06:	83fb      	strh	r3, [r7, #30]
 800ac08:	e0b4      	b.n	800ad74 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800ac0a:	8bfb      	ldrh	r3, [r7, #30]
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f7ff fd31 	bl	800a674 <ptr_to_mem>
 800ac12:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800ac14:	697b      	ldr	r3, [r7, #20]
 800ac16:	791b      	ldrb	r3, [r3, #4]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	f040 80a4 	bne.w	800ad66 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ac1e:	697b      	ldr	r3, [r7, #20]
 800ac20:	881b      	ldrh	r3, [r3, #0]
 800ac22:	461a      	mov	r2, r3
 800ac24:	8bfb      	ldrh	r3, [r7, #30]
 800ac26:	1ad3      	subs	r3, r2, r3
 800ac28:	f1a3 0208 	sub.w	r2, r3, #8
 800ac2c:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800ac2e:	429a      	cmp	r2, r3
 800ac30:	f0c0 8099 	bcc.w	800ad66 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	881b      	ldrh	r3, [r3, #0]
 800ac38:	461a      	mov	r2, r3
 800ac3a:	8bfb      	ldrh	r3, [r7, #30]
 800ac3c:	1ad3      	subs	r3, r2, r3
 800ac3e:	f1a3 0208 	sub.w	r2, r3, #8
 800ac42:	8bbb      	ldrh	r3, [r7, #28]
 800ac44:	3314      	adds	r3, #20
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d333      	bcc.n	800acb2 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800ac4a:	8bfa      	ldrh	r2, [r7, #30]
 800ac4c:	8bbb      	ldrh	r3, [r7, #28]
 800ac4e:	4413      	add	r3, r2
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	3308      	adds	r3, #8
 800ac54:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ac56:	8a7b      	ldrh	r3, [r7, #18]
 800ac58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac5c:	d106      	bne.n	800ac6c <mem_malloc+0xb0>
 800ac5e:	4b4c      	ldr	r3, [pc, #304]	; (800ad90 <mem_malloc+0x1d4>)
 800ac60:	f240 3287 	movw	r2, #903	; 0x387
 800ac64:	494b      	ldr	r1, [pc, #300]	; (800ad94 <mem_malloc+0x1d8>)
 800ac66:	484c      	ldr	r0, [pc, #304]	; (800ad98 <mem_malloc+0x1dc>)
 800ac68:	f00a f860 	bl	8014d2c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800ac6c:	8a7b      	ldrh	r3, [r7, #18]
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7ff fd00 	bl	800a674 <ptr_to_mem>
 800ac74:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	881a      	ldrh	r2, [r3, #0]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	8bfa      	ldrh	r2, [r7, #30]
 800ac88:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	8a7a      	ldrh	r2, [r7, #18]
 800ac8e:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	2201      	movs	r2, #1
 800ac94:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	881b      	ldrh	r3, [r3, #0]
 800ac9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac9e:	d00b      	beq.n	800acb8 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	881b      	ldrh	r3, [r3, #0]
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7ff fce5 	bl	800a674 <ptr_to_mem>
 800acaa:	4602      	mov	r2, r0
 800acac:	8a7b      	ldrh	r3, [r7, #18]
 800acae:	8053      	strh	r3, [r2, #2]
 800acb0:	e002      	b.n	800acb8 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800acb2:	697b      	ldr	r3, [r7, #20]
 800acb4:	2201      	movs	r2, #1
 800acb6:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800acb8:	4b34      	ldr	r3, [pc, #208]	; (800ad8c <mem_malloc+0x1d0>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	697a      	ldr	r2, [r7, #20]
 800acbe:	429a      	cmp	r2, r3
 800acc0:	d127      	bne.n	800ad12 <mem_malloc+0x156>
          struct mem *cur = lfree;
 800acc2:	4b32      	ldr	r3, [pc, #200]	; (800ad8c <mem_malloc+0x1d0>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800acc8:	e005      	b.n	800acd6 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800acca:	69bb      	ldr	r3, [r7, #24]
 800accc:	881b      	ldrh	r3, [r3, #0]
 800acce:	4618      	mov	r0, r3
 800acd0:	f7ff fcd0 	bl	800a674 <ptr_to_mem>
 800acd4:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	791b      	ldrb	r3, [r3, #4]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d004      	beq.n	800ace8 <mem_malloc+0x12c>
 800acde:	4b2f      	ldr	r3, [pc, #188]	; (800ad9c <mem_malloc+0x1e0>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	69ba      	ldr	r2, [r7, #24]
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d1f0      	bne.n	800acca <mem_malloc+0x10e>
          }
          lfree = cur;
 800ace8:	4a28      	ldr	r2, [pc, #160]	; (800ad8c <mem_malloc+0x1d0>)
 800acea:	69bb      	ldr	r3, [r7, #24]
 800acec:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800acee:	4b27      	ldr	r3, [pc, #156]	; (800ad8c <mem_malloc+0x1d0>)
 800acf0:	681a      	ldr	r2, [r3, #0]
 800acf2:	4b2a      	ldr	r3, [pc, #168]	; (800ad9c <mem_malloc+0x1e0>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d00b      	beq.n	800ad12 <mem_malloc+0x156>
 800acfa:	4b24      	ldr	r3, [pc, #144]	; (800ad8c <mem_malloc+0x1d0>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	791b      	ldrb	r3, [r3, #4]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d006      	beq.n	800ad12 <mem_malloc+0x156>
 800ad04:	4b22      	ldr	r3, [pc, #136]	; (800ad90 <mem_malloc+0x1d4>)
 800ad06:	f240 32b5 	movw	r2, #949	; 0x3b5
 800ad0a:	4925      	ldr	r1, [pc, #148]	; (800ada0 <mem_malloc+0x1e4>)
 800ad0c:	4822      	ldr	r0, [pc, #136]	; (800ad98 <mem_malloc+0x1dc>)
 800ad0e:	f00a f80d 	bl	8014d2c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ad12:	8bba      	ldrh	r2, [r7, #28]
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	4413      	add	r3, r2
 800ad18:	3308      	adds	r3, #8
 800ad1a:	4a20      	ldr	r2, [pc, #128]	; (800ad9c <mem_malloc+0x1e0>)
 800ad1c:	6812      	ldr	r2, [r2, #0]
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	d906      	bls.n	800ad30 <mem_malloc+0x174>
 800ad22:	4b1b      	ldr	r3, [pc, #108]	; (800ad90 <mem_malloc+0x1d4>)
 800ad24:	f240 32b9 	movw	r2, #953	; 0x3b9
 800ad28:	491e      	ldr	r1, [pc, #120]	; (800ada4 <mem_malloc+0x1e8>)
 800ad2a:	481b      	ldr	r0, [pc, #108]	; (800ad98 <mem_malloc+0x1dc>)
 800ad2c:	f009 fffe 	bl	8014d2c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	f003 0303 	and.w	r3, r3, #3
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d006      	beq.n	800ad48 <mem_malloc+0x18c>
 800ad3a:	4b15      	ldr	r3, [pc, #84]	; (800ad90 <mem_malloc+0x1d4>)
 800ad3c:	f240 32bb 	movw	r2, #955	; 0x3bb
 800ad40:	4919      	ldr	r1, [pc, #100]	; (800ada8 <mem_malloc+0x1ec>)
 800ad42:	4815      	ldr	r0, [pc, #84]	; (800ad98 <mem_malloc+0x1dc>)
 800ad44:	f009 fff2 	bl	8014d2c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	f003 0303 	and.w	r3, r3, #3
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d006      	beq.n	800ad60 <mem_malloc+0x1a4>
 800ad52:	4b0f      	ldr	r3, [pc, #60]	; (800ad90 <mem_malloc+0x1d4>)
 800ad54:	f240 32bd 	movw	r2, #957	; 0x3bd
 800ad58:	4914      	ldr	r1, [pc, #80]	; (800adac <mem_malloc+0x1f0>)
 800ad5a:	480f      	ldr	r0, [pc, #60]	; (800ad98 <mem_malloc+0x1dc>)
 800ad5c:	f009 ffe6 	bl	8014d2c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	3308      	adds	r3, #8
 800ad64:	e00e      	b.n	800ad84 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800ad66:	8bfb      	ldrh	r3, [r7, #30]
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f7ff fc83 	bl	800a674 <ptr_to_mem>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	881b      	ldrh	r3, [r3, #0]
 800ad72:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ad74:	8bfa      	ldrh	r2, [r7, #30]
 800ad76:	8bbb      	ldrh	r3, [r7, #28]
 800ad78:	f5c3 4380 	rsb	r3, r3, #16384	; 0x4000
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	f4ff af44 	bcc.w	800ac0a <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3720      	adds	r7, #32
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}
 800ad8c:	2000017c 	.word	0x2000017c
 800ad90:	08015fb4 	.word	0x08015fb4
 800ad94:	0801615c 	.word	0x0801615c
 800ad98:	08015ffc 	.word	0x08015ffc
 800ad9c:	20000178 	.word	0x20000178
 800ada0:	08016170 	.word	0x08016170
 800ada4:	0801618c 	.word	0x0801618c
 800ada8:	080161bc 	.word	0x080161bc
 800adac:	080161ec 	.word	0x080161ec

0800adb0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800adb0:	b480      	push	{r7}
 800adb2:	b085      	sub	sp, #20
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	2200      	movs	r2, #0
 800adbe:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	3303      	adds	r3, #3
 800adc6:	f023 0303 	bic.w	r3, r3, #3
 800adca:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800adcc:	2300      	movs	r3, #0
 800adce:	60fb      	str	r3, [r7, #12]
 800add0:	e011      	b.n	800adf6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	689b      	ldr	r3, [r3, #8]
 800add6:	681a      	ldr	r2, [r3, #0]
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	68ba      	ldr	r2, [r7, #8]
 800ade2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	881b      	ldrh	r3, [r3, #0]
 800ade8:	461a      	mov	r2, r3
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	4413      	add	r3, r2
 800adee:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	3301      	adds	r3, #1
 800adf4:	60fb      	str	r3, [r7, #12]
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	885b      	ldrh	r3, [r3, #2]
 800adfa:	461a      	mov	r2, r3
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	4293      	cmp	r3, r2
 800ae00:	dbe7      	blt.n	800add2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ae02:	bf00      	nop
 800ae04:	bf00      	nop
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ae16:	2300      	movs	r3, #0
 800ae18:	80fb      	strh	r3, [r7, #6]
 800ae1a:	e009      	b.n	800ae30 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ae1c:	88fb      	ldrh	r3, [r7, #6]
 800ae1e:	4a08      	ldr	r2, [pc, #32]	; (800ae40 <memp_init+0x30>)
 800ae20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae24:	4618      	mov	r0, r3
 800ae26:	f7ff ffc3 	bl	800adb0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ae2a:	88fb      	ldrh	r3, [r7, #6]
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	80fb      	strh	r3, [r7, #6]
 800ae30:	88fb      	ldrh	r3, [r7, #6]
 800ae32:	2b08      	cmp	r3, #8
 800ae34:	d9f2      	bls.n	800ae1c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ae36:	bf00      	nop
 800ae38:	bf00      	nop
 800ae3a:	3708      	adds	r7, #8
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}
 800ae40:	08018a54 	.word	0x08018a54

0800ae44 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	689b      	ldr	r3, [r3, #8]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d012      	beq.n	800ae80 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	689b      	ldr	r3, [r3, #8]
 800ae5e:	68fa      	ldr	r2, [r7, #12]
 800ae60:	6812      	ldr	r2, [r2, #0]
 800ae62:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f003 0303 	and.w	r3, r3, #3
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d006      	beq.n	800ae7c <do_memp_malloc_pool+0x38>
 800ae6e:	4b07      	ldr	r3, [pc, #28]	; (800ae8c <do_memp_malloc_pool+0x48>)
 800ae70:	f44f 728c 	mov.w	r2, #280	; 0x118
 800ae74:	4906      	ldr	r1, [pc, #24]	; (800ae90 <do_memp_malloc_pool+0x4c>)
 800ae76:	4807      	ldr	r0, [pc, #28]	; (800ae94 <do_memp_malloc_pool+0x50>)
 800ae78:	f009 ff58 	bl	8014d2c <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	e000      	b.n	800ae82 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800ae80:	2300      	movs	r3, #0
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3710      	adds	r7, #16
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	08016210 	.word	0x08016210
 800ae90:	08016240 	.word	0x08016240
 800ae94:	08016264 	.word	0x08016264

0800ae98 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b084      	sub	sp, #16
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	4603      	mov	r3, r0
 800aea0:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800aea2:	79fb      	ldrb	r3, [r7, #7]
 800aea4:	2b08      	cmp	r3, #8
 800aea6:	d908      	bls.n	800aeba <memp_malloc+0x22>
 800aea8:	4b0a      	ldr	r3, [pc, #40]	; (800aed4 <memp_malloc+0x3c>)
 800aeaa:	f240 1257 	movw	r2, #343	; 0x157
 800aeae:	490a      	ldr	r1, [pc, #40]	; (800aed8 <memp_malloc+0x40>)
 800aeb0:	480a      	ldr	r0, [pc, #40]	; (800aedc <memp_malloc+0x44>)
 800aeb2:	f009 ff3b 	bl	8014d2c <iprintf>
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	e008      	b.n	800aecc <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800aeba:	79fb      	ldrb	r3, [r7, #7]
 800aebc:	4a08      	ldr	r2, [pc, #32]	; (800aee0 <memp_malloc+0x48>)
 800aebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aec2:	4618      	mov	r0, r3
 800aec4:	f7ff ffbe 	bl	800ae44 <do_memp_malloc_pool>
 800aec8:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800aeca:	68fb      	ldr	r3, [r7, #12]
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3710      	adds	r7, #16
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}
 800aed4:	08016210 	.word	0x08016210
 800aed8:	080162a0 	.word	0x080162a0
 800aedc:	08016264 	.word	0x08016264
 800aee0:	08018a54 	.word	0x08018a54

0800aee4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b084      	sub	sp, #16
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	f003 0303 	and.w	r3, r3, #3
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d006      	beq.n	800af06 <do_memp_free_pool+0x22>
 800aef8:	4b0a      	ldr	r3, [pc, #40]	; (800af24 <do_memp_free_pool+0x40>)
 800aefa:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800aefe:	490a      	ldr	r1, [pc, #40]	; (800af28 <do_memp_free_pool+0x44>)
 800af00:	480a      	ldr	r0, [pc, #40]	; (800af2c <do_memp_free_pool+0x48>)
 800af02:	f009 ff13 	bl	8014d2c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	689b      	ldr	r3, [r3, #8]
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	689b      	ldr	r3, [r3, #8]
 800af18:	68fa      	ldr	r2, [r7, #12]
 800af1a:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800af1c:	bf00      	nop
 800af1e:	3710      	adds	r7, #16
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	08016210 	.word	0x08016210
 800af28:	080162c0 	.word	0x080162c0
 800af2c:	08016264 	.word	0x08016264

0800af30 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b082      	sub	sp, #8
 800af34:	af00      	add	r7, sp, #0
 800af36:	4603      	mov	r3, r0
 800af38:	6039      	str	r1, [r7, #0]
 800af3a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800af3c:	79fb      	ldrb	r3, [r7, #7]
 800af3e:	2b08      	cmp	r3, #8
 800af40:	d907      	bls.n	800af52 <memp_free+0x22>
 800af42:	4b0c      	ldr	r3, [pc, #48]	; (800af74 <memp_free+0x44>)
 800af44:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800af48:	490b      	ldr	r1, [pc, #44]	; (800af78 <memp_free+0x48>)
 800af4a:	480c      	ldr	r0, [pc, #48]	; (800af7c <memp_free+0x4c>)
 800af4c:	f009 feee 	bl	8014d2c <iprintf>
 800af50:	e00c      	b.n	800af6c <memp_free+0x3c>

  if (mem == NULL) {
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d008      	beq.n	800af6a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800af58:	79fb      	ldrb	r3, [r7, #7]
 800af5a:	4a09      	ldr	r2, [pc, #36]	; (800af80 <memp_free+0x50>)
 800af5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af60:	6839      	ldr	r1, [r7, #0]
 800af62:	4618      	mov	r0, r3
 800af64:	f7ff ffbe 	bl	800aee4 <do_memp_free_pool>
 800af68:	e000      	b.n	800af6c <memp_free+0x3c>
    return;
 800af6a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800af6c:	3708      	adds	r7, #8
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
 800af72:	bf00      	nop
 800af74:	08016210 	.word	0x08016210
 800af78:	080162e0 	.word	0x080162e0
 800af7c:	08016264 	.word	0x08016264
 800af80:	08018a54 	.word	0x08018a54

0800af84 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800af84:	b480      	push	{r7}
 800af86:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800af88:	bf00      	nop
 800af8a:	46bd      	mov	sp, r7
 800af8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af90:	4770      	bx	lr
	...

0800af94 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b086      	sub	sp, #24
 800af98:	af00      	add	r7, sp, #0
 800af9a:	60f8      	str	r0, [r7, #12]
 800af9c:	60b9      	str	r1, [r7, #8]
 800af9e:	607a      	str	r2, [r7, #4]
 800afa0:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d108      	bne.n	800afba <netif_add+0x26>
 800afa8:	4b57      	ldr	r3, [pc, #348]	; (800b108 <netif_add+0x174>)
 800afaa:	f240 1227 	movw	r2, #295	; 0x127
 800afae:	4957      	ldr	r1, [pc, #348]	; (800b10c <netif_add+0x178>)
 800afb0:	4857      	ldr	r0, [pc, #348]	; (800b110 <netif_add+0x17c>)
 800afb2:	f009 febb 	bl	8014d2c <iprintf>
 800afb6:	2300      	movs	r3, #0
 800afb8:	e0a2      	b.n	800b100 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800afba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d108      	bne.n	800afd2 <netif_add+0x3e>
 800afc0:	4b51      	ldr	r3, [pc, #324]	; (800b108 <netif_add+0x174>)
 800afc2:	f44f 7294 	mov.w	r2, #296	; 0x128
 800afc6:	4953      	ldr	r1, [pc, #332]	; (800b114 <netif_add+0x180>)
 800afc8:	4851      	ldr	r0, [pc, #324]	; (800b110 <netif_add+0x17c>)
 800afca:	f009 feaf 	bl	8014d2c <iprintf>
 800afce:	2300      	movs	r3, #0
 800afd0:	e096      	b.n	800b100 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d101      	bne.n	800afdc <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800afd8:	4b4f      	ldr	r3, [pc, #316]	; (800b118 <netif_add+0x184>)
 800afda:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d101      	bne.n	800afe6 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800afe2:	4b4d      	ldr	r3, [pc, #308]	; (800b118 <netif_add+0x184>)
 800afe4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d101      	bne.n	800aff0 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800afec:	4b4a      	ldr	r3, [pc, #296]	; (800b118 <netif_add+0x184>)
 800afee:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2200      	movs	r2, #0
 800aff4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	2200      	movs	r2, #0
 800affa:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	2200      	movs	r2, #0
 800b000:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	4a45      	ldr	r2, [pc, #276]	; (800b11c <netif_add+0x188>)
 800b006:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	2200      	movs	r2, #0
 800b00c:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2200      	movs	r2, #0
 800b012:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	2200      	movs	r2, #0
 800b01a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	6a3a      	ldr	r2, [r7, #32]
 800b020:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800b022:	4b3f      	ldr	r3, [pc, #252]	; (800b120 <netif_add+0x18c>)
 800b024:	781a      	ldrb	r2, [r3, #0]
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b030:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	687a      	ldr	r2, [r7, #4]
 800b036:	68b9      	ldr	r1, [r7, #8]
 800b038:	68f8      	ldr	r0, [r7, #12]
 800b03a:	f000 f913 	bl	800b264 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800b03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b040:	68f8      	ldr	r0, [r7, #12]
 800b042:	4798      	blx	r3
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d001      	beq.n	800b04e <netif_add+0xba>
    return NULL;
 800b04a:	2300      	movs	r3, #0
 800b04c:	e058      	b.n	800b100 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b054:	2bff      	cmp	r3, #255	; 0xff
 800b056:	d103      	bne.n	800b060 <netif_add+0xcc>
        netif->num = 0;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2200      	movs	r2, #0
 800b05c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800b060:	2300      	movs	r3, #0
 800b062:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b064:	4b2f      	ldr	r3, [pc, #188]	; (800b124 <netif_add+0x190>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	617b      	str	r3, [r7, #20]
 800b06a:	e02b      	b.n	800b0c4 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b06c:	697a      	ldr	r2, [r7, #20]
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	429a      	cmp	r2, r3
 800b072:	d106      	bne.n	800b082 <netif_add+0xee>
 800b074:	4b24      	ldr	r3, [pc, #144]	; (800b108 <netif_add+0x174>)
 800b076:	f240 128b 	movw	r2, #395	; 0x18b
 800b07a:	492b      	ldr	r1, [pc, #172]	; (800b128 <netif_add+0x194>)
 800b07c:	4824      	ldr	r0, [pc, #144]	; (800b110 <netif_add+0x17c>)
 800b07e:	f009 fe55 	bl	8014d2c <iprintf>
        num_netifs++;
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	3301      	adds	r3, #1
 800b086:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	2bff      	cmp	r3, #255	; 0xff
 800b08c:	dd06      	ble.n	800b09c <netif_add+0x108>
 800b08e:	4b1e      	ldr	r3, [pc, #120]	; (800b108 <netif_add+0x174>)
 800b090:	f240 128d 	movw	r2, #397	; 0x18d
 800b094:	4925      	ldr	r1, [pc, #148]	; (800b12c <netif_add+0x198>)
 800b096:	481e      	ldr	r0, [pc, #120]	; (800b110 <netif_add+0x17c>)
 800b098:	f009 fe48 	bl	8014d2c <iprintf>
        if (netif2->num == netif->num) {
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d108      	bne.n	800b0be <netif_add+0x12a>
          netif->num++;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b0b2:	3301      	adds	r3, #1
 800b0b4:	b2da      	uxtb	r2, r3
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800b0bc:	e005      	b.n	800b0ca <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b0be:	697b      	ldr	r3, [r7, #20]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	617b      	str	r3, [r7, #20]
 800b0c4:	697b      	ldr	r3, [r7, #20]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d1d0      	bne.n	800b06c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d1be      	bne.n	800b04e <netif_add+0xba>
  }
  if (netif->num == 254) {
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b0d6:	2bfe      	cmp	r3, #254	; 0xfe
 800b0d8:	d103      	bne.n	800b0e2 <netif_add+0x14e>
    netif_num = 0;
 800b0da:	4b11      	ldr	r3, [pc, #68]	; (800b120 <netif_add+0x18c>)
 800b0dc:	2200      	movs	r2, #0
 800b0de:	701a      	strb	r2, [r3, #0]
 800b0e0:	e006      	b.n	800b0f0 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	b2da      	uxtb	r2, r3
 800b0ec:	4b0c      	ldr	r3, [pc, #48]	; (800b120 <netif_add+0x18c>)
 800b0ee:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800b0f0:	4b0c      	ldr	r3, [pc, #48]	; (800b124 <netif_add+0x190>)
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800b0f8:	4a0a      	ldr	r2, [pc, #40]	; (800b124 <netif_add+0x190>)
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
}
 800b100:	4618      	mov	r0, r3
 800b102:	3718      	adds	r7, #24
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}
 800b108:	080162fc 	.word	0x080162fc
 800b10c:	08016390 	.word	0x08016390
 800b110:	0801634c 	.word	0x0801634c
 800b114:	080163ac 	.word	0x080163ac
 800b118:	08018ab8 	.word	0x08018ab8
 800b11c:	0800b477 	.word	0x0800b477
 800b120:	200001a4 	.word	0x200001a4
 800b124:	20019c64 	.word	0x20019c64
 800b128:	080163d0 	.word	0x080163d0
 800b12c:	080163e4 	.word	0x080163e4

0800b130 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b082      	sub	sp, #8
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800b13a:	6839      	ldr	r1, [r7, #0]
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f002 fd7f 	bl	800dc40 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800b142:	6839      	ldr	r1, [r7, #0]
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f007 fab9 	bl	80126bc <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800b14a:	bf00      	nop
 800b14c:	3708      	adds	r7, #8
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
	...

0800b154 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b086      	sub	sp, #24
 800b158:	af00      	add	r7, sp, #0
 800b15a:	60f8      	str	r0, [r7, #12]
 800b15c:	60b9      	str	r1, [r7, #8]
 800b15e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d106      	bne.n	800b174 <netif_do_set_ipaddr+0x20>
 800b166:	4b1d      	ldr	r3, [pc, #116]	; (800b1dc <netif_do_set_ipaddr+0x88>)
 800b168:	f240 12cb 	movw	r2, #459	; 0x1cb
 800b16c:	491c      	ldr	r1, [pc, #112]	; (800b1e0 <netif_do_set_ipaddr+0x8c>)
 800b16e:	481d      	ldr	r0, [pc, #116]	; (800b1e4 <netif_do_set_ipaddr+0x90>)
 800b170:	f009 fddc 	bl	8014d2c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d106      	bne.n	800b188 <netif_do_set_ipaddr+0x34>
 800b17a:	4b18      	ldr	r3, [pc, #96]	; (800b1dc <netif_do_set_ipaddr+0x88>)
 800b17c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800b180:	4917      	ldr	r1, [pc, #92]	; (800b1e0 <netif_do_set_ipaddr+0x8c>)
 800b182:	4818      	ldr	r0, [pc, #96]	; (800b1e4 <netif_do_set_ipaddr+0x90>)
 800b184:	f009 fdd2 	bl	8014d2c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	681a      	ldr	r2, [r3, #0]
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	3304      	adds	r3, #4
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	429a      	cmp	r2, r3
 800b194:	d01c      	beq.n	800b1d0 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800b196:	68bb      	ldr	r3, [r7, #8]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	3304      	adds	r3, #4
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800b1a6:	f107 0314 	add.w	r3, r7, #20
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f7ff ffbf 	bl	800b130 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d002      	beq.n	800b1be <netif_do_set_ipaddr+0x6a>
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	e000      	b.n	800b1c0 <netif_do_set_ipaddr+0x6c>
 800b1be:	2300      	movs	r3, #0
 800b1c0:	68fa      	ldr	r2, [r7, #12]
 800b1c2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800b1c4:	2101      	movs	r1, #1
 800b1c6:	68f8      	ldr	r0, [r7, #12]
 800b1c8:	f000 f8d2 	bl	800b370 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	e000      	b.n	800b1d2 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800b1d0:	2300      	movs	r3, #0
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3718      	adds	r7, #24
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
 800b1da:	bf00      	nop
 800b1dc:	080162fc 	.word	0x080162fc
 800b1e0:	08016414 	.word	0x08016414
 800b1e4:	0801634c 	.word	0x0801634c

0800b1e8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b085      	sub	sp, #20
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	60f8      	str	r0, [r7, #12]
 800b1f0:	60b9      	str	r1, [r7, #8]
 800b1f2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	681a      	ldr	r2, [r3, #0]
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	3308      	adds	r3, #8
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d00a      	beq.n	800b218 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d002      	beq.n	800b20e <netif_do_set_netmask+0x26>
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	e000      	b.n	800b210 <netif_do_set_netmask+0x28>
 800b20e:	2300      	movs	r3, #0
 800b210:	68fa      	ldr	r2, [r7, #12]
 800b212:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800b214:	2301      	movs	r3, #1
 800b216:	e000      	b.n	800b21a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800b218:	2300      	movs	r3, #0
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	3714      	adds	r7, #20
 800b21e:	46bd      	mov	sp, r7
 800b220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b224:	4770      	bx	lr

0800b226 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800b226:	b480      	push	{r7}
 800b228:	b085      	sub	sp, #20
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	60f8      	str	r0, [r7, #12]
 800b22e:	60b9      	str	r1, [r7, #8]
 800b230:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	330c      	adds	r3, #12
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d00a      	beq.n	800b256 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d002      	beq.n	800b24c <netif_do_set_gw+0x26>
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	e000      	b.n	800b24e <netif_do_set_gw+0x28>
 800b24c:	2300      	movs	r3, #0
 800b24e:	68fa      	ldr	r2, [r7, #12]
 800b250:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800b252:	2301      	movs	r3, #1
 800b254:	e000      	b.n	800b258 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800b256:	2300      	movs	r3, #0
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3714      	adds	r7, #20
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b088      	sub	sp, #32
 800b268:	af00      	add	r7, sp, #0
 800b26a:	60f8      	str	r0, [r7, #12]
 800b26c:	60b9      	str	r1, [r7, #8]
 800b26e:	607a      	str	r2, [r7, #4]
 800b270:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800b272:	2300      	movs	r3, #0
 800b274:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800b276:	2300      	movs	r3, #0
 800b278:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d101      	bne.n	800b284 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800b280:	4b1c      	ldr	r3, [pc, #112]	; (800b2f4 <netif_set_addr+0x90>)
 800b282:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d101      	bne.n	800b28e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800b28a:	4b1a      	ldr	r3, [pc, #104]	; (800b2f4 <netif_set_addr+0x90>)
 800b28c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d101      	bne.n	800b298 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800b294:	4b17      	ldr	r3, [pc, #92]	; (800b2f4 <netif_set_addr+0x90>)
 800b296:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d003      	beq.n	800b2a6 <netif_set_addr+0x42>
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d101      	bne.n	800b2aa <netif_set_addr+0x46>
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	e000      	b.n	800b2ac <netif_set_addr+0x48>
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	617b      	str	r3, [r7, #20]
  if (remove) {
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d006      	beq.n	800b2c2 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b2b4:	f107 0310 	add.w	r3, r7, #16
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	68b9      	ldr	r1, [r7, #8]
 800b2bc:	68f8      	ldr	r0, [r7, #12]
 800b2be:	f7ff ff49 	bl	800b154 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800b2c2:	69fa      	ldr	r2, [r7, #28]
 800b2c4:	6879      	ldr	r1, [r7, #4]
 800b2c6:	68f8      	ldr	r0, [r7, #12]
 800b2c8:	f7ff ff8e 	bl	800b1e8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800b2cc:	69ba      	ldr	r2, [r7, #24]
 800b2ce:	6839      	ldr	r1, [r7, #0]
 800b2d0:	68f8      	ldr	r0, [r7, #12]
 800b2d2:	f7ff ffa8 	bl	800b226 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d106      	bne.n	800b2ea <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b2dc:	f107 0310 	add.w	r3, r7, #16
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	68b9      	ldr	r1, [r7, #8]
 800b2e4:	68f8      	ldr	r0, [r7, #12]
 800b2e6:	f7ff ff35 	bl	800b154 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800b2ea:	bf00      	nop
 800b2ec:	3720      	adds	r7, #32
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	08018ab8 	.word	0x08018ab8

0800b2f8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b083      	sub	sp, #12
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800b300:	4a04      	ldr	r2, [pc, #16]	; (800b314 <netif_set_default+0x1c>)
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800b306:	bf00      	nop
 800b308:	370c      	adds	r7, #12
 800b30a:	46bd      	mov	sp, r7
 800b30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b310:	4770      	bx	lr
 800b312:	bf00      	nop
 800b314:	20019c68 	.word	0x20019c68

0800b318 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b082      	sub	sp, #8
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d107      	bne.n	800b336 <netif_set_up+0x1e>
 800b326:	4b0f      	ldr	r3, [pc, #60]	; (800b364 <netif_set_up+0x4c>)
 800b328:	f44f 7254 	mov.w	r2, #848	; 0x350
 800b32c:	490e      	ldr	r1, [pc, #56]	; (800b368 <netif_set_up+0x50>)
 800b32e:	480f      	ldr	r0, [pc, #60]	; (800b36c <netif_set_up+0x54>)
 800b330:	f009 fcfc 	bl	8014d2c <iprintf>
 800b334:	e013      	b.n	800b35e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b33c:	f003 0301 	and.w	r3, r3, #1
 800b340:	2b00      	cmp	r3, #0
 800b342:	d10c      	bne.n	800b35e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b34a:	f043 0301 	orr.w	r3, r3, #1
 800b34e:	b2da      	uxtb	r2, r3
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b356:	2103      	movs	r1, #3
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f000 f809 	bl	800b370 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800b35e:	3708      	adds	r7, #8
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}
 800b364:	080162fc 	.word	0x080162fc
 800b368:	08016484 	.word	0x08016484
 800b36c:	0801634c 	.word	0x0801634c

0800b370 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	460b      	mov	r3, r1
 800b37a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d106      	bne.n	800b390 <netif_issue_reports+0x20>
 800b382:	4b18      	ldr	r3, [pc, #96]	; (800b3e4 <netif_issue_reports+0x74>)
 800b384:	f240 326d 	movw	r2, #877	; 0x36d
 800b388:	4917      	ldr	r1, [pc, #92]	; (800b3e8 <netif_issue_reports+0x78>)
 800b38a:	4818      	ldr	r0, [pc, #96]	; (800b3ec <netif_issue_reports+0x7c>)
 800b38c:	f009 fcce 	bl	8014d2c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b396:	f003 0304 	and.w	r3, r3, #4
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d01e      	beq.n	800b3dc <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b3a4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d017      	beq.n	800b3dc <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b3ac:	78fb      	ldrb	r3, [r7, #3]
 800b3ae:	f003 0301 	and.w	r3, r3, #1
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d013      	beq.n	800b3de <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	3304      	adds	r3, #4
 800b3ba:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d00e      	beq.n	800b3de <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b3c6:	f003 0308 	and.w	r3, r3, #8
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d007      	beq.n	800b3de <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	3304      	adds	r3, #4
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f008 f8db 	bl	8013590 <etharp_request>
 800b3da:	e000      	b.n	800b3de <netif_issue_reports+0x6e>
    return;
 800b3dc:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800b3de:	3708      	adds	r7, #8
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}
 800b3e4:	080162fc 	.word	0x080162fc
 800b3e8:	080164a0 	.word	0x080164a0
 800b3ec:	0801634c 	.word	0x0801634c

0800b3f0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b082      	sub	sp, #8
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d107      	bne.n	800b40e <netif_set_down+0x1e>
 800b3fe:	4b12      	ldr	r3, [pc, #72]	; (800b448 <netif_set_down+0x58>)
 800b400:	f240 329b 	movw	r2, #923	; 0x39b
 800b404:	4911      	ldr	r1, [pc, #68]	; (800b44c <netif_set_down+0x5c>)
 800b406:	4812      	ldr	r0, [pc, #72]	; (800b450 <netif_set_down+0x60>)
 800b408:	f009 fc90 	bl	8014d2c <iprintf>
 800b40c:	e019      	b.n	800b442 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b414:	f003 0301 	and.w	r3, r3, #1
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d012      	beq.n	800b442 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b422:	f023 0301 	bic.w	r3, r3, #1
 800b426:	b2da      	uxtb	r2, r3
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b434:	f003 0308 	and.w	r3, r3, #8
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d002      	beq.n	800b442 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f007 fc65 	bl	8012d0c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800b442:	3708      	adds	r7, #8
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	080162fc 	.word	0x080162fc
 800b44c:	080164c4 	.word	0x080164c4
 800b450:	0801634c 	.word	0x0801634c

0800b454 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b454:	b480      	push	{r7}
 800b456:	b083      	sub	sp, #12
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d002      	beq.n	800b46a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	683a      	ldr	r2, [r7, #0]
 800b468:	61da      	str	r2, [r3, #28]
  }
}
 800b46a:	bf00      	nop
 800b46c:	370c      	adds	r7, #12
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr

0800b476 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b476:	b480      	push	{r7}
 800b478:	b085      	sub	sp, #20
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	60f8      	str	r0, [r7, #12]
 800b47e:	60b9      	str	r1, [r7, #8]
 800b480:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b482:	f06f 030b 	mvn.w	r3, #11
}
 800b486:	4618      	mov	r0, r3
 800b488:	3714      	adds	r7, #20
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr
	...

0800b494 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b494:	b480      	push	{r7}
 800b496:	b085      	sub	sp, #20
 800b498:	af00      	add	r7, sp, #0
 800b49a:	4603      	mov	r3, r0
 800b49c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b49e:	79fb      	ldrb	r3, [r7, #7]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d013      	beq.n	800b4cc <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b4a4:	4b0d      	ldr	r3, [pc, #52]	; (800b4dc <netif_get_by_index+0x48>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	60fb      	str	r3, [r7, #12]
 800b4aa:	e00c      	b.n	800b4c6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	b2db      	uxtb	r3, r3
 800b4b6:	79fa      	ldrb	r2, [r7, #7]
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d101      	bne.n	800b4c0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	e006      	b.n	800b4ce <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	60fb      	str	r3, [r7, #12]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d1ef      	bne.n	800b4ac <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b4cc:	2300      	movs	r3, #0
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3714      	adds	r7, #20
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d8:	4770      	bx	lr
 800b4da:	bf00      	nop
 800b4dc:	20019c64 	.word	0x20019c64

0800b4e0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b082      	sub	sp, #8
 800b4e4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800b4e6:	4b0c      	ldr	r3, [pc, #48]	; (800b518 <pbuf_free_ooseq+0x38>)
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b4ec:	4b0b      	ldr	r3, [pc, #44]	; (800b51c <pbuf_free_ooseq+0x3c>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	607b      	str	r3, [r7, #4]
 800b4f2:	e00a      	b.n	800b50a <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d003      	beq.n	800b504 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f002 fbdd 	bl	800dcbc <tcp_free_ooseq>
      return;
 800b502:	e005      	b.n	800b510 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	68db      	ldr	r3, [r3, #12]
 800b508:	607b      	str	r3, [r7, #4]
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d1f1      	bne.n	800b4f4 <pbuf_free_ooseq+0x14>
    }
  }
}
 800b510:	3708      	adds	r7, #8
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	20019c6c 	.word	0x20019c6c
 800b51c:	20019c74 	.word	0x20019c74

0800b520 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800b520:	b480      	push	{r7}
 800b522:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800b524:	4b03      	ldr	r3, [pc, #12]	; (800b534 <pbuf_pool_is_empty+0x14>)
 800b526:	2201      	movs	r2, #1
 800b528:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800b52a:	bf00      	nop
 800b52c:	46bd      	mov	sp, r7
 800b52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b532:	4770      	bx	lr
 800b534:	20019c6c 	.word	0x20019c6c

0800b538 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800b538:	b480      	push	{r7}
 800b53a:	b085      	sub	sp, #20
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	60f8      	str	r0, [r7, #12]
 800b540:	60b9      	str	r1, [r7, #8]
 800b542:	4611      	mov	r1, r2
 800b544:	461a      	mov	r2, r3
 800b546:	460b      	mov	r3, r1
 800b548:	80fb      	strh	r3, [r7, #6]
 800b54a:	4613      	mov	r3, r2
 800b54c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2200      	movs	r2, #0
 800b552:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	68ba      	ldr	r2, [r7, #8]
 800b558:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	88fa      	ldrh	r2, [r7, #6]
 800b55e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	88ba      	ldrh	r2, [r7, #4]
 800b564:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800b566:	8b3b      	ldrh	r3, [r7, #24]
 800b568:	b2da      	uxtb	r2, r3
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	7f3a      	ldrb	r2, [r7, #28]
 800b572:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2201      	movs	r2, #1
 800b578:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	2200      	movs	r2, #0
 800b57e:	73da      	strb	r2, [r3, #15]
}
 800b580:	bf00      	nop
 800b582:	3714      	adds	r7, #20
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr

0800b58c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b08c      	sub	sp, #48	; 0x30
 800b590:	af02      	add	r7, sp, #8
 800b592:	4603      	mov	r3, r0
 800b594:	71fb      	strb	r3, [r7, #7]
 800b596:	460b      	mov	r3, r1
 800b598:	80bb      	strh	r3, [r7, #4]
 800b59a:	4613      	mov	r3, r2
 800b59c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800b59e:	79fb      	ldrb	r3, [r7, #7]
 800b5a0:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800b5a2:	887b      	ldrh	r3, [r7, #2]
 800b5a4:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800b5a8:	d07f      	beq.n	800b6aa <pbuf_alloc+0x11e>
 800b5aa:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800b5ae:	f300 80c8 	bgt.w	800b742 <pbuf_alloc+0x1b6>
 800b5b2:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800b5b6:	d010      	beq.n	800b5da <pbuf_alloc+0x4e>
 800b5b8:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800b5bc:	f300 80c1 	bgt.w	800b742 <pbuf_alloc+0x1b6>
 800b5c0:	2b01      	cmp	r3, #1
 800b5c2:	d002      	beq.n	800b5ca <pbuf_alloc+0x3e>
 800b5c4:	2b41      	cmp	r3, #65	; 0x41
 800b5c6:	f040 80bc 	bne.w	800b742 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800b5ca:	887a      	ldrh	r2, [r7, #2]
 800b5cc:	88bb      	ldrh	r3, [r7, #4]
 800b5ce:	4619      	mov	r1, r3
 800b5d0:	2000      	movs	r0, #0
 800b5d2:	f000 f8d1 	bl	800b778 <pbuf_alloc_reference>
 800b5d6:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800b5d8:	e0bd      	b.n	800b756 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800b5e2:	88bb      	ldrh	r3, [r7, #4]
 800b5e4:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b5e6:	2008      	movs	r0, #8
 800b5e8:	f7ff fc56 	bl	800ae98 <memp_malloc>
 800b5ec:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d109      	bne.n	800b608 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800b5f4:	f7ff ff94 	bl	800b520 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800b5f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d002      	beq.n	800b604 <pbuf_alloc+0x78>
            pbuf_free(p);
 800b5fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b600:	f000 faa8 	bl	800bb54 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800b604:	2300      	movs	r3, #0
 800b606:	e0a7      	b.n	800b758 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b608:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b60a:	3303      	adds	r3, #3
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	f023 0303 	bic.w	r3, r3, #3
 800b612:	b29b      	uxth	r3, r3
 800b614:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800b618:	b29b      	uxth	r3, r3
 800b61a:	8b7a      	ldrh	r2, [r7, #26]
 800b61c:	4293      	cmp	r3, r2
 800b61e:	bf28      	it	cs
 800b620:	4613      	movcs	r3, r2
 800b622:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b624:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b626:	3310      	adds	r3, #16
 800b628:	693a      	ldr	r2, [r7, #16]
 800b62a:	4413      	add	r3, r2
 800b62c:	3303      	adds	r3, #3
 800b62e:	f023 0303 	bic.w	r3, r3, #3
 800b632:	4618      	mov	r0, r3
 800b634:	89f9      	ldrh	r1, [r7, #14]
 800b636:	8b7a      	ldrh	r2, [r7, #26]
 800b638:	2300      	movs	r3, #0
 800b63a:	9301      	str	r3, [sp, #4]
 800b63c:	887b      	ldrh	r3, [r7, #2]
 800b63e:	9300      	str	r3, [sp, #0]
 800b640:	460b      	mov	r3, r1
 800b642:	4601      	mov	r1, r0
 800b644:	6938      	ldr	r0, [r7, #16]
 800b646:	f7ff ff77 	bl	800b538 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800b64a:	693b      	ldr	r3, [r7, #16]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	f003 0303 	and.w	r3, r3, #3
 800b652:	2b00      	cmp	r3, #0
 800b654:	d006      	beq.n	800b664 <pbuf_alloc+0xd8>
 800b656:	4b42      	ldr	r3, [pc, #264]	; (800b760 <pbuf_alloc+0x1d4>)
 800b658:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b65c:	4941      	ldr	r1, [pc, #260]	; (800b764 <pbuf_alloc+0x1d8>)
 800b65e:	4842      	ldr	r0, [pc, #264]	; (800b768 <pbuf_alloc+0x1dc>)
 800b660:	f009 fb64 	bl	8014d2c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800b664:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b666:	3303      	adds	r3, #3
 800b668:	f023 0303 	bic.w	r3, r3, #3
 800b66c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b670:	d106      	bne.n	800b680 <pbuf_alloc+0xf4>
 800b672:	4b3b      	ldr	r3, [pc, #236]	; (800b760 <pbuf_alloc+0x1d4>)
 800b674:	f44f 7281 	mov.w	r2, #258	; 0x102
 800b678:	493c      	ldr	r1, [pc, #240]	; (800b76c <pbuf_alloc+0x1e0>)
 800b67a:	483b      	ldr	r0, [pc, #236]	; (800b768 <pbuf_alloc+0x1dc>)
 800b67c:	f009 fb56 	bl	8014d2c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800b680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b682:	2b00      	cmp	r3, #0
 800b684:	d102      	bne.n	800b68c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	627b      	str	r3, [r7, #36]	; 0x24
 800b68a:	e002      	b.n	800b692 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800b68c:	69fb      	ldr	r3, [r7, #28]
 800b68e:	693a      	ldr	r2, [r7, #16]
 800b690:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800b696:	8b7a      	ldrh	r2, [r7, #26]
 800b698:	89fb      	ldrh	r3, [r7, #14]
 800b69a:	1ad3      	subs	r3, r2, r3
 800b69c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800b69e:	2300      	movs	r3, #0
 800b6a0:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800b6a2:	8b7b      	ldrh	r3, [r7, #26]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d19e      	bne.n	800b5e6 <pbuf_alloc+0x5a>
      break;
 800b6a8:	e055      	b.n	800b756 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800b6aa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b6ac:	3303      	adds	r3, #3
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	f023 0303 	bic.w	r3, r3, #3
 800b6b4:	b29a      	uxth	r2, r3
 800b6b6:	88bb      	ldrh	r3, [r7, #4]
 800b6b8:	3303      	adds	r3, #3
 800b6ba:	b29b      	uxth	r3, r3
 800b6bc:	f023 0303 	bic.w	r3, r3, #3
 800b6c0:	b29b      	uxth	r3, r3
 800b6c2:	4413      	add	r3, r2
 800b6c4:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800b6c6:	8b3b      	ldrh	r3, [r7, #24]
 800b6c8:	3310      	adds	r3, #16
 800b6ca:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b6cc:	8b3a      	ldrh	r2, [r7, #24]
 800b6ce:	88bb      	ldrh	r3, [r7, #4]
 800b6d0:	3303      	adds	r3, #3
 800b6d2:	f023 0303 	bic.w	r3, r3, #3
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d306      	bcc.n	800b6e8 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800b6da:	8afa      	ldrh	r2, [r7, #22]
 800b6dc:	88bb      	ldrh	r3, [r7, #4]
 800b6de:	3303      	adds	r3, #3
 800b6e0:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	d201      	bcs.n	800b6ec <pbuf_alloc+0x160>
        return NULL;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	e035      	b.n	800b758 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800b6ec:	8afb      	ldrh	r3, [r7, #22]
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f7ff fa64 	bl	800abbc <mem_malloc>
 800b6f4:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800b6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d101      	bne.n	800b700 <pbuf_alloc+0x174>
        return NULL;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	e02b      	b.n	800b758 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b700:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b702:	3310      	adds	r3, #16
 800b704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b706:	4413      	add	r3, r2
 800b708:	3303      	adds	r3, #3
 800b70a:	f023 0303 	bic.w	r3, r3, #3
 800b70e:	4618      	mov	r0, r3
 800b710:	88b9      	ldrh	r1, [r7, #4]
 800b712:	88ba      	ldrh	r2, [r7, #4]
 800b714:	2300      	movs	r3, #0
 800b716:	9301      	str	r3, [sp, #4]
 800b718:	887b      	ldrh	r3, [r7, #2]
 800b71a:	9300      	str	r3, [sp, #0]
 800b71c:	460b      	mov	r3, r1
 800b71e:	4601      	mov	r1, r0
 800b720:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b722:	f7ff ff09 	bl	800b538 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800b726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b728:	685b      	ldr	r3, [r3, #4]
 800b72a:	f003 0303 	and.w	r3, r3, #3
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d010      	beq.n	800b754 <pbuf_alloc+0x1c8>
 800b732:	4b0b      	ldr	r3, [pc, #44]	; (800b760 <pbuf_alloc+0x1d4>)
 800b734:	f44f 7291 	mov.w	r2, #290	; 0x122
 800b738:	490d      	ldr	r1, [pc, #52]	; (800b770 <pbuf_alloc+0x1e4>)
 800b73a:	480b      	ldr	r0, [pc, #44]	; (800b768 <pbuf_alloc+0x1dc>)
 800b73c:	f009 faf6 	bl	8014d2c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800b740:	e008      	b.n	800b754 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b742:	4b07      	ldr	r3, [pc, #28]	; (800b760 <pbuf_alloc+0x1d4>)
 800b744:	f240 1227 	movw	r2, #295	; 0x127
 800b748:	490a      	ldr	r1, [pc, #40]	; (800b774 <pbuf_alloc+0x1e8>)
 800b74a:	4807      	ldr	r0, [pc, #28]	; (800b768 <pbuf_alloc+0x1dc>)
 800b74c:	f009 faee 	bl	8014d2c <iprintf>
      return NULL;
 800b750:	2300      	movs	r3, #0
 800b752:	e001      	b.n	800b758 <pbuf_alloc+0x1cc>
      break;
 800b754:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800b756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3728      	adds	r7, #40	; 0x28
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}
 800b760:	0801652c 	.word	0x0801652c
 800b764:	0801655c 	.word	0x0801655c
 800b768:	0801658c 	.word	0x0801658c
 800b76c:	080165b4 	.word	0x080165b4
 800b770:	080165e8 	.word	0x080165e8
 800b774:	08016614 	.word	0x08016614

0800b778 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b086      	sub	sp, #24
 800b77c:	af02      	add	r7, sp, #8
 800b77e:	6078      	str	r0, [r7, #4]
 800b780:	460b      	mov	r3, r1
 800b782:	807b      	strh	r3, [r7, #2]
 800b784:	4613      	mov	r3, r2
 800b786:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b788:	883b      	ldrh	r3, [r7, #0]
 800b78a:	2b41      	cmp	r3, #65	; 0x41
 800b78c:	d009      	beq.n	800b7a2 <pbuf_alloc_reference+0x2a>
 800b78e:	883b      	ldrh	r3, [r7, #0]
 800b790:	2b01      	cmp	r3, #1
 800b792:	d006      	beq.n	800b7a2 <pbuf_alloc_reference+0x2a>
 800b794:	4b0f      	ldr	r3, [pc, #60]	; (800b7d4 <pbuf_alloc_reference+0x5c>)
 800b796:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800b79a:	490f      	ldr	r1, [pc, #60]	; (800b7d8 <pbuf_alloc_reference+0x60>)
 800b79c:	480f      	ldr	r0, [pc, #60]	; (800b7dc <pbuf_alloc_reference+0x64>)
 800b79e:	f009 fac5 	bl	8014d2c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b7a2:	2007      	movs	r0, #7
 800b7a4:	f7ff fb78 	bl	800ae98 <memp_malloc>
 800b7a8:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d101      	bne.n	800b7b4 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	e00b      	b.n	800b7cc <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800b7b4:	8879      	ldrh	r1, [r7, #2]
 800b7b6:	887a      	ldrh	r2, [r7, #2]
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	9301      	str	r3, [sp, #4]
 800b7bc:	883b      	ldrh	r3, [r7, #0]
 800b7be:	9300      	str	r3, [sp, #0]
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	6879      	ldr	r1, [r7, #4]
 800b7c4:	68f8      	ldr	r0, [r7, #12]
 800b7c6:	f7ff feb7 	bl	800b538 <pbuf_init_alloced_pbuf>
  return p;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	3710      	adds	r7, #16
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}
 800b7d4:	0801652c 	.word	0x0801652c
 800b7d8:	08016630 	.word	0x08016630
 800b7dc:	0801658c 	.word	0x0801658c

0800b7e0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b088      	sub	sp, #32
 800b7e4:	af02      	add	r7, sp, #8
 800b7e6:	607b      	str	r3, [r7, #4]
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	73fb      	strb	r3, [r7, #15]
 800b7ec:	460b      	mov	r3, r1
 800b7ee:	81bb      	strh	r3, [r7, #12]
 800b7f0:	4613      	mov	r3, r2
 800b7f2:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800b7f4:	7bfb      	ldrb	r3, [r7, #15]
 800b7f6:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b7f8:	8a7b      	ldrh	r3, [r7, #18]
 800b7fa:	3303      	adds	r3, #3
 800b7fc:	f023 0203 	bic.w	r2, r3, #3
 800b800:	89bb      	ldrh	r3, [r7, #12]
 800b802:	441a      	add	r2, r3
 800b804:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b806:	429a      	cmp	r2, r3
 800b808:	d901      	bls.n	800b80e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800b80a:	2300      	movs	r3, #0
 800b80c:	e018      	b.n	800b840 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800b80e:	6a3b      	ldr	r3, [r7, #32]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d007      	beq.n	800b824 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b814:	8a7b      	ldrh	r3, [r7, #18]
 800b816:	3303      	adds	r3, #3
 800b818:	f023 0303 	bic.w	r3, r3, #3
 800b81c:	6a3a      	ldr	r2, [r7, #32]
 800b81e:	4413      	add	r3, r2
 800b820:	617b      	str	r3, [r7, #20]
 800b822:	e001      	b.n	800b828 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800b824:	2300      	movs	r3, #0
 800b826:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	89b9      	ldrh	r1, [r7, #12]
 800b82c:	89ba      	ldrh	r2, [r7, #12]
 800b82e:	2302      	movs	r3, #2
 800b830:	9301      	str	r3, [sp, #4]
 800b832:	897b      	ldrh	r3, [r7, #10]
 800b834:	9300      	str	r3, [sp, #0]
 800b836:	460b      	mov	r3, r1
 800b838:	6979      	ldr	r1, [r7, #20]
 800b83a:	f7ff fe7d 	bl	800b538 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800b83e:	687b      	ldr	r3, [r7, #4]
}
 800b840:	4618      	mov	r0, r3
 800b842:	3718      	adds	r7, #24
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}

0800b848 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b084      	sub	sp, #16
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
 800b850:	460b      	mov	r3, r1
 800b852:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d106      	bne.n	800b868 <pbuf_realloc+0x20>
 800b85a:	4b3a      	ldr	r3, [pc, #232]	; (800b944 <pbuf_realloc+0xfc>)
 800b85c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800b860:	4939      	ldr	r1, [pc, #228]	; (800b948 <pbuf_realloc+0x100>)
 800b862:	483a      	ldr	r0, [pc, #232]	; (800b94c <pbuf_realloc+0x104>)
 800b864:	f009 fa62 	bl	8014d2c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	891b      	ldrh	r3, [r3, #8]
 800b86c:	887a      	ldrh	r2, [r7, #2]
 800b86e:	429a      	cmp	r2, r3
 800b870:	d263      	bcs.n	800b93a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	891a      	ldrh	r2, [r3, #8]
 800b876:	887b      	ldrh	r3, [r7, #2]
 800b878:	1ad3      	subs	r3, r2, r3
 800b87a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800b87c:	887b      	ldrh	r3, [r7, #2]
 800b87e:	817b      	strh	r3, [r7, #10]
  q = p;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800b884:	e018      	b.n	800b8b8 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	895b      	ldrh	r3, [r3, #10]
 800b88a:	897a      	ldrh	r2, [r7, #10]
 800b88c:	1ad3      	subs	r3, r2, r3
 800b88e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	891a      	ldrh	r2, [r3, #8]
 800b894:	893b      	ldrh	r3, [r7, #8]
 800b896:	1ad3      	subs	r3, r2, r3
 800b898:	b29a      	uxth	r2, r3
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d106      	bne.n	800b8b8 <pbuf_realloc+0x70>
 800b8aa:	4b26      	ldr	r3, [pc, #152]	; (800b944 <pbuf_realloc+0xfc>)
 800b8ac:	f240 12af 	movw	r2, #431	; 0x1af
 800b8b0:	4927      	ldr	r1, [pc, #156]	; (800b950 <pbuf_realloc+0x108>)
 800b8b2:	4826      	ldr	r0, [pc, #152]	; (800b94c <pbuf_realloc+0x104>)
 800b8b4:	f009 fa3a 	bl	8014d2c <iprintf>
  while (rem_len > q->len) {
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	895b      	ldrh	r3, [r3, #10]
 800b8bc:	897a      	ldrh	r2, [r7, #10]
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d8e1      	bhi.n	800b886 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	7b1b      	ldrb	r3, [r3, #12]
 800b8c6:	f003 030f 	and.w	r3, r3, #15
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d121      	bne.n	800b912 <pbuf_realloc+0xca>
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	895b      	ldrh	r3, [r3, #10]
 800b8d2:	897a      	ldrh	r2, [r7, #10]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d01c      	beq.n	800b912 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	7b5b      	ldrb	r3, [r3, #13]
 800b8dc:	f003 0302 	and.w	r3, r3, #2
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d116      	bne.n	800b912 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	685a      	ldr	r2, [r3, #4]
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	1ad3      	subs	r3, r2, r3
 800b8ec:	b29a      	uxth	r2, r3
 800b8ee:	897b      	ldrh	r3, [r7, #10]
 800b8f0:	4413      	add	r3, r2
 800b8f2:	b29b      	uxth	r3, r3
 800b8f4:	4619      	mov	r1, r3
 800b8f6:	68f8      	ldr	r0, [r7, #12]
 800b8f8:	f7ff f864 	bl	800a9c4 <mem_trim>
 800b8fc:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d106      	bne.n	800b912 <pbuf_realloc+0xca>
 800b904:	4b0f      	ldr	r3, [pc, #60]	; (800b944 <pbuf_realloc+0xfc>)
 800b906:	f240 12bd 	movw	r2, #445	; 0x1bd
 800b90a:	4912      	ldr	r1, [pc, #72]	; (800b954 <pbuf_realloc+0x10c>)
 800b90c:	480f      	ldr	r0, [pc, #60]	; (800b94c <pbuf_realloc+0x104>)
 800b90e:	f009 fa0d 	bl	8014d2c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	897a      	ldrh	r2, [r7, #10]
 800b916:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	895a      	ldrh	r2, [r3, #10]
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d004      	beq.n	800b932 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	4618      	mov	r0, r3
 800b92e:	f000 f911 	bl	800bb54 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2200      	movs	r2, #0
 800b936:	601a      	str	r2, [r3, #0]
 800b938:	e000      	b.n	800b93c <pbuf_realloc+0xf4>
    return;
 800b93a:	bf00      	nop

}
 800b93c:	3710      	adds	r7, #16
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}
 800b942:	bf00      	nop
 800b944:	0801652c 	.word	0x0801652c
 800b948:	08016644 	.word	0x08016644
 800b94c:	0801658c 	.word	0x0801658c
 800b950:	0801665c 	.word	0x0801665c
 800b954:	08016674 	.word	0x08016674

0800b958 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b086      	sub	sp, #24
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	60f8      	str	r0, [r7, #12]
 800b960:	60b9      	str	r1, [r7, #8]
 800b962:	4613      	mov	r3, r2
 800b964:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d106      	bne.n	800b97a <pbuf_add_header_impl+0x22>
 800b96c:	4b2b      	ldr	r3, [pc, #172]	; (800ba1c <pbuf_add_header_impl+0xc4>)
 800b96e:	f240 12df 	movw	r2, #479	; 0x1df
 800b972:	492b      	ldr	r1, [pc, #172]	; (800ba20 <pbuf_add_header_impl+0xc8>)
 800b974:	482b      	ldr	r0, [pc, #172]	; (800ba24 <pbuf_add_header_impl+0xcc>)
 800b976:	f009 f9d9 	bl	8014d2c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d003      	beq.n	800b988 <pbuf_add_header_impl+0x30>
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b986:	d301      	bcc.n	800b98c <pbuf_add_header_impl+0x34>
    return 1;
 800b988:	2301      	movs	r3, #1
 800b98a:	e043      	b.n	800ba14 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800b98c:	68bb      	ldr	r3, [r7, #8]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d101      	bne.n	800b996 <pbuf_add_header_impl+0x3e>
    return 0;
 800b992:	2300      	movs	r3, #0
 800b994:	e03e      	b.n	800ba14 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800b996:	68bb      	ldr	r3, [r7, #8]
 800b998:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	891a      	ldrh	r2, [r3, #8]
 800b99e:	8a7b      	ldrh	r3, [r7, #18]
 800b9a0:	4413      	add	r3, r2
 800b9a2:	b29b      	uxth	r3, r3
 800b9a4:	8a7a      	ldrh	r2, [r7, #18]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d901      	bls.n	800b9ae <pbuf_add_header_impl+0x56>
    return 1;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	e032      	b.n	800ba14 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	7b1b      	ldrb	r3, [r3, #12]
 800b9b2:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b9b4:	8a3b      	ldrh	r3, [r7, #16]
 800b9b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d00c      	beq.n	800b9d8 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	685a      	ldr	r2, [r3, #4]
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	425b      	negs	r3, r3
 800b9c6:	4413      	add	r3, r2
 800b9c8:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	3310      	adds	r3, #16
 800b9ce:	697a      	ldr	r2, [r7, #20]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d20d      	bcs.n	800b9f0 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	e01d      	b.n	800ba14 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800b9d8:	79fb      	ldrb	r3, [r7, #7]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d006      	beq.n	800b9ec <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	685a      	ldr	r2, [r3, #4]
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	425b      	negs	r3, r3
 800b9e6:	4413      	add	r3, r2
 800b9e8:	617b      	str	r3, [r7, #20]
 800b9ea:	e001      	b.n	800b9f0 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	e011      	b.n	800ba14 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	697a      	ldr	r2, [r7, #20]
 800b9f4:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	895a      	ldrh	r2, [r3, #10]
 800b9fa:	8a7b      	ldrh	r3, [r7, #18]
 800b9fc:	4413      	add	r3, r2
 800b9fe:	b29a      	uxth	r2, r3
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	891a      	ldrh	r2, [r3, #8]
 800ba08:	8a7b      	ldrh	r3, [r7, #18]
 800ba0a:	4413      	add	r3, r2
 800ba0c:	b29a      	uxth	r2, r3
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	811a      	strh	r2, [r3, #8]


  return 0;
 800ba12:	2300      	movs	r3, #0
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3718      	adds	r7, #24
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}
 800ba1c:	0801652c 	.word	0x0801652c
 800ba20:	08016690 	.word	0x08016690
 800ba24:	0801658c 	.word	0x0801658c

0800ba28 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800ba32:	2200      	movs	r2, #0
 800ba34:	6839      	ldr	r1, [r7, #0]
 800ba36:	6878      	ldr	r0, [r7, #4]
 800ba38:	f7ff ff8e 	bl	800b958 <pbuf_add_header_impl>
 800ba3c:	4603      	mov	r3, r0
}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3708      	adds	r7, #8
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}
	...

0800ba48 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b084      	sub	sp, #16
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d106      	bne.n	800ba66 <pbuf_remove_header+0x1e>
 800ba58:	4b20      	ldr	r3, [pc, #128]	; (800badc <pbuf_remove_header+0x94>)
 800ba5a:	f240 224b 	movw	r2, #587	; 0x24b
 800ba5e:	4920      	ldr	r1, [pc, #128]	; (800bae0 <pbuf_remove_header+0x98>)
 800ba60:	4820      	ldr	r0, [pc, #128]	; (800bae4 <pbuf_remove_header+0x9c>)
 800ba62:	f009 f963 	bl	8014d2c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d003      	beq.n	800ba74 <pbuf_remove_header+0x2c>
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba72:	d301      	bcc.n	800ba78 <pbuf_remove_header+0x30>
    return 1;
 800ba74:	2301      	movs	r3, #1
 800ba76:	e02c      	b.n	800bad2 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800ba78:	683b      	ldr	r3, [r7, #0]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d101      	bne.n	800ba82 <pbuf_remove_header+0x3a>
    return 0;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	e027      	b.n	800bad2 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	895b      	ldrh	r3, [r3, #10]
 800ba8a:	89fa      	ldrh	r2, [r7, #14]
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d908      	bls.n	800baa2 <pbuf_remove_header+0x5a>
 800ba90:	4b12      	ldr	r3, [pc, #72]	; (800badc <pbuf_remove_header+0x94>)
 800ba92:	f240 2255 	movw	r2, #597	; 0x255
 800ba96:	4914      	ldr	r1, [pc, #80]	; (800bae8 <pbuf_remove_header+0xa0>)
 800ba98:	4812      	ldr	r0, [pc, #72]	; (800bae4 <pbuf_remove_header+0x9c>)
 800ba9a:	f009 f947 	bl	8014d2c <iprintf>
 800ba9e:	2301      	movs	r3, #1
 800baa0:	e017      	b.n	800bad2 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	685a      	ldr	r2, [r3, #4]
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	441a      	add	r2, r3
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	895a      	ldrh	r2, [r3, #10]
 800bab8:	89fb      	ldrh	r3, [r7, #14]
 800baba:	1ad3      	subs	r3, r2, r3
 800babc:	b29a      	uxth	r2, r3
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	891a      	ldrh	r2, [r3, #8]
 800bac6:	89fb      	ldrh	r3, [r7, #14]
 800bac8:	1ad3      	subs	r3, r2, r3
 800baca:	b29a      	uxth	r2, r3
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800bad0:	2300      	movs	r3, #0
}
 800bad2:	4618      	mov	r0, r3
 800bad4:	3710      	adds	r7, #16
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	0801652c 	.word	0x0801652c
 800bae0:	08016690 	.word	0x08016690
 800bae4:	0801658c 	.word	0x0801658c
 800bae8:	0801669c 	.word	0x0801669c

0800baec <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b082      	sub	sp, #8
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
 800baf4:	460b      	mov	r3, r1
 800baf6:	807b      	strh	r3, [r7, #2]
 800baf8:	4613      	mov	r3, r2
 800bafa:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800bafc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	da08      	bge.n	800bb16 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800bb04:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bb08:	425b      	negs	r3, r3
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f7ff ff9b 	bl	800ba48 <pbuf_remove_header>
 800bb12:	4603      	mov	r3, r0
 800bb14:	e007      	b.n	800bb26 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800bb16:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bb1a:	787a      	ldrb	r2, [r7, #1]
 800bb1c:	4619      	mov	r1, r3
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f7ff ff1a 	bl	800b958 <pbuf_add_header_impl>
 800bb24:	4603      	mov	r3, r0
  }
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3708      	adds	r7, #8
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}

0800bb2e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800bb2e:	b580      	push	{r7, lr}
 800bb30:	b082      	sub	sp, #8
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
 800bb36:	460b      	mov	r3, r1
 800bb38:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800bb3a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bb3e:	2201      	movs	r2, #1
 800bb40:	4619      	mov	r1, r3
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f7ff ffd2 	bl	800baec <pbuf_header_impl>
 800bb48:	4603      	mov	r3, r0
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	3708      	adds	r7, #8
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}
	...

0800bb54 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b086      	sub	sp, #24
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d10b      	bne.n	800bb7a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d106      	bne.n	800bb76 <pbuf_free+0x22>
 800bb68:	4b38      	ldr	r3, [pc, #224]	; (800bc4c <pbuf_free+0xf8>)
 800bb6a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800bb6e:	4938      	ldr	r1, [pc, #224]	; (800bc50 <pbuf_free+0xfc>)
 800bb70:	4838      	ldr	r0, [pc, #224]	; (800bc54 <pbuf_free+0x100>)
 800bb72:	f009 f8db 	bl	8014d2c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800bb76:	2300      	movs	r3, #0
 800bb78:	e063      	b.n	800bc42 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800bb7e:	e05c      	b.n	800bc3a <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	7b9b      	ldrb	r3, [r3, #14]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d106      	bne.n	800bb96 <pbuf_free+0x42>
 800bb88:	4b30      	ldr	r3, [pc, #192]	; (800bc4c <pbuf_free+0xf8>)
 800bb8a:	f240 22f1 	movw	r2, #753	; 0x2f1
 800bb8e:	4932      	ldr	r1, [pc, #200]	; (800bc58 <pbuf_free+0x104>)
 800bb90:	4830      	ldr	r0, [pc, #192]	; (800bc54 <pbuf_free+0x100>)
 800bb92:	f009 f8cb 	bl	8014d2c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	7b9b      	ldrb	r3, [r3, #14]
 800bb9a:	3b01      	subs	r3, #1
 800bb9c:	b2da      	uxtb	r2, r3
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	739a      	strb	r2, [r3, #14]
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	7b9b      	ldrb	r3, [r3, #14]
 800bba6:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800bba8:	7dbb      	ldrb	r3, [r7, #22]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d143      	bne.n	800bc36 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	7b1b      	ldrb	r3, [r3, #12]
 800bbb8:	f003 030f 	and.w	r3, r3, #15
 800bbbc:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	7b5b      	ldrb	r3, [r3, #13]
 800bbc2:	f003 0302 	and.w	r3, r3, #2
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d011      	beq.n	800bbee <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	691b      	ldr	r3, [r3, #16]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d106      	bne.n	800bbe4 <pbuf_free+0x90>
 800bbd6:	4b1d      	ldr	r3, [pc, #116]	; (800bc4c <pbuf_free+0xf8>)
 800bbd8:	f240 22ff 	movw	r2, #767	; 0x2ff
 800bbdc:	491f      	ldr	r1, [pc, #124]	; (800bc5c <pbuf_free+0x108>)
 800bbde:	481d      	ldr	r0, [pc, #116]	; (800bc54 <pbuf_free+0x100>)
 800bbe0:	f009 f8a4 	bl	8014d2c <iprintf>
        pc->custom_free_function(p);
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	691b      	ldr	r3, [r3, #16]
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	4798      	blx	r3
 800bbec:	e01d      	b.n	800bc2a <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800bbee:	7bfb      	ldrb	r3, [r7, #15]
 800bbf0:	2b02      	cmp	r3, #2
 800bbf2:	d104      	bne.n	800bbfe <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800bbf4:	6879      	ldr	r1, [r7, #4]
 800bbf6:	2008      	movs	r0, #8
 800bbf8:	f7ff f99a 	bl	800af30 <memp_free>
 800bbfc:	e015      	b.n	800bc2a <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800bbfe:	7bfb      	ldrb	r3, [r7, #15]
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d104      	bne.n	800bc0e <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800bc04:	6879      	ldr	r1, [r7, #4]
 800bc06:	2007      	movs	r0, #7
 800bc08:	f7ff f992 	bl	800af30 <memp_free>
 800bc0c:	e00d      	b.n	800bc2a <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800bc0e:	7bfb      	ldrb	r3, [r7, #15]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d103      	bne.n	800bc1c <pbuf_free+0xc8>
          mem_free(p);
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f7fe fe6b 	bl	800a8f0 <mem_free>
 800bc1a:	e006      	b.n	800bc2a <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800bc1c:	4b0b      	ldr	r3, [pc, #44]	; (800bc4c <pbuf_free+0xf8>)
 800bc1e:	f240 320f 	movw	r2, #783	; 0x30f
 800bc22:	490f      	ldr	r1, [pc, #60]	; (800bc60 <pbuf_free+0x10c>)
 800bc24:	480b      	ldr	r0, [pc, #44]	; (800bc54 <pbuf_free+0x100>)
 800bc26:	f009 f881 	bl	8014d2c <iprintf>
        }
      }
      count++;
 800bc2a:	7dfb      	ldrb	r3, [r7, #23]
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	607b      	str	r3, [r7, #4]
 800bc34:	e001      	b.n	800bc3a <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800bc36:	2300      	movs	r3, #0
 800bc38:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d19f      	bne.n	800bb80 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800bc40:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3718      	adds	r7, #24
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	0801652c 	.word	0x0801652c
 800bc50:	08016690 	.word	0x08016690
 800bc54:	0801658c 	.word	0x0801658c
 800bc58:	080166bc 	.word	0x080166bc
 800bc5c:	080166d4 	.word	0x080166d4
 800bc60:	080166f8 	.word	0x080166f8

0800bc64 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b085      	sub	sp, #20
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800bc70:	e005      	b.n	800bc7e <pbuf_clen+0x1a>
    ++len;
 800bc72:	89fb      	ldrh	r3, [r7, #14]
 800bc74:	3301      	adds	r3, #1
 800bc76:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d1f6      	bne.n	800bc72 <pbuf_clen+0xe>
  }
  return len;
 800bc84:	89fb      	ldrh	r3, [r7, #14]
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3714      	adds	r7, #20
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc90:	4770      	bx	lr
	...

0800bc94 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b082      	sub	sp, #8
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d010      	beq.n	800bcc4 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	7b9b      	ldrb	r3, [r3, #14]
 800bca6:	3301      	adds	r3, #1
 800bca8:	b2da      	uxtb	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	7b9b      	ldrb	r3, [r3, #14]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d106      	bne.n	800bcc4 <pbuf_ref+0x30>
 800bcb6:	4b05      	ldr	r3, [pc, #20]	; (800bccc <pbuf_ref+0x38>)
 800bcb8:	f240 3242 	movw	r2, #834	; 0x342
 800bcbc:	4904      	ldr	r1, [pc, #16]	; (800bcd0 <pbuf_ref+0x3c>)
 800bcbe:	4805      	ldr	r0, [pc, #20]	; (800bcd4 <pbuf_ref+0x40>)
 800bcc0:	f009 f834 	bl	8014d2c <iprintf>
  }
}
 800bcc4:	bf00      	nop
 800bcc6:	3708      	adds	r7, #8
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}
 800bccc:	0801652c 	.word	0x0801652c
 800bcd0:	0801670c 	.word	0x0801670c
 800bcd4:	0801658c 	.word	0x0801658c

0800bcd8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b084      	sub	sp, #16
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
 800bce0:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d002      	beq.n	800bcee <pbuf_cat+0x16>
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d107      	bne.n	800bcfe <pbuf_cat+0x26>
 800bcee:	4b20      	ldr	r3, [pc, #128]	; (800bd70 <pbuf_cat+0x98>)
 800bcf0:	f240 3259 	movw	r2, #857	; 0x359
 800bcf4:	491f      	ldr	r1, [pc, #124]	; (800bd74 <pbuf_cat+0x9c>)
 800bcf6:	4820      	ldr	r0, [pc, #128]	; (800bd78 <pbuf_cat+0xa0>)
 800bcf8:	f009 f818 	bl	8014d2c <iprintf>
 800bcfc:	e034      	b.n	800bd68 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	60fb      	str	r3, [r7, #12]
 800bd02:	e00a      	b.n	800bd1a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	891a      	ldrh	r2, [r3, #8]
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	891b      	ldrh	r3, [r3, #8]
 800bd0c:	4413      	add	r3, r2
 800bd0e:	b29a      	uxth	r2, r3
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	60fb      	str	r3, [r7, #12]
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d1f0      	bne.n	800bd04 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	891a      	ldrh	r2, [r3, #8]
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	895b      	ldrh	r3, [r3, #10]
 800bd2a:	429a      	cmp	r2, r3
 800bd2c:	d006      	beq.n	800bd3c <pbuf_cat+0x64>
 800bd2e:	4b10      	ldr	r3, [pc, #64]	; (800bd70 <pbuf_cat+0x98>)
 800bd30:	f240 3262 	movw	r2, #866	; 0x362
 800bd34:	4911      	ldr	r1, [pc, #68]	; (800bd7c <pbuf_cat+0xa4>)
 800bd36:	4810      	ldr	r0, [pc, #64]	; (800bd78 <pbuf_cat+0xa0>)
 800bd38:	f008 fff8 	bl	8014d2c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d006      	beq.n	800bd52 <pbuf_cat+0x7a>
 800bd44:	4b0a      	ldr	r3, [pc, #40]	; (800bd70 <pbuf_cat+0x98>)
 800bd46:	f240 3263 	movw	r2, #867	; 0x363
 800bd4a:	490d      	ldr	r1, [pc, #52]	; (800bd80 <pbuf_cat+0xa8>)
 800bd4c:	480a      	ldr	r0, [pc, #40]	; (800bd78 <pbuf_cat+0xa0>)
 800bd4e:	f008 ffed 	bl	8014d2c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	891a      	ldrh	r2, [r3, #8]
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	891b      	ldrh	r3, [r3, #8]
 800bd5a:	4413      	add	r3, r2
 800bd5c:	b29a      	uxth	r2, r3
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	683a      	ldr	r2, [r7, #0]
 800bd66:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800bd68:	3710      	adds	r7, #16
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}
 800bd6e:	bf00      	nop
 800bd70:	0801652c 	.word	0x0801652c
 800bd74:	08016720 	.word	0x08016720
 800bd78:	0801658c 	.word	0x0801658c
 800bd7c:	08016758 	.word	0x08016758
 800bd80:	08016788 	.word	0x08016788

0800bd84 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b086      	sub	sp, #24
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
 800bd8c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	617b      	str	r3, [r7, #20]
 800bd92:	2300      	movs	r3, #0
 800bd94:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d008      	beq.n	800bdae <pbuf_copy+0x2a>
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d005      	beq.n	800bdae <pbuf_copy+0x2a>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	891a      	ldrh	r2, [r3, #8]
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	891b      	ldrh	r3, [r3, #8]
 800bdaa:	429a      	cmp	r2, r3
 800bdac:	d209      	bcs.n	800bdc2 <pbuf_copy+0x3e>
 800bdae:	4b57      	ldr	r3, [pc, #348]	; (800bf0c <pbuf_copy+0x188>)
 800bdb0:	f240 32c9 	movw	r2, #969	; 0x3c9
 800bdb4:	4956      	ldr	r1, [pc, #344]	; (800bf10 <pbuf_copy+0x18c>)
 800bdb6:	4857      	ldr	r0, [pc, #348]	; (800bf14 <pbuf_copy+0x190>)
 800bdb8:	f008 ffb8 	bl	8014d2c <iprintf>
 800bdbc:	f06f 030f 	mvn.w	r3, #15
 800bdc0:	e09f      	b.n	800bf02 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	895b      	ldrh	r3, [r3, #10]
 800bdc6:	461a      	mov	r2, r3
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	1ad2      	subs	r2, r2, r3
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	895b      	ldrh	r3, [r3, #10]
 800bdd0:	4619      	mov	r1, r3
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	1acb      	subs	r3, r1, r3
 800bdd6:	429a      	cmp	r2, r3
 800bdd8:	d306      	bcc.n	800bde8 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	895b      	ldrh	r3, [r3, #10]
 800bdde:	461a      	mov	r2, r3
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	1ad3      	subs	r3, r2, r3
 800bde4:	60fb      	str	r3, [r7, #12]
 800bde6:	e005      	b.n	800bdf4 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	895b      	ldrh	r3, [r3, #10]
 800bdec:	461a      	mov	r2, r3
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	1ad3      	subs	r3, r2, r3
 800bdf2:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	685a      	ldr	r2, [r3, #4]
 800bdf8:	697b      	ldr	r3, [r7, #20]
 800bdfa:	18d0      	adds	r0, r2, r3
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	685a      	ldr	r2, [r3, #4]
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	4413      	add	r3, r2
 800be04:	68fa      	ldr	r2, [r7, #12]
 800be06:	4619      	mov	r1, r3
 800be08:	f008 ff7a 	bl	8014d00 <memcpy>
    offset_to += len;
 800be0c:	697a      	ldr	r2, [r7, #20]
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	4413      	add	r3, r2
 800be12:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800be14:	693a      	ldr	r2, [r7, #16]
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	4413      	add	r3, r2
 800be1a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	895b      	ldrh	r3, [r3, #10]
 800be20:	461a      	mov	r2, r3
 800be22:	697b      	ldr	r3, [r7, #20]
 800be24:	4293      	cmp	r3, r2
 800be26:	d906      	bls.n	800be36 <pbuf_copy+0xb2>
 800be28:	4b38      	ldr	r3, [pc, #224]	; (800bf0c <pbuf_copy+0x188>)
 800be2a:	f240 32d9 	movw	r2, #985	; 0x3d9
 800be2e:	493a      	ldr	r1, [pc, #232]	; (800bf18 <pbuf_copy+0x194>)
 800be30:	4838      	ldr	r0, [pc, #224]	; (800bf14 <pbuf_copy+0x190>)
 800be32:	f008 ff7b 	bl	8014d2c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	895b      	ldrh	r3, [r3, #10]
 800be3a:	461a      	mov	r2, r3
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	4293      	cmp	r3, r2
 800be40:	d906      	bls.n	800be50 <pbuf_copy+0xcc>
 800be42:	4b32      	ldr	r3, [pc, #200]	; (800bf0c <pbuf_copy+0x188>)
 800be44:	f240 32da 	movw	r2, #986	; 0x3da
 800be48:	4934      	ldr	r1, [pc, #208]	; (800bf1c <pbuf_copy+0x198>)
 800be4a:	4832      	ldr	r0, [pc, #200]	; (800bf14 <pbuf_copy+0x190>)
 800be4c:	f008 ff6e 	bl	8014d2c <iprintf>
    if (offset_from >= p_from->len) {
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	895b      	ldrh	r3, [r3, #10]
 800be54:	461a      	mov	r2, r3
 800be56:	693b      	ldr	r3, [r7, #16]
 800be58:	4293      	cmp	r3, r2
 800be5a:	d304      	bcc.n	800be66 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800be5c:	2300      	movs	r3, #0
 800be5e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	895b      	ldrh	r3, [r3, #10]
 800be6a:	461a      	mov	r2, r3
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	4293      	cmp	r3, r2
 800be70:	d114      	bne.n	800be9c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800be72:	2300      	movs	r3, #0
 800be74:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d10c      	bne.n	800be9c <pbuf_copy+0x118>
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d009      	beq.n	800be9c <pbuf_copy+0x118>
 800be88:	4b20      	ldr	r3, [pc, #128]	; (800bf0c <pbuf_copy+0x188>)
 800be8a:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800be8e:	4924      	ldr	r1, [pc, #144]	; (800bf20 <pbuf_copy+0x19c>)
 800be90:	4820      	ldr	r0, [pc, #128]	; (800bf14 <pbuf_copy+0x190>)
 800be92:	f008 ff4b 	bl	8014d2c <iprintf>
 800be96:	f06f 030f 	mvn.w	r3, #15
 800be9a:	e032      	b.n	800bf02 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d013      	beq.n	800beca <pbuf_copy+0x146>
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	895a      	ldrh	r2, [r3, #10]
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	891b      	ldrh	r3, [r3, #8]
 800beaa:	429a      	cmp	r2, r3
 800beac:	d10d      	bne.n	800beca <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d009      	beq.n	800beca <pbuf_copy+0x146>
 800beb6:	4b15      	ldr	r3, [pc, #84]	; (800bf0c <pbuf_copy+0x188>)
 800beb8:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800bebc:	4919      	ldr	r1, [pc, #100]	; (800bf24 <pbuf_copy+0x1a0>)
 800bebe:	4815      	ldr	r0, [pc, #84]	; (800bf14 <pbuf_copy+0x190>)
 800bec0:	f008 ff34 	bl	8014d2c <iprintf>
 800bec4:	f06f 0305 	mvn.w	r3, #5
 800bec8:	e01b      	b.n	800bf02 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d013      	beq.n	800bef8 <pbuf_copy+0x174>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	895a      	ldrh	r2, [r3, #10]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	891b      	ldrh	r3, [r3, #8]
 800bed8:	429a      	cmp	r2, r3
 800beda:	d10d      	bne.n	800bef8 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d009      	beq.n	800bef8 <pbuf_copy+0x174>
 800bee4:	4b09      	ldr	r3, [pc, #36]	; (800bf0c <pbuf_copy+0x188>)
 800bee6:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800beea:	490e      	ldr	r1, [pc, #56]	; (800bf24 <pbuf_copy+0x1a0>)
 800beec:	4809      	ldr	r0, [pc, #36]	; (800bf14 <pbuf_copy+0x190>)
 800beee:	f008 ff1d 	bl	8014d2c <iprintf>
 800bef2:	f06f 0305 	mvn.w	r3, #5
 800bef6:	e004      	b.n	800bf02 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	2b00      	cmp	r3, #0
 800befc:	f47f af61 	bne.w	800bdc2 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800bf00:	2300      	movs	r3, #0
}
 800bf02:	4618      	mov	r0, r3
 800bf04:	3718      	adds	r7, #24
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}
 800bf0a:	bf00      	nop
 800bf0c:	0801652c 	.word	0x0801652c
 800bf10:	080167d4 	.word	0x080167d4
 800bf14:	0801658c 	.word	0x0801658c
 800bf18:	08016804 	.word	0x08016804
 800bf1c:	0801681c 	.word	0x0801681c
 800bf20:	08016838 	.word	0x08016838
 800bf24:	08016848 	.word	0x08016848

0800bf28 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b088      	sub	sp, #32
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	60f8      	str	r0, [r7, #12]
 800bf30:	60b9      	str	r1, [r7, #8]
 800bf32:	4611      	mov	r1, r2
 800bf34:	461a      	mov	r2, r3
 800bf36:	460b      	mov	r3, r1
 800bf38:	80fb      	strh	r3, [r7, #6]
 800bf3a:	4613      	mov	r3, r2
 800bf3c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800bf42:	2300      	movs	r3, #0
 800bf44:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d108      	bne.n	800bf5e <pbuf_copy_partial+0x36>
 800bf4c:	4b2b      	ldr	r3, [pc, #172]	; (800bffc <pbuf_copy_partial+0xd4>)
 800bf4e:	f240 420a 	movw	r2, #1034	; 0x40a
 800bf52:	492b      	ldr	r1, [pc, #172]	; (800c000 <pbuf_copy_partial+0xd8>)
 800bf54:	482b      	ldr	r0, [pc, #172]	; (800c004 <pbuf_copy_partial+0xdc>)
 800bf56:	f008 fee9 	bl	8014d2c <iprintf>
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	e04a      	b.n	800bff4 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d108      	bne.n	800bf76 <pbuf_copy_partial+0x4e>
 800bf64:	4b25      	ldr	r3, [pc, #148]	; (800bffc <pbuf_copy_partial+0xd4>)
 800bf66:	f240 420b 	movw	r2, #1035	; 0x40b
 800bf6a:	4927      	ldr	r1, [pc, #156]	; (800c008 <pbuf_copy_partial+0xe0>)
 800bf6c:	4825      	ldr	r0, [pc, #148]	; (800c004 <pbuf_copy_partial+0xdc>)
 800bf6e:	f008 fedd 	bl	8014d2c <iprintf>
 800bf72:	2300      	movs	r3, #0
 800bf74:	e03e      	b.n	800bff4 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	61fb      	str	r3, [r7, #28]
 800bf7a:	e034      	b.n	800bfe6 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800bf7c:	88bb      	ldrh	r3, [r7, #4]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d00a      	beq.n	800bf98 <pbuf_copy_partial+0x70>
 800bf82:	69fb      	ldr	r3, [r7, #28]
 800bf84:	895b      	ldrh	r3, [r3, #10]
 800bf86:	88ba      	ldrh	r2, [r7, #4]
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d305      	bcc.n	800bf98 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800bf8c:	69fb      	ldr	r3, [r7, #28]
 800bf8e:	895b      	ldrh	r3, [r3, #10]
 800bf90:	88ba      	ldrh	r2, [r7, #4]
 800bf92:	1ad3      	subs	r3, r2, r3
 800bf94:	80bb      	strh	r3, [r7, #4]
 800bf96:	e023      	b.n	800bfe0 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800bf98:	69fb      	ldr	r3, [r7, #28]
 800bf9a:	895a      	ldrh	r2, [r3, #10]
 800bf9c:	88bb      	ldrh	r3, [r7, #4]
 800bf9e:	1ad3      	subs	r3, r2, r3
 800bfa0:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800bfa2:	8b3a      	ldrh	r2, [r7, #24]
 800bfa4:	88fb      	ldrh	r3, [r7, #6]
 800bfa6:	429a      	cmp	r2, r3
 800bfa8:	d901      	bls.n	800bfae <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800bfaa:	88fb      	ldrh	r3, [r7, #6]
 800bfac:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800bfae:	8b7b      	ldrh	r3, [r7, #26]
 800bfb0:	68ba      	ldr	r2, [r7, #8]
 800bfb2:	18d0      	adds	r0, r2, r3
 800bfb4:	69fb      	ldr	r3, [r7, #28]
 800bfb6:	685a      	ldr	r2, [r3, #4]
 800bfb8:	88bb      	ldrh	r3, [r7, #4]
 800bfba:	4413      	add	r3, r2
 800bfbc:	8b3a      	ldrh	r2, [r7, #24]
 800bfbe:	4619      	mov	r1, r3
 800bfc0:	f008 fe9e 	bl	8014d00 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800bfc4:	8afa      	ldrh	r2, [r7, #22]
 800bfc6:	8b3b      	ldrh	r3, [r7, #24]
 800bfc8:	4413      	add	r3, r2
 800bfca:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800bfcc:	8b7a      	ldrh	r2, [r7, #26]
 800bfce:	8b3b      	ldrh	r3, [r7, #24]
 800bfd0:	4413      	add	r3, r2
 800bfd2:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800bfd4:	88fa      	ldrh	r2, [r7, #6]
 800bfd6:	8b3b      	ldrh	r3, [r7, #24]
 800bfd8:	1ad3      	subs	r3, r2, r3
 800bfda:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800bfe0:	69fb      	ldr	r3, [r7, #28]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	61fb      	str	r3, [r7, #28]
 800bfe6:	88fb      	ldrh	r3, [r7, #6]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d002      	beq.n	800bff2 <pbuf_copy_partial+0xca>
 800bfec:	69fb      	ldr	r3, [r7, #28]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d1c4      	bne.n	800bf7c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800bff2:	8afb      	ldrh	r3, [r7, #22]
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3720      	adds	r7, #32
 800bff8:	46bd      	mov	sp, r7
 800bffa:	bd80      	pop	{r7, pc}
 800bffc:	0801652c 	.word	0x0801652c
 800c000:	08016874 	.word	0x08016874
 800c004:	0801658c 	.word	0x0801658c
 800c008:	08016894 	.word	0x08016894

0800c00c <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b088      	sub	sp, #32
 800c010:	af00      	add	r7, sp, #0
 800c012:	60f8      	str	r0, [r7, #12]
 800c014:	60b9      	str	r1, [r7, #8]
 800c016:	4613      	mov	r3, r2
 800c018:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800c01a:	88fb      	ldrh	r3, [r7, #6]
 800c01c:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800c01e:	2300      	movs	r3, #0
 800c020:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d109      	bne.n	800c03c <pbuf_take+0x30>
 800c028:	4b3a      	ldr	r3, [pc, #232]	; (800c114 <pbuf_take+0x108>)
 800c02a:	f240 42b3 	movw	r2, #1203	; 0x4b3
 800c02e:	493a      	ldr	r1, [pc, #232]	; (800c118 <pbuf_take+0x10c>)
 800c030:	483a      	ldr	r0, [pc, #232]	; (800c11c <pbuf_take+0x110>)
 800c032:	f008 fe7b 	bl	8014d2c <iprintf>
 800c036:	f06f 030f 	mvn.w	r3, #15
 800c03a:	e067      	b.n	800c10c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d109      	bne.n	800c056 <pbuf_take+0x4a>
 800c042:	4b34      	ldr	r3, [pc, #208]	; (800c114 <pbuf_take+0x108>)
 800c044:	f240 42b4 	movw	r2, #1204	; 0x4b4
 800c048:	4935      	ldr	r1, [pc, #212]	; (800c120 <pbuf_take+0x114>)
 800c04a:	4834      	ldr	r0, [pc, #208]	; (800c11c <pbuf_take+0x110>)
 800c04c:	f008 fe6e 	bl	8014d2c <iprintf>
 800c050:	f06f 030f 	mvn.w	r3, #15
 800c054:	e05a      	b.n	800c10c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	891b      	ldrh	r3, [r3, #8]
 800c05a:	88fa      	ldrh	r2, [r7, #6]
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d909      	bls.n	800c074 <pbuf_take+0x68>
 800c060:	4b2c      	ldr	r3, [pc, #176]	; (800c114 <pbuf_take+0x108>)
 800c062:	f240 42b5 	movw	r2, #1205	; 0x4b5
 800c066:	492f      	ldr	r1, [pc, #188]	; (800c124 <pbuf_take+0x118>)
 800c068:	482c      	ldr	r0, [pc, #176]	; (800c11c <pbuf_take+0x110>)
 800c06a:	f008 fe5f 	bl	8014d2c <iprintf>
 800c06e:	f04f 33ff 	mov.w	r3, #4294967295
 800c072:	e04b      	b.n	800c10c <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d007      	beq.n	800c08a <pbuf_take+0x7e>
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d004      	beq.n	800c08a <pbuf_take+0x7e>
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	891b      	ldrh	r3, [r3, #8]
 800c084:	88fa      	ldrh	r2, [r7, #6]
 800c086:	429a      	cmp	r2, r3
 800c088:	d902      	bls.n	800c090 <pbuf_take+0x84>
    return ERR_ARG;
 800c08a:	f06f 030f 	mvn.w	r3, #15
 800c08e:	e03d      	b.n	800c10c <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	61fb      	str	r3, [r7, #28]
 800c094:	e028      	b.n	800c0e8 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800c096:	69fb      	ldr	r3, [r7, #28]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d106      	bne.n	800c0aa <pbuf_take+0x9e>
 800c09c:	4b1d      	ldr	r3, [pc, #116]	; (800c114 <pbuf_take+0x108>)
 800c09e:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800c0a2:	4921      	ldr	r1, [pc, #132]	; (800c128 <pbuf_take+0x11c>)
 800c0a4:	481d      	ldr	r0, [pc, #116]	; (800c11c <pbuf_take+0x110>)
 800c0a6:	f008 fe41 	bl	8014d2c <iprintf>
    buf_copy_len = total_copy_len;
 800c0aa:	697b      	ldr	r3, [r7, #20]
 800c0ac:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800c0ae:	69fb      	ldr	r3, [r7, #28]
 800c0b0:	895b      	ldrh	r3, [r3, #10]
 800c0b2:	461a      	mov	r2, r3
 800c0b4:	69bb      	ldr	r3, [r7, #24]
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	d902      	bls.n	800c0c0 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	895b      	ldrh	r3, [r3, #10]
 800c0be:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800c0c0:	69fb      	ldr	r3, [r7, #28]
 800c0c2:	6858      	ldr	r0, [r3, #4]
 800c0c4:	68ba      	ldr	r2, [r7, #8]
 800c0c6:	693b      	ldr	r3, [r7, #16]
 800c0c8:	4413      	add	r3, r2
 800c0ca:	69ba      	ldr	r2, [r7, #24]
 800c0cc:	4619      	mov	r1, r3
 800c0ce:	f008 fe17 	bl	8014d00 <memcpy>
    total_copy_len -= buf_copy_len;
 800c0d2:	697a      	ldr	r2, [r7, #20]
 800c0d4:	69bb      	ldr	r3, [r7, #24]
 800c0d6:	1ad3      	subs	r3, r2, r3
 800c0d8:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800c0da:	693a      	ldr	r2, [r7, #16]
 800c0dc:	69bb      	ldr	r3, [r7, #24]
 800c0de:	4413      	add	r3, r2
 800c0e0:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800c0e2:	69fb      	ldr	r3, [r7, #28]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	61fb      	str	r3, [r7, #28]
 800c0e8:	697b      	ldr	r3, [r7, #20]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d1d3      	bne.n	800c096 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800c0ee:	697b      	ldr	r3, [r7, #20]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d103      	bne.n	800c0fc <pbuf_take+0xf0>
 800c0f4:	88fb      	ldrh	r3, [r7, #6]
 800c0f6:	693a      	ldr	r2, [r7, #16]
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	d006      	beq.n	800c10a <pbuf_take+0xfe>
 800c0fc:	4b05      	ldr	r3, [pc, #20]	; (800c114 <pbuf_take+0x108>)
 800c0fe:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 800c102:	490a      	ldr	r1, [pc, #40]	; (800c12c <pbuf_take+0x120>)
 800c104:	4805      	ldr	r0, [pc, #20]	; (800c11c <pbuf_take+0x110>)
 800c106:	f008 fe11 	bl	8014d2c <iprintf>
  return ERR_OK;
 800c10a:	2300      	movs	r3, #0
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3720      	adds	r7, #32
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}
 800c114:	0801652c 	.word	0x0801652c
 800c118:	08016904 	.word	0x08016904
 800c11c:	0801658c 	.word	0x0801658c
 800c120:	0801691c 	.word	0x0801691c
 800c124:	08016938 	.word	0x08016938
 800c128:	08016958 	.word	0x08016958
 800c12c:	08016970 	.word	0x08016970

0800c130 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b084      	sub	sp, #16
 800c134:	af00      	add	r7, sp, #0
 800c136:	4603      	mov	r3, r0
 800c138:	603a      	str	r2, [r7, #0]
 800c13a:	71fb      	strb	r3, [r7, #7]
 800c13c:	460b      	mov	r3, r1
 800c13e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	8919      	ldrh	r1, [r3, #8]
 800c144:	88ba      	ldrh	r2, [r7, #4]
 800c146:	79fb      	ldrb	r3, [r7, #7]
 800c148:	4618      	mov	r0, r3
 800c14a:	f7ff fa1f 	bl	800b58c <pbuf_alloc>
 800c14e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d101      	bne.n	800c15a <pbuf_clone+0x2a>
    return NULL;
 800c156:	2300      	movs	r3, #0
 800c158:	e011      	b.n	800c17e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800c15a:	6839      	ldr	r1, [r7, #0]
 800c15c:	68f8      	ldr	r0, [r7, #12]
 800c15e:	f7ff fe11 	bl	800bd84 <pbuf_copy>
 800c162:	4603      	mov	r3, r0
 800c164:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800c166:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d006      	beq.n	800c17c <pbuf_clone+0x4c>
 800c16e:	4b06      	ldr	r3, [pc, #24]	; (800c188 <pbuf_clone+0x58>)
 800c170:	f240 5224 	movw	r2, #1316	; 0x524
 800c174:	4905      	ldr	r1, [pc, #20]	; (800c18c <pbuf_clone+0x5c>)
 800c176:	4806      	ldr	r0, [pc, #24]	; (800c190 <pbuf_clone+0x60>)
 800c178:	f008 fdd8 	bl	8014d2c <iprintf>
  return q;
 800c17c:	68fb      	ldr	r3, [r7, #12]
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3710      	adds	r7, #16
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
 800c186:	bf00      	nop
 800c188:	0801652c 	.word	0x0801652c
 800c18c:	080169a0 	.word	0x080169a0
 800c190:	0801658c 	.word	0x0801658c

0800c194 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800c198:	f008 fe56 	bl	8014e48 <rand>
 800c19c:	4603      	mov	r3, r0
 800c19e:	b29b      	uxth	r3, r3
 800c1a0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800c1a4:	b29b      	uxth	r3, r3
 800c1a6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800c1aa:	b29a      	uxth	r2, r3
 800c1ac:	4b01      	ldr	r3, [pc, #4]	; (800c1b4 <tcp_init+0x20>)
 800c1ae:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800c1b0:	bf00      	nop
 800c1b2:	bd80      	pop	{r7, pc}
 800c1b4:	20000082 	.word	0x20000082

0800c1b8 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	7d1b      	ldrb	r3, [r3, #20]
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d105      	bne.n	800c1d4 <tcp_free+0x1c>
 800c1c8:	4b06      	ldr	r3, [pc, #24]	; (800c1e4 <tcp_free+0x2c>)
 800c1ca:	22d4      	movs	r2, #212	; 0xd4
 800c1cc:	4906      	ldr	r1, [pc, #24]	; (800c1e8 <tcp_free+0x30>)
 800c1ce:	4807      	ldr	r0, [pc, #28]	; (800c1ec <tcp_free+0x34>)
 800c1d0:	f008 fdac 	bl	8014d2c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800c1d4:	6879      	ldr	r1, [r7, #4]
 800c1d6:	2001      	movs	r0, #1
 800c1d8:	f7fe feaa 	bl	800af30 <memp_free>
}
 800c1dc:	bf00      	nop
 800c1de:	3708      	adds	r7, #8
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}
 800c1e4:	08016a2c 	.word	0x08016a2c
 800c1e8:	08016a5c 	.word	0x08016a5c
 800c1ec:	08016a70 	.word	0x08016a70

0800c1f0 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b082      	sub	sp, #8
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	7d1b      	ldrb	r3, [r3, #20]
 800c1fc:	2b01      	cmp	r3, #1
 800c1fe:	d105      	bne.n	800c20c <tcp_free_listen+0x1c>
 800c200:	4b06      	ldr	r3, [pc, #24]	; (800c21c <tcp_free_listen+0x2c>)
 800c202:	22df      	movs	r2, #223	; 0xdf
 800c204:	4906      	ldr	r1, [pc, #24]	; (800c220 <tcp_free_listen+0x30>)
 800c206:	4807      	ldr	r0, [pc, #28]	; (800c224 <tcp_free_listen+0x34>)
 800c208:	f008 fd90 	bl	8014d2c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800c20c:	6879      	ldr	r1, [r7, #4]
 800c20e:	2002      	movs	r0, #2
 800c210:	f7fe fe8e 	bl	800af30 <memp_free>
}
 800c214:	bf00      	nop
 800c216:	3708      	adds	r7, #8
 800c218:	46bd      	mov	sp, r7
 800c21a:	bd80      	pop	{r7, pc}
 800c21c:	08016a2c 	.word	0x08016a2c
 800c220:	08016a98 	.word	0x08016a98
 800c224:	08016a70 	.word	0x08016a70

0800c228 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800c22c:	f001 f800 	bl	800d230 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800c230:	4b07      	ldr	r3, [pc, #28]	; (800c250 <tcp_tmr+0x28>)
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	3301      	adds	r3, #1
 800c236:	b2da      	uxtb	r2, r3
 800c238:	4b05      	ldr	r3, [pc, #20]	; (800c250 <tcp_tmr+0x28>)
 800c23a:	701a      	strb	r2, [r3, #0]
 800c23c:	4b04      	ldr	r3, [pc, #16]	; (800c250 <tcp_tmr+0x28>)
 800c23e:	781b      	ldrb	r3, [r3, #0]
 800c240:	f003 0301 	and.w	r3, r3, #1
 800c244:	2b00      	cmp	r3, #0
 800c246:	d001      	beq.n	800c24c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800c248:	f000 fcb2 	bl	800cbb0 <tcp_slowtmr>
  }
}
 800c24c:	bf00      	nop
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	200001a5 	.word	0x200001a5

0800c254 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b084      	sub	sp, #16
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
 800c25c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d105      	bne.n	800c270 <tcp_remove_listener+0x1c>
 800c264:	4b0d      	ldr	r3, [pc, #52]	; (800c29c <tcp_remove_listener+0x48>)
 800c266:	22ff      	movs	r2, #255	; 0xff
 800c268:	490d      	ldr	r1, [pc, #52]	; (800c2a0 <tcp_remove_listener+0x4c>)
 800c26a:	480e      	ldr	r0, [pc, #56]	; (800c2a4 <tcp_remove_listener+0x50>)
 800c26c:	f008 fd5e 	bl	8014d2c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	60fb      	str	r3, [r7, #12]
 800c274:	e00a      	b.n	800c28c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c27a:	683a      	ldr	r2, [r7, #0]
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d102      	bne.n	800c286 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	2200      	movs	r2, #0
 800c284:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	68db      	ldr	r3, [r3, #12]
 800c28a:	60fb      	str	r3, [r7, #12]
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d1f1      	bne.n	800c276 <tcp_remove_listener+0x22>
    }
  }
}
 800c292:	bf00      	nop
 800c294:	bf00      	nop
 800c296:	3710      	adds	r7, #16
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd80      	pop	{r7, pc}
 800c29c:	08016a2c 	.word	0x08016a2c
 800c2a0:	08016ab4 	.word	0x08016ab4
 800c2a4:	08016a70 	.word	0x08016a70

0800c2a8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b084      	sub	sp, #16
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d106      	bne.n	800c2c4 <tcp_listen_closed+0x1c>
 800c2b6:	4b14      	ldr	r3, [pc, #80]	; (800c308 <tcp_listen_closed+0x60>)
 800c2b8:	f240 1211 	movw	r2, #273	; 0x111
 800c2bc:	4913      	ldr	r1, [pc, #76]	; (800c30c <tcp_listen_closed+0x64>)
 800c2be:	4814      	ldr	r0, [pc, #80]	; (800c310 <tcp_listen_closed+0x68>)
 800c2c0:	f008 fd34 	bl	8014d2c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	7d1b      	ldrb	r3, [r3, #20]
 800c2c8:	2b01      	cmp	r3, #1
 800c2ca:	d006      	beq.n	800c2da <tcp_listen_closed+0x32>
 800c2cc:	4b0e      	ldr	r3, [pc, #56]	; (800c308 <tcp_listen_closed+0x60>)
 800c2ce:	f44f 7289 	mov.w	r2, #274	; 0x112
 800c2d2:	4910      	ldr	r1, [pc, #64]	; (800c314 <tcp_listen_closed+0x6c>)
 800c2d4:	480e      	ldr	r0, [pc, #56]	; (800c310 <tcp_listen_closed+0x68>)
 800c2d6:	f008 fd29 	bl	8014d2c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c2da:	2301      	movs	r3, #1
 800c2dc:	60fb      	str	r3, [r7, #12]
 800c2de:	e00b      	b.n	800c2f8 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800c2e0:	4a0d      	ldr	r2, [pc, #52]	; (800c318 <tcp_listen_closed+0x70>)
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	6879      	ldr	r1, [r7, #4]
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	f7ff ffb1 	bl	800c254 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	60fb      	str	r3, [r7, #12]
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	2b03      	cmp	r3, #3
 800c2fc:	d9f0      	bls.n	800c2e0 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800c2fe:	bf00      	nop
 800c300:	bf00      	nop
 800c302:	3710      	adds	r7, #16
 800c304:	46bd      	mov	sp, r7
 800c306:	bd80      	pop	{r7, pc}
 800c308:	08016a2c 	.word	0x08016a2c
 800c30c:	08016adc 	.word	0x08016adc
 800c310:	08016a70 	.word	0x08016a70
 800c314:	08016ae8 	.word	0x08016ae8
 800c318:	08018a90 	.word	0x08018a90

0800c31c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800c31c:	b5b0      	push	{r4, r5, r7, lr}
 800c31e:	b088      	sub	sp, #32
 800c320:	af04      	add	r7, sp, #16
 800c322:	6078      	str	r0, [r7, #4]
 800c324:	460b      	mov	r3, r1
 800c326:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d106      	bne.n	800c33c <tcp_close_shutdown+0x20>
 800c32e:	4b63      	ldr	r3, [pc, #396]	; (800c4bc <tcp_close_shutdown+0x1a0>)
 800c330:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800c334:	4962      	ldr	r1, [pc, #392]	; (800c4c0 <tcp_close_shutdown+0x1a4>)
 800c336:	4863      	ldr	r0, [pc, #396]	; (800c4c4 <tcp_close_shutdown+0x1a8>)
 800c338:	f008 fcf8 	bl	8014d2c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800c33c:	78fb      	ldrb	r3, [r7, #3]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d066      	beq.n	800c410 <tcp_close_shutdown+0xf4>
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	7d1b      	ldrb	r3, [r3, #20]
 800c346:	2b04      	cmp	r3, #4
 800c348:	d003      	beq.n	800c352 <tcp_close_shutdown+0x36>
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	7d1b      	ldrb	r3, [r3, #20]
 800c34e:	2b07      	cmp	r3, #7
 800c350:	d15e      	bne.n	800c410 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c356:	2b00      	cmp	r3, #0
 800c358:	d104      	bne.n	800c364 <tcp_close_shutdown+0x48>
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c35e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c362:	d055      	beq.n	800c410 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	8b5b      	ldrh	r3, [r3, #26]
 800c368:	f003 0310 	and.w	r3, r3, #16
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d106      	bne.n	800c37e <tcp_close_shutdown+0x62>
 800c370:	4b52      	ldr	r3, [pc, #328]	; (800c4bc <tcp_close_shutdown+0x1a0>)
 800c372:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800c376:	4954      	ldr	r1, [pc, #336]	; (800c4c8 <tcp_close_shutdown+0x1ac>)
 800c378:	4852      	ldr	r0, [pc, #328]	; (800c4c4 <tcp_close_shutdown+0x1a8>)
 800c37a:	f008 fcd7 	bl	8014d2c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800c386:	687d      	ldr	r5, [r7, #4]
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	3304      	adds	r3, #4
 800c38c:	687a      	ldr	r2, [r7, #4]
 800c38e:	8ad2      	ldrh	r2, [r2, #22]
 800c390:	6879      	ldr	r1, [r7, #4]
 800c392:	8b09      	ldrh	r1, [r1, #24]
 800c394:	9102      	str	r1, [sp, #8]
 800c396:	9201      	str	r2, [sp, #4]
 800c398:	9300      	str	r3, [sp, #0]
 800c39a:	462b      	mov	r3, r5
 800c39c:	4622      	mov	r2, r4
 800c39e:	4601      	mov	r1, r0
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f005 fcf7 	bl	8011d94 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f001 fad4 	bl	800d954 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800c3ac:	4b47      	ldr	r3, [pc, #284]	; (800c4cc <tcp_close_shutdown+0x1b0>)
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	687a      	ldr	r2, [r7, #4]
 800c3b2:	429a      	cmp	r2, r3
 800c3b4:	d105      	bne.n	800c3c2 <tcp_close_shutdown+0xa6>
 800c3b6:	4b45      	ldr	r3, [pc, #276]	; (800c4cc <tcp_close_shutdown+0x1b0>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	68db      	ldr	r3, [r3, #12]
 800c3bc:	4a43      	ldr	r2, [pc, #268]	; (800c4cc <tcp_close_shutdown+0x1b0>)
 800c3be:	6013      	str	r3, [r2, #0]
 800c3c0:	e013      	b.n	800c3ea <tcp_close_shutdown+0xce>
 800c3c2:	4b42      	ldr	r3, [pc, #264]	; (800c4cc <tcp_close_shutdown+0x1b0>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	60fb      	str	r3, [r7, #12]
 800c3c8:	e00c      	b.n	800c3e4 <tcp_close_shutdown+0xc8>
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	68db      	ldr	r3, [r3, #12]
 800c3ce:	687a      	ldr	r2, [r7, #4]
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	d104      	bne.n	800c3de <tcp_close_shutdown+0xc2>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	68da      	ldr	r2, [r3, #12]
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	60da      	str	r2, [r3, #12]
 800c3dc:	e005      	b.n	800c3ea <tcp_close_shutdown+0xce>
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	68db      	ldr	r3, [r3, #12]
 800c3e2:	60fb      	str	r3, [r7, #12]
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d1ef      	bne.n	800c3ca <tcp_close_shutdown+0xae>
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	60da      	str	r2, [r3, #12]
 800c3f0:	4b37      	ldr	r3, [pc, #220]	; (800c4d0 <tcp_close_shutdown+0x1b4>)
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800c3f6:	4b37      	ldr	r3, [pc, #220]	; (800c4d4 <tcp_close_shutdown+0x1b8>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	687a      	ldr	r2, [r7, #4]
 800c3fc:	429a      	cmp	r2, r3
 800c3fe:	d102      	bne.n	800c406 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800c400:	f003 ff68 	bl	80102d4 <tcp_trigger_input_pcb_close>
 800c404:	e002      	b.n	800c40c <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f7ff fed6 	bl	800c1b8 <tcp_free>
      }
      return ERR_OK;
 800c40c:	2300      	movs	r3, #0
 800c40e:	e050      	b.n	800c4b2 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	7d1b      	ldrb	r3, [r3, #20]
 800c414:	2b02      	cmp	r3, #2
 800c416:	d03b      	beq.n	800c490 <tcp_close_shutdown+0x174>
 800c418:	2b02      	cmp	r3, #2
 800c41a:	dc44      	bgt.n	800c4a6 <tcp_close_shutdown+0x18a>
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d002      	beq.n	800c426 <tcp_close_shutdown+0x10a>
 800c420:	2b01      	cmp	r3, #1
 800c422:	d02a      	beq.n	800c47a <tcp_close_shutdown+0x15e>
 800c424:	e03f      	b.n	800c4a6 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	8adb      	ldrh	r3, [r3, #22]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d021      	beq.n	800c472 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c42e:	4b2a      	ldr	r3, [pc, #168]	; (800c4d8 <tcp_close_shutdown+0x1bc>)
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	687a      	ldr	r2, [r7, #4]
 800c434:	429a      	cmp	r2, r3
 800c436:	d105      	bne.n	800c444 <tcp_close_shutdown+0x128>
 800c438:	4b27      	ldr	r3, [pc, #156]	; (800c4d8 <tcp_close_shutdown+0x1bc>)
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	68db      	ldr	r3, [r3, #12]
 800c43e:	4a26      	ldr	r2, [pc, #152]	; (800c4d8 <tcp_close_shutdown+0x1bc>)
 800c440:	6013      	str	r3, [r2, #0]
 800c442:	e013      	b.n	800c46c <tcp_close_shutdown+0x150>
 800c444:	4b24      	ldr	r3, [pc, #144]	; (800c4d8 <tcp_close_shutdown+0x1bc>)
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	60bb      	str	r3, [r7, #8]
 800c44a:	e00c      	b.n	800c466 <tcp_close_shutdown+0x14a>
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	68db      	ldr	r3, [r3, #12]
 800c450:	687a      	ldr	r2, [r7, #4]
 800c452:	429a      	cmp	r2, r3
 800c454:	d104      	bne.n	800c460 <tcp_close_shutdown+0x144>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	68da      	ldr	r2, [r3, #12]
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	60da      	str	r2, [r3, #12]
 800c45e:	e005      	b.n	800c46c <tcp_close_shutdown+0x150>
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	68db      	ldr	r3, [r3, #12]
 800c464:	60bb      	str	r3, [r7, #8]
 800c466:	68bb      	ldr	r3, [r7, #8]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d1ef      	bne.n	800c44c <tcp_close_shutdown+0x130>
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2200      	movs	r2, #0
 800c470:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f7ff fea0 	bl	800c1b8 <tcp_free>
      break;
 800c478:	e01a      	b.n	800c4b0 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f7ff ff14 	bl	800c2a8 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800c480:	6879      	ldr	r1, [r7, #4]
 800c482:	4816      	ldr	r0, [pc, #88]	; (800c4dc <tcp_close_shutdown+0x1c0>)
 800c484:	f001 fab6 	bl	800d9f4 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f7ff feb1 	bl	800c1f0 <tcp_free_listen>
      break;
 800c48e:	e00f      	b.n	800c4b0 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c490:	6879      	ldr	r1, [r7, #4]
 800c492:	480e      	ldr	r0, [pc, #56]	; (800c4cc <tcp_close_shutdown+0x1b0>)
 800c494:	f001 faae 	bl	800d9f4 <tcp_pcb_remove>
 800c498:	4b0d      	ldr	r3, [pc, #52]	; (800c4d0 <tcp_close_shutdown+0x1b4>)
 800c49a:	2201      	movs	r2, #1
 800c49c:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800c49e:	6878      	ldr	r0, [r7, #4]
 800c4a0:	f7ff fe8a 	bl	800c1b8 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800c4a4:	e004      	b.n	800c4b0 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	f000 f81a 	bl	800c4e0 <tcp_close_shutdown_fin>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	e000      	b.n	800c4b2 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800c4b0:	2300      	movs	r3, #0
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	3710      	adds	r7, #16
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bdb0      	pop	{r4, r5, r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	08016a2c 	.word	0x08016a2c
 800c4c0:	08016b00 	.word	0x08016b00
 800c4c4:	08016a70 	.word	0x08016a70
 800c4c8:	08016b20 	.word	0x08016b20
 800c4cc:	20019c74 	.word	0x20019c74
 800c4d0:	20019c70 	.word	0x20019c70
 800c4d4:	20019c88 	.word	0x20019c88
 800c4d8:	20019c80 	.word	0x20019c80
 800c4dc:	20019c7c 	.word	0x20019c7c

0800c4e0 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d106      	bne.n	800c4fc <tcp_close_shutdown_fin+0x1c>
 800c4ee:	4b2e      	ldr	r3, [pc, #184]	; (800c5a8 <tcp_close_shutdown_fin+0xc8>)
 800c4f0:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800c4f4:	492d      	ldr	r1, [pc, #180]	; (800c5ac <tcp_close_shutdown_fin+0xcc>)
 800c4f6:	482e      	ldr	r0, [pc, #184]	; (800c5b0 <tcp_close_shutdown_fin+0xd0>)
 800c4f8:	f008 fc18 	bl	8014d2c <iprintf>

  switch (pcb->state) {
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	7d1b      	ldrb	r3, [r3, #20]
 800c500:	2b07      	cmp	r3, #7
 800c502:	d020      	beq.n	800c546 <tcp_close_shutdown_fin+0x66>
 800c504:	2b07      	cmp	r3, #7
 800c506:	dc2b      	bgt.n	800c560 <tcp_close_shutdown_fin+0x80>
 800c508:	2b03      	cmp	r3, #3
 800c50a:	d002      	beq.n	800c512 <tcp_close_shutdown_fin+0x32>
 800c50c:	2b04      	cmp	r3, #4
 800c50e:	d00d      	beq.n	800c52c <tcp_close_shutdown_fin+0x4c>
 800c510:	e026      	b.n	800c560 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f004 fd4c 	bl	8010fb0 <tcp_send_fin>
 800c518:	4603      	mov	r3, r0
 800c51a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c51c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d11f      	bne.n	800c564 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2205      	movs	r2, #5
 800c528:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c52a:	e01b      	b.n	800c564 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f004 fd3f 	bl	8010fb0 <tcp_send_fin>
 800c532:	4603      	mov	r3, r0
 800c534:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d114      	bne.n	800c568 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2205      	movs	r2, #5
 800c542:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c544:	e010      	b.n	800c568 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800c546:	6878      	ldr	r0, [r7, #4]
 800c548:	f004 fd32 	bl	8010fb0 <tcp_send_fin>
 800c54c:	4603      	mov	r3, r0
 800c54e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d109      	bne.n	800c56c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2209      	movs	r2, #9
 800c55c:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c55e:	e005      	b.n	800c56c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800c560:	2300      	movs	r3, #0
 800c562:	e01c      	b.n	800c59e <tcp_close_shutdown_fin+0xbe>
      break;
 800c564:	bf00      	nop
 800c566:	e002      	b.n	800c56e <tcp_close_shutdown_fin+0x8e>
      break;
 800c568:	bf00      	nop
 800c56a:	e000      	b.n	800c56e <tcp_close_shutdown_fin+0x8e>
      break;
 800c56c:	bf00      	nop
  }

  if (err == ERR_OK) {
 800c56e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d103      	bne.n	800c57e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f004 fe58 	bl	801122c <tcp_output>
 800c57c:	e00d      	b.n	800c59a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800c57e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c582:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c586:	d108      	bne.n	800c59a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	8b5b      	ldrh	r3, [r3, #26]
 800c58c:	f043 0308 	orr.w	r3, r3, #8
 800c590:	b29a      	uxth	r2, r3
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800c596:	2300      	movs	r3, #0
 800c598:	e001      	b.n	800c59e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800c59a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3710      	adds	r7, #16
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}
 800c5a6:	bf00      	nop
 800c5a8:	08016a2c 	.word	0x08016a2c
 800c5ac:	08016adc 	.word	0x08016adc
 800c5b0:	08016a70 	.word	0x08016a70

0800c5b4 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b082      	sub	sp, #8
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d109      	bne.n	800c5d6 <tcp_close+0x22>
 800c5c2:	4b0f      	ldr	r3, [pc, #60]	; (800c600 <tcp_close+0x4c>)
 800c5c4:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800c5c8:	490e      	ldr	r1, [pc, #56]	; (800c604 <tcp_close+0x50>)
 800c5ca:	480f      	ldr	r0, [pc, #60]	; (800c608 <tcp_close+0x54>)
 800c5cc:	f008 fbae 	bl	8014d2c <iprintf>
 800c5d0:	f06f 030f 	mvn.w	r3, #15
 800c5d4:	e00f      	b.n	800c5f6 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	7d1b      	ldrb	r3, [r3, #20]
 800c5da:	2b01      	cmp	r3, #1
 800c5dc:	d006      	beq.n	800c5ec <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	8b5b      	ldrh	r3, [r3, #26]
 800c5e2:	f043 0310 	orr.w	r3, r3, #16
 800c5e6:	b29a      	uxth	r2, r3
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800c5ec:	2101      	movs	r1, #1
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f7ff fe94 	bl	800c31c <tcp_close_shutdown>
 800c5f4:	4603      	mov	r3, r0
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3708      	adds	r7, #8
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	08016a2c 	.word	0x08016a2c
 800c604:	08016b3c 	.word	0x08016b3c
 800c608:	08016a70 	.word	0x08016a70

0800c60c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b08e      	sub	sp, #56	; 0x38
 800c610:	af04      	add	r7, sp, #16
 800c612:	6078      	str	r0, [r7, #4]
 800c614:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d107      	bne.n	800c62c <tcp_abandon+0x20>
 800c61c:	4b52      	ldr	r3, [pc, #328]	; (800c768 <tcp_abandon+0x15c>)
 800c61e:	f240 223d 	movw	r2, #573	; 0x23d
 800c622:	4952      	ldr	r1, [pc, #328]	; (800c76c <tcp_abandon+0x160>)
 800c624:	4852      	ldr	r0, [pc, #328]	; (800c770 <tcp_abandon+0x164>)
 800c626:	f008 fb81 	bl	8014d2c <iprintf>
 800c62a:	e099      	b.n	800c760 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	7d1b      	ldrb	r3, [r3, #20]
 800c630:	2b01      	cmp	r3, #1
 800c632:	d106      	bne.n	800c642 <tcp_abandon+0x36>
 800c634:	4b4c      	ldr	r3, [pc, #304]	; (800c768 <tcp_abandon+0x15c>)
 800c636:	f44f 7210 	mov.w	r2, #576	; 0x240
 800c63a:	494e      	ldr	r1, [pc, #312]	; (800c774 <tcp_abandon+0x168>)
 800c63c:	484c      	ldr	r0, [pc, #304]	; (800c770 <tcp_abandon+0x164>)
 800c63e:	f008 fb75 	bl	8014d2c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	7d1b      	ldrb	r3, [r3, #20]
 800c646:	2b0a      	cmp	r3, #10
 800c648:	d107      	bne.n	800c65a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800c64a:	6879      	ldr	r1, [r7, #4]
 800c64c:	484a      	ldr	r0, [pc, #296]	; (800c778 <tcp_abandon+0x16c>)
 800c64e:	f001 f9d1 	bl	800d9f4 <tcp_pcb_remove>
    tcp_free(pcb);
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f7ff fdb0 	bl	800c1b8 <tcp_free>
 800c658:	e082      	b.n	800c760 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800c65a:	2300      	movs	r3, #0
 800c65c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800c65e:	2300      	movs	r3, #0
 800c660:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c666:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c66c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c674:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	691b      	ldr	r3, [r3, #16]
 800c67a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	7d1b      	ldrb	r3, [r3, #20]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d126      	bne.n	800c6d2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	8adb      	ldrh	r3, [r3, #22]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d02e      	beq.n	800c6ea <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c68c:	4b3b      	ldr	r3, [pc, #236]	; (800c77c <tcp_abandon+0x170>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	687a      	ldr	r2, [r7, #4]
 800c692:	429a      	cmp	r2, r3
 800c694:	d105      	bne.n	800c6a2 <tcp_abandon+0x96>
 800c696:	4b39      	ldr	r3, [pc, #228]	; (800c77c <tcp_abandon+0x170>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	68db      	ldr	r3, [r3, #12]
 800c69c:	4a37      	ldr	r2, [pc, #220]	; (800c77c <tcp_abandon+0x170>)
 800c69e:	6013      	str	r3, [r2, #0]
 800c6a0:	e013      	b.n	800c6ca <tcp_abandon+0xbe>
 800c6a2:	4b36      	ldr	r3, [pc, #216]	; (800c77c <tcp_abandon+0x170>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	61fb      	str	r3, [r7, #28]
 800c6a8:	e00c      	b.n	800c6c4 <tcp_abandon+0xb8>
 800c6aa:	69fb      	ldr	r3, [r7, #28]
 800c6ac:	68db      	ldr	r3, [r3, #12]
 800c6ae:	687a      	ldr	r2, [r7, #4]
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d104      	bne.n	800c6be <tcp_abandon+0xb2>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	68da      	ldr	r2, [r3, #12]
 800c6b8:	69fb      	ldr	r3, [r7, #28]
 800c6ba:	60da      	str	r2, [r3, #12]
 800c6bc:	e005      	b.n	800c6ca <tcp_abandon+0xbe>
 800c6be:	69fb      	ldr	r3, [r7, #28]
 800c6c0:	68db      	ldr	r3, [r3, #12]
 800c6c2:	61fb      	str	r3, [r7, #28]
 800c6c4:	69fb      	ldr	r3, [r7, #28]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d1ef      	bne.n	800c6aa <tcp_abandon+0x9e>
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	60da      	str	r2, [r3, #12]
 800c6d0:	e00b      	b.n	800c6ea <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	8adb      	ldrh	r3, [r3, #22]
 800c6da:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c6dc:	6879      	ldr	r1, [r7, #4]
 800c6de:	4828      	ldr	r0, [pc, #160]	; (800c780 <tcp_abandon+0x174>)
 800c6e0:	f001 f988 	bl	800d9f4 <tcp_pcb_remove>
 800c6e4:	4b27      	ldr	r3, [pc, #156]	; (800c784 <tcp_abandon+0x178>)
 800c6e6:	2201      	movs	r2, #1
 800c6e8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d004      	beq.n	800c6fc <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f000 fe7a 	bl	800d3f0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c700:	2b00      	cmp	r3, #0
 800c702:	d004      	beq.n	800c70e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c708:	4618      	mov	r0, r3
 800c70a:	f000 fe71 	bl	800d3f0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c712:	2b00      	cmp	r3, #0
 800c714:	d004      	beq.n	800c720 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c71a:	4618      	mov	r0, r3
 800c71c:	f000 fe68 	bl	800d3f0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800c720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c722:	2b00      	cmp	r3, #0
 800c724:	d00e      	beq.n	800c744 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800c726:	6879      	ldr	r1, [r7, #4]
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	3304      	adds	r3, #4
 800c72c:	687a      	ldr	r2, [r7, #4]
 800c72e:	8b12      	ldrh	r2, [r2, #24]
 800c730:	9202      	str	r2, [sp, #8]
 800c732:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800c734:	9201      	str	r2, [sp, #4]
 800c736:	9300      	str	r3, [sp, #0]
 800c738:	460b      	mov	r3, r1
 800c73a:	697a      	ldr	r2, [r7, #20]
 800c73c:	69b9      	ldr	r1, [r7, #24]
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f005 fb28 	bl	8011d94 <tcp_rst>
    }
    last_state = pcb->state;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	7d1b      	ldrb	r3, [r3, #20]
 800c748:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f7ff fd34 	bl	800c1b8 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800c750:	693b      	ldr	r3, [r7, #16]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d004      	beq.n	800c760 <tcp_abandon+0x154>
 800c756:	693b      	ldr	r3, [r7, #16]
 800c758:	f06f 010c 	mvn.w	r1, #12
 800c75c:	68f8      	ldr	r0, [r7, #12]
 800c75e:	4798      	blx	r3
  }
}
 800c760:	3728      	adds	r7, #40	; 0x28
 800c762:	46bd      	mov	sp, r7
 800c764:	bd80      	pop	{r7, pc}
 800c766:	bf00      	nop
 800c768:	08016a2c 	.word	0x08016a2c
 800c76c:	08016b70 	.word	0x08016b70
 800c770:	08016a70 	.word	0x08016a70
 800c774:	08016b8c 	.word	0x08016b8c
 800c778:	20019c84 	.word	0x20019c84
 800c77c:	20019c80 	.word	0x20019c80
 800c780:	20019c74 	.word	0x20019c74
 800c784:	20019c70 	.word	0x20019c70

0800c788 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b082      	sub	sp, #8
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800c790:	2101      	movs	r1, #1
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f7ff ff3a 	bl	800c60c <tcp_abandon>
}
 800c798:	bf00      	nop
 800c79a:	3708      	adds	r7, #8
 800c79c:	46bd      	mov	sp, r7
 800c79e:	bd80      	pop	{r7, pc}

0800c7a0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b084      	sub	sp, #16
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d106      	bne.n	800c7bc <tcp_update_rcv_ann_wnd+0x1c>
 800c7ae:	4b25      	ldr	r3, [pc, #148]	; (800c844 <tcp_update_rcv_ann_wnd+0xa4>)
 800c7b0:	f240 32a6 	movw	r2, #934	; 0x3a6
 800c7b4:	4924      	ldr	r1, [pc, #144]	; (800c848 <tcp_update_rcv_ann_wnd+0xa8>)
 800c7b6:	4825      	ldr	r0, [pc, #148]	; (800c84c <tcp_update_rcv_ann_wnd+0xac>)
 800c7b8:	f008 fab8 	bl	8014d2c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800c7c4:	4413      	add	r3, r2
 800c7c6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7cc:	687a      	ldr	r2, [r7, #4]
 800c7ce:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800c7d0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800c7d4:	bf28      	it	cs
 800c7d6:	f44f 6200 	movcs.w	r2, #2048	; 0x800
 800c7da:	b292      	uxth	r2, r2
 800c7dc:	4413      	add	r3, r2
 800c7de:	68fa      	ldr	r2, [r7, #12]
 800c7e0:	1ad3      	subs	r3, r2, r3
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	db08      	blt.n	800c7f8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7f2:	68fa      	ldr	r2, [r7, #12]
 800c7f4:	1ad3      	subs	r3, r2, r3
 800c7f6:	e020      	b.n	800c83a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	2b00      	cmp	r3, #0
 800c804:	dd03      	ble.n	800c80e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2200      	movs	r2, #0
 800c80a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c80c:	e014      	b.n	800c838 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c816:	1ad3      	subs	r3, r2, r3
 800c818:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c820:	d306      	bcc.n	800c830 <tcp_update_rcv_ann_wnd+0x90>
 800c822:	4b08      	ldr	r3, [pc, #32]	; (800c844 <tcp_update_rcv_ann_wnd+0xa4>)
 800c824:	f240 32b6 	movw	r2, #950	; 0x3b6
 800c828:	4909      	ldr	r1, [pc, #36]	; (800c850 <tcp_update_rcv_ann_wnd+0xb0>)
 800c82a:	4808      	ldr	r0, [pc, #32]	; (800c84c <tcp_update_rcv_ann_wnd+0xac>)
 800c82c:	f008 fa7e 	bl	8014d2c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	b29a      	uxth	r2, r3
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800c838:	2300      	movs	r3, #0
  }
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3710      	adds	r7, #16
 800c83e:	46bd      	mov	sp, r7
 800c840:	bd80      	pop	{r7, pc}
 800c842:	bf00      	nop
 800c844:	08016a2c 	.word	0x08016a2c
 800c848:	08016c88 	.word	0x08016c88
 800c84c:	08016a70 	.word	0x08016a70
 800c850:	08016cac 	.word	0x08016cac

0800c854 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b084      	sub	sp, #16
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
 800c85c:	460b      	mov	r3, r1
 800c85e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d107      	bne.n	800c876 <tcp_recved+0x22>
 800c866:	4b1f      	ldr	r3, [pc, #124]	; (800c8e4 <tcp_recved+0x90>)
 800c868:	f240 32cf 	movw	r2, #975	; 0x3cf
 800c86c:	491e      	ldr	r1, [pc, #120]	; (800c8e8 <tcp_recved+0x94>)
 800c86e:	481f      	ldr	r0, [pc, #124]	; (800c8ec <tcp_recved+0x98>)
 800c870:	f008 fa5c 	bl	8014d2c <iprintf>
 800c874:	e032      	b.n	800c8dc <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	7d1b      	ldrb	r3, [r3, #20]
 800c87a:	2b01      	cmp	r3, #1
 800c87c:	d106      	bne.n	800c88c <tcp_recved+0x38>
 800c87e:	4b19      	ldr	r3, [pc, #100]	; (800c8e4 <tcp_recved+0x90>)
 800c880:	f240 32d2 	movw	r2, #978	; 0x3d2
 800c884:	491a      	ldr	r1, [pc, #104]	; (800c8f0 <tcp_recved+0x9c>)
 800c886:	4819      	ldr	r0, [pc, #100]	; (800c8ec <tcp_recved+0x98>)
 800c888:	f008 fa50 	bl	8014d2c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c890:	887b      	ldrh	r3, [r7, #2]
 800c892:	4413      	add	r3, r2
 800c894:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800c896:	89fb      	ldrh	r3, [r7, #14]
 800c898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c89c:	d804      	bhi.n	800c8a8 <tcp_recved+0x54>
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c8a2:	89fa      	ldrh	r2, [r7, #14]
 800c8a4:	429a      	cmp	r2, r3
 800c8a6:	d204      	bcs.n	800c8b2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c8ae:	851a      	strh	r2, [r3, #40]	; 0x28
 800c8b0:	e002      	b.n	800c8b8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	89fa      	ldrh	r2, [r7, #14]
 800c8b6:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f7ff ff71 	bl	800c7a0 <tcp_update_rcv_ann_wnd>
 800c8be:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8c6:	d309      	bcc.n	800c8dc <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	8b5b      	ldrh	r3, [r3, #26]
 800c8cc:	f043 0302 	orr.w	r3, r3, #2
 800c8d0:	b29a      	uxth	r2, r3
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f004 fca8 	bl	801122c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800c8dc:	3710      	adds	r7, #16
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	bd80      	pop	{r7, pc}
 800c8e2:	bf00      	nop
 800c8e4:	08016a2c 	.word	0x08016a2c
 800c8e8:	08016cc8 	.word	0x08016cc8
 800c8ec:	08016a70 	.word	0x08016a70
 800c8f0:	08016ce0 	.word	0x08016ce0

0800c8f4 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	b083      	sub	sp, #12
 800c8f8:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800c8fe:	4b1e      	ldr	r3, [pc, #120]	; (800c978 <tcp_new_port+0x84>)
 800c900:	881b      	ldrh	r3, [r3, #0]
 800c902:	3301      	adds	r3, #1
 800c904:	b29a      	uxth	r2, r3
 800c906:	4b1c      	ldr	r3, [pc, #112]	; (800c978 <tcp_new_port+0x84>)
 800c908:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800c90a:	4b1b      	ldr	r3, [pc, #108]	; (800c978 <tcp_new_port+0x84>)
 800c90c:	881b      	ldrh	r3, [r3, #0]
 800c90e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c912:	4293      	cmp	r3, r2
 800c914:	d103      	bne.n	800c91e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800c916:	4b18      	ldr	r3, [pc, #96]	; (800c978 <tcp_new_port+0x84>)
 800c918:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800c91c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800c91e:	2300      	movs	r3, #0
 800c920:	71fb      	strb	r3, [r7, #7]
 800c922:	e01e      	b.n	800c962 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c924:	79fb      	ldrb	r3, [r7, #7]
 800c926:	4a15      	ldr	r2, [pc, #84]	; (800c97c <tcp_new_port+0x88>)
 800c928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	603b      	str	r3, [r7, #0]
 800c930:	e011      	b.n	800c956 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	8ada      	ldrh	r2, [r3, #22]
 800c936:	4b10      	ldr	r3, [pc, #64]	; (800c978 <tcp_new_port+0x84>)
 800c938:	881b      	ldrh	r3, [r3, #0]
 800c93a:	429a      	cmp	r2, r3
 800c93c:	d108      	bne.n	800c950 <tcp_new_port+0x5c>
        n++;
 800c93e:	88bb      	ldrh	r3, [r7, #4]
 800c940:	3301      	adds	r3, #1
 800c942:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800c944:	88bb      	ldrh	r3, [r7, #4]
 800c946:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c94a:	d3d8      	bcc.n	800c8fe <tcp_new_port+0xa>
          return 0;
 800c94c:	2300      	movs	r3, #0
 800c94e:	e00d      	b.n	800c96c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c950:	683b      	ldr	r3, [r7, #0]
 800c952:	68db      	ldr	r3, [r3, #12]
 800c954:	603b      	str	r3, [r7, #0]
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d1ea      	bne.n	800c932 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800c95c:	79fb      	ldrb	r3, [r7, #7]
 800c95e:	3301      	adds	r3, #1
 800c960:	71fb      	strb	r3, [r7, #7]
 800c962:	79fb      	ldrb	r3, [r7, #7]
 800c964:	2b03      	cmp	r3, #3
 800c966:	d9dd      	bls.n	800c924 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800c968:	4b03      	ldr	r3, [pc, #12]	; (800c978 <tcp_new_port+0x84>)
 800c96a:	881b      	ldrh	r3, [r3, #0]
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	370c      	adds	r7, #12
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr
 800c978:	20000082 	.word	0x20000082
 800c97c:	08018a90 	.word	0x08018a90

0800c980 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b08a      	sub	sp, #40	; 0x28
 800c984:	af00      	add	r7, sp, #0
 800c986:	60f8      	str	r0, [r7, #12]
 800c988:	60b9      	str	r1, [r7, #8]
 800c98a:	603b      	str	r3, [r7, #0]
 800c98c:	4613      	mov	r3, r2
 800c98e:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 800c990:	2300      	movs	r3, #0
 800c992:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d109      	bne.n	800c9ae <tcp_connect+0x2e>
 800c99a:	4b7d      	ldr	r3, [pc, #500]	; (800cb90 <tcp_connect+0x210>)
 800c99c:	f240 4235 	movw	r2, #1077	; 0x435
 800c9a0:	497c      	ldr	r1, [pc, #496]	; (800cb94 <tcp_connect+0x214>)
 800c9a2:	487d      	ldr	r0, [pc, #500]	; (800cb98 <tcp_connect+0x218>)
 800c9a4:	f008 f9c2 	bl	8014d2c <iprintf>
 800c9a8:	f06f 030f 	mvn.w	r3, #15
 800c9ac:	e0ec      	b.n	800cb88 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d109      	bne.n	800c9c8 <tcp_connect+0x48>
 800c9b4:	4b76      	ldr	r3, [pc, #472]	; (800cb90 <tcp_connect+0x210>)
 800c9b6:	f240 4236 	movw	r2, #1078	; 0x436
 800c9ba:	4978      	ldr	r1, [pc, #480]	; (800cb9c <tcp_connect+0x21c>)
 800c9bc:	4876      	ldr	r0, [pc, #472]	; (800cb98 <tcp_connect+0x218>)
 800c9be:	f008 f9b5 	bl	8014d2c <iprintf>
 800c9c2:	f06f 030f 	mvn.w	r3, #15
 800c9c6:	e0df      	b.n	800cb88 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	7d1b      	ldrb	r3, [r3, #20]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d009      	beq.n	800c9e4 <tcp_connect+0x64>
 800c9d0:	4b6f      	ldr	r3, [pc, #444]	; (800cb90 <tcp_connect+0x210>)
 800c9d2:	f44f 6287 	mov.w	r2, #1080	; 0x438
 800c9d6:	4972      	ldr	r1, [pc, #456]	; (800cba0 <tcp_connect+0x220>)
 800c9d8:	486f      	ldr	r0, [pc, #444]	; (800cb98 <tcp_connect+0x218>)
 800c9da:	f008 f9a7 	bl	8014d2c <iprintf>
 800c9de:	f06f 0309 	mvn.w	r3, #9
 800c9e2:	e0d1      	b.n	800cb88 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800c9e4:	68bb      	ldr	r3, [r7, #8]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d002      	beq.n	800c9f0 <tcp_connect+0x70>
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	e000      	b.n	800c9f2 <tcp_connect+0x72>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	68fa      	ldr	r2, [r7, #12]
 800c9f4:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	88fa      	ldrh	r2, [r7, #6]
 800c9fa:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	7a1b      	ldrb	r3, [r3, #8]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d006      	beq.n	800ca12 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	7a1b      	ldrb	r3, [r3, #8]
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f7fe fd43 	bl	800b494 <netif_get_by_index>
 800ca0e:	6278      	str	r0, [r7, #36]	; 0x24
 800ca10:	e005      	b.n	800ca1e <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	3304      	adds	r3, #4
 800ca16:	4618      	mov	r0, r3
 800ca18:	f006 ff5a 	bl	80138d0 <ip4_route>
 800ca1c:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 800ca1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d102      	bne.n	800ca2a <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 800ca24:	f06f 0303 	mvn.w	r3, #3
 800ca28:	e0ae      	b.n	800cb88 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d003      	beq.n	800ca38 <tcp_connect+0xb8>
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d111      	bne.n	800ca5c <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 800ca38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d002      	beq.n	800ca44 <tcp_connect+0xc4>
 800ca3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca40:	3304      	adds	r3, #4
 800ca42:	e000      	b.n	800ca46 <tcp_connect+0xc6>
 800ca44:	2300      	movs	r3, #0
 800ca46:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 800ca48:	69fb      	ldr	r3, [r7, #28]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d102      	bne.n	800ca54 <tcp_connect+0xd4>
      return ERR_RTE;
 800ca4e:	f06f 0303 	mvn.w	r3, #3
 800ca52:	e099      	b.n	800cb88 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800ca54:	69fb      	ldr	r3, [r7, #28]
 800ca56:	681a      	ldr	r2, [r3, #0]
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	8adb      	ldrh	r3, [r3, #22]
 800ca60:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	8adb      	ldrh	r3, [r3, #22]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d10c      	bne.n	800ca84 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 800ca6a:	f7ff ff43 	bl	800c8f4 <tcp_new_port>
 800ca6e:	4603      	mov	r3, r0
 800ca70:	461a      	mov	r2, r3
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	8adb      	ldrh	r3, [r3, #22]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d102      	bne.n	800ca84 <tcp_connect+0x104>
      return ERR_BUF;
 800ca7e:	f06f 0301 	mvn.w	r3, #1
 800ca82:	e081      	b.n	800cb88 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 800ca84:	68f8      	ldr	r0, [r7, #12]
 800ca86:	f001 f849 	bl	800db1c <tcp_next_iss>
 800ca8a:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	697a      	ldr	r2, [r7, #20]
 800ca96:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	1e5a      	subs	r2, r3, #1
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 800caa0:	697b      	ldr	r3, [r7, #20]
 800caa2:	1e5a      	subs	r2, r3, #1
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	1e5a      	subs	r2, r3, #1
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cab6:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cace:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	f44f 7206 	mov.w	r2, #536	; 0x218
 800cad8:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	3304      	adds	r3, #4
 800cae2:	461a      	mov	r2, r3
 800cae4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cae6:	f001 f83f 	bl	800db68 <tcp_eff_send_mss_netif>
 800caea:	4603      	mov	r3, r0
 800caec:	461a      	mov	r2, r3
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	2201      	movs	r2, #1
 800caf6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	683a      	ldr	r2, [r7, #0]
 800cafe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800cb02:	2102      	movs	r1, #2
 800cb04:	68f8      	ldr	r0, [r7, #12]
 800cb06:	f004 faa3 	bl	8011050 <tcp_enqueue_flags>
 800cb0a:	4603      	mov	r3, r0
 800cb0c:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 800cb0e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d136      	bne.n	800cb84 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	2202      	movs	r2, #2
 800cb1a:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 800cb1c:	8b7b      	ldrh	r3, [r7, #26]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d021      	beq.n	800cb66 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800cb22:	4b20      	ldr	r3, [pc, #128]	; (800cba4 <tcp_connect+0x224>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	68fa      	ldr	r2, [r7, #12]
 800cb28:	429a      	cmp	r2, r3
 800cb2a:	d105      	bne.n	800cb38 <tcp_connect+0x1b8>
 800cb2c:	4b1d      	ldr	r3, [pc, #116]	; (800cba4 <tcp_connect+0x224>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	68db      	ldr	r3, [r3, #12]
 800cb32:	4a1c      	ldr	r2, [pc, #112]	; (800cba4 <tcp_connect+0x224>)
 800cb34:	6013      	str	r3, [r2, #0]
 800cb36:	e013      	b.n	800cb60 <tcp_connect+0x1e0>
 800cb38:	4b1a      	ldr	r3, [pc, #104]	; (800cba4 <tcp_connect+0x224>)
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	623b      	str	r3, [r7, #32]
 800cb3e:	e00c      	b.n	800cb5a <tcp_connect+0x1da>
 800cb40:	6a3b      	ldr	r3, [r7, #32]
 800cb42:	68db      	ldr	r3, [r3, #12]
 800cb44:	68fa      	ldr	r2, [r7, #12]
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d104      	bne.n	800cb54 <tcp_connect+0x1d4>
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	68da      	ldr	r2, [r3, #12]
 800cb4e:	6a3b      	ldr	r3, [r7, #32]
 800cb50:	60da      	str	r2, [r3, #12]
 800cb52:	e005      	b.n	800cb60 <tcp_connect+0x1e0>
 800cb54:	6a3b      	ldr	r3, [r7, #32]
 800cb56:	68db      	ldr	r3, [r3, #12]
 800cb58:	623b      	str	r3, [r7, #32]
 800cb5a:	6a3b      	ldr	r3, [r7, #32]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d1ef      	bne.n	800cb40 <tcp_connect+0x1c0>
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	2200      	movs	r2, #0
 800cb64:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 800cb66:	4b10      	ldr	r3, [pc, #64]	; (800cba8 <tcp_connect+0x228>)
 800cb68:	681a      	ldr	r2, [r3, #0]
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	60da      	str	r2, [r3, #12]
 800cb6e:	4a0e      	ldr	r2, [pc, #56]	; (800cba8 <tcp_connect+0x228>)
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	6013      	str	r3, [r2, #0]
 800cb74:	f005 face 	bl	8012114 <tcp_timer_needed>
 800cb78:	4b0c      	ldr	r3, [pc, #48]	; (800cbac <tcp_connect+0x22c>)
 800cb7a:	2201      	movs	r2, #1
 800cb7c:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 800cb7e:	68f8      	ldr	r0, [r7, #12]
 800cb80:	f004 fb54 	bl	801122c <tcp_output>
  }
  return ret;
 800cb84:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3728      	adds	r7, #40	; 0x28
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}
 800cb90:	08016a2c 	.word	0x08016a2c
 800cb94:	08016d08 	.word	0x08016d08
 800cb98:	08016a70 	.word	0x08016a70
 800cb9c:	08016d24 	.word	0x08016d24
 800cba0:	08016d40 	.word	0x08016d40
 800cba4:	20019c80 	.word	0x20019c80
 800cba8:	20019c74 	.word	0x20019c74
 800cbac:	20019c70 	.word	0x20019c70

0800cbb0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800cbb0:	b5b0      	push	{r4, r5, r7, lr}
 800cbb2:	b090      	sub	sp, #64	; 0x40
 800cbb4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800cbbc:	4b94      	ldr	r3, [pc, #592]	; (800ce10 <tcp_slowtmr+0x260>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	3301      	adds	r3, #1
 800cbc2:	4a93      	ldr	r2, [pc, #588]	; (800ce10 <tcp_slowtmr+0x260>)
 800cbc4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800cbc6:	4b93      	ldr	r3, [pc, #588]	; (800ce14 <tcp_slowtmr+0x264>)
 800cbc8:	781b      	ldrb	r3, [r3, #0]
 800cbca:	3301      	adds	r3, #1
 800cbcc:	b2da      	uxtb	r2, r3
 800cbce:	4b91      	ldr	r3, [pc, #580]	; (800ce14 <tcp_slowtmr+0x264>)
 800cbd0:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800cbd6:	4b90      	ldr	r3, [pc, #576]	; (800ce18 <tcp_slowtmr+0x268>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800cbdc:	e29f      	b.n	800d11e <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800cbde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbe0:	7d1b      	ldrb	r3, [r3, #20]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d106      	bne.n	800cbf4 <tcp_slowtmr+0x44>
 800cbe6:	4b8d      	ldr	r3, [pc, #564]	; (800ce1c <tcp_slowtmr+0x26c>)
 800cbe8:	f240 42be 	movw	r2, #1214	; 0x4be
 800cbec:	498c      	ldr	r1, [pc, #560]	; (800ce20 <tcp_slowtmr+0x270>)
 800cbee:	488d      	ldr	r0, [pc, #564]	; (800ce24 <tcp_slowtmr+0x274>)
 800cbf0:	f008 f89c 	bl	8014d2c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800cbf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbf6:	7d1b      	ldrb	r3, [r3, #20]
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	d106      	bne.n	800cc0a <tcp_slowtmr+0x5a>
 800cbfc:	4b87      	ldr	r3, [pc, #540]	; (800ce1c <tcp_slowtmr+0x26c>)
 800cbfe:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800cc02:	4989      	ldr	r1, [pc, #548]	; (800ce28 <tcp_slowtmr+0x278>)
 800cc04:	4887      	ldr	r0, [pc, #540]	; (800ce24 <tcp_slowtmr+0x274>)
 800cc06:	f008 f891 	bl	8014d2c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800cc0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc0c:	7d1b      	ldrb	r3, [r3, #20]
 800cc0e:	2b0a      	cmp	r3, #10
 800cc10:	d106      	bne.n	800cc20 <tcp_slowtmr+0x70>
 800cc12:	4b82      	ldr	r3, [pc, #520]	; (800ce1c <tcp_slowtmr+0x26c>)
 800cc14:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800cc18:	4984      	ldr	r1, [pc, #528]	; (800ce2c <tcp_slowtmr+0x27c>)
 800cc1a:	4882      	ldr	r0, [pc, #520]	; (800ce24 <tcp_slowtmr+0x274>)
 800cc1c:	f008 f886 	bl	8014d2c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800cc20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc22:	7f9a      	ldrb	r2, [r3, #30]
 800cc24:	4b7b      	ldr	r3, [pc, #492]	; (800ce14 <tcp_slowtmr+0x264>)
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	429a      	cmp	r2, r3
 800cc2a:	d105      	bne.n	800cc38 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800cc2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc2e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800cc30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800cc36:	e272      	b.n	800d11e <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 800cc38:	4b76      	ldr	r3, [pc, #472]	; (800ce14 <tcp_slowtmr+0x264>)
 800cc3a:	781a      	ldrb	r2, [r3, #0]
 800cc3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc3e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800cc40:	2300      	movs	r3, #0
 800cc42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800cc46:	2300      	movs	r3, #0
 800cc48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800cc4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc4e:	7d1b      	ldrb	r3, [r3, #20]
 800cc50:	2b02      	cmp	r3, #2
 800cc52:	d10a      	bne.n	800cc6a <tcp_slowtmr+0xba>
 800cc54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cc5a:	2b05      	cmp	r3, #5
 800cc5c:	d905      	bls.n	800cc6a <tcp_slowtmr+0xba>
      ++pcb_remove;
 800cc5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc62:	3301      	adds	r3, #1
 800cc64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cc68:	e11e      	b.n	800cea8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800cc6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc6c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cc70:	2b0b      	cmp	r3, #11
 800cc72:	d905      	bls.n	800cc80 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800cc74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc78:	3301      	adds	r3, #1
 800cc7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cc7e:	e113      	b.n	800cea8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800cc80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc82:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d075      	beq.n	800cd76 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800cc8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d006      	beq.n	800cca0 <tcp_slowtmr+0xf0>
 800cc92:	4b62      	ldr	r3, [pc, #392]	; (800ce1c <tcp_slowtmr+0x26c>)
 800cc94:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800cc98:	4965      	ldr	r1, [pc, #404]	; (800ce30 <tcp_slowtmr+0x280>)
 800cc9a:	4862      	ldr	r0, [pc, #392]	; (800ce24 <tcp_slowtmr+0x274>)
 800cc9c:	f008 f846 	bl	8014d2c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800cca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cca2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d106      	bne.n	800ccb6 <tcp_slowtmr+0x106>
 800cca8:	4b5c      	ldr	r3, [pc, #368]	; (800ce1c <tcp_slowtmr+0x26c>)
 800ccaa:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800ccae:	4961      	ldr	r1, [pc, #388]	; (800ce34 <tcp_slowtmr+0x284>)
 800ccb0:	485c      	ldr	r0, [pc, #368]	; (800ce24 <tcp_slowtmr+0x274>)
 800ccb2:	f008 f83b 	bl	8014d2c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800ccb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccb8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800ccbc:	2b0b      	cmp	r3, #11
 800ccbe:	d905      	bls.n	800cccc <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800ccc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ccc4:	3301      	adds	r3, #1
 800ccc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ccca:	e0ed      	b.n	800cea8 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800cccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccce:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800ccd2:	3b01      	subs	r3, #1
 800ccd4:	4a58      	ldr	r2, [pc, #352]	; (800ce38 <tcp_slowtmr+0x288>)
 800ccd6:	5cd3      	ldrb	r3, [r2, r3]
 800ccd8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800ccda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccdc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800cce0:	7c7a      	ldrb	r2, [r7, #17]
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d907      	bls.n	800ccf6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800cce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cce8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800ccec:	3301      	adds	r3, #1
 800ccee:	b2da      	uxtb	r2, r3
 800ccf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccf2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800ccf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccf8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800ccfc:	7c7a      	ldrb	r2, [r7, #17]
 800ccfe:	429a      	cmp	r2, r3
 800cd00:	f200 80d2 	bhi.w	800cea8 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800cd04:	2301      	movs	r3, #1
 800cd06:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800cd08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd0a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d108      	bne.n	800cd24 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800cd12:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cd14:	f005 f930 	bl	8011f78 <tcp_zero_window_probe>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d014      	beq.n	800cd48 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800cd1e:	2300      	movs	r3, #0
 800cd20:	623b      	str	r3, [r7, #32]
 800cd22:	e011      	b.n	800cd48 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800cd24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cd2a:	4619      	mov	r1, r3
 800cd2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cd2e:	f003 fff7 	bl	8010d20 <tcp_split_unsent_seg>
 800cd32:	4603      	mov	r3, r0
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d107      	bne.n	800cd48 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800cd38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cd3a:	f004 fa77 	bl	801122c <tcp_output>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d101      	bne.n	800cd48 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800cd44:	2300      	movs	r3, #0
 800cd46:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800cd48:	6a3b      	ldr	r3, [r7, #32]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	f000 80ac 	beq.w	800cea8 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800cd50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd52:	2200      	movs	r2, #0
 800cd54:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800cd58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd5a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cd5e:	2b06      	cmp	r3, #6
 800cd60:	f200 80a2 	bhi.w	800cea8 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800cd64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd66:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	b2da      	uxtb	r2, r3
 800cd6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd70:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800cd74:	e098      	b.n	800cea8 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800cd76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd78:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	db0f      	blt.n	800cda0 <tcp_slowtmr+0x1f0>
 800cd80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd82:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800cd86:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d008      	beq.n	800cda0 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800cd8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd90:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800cd94:	b29b      	uxth	r3, r3
 800cd96:	3301      	adds	r3, #1
 800cd98:	b29b      	uxth	r3, r3
 800cd9a:	b21a      	sxth	r2, r3
 800cd9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd9e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800cda0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cda2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800cda6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cda8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800cdac:	429a      	cmp	r2, r3
 800cdae:	db7b      	blt.n	800cea8 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800cdb0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cdb2:	f004 fd2d 	bl	8011810 <tcp_rexmit_rto_prepare>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d007      	beq.n	800cdcc <tcp_slowtmr+0x21c>
 800cdbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d171      	bne.n	800cea8 <tcp_slowtmr+0x2f8>
 800cdc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d06d      	beq.n	800cea8 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800cdcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdce:	7d1b      	ldrb	r3, [r3, #20]
 800cdd0:	2b02      	cmp	r3, #2
 800cdd2:	d03a      	beq.n	800ce4a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800cdd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdd6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cdda:	2b0c      	cmp	r3, #12
 800cddc:	bf28      	it	cs
 800cdde:	230c      	movcs	r3, #12
 800cde0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800cde2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cde4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800cde8:	10db      	asrs	r3, r3, #3
 800cdea:	b21b      	sxth	r3, r3
 800cdec:	461a      	mov	r2, r3
 800cdee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdf0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800cdf4:	4413      	add	r3, r2
 800cdf6:	7efa      	ldrb	r2, [r7, #27]
 800cdf8:	4910      	ldr	r1, [pc, #64]	; (800ce3c <tcp_slowtmr+0x28c>)
 800cdfa:	5c8a      	ldrb	r2, [r1, r2]
 800cdfc:	4093      	lsls	r3, r2
 800cdfe:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800ce00:	697b      	ldr	r3, [r7, #20]
 800ce02:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800ce06:	4293      	cmp	r3, r2
 800ce08:	dc1a      	bgt.n	800ce40 <tcp_slowtmr+0x290>
 800ce0a:	697b      	ldr	r3, [r7, #20]
 800ce0c:	b21a      	sxth	r2, r3
 800ce0e:	e019      	b.n	800ce44 <tcp_slowtmr+0x294>
 800ce10:	20019c78 	.word	0x20019c78
 800ce14:	200001a6 	.word	0x200001a6
 800ce18:	20019c74 	.word	0x20019c74
 800ce1c:	08016a2c 	.word	0x08016a2c
 800ce20:	08016d70 	.word	0x08016d70
 800ce24:	08016a70 	.word	0x08016a70
 800ce28:	08016d9c 	.word	0x08016d9c
 800ce2c:	08016dc8 	.word	0x08016dc8
 800ce30:	08016df8 	.word	0x08016df8
 800ce34:	08016e2c 	.word	0x08016e2c
 800ce38:	08018a88 	.word	0x08018a88
 800ce3c:	08018a78 	.word	0x08018a78
 800ce40:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800ce44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce46:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800ce4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800ce50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce52:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800ce56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce58:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	bf28      	it	cs
 800ce60:	4613      	movcs	r3, r2
 800ce62:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800ce64:	8a7b      	ldrh	r3, [r7, #18]
 800ce66:	085b      	lsrs	r3, r3, #1
 800ce68:	b29a      	uxth	r2, r3
 800ce6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce6c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800ce70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce72:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800ce76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce78:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ce7a:	005b      	lsls	r3, r3, #1
 800ce7c:	b29b      	uxth	r3, r3
 800ce7e:	429a      	cmp	r2, r3
 800ce80:	d206      	bcs.n	800ce90 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800ce82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce84:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ce86:	005b      	lsls	r3, r3, #1
 800ce88:	b29a      	uxth	r2, r3
 800ce8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce8c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800ce90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce92:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800ce94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce96:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800ce9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800cea2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cea4:	f004 fd24 	bl	80118f0 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800cea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceaa:	7d1b      	ldrb	r3, [r3, #20]
 800ceac:	2b06      	cmp	r3, #6
 800ceae:	d111      	bne.n	800ced4 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800ceb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceb2:	8b5b      	ldrh	r3, [r3, #26]
 800ceb4:	f003 0310 	and.w	r3, r3, #16
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d00b      	beq.n	800ced4 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cebc:	4b9d      	ldr	r3, [pc, #628]	; (800d134 <tcp_slowtmr+0x584>)
 800cebe:	681a      	ldr	r2, [r3, #0]
 800cec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cec2:	6a1b      	ldr	r3, [r3, #32]
 800cec4:	1ad3      	subs	r3, r2, r3
 800cec6:	2b28      	cmp	r3, #40	; 0x28
 800cec8:	d904      	bls.n	800ced4 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800ceca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cece:	3301      	adds	r3, #1
 800ced0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800ced4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ced6:	7a5b      	ldrb	r3, [r3, #9]
 800ced8:	f003 0308 	and.w	r3, r3, #8
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d04c      	beq.n	800cf7a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800cee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cee2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800cee4:	2b04      	cmp	r3, #4
 800cee6:	d003      	beq.n	800cef0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800cee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceea:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800ceec:	2b07      	cmp	r3, #7
 800ceee:	d144      	bne.n	800cf7a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cef0:	4b90      	ldr	r3, [pc, #576]	; (800d134 <tcp_slowtmr+0x584>)
 800cef2:	681a      	ldr	r2, [r3, #0]
 800cef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cef6:	6a1b      	ldr	r3, [r3, #32]
 800cef8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800cefa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cefc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cf00:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800cf04:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800cf08:	498b      	ldr	r1, [pc, #556]	; (800d138 <tcp_slowtmr+0x588>)
 800cf0a:	fba1 1303 	umull	r1, r3, r1, r3
 800cf0e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d90a      	bls.n	800cf2a <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800cf14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf18:	3301      	adds	r3, #1
 800cf1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800cf1e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cf22:	3301      	adds	r3, #1
 800cf24:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cf28:	e027      	b.n	800cf7a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cf2a:	4b82      	ldr	r3, [pc, #520]	; (800d134 <tcp_slowtmr+0x584>)
 800cf2c:	681a      	ldr	r2, [r3, #0]
 800cf2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf30:	6a1b      	ldr	r3, [r3, #32]
 800cf32:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800cf34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf36:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800cf3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf3c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800cf40:	4618      	mov	r0, r3
 800cf42:	4b7e      	ldr	r3, [pc, #504]	; (800d13c <tcp_slowtmr+0x58c>)
 800cf44:	fb03 f300 	mul.w	r3, r3, r0
 800cf48:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800cf4a:	497b      	ldr	r1, [pc, #492]	; (800d138 <tcp_slowtmr+0x588>)
 800cf4c:	fba1 1303 	umull	r1, r3, r1, r3
 800cf50:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cf52:	429a      	cmp	r2, r3
 800cf54:	d911      	bls.n	800cf7a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800cf56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf58:	f004 ffce 	bl	8011ef8 <tcp_keepalive>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800cf62:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d107      	bne.n	800cf7a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800cf6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf6c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800cf70:	3301      	adds	r3, #1
 800cf72:	b2da      	uxtb	r2, r3
 800cf74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf76:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800cf7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d011      	beq.n	800cfa6 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800cf82:	4b6c      	ldr	r3, [pc, #432]	; (800d134 <tcp_slowtmr+0x584>)
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf88:	6a1b      	ldr	r3, [r3, #32]
 800cf8a:	1ad2      	subs	r2, r2, r3
 800cf8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf8e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800cf92:	4619      	mov	r1, r3
 800cf94:	460b      	mov	r3, r1
 800cf96:	005b      	lsls	r3, r3, #1
 800cf98:	440b      	add	r3, r1
 800cf9a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800cf9c:	429a      	cmp	r2, r3
 800cf9e:	d302      	bcc.n	800cfa6 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800cfa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cfa2:	f000 fe8b 	bl	800dcbc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800cfa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfa8:	7d1b      	ldrb	r3, [r3, #20]
 800cfaa:	2b03      	cmp	r3, #3
 800cfac:	d10b      	bne.n	800cfc6 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cfae:	4b61      	ldr	r3, [pc, #388]	; (800d134 <tcp_slowtmr+0x584>)
 800cfb0:	681a      	ldr	r2, [r3, #0]
 800cfb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb4:	6a1b      	ldr	r3, [r3, #32]
 800cfb6:	1ad3      	subs	r3, r2, r3
 800cfb8:	2b28      	cmp	r3, #40	; 0x28
 800cfba:	d904      	bls.n	800cfc6 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800cfbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfc0:	3301      	adds	r3, #1
 800cfc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800cfc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfc8:	7d1b      	ldrb	r3, [r3, #20]
 800cfca:	2b09      	cmp	r3, #9
 800cfcc:	d10b      	bne.n	800cfe6 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800cfce:	4b59      	ldr	r3, [pc, #356]	; (800d134 <tcp_slowtmr+0x584>)
 800cfd0:	681a      	ldr	r2, [r3, #0]
 800cfd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfd4:	6a1b      	ldr	r3, [r3, #32]
 800cfd6:	1ad3      	subs	r3, r2, r3
 800cfd8:	2bf0      	cmp	r3, #240	; 0xf0
 800cfda:	d904      	bls.n	800cfe6 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800cfdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfe0:	3301      	adds	r3, #1
 800cfe2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800cfe6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d060      	beq.n	800d0b0 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800cfee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cff4:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800cff6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cff8:	f000 fcac 	bl	800d954 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800cffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d010      	beq.n	800d024 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d002:	4b4f      	ldr	r3, [pc, #316]	; (800d140 <tcp_slowtmr+0x590>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d008:	429a      	cmp	r2, r3
 800d00a:	d106      	bne.n	800d01a <tcp_slowtmr+0x46a>
 800d00c:	4b4d      	ldr	r3, [pc, #308]	; (800d144 <tcp_slowtmr+0x594>)
 800d00e:	f240 526d 	movw	r2, #1389	; 0x56d
 800d012:	494d      	ldr	r1, [pc, #308]	; (800d148 <tcp_slowtmr+0x598>)
 800d014:	484d      	ldr	r0, [pc, #308]	; (800d14c <tcp_slowtmr+0x59c>)
 800d016:	f007 fe89 	bl	8014d2c <iprintf>
        prev->next = pcb->next;
 800d01a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d01c:	68da      	ldr	r2, [r3, #12]
 800d01e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d020:	60da      	str	r2, [r3, #12]
 800d022:	e00f      	b.n	800d044 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800d024:	4b46      	ldr	r3, [pc, #280]	; (800d140 <tcp_slowtmr+0x590>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d006      	beq.n	800d03c <tcp_slowtmr+0x48c>
 800d02e:	4b45      	ldr	r3, [pc, #276]	; (800d144 <tcp_slowtmr+0x594>)
 800d030:	f240 5271 	movw	r2, #1393	; 0x571
 800d034:	4946      	ldr	r1, [pc, #280]	; (800d150 <tcp_slowtmr+0x5a0>)
 800d036:	4845      	ldr	r0, [pc, #276]	; (800d14c <tcp_slowtmr+0x59c>)
 800d038:	f007 fe78 	bl	8014d2c <iprintf>
        tcp_active_pcbs = pcb->next;
 800d03c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d03e:	68db      	ldr	r3, [r3, #12]
 800d040:	4a3f      	ldr	r2, [pc, #252]	; (800d140 <tcp_slowtmr+0x590>)
 800d042:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800d044:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d013      	beq.n	800d074 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d04c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d04e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800d050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d052:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800d054:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800d056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d058:	3304      	adds	r3, #4
 800d05a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d05c:	8ad2      	ldrh	r2, [r2, #22]
 800d05e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d060:	8b09      	ldrh	r1, [r1, #24]
 800d062:	9102      	str	r1, [sp, #8]
 800d064:	9201      	str	r2, [sp, #4]
 800d066:	9300      	str	r3, [sp, #0]
 800d068:	462b      	mov	r3, r5
 800d06a:	4622      	mov	r2, r4
 800d06c:	4601      	mov	r1, r0
 800d06e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d070:	f004 fe90 	bl	8011d94 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800d074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d076:	691b      	ldr	r3, [r3, #16]
 800d078:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800d07a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d07c:	7d1b      	ldrb	r3, [r3, #20]
 800d07e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800d080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d082:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800d084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d086:	68db      	ldr	r3, [r3, #12]
 800d088:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800d08a:	6838      	ldr	r0, [r7, #0]
 800d08c:	f7ff f894 	bl	800c1b8 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800d090:	4b30      	ldr	r3, [pc, #192]	; (800d154 <tcp_slowtmr+0x5a4>)
 800d092:	2200      	movs	r2, #0
 800d094:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d004      	beq.n	800d0a6 <tcp_slowtmr+0x4f6>
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	f06f 010c 	mvn.w	r1, #12
 800d0a2:	68b8      	ldr	r0, [r7, #8]
 800d0a4:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800d0a6:	4b2b      	ldr	r3, [pc, #172]	; (800d154 <tcp_slowtmr+0x5a4>)
 800d0a8:	781b      	ldrb	r3, [r3, #0]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d037      	beq.n	800d11e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800d0ae:	e590      	b.n	800cbd2 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800d0b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0b2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800d0b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0b6:	68db      	ldr	r3, [r3, #12]
 800d0b8:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800d0ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0bc:	7f1b      	ldrb	r3, [r3, #28]
 800d0be:	3301      	adds	r3, #1
 800d0c0:	b2da      	uxtb	r2, r3
 800d0c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0c4:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d0c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0c8:	7f1a      	ldrb	r2, [r3, #28]
 800d0ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0cc:	7f5b      	ldrb	r3, [r3, #29]
 800d0ce:	429a      	cmp	r2, r3
 800d0d0:	d325      	bcc.n	800d11e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800d0d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800d0d8:	4b1e      	ldr	r3, [pc, #120]	; (800d154 <tcp_slowtmr+0x5a4>)
 800d0da:	2200      	movs	r2, #0
 800d0dc:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800d0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d00b      	beq.n	800d100 <tcp_slowtmr+0x550>
 800d0e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d0ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0f0:	6912      	ldr	r2, [r2, #16]
 800d0f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d0f4:	4610      	mov	r0, r2
 800d0f6:	4798      	blx	r3
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800d0fe:	e002      	b.n	800d106 <tcp_slowtmr+0x556>
 800d100:	2300      	movs	r3, #0
 800d102:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800d106:	4b13      	ldr	r3, [pc, #76]	; (800d154 <tcp_slowtmr+0x5a4>)
 800d108:	781b      	ldrb	r3, [r3, #0]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d000      	beq.n	800d110 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 800d10e:	e560      	b.n	800cbd2 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800d110:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800d114:	2b00      	cmp	r3, #0
 800d116:	d102      	bne.n	800d11e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800d118:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d11a:	f004 f887 	bl	801122c <tcp_output>
  while (pcb != NULL) {
 800d11e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d120:	2b00      	cmp	r3, #0
 800d122:	f47f ad5c 	bne.w	800cbde <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800d126:	2300      	movs	r3, #0
 800d128:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800d12a:	4b0b      	ldr	r3, [pc, #44]	; (800d158 <tcp_slowtmr+0x5a8>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800d130:	e067      	b.n	800d202 <tcp_slowtmr+0x652>
 800d132:	bf00      	nop
 800d134:	20019c78 	.word	0x20019c78
 800d138:	10624dd3 	.word	0x10624dd3
 800d13c:	000124f8 	.word	0x000124f8
 800d140:	20019c74 	.word	0x20019c74
 800d144:	08016a2c 	.word	0x08016a2c
 800d148:	08016e64 	.word	0x08016e64
 800d14c:	08016a70 	.word	0x08016a70
 800d150:	08016e90 	.word	0x08016e90
 800d154:	20019c70 	.word	0x20019c70
 800d158:	20019c84 	.word	0x20019c84
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d15c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d15e:	7d1b      	ldrb	r3, [r3, #20]
 800d160:	2b0a      	cmp	r3, #10
 800d162:	d006      	beq.n	800d172 <tcp_slowtmr+0x5c2>
 800d164:	4b2b      	ldr	r3, [pc, #172]	; (800d214 <tcp_slowtmr+0x664>)
 800d166:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800d16a:	492b      	ldr	r1, [pc, #172]	; (800d218 <tcp_slowtmr+0x668>)
 800d16c:	482b      	ldr	r0, [pc, #172]	; (800d21c <tcp_slowtmr+0x66c>)
 800d16e:	f007 fddd 	bl	8014d2c <iprintf>
    pcb_remove = 0;
 800d172:	2300      	movs	r3, #0
 800d174:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d178:	4b29      	ldr	r3, [pc, #164]	; (800d220 <tcp_slowtmr+0x670>)
 800d17a:	681a      	ldr	r2, [r3, #0]
 800d17c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d17e:	6a1b      	ldr	r3, [r3, #32]
 800d180:	1ad3      	subs	r3, r2, r3
 800d182:	2bf0      	cmp	r3, #240	; 0xf0
 800d184:	d904      	bls.n	800d190 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800d186:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d18a:	3301      	adds	r3, #1
 800d18c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800d190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d194:	2b00      	cmp	r3, #0
 800d196:	d02f      	beq.n	800d1f8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800d198:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d19a:	f000 fbdb 	bl	800d954 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800d19e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d010      	beq.n	800d1c6 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800d1a4:	4b1f      	ldr	r3, [pc, #124]	; (800d224 <tcp_slowtmr+0x674>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d1aa:	429a      	cmp	r2, r3
 800d1ac:	d106      	bne.n	800d1bc <tcp_slowtmr+0x60c>
 800d1ae:	4b19      	ldr	r3, [pc, #100]	; (800d214 <tcp_slowtmr+0x664>)
 800d1b0:	f240 52af 	movw	r2, #1455	; 0x5af
 800d1b4:	491c      	ldr	r1, [pc, #112]	; (800d228 <tcp_slowtmr+0x678>)
 800d1b6:	4819      	ldr	r0, [pc, #100]	; (800d21c <tcp_slowtmr+0x66c>)
 800d1b8:	f007 fdb8 	bl	8014d2c <iprintf>
        prev->next = pcb->next;
 800d1bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1be:	68da      	ldr	r2, [r3, #12]
 800d1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1c2:	60da      	str	r2, [r3, #12]
 800d1c4:	e00f      	b.n	800d1e6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800d1c6:	4b17      	ldr	r3, [pc, #92]	; (800d224 <tcp_slowtmr+0x674>)
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d006      	beq.n	800d1de <tcp_slowtmr+0x62e>
 800d1d0:	4b10      	ldr	r3, [pc, #64]	; (800d214 <tcp_slowtmr+0x664>)
 800d1d2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800d1d6:	4915      	ldr	r1, [pc, #84]	; (800d22c <tcp_slowtmr+0x67c>)
 800d1d8:	4810      	ldr	r0, [pc, #64]	; (800d21c <tcp_slowtmr+0x66c>)
 800d1da:	f007 fda7 	bl	8014d2c <iprintf>
        tcp_tw_pcbs = pcb->next;
 800d1de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1e0:	68db      	ldr	r3, [r3, #12]
 800d1e2:	4a10      	ldr	r2, [pc, #64]	; (800d224 <tcp_slowtmr+0x674>)
 800d1e4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800d1e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1e8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800d1ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1ec:	68db      	ldr	r3, [r3, #12]
 800d1ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800d1f0:	69f8      	ldr	r0, [r7, #28]
 800d1f2:	f7fe ffe1 	bl	800c1b8 <tcp_free>
 800d1f6:	e004      	b.n	800d202 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800d1f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1fa:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800d1fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1fe:	68db      	ldr	r3, [r3, #12]
 800d200:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800d202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d204:	2b00      	cmp	r3, #0
 800d206:	d1a9      	bne.n	800d15c <tcp_slowtmr+0x5ac>
    }
  }
}
 800d208:	bf00      	nop
 800d20a:	bf00      	nop
 800d20c:	3730      	adds	r7, #48	; 0x30
 800d20e:	46bd      	mov	sp, r7
 800d210:	bdb0      	pop	{r4, r5, r7, pc}
 800d212:	bf00      	nop
 800d214:	08016a2c 	.word	0x08016a2c
 800d218:	08016ebc 	.word	0x08016ebc
 800d21c:	08016a70 	.word	0x08016a70
 800d220:	20019c78 	.word	0x20019c78
 800d224:	20019c84 	.word	0x20019c84
 800d228:	08016eec 	.word	0x08016eec
 800d22c:	08016f14 	.word	0x08016f14

0800d230 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b082      	sub	sp, #8
 800d234:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800d236:	4b2d      	ldr	r3, [pc, #180]	; (800d2ec <tcp_fasttmr+0xbc>)
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	3301      	adds	r3, #1
 800d23c:	b2da      	uxtb	r2, r3
 800d23e:	4b2b      	ldr	r3, [pc, #172]	; (800d2ec <tcp_fasttmr+0xbc>)
 800d240:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800d242:	4b2b      	ldr	r3, [pc, #172]	; (800d2f0 <tcp_fasttmr+0xc0>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d248:	e048      	b.n	800d2dc <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	7f9a      	ldrb	r2, [r3, #30]
 800d24e:	4b27      	ldr	r3, [pc, #156]	; (800d2ec <tcp_fasttmr+0xbc>)
 800d250:	781b      	ldrb	r3, [r3, #0]
 800d252:	429a      	cmp	r2, r3
 800d254:	d03f      	beq.n	800d2d6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800d256:	4b25      	ldr	r3, [pc, #148]	; (800d2ec <tcp_fasttmr+0xbc>)
 800d258:	781a      	ldrb	r2, [r3, #0]
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	8b5b      	ldrh	r3, [r3, #26]
 800d262:	f003 0301 	and.w	r3, r3, #1
 800d266:	2b00      	cmp	r3, #0
 800d268:	d010      	beq.n	800d28c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	8b5b      	ldrh	r3, [r3, #26]
 800d26e:	f043 0302 	orr.w	r3, r3, #2
 800d272:	b29a      	uxth	r2, r3
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800d278:	6878      	ldr	r0, [r7, #4]
 800d27a:	f003 ffd7 	bl	801122c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	8b5b      	ldrh	r3, [r3, #26]
 800d282:	f023 0303 	bic.w	r3, r3, #3
 800d286:	b29a      	uxth	r2, r3
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	8b5b      	ldrh	r3, [r3, #26]
 800d290:	f003 0308 	and.w	r3, r3, #8
 800d294:	2b00      	cmp	r3, #0
 800d296:	d009      	beq.n	800d2ac <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	8b5b      	ldrh	r3, [r3, #26]
 800d29c:	f023 0308 	bic.w	r3, r3, #8
 800d2a0:	b29a      	uxth	r2, r3
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f7ff f91a 	bl	800c4e0 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	68db      	ldr	r3, [r3, #12]
 800d2b0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d00a      	beq.n	800d2d0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800d2ba:	4b0e      	ldr	r3, [pc, #56]	; (800d2f4 <tcp_fasttmr+0xc4>)
 800d2bc:	2200      	movs	r2, #0
 800d2be:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800d2c0:	6878      	ldr	r0, [r7, #4]
 800d2c2:	f000 f819 	bl	800d2f8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800d2c6:	4b0b      	ldr	r3, [pc, #44]	; (800d2f4 <tcp_fasttmr+0xc4>)
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d000      	beq.n	800d2d0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800d2ce:	e7b8      	b.n	800d242 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	607b      	str	r3, [r7, #4]
 800d2d4:	e002      	b.n	800d2dc <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	68db      	ldr	r3, [r3, #12]
 800d2da:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d1b3      	bne.n	800d24a <tcp_fasttmr+0x1a>
    }
  }
}
 800d2e2:	bf00      	nop
 800d2e4:	bf00      	nop
 800d2e6:	3708      	adds	r7, #8
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	bd80      	pop	{r7, pc}
 800d2ec:	200001a6 	.word	0x200001a6
 800d2f0:	20019c74 	.word	0x20019c74
 800d2f4:	20019c70 	.word	0x20019c70

0800d2f8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800d2f8:	b590      	push	{r4, r7, lr}
 800d2fa:	b085      	sub	sp, #20
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d109      	bne.n	800d31a <tcp_process_refused_data+0x22>
 800d306:	4b37      	ldr	r3, [pc, #220]	; (800d3e4 <tcp_process_refused_data+0xec>)
 800d308:	f240 6209 	movw	r2, #1545	; 0x609
 800d30c:	4936      	ldr	r1, [pc, #216]	; (800d3e8 <tcp_process_refused_data+0xf0>)
 800d30e:	4837      	ldr	r0, [pc, #220]	; (800d3ec <tcp_process_refused_data+0xf4>)
 800d310:	f007 fd0c 	bl	8014d2c <iprintf>
 800d314:	f06f 030f 	mvn.w	r3, #15
 800d318:	e060      	b.n	800d3dc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d31e:	7b5b      	ldrb	r3, [r3, #13]
 800d320:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d326:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2200      	movs	r2, #0
 800d32c:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d334:	2b00      	cmp	r3, #0
 800d336:	d00b      	beq.n	800d350 <tcp_process_refused_data+0x58>
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6918      	ldr	r0, [r3, #16]
 800d342:	2300      	movs	r3, #0
 800d344:	68ba      	ldr	r2, [r7, #8]
 800d346:	6879      	ldr	r1, [r7, #4]
 800d348:	47a0      	blx	r4
 800d34a:	4603      	mov	r3, r0
 800d34c:	73fb      	strb	r3, [r7, #15]
 800d34e:	e007      	b.n	800d360 <tcp_process_refused_data+0x68>
 800d350:	2300      	movs	r3, #0
 800d352:	68ba      	ldr	r2, [r7, #8]
 800d354:	6879      	ldr	r1, [r7, #4]
 800d356:	2000      	movs	r0, #0
 800d358:	f000 f8a4 	bl	800d4a4 <tcp_recv_null>
 800d35c:	4603      	mov	r3, r0
 800d35e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800d360:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d364:	2b00      	cmp	r3, #0
 800d366:	d12a      	bne.n	800d3be <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800d368:	7bbb      	ldrb	r3, [r7, #14]
 800d36a:	f003 0320 	and.w	r3, r3, #32
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d033      	beq.n	800d3da <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d37a:	d005      	beq.n	800d388 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d380:	3301      	adds	r3, #1
 800d382:	b29a      	uxth	r2, r3
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d00b      	beq.n	800d3aa <tcp_process_refused_data+0xb2>
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	6918      	ldr	r0, [r3, #16]
 800d39c:	2300      	movs	r3, #0
 800d39e:	2200      	movs	r2, #0
 800d3a0:	6879      	ldr	r1, [r7, #4]
 800d3a2:	47a0      	blx	r4
 800d3a4:	4603      	mov	r3, r0
 800d3a6:	73fb      	strb	r3, [r7, #15]
 800d3a8:	e001      	b.n	800d3ae <tcp_process_refused_data+0xb6>
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800d3ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d3b2:	f113 0f0d 	cmn.w	r3, #13
 800d3b6:	d110      	bne.n	800d3da <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800d3b8:	f06f 030c 	mvn.w	r3, #12
 800d3bc:	e00e      	b.n	800d3dc <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800d3be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d3c2:	f113 0f0d 	cmn.w	r3, #13
 800d3c6:	d102      	bne.n	800d3ce <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800d3c8:	f06f 030c 	mvn.w	r3, #12
 800d3cc:	e006      	b.n	800d3dc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	68ba      	ldr	r2, [r7, #8]
 800d3d2:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800d3d4:	f06f 0304 	mvn.w	r3, #4
 800d3d8:	e000      	b.n	800d3dc <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800d3da:	2300      	movs	r3, #0
}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	3714      	adds	r7, #20
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	bd90      	pop	{r4, r7, pc}
 800d3e4:	08016a2c 	.word	0x08016a2c
 800d3e8:	08016f3c 	.word	0x08016f3c
 800d3ec:	08016a70 	.word	0x08016a70

0800d3f0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b084      	sub	sp, #16
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800d3f8:	e007      	b.n	800d40a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f000 f80a 	bl	800d41a <tcp_seg_free>
    seg = next;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d1f4      	bne.n	800d3fa <tcp_segs_free+0xa>
  }
}
 800d410:	bf00      	nop
 800d412:	bf00      	nop
 800d414:	3710      	adds	r7, #16
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}

0800d41a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800d41a:	b580      	push	{r7, lr}
 800d41c:	b082      	sub	sp, #8
 800d41e:	af00      	add	r7, sp, #0
 800d420:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d00c      	beq.n	800d442 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	685b      	ldr	r3, [r3, #4]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d004      	beq.n	800d43a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	4618      	mov	r0, r3
 800d436:	f7fe fb8d 	bl	800bb54 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800d43a:	6879      	ldr	r1, [r7, #4]
 800d43c:	2003      	movs	r0, #3
 800d43e:	f7fd fd77 	bl	800af30 <memp_free>
  }
}
 800d442:	bf00      	nop
 800d444:	3708      	adds	r7, #8
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}
	...

0800d44c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	b084      	sub	sp, #16
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d106      	bne.n	800d468 <tcp_seg_copy+0x1c>
 800d45a:	4b0f      	ldr	r3, [pc, #60]	; (800d498 <tcp_seg_copy+0x4c>)
 800d45c:	f240 6282 	movw	r2, #1666	; 0x682
 800d460:	490e      	ldr	r1, [pc, #56]	; (800d49c <tcp_seg_copy+0x50>)
 800d462:	480f      	ldr	r0, [pc, #60]	; (800d4a0 <tcp_seg_copy+0x54>)
 800d464:	f007 fc62 	bl	8014d2c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800d468:	2003      	movs	r0, #3
 800d46a:	f7fd fd15 	bl	800ae98 <memp_malloc>
 800d46e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d101      	bne.n	800d47a <tcp_seg_copy+0x2e>
    return NULL;
 800d476:	2300      	movs	r3, #0
 800d478:	e00a      	b.n	800d490 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800d47a:	2210      	movs	r2, #16
 800d47c:	6879      	ldr	r1, [r7, #4]
 800d47e:	68f8      	ldr	r0, [r7, #12]
 800d480:	f007 fc3e 	bl	8014d00 <memcpy>
  pbuf_ref(cseg->p);
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	685b      	ldr	r3, [r3, #4]
 800d488:	4618      	mov	r0, r3
 800d48a:	f7fe fc03 	bl	800bc94 <pbuf_ref>
  return cseg;
 800d48e:	68fb      	ldr	r3, [r7, #12]
}
 800d490:	4618      	mov	r0, r3
 800d492:	3710      	adds	r7, #16
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}
 800d498:	08016a2c 	.word	0x08016a2c
 800d49c:	08016f80 	.word	0x08016f80
 800d4a0:	08016a70 	.word	0x08016a70

0800d4a4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	60f8      	str	r0, [r7, #12]
 800d4ac:	60b9      	str	r1, [r7, #8]
 800d4ae:	607a      	str	r2, [r7, #4]
 800d4b0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d109      	bne.n	800d4cc <tcp_recv_null+0x28>
 800d4b8:	4b12      	ldr	r3, [pc, #72]	; (800d504 <tcp_recv_null+0x60>)
 800d4ba:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800d4be:	4912      	ldr	r1, [pc, #72]	; (800d508 <tcp_recv_null+0x64>)
 800d4c0:	4812      	ldr	r0, [pc, #72]	; (800d50c <tcp_recv_null+0x68>)
 800d4c2:	f007 fc33 	bl	8014d2c <iprintf>
 800d4c6:	f06f 030f 	mvn.w	r3, #15
 800d4ca:	e016      	b.n	800d4fa <tcp_recv_null+0x56>

  if (p != NULL) {
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d009      	beq.n	800d4e6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	891b      	ldrh	r3, [r3, #8]
 800d4d6:	4619      	mov	r1, r3
 800d4d8:	68b8      	ldr	r0, [r7, #8]
 800d4da:	f7ff f9bb 	bl	800c854 <tcp_recved>
    pbuf_free(p);
 800d4de:	6878      	ldr	r0, [r7, #4]
 800d4e0:	f7fe fb38 	bl	800bb54 <pbuf_free>
 800d4e4:	e008      	b.n	800d4f8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800d4e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d104      	bne.n	800d4f8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800d4ee:	68b8      	ldr	r0, [r7, #8]
 800d4f0:	f7ff f860 	bl	800c5b4 <tcp_close>
 800d4f4:	4603      	mov	r3, r0
 800d4f6:	e000      	b.n	800d4fa <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800d4f8:	2300      	movs	r3, #0
}
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	3710      	adds	r7, #16
 800d4fe:	46bd      	mov	sp, r7
 800d500:	bd80      	pop	{r7, pc}
 800d502:	bf00      	nop
 800d504:	08016a2c 	.word	0x08016a2c
 800d508:	08016f9c 	.word	0x08016f9c
 800d50c:	08016a70 	.word	0x08016a70

0800d510 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b086      	sub	sp, #24
 800d514:	af00      	add	r7, sp, #0
 800d516:	4603      	mov	r3, r0
 800d518:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800d51a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	db01      	blt.n	800d526 <tcp_kill_prio+0x16>
 800d522:	79fb      	ldrb	r3, [r7, #7]
 800d524:	e000      	b.n	800d528 <tcp_kill_prio+0x18>
 800d526:	237f      	movs	r3, #127	; 0x7f
 800d528:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800d52a:	7afb      	ldrb	r3, [r7, #11]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d034      	beq.n	800d59a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800d530:	7afb      	ldrb	r3, [r7, #11]
 800d532:	3b01      	subs	r3, #1
 800d534:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800d536:	2300      	movs	r3, #0
 800d538:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800d53a:	2300      	movs	r3, #0
 800d53c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d53e:	4b19      	ldr	r3, [pc, #100]	; (800d5a4 <tcp_kill_prio+0x94>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	617b      	str	r3, [r7, #20]
 800d544:	e01f      	b.n	800d586 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800d546:	697b      	ldr	r3, [r7, #20]
 800d548:	7d5b      	ldrb	r3, [r3, #21]
 800d54a:	7afa      	ldrb	r2, [r7, #11]
 800d54c:	429a      	cmp	r2, r3
 800d54e:	d80c      	bhi.n	800d56a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800d550:	697b      	ldr	r3, [r7, #20]
 800d552:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800d554:	7afa      	ldrb	r2, [r7, #11]
 800d556:	429a      	cmp	r2, r3
 800d558:	d112      	bne.n	800d580 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800d55a:	4b13      	ldr	r3, [pc, #76]	; (800d5a8 <tcp_kill_prio+0x98>)
 800d55c:	681a      	ldr	r2, [r3, #0]
 800d55e:	697b      	ldr	r3, [r7, #20]
 800d560:	6a1b      	ldr	r3, [r3, #32]
 800d562:	1ad3      	subs	r3, r2, r3
 800d564:	68fa      	ldr	r2, [r7, #12]
 800d566:	429a      	cmp	r2, r3
 800d568:	d80a      	bhi.n	800d580 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800d56a:	4b0f      	ldr	r3, [pc, #60]	; (800d5a8 <tcp_kill_prio+0x98>)
 800d56c:	681a      	ldr	r2, [r3, #0]
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	6a1b      	ldr	r3, [r3, #32]
 800d572:	1ad3      	subs	r3, r2, r3
 800d574:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800d576:	697b      	ldr	r3, [r7, #20]
 800d578:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800d57a:	697b      	ldr	r3, [r7, #20]
 800d57c:	7d5b      	ldrb	r3, [r3, #21]
 800d57e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d580:	697b      	ldr	r3, [r7, #20]
 800d582:	68db      	ldr	r3, [r3, #12]
 800d584:	617b      	str	r3, [r7, #20]
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d1dc      	bne.n	800d546 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800d58c:	693b      	ldr	r3, [r7, #16]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d004      	beq.n	800d59c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800d592:	6938      	ldr	r0, [r7, #16]
 800d594:	f7ff f8f8 	bl	800c788 <tcp_abort>
 800d598:	e000      	b.n	800d59c <tcp_kill_prio+0x8c>
    return;
 800d59a:	bf00      	nop
  }
}
 800d59c:	3718      	adds	r7, #24
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	bd80      	pop	{r7, pc}
 800d5a2:	bf00      	nop
 800d5a4:	20019c74 	.word	0x20019c74
 800d5a8:	20019c78 	.word	0x20019c78

0800d5ac <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b086      	sub	sp, #24
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800d5b6:	79fb      	ldrb	r3, [r7, #7]
 800d5b8:	2b08      	cmp	r3, #8
 800d5ba:	d009      	beq.n	800d5d0 <tcp_kill_state+0x24>
 800d5bc:	79fb      	ldrb	r3, [r7, #7]
 800d5be:	2b09      	cmp	r3, #9
 800d5c0:	d006      	beq.n	800d5d0 <tcp_kill_state+0x24>
 800d5c2:	4b1a      	ldr	r3, [pc, #104]	; (800d62c <tcp_kill_state+0x80>)
 800d5c4:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800d5c8:	4919      	ldr	r1, [pc, #100]	; (800d630 <tcp_kill_state+0x84>)
 800d5ca:	481a      	ldr	r0, [pc, #104]	; (800d634 <tcp_kill_state+0x88>)
 800d5cc:	f007 fbae 	bl	8014d2c <iprintf>

  inactivity = 0;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d5d8:	4b17      	ldr	r3, [pc, #92]	; (800d638 <tcp_kill_state+0x8c>)
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	617b      	str	r3, [r7, #20]
 800d5de:	e017      	b.n	800d610 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800d5e0:	697b      	ldr	r3, [r7, #20]
 800d5e2:	7d1b      	ldrb	r3, [r3, #20]
 800d5e4:	79fa      	ldrb	r2, [r7, #7]
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d10f      	bne.n	800d60a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800d5ea:	4b14      	ldr	r3, [pc, #80]	; (800d63c <tcp_kill_state+0x90>)
 800d5ec:	681a      	ldr	r2, [r3, #0]
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	6a1b      	ldr	r3, [r3, #32]
 800d5f2:	1ad3      	subs	r3, r2, r3
 800d5f4:	68fa      	ldr	r2, [r7, #12]
 800d5f6:	429a      	cmp	r2, r3
 800d5f8:	d807      	bhi.n	800d60a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800d5fa:	4b10      	ldr	r3, [pc, #64]	; (800d63c <tcp_kill_state+0x90>)
 800d5fc:	681a      	ldr	r2, [r3, #0]
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	6a1b      	ldr	r3, [r3, #32]
 800d602:	1ad3      	subs	r3, r2, r3
 800d604:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800d606:	697b      	ldr	r3, [r7, #20]
 800d608:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	68db      	ldr	r3, [r3, #12]
 800d60e:	617b      	str	r3, [r7, #20]
 800d610:	697b      	ldr	r3, [r7, #20]
 800d612:	2b00      	cmp	r3, #0
 800d614:	d1e4      	bne.n	800d5e0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d003      	beq.n	800d624 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800d61c:	2100      	movs	r1, #0
 800d61e:	6938      	ldr	r0, [r7, #16]
 800d620:	f7fe fff4 	bl	800c60c <tcp_abandon>
  }
}
 800d624:	bf00      	nop
 800d626:	3718      	adds	r7, #24
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}
 800d62c:	08016a2c 	.word	0x08016a2c
 800d630:	08016fb8 	.word	0x08016fb8
 800d634:	08016a70 	.word	0x08016a70
 800d638:	20019c74 	.word	0x20019c74
 800d63c:	20019c78 	.word	0x20019c78

0800d640 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b084      	sub	sp, #16
 800d644:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800d646:	2300      	movs	r3, #0
 800d648:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800d64a:	2300      	movs	r3, #0
 800d64c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d64e:	4b12      	ldr	r3, [pc, #72]	; (800d698 <tcp_kill_timewait+0x58>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	60fb      	str	r3, [r7, #12]
 800d654:	e012      	b.n	800d67c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800d656:	4b11      	ldr	r3, [pc, #68]	; (800d69c <tcp_kill_timewait+0x5c>)
 800d658:	681a      	ldr	r2, [r3, #0]
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	6a1b      	ldr	r3, [r3, #32]
 800d65e:	1ad3      	subs	r3, r2, r3
 800d660:	687a      	ldr	r2, [r7, #4]
 800d662:	429a      	cmp	r2, r3
 800d664:	d807      	bhi.n	800d676 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800d666:	4b0d      	ldr	r3, [pc, #52]	; (800d69c <tcp_kill_timewait+0x5c>)
 800d668:	681a      	ldr	r2, [r3, #0]
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	6a1b      	ldr	r3, [r3, #32]
 800d66e:	1ad3      	subs	r3, r2, r3
 800d670:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	68db      	ldr	r3, [r3, #12]
 800d67a:	60fb      	str	r3, [r7, #12]
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d1e9      	bne.n	800d656 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d002      	beq.n	800d68e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800d688:	68b8      	ldr	r0, [r7, #8]
 800d68a:	f7ff f87d 	bl	800c788 <tcp_abort>
  }
}
 800d68e:	bf00      	nop
 800d690:	3710      	adds	r7, #16
 800d692:	46bd      	mov	sp, r7
 800d694:	bd80      	pop	{r7, pc}
 800d696:	bf00      	nop
 800d698:	20019c84 	.word	0x20019c84
 800d69c:	20019c78 	.word	0x20019c78

0800d6a0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b082      	sub	sp, #8
 800d6a4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800d6a6:	4b10      	ldr	r3, [pc, #64]	; (800d6e8 <tcp_handle_closepend+0x48>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d6ac:	e014      	b.n	800d6d8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	68db      	ldr	r3, [r3, #12]
 800d6b2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	8b5b      	ldrh	r3, [r3, #26]
 800d6b8:	f003 0308 	and.w	r3, r3, #8
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d009      	beq.n	800d6d4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	8b5b      	ldrh	r3, [r3, #26]
 800d6c4:	f023 0308 	bic.w	r3, r3, #8
 800d6c8:	b29a      	uxth	r2, r3
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800d6ce:	6878      	ldr	r0, [r7, #4]
 800d6d0:	f7fe ff06 	bl	800c4e0 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800d6d4:	683b      	ldr	r3, [r7, #0]
 800d6d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d1e7      	bne.n	800d6ae <tcp_handle_closepend+0xe>
  }
}
 800d6de:	bf00      	nop
 800d6e0:	bf00      	nop
 800d6e2:	3708      	adds	r7, #8
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}
 800d6e8:	20019c74 	.word	0x20019c74

0800d6ec <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b084      	sub	sp, #16
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d6f6:	2001      	movs	r0, #1
 800d6f8:	f7fd fbce 	bl	800ae98 <memp_malloc>
 800d6fc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d126      	bne.n	800d752 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800d704:	f7ff ffcc 	bl	800d6a0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800d708:	f7ff ff9a 	bl	800d640 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d70c:	2001      	movs	r0, #1
 800d70e:	f7fd fbc3 	bl	800ae98 <memp_malloc>
 800d712:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d11b      	bne.n	800d752 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800d71a:	2009      	movs	r0, #9
 800d71c:	f7ff ff46 	bl	800d5ac <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d720:	2001      	movs	r0, #1
 800d722:	f7fd fbb9 	bl	800ae98 <memp_malloc>
 800d726:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d111      	bne.n	800d752 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800d72e:	2008      	movs	r0, #8
 800d730:	f7ff ff3c 	bl	800d5ac <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d734:	2001      	movs	r0, #1
 800d736:	f7fd fbaf 	bl	800ae98 <memp_malloc>
 800d73a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d107      	bne.n	800d752 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800d742:	79fb      	ldrb	r3, [r7, #7]
 800d744:	4618      	mov	r0, r3
 800d746:	f7ff fee3 	bl	800d510 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d74a:	2001      	movs	r0, #1
 800d74c:	f7fd fba4 	bl	800ae98 <memp_malloc>
 800d750:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d03f      	beq.n	800d7d8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800d758:	229c      	movs	r2, #156	; 0x9c
 800d75a:	2100      	movs	r1, #0
 800d75c:	68f8      	ldr	r0, [r7, #12]
 800d75e:	f007 fadd 	bl	8014d1c <memset>
    pcb->prio = prio;
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	79fa      	ldrb	r2, [r7, #7]
 800d766:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d76e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d778:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	22ff      	movs	r2, #255	; 0xff
 800d786:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f44f 7206 	mov.w	r2, #536	; 0x218
 800d78e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	2206      	movs	r2, #6
 800d794:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	2206      	movs	r2, #6
 800d79c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d7a4:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	2201      	movs	r2, #1
 800d7aa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800d7ae:	4b0d      	ldr	r3, [pc, #52]	; (800d7e4 <tcp_alloc+0xf8>)
 800d7b0:	681a      	ldr	r2, [r3, #0]
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800d7b6:	4b0c      	ldr	r3, [pc, #48]	; (800d7e8 <tcp_alloc+0xfc>)
 800d7b8:	781a      	ldrb	r2, [r3, #0]
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d7c4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	4a08      	ldr	r2, [pc, #32]	; (800d7ec <tcp_alloc+0x100>)
 800d7cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	4a07      	ldr	r2, [pc, #28]	; (800d7f0 <tcp_alloc+0x104>)
 800d7d4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	3710      	adds	r7, #16
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bd80      	pop	{r7, pc}
 800d7e2:	bf00      	nop
 800d7e4:	20019c78 	.word	0x20019c78
 800d7e8:	200001a6 	.word	0x200001a6
 800d7ec:	0800d4a5 	.word	0x0800d4a5
 800d7f0:	006ddd00 	.word	0x006ddd00

0800d7f4 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800d7f8:	2040      	movs	r0, #64	; 0x40
 800d7fa:	f7ff ff77 	bl	800d6ec <tcp_alloc>
 800d7fe:	4603      	mov	r3, r0
}
 800d800:	4618      	mov	r0, r3
 800d802:	bd80      	pop	{r7, pc}

0800d804 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800d804:	b480      	push	{r7}
 800d806:	b083      	sub	sp, #12
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d002      	beq.n	800d81a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	683a      	ldr	r2, [r7, #0]
 800d818:	611a      	str	r2, [r3, #16]
  }
}
 800d81a:	bf00      	nop
 800d81c:	370c      	adds	r7, #12
 800d81e:	46bd      	mov	sp, r7
 800d820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d824:	4770      	bx	lr
	...

0800d828 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800d828:	b580      	push	{r7, lr}
 800d82a:	b082      	sub	sp, #8
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
 800d830:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d00e      	beq.n	800d856 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	7d1b      	ldrb	r3, [r3, #20]
 800d83c:	2b01      	cmp	r3, #1
 800d83e:	d106      	bne.n	800d84e <tcp_recv+0x26>
 800d840:	4b07      	ldr	r3, [pc, #28]	; (800d860 <tcp_recv+0x38>)
 800d842:	f240 72df 	movw	r2, #2015	; 0x7df
 800d846:	4907      	ldr	r1, [pc, #28]	; (800d864 <tcp_recv+0x3c>)
 800d848:	4807      	ldr	r0, [pc, #28]	; (800d868 <tcp_recv+0x40>)
 800d84a:	f007 fa6f 	bl	8014d2c <iprintf>
    pcb->recv = recv;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	683a      	ldr	r2, [r7, #0]
 800d852:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 800d856:	bf00      	nop
 800d858:	3708      	adds	r7, #8
 800d85a:	46bd      	mov	sp, r7
 800d85c:	bd80      	pop	{r7, pc}
 800d85e:	bf00      	nop
 800d860:	08016a2c 	.word	0x08016a2c
 800d864:	08016fc8 	.word	0x08016fc8
 800d868:	08016a70 	.word	0x08016a70

0800d86c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b082      	sub	sp, #8
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
 800d874:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d00e      	beq.n	800d89a <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	7d1b      	ldrb	r3, [r3, #20]
 800d880:	2b01      	cmp	r3, #1
 800d882:	d106      	bne.n	800d892 <tcp_sent+0x26>
 800d884:	4b07      	ldr	r3, [pc, #28]	; (800d8a4 <tcp_sent+0x38>)
 800d886:	f240 72f3 	movw	r2, #2035	; 0x7f3
 800d88a:	4907      	ldr	r1, [pc, #28]	; (800d8a8 <tcp_sent+0x3c>)
 800d88c:	4807      	ldr	r0, [pc, #28]	; (800d8ac <tcp_sent+0x40>)
 800d88e:	f007 fa4d 	bl	8014d2c <iprintf>
    pcb->sent = sent;
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	683a      	ldr	r2, [r7, #0]
 800d896:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 800d89a:	bf00      	nop
 800d89c:	3708      	adds	r7, #8
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	08016a2c 	.word	0x08016a2c
 800d8a8:	08016ff0 	.word	0x08016ff0
 800d8ac:	08016a70 	.word	0x08016a70

0800d8b0 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b082      	sub	sp, #8
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
 800d8b8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d00e      	beq.n	800d8de <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	7d1b      	ldrb	r3, [r3, #20]
 800d8c4:	2b01      	cmp	r3, #1
 800d8c6:	d106      	bne.n	800d8d6 <tcp_err+0x26>
 800d8c8:	4b07      	ldr	r3, [pc, #28]	; (800d8e8 <tcp_err+0x38>)
 800d8ca:	f640 020d 	movw	r2, #2061	; 0x80d
 800d8ce:	4907      	ldr	r1, [pc, #28]	; (800d8ec <tcp_err+0x3c>)
 800d8d0:	4807      	ldr	r0, [pc, #28]	; (800d8f0 <tcp_err+0x40>)
 800d8d2:	f007 fa2b 	bl	8014d2c <iprintf>
    pcb->errf = err;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	683a      	ldr	r2, [r7, #0]
 800d8da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 800d8de:	bf00      	nop
 800d8e0:	3708      	adds	r7, #8
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	bd80      	pop	{r7, pc}
 800d8e6:	bf00      	nop
 800d8e8:	08016a2c 	.word	0x08016a2c
 800d8ec:	08017018 	.word	0x08017018
 800d8f0:	08016a70 	.word	0x08016a70

0800d8f4 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b084      	sub	sp, #16
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	60f8      	str	r0, [r7, #12]
 800d8fc:	60b9      	str	r1, [r7, #8]
 800d8fe:	4613      	mov	r3, r2
 800d900:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d107      	bne.n	800d918 <tcp_poll+0x24>
 800d908:	4b0e      	ldr	r3, [pc, #56]	; (800d944 <tcp_poll+0x50>)
 800d90a:	f640 023d 	movw	r2, #2109	; 0x83d
 800d90e:	490e      	ldr	r1, [pc, #56]	; (800d948 <tcp_poll+0x54>)
 800d910:	480e      	ldr	r0, [pc, #56]	; (800d94c <tcp_poll+0x58>)
 800d912:	f007 fa0b 	bl	8014d2c <iprintf>
 800d916:	e011      	b.n	800d93c <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	7d1b      	ldrb	r3, [r3, #20]
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d106      	bne.n	800d92e <tcp_poll+0x3a>
 800d920:	4b08      	ldr	r3, [pc, #32]	; (800d944 <tcp_poll+0x50>)
 800d922:	f640 023e 	movw	r2, #2110	; 0x83e
 800d926:	490a      	ldr	r1, [pc, #40]	; (800d950 <tcp_poll+0x5c>)
 800d928:	4808      	ldr	r0, [pc, #32]	; (800d94c <tcp_poll+0x58>)
 800d92a:	f007 f9ff 	bl	8014d2c <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	68ba      	ldr	r2, [r7, #8]
 800d932:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	79fa      	ldrb	r2, [r7, #7]
 800d93a:	775a      	strb	r2, [r3, #29]
}
 800d93c:	3710      	adds	r7, #16
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}
 800d942:	bf00      	nop
 800d944:	08016a2c 	.word	0x08016a2c
 800d948:	08017040 	.word	0x08017040
 800d94c:	08016a70 	.word	0x08016a70
 800d950:	08017058 	.word	0x08017058

0800d954 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b082      	sub	sp, #8
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d107      	bne.n	800d972 <tcp_pcb_purge+0x1e>
 800d962:	4b21      	ldr	r3, [pc, #132]	; (800d9e8 <tcp_pcb_purge+0x94>)
 800d964:	f640 0251 	movw	r2, #2129	; 0x851
 800d968:	4920      	ldr	r1, [pc, #128]	; (800d9ec <tcp_pcb_purge+0x98>)
 800d96a:	4821      	ldr	r0, [pc, #132]	; (800d9f0 <tcp_pcb_purge+0x9c>)
 800d96c:	f007 f9de 	bl	8014d2c <iprintf>
 800d970:	e037      	b.n	800d9e2 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	7d1b      	ldrb	r3, [r3, #20]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d033      	beq.n	800d9e2 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800d97e:	2b0a      	cmp	r3, #10
 800d980:	d02f      	beq.n	800d9e2 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800d986:	2b01      	cmp	r3, #1
 800d988:	d02b      	beq.n	800d9e2 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d007      	beq.n	800d9a2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d996:	4618      	mov	r0, r3
 800d998:	f7fe f8dc 	bl	800bb54 <pbuf_free>
      pcb->refused_data = NULL;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2200      	movs	r2, #0
 800d9a0:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d002      	beq.n	800d9b0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800d9aa:	6878      	ldr	r0, [r7, #4]
 800d9ac:	f000 f986 	bl	800dcbc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d9b6:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9bc:	4618      	mov	r0, r3
 800d9be:	f7ff fd17 	bl	800d3f0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f7ff fd12 	bl	800d3f0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	66da      	str	r2, [r3, #108]	; 0x6c
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	2200      	movs	r2, #0
 800d9de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800d9e2:	3708      	adds	r7, #8
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}
 800d9e8:	08016a2c 	.word	0x08016a2c
 800d9ec:	08017078 	.word	0x08017078
 800d9f0:	08016a70 	.word	0x08016a70

0800d9f4 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b084      	sub	sp, #16
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d106      	bne.n	800da12 <tcp_pcb_remove+0x1e>
 800da04:	4b3e      	ldr	r3, [pc, #248]	; (800db00 <tcp_pcb_remove+0x10c>)
 800da06:	f640 0283 	movw	r2, #2179	; 0x883
 800da0a:	493e      	ldr	r1, [pc, #248]	; (800db04 <tcp_pcb_remove+0x110>)
 800da0c:	483e      	ldr	r0, [pc, #248]	; (800db08 <tcp_pcb_remove+0x114>)
 800da0e:	f007 f98d 	bl	8014d2c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d106      	bne.n	800da26 <tcp_pcb_remove+0x32>
 800da18:	4b39      	ldr	r3, [pc, #228]	; (800db00 <tcp_pcb_remove+0x10c>)
 800da1a:	f640 0284 	movw	r2, #2180	; 0x884
 800da1e:	493b      	ldr	r1, [pc, #236]	; (800db0c <tcp_pcb_remove+0x118>)
 800da20:	4839      	ldr	r0, [pc, #228]	; (800db08 <tcp_pcb_remove+0x114>)
 800da22:	f007 f983 	bl	8014d2c <iprintf>

  TCP_RMV(pcblist, pcb);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	683a      	ldr	r2, [r7, #0]
 800da2c:	429a      	cmp	r2, r3
 800da2e:	d105      	bne.n	800da3c <tcp_pcb_remove+0x48>
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	68da      	ldr	r2, [r3, #12]
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	601a      	str	r2, [r3, #0]
 800da3a:	e013      	b.n	800da64 <tcp_pcb_remove+0x70>
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	60fb      	str	r3, [r7, #12]
 800da42:	e00c      	b.n	800da5e <tcp_pcb_remove+0x6a>
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	68db      	ldr	r3, [r3, #12]
 800da48:	683a      	ldr	r2, [r7, #0]
 800da4a:	429a      	cmp	r2, r3
 800da4c:	d104      	bne.n	800da58 <tcp_pcb_remove+0x64>
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	68da      	ldr	r2, [r3, #12]
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	60da      	str	r2, [r3, #12]
 800da56:	e005      	b.n	800da64 <tcp_pcb_remove+0x70>
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	60fb      	str	r3, [r7, #12]
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d1ef      	bne.n	800da44 <tcp_pcb_remove+0x50>
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	2200      	movs	r2, #0
 800da68:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800da6a:	6838      	ldr	r0, [r7, #0]
 800da6c:	f7ff ff72 	bl	800d954 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	7d1b      	ldrb	r3, [r3, #20]
 800da74:	2b0a      	cmp	r3, #10
 800da76:	d013      	beq.n	800daa0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800da7c:	2b01      	cmp	r3, #1
 800da7e:	d00f      	beq.n	800daa0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	8b5b      	ldrh	r3, [r3, #26]
 800da84:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d009      	beq.n	800daa0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	8b5b      	ldrh	r3, [r3, #26]
 800da90:	f043 0302 	orr.w	r3, r3, #2
 800da94:	b29a      	uxth	r2, r3
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800da9a:	6838      	ldr	r0, [r7, #0]
 800da9c:	f003 fbc6 	bl	801122c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	7d1b      	ldrb	r3, [r3, #20]
 800daa4:	2b01      	cmp	r3, #1
 800daa6:	d020      	beq.n	800daea <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800daac:	2b00      	cmp	r3, #0
 800daae:	d006      	beq.n	800dabe <tcp_pcb_remove+0xca>
 800dab0:	4b13      	ldr	r3, [pc, #76]	; (800db00 <tcp_pcb_remove+0x10c>)
 800dab2:	f640 0293 	movw	r2, #2195	; 0x893
 800dab6:	4916      	ldr	r1, [pc, #88]	; (800db10 <tcp_pcb_remove+0x11c>)
 800dab8:	4813      	ldr	r0, [pc, #76]	; (800db08 <tcp_pcb_remove+0x114>)
 800daba:	f007 f937 	bl	8014d2c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d006      	beq.n	800dad4 <tcp_pcb_remove+0xe0>
 800dac6:	4b0e      	ldr	r3, [pc, #56]	; (800db00 <tcp_pcb_remove+0x10c>)
 800dac8:	f640 0294 	movw	r2, #2196	; 0x894
 800dacc:	4911      	ldr	r1, [pc, #68]	; (800db14 <tcp_pcb_remove+0x120>)
 800dace:	480e      	ldr	r0, [pc, #56]	; (800db08 <tcp_pcb_remove+0x114>)
 800dad0:	f007 f92c 	bl	8014d2c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d006      	beq.n	800daea <tcp_pcb_remove+0xf6>
 800dadc:	4b08      	ldr	r3, [pc, #32]	; (800db00 <tcp_pcb_remove+0x10c>)
 800dade:	f640 0296 	movw	r2, #2198	; 0x896
 800dae2:	490d      	ldr	r1, [pc, #52]	; (800db18 <tcp_pcb_remove+0x124>)
 800dae4:	4808      	ldr	r0, [pc, #32]	; (800db08 <tcp_pcb_remove+0x114>)
 800dae6:	f007 f921 	bl	8014d2c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	2200      	movs	r2, #0
 800daee:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	2200      	movs	r2, #0
 800daf4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800daf6:	bf00      	nop
 800daf8:	3710      	adds	r7, #16
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}
 800dafe:	bf00      	nop
 800db00:	08016a2c 	.word	0x08016a2c
 800db04:	08017094 	.word	0x08017094
 800db08:	08016a70 	.word	0x08016a70
 800db0c:	080170b0 	.word	0x080170b0
 800db10:	080170d0 	.word	0x080170d0
 800db14:	080170e8 	.word	0x080170e8
 800db18:	08017104 	.word	0x08017104

0800db1c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b082      	sub	sp, #8
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d106      	bne.n	800db38 <tcp_next_iss+0x1c>
 800db2a:	4b0a      	ldr	r3, [pc, #40]	; (800db54 <tcp_next_iss+0x38>)
 800db2c:	f640 02af 	movw	r2, #2223	; 0x8af
 800db30:	4909      	ldr	r1, [pc, #36]	; (800db58 <tcp_next_iss+0x3c>)
 800db32:	480a      	ldr	r0, [pc, #40]	; (800db5c <tcp_next_iss+0x40>)
 800db34:	f007 f8fa 	bl	8014d2c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800db38:	4b09      	ldr	r3, [pc, #36]	; (800db60 <tcp_next_iss+0x44>)
 800db3a:	681a      	ldr	r2, [r3, #0]
 800db3c:	4b09      	ldr	r3, [pc, #36]	; (800db64 <tcp_next_iss+0x48>)
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	4413      	add	r3, r2
 800db42:	4a07      	ldr	r2, [pc, #28]	; (800db60 <tcp_next_iss+0x44>)
 800db44:	6013      	str	r3, [r2, #0]
  return iss;
 800db46:	4b06      	ldr	r3, [pc, #24]	; (800db60 <tcp_next_iss+0x44>)
 800db48:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	3708      	adds	r7, #8
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}
 800db52:	bf00      	nop
 800db54:	08016a2c 	.word	0x08016a2c
 800db58:	0801711c 	.word	0x0801711c
 800db5c:	08016a70 	.word	0x08016a70
 800db60:	20000084 	.word	0x20000084
 800db64:	20019c78 	.word	0x20019c78

0800db68 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b086      	sub	sp, #24
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	4603      	mov	r3, r0
 800db70:	60b9      	str	r1, [r7, #8]
 800db72:	607a      	str	r2, [r7, #4]
 800db74:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d106      	bne.n	800db8a <tcp_eff_send_mss_netif+0x22>
 800db7c:	4b14      	ldr	r3, [pc, #80]	; (800dbd0 <tcp_eff_send_mss_netif+0x68>)
 800db7e:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800db82:	4914      	ldr	r1, [pc, #80]	; (800dbd4 <tcp_eff_send_mss_netif+0x6c>)
 800db84:	4814      	ldr	r0, [pc, #80]	; (800dbd8 <tcp_eff_send_mss_netif+0x70>)
 800db86:	f007 f8d1 	bl	8014d2c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d101      	bne.n	800db94 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800db90:	89fb      	ldrh	r3, [r7, #14]
 800db92:	e019      	b.n	800dbc8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800db94:	68bb      	ldr	r3, [r7, #8]
 800db96:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800db98:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800db9a:	8afb      	ldrh	r3, [r7, #22]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d012      	beq.n	800dbc6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800dba0:	2328      	movs	r3, #40	; 0x28
 800dba2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800dba4:	8afa      	ldrh	r2, [r7, #22]
 800dba6:	8abb      	ldrh	r3, [r7, #20]
 800dba8:	429a      	cmp	r2, r3
 800dbaa:	d904      	bls.n	800dbb6 <tcp_eff_send_mss_netif+0x4e>
 800dbac:	8afa      	ldrh	r2, [r7, #22]
 800dbae:	8abb      	ldrh	r3, [r7, #20]
 800dbb0:	1ad3      	subs	r3, r2, r3
 800dbb2:	b29b      	uxth	r3, r3
 800dbb4:	e000      	b.n	800dbb8 <tcp_eff_send_mss_netif+0x50>
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800dbba:	8a7a      	ldrh	r2, [r7, #18]
 800dbbc:	89fb      	ldrh	r3, [r7, #14]
 800dbbe:	4293      	cmp	r3, r2
 800dbc0:	bf28      	it	cs
 800dbc2:	4613      	movcs	r3, r2
 800dbc4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800dbc6:	89fb      	ldrh	r3, [r7, #14]
}
 800dbc8:	4618      	mov	r0, r3
 800dbca:	3718      	adds	r7, #24
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	bd80      	pop	{r7, pc}
 800dbd0:	08016a2c 	.word	0x08016a2c
 800dbd4:	08017138 	.word	0x08017138
 800dbd8:	08016a70 	.word	0x08016a70

0800dbdc <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b084      	sub	sp, #16
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
 800dbe4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d119      	bne.n	800dc24 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800dbf0:	4b10      	ldr	r3, [pc, #64]	; (800dc34 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800dbf2:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800dbf6:	4910      	ldr	r1, [pc, #64]	; (800dc38 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800dbf8:	4810      	ldr	r0, [pc, #64]	; (800dc3c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800dbfa:	f007 f897 	bl	8014d2c <iprintf>

  while (pcb != NULL) {
 800dbfe:	e011      	b.n	800dc24 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	681a      	ldr	r2, [r3, #0]
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d108      	bne.n	800dc1e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	68db      	ldr	r3, [r3, #12]
 800dc10:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800dc12:	68f8      	ldr	r0, [r7, #12]
 800dc14:	f7fe fdb8 	bl	800c788 <tcp_abort>
      pcb = next;
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	60fb      	str	r3, [r7, #12]
 800dc1c:	e002      	b.n	800dc24 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	68db      	ldr	r3, [r3, #12]
 800dc22:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d1ea      	bne.n	800dc00 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800dc2a:	bf00      	nop
 800dc2c:	bf00      	nop
 800dc2e:	3710      	adds	r7, #16
 800dc30:	46bd      	mov	sp, r7
 800dc32:	bd80      	pop	{r7, pc}
 800dc34:	08016a2c 	.word	0x08016a2c
 800dc38:	08017160 	.word	0x08017160
 800dc3c:	08016a70 	.word	0x08016a70

0800dc40 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b084      	sub	sp, #16
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
 800dc48:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d02a      	beq.n	800dca6 <tcp_netif_ip_addr_changed+0x66>
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d026      	beq.n	800dca6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800dc58:	4b15      	ldr	r3, [pc, #84]	; (800dcb0 <tcp_netif_ip_addr_changed+0x70>)
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	4619      	mov	r1, r3
 800dc5e:	6878      	ldr	r0, [r7, #4]
 800dc60:	f7ff ffbc 	bl	800dbdc <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800dc64:	4b13      	ldr	r3, [pc, #76]	; (800dcb4 <tcp_netif_ip_addr_changed+0x74>)
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4619      	mov	r1, r3
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f7ff ffb6 	bl	800dbdc <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d017      	beq.n	800dca6 <tcp_netif_ip_addr_changed+0x66>
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d013      	beq.n	800dca6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800dc7e:	4b0e      	ldr	r3, [pc, #56]	; (800dcb8 <tcp_netif_ip_addr_changed+0x78>)
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	60fb      	str	r3, [r7, #12]
 800dc84:	e00c      	b.n	800dca0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681a      	ldr	r2, [r3, #0]
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	d103      	bne.n	800dc9a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	681a      	ldr	r2, [r3, #0]
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	68db      	ldr	r3, [r3, #12]
 800dc9e:	60fb      	str	r3, [r7, #12]
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d1ef      	bne.n	800dc86 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800dca6:	bf00      	nop
 800dca8:	3710      	adds	r7, #16
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
 800dcae:	bf00      	nop
 800dcb0:	20019c74 	.word	0x20019c74
 800dcb4:	20019c80 	.word	0x20019c80
 800dcb8:	20019c7c 	.word	0x20019c7c

0800dcbc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b082      	sub	sp, #8
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d007      	beq.n	800dcdc <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f7ff fb8d 	bl	800d3f0 <tcp_segs_free>
    pcb->ooseq = NULL;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	2200      	movs	r2, #0
 800dcda:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800dcdc:	bf00      	nop
 800dcde:	3708      	adds	r7, #8
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}

0800dce4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800dce4:	b590      	push	{r4, r7, lr}
 800dce6:	b08d      	sub	sp, #52	; 0x34
 800dce8:	af04      	add	r7, sp, #16
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d105      	bne.n	800dd00 <tcp_input+0x1c>
 800dcf4:	4b9b      	ldr	r3, [pc, #620]	; (800df64 <tcp_input+0x280>)
 800dcf6:	2283      	movs	r2, #131	; 0x83
 800dcf8:	499b      	ldr	r1, [pc, #620]	; (800df68 <tcp_input+0x284>)
 800dcfa:	489c      	ldr	r0, [pc, #624]	; (800df6c <tcp_input+0x288>)
 800dcfc:	f007 f816 	bl	8014d2c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	685b      	ldr	r3, [r3, #4]
 800dd04:	4a9a      	ldr	r2, [pc, #616]	; (800df70 <tcp_input+0x28c>)
 800dd06:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	895b      	ldrh	r3, [r3, #10]
 800dd0c:	2b13      	cmp	r3, #19
 800dd0e:	f240 83c4 	bls.w	800e49a <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dd12:	4b98      	ldr	r3, [pc, #608]	; (800df74 <tcp_input+0x290>)
 800dd14:	695b      	ldr	r3, [r3, #20]
 800dd16:	4a97      	ldr	r2, [pc, #604]	; (800df74 <tcp_input+0x290>)
 800dd18:	6812      	ldr	r2, [r2, #0]
 800dd1a:	4611      	mov	r1, r2
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f006 f86d 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 800dd22:	4603      	mov	r3, r0
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	f040 83ba 	bne.w	800e49e <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800dd2a:	4b92      	ldr	r3, [pc, #584]	; (800df74 <tcp_input+0x290>)
 800dd2c:	695b      	ldr	r3, [r3, #20]
 800dd2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dd32:	2be0      	cmp	r3, #224	; 0xe0
 800dd34:	f000 83b3 	beq.w	800e49e <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800dd38:	4b8d      	ldr	r3, [pc, #564]	; (800df70 <tcp_input+0x28c>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	899b      	ldrh	r3, [r3, #12]
 800dd3e:	b29b      	uxth	r3, r3
 800dd40:	4618      	mov	r0, r3
 800dd42:	f7fc fc54 	bl	800a5ee <lwip_htons>
 800dd46:	4603      	mov	r3, r0
 800dd48:	0b1b      	lsrs	r3, r3, #12
 800dd4a:	b29b      	uxth	r3, r3
 800dd4c:	b2db      	uxtb	r3, r3
 800dd4e:	009b      	lsls	r3, r3, #2
 800dd50:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800dd52:	7cbb      	ldrb	r3, [r7, #18]
 800dd54:	2b13      	cmp	r3, #19
 800dd56:	f240 83a4 	bls.w	800e4a2 <tcp_input+0x7be>
 800dd5a:	7cbb      	ldrb	r3, [r7, #18]
 800dd5c:	b29a      	uxth	r2, r3
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	891b      	ldrh	r3, [r3, #8]
 800dd62:	429a      	cmp	r2, r3
 800dd64:	f200 839d 	bhi.w	800e4a2 <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800dd68:	7cbb      	ldrb	r3, [r7, #18]
 800dd6a:	b29b      	uxth	r3, r3
 800dd6c:	3b14      	subs	r3, #20
 800dd6e:	b29a      	uxth	r2, r3
 800dd70:	4b81      	ldr	r3, [pc, #516]	; (800df78 <tcp_input+0x294>)
 800dd72:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800dd74:	4b81      	ldr	r3, [pc, #516]	; (800df7c <tcp_input+0x298>)
 800dd76:	2200      	movs	r2, #0
 800dd78:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	895a      	ldrh	r2, [r3, #10]
 800dd7e:	7cbb      	ldrb	r3, [r7, #18]
 800dd80:	b29b      	uxth	r3, r3
 800dd82:	429a      	cmp	r2, r3
 800dd84:	d309      	bcc.n	800dd9a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800dd86:	4b7c      	ldr	r3, [pc, #496]	; (800df78 <tcp_input+0x294>)
 800dd88:	881a      	ldrh	r2, [r3, #0]
 800dd8a:	4b7d      	ldr	r3, [pc, #500]	; (800df80 <tcp_input+0x29c>)
 800dd8c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800dd8e:	7cbb      	ldrb	r3, [r7, #18]
 800dd90:	4619      	mov	r1, r3
 800dd92:	6878      	ldr	r0, [r7, #4]
 800dd94:	f7fd fe58 	bl	800ba48 <pbuf_remove_header>
 800dd98:	e04e      	b.n	800de38 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d105      	bne.n	800ddae <tcp_input+0xca>
 800dda2:	4b70      	ldr	r3, [pc, #448]	; (800df64 <tcp_input+0x280>)
 800dda4:	22c2      	movs	r2, #194	; 0xc2
 800dda6:	4977      	ldr	r1, [pc, #476]	; (800df84 <tcp_input+0x2a0>)
 800dda8:	4870      	ldr	r0, [pc, #448]	; (800df6c <tcp_input+0x288>)
 800ddaa:	f006 ffbf 	bl	8014d2c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800ddae:	2114      	movs	r1, #20
 800ddb0:	6878      	ldr	r0, [r7, #4]
 800ddb2:	f7fd fe49 	bl	800ba48 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	895a      	ldrh	r2, [r3, #10]
 800ddba:	4b71      	ldr	r3, [pc, #452]	; (800df80 <tcp_input+0x29c>)
 800ddbc:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800ddbe:	4b6e      	ldr	r3, [pc, #440]	; (800df78 <tcp_input+0x294>)
 800ddc0:	881a      	ldrh	r2, [r3, #0]
 800ddc2:	4b6f      	ldr	r3, [pc, #444]	; (800df80 <tcp_input+0x29c>)
 800ddc4:	881b      	ldrh	r3, [r3, #0]
 800ddc6:	1ad3      	subs	r3, r2, r3
 800ddc8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800ddca:	4b6d      	ldr	r3, [pc, #436]	; (800df80 <tcp_input+0x29c>)
 800ddcc:	881b      	ldrh	r3, [r3, #0]
 800ddce:	4619      	mov	r1, r3
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f7fd fe39 	bl	800ba48 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	895b      	ldrh	r3, [r3, #10]
 800dddc:	8a3a      	ldrh	r2, [r7, #16]
 800ddde:	429a      	cmp	r2, r3
 800dde0:	f200 8361 	bhi.w	800e4a6 <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	685b      	ldr	r3, [r3, #4]
 800ddea:	4a64      	ldr	r2, [pc, #400]	; (800df7c <tcp_input+0x298>)
 800ddec:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	8a3a      	ldrh	r2, [r7, #16]
 800ddf4:	4611      	mov	r1, r2
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f7fd fe26 	bl	800ba48 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	891a      	ldrh	r2, [r3, #8]
 800de00:	8a3b      	ldrh	r3, [r7, #16]
 800de02:	1ad3      	subs	r3, r2, r3
 800de04:	b29a      	uxth	r2, r3
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	895b      	ldrh	r3, [r3, #10]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d005      	beq.n	800de1e <tcp_input+0x13a>
 800de12:	4b54      	ldr	r3, [pc, #336]	; (800df64 <tcp_input+0x280>)
 800de14:	22df      	movs	r2, #223	; 0xdf
 800de16:	495c      	ldr	r1, [pc, #368]	; (800df88 <tcp_input+0x2a4>)
 800de18:	4854      	ldr	r0, [pc, #336]	; (800df6c <tcp_input+0x288>)
 800de1a:	f006 ff87 	bl	8014d2c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	891a      	ldrh	r2, [r3, #8]
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	891b      	ldrh	r3, [r3, #8]
 800de28:	429a      	cmp	r2, r3
 800de2a:	d005      	beq.n	800de38 <tcp_input+0x154>
 800de2c:	4b4d      	ldr	r3, [pc, #308]	; (800df64 <tcp_input+0x280>)
 800de2e:	22e0      	movs	r2, #224	; 0xe0
 800de30:	4956      	ldr	r1, [pc, #344]	; (800df8c <tcp_input+0x2a8>)
 800de32:	484e      	ldr	r0, [pc, #312]	; (800df6c <tcp_input+0x288>)
 800de34:	f006 ff7a 	bl	8014d2c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800de38:	4b4d      	ldr	r3, [pc, #308]	; (800df70 <tcp_input+0x28c>)
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	881b      	ldrh	r3, [r3, #0]
 800de3e:	b29b      	uxth	r3, r3
 800de40:	4a4b      	ldr	r2, [pc, #300]	; (800df70 <tcp_input+0x28c>)
 800de42:	6814      	ldr	r4, [r2, #0]
 800de44:	4618      	mov	r0, r3
 800de46:	f7fc fbd2 	bl	800a5ee <lwip_htons>
 800de4a:	4603      	mov	r3, r0
 800de4c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800de4e:	4b48      	ldr	r3, [pc, #288]	; (800df70 <tcp_input+0x28c>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	885b      	ldrh	r3, [r3, #2]
 800de54:	b29b      	uxth	r3, r3
 800de56:	4a46      	ldr	r2, [pc, #280]	; (800df70 <tcp_input+0x28c>)
 800de58:	6814      	ldr	r4, [r2, #0]
 800de5a:	4618      	mov	r0, r3
 800de5c:	f7fc fbc7 	bl	800a5ee <lwip_htons>
 800de60:	4603      	mov	r3, r0
 800de62:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800de64:	4b42      	ldr	r3, [pc, #264]	; (800df70 <tcp_input+0x28c>)
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	685b      	ldr	r3, [r3, #4]
 800de6a:	4a41      	ldr	r2, [pc, #260]	; (800df70 <tcp_input+0x28c>)
 800de6c:	6814      	ldr	r4, [r2, #0]
 800de6e:	4618      	mov	r0, r3
 800de70:	f7fc fbd2 	bl	800a618 <lwip_htonl>
 800de74:	4603      	mov	r3, r0
 800de76:	6063      	str	r3, [r4, #4]
 800de78:	6863      	ldr	r3, [r4, #4]
 800de7a:	4a45      	ldr	r2, [pc, #276]	; (800df90 <tcp_input+0x2ac>)
 800de7c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800de7e:	4b3c      	ldr	r3, [pc, #240]	; (800df70 <tcp_input+0x28c>)
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	689b      	ldr	r3, [r3, #8]
 800de84:	4a3a      	ldr	r2, [pc, #232]	; (800df70 <tcp_input+0x28c>)
 800de86:	6814      	ldr	r4, [r2, #0]
 800de88:	4618      	mov	r0, r3
 800de8a:	f7fc fbc5 	bl	800a618 <lwip_htonl>
 800de8e:	4603      	mov	r3, r0
 800de90:	60a3      	str	r3, [r4, #8]
 800de92:	68a3      	ldr	r3, [r4, #8]
 800de94:	4a3f      	ldr	r2, [pc, #252]	; (800df94 <tcp_input+0x2b0>)
 800de96:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800de98:	4b35      	ldr	r3, [pc, #212]	; (800df70 <tcp_input+0x28c>)
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	89db      	ldrh	r3, [r3, #14]
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	4a33      	ldr	r2, [pc, #204]	; (800df70 <tcp_input+0x28c>)
 800dea2:	6814      	ldr	r4, [r2, #0]
 800dea4:	4618      	mov	r0, r3
 800dea6:	f7fc fba2 	bl	800a5ee <lwip_htons>
 800deaa:	4603      	mov	r3, r0
 800deac:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800deae:	4b30      	ldr	r3, [pc, #192]	; (800df70 <tcp_input+0x28c>)
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	899b      	ldrh	r3, [r3, #12]
 800deb4:	b29b      	uxth	r3, r3
 800deb6:	4618      	mov	r0, r3
 800deb8:	f7fc fb99 	bl	800a5ee <lwip_htons>
 800debc:	4603      	mov	r3, r0
 800debe:	b2db      	uxtb	r3, r3
 800dec0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dec4:	b2da      	uxtb	r2, r3
 800dec6:	4b34      	ldr	r3, [pc, #208]	; (800df98 <tcp_input+0x2b4>)
 800dec8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	891a      	ldrh	r2, [r3, #8]
 800dece:	4b33      	ldr	r3, [pc, #204]	; (800df9c <tcp_input+0x2b8>)
 800ded0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800ded2:	4b31      	ldr	r3, [pc, #196]	; (800df98 <tcp_input+0x2b4>)
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	f003 0303 	and.w	r3, r3, #3
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d00c      	beq.n	800def8 <tcp_input+0x214>
    tcplen++;
 800dede:	4b2f      	ldr	r3, [pc, #188]	; (800df9c <tcp_input+0x2b8>)
 800dee0:	881b      	ldrh	r3, [r3, #0]
 800dee2:	3301      	adds	r3, #1
 800dee4:	b29a      	uxth	r2, r3
 800dee6:	4b2d      	ldr	r3, [pc, #180]	; (800df9c <tcp_input+0x2b8>)
 800dee8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	891a      	ldrh	r2, [r3, #8]
 800deee:	4b2b      	ldr	r3, [pc, #172]	; (800df9c <tcp_input+0x2b8>)
 800def0:	881b      	ldrh	r3, [r3, #0]
 800def2:	429a      	cmp	r2, r3
 800def4:	f200 82d9 	bhi.w	800e4aa <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800def8:	2300      	movs	r3, #0
 800defa:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800defc:	4b28      	ldr	r3, [pc, #160]	; (800dfa0 <tcp_input+0x2bc>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	61fb      	str	r3, [r7, #28]
 800df02:	e09d      	b.n	800e040 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800df04:	69fb      	ldr	r3, [r7, #28]
 800df06:	7d1b      	ldrb	r3, [r3, #20]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d105      	bne.n	800df18 <tcp_input+0x234>
 800df0c:	4b15      	ldr	r3, [pc, #84]	; (800df64 <tcp_input+0x280>)
 800df0e:	22fb      	movs	r2, #251	; 0xfb
 800df10:	4924      	ldr	r1, [pc, #144]	; (800dfa4 <tcp_input+0x2c0>)
 800df12:	4816      	ldr	r0, [pc, #88]	; (800df6c <tcp_input+0x288>)
 800df14:	f006 ff0a 	bl	8014d2c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800df18:	69fb      	ldr	r3, [r7, #28]
 800df1a:	7d1b      	ldrb	r3, [r3, #20]
 800df1c:	2b0a      	cmp	r3, #10
 800df1e:	d105      	bne.n	800df2c <tcp_input+0x248>
 800df20:	4b10      	ldr	r3, [pc, #64]	; (800df64 <tcp_input+0x280>)
 800df22:	22fc      	movs	r2, #252	; 0xfc
 800df24:	4920      	ldr	r1, [pc, #128]	; (800dfa8 <tcp_input+0x2c4>)
 800df26:	4811      	ldr	r0, [pc, #68]	; (800df6c <tcp_input+0x288>)
 800df28:	f006 ff00 	bl	8014d2c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800df2c:	69fb      	ldr	r3, [r7, #28]
 800df2e:	7d1b      	ldrb	r3, [r3, #20]
 800df30:	2b01      	cmp	r3, #1
 800df32:	d105      	bne.n	800df40 <tcp_input+0x25c>
 800df34:	4b0b      	ldr	r3, [pc, #44]	; (800df64 <tcp_input+0x280>)
 800df36:	22fd      	movs	r2, #253	; 0xfd
 800df38:	491c      	ldr	r1, [pc, #112]	; (800dfac <tcp_input+0x2c8>)
 800df3a:	480c      	ldr	r0, [pc, #48]	; (800df6c <tcp_input+0x288>)
 800df3c:	f006 fef6 	bl	8014d2c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df40:	69fb      	ldr	r3, [r7, #28]
 800df42:	7a1b      	ldrb	r3, [r3, #8]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d033      	beq.n	800dfb0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800df48:	69fb      	ldr	r3, [r7, #28]
 800df4a:	7a1a      	ldrb	r2, [r3, #8]
 800df4c:	4b09      	ldr	r3, [pc, #36]	; (800df74 <tcp_input+0x290>)
 800df4e:	685b      	ldr	r3, [r3, #4]
 800df50:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800df54:	3301      	adds	r3, #1
 800df56:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df58:	429a      	cmp	r2, r3
 800df5a:	d029      	beq.n	800dfb0 <tcp_input+0x2cc>
      prev = pcb;
 800df5c:	69fb      	ldr	r3, [r7, #28]
 800df5e:	61bb      	str	r3, [r7, #24]
      continue;
 800df60:	e06b      	b.n	800e03a <tcp_input+0x356>
 800df62:	bf00      	nop
 800df64:	08017194 	.word	0x08017194
 800df68:	080171c8 	.word	0x080171c8
 800df6c:	080171e0 	.word	0x080171e0
 800df70:	200001b8 	.word	0x200001b8
 800df74:	2000d4f0 	.word	0x2000d4f0
 800df78:	200001bc 	.word	0x200001bc
 800df7c:	200001c0 	.word	0x200001c0
 800df80:	200001be 	.word	0x200001be
 800df84:	08017208 	.word	0x08017208
 800df88:	08017218 	.word	0x08017218
 800df8c:	08017224 	.word	0x08017224
 800df90:	200001c8 	.word	0x200001c8
 800df94:	200001cc 	.word	0x200001cc
 800df98:	200001d4 	.word	0x200001d4
 800df9c:	200001d2 	.word	0x200001d2
 800dfa0:	20019c74 	.word	0x20019c74
 800dfa4:	08017244 	.word	0x08017244
 800dfa8:	0801726c 	.word	0x0801726c
 800dfac:	08017298 	.word	0x08017298
    }

    if (pcb->remote_port == tcphdr->src &&
 800dfb0:	69fb      	ldr	r3, [r7, #28]
 800dfb2:	8b1a      	ldrh	r2, [r3, #24]
 800dfb4:	4b94      	ldr	r3, [pc, #592]	; (800e208 <tcp_input+0x524>)
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	881b      	ldrh	r3, [r3, #0]
 800dfba:	b29b      	uxth	r3, r3
 800dfbc:	429a      	cmp	r2, r3
 800dfbe:	d13a      	bne.n	800e036 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800dfc0:	69fb      	ldr	r3, [r7, #28]
 800dfc2:	8ada      	ldrh	r2, [r3, #22]
 800dfc4:	4b90      	ldr	r3, [pc, #576]	; (800e208 <tcp_input+0x524>)
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	885b      	ldrh	r3, [r3, #2]
 800dfca:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d132      	bne.n	800e036 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dfd0:	69fb      	ldr	r3, [r7, #28]
 800dfd2:	685a      	ldr	r2, [r3, #4]
 800dfd4:	4b8d      	ldr	r3, [pc, #564]	; (800e20c <tcp_input+0x528>)
 800dfd6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800dfd8:	429a      	cmp	r2, r3
 800dfda:	d12c      	bne.n	800e036 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800dfdc:	69fb      	ldr	r3, [r7, #28]
 800dfde:	681a      	ldr	r2, [r3, #0]
 800dfe0:	4b8a      	ldr	r3, [pc, #552]	; (800e20c <tcp_input+0x528>)
 800dfe2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	d126      	bne.n	800e036 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800dfe8:	69fb      	ldr	r3, [r7, #28]
 800dfea:	68db      	ldr	r3, [r3, #12]
 800dfec:	69fa      	ldr	r2, [r7, #28]
 800dfee:	429a      	cmp	r2, r3
 800dff0:	d106      	bne.n	800e000 <tcp_input+0x31c>
 800dff2:	4b87      	ldr	r3, [pc, #540]	; (800e210 <tcp_input+0x52c>)
 800dff4:	f240 120d 	movw	r2, #269	; 0x10d
 800dff8:	4986      	ldr	r1, [pc, #536]	; (800e214 <tcp_input+0x530>)
 800dffa:	4887      	ldr	r0, [pc, #540]	; (800e218 <tcp_input+0x534>)
 800dffc:	f006 fe96 	bl	8014d2c <iprintf>
      if (prev != NULL) {
 800e000:	69bb      	ldr	r3, [r7, #24]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d00a      	beq.n	800e01c <tcp_input+0x338>
        prev->next = pcb->next;
 800e006:	69fb      	ldr	r3, [r7, #28]
 800e008:	68da      	ldr	r2, [r3, #12]
 800e00a:	69bb      	ldr	r3, [r7, #24]
 800e00c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800e00e:	4b83      	ldr	r3, [pc, #524]	; (800e21c <tcp_input+0x538>)
 800e010:	681a      	ldr	r2, [r3, #0]
 800e012:	69fb      	ldr	r3, [r7, #28]
 800e014:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800e016:	4a81      	ldr	r2, [pc, #516]	; (800e21c <tcp_input+0x538>)
 800e018:	69fb      	ldr	r3, [r7, #28]
 800e01a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e01c:	69fb      	ldr	r3, [r7, #28]
 800e01e:	68db      	ldr	r3, [r3, #12]
 800e020:	69fa      	ldr	r2, [r7, #28]
 800e022:	429a      	cmp	r2, r3
 800e024:	d111      	bne.n	800e04a <tcp_input+0x366>
 800e026:	4b7a      	ldr	r3, [pc, #488]	; (800e210 <tcp_input+0x52c>)
 800e028:	f240 1215 	movw	r2, #277	; 0x115
 800e02c:	497c      	ldr	r1, [pc, #496]	; (800e220 <tcp_input+0x53c>)
 800e02e:	487a      	ldr	r0, [pc, #488]	; (800e218 <tcp_input+0x534>)
 800e030:	f006 fe7c 	bl	8014d2c <iprintf>
      break;
 800e034:	e009      	b.n	800e04a <tcp_input+0x366>
    }
    prev = pcb;
 800e036:	69fb      	ldr	r3, [r7, #28]
 800e038:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e03a:	69fb      	ldr	r3, [r7, #28]
 800e03c:	68db      	ldr	r3, [r3, #12]
 800e03e:	61fb      	str	r3, [r7, #28]
 800e040:	69fb      	ldr	r3, [r7, #28]
 800e042:	2b00      	cmp	r3, #0
 800e044:	f47f af5e 	bne.w	800df04 <tcp_input+0x220>
 800e048:	e000      	b.n	800e04c <tcp_input+0x368>
      break;
 800e04a:	bf00      	nop
  }

  if (pcb == NULL) {
 800e04c:	69fb      	ldr	r3, [r7, #28]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	f040 8095 	bne.w	800e17e <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e054:	4b73      	ldr	r3, [pc, #460]	; (800e224 <tcp_input+0x540>)
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	61fb      	str	r3, [r7, #28]
 800e05a:	e03f      	b.n	800e0dc <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e05c:	69fb      	ldr	r3, [r7, #28]
 800e05e:	7d1b      	ldrb	r3, [r3, #20]
 800e060:	2b0a      	cmp	r3, #10
 800e062:	d006      	beq.n	800e072 <tcp_input+0x38e>
 800e064:	4b6a      	ldr	r3, [pc, #424]	; (800e210 <tcp_input+0x52c>)
 800e066:	f240 121f 	movw	r2, #287	; 0x11f
 800e06a:	496f      	ldr	r1, [pc, #444]	; (800e228 <tcp_input+0x544>)
 800e06c:	486a      	ldr	r0, [pc, #424]	; (800e218 <tcp_input+0x534>)
 800e06e:	f006 fe5d 	bl	8014d2c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e072:	69fb      	ldr	r3, [r7, #28]
 800e074:	7a1b      	ldrb	r3, [r3, #8]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d009      	beq.n	800e08e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e07a:	69fb      	ldr	r3, [r7, #28]
 800e07c:	7a1a      	ldrb	r2, [r3, #8]
 800e07e:	4b63      	ldr	r3, [pc, #396]	; (800e20c <tcp_input+0x528>)
 800e080:	685b      	ldr	r3, [r3, #4]
 800e082:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e086:	3301      	adds	r3, #1
 800e088:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e08a:	429a      	cmp	r2, r3
 800e08c:	d122      	bne.n	800e0d4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800e08e:	69fb      	ldr	r3, [r7, #28]
 800e090:	8b1a      	ldrh	r2, [r3, #24]
 800e092:	4b5d      	ldr	r3, [pc, #372]	; (800e208 <tcp_input+0x524>)
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	881b      	ldrh	r3, [r3, #0]
 800e098:	b29b      	uxth	r3, r3
 800e09a:	429a      	cmp	r2, r3
 800e09c:	d11b      	bne.n	800e0d6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800e09e:	69fb      	ldr	r3, [r7, #28]
 800e0a0:	8ada      	ldrh	r2, [r3, #22]
 800e0a2:	4b59      	ldr	r3, [pc, #356]	; (800e208 <tcp_input+0x524>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	885b      	ldrh	r3, [r3, #2]
 800e0a8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	d113      	bne.n	800e0d6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e0ae:	69fb      	ldr	r3, [r7, #28]
 800e0b0:	685a      	ldr	r2, [r3, #4]
 800e0b2:	4b56      	ldr	r3, [pc, #344]	; (800e20c <tcp_input+0x528>)
 800e0b4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800e0b6:	429a      	cmp	r2, r3
 800e0b8:	d10d      	bne.n	800e0d6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e0ba:	69fb      	ldr	r3, [r7, #28]
 800e0bc:	681a      	ldr	r2, [r3, #0]
 800e0be:	4b53      	ldr	r3, [pc, #332]	; (800e20c <tcp_input+0x528>)
 800e0c0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e0c2:	429a      	cmp	r2, r3
 800e0c4:	d107      	bne.n	800e0d6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800e0c6:	69f8      	ldr	r0, [r7, #28]
 800e0c8:	f000 fb54 	bl	800e774 <tcp_timewait_input>
        }
        pbuf_free(p);
 800e0cc:	6878      	ldr	r0, [r7, #4]
 800e0ce:	f7fd fd41 	bl	800bb54 <pbuf_free>
        return;
 800e0d2:	e1f0      	b.n	800e4b6 <tcp_input+0x7d2>
        continue;
 800e0d4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0d6:	69fb      	ldr	r3, [r7, #28]
 800e0d8:	68db      	ldr	r3, [r3, #12]
 800e0da:	61fb      	str	r3, [r7, #28]
 800e0dc:	69fb      	ldr	r3, [r7, #28]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d1bc      	bne.n	800e05c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e0e6:	4b51      	ldr	r3, [pc, #324]	; (800e22c <tcp_input+0x548>)
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	617b      	str	r3, [r7, #20]
 800e0ec:	e02a      	b.n	800e144 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e0ee:	697b      	ldr	r3, [r7, #20]
 800e0f0:	7a1b      	ldrb	r3, [r3, #8]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d00c      	beq.n	800e110 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e0f6:	697b      	ldr	r3, [r7, #20]
 800e0f8:	7a1a      	ldrb	r2, [r3, #8]
 800e0fa:	4b44      	ldr	r3, [pc, #272]	; (800e20c <tcp_input+0x528>)
 800e0fc:	685b      	ldr	r3, [r3, #4]
 800e0fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e102:	3301      	adds	r3, #1
 800e104:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e106:	429a      	cmp	r2, r3
 800e108:	d002      	beq.n	800e110 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800e10a:	697b      	ldr	r3, [r7, #20]
 800e10c:	61bb      	str	r3, [r7, #24]
        continue;
 800e10e:	e016      	b.n	800e13e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800e110:	697b      	ldr	r3, [r7, #20]
 800e112:	8ada      	ldrh	r2, [r3, #22]
 800e114:	4b3c      	ldr	r3, [pc, #240]	; (800e208 <tcp_input+0x524>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	885b      	ldrh	r3, [r3, #2]
 800e11a:	b29b      	uxth	r3, r3
 800e11c:	429a      	cmp	r2, r3
 800e11e:	d10c      	bne.n	800e13a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e120:	697b      	ldr	r3, [r7, #20]
 800e122:	681a      	ldr	r2, [r3, #0]
 800e124:	4b39      	ldr	r3, [pc, #228]	; (800e20c <tcp_input+0x528>)
 800e126:	695b      	ldr	r3, [r3, #20]
 800e128:	429a      	cmp	r2, r3
 800e12a:	d00f      	beq.n	800e14c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e12c:	697b      	ldr	r3, [r7, #20]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d00d      	beq.n	800e14e <tcp_input+0x46a>
 800e132:	697b      	ldr	r3, [r7, #20]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d009      	beq.n	800e14e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	68db      	ldr	r3, [r3, #12]
 800e142:	617b      	str	r3, [r7, #20]
 800e144:	697b      	ldr	r3, [r7, #20]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d1d1      	bne.n	800e0ee <tcp_input+0x40a>
 800e14a:	e000      	b.n	800e14e <tcp_input+0x46a>
            break;
 800e14c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d014      	beq.n	800e17e <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800e154:	69bb      	ldr	r3, [r7, #24]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d00a      	beq.n	800e170 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e15a:	697b      	ldr	r3, [r7, #20]
 800e15c:	68da      	ldr	r2, [r3, #12]
 800e15e:	69bb      	ldr	r3, [r7, #24]
 800e160:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e162:	4b32      	ldr	r3, [pc, #200]	; (800e22c <tcp_input+0x548>)
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	697b      	ldr	r3, [r7, #20]
 800e168:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e16a:	4a30      	ldr	r2, [pc, #192]	; (800e22c <tcp_input+0x548>)
 800e16c:	697b      	ldr	r3, [r7, #20]
 800e16e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800e170:	6978      	ldr	r0, [r7, #20]
 800e172:	f000 fa01 	bl	800e578 <tcp_listen_input>
      }
      pbuf_free(p);
 800e176:	6878      	ldr	r0, [r7, #4]
 800e178:	f7fd fcec 	bl	800bb54 <pbuf_free>
      return;
 800e17c:	e19b      	b.n	800e4b6 <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800e17e:	69fb      	ldr	r3, [r7, #28]
 800e180:	2b00      	cmp	r3, #0
 800e182:	f000 8160 	beq.w	800e446 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800e186:	4b2a      	ldr	r3, [pc, #168]	; (800e230 <tcp_input+0x54c>)
 800e188:	2200      	movs	r2, #0
 800e18a:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	891a      	ldrh	r2, [r3, #8]
 800e190:	4b27      	ldr	r3, [pc, #156]	; (800e230 <tcp_input+0x54c>)
 800e192:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800e194:	4a26      	ldr	r2, [pc, #152]	; (800e230 <tcp_input+0x54c>)
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e19a:	4b1b      	ldr	r3, [pc, #108]	; (800e208 <tcp_input+0x524>)
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	4a24      	ldr	r2, [pc, #144]	; (800e230 <tcp_input+0x54c>)
 800e1a0:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800e1a2:	4b24      	ldr	r3, [pc, #144]	; (800e234 <tcp_input+0x550>)
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800e1a8:	4b23      	ldr	r3, [pc, #140]	; (800e238 <tcp_input+0x554>)
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800e1ae:	4b23      	ldr	r3, [pc, #140]	; (800e23c <tcp_input+0x558>)
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800e1b4:	4b22      	ldr	r3, [pc, #136]	; (800e240 <tcp_input+0x55c>)
 800e1b6:	781b      	ldrb	r3, [r3, #0]
 800e1b8:	f003 0308 	and.w	r3, r3, #8
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d006      	beq.n	800e1ce <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	7b5b      	ldrb	r3, [r3, #13]
 800e1c4:	f043 0301 	orr.w	r3, r3, #1
 800e1c8:	b2da      	uxtb	r2, r3
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800e1ce:	69fb      	ldr	r3, [r7, #28]
 800e1d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d038      	beq.n	800e248 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e1d6:	69f8      	ldr	r0, [r7, #28]
 800e1d8:	f7ff f88e 	bl	800d2f8 <tcp_process_refused_data>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	f113 0f0d 	cmn.w	r3, #13
 800e1e2:	d007      	beq.n	800e1f4 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e1e4:	69fb      	ldr	r3, [r7, #28]
 800e1e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d02d      	beq.n	800e248 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e1ec:	4b15      	ldr	r3, [pc, #84]	; (800e244 <tcp_input+0x560>)
 800e1ee:	881b      	ldrh	r3, [r3, #0]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d029      	beq.n	800e248 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800e1f4:	69fb      	ldr	r3, [r7, #28]
 800e1f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	f040 8104 	bne.w	800e406 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800e1fe:	69f8      	ldr	r0, [r7, #28]
 800e200:	f003 fe18 	bl	8011e34 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800e204:	e0ff      	b.n	800e406 <tcp_input+0x722>
 800e206:	bf00      	nop
 800e208:	200001b8 	.word	0x200001b8
 800e20c:	2000d4f0 	.word	0x2000d4f0
 800e210:	08017194 	.word	0x08017194
 800e214:	080172c0 	.word	0x080172c0
 800e218:	080171e0 	.word	0x080171e0
 800e21c:	20019c74 	.word	0x20019c74
 800e220:	080172ec 	.word	0x080172ec
 800e224:	20019c84 	.word	0x20019c84
 800e228:	08017318 	.word	0x08017318
 800e22c:	20019c7c 	.word	0x20019c7c
 800e230:	200001a8 	.word	0x200001a8
 800e234:	200001d8 	.word	0x200001d8
 800e238:	200001d5 	.word	0x200001d5
 800e23c:	200001d0 	.word	0x200001d0
 800e240:	200001d4 	.word	0x200001d4
 800e244:	200001d2 	.word	0x200001d2
      }
    }
    tcp_input_pcb = pcb;
 800e248:	4a9c      	ldr	r2, [pc, #624]	; (800e4bc <tcp_input+0x7d8>)
 800e24a:	69fb      	ldr	r3, [r7, #28]
 800e24c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800e24e:	69f8      	ldr	r0, [r7, #28]
 800e250:	f000 fb0a 	bl	800e868 <tcp_process>
 800e254:	4603      	mov	r3, r0
 800e256:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800e258:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e25c:	f113 0f0d 	cmn.w	r3, #13
 800e260:	f000 80d3 	beq.w	800e40a <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800e264:	4b96      	ldr	r3, [pc, #600]	; (800e4c0 <tcp_input+0x7dc>)
 800e266:	781b      	ldrb	r3, [r3, #0]
 800e268:	f003 0308 	and.w	r3, r3, #8
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d015      	beq.n	800e29c <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800e270:	69fb      	ldr	r3, [r7, #28]
 800e272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e276:	2b00      	cmp	r3, #0
 800e278:	d008      	beq.n	800e28c <tcp_input+0x5a8>
 800e27a:	69fb      	ldr	r3, [r7, #28]
 800e27c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e280:	69fa      	ldr	r2, [r7, #28]
 800e282:	6912      	ldr	r2, [r2, #16]
 800e284:	f06f 010d 	mvn.w	r1, #13
 800e288:	4610      	mov	r0, r2
 800e28a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e28c:	69f9      	ldr	r1, [r7, #28]
 800e28e:	488d      	ldr	r0, [pc, #564]	; (800e4c4 <tcp_input+0x7e0>)
 800e290:	f7ff fbb0 	bl	800d9f4 <tcp_pcb_remove>
        tcp_free(pcb);
 800e294:	69f8      	ldr	r0, [r7, #28]
 800e296:	f7fd ff8f 	bl	800c1b8 <tcp_free>
 800e29a:	e0c1      	b.n	800e420 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800e29c:	2300      	movs	r3, #0
 800e29e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800e2a0:	4b89      	ldr	r3, [pc, #548]	; (800e4c8 <tcp_input+0x7e4>)
 800e2a2:	881b      	ldrh	r3, [r3, #0]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d01d      	beq.n	800e2e4 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800e2a8:	4b87      	ldr	r3, [pc, #540]	; (800e4c8 <tcp_input+0x7e4>)
 800e2aa:	881b      	ldrh	r3, [r3, #0]
 800e2ac:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e2ae:	69fb      	ldr	r3, [r7, #28]
 800e2b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d00a      	beq.n	800e2ce <tcp_input+0x5ea>
 800e2b8:	69fb      	ldr	r3, [r7, #28]
 800e2ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e2be:	69fa      	ldr	r2, [r7, #28]
 800e2c0:	6910      	ldr	r0, [r2, #16]
 800e2c2:	89fa      	ldrh	r2, [r7, #14]
 800e2c4:	69f9      	ldr	r1, [r7, #28]
 800e2c6:	4798      	blx	r3
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	74fb      	strb	r3, [r7, #19]
 800e2cc:	e001      	b.n	800e2d2 <tcp_input+0x5ee>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e2d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e2d6:	f113 0f0d 	cmn.w	r3, #13
 800e2da:	f000 8098 	beq.w	800e40e <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800e2de:	4b7a      	ldr	r3, [pc, #488]	; (800e4c8 <tcp_input+0x7e4>)
 800e2e0:	2200      	movs	r2, #0
 800e2e2:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800e2e4:	69f8      	ldr	r0, [r7, #28]
 800e2e6:	f000 f907 	bl	800e4f8 <tcp_input_delayed_close>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	f040 8090 	bne.w	800e412 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800e2f2:	4b76      	ldr	r3, [pc, #472]	; (800e4cc <tcp_input+0x7e8>)
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d041      	beq.n	800e37e <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800e2fa:	69fb      	ldr	r3, [r7, #28]
 800e2fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d006      	beq.n	800e310 <tcp_input+0x62c>
 800e302:	4b73      	ldr	r3, [pc, #460]	; (800e4d0 <tcp_input+0x7ec>)
 800e304:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800e308:	4972      	ldr	r1, [pc, #456]	; (800e4d4 <tcp_input+0x7f0>)
 800e30a:	4873      	ldr	r0, [pc, #460]	; (800e4d8 <tcp_input+0x7f4>)
 800e30c:	f006 fd0e 	bl	8014d2c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800e310:	69fb      	ldr	r3, [r7, #28]
 800e312:	8b5b      	ldrh	r3, [r3, #26]
 800e314:	f003 0310 	and.w	r3, r3, #16
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d008      	beq.n	800e32e <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800e31c:	4b6b      	ldr	r3, [pc, #428]	; (800e4cc <tcp_input+0x7e8>)
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	4618      	mov	r0, r3
 800e322:	f7fd fc17 	bl	800bb54 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800e326:	69f8      	ldr	r0, [r7, #28]
 800e328:	f7fe fa2e 	bl	800c788 <tcp_abort>
            goto aborted;
 800e32c:	e078      	b.n	800e420 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e32e:	69fb      	ldr	r3, [r7, #28]
 800e330:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e334:	2b00      	cmp	r3, #0
 800e336:	d00c      	beq.n	800e352 <tcp_input+0x66e>
 800e338:	69fb      	ldr	r3, [r7, #28]
 800e33a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e33e:	69fb      	ldr	r3, [r7, #28]
 800e340:	6918      	ldr	r0, [r3, #16]
 800e342:	4b62      	ldr	r3, [pc, #392]	; (800e4cc <tcp_input+0x7e8>)
 800e344:	681a      	ldr	r2, [r3, #0]
 800e346:	2300      	movs	r3, #0
 800e348:	69f9      	ldr	r1, [r7, #28]
 800e34a:	47a0      	blx	r4
 800e34c:	4603      	mov	r3, r0
 800e34e:	74fb      	strb	r3, [r7, #19]
 800e350:	e008      	b.n	800e364 <tcp_input+0x680>
 800e352:	4b5e      	ldr	r3, [pc, #376]	; (800e4cc <tcp_input+0x7e8>)
 800e354:	681a      	ldr	r2, [r3, #0]
 800e356:	2300      	movs	r3, #0
 800e358:	69f9      	ldr	r1, [r7, #28]
 800e35a:	2000      	movs	r0, #0
 800e35c:	f7ff f8a2 	bl	800d4a4 <tcp_recv_null>
 800e360:	4603      	mov	r3, r0
 800e362:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800e364:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e368:	f113 0f0d 	cmn.w	r3, #13
 800e36c:	d053      	beq.n	800e416 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800e36e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d003      	beq.n	800e37e <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800e376:	4b55      	ldr	r3, [pc, #340]	; (800e4cc <tcp_input+0x7e8>)
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	69fb      	ldr	r3, [r7, #28]
 800e37c:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800e37e:	4b50      	ldr	r3, [pc, #320]	; (800e4c0 <tcp_input+0x7dc>)
 800e380:	781b      	ldrb	r3, [r3, #0]
 800e382:	f003 0320 	and.w	r3, r3, #32
 800e386:	2b00      	cmp	r3, #0
 800e388:	d030      	beq.n	800e3ec <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800e38a:	69fb      	ldr	r3, [r7, #28]
 800e38c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d009      	beq.n	800e3a6 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800e392:	69fb      	ldr	r3, [r7, #28]
 800e394:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e396:	7b5a      	ldrb	r2, [r3, #13]
 800e398:	69fb      	ldr	r3, [r7, #28]
 800e39a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e39c:	f042 0220 	orr.w	r2, r2, #32
 800e3a0:	b2d2      	uxtb	r2, r2
 800e3a2:	735a      	strb	r2, [r3, #13]
 800e3a4:	e022      	b.n	800e3ec <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e3a6:	69fb      	ldr	r3, [r7, #28]
 800e3a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e3aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e3ae:	d005      	beq.n	800e3bc <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800e3b0:	69fb      	ldr	r3, [r7, #28]
 800e3b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e3b4:	3301      	adds	r3, #1
 800e3b6:	b29a      	uxth	r2, r3
 800e3b8:	69fb      	ldr	r3, [r7, #28]
 800e3ba:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800e3bc:	69fb      	ldr	r3, [r7, #28]
 800e3be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d00b      	beq.n	800e3de <tcp_input+0x6fa>
 800e3c6:	69fb      	ldr	r3, [r7, #28]
 800e3c8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e3cc:	69fb      	ldr	r3, [r7, #28]
 800e3ce:	6918      	ldr	r0, [r3, #16]
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	69f9      	ldr	r1, [r7, #28]
 800e3d6:	47a0      	blx	r4
 800e3d8:	4603      	mov	r3, r0
 800e3da:	74fb      	strb	r3, [r7, #19]
 800e3dc:	e001      	b.n	800e3e2 <tcp_input+0x6fe>
 800e3de:	2300      	movs	r3, #0
 800e3e0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e3e2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e3e6:	f113 0f0d 	cmn.w	r3, #13
 800e3ea:	d016      	beq.n	800e41a <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800e3ec:	4b33      	ldr	r3, [pc, #204]	; (800e4bc <tcp_input+0x7d8>)
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e3f2:	69f8      	ldr	r0, [r7, #28]
 800e3f4:	f000 f880 	bl	800e4f8 <tcp_input_delayed_close>
 800e3f8:	4603      	mov	r3, r0
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d10f      	bne.n	800e41e <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800e3fe:	69f8      	ldr	r0, [r7, #28]
 800e400:	f002 ff14 	bl	801122c <tcp_output>
 800e404:	e00c      	b.n	800e420 <tcp_input+0x73c>
        goto aborted;
 800e406:	bf00      	nop
 800e408:	e00a      	b.n	800e420 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800e40a:	bf00      	nop
 800e40c:	e008      	b.n	800e420 <tcp_input+0x73c>
              goto aborted;
 800e40e:	bf00      	nop
 800e410:	e006      	b.n	800e420 <tcp_input+0x73c>
          goto aborted;
 800e412:	bf00      	nop
 800e414:	e004      	b.n	800e420 <tcp_input+0x73c>
            goto aborted;
 800e416:	bf00      	nop
 800e418:	e002      	b.n	800e420 <tcp_input+0x73c>
              goto aborted;
 800e41a:	bf00      	nop
 800e41c:	e000      	b.n	800e420 <tcp_input+0x73c>
          goto aborted;
 800e41e:	bf00      	nop
    tcp_input_pcb = NULL;
 800e420:	4b26      	ldr	r3, [pc, #152]	; (800e4bc <tcp_input+0x7d8>)
 800e422:	2200      	movs	r2, #0
 800e424:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800e426:	4b29      	ldr	r3, [pc, #164]	; (800e4cc <tcp_input+0x7e8>)
 800e428:	2200      	movs	r2, #0
 800e42a:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800e42c:	4b2b      	ldr	r3, [pc, #172]	; (800e4dc <tcp_input+0x7f8>)
 800e42e:	685b      	ldr	r3, [r3, #4]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d03f      	beq.n	800e4b4 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 800e434:	4b29      	ldr	r3, [pc, #164]	; (800e4dc <tcp_input+0x7f8>)
 800e436:	685b      	ldr	r3, [r3, #4]
 800e438:	4618      	mov	r0, r3
 800e43a:	f7fd fb8b 	bl	800bb54 <pbuf_free>
      inseg.p = NULL;
 800e43e:	4b27      	ldr	r3, [pc, #156]	; (800e4dc <tcp_input+0x7f8>)
 800e440:	2200      	movs	r2, #0
 800e442:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800e444:	e036      	b.n	800e4b4 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800e446:	4b26      	ldr	r3, [pc, #152]	; (800e4e0 <tcp_input+0x7fc>)
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	899b      	ldrh	r3, [r3, #12]
 800e44c:	b29b      	uxth	r3, r3
 800e44e:	4618      	mov	r0, r3
 800e450:	f7fc f8cd 	bl	800a5ee <lwip_htons>
 800e454:	4603      	mov	r3, r0
 800e456:	b2db      	uxtb	r3, r3
 800e458:	f003 0304 	and.w	r3, r3, #4
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d118      	bne.n	800e492 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e460:	4b20      	ldr	r3, [pc, #128]	; (800e4e4 <tcp_input+0x800>)
 800e462:	6819      	ldr	r1, [r3, #0]
 800e464:	4b20      	ldr	r3, [pc, #128]	; (800e4e8 <tcp_input+0x804>)
 800e466:	881b      	ldrh	r3, [r3, #0]
 800e468:	461a      	mov	r2, r3
 800e46a:	4b20      	ldr	r3, [pc, #128]	; (800e4ec <tcp_input+0x808>)
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e470:	4b1b      	ldr	r3, [pc, #108]	; (800e4e0 <tcp_input+0x7fc>)
 800e472:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e474:	885b      	ldrh	r3, [r3, #2]
 800e476:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e478:	4a19      	ldr	r2, [pc, #100]	; (800e4e0 <tcp_input+0x7fc>)
 800e47a:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e47c:	8812      	ldrh	r2, [r2, #0]
 800e47e:	b292      	uxth	r2, r2
 800e480:	9202      	str	r2, [sp, #8]
 800e482:	9301      	str	r3, [sp, #4]
 800e484:	4b1a      	ldr	r3, [pc, #104]	; (800e4f0 <tcp_input+0x80c>)
 800e486:	9300      	str	r3, [sp, #0]
 800e488:	4b1a      	ldr	r3, [pc, #104]	; (800e4f4 <tcp_input+0x810>)
 800e48a:	4602      	mov	r2, r0
 800e48c:	2000      	movs	r0, #0
 800e48e:	f003 fc81 	bl	8011d94 <tcp_rst>
    pbuf_free(p);
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f7fd fb5e 	bl	800bb54 <pbuf_free>
  return;
 800e498:	e00c      	b.n	800e4b4 <tcp_input+0x7d0>
    goto dropped;
 800e49a:	bf00      	nop
 800e49c:	e006      	b.n	800e4ac <tcp_input+0x7c8>
    goto dropped;
 800e49e:	bf00      	nop
 800e4a0:	e004      	b.n	800e4ac <tcp_input+0x7c8>
    goto dropped;
 800e4a2:	bf00      	nop
 800e4a4:	e002      	b.n	800e4ac <tcp_input+0x7c8>
      goto dropped;
 800e4a6:	bf00      	nop
 800e4a8:	e000      	b.n	800e4ac <tcp_input+0x7c8>
      goto dropped;
 800e4aa:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800e4ac:	6878      	ldr	r0, [r7, #4]
 800e4ae:	f7fd fb51 	bl	800bb54 <pbuf_free>
 800e4b2:	e000      	b.n	800e4b6 <tcp_input+0x7d2>
  return;
 800e4b4:	bf00      	nop
}
 800e4b6:	3724      	adds	r7, #36	; 0x24
 800e4b8:	46bd      	mov	sp, r7
 800e4ba:	bd90      	pop	{r4, r7, pc}
 800e4bc:	20019c88 	.word	0x20019c88
 800e4c0:	200001d5 	.word	0x200001d5
 800e4c4:	20019c74 	.word	0x20019c74
 800e4c8:	200001d0 	.word	0x200001d0
 800e4cc:	200001d8 	.word	0x200001d8
 800e4d0:	08017194 	.word	0x08017194
 800e4d4:	08017348 	.word	0x08017348
 800e4d8:	080171e0 	.word	0x080171e0
 800e4dc:	200001a8 	.word	0x200001a8
 800e4e0:	200001b8 	.word	0x200001b8
 800e4e4:	200001cc 	.word	0x200001cc
 800e4e8:	200001d2 	.word	0x200001d2
 800e4ec:	200001c8 	.word	0x200001c8
 800e4f0:	2000d500 	.word	0x2000d500
 800e4f4:	2000d504 	.word	0x2000d504

0800e4f8 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d106      	bne.n	800e514 <tcp_input_delayed_close+0x1c>
 800e506:	4b17      	ldr	r3, [pc, #92]	; (800e564 <tcp_input_delayed_close+0x6c>)
 800e508:	f240 225a 	movw	r2, #602	; 0x25a
 800e50c:	4916      	ldr	r1, [pc, #88]	; (800e568 <tcp_input_delayed_close+0x70>)
 800e50e:	4817      	ldr	r0, [pc, #92]	; (800e56c <tcp_input_delayed_close+0x74>)
 800e510:	f006 fc0c 	bl	8014d2c <iprintf>

  if (recv_flags & TF_CLOSED) {
 800e514:	4b16      	ldr	r3, [pc, #88]	; (800e570 <tcp_input_delayed_close+0x78>)
 800e516:	781b      	ldrb	r3, [r3, #0]
 800e518:	f003 0310 	and.w	r3, r3, #16
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d01c      	beq.n	800e55a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	8b5b      	ldrh	r3, [r3, #26]
 800e524:	f003 0310 	and.w	r3, r3, #16
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d10d      	bne.n	800e548 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e532:	2b00      	cmp	r3, #0
 800e534:	d008      	beq.n	800e548 <tcp_input_delayed_close+0x50>
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e53c:	687a      	ldr	r2, [r7, #4]
 800e53e:	6912      	ldr	r2, [r2, #16]
 800e540:	f06f 010e 	mvn.w	r1, #14
 800e544:	4610      	mov	r0, r2
 800e546:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e548:	6879      	ldr	r1, [r7, #4]
 800e54a:	480a      	ldr	r0, [pc, #40]	; (800e574 <tcp_input_delayed_close+0x7c>)
 800e54c:	f7ff fa52 	bl	800d9f4 <tcp_pcb_remove>
    tcp_free(pcb);
 800e550:	6878      	ldr	r0, [r7, #4]
 800e552:	f7fd fe31 	bl	800c1b8 <tcp_free>
    return 1;
 800e556:	2301      	movs	r3, #1
 800e558:	e000      	b.n	800e55c <tcp_input_delayed_close+0x64>
  }
  return 0;
 800e55a:	2300      	movs	r3, #0
}
 800e55c:	4618      	mov	r0, r3
 800e55e:	3708      	adds	r7, #8
 800e560:	46bd      	mov	sp, r7
 800e562:	bd80      	pop	{r7, pc}
 800e564:	08017194 	.word	0x08017194
 800e568:	08017364 	.word	0x08017364
 800e56c:	080171e0 	.word	0x080171e0
 800e570:	200001d5 	.word	0x200001d5
 800e574:	20019c74 	.word	0x20019c74

0800e578 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800e578:	b590      	push	{r4, r7, lr}
 800e57a:	b08b      	sub	sp, #44	; 0x2c
 800e57c:	af04      	add	r7, sp, #16
 800e57e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800e580:	4b6f      	ldr	r3, [pc, #444]	; (800e740 <tcp_listen_input+0x1c8>)
 800e582:	781b      	ldrb	r3, [r3, #0]
 800e584:	f003 0304 	and.w	r3, r3, #4
 800e588:	2b00      	cmp	r3, #0
 800e58a:	f040 80d2 	bne.w	800e732 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d106      	bne.n	800e5a2 <tcp_listen_input+0x2a>
 800e594:	4b6b      	ldr	r3, [pc, #428]	; (800e744 <tcp_listen_input+0x1cc>)
 800e596:	f240 2281 	movw	r2, #641	; 0x281
 800e59a:	496b      	ldr	r1, [pc, #428]	; (800e748 <tcp_listen_input+0x1d0>)
 800e59c:	486b      	ldr	r0, [pc, #428]	; (800e74c <tcp_listen_input+0x1d4>)
 800e59e:	f006 fbc5 	bl	8014d2c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800e5a2:	4b67      	ldr	r3, [pc, #412]	; (800e740 <tcp_listen_input+0x1c8>)
 800e5a4:	781b      	ldrb	r3, [r3, #0]
 800e5a6:	f003 0310 	and.w	r3, r3, #16
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d019      	beq.n	800e5e2 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e5ae:	4b68      	ldr	r3, [pc, #416]	; (800e750 <tcp_listen_input+0x1d8>)
 800e5b0:	6819      	ldr	r1, [r3, #0]
 800e5b2:	4b68      	ldr	r3, [pc, #416]	; (800e754 <tcp_listen_input+0x1dc>)
 800e5b4:	881b      	ldrh	r3, [r3, #0]
 800e5b6:	461a      	mov	r2, r3
 800e5b8:	4b67      	ldr	r3, [pc, #412]	; (800e758 <tcp_listen_input+0x1e0>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e5be:	4b67      	ldr	r3, [pc, #412]	; (800e75c <tcp_listen_input+0x1e4>)
 800e5c0:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e5c2:	885b      	ldrh	r3, [r3, #2]
 800e5c4:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e5c6:	4a65      	ldr	r2, [pc, #404]	; (800e75c <tcp_listen_input+0x1e4>)
 800e5c8:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e5ca:	8812      	ldrh	r2, [r2, #0]
 800e5cc:	b292      	uxth	r2, r2
 800e5ce:	9202      	str	r2, [sp, #8]
 800e5d0:	9301      	str	r3, [sp, #4]
 800e5d2:	4b63      	ldr	r3, [pc, #396]	; (800e760 <tcp_listen_input+0x1e8>)
 800e5d4:	9300      	str	r3, [sp, #0]
 800e5d6:	4b63      	ldr	r3, [pc, #396]	; (800e764 <tcp_listen_input+0x1ec>)
 800e5d8:	4602      	mov	r2, r0
 800e5da:	6878      	ldr	r0, [r7, #4]
 800e5dc:	f003 fbda 	bl	8011d94 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800e5e0:	e0a9      	b.n	800e736 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800e5e2:	4b57      	ldr	r3, [pc, #348]	; (800e740 <tcp_listen_input+0x1c8>)
 800e5e4:	781b      	ldrb	r3, [r3, #0]
 800e5e6:	f003 0302 	and.w	r3, r3, #2
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	f000 80a3 	beq.w	800e736 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	7d5b      	ldrb	r3, [r3, #21]
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	f7ff f879 	bl	800d6ec <tcp_alloc>
 800e5fa:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800e5fc:	697b      	ldr	r3, [r7, #20]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d111      	bne.n	800e626 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	699b      	ldr	r3, [r3, #24]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d00a      	beq.n	800e620 <tcp_listen_input+0xa8>
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	699b      	ldr	r3, [r3, #24]
 800e60e:	687a      	ldr	r2, [r7, #4]
 800e610:	6910      	ldr	r0, [r2, #16]
 800e612:	f04f 32ff 	mov.w	r2, #4294967295
 800e616:	2100      	movs	r1, #0
 800e618:	4798      	blx	r3
 800e61a:	4603      	mov	r3, r0
 800e61c:	73bb      	strb	r3, [r7, #14]
      return;
 800e61e:	e08b      	b.n	800e738 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e620:	23f0      	movs	r3, #240	; 0xf0
 800e622:	73bb      	strb	r3, [r7, #14]
      return;
 800e624:	e088      	b.n	800e738 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e626:	4b50      	ldr	r3, [pc, #320]	; (800e768 <tcp_listen_input+0x1f0>)
 800e628:	695a      	ldr	r2, [r3, #20]
 800e62a:	697b      	ldr	r3, [r7, #20]
 800e62c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800e62e:	4b4e      	ldr	r3, [pc, #312]	; (800e768 <tcp_listen_input+0x1f0>)
 800e630:	691a      	ldr	r2, [r3, #16]
 800e632:	697b      	ldr	r3, [r7, #20]
 800e634:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	8ada      	ldrh	r2, [r3, #22]
 800e63a:	697b      	ldr	r3, [r7, #20]
 800e63c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800e63e:	4b47      	ldr	r3, [pc, #284]	; (800e75c <tcp_listen_input+0x1e4>)
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	881b      	ldrh	r3, [r3, #0]
 800e644:	b29a      	uxth	r2, r3
 800e646:	697b      	ldr	r3, [r7, #20]
 800e648:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800e64a:	697b      	ldr	r3, [r7, #20]
 800e64c:	2203      	movs	r2, #3
 800e64e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800e650:	4b41      	ldr	r3, [pc, #260]	; (800e758 <tcp_listen_input+0x1e0>)
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	1c5a      	adds	r2, r3, #1
 800e656:	697b      	ldr	r3, [r7, #20]
 800e658:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800e65a:	697b      	ldr	r3, [r7, #20]
 800e65c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e65e:	697b      	ldr	r3, [r7, #20]
 800e660:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800e662:	6978      	ldr	r0, [r7, #20]
 800e664:	f7ff fa5a 	bl	800db1c <tcp_next_iss>
 800e668:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800e66a:	697b      	ldr	r3, [r7, #20]
 800e66c:	693a      	ldr	r2, [r7, #16]
 800e66e:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	693a      	ldr	r2, [r7, #16]
 800e674:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800e676:	697b      	ldr	r3, [r7, #20]
 800e678:	693a      	ldr	r2, [r7, #16]
 800e67a:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800e67c:	697b      	ldr	r3, [r7, #20]
 800e67e:	693a      	ldr	r2, [r7, #16]
 800e680:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e682:	4b35      	ldr	r3, [pc, #212]	; (800e758 <tcp_listen_input+0x1e0>)
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	1e5a      	subs	r2, r3, #1
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	691a      	ldr	r2, [r3, #16]
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800e694:	697b      	ldr	r3, [r7, #20]
 800e696:	687a      	ldr	r2, [r7, #4]
 800e698:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	7a5b      	ldrb	r3, [r3, #9]
 800e69e:	f003 030c 	and.w	r3, r3, #12
 800e6a2:	b2da      	uxtb	r2, r3
 800e6a4:	697b      	ldr	r3, [r7, #20]
 800e6a6:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	7a1a      	ldrb	r2, [r3, #8]
 800e6ac:	697b      	ldr	r3, [r7, #20]
 800e6ae:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800e6b0:	4b2e      	ldr	r3, [pc, #184]	; (800e76c <tcp_listen_input+0x1f4>)
 800e6b2:	681a      	ldr	r2, [r3, #0]
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	60da      	str	r2, [r3, #12]
 800e6b8:	4a2c      	ldr	r2, [pc, #176]	; (800e76c <tcp_listen_input+0x1f4>)
 800e6ba:	697b      	ldr	r3, [r7, #20]
 800e6bc:	6013      	str	r3, [r2, #0]
 800e6be:	f003 fd29 	bl	8012114 <tcp_timer_needed>
 800e6c2:	4b2b      	ldr	r3, [pc, #172]	; (800e770 <tcp_listen_input+0x1f8>)
 800e6c4:	2201      	movs	r2, #1
 800e6c6:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800e6c8:	6978      	ldr	r0, [r7, #20]
 800e6ca:	f001 fd8d 	bl	80101e8 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800e6ce:	4b23      	ldr	r3, [pc, #140]	; (800e75c <tcp_listen_input+0x1e4>)
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	89db      	ldrh	r3, [r3, #14]
 800e6d4:	b29a      	uxth	r2, r3
 800e6d6:	697b      	ldr	r3, [r7, #20]
 800e6d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800e6dc:	697b      	ldr	r3, [r7, #20]
 800e6de:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e6e2:	697b      	ldr	r3, [r7, #20]
 800e6e4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e6e8:	697b      	ldr	r3, [r7, #20]
 800e6ea:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800e6ec:	697b      	ldr	r3, [r7, #20]
 800e6ee:	3304      	adds	r3, #4
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	f005 f8ed 	bl	80138d0 <ip4_route>
 800e6f6:	4601      	mov	r1, r0
 800e6f8:	697b      	ldr	r3, [r7, #20]
 800e6fa:	3304      	adds	r3, #4
 800e6fc:	461a      	mov	r2, r3
 800e6fe:	4620      	mov	r0, r4
 800e700:	f7ff fa32 	bl	800db68 <tcp_eff_send_mss_netif>
 800e704:	4603      	mov	r3, r0
 800e706:	461a      	mov	r2, r3
 800e708:	697b      	ldr	r3, [r7, #20]
 800e70a:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e70c:	2112      	movs	r1, #18
 800e70e:	6978      	ldr	r0, [r7, #20]
 800e710:	f002 fc9e 	bl	8011050 <tcp_enqueue_flags>
 800e714:	4603      	mov	r3, r0
 800e716:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800e718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d004      	beq.n	800e72a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800e720:	2100      	movs	r1, #0
 800e722:	6978      	ldr	r0, [r7, #20]
 800e724:	f7fd ff72 	bl	800c60c <tcp_abandon>
      return;
 800e728:	e006      	b.n	800e738 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800e72a:	6978      	ldr	r0, [r7, #20]
 800e72c:	f002 fd7e 	bl	801122c <tcp_output>
  return;
 800e730:	e001      	b.n	800e736 <tcp_listen_input+0x1be>
    return;
 800e732:	bf00      	nop
 800e734:	e000      	b.n	800e738 <tcp_listen_input+0x1c0>
  return;
 800e736:	bf00      	nop
}
 800e738:	371c      	adds	r7, #28
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd90      	pop	{r4, r7, pc}
 800e73e:	bf00      	nop
 800e740:	200001d4 	.word	0x200001d4
 800e744:	08017194 	.word	0x08017194
 800e748:	0801738c 	.word	0x0801738c
 800e74c:	080171e0 	.word	0x080171e0
 800e750:	200001cc 	.word	0x200001cc
 800e754:	200001d2 	.word	0x200001d2
 800e758:	200001c8 	.word	0x200001c8
 800e75c:	200001b8 	.word	0x200001b8
 800e760:	2000d500 	.word	0x2000d500
 800e764:	2000d504 	.word	0x2000d504
 800e768:	2000d4f0 	.word	0x2000d4f0
 800e76c:	20019c74 	.word	0x20019c74
 800e770:	20019c70 	.word	0x20019c70

0800e774 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800e774:	b580      	push	{r7, lr}
 800e776:	b086      	sub	sp, #24
 800e778:	af04      	add	r7, sp, #16
 800e77a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800e77c:	4b2f      	ldr	r3, [pc, #188]	; (800e83c <tcp_timewait_input+0xc8>)
 800e77e:	781b      	ldrb	r3, [r3, #0]
 800e780:	f003 0304 	and.w	r3, r3, #4
 800e784:	2b00      	cmp	r3, #0
 800e786:	d153      	bne.n	800e830 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d106      	bne.n	800e79c <tcp_timewait_input+0x28>
 800e78e:	4b2c      	ldr	r3, [pc, #176]	; (800e840 <tcp_timewait_input+0xcc>)
 800e790:	f240 22ee 	movw	r2, #750	; 0x2ee
 800e794:	492b      	ldr	r1, [pc, #172]	; (800e844 <tcp_timewait_input+0xd0>)
 800e796:	482c      	ldr	r0, [pc, #176]	; (800e848 <tcp_timewait_input+0xd4>)
 800e798:	f006 fac8 	bl	8014d2c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800e79c:	4b27      	ldr	r3, [pc, #156]	; (800e83c <tcp_timewait_input+0xc8>)
 800e79e:	781b      	ldrb	r3, [r3, #0]
 800e7a0:	f003 0302 	and.w	r3, r3, #2
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d02a      	beq.n	800e7fe <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800e7a8:	4b28      	ldr	r3, [pc, #160]	; (800e84c <tcp_timewait_input+0xd8>)
 800e7aa:	681a      	ldr	r2, [r3, #0]
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7b0:	1ad3      	subs	r3, r2, r3
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	db2d      	blt.n	800e812 <tcp_timewait_input+0x9e>
 800e7b6:	4b25      	ldr	r3, [pc, #148]	; (800e84c <tcp_timewait_input+0xd8>)
 800e7b8:	681a      	ldr	r2, [r3, #0]
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7be:	6879      	ldr	r1, [r7, #4]
 800e7c0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e7c2:	440b      	add	r3, r1
 800e7c4:	1ad3      	subs	r3, r2, r3
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	dc23      	bgt.n	800e812 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e7ca:	4b21      	ldr	r3, [pc, #132]	; (800e850 <tcp_timewait_input+0xdc>)
 800e7cc:	6819      	ldr	r1, [r3, #0]
 800e7ce:	4b21      	ldr	r3, [pc, #132]	; (800e854 <tcp_timewait_input+0xe0>)
 800e7d0:	881b      	ldrh	r3, [r3, #0]
 800e7d2:	461a      	mov	r2, r3
 800e7d4:	4b1d      	ldr	r3, [pc, #116]	; (800e84c <tcp_timewait_input+0xd8>)
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e7da:	4b1f      	ldr	r3, [pc, #124]	; (800e858 <tcp_timewait_input+0xe4>)
 800e7dc:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e7de:	885b      	ldrh	r3, [r3, #2]
 800e7e0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e7e2:	4a1d      	ldr	r2, [pc, #116]	; (800e858 <tcp_timewait_input+0xe4>)
 800e7e4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e7e6:	8812      	ldrh	r2, [r2, #0]
 800e7e8:	b292      	uxth	r2, r2
 800e7ea:	9202      	str	r2, [sp, #8]
 800e7ec:	9301      	str	r3, [sp, #4]
 800e7ee:	4b1b      	ldr	r3, [pc, #108]	; (800e85c <tcp_timewait_input+0xe8>)
 800e7f0:	9300      	str	r3, [sp, #0]
 800e7f2:	4b1b      	ldr	r3, [pc, #108]	; (800e860 <tcp_timewait_input+0xec>)
 800e7f4:	4602      	mov	r2, r0
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f003 facc 	bl	8011d94 <tcp_rst>
      return;
 800e7fc:	e01b      	b.n	800e836 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800e7fe:	4b0f      	ldr	r3, [pc, #60]	; (800e83c <tcp_timewait_input+0xc8>)
 800e800:	781b      	ldrb	r3, [r3, #0]
 800e802:	f003 0301 	and.w	r3, r3, #1
 800e806:	2b00      	cmp	r3, #0
 800e808:	d003      	beq.n	800e812 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800e80a:	4b16      	ldr	r3, [pc, #88]	; (800e864 <tcp_timewait_input+0xf0>)
 800e80c:	681a      	ldr	r2, [r3, #0]
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800e812:	4b10      	ldr	r3, [pc, #64]	; (800e854 <tcp_timewait_input+0xe0>)
 800e814:	881b      	ldrh	r3, [r3, #0]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d00c      	beq.n	800e834 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	8b5b      	ldrh	r3, [r3, #26]
 800e81e:	f043 0302 	orr.w	r3, r3, #2
 800e822:	b29a      	uxth	r2, r3
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e828:	6878      	ldr	r0, [r7, #4]
 800e82a:	f002 fcff 	bl	801122c <tcp_output>
  }
  return;
 800e82e:	e001      	b.n	800e834 <tcp_timewait_input+0xc0>
    return;
 800e830:	bf00      	nop
 800e832:	e000      	b.n	800e836 <tcp_timewait_input+0xc2>
  return;
 800e834:	bf00      	nop
}
 800e836:	3708      	adds	r7, #8
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}
 800e83c:	200001d4 	.word	0x200001d4
 800e840:	08017194 	.word	0x08017194
 800e844:	080173ac 	.word	0x080173ac
 800e848:	080171e0 	.word	0x080171e0
 800e84c:	200001c8 	.word	0x200001c8
 800e850:	200001cc 	.word	0x200001cc
 800e854:	200001d2 	.word	0x200001d2
 800e858:	200001b8 	.word	0x200001b8
 800e85c:	2000d500 	.word	0x2000d500
 800e860:	2000d504 	.word	0x2000d504
 800e864:	20019c78 	.word	0x20019c78

0800e868 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800e868:	b590      	push	{r4, r7, lr}
 800e86a:	b08d      	sub	sp, #52	; 0x34
 800e86c:	af04      	add	r7, sp, #16
 800e86e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800e870:	2300      	movs	r3, #0
 800e872:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800e874:	2300      	movs	r3, #0
 800e876:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d106      	bne.n	800e88c <tcp_process+0x24>
 800e87e:	4ba5      	ldr	r3, [pc, #660]	; (800eb14 <tcp_process+0x2ac>)
 800e880:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800e884:	49a4      	ldr	r1, [pc, #656]	; (800eb18 <tcp_process+0x2b0>)
 800e886:	48a5      	ldr	r0, [pc, #660]	; (800eb1c <tcp_process+0x2b4>)
 800e888:	f006 fa50 	bl	8014d2c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800e88c:	4ba4      	ldr	r3, [pc, #656]	; (800eb20 <tcp_process+0x2b8>)
 800e88e:	781b      	ldrb	r3, [r3, #0]
 800e890:	f003 0304 	and.w	r3, r3, #4
 800e894:	2b00      	cmp	r3, #0
 800e896:	d04e      	beq.n	800e936 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	7d1b      	ldrb	r3, [r3, #20]
 800e89c:	2b02      	cmp	r3, #2
 800e89e:	d108      	bne.n	800e8b2 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e8a4:	4b9f      	ldr	r3, [pc, #636]	; (800eb24 <tcp_process+0x2bc>)
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	429a      	cmp	r2, r3
 800e8aa:	d123      	bne.n	800e8f4 <tcp_process+0x8c>
        acceptable = 1;
 800e8ac:	2301      	movs	r3, #1
 800e8ae:	76fb      	strb	r3, [r7, #27]
 800e8b0:	e020      	b.n	800e8f4 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e8b6:	4b9c      	ldr	r3, [pc, #624]	; (800eb28 <tcp_process+0x2c0>)
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	429a      	cmp	r2, r3
 800e8bc:	d102      	bne.n	800e8c4 <tcp_process+0x5c>
        acceptable = 1;
 800e8be:	2301      	movs	r3, #1
 800e8c0:	76fb      	strb	r3, [r7, #27]
 800e8c2:	e017      	b.n	800e8f4 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e8c4:	4b98      	ldr	r3, [pc, #608]	; (800eb28 <tcp_process+0x2c0>)
 800e8c6:	681a      	ldr	r2, [r3, #0]
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8cc:	1ad3      	subs	r3, r2, r3
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	db10      	blt.n	800e8f4 <tcp_process+0x8c>
 800e8d2:	4b95      	ldr	r3, [pc, #596]	; (800eb28 <tcp_process+0x2c0>)
 800e8d4:	681a      	ldr	r2, [r3, #0]
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8da:	6879      	ldr	r1, [r7, #4]
 800e8dc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e8de:	440b      	add	r3, r1
 800e8e0:	1ad3      	subs	r3, r2, r3
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	dc06      	bgt.n	800e8f4 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	8b5b      	ldrh	r3, [r3, #26]
 800e8ea:	f043 0302 	orr.w	r3, r3, #2
 800e8ee:	b29a      	uxth	r2, r3
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800e8f4:	7efb      	ldrb	r3, [r7, #27]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d01b      	beq.n	800e932 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	7d1b      	ldrb	r3, [r3, #20]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d106      	bne.n	800e910 <tcp_process+0xa8>
 800e902:	4b84      	ldr	r3, [pc, #528]	; (800eb14 <tcp_process+0x2ac>)
 800e904:	f44f 724e 	mov.w	r2, #824	; 0x338
 800e908:	4988      	ldr	r1, [pc, #544]	; (800eb2c <tcp_process+0x2c4>)
 800e90a:	4884      	ldr	r0, [pc, #528]	; (800eb1c <tcp_process+0x2b4>)
 800e90c:	f006 fa0e 	bl	8014d2c <iprintf>
      recv_flags |= TF_RESET;
 800e910:	4b87      	ldr	r3, [pc, #540]	; (800eb30 <tcp_process+0x2c8>)
 800e912:	781b      	ldrb	r3, [r3, #0]
 800e914:	f043 0308 	orr.w	r3, r3, #8
 800e918:	b2da      	uxtb	r2, r3
 800e91a:	4b85      	ldr	r3, [pc, #532]	; (800eb30 <tcp_process+0x2c8>)
 800e91c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	8b5b      	ldrh	r3, [r3, #26]
 800e922:	f023 0301 	bic.w	r3, r3, #1
 800e926:	b29a      	uxth	r2, r3
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800e92c:	f06f 030d 	mvn.w	r3, #13
 800e930:	e37a      	b.n	800f028 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800e932:	2300      	movs	r3, #0
 800e934:	e378      	b.n	800f028 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e936:	4b7a      	ldr	r3, [pc, #488]	; (800eb20 <tcp_process+0x2b8>)
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	f003 0302 	and.w	r3, r3, #2
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d010      	beq.n	800e964 <tcp_process+0xfc>
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	7d1b      	ldrb	r3, [r3, #20]
 800e946:	2b02      	cmp	r3, #2
 800e948:	d00c      	beq.n	800e964 <tcp_process+0xfc>
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	7d1b      	ldrb	r3, [r3, #20]
 800e94e:	2b03      	cmp	r3, #3
 800e950:	d008      	beq.n	800e964 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	8b5b      	ldrh	r3, [r3, #26]
 800e956:	f043 0302 	orr.w	r3, r3, #2
 800e95a:	b29a      	uxth	r2, r3
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800e960:	2300      	movs	r3, #0
 800e962:	e361      	b.n	800f028 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	8b5b      	ldrh	r3, [r3, #26]
 800e968:	f003 0310 	and.w	r3, r3, #16
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d103      	bne.n	800e978 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800e970:	4b70      	ldr	r3, [pc, #448]	; (800eb34 <tcp_process+0x2cc>)
 800e972:	681a      	ldr	r2, [r3, #0]
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2200      	movs	r2, #0
 800e97c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2200      	movs	r2, #0
 800e984:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800e988:	6878      	ldr	r0, [r7, #4]
 800e98a:	f001 fc2d 	bl	80101e8 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	7d1b      	ldrb	r3, [r3, #20]
 800e992:	3b02      	subs	r3, #2
 800e994:	2b07      	cmp	r3, #7
 800e996:	f200 8337 	bhi.w	800f008 <tcp_process+0x7a0>
 800e99a:	a201      	add	r2, pc, #4	; (adr r2, 800e9a0 <tcp_process+0x138>)
 800e99c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9a0:	0800e9c1 	.word	0x0800e9c1
 800e9a4:	0800ebf1 	.word	0x0800ebf1
 800e9a8:	0800ed69 	.word	0x0800ed69
 800e9ac:	0800ed93 	.word	0x0800ed93
 800e9b0:	0800eeb7 	.word	0x0800eeb7
 800e9b4:	0800ed69 	.word	0x0800ed69
 800e9b8:	0800ef43 	.word	0x0800ef43
 800e9bc:	0800efd3 	.word	0x0800efd3
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800e9c0:	4b57      	ldr	r3, [pc, #348]	; (800eb20 <tcp_process+0x2b8>)
 800e9c2:	781b      	ldrb	r3, [r3, #0]
 800e9c4:	f003 0310 	and.w	r3, r3, #16
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	f000 80e4 	beq.w	800eb96 <tcp_process+0x32e>
 800e9ce:	4b54      	ldr	r3, [pc, #336]	; (800eb20 <tcp_process+0x2b8>)
 800e9d0:	781b      	ldrb	r3, [r3, #0]
 800e9d2:	f003 0302 	and.w	r3, r3, #2
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	f000 80dd 	beq.w	800eb96 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9e0:	1c5a      	adds	r2, r3, #1
 800e9e2:	4b50      	ldr	r3, [pc, #320]	; (800eb24 <tcp_process+0x2bc>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	429a      	cmp	r2, r3
 800e9e8:	f040 80d5 	bne.w	800eb96 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800e9ec:	4b4e      	ldr	r3, [pc, #312]	; (800eb28 <tcp_process+0x2c0>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	1c5a      	adds	r2, r3, #1
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800e9fe:	4b49      	ldr	r3, [pc, #292]	; (800eb24 <tcp_process+0x2bc>)
 800ea00:	681a      	ldr	r2, [r3, #0]
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800ea06:	4b4c      	ldr	r3, [pc, #304]	; (800eb38 <tcp_process+0x2d0>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	89db      	ldrh	r3, [r3, #14]
 800ea0c:	b29a      	uxth	r2, r3
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800ea20:	4b41      	ldr	r3, [pc, #260]	; (800eb28 <tcp_process+0x2c0>)
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	1e5a      	subs	r2, r3, #1
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	2204      	movs	r2, #4
 800ea2e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	3304      	adds	r3, #4
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f004 ff49 	bl	80138d0 <ip4_route>
 800ea3e:	4601      	mov	r1, r0
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	3304      	adds	r3, #4
 800ea44:	461a      	mov	r2, r3
 800ea46:	4620      	mov	r0, r4
 800ea48:	f7ff f88e 	bl	800db68 <tcp_eff_send_mss_netif>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	461a      	mov	r2, r3
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea58:	009a      	lsls	r2, r3, #2
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea5e:	005b      	lsls	r3, r3, #1
 800ea60:	f241 111c 	movw	r1, #4380	; 0x111c
 800ea64:	428b      	cmp	r3, r1
 800ea66:	bf38      	it	cc
 800ea68:	460b      	movcc	r3, r1
 800ea6a:	429a      	cmp	r2, r3
 800ea6c:	d204      	bcs.n	800ea78 <tcp_process+0x210>
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea72:	009b      	lsls	r3, r3, #2
 800ea74:	b29b      	uxth	r3, r3
 800ea76:	e00d      	b.n	800ea94 <tcp_process+0x22c>
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea7c:	005b      	lsls	r3, r3, #1
 800ea7e:	f241 121c 	movw	r2, #4380	; 0x111c
 800ea82:	4293      	cmp	r3, r2
 800ea84:	d904      	bls.n	800ea90 <tcp_process+0x228>
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea8a:	005b      	lsls	r3, r3, #1
 800ea8c:	b29b      	uxth	r3, r3
 800ea8e:	e001      	b.n	800ea94 <tcp_process+0x22c>
 800ea90:	f241 131c 	movw	r3, #4380	; 0x111c
 800ea94:	687a      	ldr	r2, [r7, #4]
 800ea96:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d106      	bne.n	800eab2 <tcp_process+0x24a>
 800eaa4:	4b1b      	ldr	r3, [pc, #108]	; (800eb14 <tcp_process+0x2ac>)
 800eaa6:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800eaaa:	4924      	ldr	r1, [pc, #144]	; (800eb3c <tcp_process+0x2d4>)
 800eaac:	481b      	ldr	r0, [pc, #108]	; (800eb1c <tcp_process+0x2b4>)
 800eaae:	f006 f93d 	bl	8014d2c <iprintf>
        --pcb->snd_queuelen;
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800eab8:	3b01      	subs	r3, #1
 800eaba:	b29a      	uxth	r2, r3
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eac6:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800eac8:	69fb      	ldr	r3, [r7, #28]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d111      	bne.n	800eaf2 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ead2:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800ead4:	69fb      	ldr	r3, [r7, #28]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d106      	bne.n	800eae8 <tcp_process+0x280>
 800eada:	4b0e      	ldr	r3, [pc, #56]	; (800eb14 <tcp_process+0x2ac>)
 800eadc:	f44f 725d 	mov.w	r2, #884	; 0x374
 800eae0:	4917      	ldr	r1, [pc, #92]	; (800eb40 <tcp_process+0x2d8>)
 800eae2:	480e      	ldr	r0, [pc, #56]	; (800eb1c <tcp_process+0x2b4>)
 800eae4:	f006 f922 	bl	8014d2c <iprintf>
          pcb->unsent = rseg->next;
 800eae8:	69fb      	ldr	r3, [r7, #28]
 800eaea:	681a      	ldr	r2, [r3, #0]
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	66da      	str	r2, [r3, #108]	; 0x6c
 800eaf0:	e003      	b.n	800eafa <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 800eaf2:	69fb      	ldr	r3, [r7, #28]
 800eaf4:	681a      	ldr	r2, [r3, #0]
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800eafa:	69f8      	ldr	r0, [r7, #28]
 800eafc:	f7fe fc8d 	bl	800d41a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d11d      	bne.n	800eb44 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800eb0e:	861a      	strh	r2, [r3, #48]	; 0x30
 800eb10:	e01f      	b.n	800eb52 <tcp_process+0x2ea>
 800eb12:	bf00      	nop
 800eb14:	08017194 	.word	0x08017194
 800eb18:	080173cc 	.word	0x080173cc
 800eb1c:	080171e0 	.word	0x080171e0
 800eb20:	200001d4 	.word	0x200001d4
 800eb24:	200001cc 	.word	0x200001cc
 800eb28:	200001c8 	.word	0x200001c8
 800eb2c:	080173e8 	.word	0x080173e8
 800eb30:	200001d5 	.word	0x200001d5
 800eb34:	20019c78 	.word	0x20019c78
 800eb38:	200001b8 	.word	0x200001b8
 800eb3c:	08017408 	.word	0x08017408
 800eb40:	08017420 	.word	0x08017420
        } else {
          pcb->rtime = 0;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	2200      	movs	r2, #0
 800eb48:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2200      	movs	r2, #0
 800eb4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d00a      	beq.n	800eb72 <tcp_process+0x30a>
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eb62:	687a      	ldr	r2, [r7, #4]
 800eb64:	6910      	ldr	r0, [r2, #16]
 800eb66:	2200      	movs	r2, #0
 800eb68:	6879      	ldr	r1, [r7, #4]
 800eb6a:	4798      	blx	r3
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	76bb      	strb	r3, [r7, #26]
 800eb70:	e001      	b.n	800eb76 <tcp_process+0x30e>
 800eb72:	2300      	movs	r3, #0
 800eb74:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800eb76:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800eb7a:	f113 0f0d 	cmn.w	r3, #13
 800eb7e:	d102      	bne.n	800eb86 <tcp_process+0x31e>
          return ERR_ABRT;
 800eb80:	f06f 030c 	mvn.w	r3, #12
 800eb84:	e250      	b.n	800f028 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	8b5b      	ldrh	r3, [r3, #26]
 800eb8a:	f043 0302 	orr.w	r3, r3, #2
 800eb8e:	b29a      	uxth	r2, r3
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800eb94:	e23a      	b.n	800f00c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800eb96:	4b9d      	ldr	r3, [pc, #628]	; (800ee0c <tcp_process+0x5a4>)
 800eb98:	781b      	ldrb	r3, [r3, #0]
 800eb9a:	f003 0310 	and.w	r3, r3, #16
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	f000 8234 	beq.w	800f00c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eba4:	4b9a      	ldr	r3, [pc, #616]	; (800ee10 <tcp_process+0x5a8>)
 800eba6:	6819      	ldr	r1, [r3, #0]
 800eba8:	4b9a      	ldr	r3, [pc, #616]	; (800ee14 <tcp_process+0x5ac>)
 800ebaa:	881b      	ldrh	r3, [r3, #0]
 800ebac:	461a      	mov	r2, r3
 800ebae:	4b9a      	ldr	r3, [pc, #616]	; (800ee18 <tcp_process+0x5b0>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ebb4:	4b99      	ldr	r3, [pc, #612]	; (800ee1c <tcp_process+0x5b4>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ebb8:	885b      	ldrh	r3, [r3, #2]
 800ebba:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ebbc:	4a97      	ldr	r2, [pc, #604]	; (800ee1c <tcp_process+0x5b4>)
 800ebbe:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ebc0:	8812      	ldrh	r2, [r2, #0]
 800ebc2:	b292      	uxth	r2, r2
 800ebc4:	9202      	str	r2, [sp, #8]
 800ebc6:	9301      	str	r3, [sp, #4]
 800ebc8:	4b95      	ldr	r3, [pc, #596]	; (800ee20 <tcp_process+0x5b8>)
 800ebca:	9300      	str	r3, [sp, #0]
 800ebcc:	4b95      	ldr	r3, [pc, #596]	; (800ee24 <tcp_process+0x5bc>)
 800ebce:	4602      	mov	r2, r0
 800ebd0:	6878      	ldr	r0, [r7, #4]
 800ebd2:	f003 f8df 	bl	8011d94 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ebdc:	2b05      	cmp	r3, #5
 800ebde:	f200 8215 	bhi.w	800f00c <tcp_process+0x7a4>
          pcb->rtime = 0;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800ebe8:	6878      	ldr	r0, [r7, #4]
 800ebea:	f002 fea9 	bl	8011940 <tcp_rexmit_rto>
      break;
 800ebee:	e20d      	b.n	800f00c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800ebf0:	4b86      	ldr	r3, [pc, #536]	; (800ee0c <tcp_process+0x5a4>)
 800ebf2:	781b      	ldrb	r3, [r3, #0]
 800ebf4:	f003 0310 	and.w	r3, r3, #16
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	f000 80a1 	beq.w	800ed40 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ebfe:	4b84      	ldr	r3, [pc, #528]	; (800ee10 <tcp_process+0x5a8>)
 800ec00:	681a      	ldr	r2, [r3, #0]
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ec06:	1ad3      	subs	r3, r2, r3
 800ec08:	3b01      	subs	r3, #1
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	db7e      	blt.n	800ed0c <tcp_process+0x4a4>
 800ec0e:	4b80      	ldr	r3, [pc, #512]	; (800ee10 <tcp_process+0x5a8>)
 800ec10:	681a      	ldr	r2, [r3, #0]
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec16:	1ad3      	subs	r3, r2, r3
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	dc77      	bgt.n	800ed0c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2204      	movs	r2, #4
 800ec20:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d102      	bne.n	800ec30 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800ec2a:	23fa      	movs	r3, #250	; 0xfa
 800ec2c:	76bb      	strb	r3, [r7, #26]
 800ec2e:	e01d      	b.n	800ec6c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec34:	699b      	ldr	r3, [r3, #24]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d106      	bne.n	800ec48 <tcp_process+0x3e0>
 800ec3a:	4b7b      	ldr	r3, [pc, #492]	; (800ee28 <tcp_process+0x5c0>)
 800ec3c:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800ec40:	497a      	ldr	r1, [pc, #488]	; (800ee2c <tcp_process+0x5c4>)
 800ec42:	487b      	ldr	r0, [pc, #492]	; (800ee30 <tcp_process+0x5c8>)
 800ec44:	f006 f872 	bl	8014d2c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec4c:	699b      	ldr	r3, [r3, #24]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d00a      	beq.n	800ec68 <tcp_process+0x400>
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec56:	699b      	ldr	r3, [r3, #24]
 800ec58:	687a      	ldr	r2, [r7, #4]
 800ec5a:	6910      	ldr	r0, [r2, #16]
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	6879      	ldr	r1, [r7, #4]
 800ec60:	4798      	blx	r3
 800ec62:	4603      	mov	r3, r0
 800ec64:	76bb      	strb	r3, [r7, #26]
 800ec66:	e001      	b.n	800ec6c <tcp_process+0x404>
 800ec68:	23f0      	movs	r3, #240	; 0xf0
 800ec6a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800ec6c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d00a      	beq.n	800ec8a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800ec74:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ec78:	f113 0f0d 	cmn.w	r3, #13
 800ec7c:	d002      	beq.n	800ec84 <tcp_process+0x41c>
              tcp_abort(pcb);
 800ec7e:	6878      	ldr	r0, [r7, #4]
 800ec80:	f7fd fd82 	bl	800c788 <tcp_abort>
            }
            return ERR_ABRT;
 800ec84:	f06f 030c 	mvn.w	r3, #12
 800ec88:	e1ce      	b.n	800f028 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f000 fae0 	bl	800f250 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800ec90:	4b68      	ldr	r3, [pc, #416]	; (800ee34 <tcp_process+0x5cc>)
 800ec92:	881b      	ldrh	r3, [r3, #0]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d005      	beq.n	800eca4 <tcp_process+0x43c>
            recv_acked--;
 800ec98:	4b66      	ldr	r3, [pc, #408]	; (800ee34 <tcp_process+0x5cc>)
 800ec9a:	881b      	ldrh	r3, [r3, #0]
 800ec9c:	3b01      	subs	r3, #1
 800ec9e:	b29a      	uxth	r2, r3
 800eca0:	4b64      	ldr	r3, [pc, #400]	; (800ee34 <tcp_process+0x5cc>)
 800eca2:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800eca8:	009a      	lsls	r2, r3, #2
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ecae:	005b      	lsls	r3, r3, #1
 800ecb0:	f241 111c 	movw	r1, #4380	; 0x111c
 800ecb4:	428b      	cmp	r3, r1
 800ecb6:	bf38      	it	cc
 800ecb8:	460b      	movcc	r3, r1
 800ecba:	429a      	cmp	r2, r3
 800ecbc:	d204      	bcs.n	800ecc8 <tcp_process+0x460>
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ecc2:	009b      	lsls	r3, r3, #2
 800ecc4:	b29b      	uxth	r3, r3
 800ecc6:	e00d      	b.n	800ece4 <tcp_process+0x47c>
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800eccc:	005b      	lsls	r3, r3, #1
 800ecce:	f241 121c 	movw	r2, #4380	; 0x111c
 800ecd2:	4293      	cmp	r3, r2
 800ecd4:	d904      	bls.n	800ece0 <tcp_process+0x478>
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ecda:	005b      	lsls	r3, r3, #1
 800ecdc:	b29b      	uxth	r3, r3
 800ecde:	e001      	b.n	800ece4 <tcp_process+0x47c>
 800ece0:	f241 131c 	movw	r3, #4380	; 0x111c
 800ece4:	687a      	ldr	r2, [r7, #4]
 800ece6:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800ecea:	4b53      	ldr	r3, [pc, #332]	; (800ee38 <tcp_process+0x5d0>)
 800ecec:	781b      	ldrb	r3, [r3, #0]
 800ecee:	f003 0320 	and.w	r3, r3, #32
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d037      	beq.n	800ed66 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	8b5b      	ldrh	r3, [r3, #26]
 800ecfa:	f043 0302 	orr.w	r3, r3, #2
 800ecfe:	b29a      	uxth	r2, r3
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2207      	movs	r2, #7
 800ed08:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800ed0a:	e02c      	b.n	800ed66 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed0c:	4b40      	ldr	r3, [pc, #256]	; (800ee10 <tcp_process+0x5a8>)
 800ed0e:	6819      	ldr	r1, [r3, #0]
 800ed10:	4b40      	ldr	r3, [pc, #256]	; (800ee14 <tcp_process+0x5ac>)
 800ed12:	881b      	ldrh	r3, [r3, #0]
 800ed14:	461a      	mov	r2, r3
 800ed16:	4b40      	ldr	r3, [pc, #256]	; (800ee18 <tcp_process+0x5b0>)
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed1c:	4b3f      	ldr	r3, [pc, #252]	; (800ee1c <tcp_process+0x5b4>)
 800ed1e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed20:	885b      	ldrh	r3, [r3, #2]
 800ed22:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed24:	4a3d      	ldr	r2, [pc, #244]	; (800ee1c <tcp_process+0x5b4>)
 800ed26:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed28:	8812      	ldrh	r2, [r2, #0]
 800ed2a:	b292      	uxth	r2, r2
 800ed2c:	9202      	str	r2, [sp, #8]
 800ed2e:	9301      	str	r3, [sp, #4]
 800ed30:	4b3b      	ldr	r3, [pc, #236]	; (800ee20 <tcp_process+0x5b8>)
 800ed32:	9300      	str	r3, [sp, #0]
 800ed34:	4b3b      	ldr	r3, [pc, #236]	; (800ee24 <tcp_process+0x5bc>)
 800ed36:	4602      	mov	r2, r0
 800ed38:	6878      	ldr	r0, [r7, #4]
 800ed3a:	f003 f82b 	bl	8011d94 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800ed3e:	e167      	b.n	800f010 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800ed40:	4b32      	ldr	r3, [pc, #200]	; (800ee0c <tcp_process+0x5a4>)
 800ed42:	781b      	ldrb	r3, [r3, #0]
 800ed44:	f003 0302 	and.w	r3, r3, #2
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	f000 8161 	beq.w	800f010 <tcp_process+0x7a8>
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed52:	1e5a      	subs	r2, r3, #1
 800ed54:	4b30      	ldr	r3, [pc, #192]	; (800ee18 <tcp_process+0x5b0>)
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	f040 8159 	bne.w	800f010 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800ed5e:	6878      	ldr	r0, [r7, #4]
 800ed60:	f002 fe10 	bl	8011984 <tcp_rexmit>
      break;
 800ed64:	e154      	b.n	800f010 <tcp_process+0x7a8>
 800ed66:	e153      	b.n	800f010 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800ed68:	6878      	ldr	r0, [r7, #4]
 800ed6a:	f000 fa71 	bl	800f250 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800ed6e:	4b32      	ldr	r3, [pc, #200]	; (800ee38 <tcp_process+0x5d0>)
 800ed70:	781b      	ldrb	r3, [r3, #0]
 800ed72:	f003 0320 	and.w	r3, r3, #32
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	f000 814c 	beq.w	800f014 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	8b5b      	ldrh	r3, [r3, #26]
 800ed80:	f043 0302 	orr.w	r3, r3, #2
 800ed84:	b29a      	uxth	r2, r3
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2207      	movs	r2, #7
 800ed8e:	751a      	strb	r2, [r3, #20]
      }
      break;
 800ed90:	e140      	b.n	800f014 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800ed92:	6878      	ldr	r0, [r7, #4]
 800ed94:	f000 fa5c 	bl	800f250 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800ed98:	4b27      	ldr	r3, [pc, #156]	; (800ee38 <tcp_process+0x5d0>)
 800ed9a:	781b      	ldrb	r3, [r3, #0]
 800ed9c:	f003 0320 	and.w	r3, r3, #32
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d071      	beq.n	800ee88 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800eda4:	4b19      	ldr	r3, [pc, #100]	; (800ee0c <tcp_process+0x5a4>)
 800eda6:	781b      	ldrb	r3, [r3, #0]
 800eda8:	f003 0310 	and.w	r3, r3, #16
 800edac:	2b00      	cmp	r3, #0
 800edae:	d060      	beq.n	800ee72 <tcp_process+0x60a>
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800edb4:	4b16      	ldr	r3, [pc, #88]	; (800ee10 <tcp_process+0x5a8>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	429a      	cmp	r2, r3
 800edba:	d15a      	bne.n	800ee72 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d156      	bne.n	800ee72 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	8b5b      	ldrh	r3, [r3, #26]
 800edc8:	f043 0302 	orr.w	r3, r3, #2
 800edcc:	b29a      	uxth	r2, r3
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800edd2:	6878      	ldr	r0, [r7, #4]
 800edd4:	f7fe fdbe 	bl	800d954 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800edd8:	4b18      	ldr	r3, [pc, #96]	; (800ee3c <tcp_process+0x5d4>)
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	687a      	ldr	r2, [r7, #4]
 800edde:	429a      	cmp	r2, r3
 800ede0:	d105      	bne.n	800edee <tcp_process+0x586>
 800ede2:	4b16      	ldr	r3, [pc, #88]	; (800ee3c <tcp_process+0x5d4>)
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	68db      	ldr	r3, [r3, #12]
 800ede8:	4a14      	ldr	r2, [pc, #80]	; (800ee3c <tcp_process+0x5d4>)
 800edea:	6013      	str	r3, [r2, #0]
 800edec:	e02e      	b.n	800ee4c <tcp_process+0x5e4>
 800edee:	4b13      	ldr	r3, [pc, #76]	; (800ee3c <tcp_process+0x5d4>)
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	617b      	str	r3, [r7, #20]
 800edf4:	e027      	b.n	800ee46 <tcp_process+0x5de>
 800edf6:	697b      	ldr	r3, [r7, #20]
 800edf8:	68db      	ldr	r3, [r3, #12]
 800edfa:	687a      	ldr	r2, [r7, #4]
 800edfc:	429a      	cmp	r2, r3
 800edfe:	d11f      	bne.n	800ee40 <tcp_process+0x5d8>
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	68da      	ldr	r2, [r3, #12]
 800ee04:	697b      	ldr	r3, [r7, #20]
 800ee06:	60da      	str	r2, [r3, #12]
 800ee08:	e020      	b.n	800ee4c <tcp_process+0x5e4>
 800ee0a:	bf00      	nop
 800ee0c:	200001d4 	.word	0x200001d4
 800ee10:	200001cc 	.word	0x200001cc
 800ee14:	200001d2 	.word	0x200001d2
 800ee18:	200001c8 	.word	0x200001c8
 800ee1c:	200001b8 	.word	0x200001b8
 800ee20:	2000d500 	.word	0x2000d500
 800ee24:	2000d504 	.word	0x2000d504
 800ee28:	08017194 	.word	0x08017194
 800ee2c:	08017434 	.word	0x08017434
 800ee30:	080171e0 	.word	0x080171e0
 800ee34:	200001d0 	.word	0x200001d0
 800ee38:	200001d5 	.word	0x200001d5
 800ee3c:	20019c74 	.word	0x20019c74
 800ee40:	697b      	ldr	r3, [r7, #20]
 800ee42:	68db      	ldr	r3, [r3, #12]
 800ee44:	617b      	str	r3, [r7, #20]
 800ee46:	697b      	ldr	r3, [r7, #20]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d1d4      	bne.n	800edf6 <tcp_process+0x58e>
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2200      	movs	r2, #0
 800ee50:	60da      	str	r2, [r3, #12]
 800ee52:	4b77      	ldr	r3, [pc, #476]	; (800f030 <tcp_process+0x7c8>)
 800ee54:	2201      	movs	r2, #1
 800ee56:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	220a      	movs	r2, #10
 800ee5c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800ee5e:	4b75      	ldr	r3, [pc, #468]	; (800f034 <tcp_process+0x7cc>)
 800ee60:	681a      	ldr	r2, [r3, #0]
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	60da      	str	r2, [r3, #12]
 800ee66:	4a73      	ldr	r2, [pc, #460]	; (800f034 <tcp_process+0x7cc>)
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	6013      	str	r3, [r2, #0]
 800ee6c:	f003 f952 	bl	8012114 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800ee70:	e0d2      	b.n	800f018 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	8b5b      	ldrh	r3, [r3, #26]
 800ee76:	f043 0302 	orr.w	r3, r3, #2
 800ee7a:	b29a      	uxth	r2, r3
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2208      	movs	r2, #8
 800ee84:	751a      	strb	r2, [r3, #20]
      break;
 800ee86:	e0c7      	b.n	800f018 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ee88:	4b6b      	ldr	r3, [pc, #428]	; (800f038 <tcp_process+0x7d0>)
 800ee8a:	781b      	ldrb	r3, [r3, #0]
 800ee8c:	f003 0310 	and.w	r3, r3, #16
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	f000 80c1 	beq.w	800f018 <tcp_process+0x7b0>
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ee9a:	4b68      	ldr	r3, [pc, #416]	; (800f03c <tcp_process+0x7d4>)
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	429a      	cmp	r2, r3
 800eea0:	f040 80ba 	bne.w	800f018 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	f040 80b5 	bne.w	800f018 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	2206      	movs	r2, #6
 800eeb2:	751a      	strb	r2, [r3, #20]
      break;
 800eeb4:	e0b0      	b.n	800f018 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800eeb6:	6878      	ldr	r0, [r7, #4]
 800eeb8:	f000 f9ca 	bl	800f250 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800eebc:	4b60      	ldr	r3, [pc, #384]	; (800f040 <tcp_process+0x7d8>)
 800eebe:	781b      	ldrb	r3, [r3, #0]
 800eec0:	f003 0320 	and.w	r3, r3, #32
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	f000 80a9 	beq.w	800f01c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	8b5b      	ldrh	r3, [r3, #26]
 800eece:	f043 0302 	orr.w	r3, r3, #2
 800eed2:	b29a      	uxth	r2, r3
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800eed8:	6878      	ldr	r0, [r7, #4]
 800eeda:	f7fe fd3b 	bl	800d954 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800eede:	4b59      	ldr	r3, [pc, #356]	; (800f044 <tcp_process+0x7dc>)
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	687a      	ldr	r2, [r7, #4]
 800eee4:	429a      	cmp	r2, r3
 800eee6:	d105      	bne.n	800eef4 <tcp_process+0x68c>
 800eee8:	4b56      	ldr	r3, [pc, #344]	; (800f044 <tcp_process+0x7dc>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	68db      	ldr	r3, [r3, #12]
 800eeee:	4a55      	ldr	r2, [pc, #340]	; (800f044 <tcp_process+0x7dc>)
 800eef0:	6013      	str	r3, [r2, #0]
 800eef2:	e013      	b.n	800ef1c <tcp_process+0x6b4>
 800eef4:	4b53      	ldr	r3, [pc, #332]	; (800f044 <tcp_process+0x7dc>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	613b      	str	r3, [r7, #16]
 800eefa:	e00c      	b.n	800ef16 <tcp_process+0x6ae>
 800eefc:	693b      	ldr	r3, [r7, #16]
 800eefe:	68db      	ldr	r3, [r3, #12]
 800ef00:	687a      	ldr	r2, [r7, #4]
 800ef02:	429a      	cmp	r2, r3
 800ef04:	d104      	bne.n	800ef10 <tcp_process+0x6a8>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	68da      	ldr	r2, [r3, #12]
 800ef0a:	693b      	ldr	r3, [r7, #16]
 800ef0c:	60da      	str	r2, [r3, #12]
 800ef0e:	e005      	b.n	800ef1c <tcp_process+0x6b4>
 800ef10:	693b      	ldr	r3, [r7, #16]
 800ef12:	68db      	ldr	r3, [r3, #12]
 800ef14:	613b      	str	r3, [r7, #16]
 800ef16:	693b      	ldr	r3, [r7, #16]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d1ef      	bne.n	800eefc <tcp_process+0x694>
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2200      	movs	r2, #0
 800ef20:	60da      	str	r2, [r3, #12]
 800ef22:	4b43      	ldr	r3, [pc, #268]	; (800f030 <tcp_process+0x7c8>)
 800ef24:	2201      	movs	r2, #1
 800ef26:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	220a      	movs	r2, #10
 800ef2c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800ef2e:	4b41      	ldr	r3, [pc, #260]	; (800f034 <tcp_process+0x7cc>)
 800ef30:	681a      	ldr	r2, [r3, #0]
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	60da      	str	r2, [r3, #12]
 800ef36:	4a3f      	ldr	r2, [pc, #252]	; (800f034 <tcp_process+0x7cc>)
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6013      	str	r3, [r2, #0]
 800ef3c:	f003 f8ea 	bl	8012114 <tcp_timer_needed>
      }
      break;
 800ef40:	e06c      	b.n	800f01c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800ef42:	6878      	ldr	r0, [r7, #4]
 800ef44:	f000 f984 	bl	800f250 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800ef48:	4b3b      	ldr	r3, [pc, #236]	; (800f038 <tcp_process+0x7d0>)
 800ef4a:	781b      	ldrb	r3, [r3, #0]
 800ef4c:	f003 0310 	and.w	r3, r3, #16
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d065      	beq.n	800f020 <tcp_process+0x7b8>
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ef58:	4b38      	ldr	r3, [pc, #224]	; (800f03c <tcp_process+0x7d4>)
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	d15f      	bne.n	800f020 <tcp_process+0x7b8>
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d15b      	bne.n	800f020 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800ef68:	6878      	ldr	r0, [r7, #4]
 800ef6a:	f7fe fcf3 	bl	800d954 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800ef6e:	4b35      	ldr	r3, [pc, #212]	; (800f044 <tcp_process+0x7dc>)
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	687a      	ldr	r2, [r7, #4]
 800ef74:	429a      	cmp	r2, r3
 800ef76:	d105      	bne.n	800ef84 <tcp_process+0x71c>
 800ef78:	4b32      	ldr	r3, [pc, #200]	; (800f044 <tcp_process+0x7dc>)
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	68db      	ldr	r3, [r3, #12]
 800ef7e:	4a31      	ldr	r2, [pc, #196]	; (800f044 <tcp_process+0x7dc>)
 800ef80:	6013      	str	r3, [r2, #0]
 800ef82:	e013      	b.n	800efac <tcp_process+0x744>
 800ef84:	4b2f      	ldr	r3, [pc, #188]	; (800f044 <tcp_process+0x7dc>)
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	60fb      	str	r3, [r7, #12]
 800ef8a:	e00c      	b.n	800efa6 <tcp_process+0x73e>
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	68db      	ldr	r3, [r3, #12]
 800ef90:	687a      	ldr	r2, [r7, #4]
 800ef92:	429a      	cmp	r2, r3
 800ef94:	d104      	bne.n	800efa0 <tcp_process+0x738>
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	68da      	ldr	r2, [r3, #12]
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	60da      	str	r2, [r3, #12]
 800ef9e:	e005      	b.n	800efac <tcp_process+0x744>
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	68db      	ldr	r3, [r3, #12]
 800efa4:	60fb      	str	r3, [r7, #12]
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d1ef      	bne.n	800ef8c <tcp_process+0x724>
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2200      	movs	r2, #0
 800efb0:	60da      	str	r2, [r3, #12]
 800efb2:	4b1f      	ldr	r3, [pc, #124]	; (800f030 <tcp_process+0x7c8>)
 800efb4:	2201      	movs	r2, #1
 800efb6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	220a      	movs	r2, #10
 800efbc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800efbe:	4b1d      	ldr	r3, [pc, #116]	; (800f034 <tcp_process+0x7cc>)
 800efc0:	681a      	ldr	r2, [r3, #0]
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	60da      	str	r2, [r3, #12]
 800efc6:	4a1b      	ldr	r2, [pc, #108]	; (800f034 <tcp_process+0x7cc>)
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	6013      	str	r3, [r2, #0]
 800efcc:	f003 f8a2 	bl	8012114 <tcp_timer_needed>
      }
      break;
 800efd0:	e026      	b.n	800f020 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800efd2:	6878      	ldr	r0, [r7, #4]
 800efd4:	f000 f93c 	bl	800f250 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800efd8:	4b17      	ldr	r3, [pc, #92]	; (800f038 <tcp_process+0x7d0>)
 800efda:	781b      	ldrb	r3, [r3, #0]
 800efdc:	f003 0310 	and.w	r3, r3, #16
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d01f      	beq.n	800f024 <tcp_process+0x7bc>
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800efe8:	4b14      	ldr	r3, [pc, #80]	; (800f03c <tcp_process+0x7d4>)
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	429a      	cmp	r2, r3
 800efee:	d119      	bne.n	800f024 <tcp_process+0x7bc>
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d115      	bne.n	800f024 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800eff8:	4b11      	ldr	r3, [pc, #68]	; (800f040 <tcp_process+0x7d8>)
 800effa:	781b      	ldrb	r3, [r3, #0]
 800effc:	f043 0310 	orr.w	r3, r3, #16
 800f000:	b2da      	uxtb	r2, r3
 800f002:	4b0f      	ldr	r3, [pc, #60]	; (800f040 <tcp_process+0x7d8>)
 800f004:	701a      	strb	r2, [r3, #0]
      }
      break;
 800f006:	e00d      	b.n	800f024 <tcp_process+0x7bc>
    default:
      break;
 800f008:	bf00      	nop
 800f00a:	e00c      	b.n	800f026 <tcp_process+0x7be>
      break;
 800f00c:	bf00      	nop
 800f00e:	e00a      	b.n	800f026 <tcp_process+0x7be>
      break;
 800f010:	bf00      	nop
 800f012:	e008      	b.n	800f026 <tcp_process+0x7be>
      break;
 800f014:	bf00      	nop
 800f016:	e006      	b.n	800f026 <tcp_process+0x7be>
      break;
 800f018:	bf00      	nop
 800f01a:	e004      	b.n	800f026 <tcp_process+0x7be>
      break;
 800f01c:	bf00      	nop
 800f01e:	e002      	b.n	800f026 <tcp_process+0x7be>
      break;
 800f020:	bf00      	nop
 800f022:	e000      	b.n	800f026 <tcp_process+0x7be>
      break;
 800f024:	bf00      	nop
  }
  return ERR_OK;
 800f026:	2300      	movs	r3, #0
}
 800f028:	4618      	mov	r0, r3
 800f02a:	3724      	adds	r7, #36	; 0x24
 800f02c:	46bd      	mov	sp, r7
 800f02e:	bd90      	pop	{r4, r7, pc}
 800f030:	20019c70 	.word	0x20019c70
 800f034:	20019c84 	.word	0x20019c84
 800f038:	200001d4 	.word	0x200001d4
 800f03c:	200001cc 	.word	0x200001cc
 800f040:	200001d5 	.word	0x200001d5
 800f044:	20019c74 	.word	0x20019c74

0800f048 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800f048:	b590      	push	{r4, r7, lr}
 800f04a:	b085      	sub	sp, #20
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	6078      	str	r0, [r7, #4]
 800f050:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d106      	bne.n	800f066 <tcp_oos_insert_segment+0x1e>
 800f058:	4b3b      	ldr	r3, [pc, #236]	; (800f148 <tcp_oos_insert_segment+0x100>)
 800f05a:	f240 421f 	movw	r2, #1055	; 0x41f
 800f05e:	493b      	ldr	r1, [pc, #236]	; (800f14c <tcp_oos_insert_segment+0x104>)
 800f060:	483b      	ldr	r0, [pc, #236]	; (800f150 <tcp_oos_insert_segment+0x108>)
 800f062:	f005 fe63 	bl	8014d2c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	68db      	ldr	r3, [r3, #12]
 800f06a:	899b      	ldrh	r3, [r3, #12]
 800f06c:	b29b      	uxth	r3, r3
 800f06e:	4618      	mov	r0, r3
 800f070:	f7fb fabd 	bl	800a5ee <lwip_htons>
 800f074:	4603      	mov	r3, r0
 800f076:	b2db      	uxtb	r3, r3
 800f078:	f003 0301 	and.w	r3, r3, #1
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d028      	beq.n	800f0d2 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800f080:	6838      	ldr	r0, [r7, #0]
 800f082:	f7fe f9b5 	bl	800d3f0 <tcp_segs_free>
    next = NULL;
 800f086:	2300      	movs	r3, #0
 800f088:	603b      	str	r3, [r7, #0]
 800f08a:	e056      	b.n	800f13a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	68db      	ldr	r3, [r3, #12]
 800f090:	899b      	ldrh	r3, [r3, #12]
 800f092:	b29b      	uxth	r3, r3
 800f094:	4618      	mov	r0, r3
 800f096:	f7fb faaa 	bl	800a5ee <lwip_htons>
 800f09a:	4603      	mov	r3, r0
 800f09c:	b2db      	uxtb	r3, r3
 800f09e:	f003 0301 	and.w	r3, r3, #1
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d00d      	beq.n	800f0c2 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	68db      	ldr	r3, [r3, #12]
 800f0aa:	899b      	ldrh	r3, [r3, #12]
 800f0ac:	b29c      	uxth	r4, r3
 800f0ae:	2001      	movs	r0, #1
 800f0b0:	f7fb fa9d 	bl	800a5ee <lwip_htons>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	461a      	mov	r2, r3
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	68db      	ldr	r3, [r3, #12]
 800f0bc:	4322      	orrs	r2, r4
 800f0be:	b292      	uxth	r2, r2
 800f0c0:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800f0cc:	68f8      	ldr	r0, [r7, #12]
 800f0ce:	f7fe f9a4 	bl	800d41a <tcp_seg_free>
    while (next &&
 800f0d2:	683b      	ldr	r3, [r7, #0]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d00e      	beq.n	800f0f6 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	891b      	ldrh	r3, [r3, #8]
 800f0dc:	461a      	mov	r2, r3
 800f0de:	4b1d      	ldr	r3, [pc, #116]	; (800f154 <tcp_oos_insert_segment+0x10c>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	441a      	add	r2, r3
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	68db      	ldr	r3, [r3, #12]
 800f0e8:	685b      	ldr	r3, [r3, #4]
 800f0ea:	6839      	ldr	r1, [r7, #0]
 800f0ec:	8909      	ldrh	r1, [r1, #8]
 800f0ee:	440b      	add	r3, r1
 800f0f0:	1ad3      	subs	r3, r2, r3
    while (next &&
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	daca      	bge.n	800f08c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d01e      	beq.n	800f13a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	891b      	ldrh	r3, [r3, #8]
 800f100:	461a      	mov	r2, r3
 800f102:	4b14      	ldr	r3, [pc, #80]	; (800f154 <tcp_oos_insert_segment+0x10c>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	441a      	add	r2, r3
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	68db      	ldr	r3, [r3, #12]
 800f10c:	685b      	ldr	r3, [r3, #4]
 800f10e:	1ad3      	subs	r3, r2, r3
    if (next &&
 800f110:	2b00      	cmp	r3, #0
 800f112:	dd12      	ble.n	800f13a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800f114:	683b      	ldr	r3, [r7, #0]
 800f116:	68db      	ldr	r3, [r3, #12]
 800f118:	685b      	ldr	r3, [r3, #4]
 800f11a:	b29a      	uxth	r2, r3
 800f11c:	4b0d      	ldr	r3, [pc, #52]	; (800f154 <tcp_oos_insert_segment+0x10c>)
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	b29b      	uxth	r3, r3
 800f122:	1ad3      	subs	r3, r2, r3
 800f124:	b29a      	uxth	r2, r3
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	685a      	ldr	r2, [r3, #4]
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	891b      	ldrh	r3, [r3, #8]
 800f132:	4619      	mov	r1, r3
 800f134:	4610      	mov	r0, r2
 800f136:	f7fc fb87 	bl	800b848 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	683a      	ldr	r2, [r7, #0]
 800f13e:	601a      	str	r2, [r3, #0]
}
 800f140:	bf00      	nop
 800f142:	3714      	adds	r7, #20
 800f144:	46bd      	mov	sp, r7
 800f146:	bd90      	pop	{r4, r7, pc}
 800f148:	08017194 	.word	0x08017194
 800f14c:	08017454 	.word	0x08017454
 800f150:	080171e0 	.word	0x080171e0
 800f154:	200001c8 	.word	0x200001c8

0800f158 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800f158:	b5b0      	push	{r4, r5, r7, lr}
 800f15a:	b086      	sub	sp, #24
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	60f8      	str	r0, [r7, #12]
 800f160:	60b9      	str	r1, [r7, #8]
 800f162:	607a      	str	r2, [r7, #4]
 800f164:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800f166:	e03e      	b.n	800f1e6 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800f168:	68bb      	ldr	r3, [r7, #8]
 800f16a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800f172:	697b      	ldr	r3, [r7, #20]
 800f174:	685b      	ldr	r3, [r3, #4]
 800f176:	4618      	mov	r0, r3
 800f178:	f7fc fd74 	bl	800bc64 <pbuf_clen>
 800f17c:	4603      	mov	r3, r0
 800f17e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f186:	8a7a      	ldrh	r2, [r7, #18]
 800f188:	429a      	cmp	r2, r3
 800f18a:	d906      	bls.n	800f19a <tcp_free_acked_segments+0x42>
 800f18c:	4b2a      	ldr	r3, [pc, #168]	; (800f238 <tcp_free_acked_segments+0xe0>)
 800f18e:	f240 4257 	movw	r2, #1111	; 0x457
 800f192:	492a      	ldr	r1, [pc, #168]	; (800f23c <tcp_free_acked_segments+0xe4>)
 800f194:	482a      	ldr	r0, [pc, #168]	; (800f240 <tcp_free_acked_segments+0xe8>)
 800f196:	f005 fdc9 	bl	8014d2c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 800f1a0:	8a7b      	ldrh	r3, [r7, #18]
 800f1a2:	1ad3      	subs	r3, r2, r3
 800f1a4:	b29a      	uxth	r2, r3
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800f1ac:	697b      	ldr	r3, [r7, #20]
 800f1ae:	891a      	ldrh	r2, [r3, #8]
 800f1b0:	4b24      	ldr	r3, [pc, #144]	; (800f244 <tcp_free_acked_segments+0xec>)
 800f1b2:	881b      	ldrh	r3, [r3, #0]
 800f1b4:	4413      	add	r3, r2
 800f1b6:	b29a      	uxth	r2, r3
 800f1b8:	4b22      	ldr	r3, [pc, #136]	; (800f244 <tcp_free_acked_segments+0xec>)
 800f1ba:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800f1bc:	6978      	ldr	r0, [r7, #20]
 800f1be:	f7fe f92c 	bl	800d41a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d00c      	beq.n	800f1e6 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800f1cc:	68bb      	ldr	r3, [r7, #8]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d109      	bne.n	800f1e6 <tcp_free_acked_segments+0x8e>
 800f1d2:	683b      	ldr	r3, [r7, #0]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d106      	bne.n	800f1e6 <tcp_free_acked_segments+0x8e>
 800f1d8:	4b17      	ldr	r3, [pc, #92]	; (800f238 <tcp_free_acked_segments+0xe0>)
 800f1da:	f240 4261 	movw	r2, #1121	; 0x461
 800f1de:	491a      	ldr	r1, [pc, #104]	; (800f248 <tcp_free_acked_segments+0xf0>)
 800f1e0:	4817      	ldr	r0, [pc, #92]	; (800f240 <tcp_free_acked_segments+0xe8>)
 800f1e2:	f005 fda3 	bl	8014d2c <iprintf>
  while (seg_list != NULL &&
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d020      	beq.n	800f22e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800f1ec:	68bb      	ldr	r3, [r7, #8]
 800f1ee:	68db      	ldr	r3, [r3, #12]
 800f1f0:	685b      	ldr	r3, [r3, #4]
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	f7fb fa10 	bl	800a618 <lwip_htonl>
 800f1f8:	4604      	mov	r4, r0
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	891b      	ldrh	r3, [r3, #8]
 800f1fe:	461d      	mov	r5, r3
 800f200:	68bb      	ldr	r3, [r7, #8]
 800f202:	68db      	ldr	r3, [r3, #12]
 800f204:	899b      	ldrh	r3, [r3, #12]
 800f206:	b29b      	uxth	r3, r3
 800f208:	4618      	mov	r0, r3
 800f20a:	f7fb f9f0 	bl	800a5ee <lwip_htons>
 800f20e:	4603      	mov	r3, r0
 800f210:	b2db      	uxtb	r3, r3
 800f212:	f003 0303 	and.w	r3, r3, #3
 800f216:	2b00      	cmp	r3, #0
 800f218:	d001      	beq.n	800f21e <tcp_free_acked_segments+0xc6>
 800f21a:	2301      	movs	r3, #1
 800f21c:	e000      	b.n	800f220 <tcp_free_acked_segments+0xc8>
 800f21e:	2300      	movs	r3, #0
 800f220:	442b      	add	r3, r5
 800f222:	18e2      	adds	r2, r4, r3
 800f224:	4b09      	ldr	r3, [pc, #36]	; (800f24c <tcp_free_acked_segments+0xf4>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	dd9c      	ble.n	800f168 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800f22e:	68bb      	ldr	r3, [r7, #8]
}
 800f230:	4618      	mov	r0, r3
 800f232:	3718      	adds	r7, #24
 800f234:	46bd      	mov	sp, r7
 800f236:	bdb0      	pop	{r4, r5, r7, pc}
 800f238:	08017194 	.word	0x08017194
 800f23c:	0801747c 	.word	0x0801747c
 800f240:	080171e0 	.word	0x080171e0
 800f244:	200001d0 	.word	0x200001d0
 800f248:	080174a4 	.word	0x080174a4
 800f24c:	200001cc 	.word	0x200001cc

0800f250 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800f250:	b5b0      	push	{r4, r5, r7, lr}
 800f252:	b094      	sub	sp, #80	; 0x50
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800f258:	2300      	movs	r3, #0
 800f25a:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d106      	bne.n	800f270 <tcp_receive+0x20>
 800f262:	4ba6      	ldr	r3, [pc, #664]	; (800f4fc <tcp_receive+0x2ac>)
 800f264:	f240 427b 	movw	r2, #1147	; 0x47b
 800f268:	49a5      	ldr	r1, [pc, #660]	; (800f500 <tcp_receive+0x2b0>)
 800f26a:	48a6      	ldr	r0, [pc, #664]	; (800f504 <tcp_receive+0x2b4>)
 800f26c:	f005 fd5e 	bl	8014d2c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	7d1b      	ldrb	r3, [r3, #20]
 800f274:	2b03      	cmp	r3, #3
 800f276:	d806      	bhi.n	800f286 <tcp_receive+0x36>
 800f278:	4ba0      	ldr	r3, [pc, #640]	; (800f4fc <tcp_receive+0x2ac>)
 800f27a:	f240 427c 	movw	r2, #1148	; 0x47c
 800f27e:	49a2      	ldr	r1, [pc, #648]	; (800f508 <tcp_receive+0x2b8>)
 800f280:	48a0      	ldr	r0, [pc, #640]	; (800f504 <tcp_receive+0x2b4>)
 800f282:	f005 fd53 	bl	8014d2c <iprintf>

  if (flags & TCP_ACK) {
 800f286:	4ba1      	ldr	r3, [pc, #644]	; (800f50c <tcp_receive+0x2bc>)
 800f288:	781b      	ldrb	r3, [r3, #0]
 800f28a:	f003 0310 	and.w	r3, r3, #16
 800f28e:	2b00      	cmp	r3, #0
 800f290:	f000 8263 	beq.w	800f75a <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f29a:	461a      	mov	r2, r3
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f2a0:	4413      	add	r3, r2
 800f2a2:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f2a8:	4b99      	ldr	r3, [pc, #612]	; (800f510 <tcp_receive+0x2c0>)
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	1ad3      	subs	r3, r2, r3
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	db1b      	blt.n	800f2ea <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f2b6:	4b96      	ldr	r3, [pc, #600]	; (800f510 <tcp_receive+0x2c0>)
 800f2b8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f2ba:	429a      	cmp	r2, r3
 800f2bc:	d106      	bne.n	800f2cc <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f2c2:	4b94      	ldr	r3, [pc, #592]	; (800f514 <tcp_receive+0x2c4>)
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	1ad3      	subs	r3, r2, r3
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	db0e      	blt.n	800f2ea <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f2d0:	4b90      	ldr	r3, [pc, #576]	; (800f514 <tcp_receive+0x2c4>)
 800f2d2:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f2d4:	429a      	cmp	r2, r3
 800f2d6:	d125      	bne.n	800f324 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f2d8:	4b8f      	ldr	r3, [pc, #572]	; (800f518 <tcp_receive+0x2c8>)
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	89db      	ldrh	r3, [r3, #14]
 800f2de:	b29a      	uxth	r2, r3
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f2e6:	429a      	cmp	r2, r3
 800f2e8:	d91c      	bls.n	800f324 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800f2ea:	4b8b      	ldr	r3, [pc, #556]	; (800f518 <tcp_receive+0x2c8>)
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	89db      	ldrh	r3, [r3, #14]
 800f2f0:	b29a      	uxth	r2, r3
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f304:	429a      	cmp	r2, r3
 800f306:	d205      	bcs.n	800f314 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 800f314:	4b7e      	ldr	r3, [pc, #504]	; (800f510 <tcp_receive+0x2c0>)
 800f316:	681a      	ldr	r2, [r3, #0]
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 800f31c:	4b7d      	ldr	r3, [pc, #500]	; (800f514 <tcp_receive+0x2c4>)
 800f31e:	681a      	ldr	r2, [r3, #0]
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800f324:	4b7b      	ldr	r3, [pc, #492]	; (800f514 <tcp_receive+0x2c4>)
 800f326:	681a      	ldr	r2, [r3, #0]
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f32c:	1ad3      	subs	r3, r2, r3
 800f32e:	2b00      	cmp	r3, #0
 800f330:	dc58      	bgt.n	800f3e4 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800f332:	4b7a      	ldr	r3, [pc, #488]	; (800f51c <tcp_receive+0x2cc>)
 800f334:	881b      	ldrh	r3, [r3, #0]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d14b      	bne.n	800f3d2 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f33e:	687a      	ldr	r2, [r7, #4]
 800f340:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 800f344:	4413      	add	r3, r2
 800f346:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f348:	429a      	cmp	r2, r3
 800f34a:	d142      	bne.n	800f3d2 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800f352:	2b00      	cmp	r3, #0
 800f354:	db3d      	blt.n	800f3d2 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f35a:	4b6e      	ldr	r3, [pc, #440]	; (800f514 <tcp_receive+0x2c4>)
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	429a      	cmp	r2, r3
 800f360:	d137      	bne.n	800f3d2 <tcp_receive+0x182>
              found_dupack = 1;
 800f362:	2301      	movs	r3, #1
 800f364:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f36c:	2bff      	cmp	r3, #255	; 0xff
 800f36e:	d007      	beq.n	800f380 <tcp_receive+0x130>
                ++pcb->dupacks;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f376:	3301      	adds	r3, #1
 800f378:	b2da      	uxtb	r2, r3
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f386:	2b03      	cmp	r3, #3
 800f388:	d91b      	bls.n	800f3c2 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f394:	4413      	add	r3, r2
 800f396:	b29a      	uxth	r2, r3
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f39e:	429a      	cmp	r2, r3
 800f3a0:	d30a      	bcc.n	800f3b8 <tcp_receive+0x168>
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f3ac:	4413      	add	r3, r2
 800f3ae:	b29a      	uxth	r2, r3
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f3b6:	e004      	b.n	800f3c2 <tcp_receive+0x172>
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f3be:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f3c8:	2b02      	cmp	r3, #2
 800f3ca:	d902      	bls.n	800f3d2 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800f3cc:	6878      	ldr	r0, [r7, #4]
 800f3ce:	f002 fb45 	bl	8011a5c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800f3d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	f040 8160 	bne.w	800f69a <tcp_receive+0x44a>
        pcb->dupacks = 0;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	2200      	movs	r2, #0
 800f3de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f3e2:	e15a      	b.n	800f69a <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f3e4:	4b4b      	ldr	r3, [pc, #300]	; (800f514 <tcp_receive+0x2c4>)
 800f3e6:	681a      	ldr	r2, [r3, #0]
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f3ec:	1ad3      	subs	r3, r2, r3
 800f3ee:	3b01      	subs	r3, #1
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	f2c0 814d 	blt.w	800f690 <tcp_receive+0x440>
 800f3f6:	4b47      	ldr	r3, [pc, #284]	; (800f514 <tcp_receive+0x2c4>)
 800f3f8:	681a      	ldr	r2, [r3, #0]
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f3fe:	1ad3      	subs	r3, r2, r3
 800f400:	2b00      	cmp	r3, #0
 800f402:	f300 8145 	bgt.w	800f690 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	8b5b      	ldrh	r3, [r3, #26]
 800f40a:	f003 0304 	and.w	r3, r3, #4
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d010      	beq.n	800f434 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	8b5b      	ldrh	r3, [r3, #26]
 800f416:	f023 0304 	bic.w	r3, r3, #4
 800f41a:	b29a      	uxth	r2, r3
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	2200      	movs	r2, #0
 800f430:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2200      	movs	r2, #0
 800f438:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f442:	10db      	asrs	r3, r3, #3
 800f444:	b21b      	sxth	r3, r3
 800f446:	b29a      	uxth	r2, r3
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f44e:	b29b      	uxth	r3, r3
 800f450:	4413      	add	r3, r2
 800f452:	b29b      	uxth	r3, r3
 800f454:	b21a      	sxth	r2, r3
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800f45c:	4b2d      	ldr	r3, [pc, #180]	; (800f514 <tcp_receive+0x2c4>)
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	b29a      	uxth	r2, r3
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f466:	b29b      	uxth	r3, r3
 800f468:	1ad3      	subs	r3, r2, r3
 800f46a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	2200      	movs	r2, #0
 800f470:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800f474:	4b27      	ldr	r3, [pc, #156]	; (800f514 <tcp_receive+0x2c4>)
 800f476:	681a      	ldr	r2, [r3, #0]
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	7d1b      	ldrb	r3, [r3, #20]
 800f480:	2b03      	cmp	r3, #3
 800f482:	f240 8096 	bls.w	800f5b2 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800f492:	429a      	cmp	r2, r3
 800f494:	d244      	bcs.n	800f520 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	8b5b      	ldrh	r3, [r3, #26]
 800f49a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d001      	beq.n	800f4a6 <tcp_receive+0x256>
 800f4a2:	2301      	movs	r3, #1
 800f4a4:	e000      	b.n	800f4a8 <tcp_receive+0x258>
 800f4a6:	2302      	movs	r3, #2
 800f4a8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800f4ac:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800f4b0:	b29a      	uxth	r2, r3
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f4b6:	fb12 f303 	smulbb	r3, r2, r3
 800f4ba:	b29b      	uxth	r3, r3
 800f4bc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f4be:	4293      	cmp	r3, r2
 800f4c0:	bf28      	it	cs
 800f4c2:	4613      	movcs	r3, r2
 800f4c4:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f4cc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f4ce:	4413      	add	r3, r2
 800f4d0:	b29a      	uxth	r2, r3
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f4d8:	429a      	cmp	r2, r3
 800f4da:	d309      	bcc.n	800f4f0 <tcp_receive+0x2a0>
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f4e2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f4e4:	4413      	add	r3, r2
 800f4e6:	b29a      	uxth	r2, r3
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f4ee:	e060      	b.n	800f5b2 <tcp_receive+0x362>
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f4f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f4fa:	e05a      	b.n	800f5b2 <tcp_receive+0x362>
 800f4fc:	08017194 	.word	0x08017194
 800f500:	080174c4 	.word	0x080174c4
 800f504:	080171e0 	.word	0x080171e0
 800f508:	080174e0 	.word	0x080174e0
 800f50c:	200001d4 	.word	0x200001d4
 800f510:	200001c8 	.word	0x200001c8
 800f514:	200001cc 	.word	0x200001cc
 800f518:	200001b8 	.word	0x200001b8
 800f51c:	200001d2 	.word	0x200001d2
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f526:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f528:	4413      	add	r3, r2
 800f52a:	b29a      	uxth	r2, r3
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f532:	429a      	cmp	r2, r3
 800f534:	d309      	bcc.n	800f54a <tcp_receive+0x2fa>
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f53c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f53e:	4413      	add	r3, r2
 800f540:	b29a      	uxth	r2, r3
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f548:	e004      	b.n	800f554 <tcp_receive+0x304>
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f550:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f560:	429a      	cmp	r2, r3
 800f562:	d326      	bcc.n	800f5b2 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f570:	1ad3      	subs	r3, r2, r3
 800f572:	b29a      	uxth	r2, r3
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f584:	4413      	add	r3, r2
 800f586:	b29a      	uxth	r2, r3
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f58e:	429a      	cmp	r2, r3
 800f590:	d30a      	bcc.n	800f5a8 <tcp_receive+0x358>
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f59c:	4413      	add	r3, r2
 800f59e:	b29a      	uxth	r2, r3
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f5a6:	e004      	b.n	800f5b2 <tcp_receive+0x362>
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f5ae:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f5ba:	4a98      	ldr	r2, [pc, #608]	; (800f81c <tcp_receive+0x5cc>)
 800f5bc:	6878      	ldr	r0, [r7, #4]
 800f5be:	f7ff fdcb 	bl	800f158 <tcp_free_acked_segments>
 800f5c2:	4602      	mov	r2, r0
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f5d0:	4a93      	ldr	r2, [pc, #588]	; (800f820 <tcp_receive+0x5d0>)
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f7ff fdc0 	bl	800f158 <tcp_free_acked_segments>
 800f5d8:	4602      	mov	r2, r0
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d104      	bne.n	800f5f0 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f5ec:	861a      	strh	r2, [r3, #48]	; 0x30
 800f5ee:	e002      	b.n	800f5f6 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f600:	2b00      	cmp	r3, #0
 800f602:	d103      	bne.n	800f60c <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	2200      	movs	r2, #0
 800f608:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800f612:	4b84      	ldr	r3, [pc, #528]	; (800f824 <tcp_receive+0x5d4>)
 800f614:	881b      	ldrh	r3, [r3, #0]
 800f616:	4413      	add	r3, r2
 800f618:	b29a      	uxth	r2, r3
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	8b5b      	ldrh	r3, [r3, #26]
 800f624:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d035      	beq.n	800f698 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f630:	2b00      	cmp	r3, #0
 800f632:	d118      	bne.n	800f666 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d00c      	beq.n	800f656 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f644:	68db      	ldr	r3, [r3, #12]
 800f646:	685b      	ldr	r3, [r3, #4]
 800f648:	4618      	mov	r0, r3
 800f64a:	f7fa ffe5 	bl	800a618 <lwip_htonl>
 800f64e:	4603      	mov	r3, r0
 800f650:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800f652:	2b00      	cmp	r3, #0
 800f654:	dc20      	bgt.n	800f698 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	8b5b      	ldrh	r3, [r3, #26]
 800f65a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f65e:	b29a      	uxth	r2, r3
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f664:	e018      	b.n	800f698 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f66e:	68db      	ldr	r3, [r3, #12]
 800f670:	685b      	ldr	r3, [r3, #4]
 800f672:	4618      	mov	r0, r3
 800f674:	f7fa ffd0 	bl	800a618 <lwip_htonl>
 800f678:	4603      	mov	r3, r0
 800f67a:	1ae3      	subs	r3, r4, r3
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	dc0b      	bgt.n	800f698 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	8b5b      	ldrh	r3, [r3, #26]
 800f684:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f688:	b29a      	uxth	r2, r3
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f68e:	e003      	b.n	800f698 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800f690:	6878      	ldr	r0, [r7, #4]
 800f692:	f002 fbcf 	bl	8011e34 <tcp_send_empty_ack>
 800f696:	e000      	b.n	800f69a <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f698:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d05b      	beq.n	800f75a <tcp_receive+0x50a>
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f6a6:	4b60      	ldr	r3, [pc, #384]	; (800f828 <tcp_receive+0x5d8>)
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	1ad3      	subs	r3, r2, r3
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	da54      	bge.n	800f75a <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800f6b0:	4b5e      	ldr	r3, [pc, #376]	; (800f82c <tcp_receive+0x5dc>)
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	b29a      	uxth	r2, r3
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6ba:	b29b      	uxth	r3, r3
 800f6bc:	1ad3      	subs	r3, r2, r3
 800f6be:	b29b      	uxth	r3, r3
 800f6c0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800f6c4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f6ce:	10db      	asrs	r3, r3, #3
 800f6d0:	b21b      	sxth	r3, r3
 800f6d2:	b29b      	uxth	r3, r3
 800f6d4:	1ad3      	subs	r3, r2, r3
 800f6d6:	b29b      	uxth	r3, r3
 800f6d8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f6e2:	b29a      	uxth	r2, r3
 800f6e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f6e8:	4413      	add	r3, r2
 800f6ea:	b29b      	uxth	r3, r3
 800f6ec:	b21a      	sxth	r2, r3
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800f6f2:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	da05      	bge.n	800f706 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 800f6fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f6fe:	425b      	negs	r3, r3
 800f700:	b29b      	uxth	r3, r3
 800f702:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800f706:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f710:	109b      	asrs	r3, r3, #2
 800f712:	b21b      	sxth	r3, r3
 800f714:	b29b      	uxth	r3, r3
 800f716:	1ad3      	subs	r3, r2, r3
 800f718:	b29b      	uxth	r3, r3
 800f71a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f724:	b29a      	uxth	r2, r3
 800f726:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f72a:	4413      	add	r3, r2
 800f72c:	b29b      	uxth	r3, r3
 800f72e:	b21a      	sxth	r2, r3
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f73a:	10db      	asrs	r3, r3, #3
 800f73c:	b21b      	sxth	r3, r3
 800f73e:	b29a      	uxth	r2, r3
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f746:	b29b      	uxth	r3, r3
 800f748:	4413      	add	r3, r2
 800f74a:	b29b      	uxth	r3, r3
 800f74c:	b21a      	sxth	r2, r3
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	2200      	movs	r2, #0
 800f758:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800f75a:	4b35      	ldr	r3, [pc, #212]	; (800f830 <tcp_receive+0x5e0>)
 800f75c:	881b      	ldrh	r3, [r3, #0]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	f000 84e1 	beq.w	8010126 <tcp_receive+0xed6>
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	7d1b      	ldrb	r3, [r3, #20]
 800f768:	2b06      	cmp	r3, #6
 800f76a:	f200 84dc 	bhi.w	8010126 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f772:	4b30      	ldr	r3, [pc, #192]	; (800f834 <tcp_receive+0x5e4>)
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	1ad3      	subs	r3, r2, r3
 800f778:	3b01      	subs	r3, #1
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	f2c0 808e 	blt.w	800f89c <tcp_receive+0x64c>
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f784:	4b2a      	ldr	r3, [pc, #168]	; (800f830 <tcp_receive+0x5e0>)
 800f786:	881b      	ldrh	r3, [r3, #0]
 800f788:	4619      	mov	r1, r3
 800f78a:	4b2a      	ldr	r3, [pc, #168]	; (800f834 <tcp_receive+0x5e4>)
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	440b      	add	r3, r1
 800f790:	1ad3      	subs	r3, r2, r3
 800f792:	3301      	adds	r3, #1
 800f794:	2b00      	cmp	r3, #0
 800f796:	f300 8081 	bgt.w	800f89c <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800f79a:	4b27      	ldr	r3, [pc, #156]	; (800f838 <tcp_receive+0x5e8>)
 800f79c:	685b      	ldr	r3, [r3, #4]
 800f79e:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f7a4:	4b23      	ldr	r3, [pc, #140]	; (800f834 <tcp_receive+0x5e4>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	1ad3      	subs	r3, r2, r3
 800f7aa:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800f7ac:	4b22      	ldr	r3, [pc, #136]	; (800f838 <tcp_receive+0x5e8>)
 800f7ae:	685b      	ldr	r3, [r3, #4]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d106      	bne.n	800f7c2 <tcp_receive+0x572>
 800f7b4:	4b21      	ldr	r3, [pc, #132]	; (800f83c <tcp_receive+0x5ec>)
 800f7b6:	f240 5294 	movw	r2, #1428	; 0x594
 800f7ba:	4921      	ldr	r1, [pc, #132]	; (800f840 <tcp_receive+0x5f0>)
 800f7bc:	4821      	ldr	r0, [pc, #132]	; (800f844 <tcp_receive+0x5f4>)
 800f7be:	f005 fab5 	bl	8014d2c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800f7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f7c8:	4293      	cmp	r3, r2
 800f7ca:	d906      	bls.n	800f7da <tcp_receive+0x58a>
 800f7cc:	4b1b      	ldr	r3, [pc, #108]	; (800f83c <tcp_receive+0x5ec>)
 800f7ce:	f240 5295 	movw	r2, #1429	; 0x595
 800f7d2:	491d      	ldr	r1, [pc, #116]	; (800f848 <tcp_receive+0x5f8>)
 800f7d4:	481b      	ldr	r0, [pc, #108]	; (800f844 <tcp_receive+0x5f4>)
 800f7d6:	f005 faa9 	bl	8014d2c <iprintf>
      off = (u16_t)off32;
 800f7da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7dc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800f7e0:	4b15      	ldr	r3, [pc, #84]	; (800f838 <tcp_receive+0x5e8>)
 800f7e2:	685b      	ldr	r3, [r3, #4]
 800f7e4:	891b      	ldrh	r3, [r3, #8]
 800f7e6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f7ea:	429a      	cmp	r2, r3
 800f7ec:	d906      	bls.n	800f7fc <tcp_receive+0x5ac>
 800f7ee:	4b13      	ldr	r3, [pc, #76]	; (800f83c <tcp_receive+0x5ec>)
 800f7f0:	f240 5297 	movw	r2, #1431	; 0x597
 800f7f4:	4915      	ldr	r1, [pc, #84]	; (800f84c <tcp_receive+0x5fc>)
 800f7f6:	4813      	ldr	r0, [pc, #76]	; (800f844 <tcp_receive+0x5f4>)
 800f7f8:	f005 fa98 	bl	8014d2c <iprintf>
      inseg.len -= off;
 800f7fc:	4b0e      	ldr	r3, [pc, #56]	; (800f838 <tcp_receive+0x5e8>)
 800f7fe:	891a      	ldrh	r2, [r3, #8]
 800f800:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f804:	1ad3      	subs	r3, r2, r3
 800f806:	b29a      	uxth	r2, r3
 800f808:	4b0b      	ldr	r3, [pc, #44]	; (800f838 <tcp_receive+0x5e8>)
 800f80a:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800f80c:	4b0a      	ldr	r3, [pc, #40]	; (800f838 <tcp_receive+0x5e8>)
 800f80e:	685b      	ldr	r3, [r3, #4]
 800f810:	891a      	ldrh	r2, [r3, #8]
 800f812:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f816:	1ad3      	subs	r3, r2, r3
 800f818:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 800f81a:	e029      	b.n	800f870 <tcp_receive+0x620>
 800f81c:	080174fc 	.word	0x080174fc
 800f820:	08017504 	.word	0x08017504
 800f824:	200001d0 	.word	0x200001d0
 800f828:	200001cc 	.word	0x200001cc
 800f82c:	20019c78 	.word	0x20019c78
 800f830:	200001d2 	.word	0x200001d2
 800f834:	200001c8 	.word	0x200001c8
 800f838:	200001a8 	.word	0x200001a8
 800f83c:	08017194 	.word	0x08017194
 800f840:	0801750c 	.word	0x0801750c
 800f844:	080171e0 	.word	0x080171e0
 800f848:	0801751c 	.word	0x0801751c
 800f84c:	0801752c 	.word	0x0801752c
        off -= p->len;
 800f850:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f852:	895b      	ldrh	r3, [r3, #10]
 800f854:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f858:	1ad3      	subs	r3, r2, r3
 800f85a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800f85e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f860:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f862:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800f864:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f866:	2200      	movs	r2, #0
 800f868:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800f86a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 800f870:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f872:	895b      	ldrh	r3, [r3, #10]
 800f874:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f878:	429a      	cmp	r2, r3
 800f87a:	d8e9      	bhi.n	800f850 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800f87c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f880:	4619      	mov	r1, r3
 800f882:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f884:	f7fc f8e0 	bl	800ba48 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f88c:	4a91      	ldr	r2, [pc, #580]	; (800fad4 <tcp_receive+0x884>)
 800f88e:	6013      	str	r3, [r2, #0]
 800f890:	4b91      	ldr	r3, [pc, #580]	; (800fad8 <tcp_receive+0x888>)
 800f892:	68db      	ldr	r3, [r3, #12]
 800f894:	4a8f      	ldr	r2, [pc, #572]	; (800fad4 <tcp_receive+0x884>)
 800f896:	6812      	ldr	r2, [r2, #0]
 800f898:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800f89a:	e00d      	b.n	800f8b8 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800f89c:	4b8d      	ldr	r3, [pc, #564]	; (800fad4 <tcp_receive+0x884>)
 800f89e:	681a      	ldr	r2, [r3, #0]
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8a4:	1ad3      	subs	r3, r2, r3
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	da06      	bge.n	800f8b8 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	8b5b      	ldrh	r3, [r3, #26]
 800f8ae:	f043 0302 	orr.w	r3, r3, #2
 800f8b2:	b29a      	uxth	r2, r3
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f8b8:	4b86      	ldr	r3, [pc, #536]	; (800fad4 <tcp_receive+0x884>)
 800f8ba:	681a      	ldr	r2, [r3, #0]
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8c0:	1ad3      	subs	r3, r2, r3
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	f2c0 842a 	blt.w	801011c <tcp_receive+0xecc>
 800f8c8:	4b82      	ldr	r3, [pc, #520]	; (800fad4 <tcp_receive+0x884>)
 800f8ca:	681a      	ldr	r2, [r3, #0]
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8d0:	6879      	ldr	r1, [r7, #4]
 800f8d2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f8d4:	440b      	add	r3, r1
 800f8d6:	1ad3      	subs	r3, r2, r3
 800f8d8:	3301      	adds	r3, #1
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	f300 841e 	bgt.w	801011c <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f8e4:	4b7b      	ldr	r3, [pc, #492]	; (800fad4 <tcp_receive+0x884>)
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	429a      	cmp	r2, r3
 800f8ea:	f040 829a 	bne.w	800fe22 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800f8ee:	4b7a      	ldr	r3, [pc, #488]	; (800fad8 <tcp_receive+0x888>)
 800f8f0:	891c      	ldrh	r4, [r3, #8]
 800f8f2:	4b79      	ldr	r3, [pc, #484]	; (800fad8 <tcp_receive+0x888>)
 800f8f4:	68db      	ldr	r3, [r3, #12]
 800f8f6:	899b      	ldrh	r3, [r3, #12]
 800f8f8:	b29b      	uxth	r3, r3
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	f7fa fe77 	bl	800a5ee <lwip_htons>
 800f900:	4603      	mov	r3, r0
 800f902:	b2db      	uxtb	r3, r3
 800f904:	f003 0303 	and.w	r3, r3, #3
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d001      	beq.n	800f910 <tcp_receive+0x6c0>
 800f90c:	2301      	movs	r3, #1
 800f90e:	e000      	b.n	800f912 <tcp_receive+0x6c2>
 800f910:	2300      	movs	r3, #0
 800f912:	4423      	add	r3, r4
 800f914:	b29a      	uxth	r2, r3
 800f916:	4b71      	ldr	r3, [pc, #452]	; (800fadc <tcp_receive+0x88c>)
 800f918:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f91e:	4b6f      	ldr	r3, [pc, #444]	; (800fadc <tcp_receive+0x88c>)
 800f920:	881b      	ldrh	r3, [r3, #0]
 800f922:	429a      	cmp	r2, r3
 800f924:	d275      	bcs.n	800fa12 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f926:	4b6c      	ldr	r3, [pc, #432]	; (800fad8 <tcp_receive+0x888>)
 800f928:	68db      	ldr	r3, [r3, #12]
 800f92a:	899b      	ldrh	r3, [r3, #12]
 800f92c:	b29b      	uxth	r3, r3
 800f92e:	4618      	mov	r0, r3
 800f930:	f7fa fe5d 	bl	800a5ee <lwip_htons>
 800f934:	4603      	mov	r3, r0
 800f936:	b2db      	uxtb	r3, r3
 800f938:	f003 0301 	and.w	r3, r3, #1
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d01f      	beq.n	800f980 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800f940:	4b65      	ldr	r3, [pc, #404]	; (800fad8 <tcp_receive+0x888>)
 800f942:	68db      	ldr	r3, [r3, #12]
 800f944:	899b      	ldrh	r3, [r3, #12]
 800f946:	b29b      	uxth	r3, r3
 800f948:	b21b      	sxth	r3, r3
 800f94a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800f94e:	b21c      	sxth	r4, r3
 800f950:	4b61      	ldr	r3, [pc, #388]	; (800fad8 <tcp_receive+0x888>)
 800f952:	68db      	ldr	r3, [r3, #12]
 800f954:	899b      	ldrh	r3, [r3, #12]
 800f956:	b29b      	uxth	r3, r3
 800f958:	4618      	mov	r0, r3
 800f95a:	f7fa fe48 	bl	800a5ee <lwip_htons>
 800f95e:	4603      	mov	r3, r0
 800f960:	b2db      	uxtb	r3, r3
 800f962:	b29b      	uxth	r3, r3
 800f964:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800f968:	b29b      	uxth	r3, r3
 800f96a:	4618      	mov	r0, r3
 800f96c:	f7fa fe3f 	bl	800a5ee <lwip_htons>
 800f970:	4603      	mov	r3, r0
 800f972:	b21b      	sxth	r3, r3
 800f974:	4323      	orrs	r3, r4
 800f976:	b21a      	sxth	r2, r3
 800f978:	4b57      	ldr	r3, [pc, #348]	; (800fad8 <tcp_receive+0x888>)
 800f97a:	68db      	ldr	r3, [r3, #12]
 800f97c:	b292      	uxth	r2, r2
 800f97e:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f984:	4b54      	ldr	r3, [pc, #336]	; (800fad8 <tcp_receive+0x888>)
 800f986:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f988:	4b53      	ldr	r3, [pc, #332]	; (800fad8 <tcp_receive+0x888>)
 800f98a:	68db      	ldr	r3, [r3, #12]
 800f98c:	899b      	ldrh	r3, [r3, #12]
 800f98e:	b29b      	uxth	r3, r3
 800f990:	4618      	mov	r0, r3
 800f992:	f7fa fe2c 	bl	800a5ee <lwip_htons>
 800f996:	4603      	mov	r3, r0
 800f998:	b2db      	uxtb	r3, r3
 800f99a:	f003 0302 	and.w	r3, r3, #2
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d005      	beq.n	800f9ae <tcp_receive+0x75e>
            inseg.len -= 1;
 800f9a2:	4b4d      	ldr	r3, [pc, #308]	; (800fad8 <tcp_receive+0x888>)
 800f9a4:	891b      	ldrh	r3, [r3, #8]
 800f9a6:	3b01      	subs	r3, #1
 800f9a8:	b29a      	uxth	r2, r3
 800f9aa:	4b4b      	ldr	r3, [pc, #300]	; (800fad8 <tcp_receive+0x888>)
 800f9ac:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800f9ae:	4b4a      	ldr	r3, [pc, #296]	; (800fad8 <tcp_receive+0x888>)
 800f9b0:	685b      	ldr	r3, [r3, #4]
 800f9b2:	4a49      	ldr	r2, [pc, #292]	; (800fad8 <tcp_receive+0x888>)
 800f9b4:	8912      	ldrh	r2, [r2, #8]
 800f9b6:	4611      	mov	r1, r2
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f7fb ff45 	bl	800b848 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800f9be:	4b46      	ldr	r3, [pc, #280]	; (800fad8 <tcp_receive+0x888>)
 800f9c0:	891c      	ldrh	r4, [r3, #8]
 800f9c2:	4b45      	ldr	r3, [pc, #276]	; (800fad8 <tcp_receive+0x888>)
 800f9c4:	68db      	ldr	r3, [r3, #12]
 800f9c6:	899b      	ldrh	r3, [r3, #12]
 800f9c8:	b29b      	uxth	r3, r3
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	f7fa fe0f 	bl	800a5ee <lwip_htons>
 800f9d0:	4603      	mov	r3, r0
 800f9d2:	b2db      	uxtb	r3, r3
 800f9d4:	f003 0303 	and.w	r3, r3, #3
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d001      	beq.n	800f9e0 <tcp_receive+0x790>
 800f9dc:	2301      	movs	r3, #1
 800f9de:	e000      	b.n	800f9e2 <tcp_receive+0x792>
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	4423      	add	r3, r4
 800f9e4:	b29a      	uxth	r2, r3
 800f9e6:	4b3d      	ldr	r3, [pc, #244]	; (800fadc <tcp_receive+0x88c>)
 800f9e8:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f9ea:	4b3c      	ldr	r3, [pc, #240]	; (800fadc <tcp_receive+0x88c>)
 800f9ec:	881b      	ldrh	r3, [r3, #0]
 800f9ee:	461a      	mov	r2, r3
 800f9f0:	4b38      	ldr	r3, [pc, #224]	; (800fad4 <tcp_receive+0x884>)
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	441a      	add	r2, r3
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9fa:	6879      	ldr	r1, [r7, #4]
 800f9fc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f9fe:	440b      	add	r3, r1
 800fa00:	429a      	cmp	r2, r3
 800fa02:	d006      	beq.n	800fa12 <tcp_receive+0x7c2>
 800fa04:	4b36      	ldr	r3, [pc, #216]	; (800fae0 <tcp_receive+0x890>)
 800fa06:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800fa0a:	4936      	ldr	r1, [pc, #216]	; (800fae4 <tcp_receive+0x894>)
 800fa0c:	4836      	ldr	r0, [pc, #216]	; (800fae8 <tcp_receive+0x898>)
 800fa0e:	f005 f98d 	bl	8014d2c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	f000 80e7 	beq.w	800fbea <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fa1c:	4b2e      	ldr	r3, [pc, #184]	; (800fad8 <tcp_receive+0x888>)
 800fa1e:	68db      	ldr	r3, [r3, #12]
 800fa20:	899b      	ldrh	r3, [r3, #12]
 800fa22:	b29b      	uxth	r3, r3
 800fa24:	4618      	mov	r0, r3
 800fa26:	f7fa fde2 	bl	800a5ee <lwip_htons>
 800fa2a:	4603      	mov	r3, r0
 800fa2c:	b2db      	uxtb	r3, r3
 800fa2e:	f003 0301 	and.w	r3, r3, #1
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d010      	beq.n	800fa58 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800fa36:	e00a      	b.n	800fa4e <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa3c:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa42:	681a      	ldr	r2, [r3, #0]
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800fa48:	68f8      	ldr	r0, [r7, #12]
 800fa4a:	f7fd fce6 	bl	800d41a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d1f0      	bne.n	800fa38 <tcp_receive+0x7e8>
 800fa56:	e0c8      	b.n	800fbea <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa5c:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800fa5e:	e052      	b.n	800fb06 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800fa60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa62:	68db      	ldr	r3, [r3, #12]
 800fa64:	899b      	ldrh	r3, [r3, #12]
 800fa66:	b29b      	uxth	r3, r3
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f7fa fdc0 	bl	800a5ee <lwip_htons>
 800fa6e:	4603      	mov	r3, r0
 800fa70:	b2db      	uxtb	r3, r3
 800fa72:	f003 0301 	and.w	r3, r3, #1
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d03d      	beq.n	800faf6 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800fa7a:	4b17      	ldr	r3, [pc, #92]	; (800fad8 <tcp_receive+0x888>)
 800fa7c:	68db      	ldr	r3, [r3, #12]
 800fa7e:	899b      	ldrh	r3, [r3, #12]
 800fa80:	b29b      	uxth	r3, r3
 800fa82:	4618      	mov	r0, r3
 800fa84:	f7fa fdb3 	bl	800a5ee <lwip_htons>
 800fa88:	4603      	mov	r3, r0
 800fa8a:	b2db      	uxtb	r3, r3
 800fa8c:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d130      	bne.n	800faf6 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800fa94:	4b10      	ldr	r3, [pc, #64]	; (800fad8 <tcp_receive+0x888>)
 800fa96:	68db      	ldr	r3, [r3, #12]
 800fa98:	899b      	ldrh	r3, [r3, #12]
 800fa9a:	b29c      	uxth	r4, r3
 800fa9c:	2001      	movs	r0, #1
 800fa9e:	f7fa fda6 	bl	800a5ee <lwip_htons>
 800faa2:	4603      	mov	r3, r0
 800faa4:	461a      	mov	r2, r3
 800faa6:	4b0c      	ldr	r3, [pc, #48]	; (800fad8 <tcp_receive+0x888>)
 800faa8:	68db      	ldr	r3, [r3, #12]
 800faaa:	4322      	orrs	r2, r4
 800faac:	b292      	uxth	r2, r2
 800faae:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800fab0:	4b09      	ldr	r3, [pc, #36]	; (800fad8 <tcp_receive+0x888>)
 800fab2:	891c      	ldrh	r4, [r3, #8]
 800fab4:	4b08      	ldr	r3, [pc, #32]	; (800fad8 <tcp_receive+0x888>)
 800fab6:	68db      	ldr	r3, [r3, #12]
 800fab8:	899b      	ldrh	r3, [r3, #12]
 800faba:	b29b      	uxth	r3, r3
 800fabc:	4618      	mov	r0, r3
 800fabe:	f7fa fd96 	bl	800a5ee <lwip_htons>
 800fac2:	4603      	mov	r3, r0
 800fac4:	b2db      	uxtb	r3, r3
 800fac6:	f003 0303 	and.w	r3, r3, #3
 800faca:	2b00      	cmp	r3, #0
 800facc:	d00e      	beq.n	800faec <tcp_receive+0x89c>
 800face:	2301      	movs	r3, #1
 800fad0:	e00d      	b.n	800faee <tcp_receive+0x89e>
 800fad2:	bf00      	nop
 800fad4:	200001c8 	.word	0x200001c8
 800fad8:	200001a8 	.word	0x200001a8
 800fadc:	200001d2 	.word	0x200001d2
 800fae0:	08017194 	.word	0x08017194
 800fae4:	0801753c 	.word	0x0801753c
 800fae8:	080171e0 	.word	0x080171e0
 800faec:	2300      	movs	r3, #0
 800faee:	4423      	add	r3, r4
 800faf0:	b29a      	uxth	r2, r3
 800faf2:	4b98      	ldr	r3, [pc, #608]	; (800fd54 <tcp_receive+0xb04>)
 800faf4:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800faf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800faf8:	613b      	str	r3, [r7, #16]
              next = next->next;
 800fafa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 800fb00:	6938      	ldr	r0, [r7, #16]
 800fb02:	f7fd fc8a 	bl	800d41a <tcp_seg_free>
            while (next &&
 800fb06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d00e      	beq.n	800fb2a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800fb0c:	4b91      	ldr	r3, [pc, #580]	; (800fd54 <tcp_receive+0xb04>)
 800fb0e:	881b      	ldrh	r3, [r3, #0]
 800fb10:	461a      	mov	r2, r3
 800fb12:	4b91      	ldr	r3, [pc, #580]	; (800fd58 <tcp_receive+0xb08>)
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	441a      	add	r2, r3
 800fb18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb1a:	68db      	ldr	r3, [r3, #12]
 800fb1c:	685b      	ldr	r3, [r3, #4]
 800fb1e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fb20:	8909      	ldrh	r1, [r1, #8]
 800fb22:	440b      	add	r3, r1
 800fb24:	1ad3      	subs	r3, r2, r3
            while (next &&
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	da9a      	bge.n	800fa60 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800fb2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d059      	beq.n	800fbe4 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800fb30:	4b88      	ldr	r3, [pc, #544]	; (800fd54 <tcp_receive+0xb04>)
 800fb32:	881b      	ldrh	r3, [r3, #0]
 800fb34:	461a      	mov	r2, r3
 800fb36:	4b88      	ldr	r3, [pc, #544]	; (800fd58 <tcp_receive+0xb08>)
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	441a      	add	r2, r3
 800fb3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb3e:	68db      	ldr	r3, [r3, #12]
 800fb40:	685b      	ldr	r3, [r3, #4]
 800fb42:	1ad3      	subs	r3, r2, r3
            if (next &&
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	dd4d      	ble.n	800fbe4 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800fb48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb4a:	68db      	ldr	r3, [r3, #12]
 800fb4c:	685b      	ldr	r3, [r3, #4]
 800fb4e:	b29a      	uxth	r2, r3
 800fb50:	4b81      	ldr	r3, [pc, #516]	; (800fd58 <tcp_receive+0xb08>)
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	b29b      	uxth	r3, r3
 800fb56:	1ad3      	subs	r3, r2, r3
 800fb58:	b29a      	uxth	r2, r3
 800fb5a:	4b80      	ldr	r3, [pc, #512]	; (800fd5c <tcp_receive+0xb0c>)
 800fb5c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800fb5e:	4b7f      	ldr	r3, [pc, #508]	; (800fd5c <tcp_receive+0xb0c>)
 800fb60:	68db      	ldr	r3, [r3, #12]
 800fb62:	899b      	ldrh	r3, [r3, #12]
 800fb64:	b29b      	uxth	r3, r3
 800fb66:	4618      	mov	r0, r3
 800fb68:	f7fa fd41 	bl	800a5ee <lwip_htons>
 800fb6c:	4603      	mov	r3, r0
 800fb6e:	b2db      	uxtb	r3, r3
 800fb70:	f003 0302 	and.w	r3, r3, #2
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d005      	beq.n	800fb84 <tcp_receive+0x934>
                inseg.len -= 1;
 800fb78:	4b78      	ldr	r3, [pc, #480]	; (800fd5c <tcp_receive+0xb0c>)
 800fb7a:	891b      	ldrh	r3, [r3, #8]
 800fb7c:	3b01      	subs	r3, #1
 800fb7e:	b29a      	uxth	r2, r3
 800fb80:	4b76      	ldr	r3, [pc, #472]	; (800fd5c <tcp_receive+0xb0c>)
 800fb82:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800fb84:	4b75      	ldr	r3, [pc, #468]	; (800fd5c <tcp_receive+0xb0c>)
 800fb86:	685b      	ldr	r3, [r3, #4]
 800fb88:	4a74      	ldr	r2, [pc, #464]	; (800fd5c <tcp_receive+0xb0c>)
 800fb8a:	8912      	ldrh	r2, [r2, #8]
 800fb8c:	4611      	mov	r1, r2
 800fb8e:	4618      	mov	r0, r3
 800fb90:	f7fb fe5a 	bl	800b848 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800fb94:	4b71      	ldr	r3, [pc, #452]	; (800fd5c <tcp_receive+0xb0c>)
 800fb96:	891c      	ldrh	r4, [r3, #8]
 800fb98:	4b70      	ldr	r3, [pc, #448]	; (800fd5c <tcp_receive+0xb0c>)
 800fb9a:	68db      	ldr	r3, [r3, #12]
 800fb9c:	899b      	ldrh	r3, [r3, #12]
 800fb9e:	b29b      	uxth	r3, r3
 800fba0:	4618      	mov	r0, r3
 800fba2:	f7fa fd24 	bl	800a5ee <lwip_htons>
 800fba6:	4603      	mov	r3, r0
 800fba8:	b2db      	uxtb	r3, r3
 800fbaa:	f003 0303 	and.w	r3, r3, #3
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d001      	beq.n	800fbb6 <tcp_receive+0x966>
 800fbb2:	2301      	movs	r3, #1
 800fbb4:	e000      	b.n	800fbb8 <tcp_receive+0x968>
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	4423      	add	r3, r4
 800fbba:	b29a      	uxth	r2, r3
 800fbbc:	4b65      	ldr	r3, [pc, #404]	; (800fd54 <tcp_receive+0xb04>)
 800fbbe:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800fbc0:	4b64      	ldr	r3, [pc, #400]	; (800fd54 <tcp_receive+0xb04>)
 800fbc2:	881b      	ldrh	r3, [r3, #0]
 800fbc4:	461a      	mov	r2, r3
 800fbc6:	4b64      	ldr	r3, [pc, #400]	; (800fd58 <tcp_receive+0xb08>)
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	441a      	add	r2, r3
 800fbcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbce:	68db      	ldr	r3, [r3, #12]
 800fbd0:	685b      	ldr	r3, [r3, #4]
 800fbd2:	429a      	cmp	r2, r3
 800fbd4:	d006      	beq.n	800fbe4 <tcp_receive+0x994>
 800fbd6:	4b62      	ldr	r3, [pc, #392]	; (800fd60 <tcp_receive+0xb10>)
 800fbd8:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800fbdc:	4961      	ldr	r1, [pc, #388]	; (800fd64 <tcp_receive+0xb14>)
 800fbde:	4862      	ldr	r0, [pc, #392]	; (800fd68 <tcp_receive+0xb18>)
 800fbe0:	f005 f8a4 	bl	8014d2c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fbe8:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800fbea:	4b5a      	ldr	r3, [pc, #360]	; (800fd54 <tcp_receive+0xb04>)
 800fbec:	881b      	ldrh	r3, [r3, #0]
 800fbee:	461a      	mov	r2, r3
 800fbf0:	4b59      	ldr	r3, [pc, #356]	; (800fd58 <tcp_receive+0xb08>)
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	441a      	add	r2, r3
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fbfe:	4b55      	ldr	r3, [pc, #340]	; (800fd54 <tcp_receive+0xb04>)
 800fc00:	881b      	ldrh	r3, [r3, #0]
 800fc02:	429a      	cmp	r2, r3
 800fc04:	d206      	bcs.n	800fc14 <tcp_receive+0x9c4>
 800fc06:	4b56      	ldr	r3, [pc, #344]	; (800fd60 <tcp_receive+0xb10>)
 800fc08:	f240 6207 	movw	r2, #1543	; 0x607
 800fc0c:	4957      	ldr	r1, [pc, #348]	; (800fd6c <tcp_receive+0xb1c>)
 800fc0e:	4856      	ldr	r0, [pc, #344]	; (800fd68 <tcp_receive+0xb18>)
 800fc10:	f005 f88c 	bl	8014d2c <iprintf>
        pcb->rcv_wnd -= tcplen;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fc18:	4b4e      	ldr	r3, [pc, #312]	; (800fd54 <tcp_receive+0xb04>)
 800fc1a:	881b      	ldrh	r3, [r3, #0]
 800fc1c:	1ad3      	subs	r3, r2, r3
 800fc1e:	b29a      	uxth	r2, r3
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800fc24:	6878      	ldr	r0, [r7, #4]
 800fc26:	f7fc fdbb 	bl	800c7a0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800fc2a:	4b4c      	ldr	r3, [pc, #304]	; (800fd5c <tcp_receive+0xb0c>)
 800fc2c:	685b      	ldr	r3, [r3, #4]
 800fc2e:	891b      	ldrh	r3, [r3, #8]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d006      	beq.n	800fc42 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800fc34:	4b49      	ldr	r3, [pc, #292]	; (800fd5c <tcp_receive+0xb0c>)
 800fc36:	685b      	ldr	r3, [r3, #4]
 800fc38:	4a4d      	ldr	r2, [pc, #308]	; (800fd70 <tcp_receive+0xb20>)
 800fc3a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800fc3c:	4b47      	ldr	r3, [pc, #284]	; (800fd5c <tcp_receive+0xb0c>)
 800fc3e:	2200      	movs	r2, #0
 800fc40:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fc42:	4b46      	ldr	r3, [pc, #280]	; (800fd5c <tcp_receive+0xb0c>)
 800fc44:	68db      	ldr	r3, [r3, #12]
 800fc46:	899b      	ldrh	r3, [r3, #12]
 800fc48:	b29b      	uxth	r3, r3
 800fc4a:	4618      	mov	r0, r3
 800fc4c:	f7fa fccf 	bl	800a5ee <lwip_htons>
 800fc50:	4603      	mov	r3, r0
 800fc52:	b2db      	uxtb	r3, r3
 800fc54:	f003 0301 	and.w	r3, r3, #1
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	f000 80b8 	beq.w	800fdce <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800fc5e:	4b45      	ldr	r3, [pc, #276]	; (800fd74 <tcp_receive+0xb24>)
 800fc60:	781b      	ldrb	r3, [r3, #0]
 800fc62:	f043 0320 	orr.w	r3, r3, #32
 800fc66:	b2da      	uxtb	r2, r3
 800fc68:	4b42      	ldr	r3, [pc, #264]	; (800fd74 <tcp_receive+0xb24>)
 800fc6a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800fc6c:	e0af      	b.n	800fdce <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fc72:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fc78:	68db      	ldr	r3, [r3, #12]
 800fc7a:	685b      	ldr	r3, [r3, #4]
 800fc7c:	4a36      	ldr	r2, [pc, #216]	; (800fd58 <tcp_receive+0xb08>)
 800fc7e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800fc80:	68bb      	ldr	r3, [r7, #8]
 800fc82:	891b      	ldrh	r3, [r3, #8]
 800fc84:	461c      	mov	r4, r3
 800fc86:	68bb      	ldr	r3, [r7, #8]
 800fc88:	68db      	ldr	r3, [r3, #12]
 800fc8a:	899b      	ldrh	r3, [r3, #12]
 800fc8c:	b29b      	uxth	r3, r3
 800fc8e:	4618      	mov	r0, r3
 800fc90:	f7fa fcad 	bl	800a5ee <lwip_htons>
 800fc94:	4603      	mov	r3, r0
 800fc96:	b2db      	uxtb	r3, r3
 800fc98:	f003 0303 	and.w	r3, r3, #3
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d001      	beq.n	800fca4 <tcp_receive+0xa54>
 800fca0:	2301      	movs	r3, #1
 800fca2:	e000      	b.n	800fca6 <tcp_receive+0xa56>
 800fca4:	2300      	movs	r3, #0
 800fca6:	191a      	adds	r2, r3, r4
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcac:	441a      	add	r2, r3
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fcb6:	461c      	mov	r4, r3
 800fcb8:	68bb      	ldr	r3, [r7, #8]
 800fcba:	891b      	ldrh	r3, [r3, #8]
 800fcbc:	461d      	mov	r5, r3
 800fcbe:	68bb      	ldr	r3, [r7, #8]
 800fcc0:	68db      	ldr	r3, [r3, #12]
 800fcc2:	899b      	ldrh	r3, [r3, #12]
 800fcc4:	b29b      	uxth	r3, r3
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	f7fa fc91 	bl	800a5ee <lwip_htons>
 800fccc:	4603      	mov	r3, r0
 800fcce:	b2db      	uxtb	r3, r3
 800fcd0:	f003 0303 	and.w	r3, r3, #3
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d001      	beq.n	800fcdc <tcp_receive+0xa8c>
 800fcd8:	2301      	movs	r3, #1
 800fcda:	e000      	b.n	800fcde <tcp_receive+0xa8e>
 800fcdc:	2300      	movs	r3, #0
 800fcde:	442b      	add	r3, r5
 800fce0:	429c      	cmp	r4, r3
 800fce2:	d206      	bcs.n	800fcf2 <tcp_receive+0xaa2>
 800fce4:	4b1e      	ldr	r3, [pc, #120]	; (800fd60 <tcp_receive+0xb10>)
 800fce6:	f240 622b 	movw	r2, #1579	; 0x62b
 800fcea:	4923      	ldr	r1, [pc, #140]	; (800fd78 <tcp_receive+0xb28>)
 800fcec:	481e      	ldr	r0, [pc, #120]	; (800fd68 <tcp_receive+0xb18>)
 800fcee:	f005 f81d 	bl	8014d2c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800fcf2:	68bb      	ldr	r3, [r7, #8]
 800fcf4:	891b      	ldrh	r3, [r3, #8]
 800fcf6:	461c      	mov	r4, r3
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	68db      	ldr	r3, [r3, #12]
 800fcfc:	899b      	ldrh	r3, [r3, #12]
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	4618      	mov	r0, r3
 800fd02:	f7fa fc74 	bl	800a5ee <lwip_htons>
 800fd06:	4603      	mov	r3, r0
 800fd08:	b2db      	uxtb	r3, r3
 800fd0a:	f003 0303 	and.w	r3, r3, #3
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d001      	beq.n	800fd16 <tcp_receive+0xac6>
 800fd12:	2301      	movs	r3, #1
 800fd14:	e000      	b.n	800fd18 <tcp_receive+0xac8>
 800fd16:	2300      	movs	r3, #0
 800fd18:	1919      	adds	r1, r3, r4
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fd1e:	b28b      	uxth	r3, r1
 800fd20:	1ad3      	subs	r3, r2, r3
 800fd22:	b29a      	uxth	r2, r3
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800fd28:	6878      	ldr	r0, [r7, #4]
 800fd2a:	f7fc fd39 	bl	800c7a0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800fd2e:	68bb      	ldr	r3, [r7, #8]
 800fd30:	685b      	ldr	r3, [r3, #4]
 800fd32:	891b      	ldrh	r3, [r3, #8]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d028      	beq.n	800fd8a <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800fd38:	4b0d      	ldr	r3, [pc, #52]	; (800fd70 <tcp_receive+0xb20>)
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d01d      	beq.n	800fd7c <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800fd40:	4b0b      	ldr	r3, [pc, #44]	; (800fd70 <tcp_receive+0xb20>)
 800fd42:	681a      	ldr	r2, [r3, #0]
 800fd44:	68bb      	ldr	r3, [r7, #8]
 800fd46:	685b      	ldr	r3, [r3, #4]
 800fd48:	4619      	mov	r1, r3
 800fd4a:	4610      	mov	r0, r2
 800fd4c:	f7fb ffc4 	bl	800bcd8 <pbuf_cat>
 800fd50:	e018      	b.n	800fd84 <tcp_receive+0xb34>
 800fd52:	bf00      	nop
 800fd54:	200001d2 	.word	0x200001d2
 800fd58:	200001c8 	.word	0x200001c8
 800fd5c:	200001a8 	.word	0x200001a8
 800fd60:	08017194 	.word	0x08017194
 800fd64:	08017574 	.word	0x08017574
 800fd68:	080171e0 	.word	0x080171e0
 800fd6c:	080175b0 	.word	0x080175b0
 800fd70:	200001d8 	.word	0x200001d8
 800fd74:	200001d5 	.word	0x200001d5
 800fd78:	080175d0 	.word	0x080175d0
            } else {
              recv_data = cseg->p;
 800fd7c:	68bb      	ldr	r3, [r7, #8]
 800fd7e:	685b      	ldr	r3, [r3, #4]
 800fd80:	4a70      	ldr	r2, [pc, #448]	; (800ff44 <tcp_receive+0xcf4>)
 800fd82:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800fd84:	68bb      	ldr	r3, [r7, #8]
 800fd86:	2200      	movs	r2, #0
 800fd88:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800fd8a:	68bb      	ldr	r3, [r7, #8]
 800fd8c:	68db      	ldr	r3, [r3, #12]
 800fd8e:	899b      	ldrh	r3, [r3, #12]
 800fd90:	b29b      	uxth	r3, r3
 800fd92:	4618      	mov	r0, r3
 800fd94:	f7fa fc2b 	bl	800a5ee <lwip_htons>
 800fd98:	4603      	mov	r3, r0
 800fd9a:	b2db      	uxtb	r3, r3
 800fd9c:	f003 0301 	and.w	r3, r3, #1
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d00d      	beq.n	800fdc0 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800fda4:	4b68      	ldr	r3, [pc, #416]	; (800ff48 <tcp_receive+0xcf8>)
 800fda6:	781b      	ldrb	r3, [r3, #0]
 800fda8:	f043 0320 	orr.w	r3, r3, #32
 800fdac:	b2da      	uxtb	r2, r3
 800fdae:	4b66      	ldr	r3, [pc, #408]	; (800ff48 <tcp_receive+0xcf8>)
 800fdb0:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	7d1b      	ldrb	r3, [r3, #20]
 800fdb6:	2b04      	cmp	r3, #4
 800fdb8:	d102      	bne.n	800fdc0 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	2207      	movs	r2, #7
 800fdbe:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800fdc0:	68bb      	ldr	r3, [r7, #8]
 800fdc2:	681a      	ldr	r2, [r3, #0]
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 800fdc8:	68b8      	ldr	r0, [r7, #8]
 800fdca:	f7fd fb26 	bl	800d41a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d008      	beq.n	800fde8 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fdda:	68db      	ldr	r3, [r3, #12]
 800fddc:	685a      	ldr	r2, [r3, #4]
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800fde2:	429a      	cmp	r2, r3
 800fde4:	f43f af43 	beq.w	800fc6e <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	8b5b      	ldrh	r3, [r3, #26]
 800fdec:	f003 0301 	and.w	r3, r3, #1
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d00e      	beq.n	800fe12 <tcp_receive+0xbc2>
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	8b5b      	ldrh	r3, [r3, #26]
 800fdf8:	f023 0301 	bic.w	r3, r3, #1
 800fdfc:	b29a      	uxth	r2, r3
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	835a      	strh	r2, [r3, #26]
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	8b5b      	ldrh	r3, [r3, #26]
 800fe06:	f043 0302 	orr.w	r3, r3, #2
 800fe0a:	b29a      	uxth	r2, r3
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800fe10:	e188      	b.n	8010124 <tcp_receive+0xed4>
        tcp_ack(pcb);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	8b5b      	ldrh	r3, [r3, #26]
 800fe16:	f043 0301 	orr.w	r3, r3, #1
 800fe1a:	b29a      	uxth	r2, r3
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800fe20:	e180      	b.n	8010124 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d106      	bne.n	800fe38 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800fe2a:	4848      	ldr	r0, [pc, #288]	; (800ff4c <tcp_receive+0xcfc>)
 800fe2c:	f7fd fb0e 	bl	800d44c <tcp_seg_copy>
 800fe30:	4602      	mov	r2, r0
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	675a      	str	r2, [r3, #116]	; 0x74
 800fe36:	e16d      	b.n	8010114 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800fe38:	2300      	movs	r3, #0
 800fe3a:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fe40:	63bb      	str	r3, [r7, #56]	; 0x38
 800fe42:	e157      	b.n	80100f4 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 800fe44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe46:	68db      	ldr	r3, [r3, #12]
 800fe48:	685a      	ldr	r2, [r3, #4]
 800fe4a:	4b41      	ldr	r3, [pc, #260]	; (800ff50 <tcp_receive+0xd00>)
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	429a      	cmp	r2, r3
 800fe50:	d11d      	bne.n	800fe8e <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800fe52:	4b3e      	ldr	r3, [pc, #248]	; (800ff4c <tcp_receive+0xcfc>)
 800fe54:	891a      	ldrh	r2, [r3, #8]
 800fe56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe58:	891b      	ldrh	r3, [r3, #8]
 800fe5a:	429a      	cmp	r2, r3
 800fe5c:	f240 814f 	bls.w	80100fe <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fe60:	483a      	ldr	r0, [pc, #232]	; (800ff4c <tcp_receive+0xcfc>)
 800fe62:	f7fd faf3 	bl	800d44c <tcp_seg_copy>
 800fe66:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800fe68:	697b      	ldr	r3, [r7, #20]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	f000 8149 	beq.w	8010102 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 800fe70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d003      	beq.n	800fe7e <tcp_receive+0xc2e>
                    prev->next = cseg;
 800fe76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe78:	697a      	ldr	r2, [r7, #20]
 800fe7a:	601a      	str	r2, [r3, #0]
 800fe7c:	e002      	b.n	800fe84 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	697a      	ldr	r2, [r7, #20]
 800fe82:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800fe84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fe86:	6978      	ldr	r0, [r7, #20]
 800fe88:	f7ff f8de 	bl	800f048 <tcp_oos_insert_segment>
                }
                break;
 800fe8c:	e139      	b.n	8010102 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800fe8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d117      	bne.n	800fec4 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800fe94:	4b2e      	ldr	r3, [pc, #184]	; (800ff50 <tcp_receive+0xd00>)
 800fe96:	681a      	ldr	r2, [r3, #0]
 800fe98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe9a:	68db      	ldr	r3, [r3, #12]
 800fe9c:	685b      	ldr	r3, [r3, #4]
 800fe9e:	1ad3      	subs	r3, r2, r3
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	da57      	bge.n	800ff54 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fea4:	4829      	ldr	r0, [pc, #164]	; (800ff4c <tcp_receive+0xcfc>)
 800fea6:	f7fd fad1 	bl	800d44c <tcp_seg_copy>
 800feaa:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800feac:	69bb      	ldr	r3, [r7, #24]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	f000 8129 	beq.w	8010106 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	69ba      	ldr	r2, [r7, #24]
 800feb8:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800feba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800febc:	69b8      	ldr	r0, [r7, #24]
 800febe:	f7ff f8c3 	bl	800f048 <tcp_oos_insert_segment>
                  }
                  break;
 800fec2:	e120      	b.n	8010106 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800fec4:	4b22      	ldr	r3, [pc, #136]	; (800ff50 <tcp_receive+0xd00>)
 800fec6:	681a      	ldr	r2, [r3, #0]
 800fec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800feca:	68db      	ldr	r3, [r3, #12]
 800fecc:	685b      	ldr	r3, [r3, #4]
 800fece:	1ad3      	subs	r3, r2, r3
 800fed0:	3b01      	subs	r3, #1
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	db3e      	blt.n	800ff54 <tcp_receive+0xd04>
 800fed6:	4b1e      	ldr	r3, [pc, #120]	; (800ff50 <tcp_receive+0xd00>)
 800fed8:	681a      	ldr	r2, [r3, #0]
 800feda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fedc:	68db      	ldr	r3, [r3, #12]
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	1ad3      	subs	r3, r2, r3
 800fee2:	3301      	adds	r3, #1
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	dc35      	bgt.n	800ff54 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fee8:	4818      	ldr	r0, [pc, #96]	; (800ff4c <tcp_receive+0xcfc>)
 800feea:	f7fd faaf 	bl	800d44c <tcp_seg_copy>
 800feee:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800fef0:	69fb      	ldr	r3, [r7, #28]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	f000 8109 	beq.w	801010a <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800fef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fefa:	68db      	ldr	r3, [r3, #12]
 800fefc:	685b      	ldr	r3, [r3, #4]
 800fefe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ff00:	8912      	ldrh	r2, [r2, #8]
 800ff02:	441a      	add	r2, r3
 800ff04:	4b12      	ldr	r3, [pc, #72]	; (800ff50 <tcp_receive+0xd00>)
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	1ad3      	subs	r3, r2, r3
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	dd12      	ble.n	800ff34 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800ff0e:	4b10      	ldr	r3, [pc, #64]	; (800ff50 <tcp_receive+0xd00>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	b29a      	uxth	r2, r3
 800ff14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff16:	68db      	ldr	r3, [r3, #12]
 800ff18:	685b      	ldr	r3, [r3, #4]
 800ff1a:	b29b      	uxth	r3, r3
 800ff1c:	1ad3      	subs	r3, r2, r3
 800ff1e:	b29a      	uxth	r2, r3
 800ff20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff22:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800ff24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff26:	685a      	ldr	r2, [r3, #4]
 800ff28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff2a:	891b      	ldrh	r3, [r3, #8]
 800ff2c:	4619      	mov	r1, r3
 800ff2e:	4610      	mov	r0, r2
 800ff30:	f7fb fc8a 	bl	800b848 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800ff34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff36:	69fa      	ldr	r2, [r7, #28]
 800ff38:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800ff3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ff3c:	69f8      	ldr	r0, [r7, #28]
 800ff3e:	f7ff f883 	bl	800f048 <tcp_oos_insert_segment>
                  }
                  break;
 800ff42:	e0e2      	b.n	801010a <tcp_receive+0xeba>
 800ff44:	200001d8 	.word	0x200001d8
 800ff48:	200001d5 	.word	0x200001d5
 800ff4c:	200001a8 	.word	0x200001a8
 800ff50:	200001c8 	.word	0x200001c8
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800ff54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff56:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800ff58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	f040 80c6 	bne.w	80100ee <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800ff62:	4b80      	ldr	r3, [pc, #512]	; (8010164 <tcp_receive+0xf14>)
 800ff64:	681a      	ldr	r2, [r3, #0]
 800ff66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff68:	68db      	ldr	r3, [r3, #12]
 800ff6a:	685b      	ldr	r3, [r3, #4]
 800ff6c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	f340 80bd 	ble.w	80100ee <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800ff74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff76:	68db      	ldr	r3, [r3, #12]
 800ff78:	899b      	ldrh	r3, [r3, #12]
 800ff7a:	b29b      	uxth	r3, r3
 800ff7c:	4618      	mov	r0, r3
 800ff7e:	f7fa fb36 	bl	800a5ee <lwip_htons>
 800ff82:	4603      	mov	r3, r0
 800ff84:	b2db      	uxtb	r3, r3
 800ff86:	f003 0301 	and.w	r3, r3, #1
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	f040 80bf 	bne.w	801010e <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800ff90:	4875      	ldr	r0, [pc, #468]	; (8010168 <tcp_receive+0xf18>)
 800ff92:	f7fd fa5b 	bl	800d44c <tcp_seg_copy>
 800ff96:	4602      	mov	r2, r0
 800ff98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff9a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800ff9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	f000 80b6 	beq.w	8010112 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800ffa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffa8:	68db      	ldr	r3, [r3, #12]
 800ffaa:	685b      	ldr	r3, [r3, #4]
 800ffac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ffae:	8912      	ldrh	r2, [r2, #8]
 800ffb0:	441a      	add	r2, r3
 800ffb2:	4b6c      	ldr	r3, [pc, #432]	; (8010164 <tcp_receive+0xf14>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	1ad3      	subs	r3, r2, r3
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	dd12      	ble.n	800ffe2 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800ffbc:	4b69      	ldr	r3, [pc, #420]	; (8010164 <tcp_receive+0xf14>)
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	b29a      	uxth	r2, r3
 800ffc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffc4:	68db      	ldr	r3, [r3, #12]
 800ffc6:	685b      	ldr	r3, [r3, #4]
 800ffc8:	b29b      	uxth	r3, r3
 800ffca:	1ad3      	subs	r3, r2, r3
 800ffcc:	b29a      	uxth	r2, r3
 800ffce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffd0:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800ffd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffd4:	685a      	ldr	r2, [r3, #4]
 800ffd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffd8:	891b      	ldrh	r3, [r3, #8]
 800ffda:	4619      	mov	r1, r3
 800ffdc:	4610      	mov	r0, r2
 800ffde:	f7fb fc33 	bl	800b848 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800ffe2:	4b62      	ldr	r3, [pc, #392]	; (801016c <tcp_receive+0xf1c>)
 800ffe4:	881b      	ldrh	r3, [r3, #0]
 800ffe6:	461a      	mov	r2, r3
 800ffe8:	4b5e      	ldr	r3, [pc, #376]	; (8010164 <tcp_receive+0xf14>)
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	441a      	add	r2, r3
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fff2:	6879      	ldr	r1, [r7, #4]
 800fff4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800fff6:	440b      	add	r3, r1
 800fff8:	1ad3      	subs	r3, r2, r3
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	f340 8089 	ble.w	8010112 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8010000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	68db      	ldr	r3, [r3, #12]
 8010006:	899b      	ldrh	r3, [r3, #12]
 8010008:	b29b      	uxth	r3, r3
 801000a:	4618      	mov	r0, r3
 801000c:	f7fa faef 	bl	800a5ee <lwip_htons>
 8010010:	4603      	mov	r3, r0
 8010012:	b2db      	uxtb	r3, r3
 8010014:	f003 0301 	and.w	r3, r3, #1
 8010018:	2b00      	cmp	r3, #0
 801001a:	d022      	beq.n	8010062 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801001c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	68db      	ldr	r3, [r3, #12]
 8010022:	899b      	ldrh	r3, [r3, #12]
 8010024:	b29b      	uxth	r3, r3
 8010026:	b21b      	sxth	r3, r3
 8010028:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801002c:	b21c      	sxth	r4, r3
 801002e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	68db      	ldr	r3, [r3, #12]
 8010034:	899b      	ldrh	r3, [r3, #12]
 8010036:	b29b      	uxth	r3, r3
 8010038:	4618      	mov	r0, r3
 801003a:	f7fa fad8 	bl	800a5ee <lwip_htons>
 801003e:	4603      	mov	r3, r0
 8010040:	b2db      	uxtb	r3, r3
 8010042:	b29b      	uxth	r3, r3
 8010044:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8010048:	b29b      	uxth	r3, r3
 801004a:	4618      	mov	r0, r3
 801004c:	f7fa facf 	bl	800a5ee <lwip_htons>
 8010050:	4603      	mov	r3, r0
 8010052:	b21b      	sxth	r3, r3
 8010054:	4323      	orrs	r3, r4
 8010056:	b21a      	sxth	r2, r3
 8010058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	68db      	ldr	r3, [r3, #12]
 801005e:	b292      	uxth	r2, r2
 8010060:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010066:	b29a      	uxth	r2, r3
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801006c:	4413      	add	r3, r2
 801006e:	b299      	uxth	r1, r3
 8010070:	4b3c      	ldr	r3, [pc, #240]	; (8010164 <tcp_receive+0xf14>)
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	b29a      	uxth	r2, r3
 8010076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	1a8a      	subs	r2, r1, r2
 801007c:	b292      	uxth	r2, r2
 801007e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8010080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	685a      	ldr	r2, [r3, #4]
 8010086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	891b      	ldrh	r3, [r3, #8]
 801008c:	4619      	mov	r1, r3
 801008e:	4610      	mov	r0, r2
 8010090:	f7fb fbda 	bl	800b848 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8010094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	891c      	ldrh	r4, [r3, #8]
 801009a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	68db      	ldr	r3, [r3, #12]
 80100a0:	899b      	ldrh	r3, [r3, #12]
 80100a2:	b29b      	uxth	r3, r3
 80100a4:	4618      	mov	r0, r3
 80100a6:	f7fa faa2 	bl	800a5ee <lwip_htons>
 80100aa:	4603      	mov	r3, r0
 80100ac:	b2db      	uxtb	r3, r3
 80100ae:	f003 0303 	and.w	r3, r3, #3
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d001      	beq.n	80100ba <tcp_receive+0xe6a>
 80100b6:	2301      	movs	r3, #1
 80100b8:	e000      	b.n	80100bc <tcp_receive+0xe6c>
 80100ba:	2300      	movs	r3, #0
 80100bc:	4423      	add	r3, r4
 80100be:	b29a      	uxth	r2, r3
 80100c0:	4b2a      	ldr	r3, [pc, #168]	; (801016c <tcp_receive+0xf1c>)
 80100c2:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80100c4:	4b29      	ldr	r3, [pc, #164]	; (801016c <tcp_receive+0xf1c>)
 80100c6:	881b      	ldrh	r3, [r3, #0]
 80100c8:	461a      	mov	r2, r3
 80100ca:	4b26      	ldr	r3, [pc, #152]	; (8010164 <tcp_receive+0xf14>)
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	441a      	add	r2, r3
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100d4:	6879      	ldr	r1, [r7, #4]
 80100d6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80100d8:	440b      	add	r3, r1
 80100da:	429a      	cmp	r2, r3
 80100dc:	d019      	beq.n	8010112 <tcp_receive+0xec2>
 80100de:	4b24      	ldr	r3, [pc, #144]	; (8010170 <tcp_receive+0xf20>)
 80100e0:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80100e4:	4923      	ldr	r1, [pc, #140]	; (8010174 <tcp_receive+0xf24>)
 80100e6:	4824      	ldr	r0, [pc, #144]	; (8010178 <tcp_receive+0xf28>)
 80100e8:	f004 fe20 	bl	8014d2c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80100ec:	e011      	b.n	8010112 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80100ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80100f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	f47f aea4 	bne.w	800fe44 <tcp_receive+0xbf4>
 80100fc:	e00a      	b.n	8010114 <tcp_receive+0xec4>
                break;
 80100fe:	bf00      	nop
 8010100:	e008      	b.n	8010114 <tcp_receive+0xec4>
                break;
 8010102:	bf00      	nop
 8010104:	e006      	b.n	8010114 <tcp_receive+0xec4>
                  break;
 8010106:	bf00      	nop
 8010108:	e004      	b.n	8010114 <tcp_receive+0xec4>
                  break;
 801010a:	bf00      	nop
 801010c:	e002      	b.n	8010114 <tcp_receive+0xec4>
                  break;
 801010e:	bf00      	nop
 8010110:	e000      	b.n	8010114 <tcp_receive+0xec4>
                break;
 8010112:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8010114:	6878      	ldr	r0, [r7, #4]
 8010116:	f001 fe8d 	bl	8011e34 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801011a:	e003      	b.n	8010124 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801011c:	6878      	ldr	r0, [r7, #4]
 801011e:	f001 fe89 	bl	8011e34 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010122:	e01a      	b.n	801015a <tcp_receive+0xf0a>
 8010124:	e019      	b.n	801015a <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8010126:	4b0f      	ldr	r3, [pc, #60]	; (8010164 <tcp_receive+0xf14>)
 8010128:	681a      	ldr	r2, [r3, #0]
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801012e:	1ad3      	subs	r3, r2, r3
 8010130:	2b00      	cmp	r3, #0
 8010132:	db0a      	blt.n	801014a <tcp_receive+0xefa>
 8010134:	4b0b      	ldr	r3, [pc, #44]	; (8010164 <tcp_receive+0xf14>)
 8010136:	681a      	ldr	r2, [r3, #0]
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801013c:	6879      	ldr	r1, [r7, #4]
 801013e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010140:	440b      	add	r3, r1
 8010142:	1ad3      	subs	r3, r2, r3
 8010144:	3301      	adds	r3, #1
 8010146:	2b00      	cmp	r3, #0
 8010148:	dd07      	ble.n	801015a <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	8b5b      	ldrh	r3, [r3, #26]
 801014e:	f043 0302 	orr.w	r3, r3, #2
 8010152:	b29a      	uxth	r2, r3
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8010158:	e7ff      	b.n	801015a <tcp_receive+0xf0a>
 801015a:	bf00      	nop
 801015c:	3750      	adds	r7, #80	; 0x50
 801015e:	46bd      	mov	sp, r7
 8010160:	bdb0      	pop	{r4, r5, r7, pc}
 8010162:	bf00      	nop
 8010164:	200001c8 	.word	0x200001c8
 8010168:	200001a8 	.word	0x200001a8
 801016c:	200001d2 	.word	0x200001d2
 8010170:	08017194 	.word	0x08017194
 8010174:	0801753c 	.word	0x0801753c
 8010178:	080171e0 	.word	0x080171e0

0801017c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801017c:	b480      	push	{r7}
 801017e:	b083      	sub	sp, #12
 8010180:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8010182:	4b15      	ldr	r3, [pc, #84]	; (80101d8 <tcp_get_next_optbyte+0x5c>)
 8010184:	881b      	ldrh	r3, [r3, #0]
 8010186:	1c5a      	adds	r2, r3, #1
 8010188:	b291      	uxth	r1, r2
 801018a:	4a13      	ldr	r2, [pc, #76]	; (80101d8 <tcp_get_next_optbyte+0x5c>)
 801018c:	8011      	strh	r1, [r2, #0]
 801018e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8010190:	4b12      	ldr	r3, [pc, #72]	; (80101dc <tcp_get_next_optbyte+0x60>)
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d004      	beq.n	80101a2 <tcp_get_next_optbyte+0x26>
 8010198:	4b11      	ldr	r3, [pc, #68]	; (80101e0 <tcp_get_next_optbyte+0x64>)
 801019a:	881b      	ldrh	r3, [r3, #0]
 801019c:	88fa      	ldrh	r2, [r7, #6]
 801019e:	429a      	cmp	r2, r3
 80101a0:	d208      	bcs.n	80101b4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80101a2:	4b10      	ldr	r3, [pc, #64]	; (80101e4 <tcp_get_next_optbyte+0x68>)
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	3314      	adds	r3, #20
 80101a8:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80101aa:	88fb      	ldrh	r3, [r7, #6]
 80101ac:	683a      	ldr	r2, [r7, #0]
 80101ae:	4413      	add	r3, r2
 80101b0:	781b      	ldrb	r3, [r3, #0]
 80101b2:	e00b      	b.n	80101cc <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80101b4:	88fb      	ldrh	r3, [r7, #6]
 80101b6:	b2da      	uxtb	r2, r3
 80101b8:	4b09      	ldr	r3, [pc, #36]	; (80101e0 <tcp_get_next_optbyte+0x64>)
 80101ba:	881b      	ldrh	r3, [r3, #0]
 80101bc:	b2db      	uxtb	r3, r3
 80101be:	1ad3      	subs	r3, r2, r3
 80101c0:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80101c2:	4b06      	ldr	r3, [pc, #24]	; (80101dc <tcp_get_next_optbyte+0x60>)
 80101c4:	681a      	ldr	r2, [r3, #0]
 80101c6:	797b      	ldrb	r3, [r7, #5]
 80101c8:	4413      	add	r3, r2
 80101ca:	781b      	ldrb	r3, [r3, #0]
  }
}
 80101cc:	4618      	mov	r0, r3
 80101ce:	370c      	adds	r7, #12
 80101d0:	46bd      	mov	sp, r7
 80101d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d6:	4770      	bx	lr
 80101d8:	200001c4 	.word	0x200001c4
 80101dc:	200001c0 	.word	0x200001c0
 80101e0:	200001be 	.word	0x200001be
 80101e4:	200001b8 	.word	0x200001b8

080101e8 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80101e8:	b580      	push	{r7, lr}
 80101ea:	b084      	sub	sp, #16
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d106      	bne.n	8010204 <tcp_parseopt+0x1c>
 80101f6:	4b32      	ldr	r3, [pc, #200]	; (80102c0 <tcp_parseopt+0xd8>)
 80101f8:	f240 727d 	movw	r2, #1917	; 0x77d
 80101fc:	4931      	ldr	r1, [pc, #196]	; (80102c4 <tcp_parseopt+0xdc>)
 80101fe:	4832      	ldr	r0, [pc, #200]	; (80102c8 <tcp_parseopt+0xe0>)
 8010200:	f004 fd94 	bl	8014d2c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8010204:	4b31      	ldr	r3, [pc, #196]	; (80102cc <tcp_parseopt+0xe4>)
 8010206:	881b      	ldrh	r3, [r3, #0]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d055      	beq.n	80102b8 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801020c:	4b30      	ldr	r3, [pc, #192]	; (80102d0 <tcp_parseopt+0xe8>)
 801020e:	2200      	movs	r2, #0
 8010210:	801a      	strh	r2, [r3, #0]
 8010212:	e045      	b.n	80102a0 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8010214:	f7ff ffb2 	bl	801017c <tcp_get_next_optbyte>
 8010218:	4603      	mov	r3, r0
 801021a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801021c:	7bfb      	ldrb	r3, [r7, #15]
 801021e:	2b02      	cmp	r3, #2
 8010220:	d006      	beq.n	8010230 <tcp_parseopt+0x48>
 8010222:	2b02      	cmp	r3, #2
 8010224:	dc2b      	bgt.n	801027e <tcp_parseopt+0x96>
 8010226:	2b00      	cmp	r3, #0
 8010228:	d041      	beq.n	80102ae <tcp_parseopt+0xc6>
 801022a:	2b01      	cmp	r3, #1
 801022c:	d127      	bne.n	801027e <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 801022e:	e037      	b.n	80102a0 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010230:	f7ff ffa4 	bl	801017c <tcp_get_next_optbyte>
 8010234:	4603      	mov	r3, r0
 8010236:	2b04      	cmp	r3, #4
 8010238:	d13b      	bne.n	80102b2 <tcp_parseopt+0xca>
 801023a:	4b25      	ldr	r3, [pc, #148]	; (80102d0 <tcp_parseopt+0xe8>)
 801023c:	881b      	ldrh	r3, [r3, #0]
 801023e:	3301      	adds	r3, #1
 8010240:	4a22      	ldr	r2, [pc, #136]	; (80102cc <tcp_parseopt+0xe4>)
 8010242:	8812      	ldrh	r2, [r2, #0]
 8010244:	4293      	cmp	r3, r2
 8010246:	da34      	bge.n	80102b2 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8010248:	f7ff ff98 	bl	801017c <tcp_get_next_optbyte>
 801024c:	4603      	mov	r3, r0
 801024e:	b29b      	uxth	r3, r3
 8010250:	021b      	lsls	r3, r3, #8
 8010252:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8010254:	f7ff ff92 	bl	801017c <tcp_get_next_optbyte>
 8010258:	4603      	mov	r3, r0
 801025a:	b29a      	uxth	r2, r3
 801025c:	89bb      	ldrh	r3, [r7, #12]
 801025e:	4313      	orrs	r3, r2
 8010260:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8010262:	89bb      	ldrh	r3, [r7, #12]
 8010264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010268:	d804      	bhi.n	8010274 <tcp_parseopt+0x8c>
 801026a:	89bb      	ldrh	r3, [r7, #12]
 801026c:	2b00      	cmp	r3, #0
 801026e:	d001      	beq.n	8010274 <tcp_parseopt+0x8c>
 8010270:	89ba      	ldrh	r2, [r7, #12]
 8010272:	e001      	b.n	8010278 <tcp_parseopt+0x90>
 8010274:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 801027c:	e010      	b.n	80102a0 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801027e:	f7ff ff7d 	bl	801017c <tcp_get_next_optbyte>
 8010282:	4603      	mov	r3, r0
 8010284:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8010286:	7afb      	ldrb	r3, [r7, #11]
 8010288:	2b01      	cmp	r3, #1
 801028a:	d914      	bls.n	80102b6 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801028c:	7afb      	ldrb	r3, [r7, #11]
 801028e:	b29a      	uxth	r2, r3
 8010290:	4b0f      	ldr	r3, [pc, #60]	; (80102d0 <tcp_parseopt+0xe8>)
 8010292:	881b      	ldrh	r3, [r3, #0]
 8010294:	4413      	add	r3, r2
 8010296:	b29b      	uxth	r3, r3
 8010298:	3b02      	subs	r3, #2
 801029a:	b29a      	uxth	r2, r3
 801029c:	4b0c      	ldr	r3, [pc, #48]	; (80102d0 <tcp_parseopt+0xe8>)
 801029e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80102a0:	4b0b      	ldr	r3, [pc, #44]	; (80102d0 <tcp_parseopt+0xe8>)
 80102a2:	881a      	ldrh	r2, [r3, #0]
 80102a4:	4b09      	ldr	r3, [pc, #36]	; (80102cc <tcp_parseopt+0xe4>)
 80102a6:	881b      	ldrh	r3, [r3, #0]
 80102a8:	429a      	cmp	r2, r3
 80102aa:	d3b3      	bcc.n	8010214 <tcp_parseopt+0x2c>
 80102ac:	e004      	b.n	80102b8 <tcp_parseopt+0xd0>
          return;
 80102ae:	bf00      	nop
 80102b0:	e002      	b.n	80102b8 <tcp_parseopt+0xd0>
            return;
 80102b2:	bf00      	nop
 80102b4:	e000      	b.n	80102b8 <tcp_parseopt+0xd0>
            return;
 80102b6:	bf00      	nop
      }
    }
  }
}
 80102b8:	3710      	adds	r7, #16
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}
 80102be:	bf00      	nop
 80102c0:	08017194 	.word	0x08017194
 80102c4:	080175f8 	.word	0x080175f8
 80102c8:	080171e0 	.word	0x080171e0
 80102cc:	200001bc 	.word	0x200001bc
 80102d0:	200001c4 	.word	0x200001c4

080102d4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80102d4:	b480      	push	{r7}
 80102d6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80102d8:	4b05      	ldr	r3, [pc, #20]	; (80102f0 <tcp_trigger_input_pcb_close+0x1c>)
 80102da:	781b      	ldrb	r3, [r3, #0]
 80102dc:	f043 0310 	orr.w	r3, r3, #16
 80102e0:	b2da      	uxtb	r2, r3
 80102e2:	4b03      	ldr	r3, [pc, #12]	; (80102f0 <tcp_trigger_input_pcb_close+0x1c>)
 80102e4:	701a      	strb	r2, [r3, #0]
}
 80102e6:	bf00      	nop
 80102e8:	46bd      	mov	sp, r7
 80102ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ee:	4770      	bx	lr
 80102f0:	200001d5 	.word	0x200001d5

080102f4 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b084      	sub	sp, #16
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	60f8      	str	r0, [r7, #12]
 80102fc:	60b9      	str	r1, [r7, #8]
 80102fe:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	2b00      	cmp	r3, #0
 8010304:	d00a      	beq.n	801031c <tcp_route+0x28>
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	7a1b      	ldrb	r3, [r3, #8]
 801030a:	2b00      	cmp	r3, #0
 801030c:	d006      	beq.n	801031c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	7a1b      	ldrb	r3, [r3, #8]
 8010312:	4618      	mov	r0, r3
 8010314:	f7fb f8be 	bl	800b494 <netif_get_by_index>
 8010318:	4603      	mov	r3, r0
 801031a:	e003      	b.n	8010324 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801031c:	6878      	ldr	r0, [r7, #4]
 801031e:	f003 fad7 	bl	80138d0 <ip4_route>
 8010322:	4603      	mov	r3, r0
  }
}
 8010324:	4618      	mov	r0, r3
 8010326:	3710      	adds	r7, #16
 8010328:	46bd      	mov	sp, r7
 801032a:	bd80      	pop	{r7, pc}

0801032c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801032c:	b590      	push	{r4, r7, lr}
 801032e:	b087      	sub	sp, #28
 8010330:	af00      	add	r7, sp, #0
 8010332:	60f8      	str	r0, [r7, #12]
 8010334:	60b9      	str	r1, [r7, #8]
 8010336:	603b      	str	r3, [r7, #0]
 8010338:	4613      	mov	r3, r2
 801033a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	2b00      	cmp	r3, #0
 8010340:	d105      	bne.n	801034e <tcp_create_segment+0x22>
 8010342:	4b44      	ldr	r3, [pc, #272]	; (8010454 <tcp_create_segment+0x128>)
 8010344:	22a3      	movs	r2, #163	; 0xa3
 8010346:	4944      	ldr	r1, [pc, #272]	; (8010458 <tcp_create_segment+0x12c>)
 8010348:	4844      	ldr	r0, [pc, #272]	; (801045c <tcp_create_segment+0x130>)
 801034a:	f004 fcef 	bl	8014d2c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801034e:	68bb      	ldr	r3, [r7, #8]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d105      	bne.n	8010360 <tcp_create_segment+0x34>
 8010354:	4b3f      	ldr	r3, [pc, #252]	; (8010454 <tcp_create_segment+0x128>)
 8010356:	22a4      	movs	r2, #164	; 0xa4
 8010358:	4941      	ldr	r1, [pc, #260]	; (8010460 <tcp_create_segment+0x134>)
 801035a:	4840      	ldr	r0, [pc, #256]	; (801045c <tcp_create_segment+0x130>)
 801035c:	f004 fce6 	bl	8014d2c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010360:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010364:	009b      	lsls	r3, r3, #2
 8010366:	b2db      	uxtb	r3, r3
 8010368:	f003 0304 	and.w	r3, r3, #4
 801036c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801036e:	2003      	movs	r0, #3
 8010370:	f7fa fd92 	bl	800ae98 <memp_malloc>
 8010374:	6138      	str	r0, [r7, #16]
 8010376:	693b      	ldr	r3, [r7, #16]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d104      	bne.n	8010386 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801037c:	68b8      	ldr	r0, [r7, #8]
 801037e:	f7fb fbe9 	bl	800bb54 <pbuf_free>
    return NULL;
 8010382:	2300      	movs	r3, #0
 8010384:	e061      	b.n	801044a <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8010386:	693b      	ldr	r3, [r7, #16]
 8010388:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801038c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801038e:	693b      	ldr	r3, [r7, #16]
 8010390:	2200      	movs	r2, #0
 8010392:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8010394:	693b      	ldr	r3, [r7, #16]
 8010396:	68ba      	ldr	r2, [r7, #8]
 8010398:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801039a:	68bb      	ldr	r3, [r7, #8]
 801039c:	891a      	ldrh	r2, [r3, #8]
 801039e:	7dfb      	ldrb	r3, [r7, #23]
 80103a0:	b29b      	uxth	r3, r3
 80103a2:	429a      	cmp	r2, r3
 80103a4:	d205      	bcs.n	80103b2 <tcp_create_segment+0x86>
 80103a6:	4b2b      	ldr	r3, [pc, #172]	; (8010454 <tcp_create_segment+0x128>)
 80103a8:	22b0      	movs	r2, #176	; 0xb0
 80103aa:	492e      	ldr	r1, [pc, #184]	; (8010464 <tcp_create_segment+0x138>)
 80103ac:	482b      	ldr	r0, [pc, #172]	; (801045c <tcp_create_segment+0x130>)
 80103ae:	f004 fcbd 	bl	8014d2c <iprintf>
  seg->len = p->tot_len - optlen;
 80103b2:	68bb      	ldr	r3, [r7, #8]
 80103b4:	891a      	ldrh	r2, [r3, #8]
 80103b6:	7dfb      	ldrb	r3, [r7, #23]
 80103b8:	b29b      	uxth	r3, r3
 80103ba:	1ad3      	subs	r3, r2, r3
 80103bc:	b29a      	uxth	r2, r3
 80103be:	693b      	ldr	r3, [r7, #16]
 80103c0:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80103c2:	2114      	movs	r1, #20
 80103c4:	68b8      	ldr	r0, [r7, #8]
 80103c6:	f7fb fb2f 	bl	800ba28 <pbuf_add_header>
 80103ca:	4603      	mov	r3, r0
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d004      	beq.n	80103da <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80103d0:	6938      	ldr	r0, [r7, #16]
 80103d2:	f7fd f822 	bl	800d41a <tcp_seg_free>
    return NULL;
 80103d6:	2300      	movs	r3, #0
 80103d8:	e037      	b.n	801044a <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80103da:	693b      	ldr	r3, [r7, #16]
 80103dc:	685b      	ldr	r3, [r3, #4]
 80103de:	685a      	ldr	r2, [r3, #4]
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	8ada      	ldrh	r2, [r3, #22]
 80103e8:	693b      	ldr	r3, [r7, #16]
 80103ea:	68dc      	ldr	r4, [r3, #12]
 80103ec:	4610      	mov	r0, r2
 80103ee:	f7fa f8fe 	bl	800a5ee <lwip_htons>
 80103f2:	4603      	mov	r3, r0
 80103f4:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	8b1a      	ldrh	r2, [r3, #24]
 80103fa:	693b      	ldr	r3, [r7, #16]
 80103fc:	68dc      	ldr	r4, [r3, #12]
 80103fe:	4610      	mov	r0, r2
 8010400:	f7fa f8f5 	bl	800a5ee <lwip_htons>
 8010404:	4603      	mov	r3, r0
 8010406:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8010408:	693b      	ldr	r3, [r7, #16]
 801040a:	68dc      	ldr	r4, [r3, #12]
 801040c:	6838      	ldr	r0, [r7, #0]
 801040e:	f7fa f903 	bl	800a618 <lwip_htonl>
 8010412:	4603      	mov	r3, r0
 8010414:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010416:	7dfb      	ldrb	r3, [r7, #23]
 8010418:	089b      	lsrs	r3, r3, #2
 801041a:	b2db      	uxtb	r3, r3
 801041c:	b29b      	uxth	r3, r3
 801041e:	3305      	adds	r3, #5
 8010420:	b29b      	uxth	r3, r3
 8010422:	031b      	lsls	r3, r3, #12
 8010424:	b29a      	uxth	r2, r3
 8010426:	79fb      	ldrb	r3, [r7, #7]
 8010428:	b29b      	uxth	r3, r3
 801042a:	4313      	orrs	r3, r2
 801042c:	b29a      	uxth	r2, r3
 801042e:	693b      	ldr	r3, [r7, #16]
 8010430:	68dc      	ldr	r4, [r3, #12]
 8010432:	4610      	mov	r0, r2
 8010434:	f7fa f8db 	bl	800a5ee <lwip_htons>
 8010438:	4603      	mov	r3, r0
 801043a:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801043c:	693b      	ldr	r3, [r7, #16]
 801043e:	68db      	ldr	r3, [r3, #12]
 8010440:	2200      	movs	r2, #0
 8010442:	749a      	strb	r2, [r3, #18]
 8010444:	2200      	movs	r2, #0
 8010446:	74da      	strb	r2, [r3, #19]
  return seg;
 8010448:	693b      	ldr	r3, [r7, #16]
}
 801044a:	4618      	mov	r0, r3
 801044c:	371c      	adds	r7, #28
 801044e:	46bd      	mov	sp, r7
 8010450:	bd90      	pop	{r4, r7, pc}
 8010452:	bf00      	nop
 8010454:	08017614 	.word	0x08017614
 8010458:	08017648 	.word	0x08017648
 801045c:	08017668 	.word	0x08017668
 8010460:	08017690 	.word	0x08017690
 8010464:	080176b4 	.word	0x080176b4

08010468 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8010468:	b580      	push	{r7, lr}
 801046a:	b086      	sub	sp, #24
 801046c:	af00      	add	r7, sp, #0
 801046e:	607b      	str	r3, [r7, #4]
 8010470:	4603      	mov	r3, r0
 8010472:	73fb      	strb	r3, [r7, #15]
 8010474:	460b      	mov	r3, r1
 8010476:	81bb      	strh	r3, [r7, #12]
 8010478:	4613      	mov	r3, r2
 801047a:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801047c:	89bb      	ldrh	r3, [r7, #12]
 801047e:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d105      	bne.n	8010492 <tcp_pbuf_prealloc+0x2a>
 8010486:	4b30      	ldr	r3, [pc, #192]	; (8010548 <tcp_pbuf_prealloc+0xe0>)
 8010488:	22e8      	movs	r2, #232	; 0xe8
 801048a:	4930      	ldr	r1, [pc, #192]	; (801054c <tcp_pbuf_prealloc+0xe4>)
 801048c:	4830      	ldr	r0, [pc, #192]	; (8010550 <tcp_pbuf_prealloc+0xe8>)
 801048e:	f004 fc4d 	bl	8014d2c <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8010492:	6a3b      	ldr	r3, [r7, #32]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d105      	bne.n	80104a4 <tcp_pbuf_prealloc+0x3c>
 8010498:	4b2b      	ldr	r3, [pc, #172]	; (8010548 <tcp_pbuf_prealloc+0xe0>)
 801049a:	22e9      	movs	r2, #233	; 0xe9
 801049c:	492d      	ldr	r1, [pc, #180]	; (8010554 <tcp_pbuf_prealloc+0xec>)
 801049e:	482c      	ldr	r0, [pc, #176]	; (8010550 <tcp_pbuf_prealloc+0xe8>)
 80104a0:	f004 fc44 	bl	8014d2c <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80104a4:	89ba      	ldrh	r2, [r7, #12]
 80104a6:	897b      	ldrh	r3, [r7, #10]
 80104a8:	429a      	cmp	r2, r3
 80104aa:	d221      	bcs.n	80104f0 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80104ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80104b0:	f003 0302 	and.w	r3, r3, #2
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d111      	bne.n	80104dc <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80104b8:	6a3b      	ldr	r3, [r7, #32]
 80104ba:	8b5b      	ldrh	r3, [r3, #26]
 80104bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d115      	bne.n	80104f0 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80104c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d007      	beq.n	80104dc <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80104cc:	6a3b      	ldr	r3, [r7, #32]
 80104ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d103      	bne.n	80104dc <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80104d4:	6a3b      	ldr	r3, [r7, #32]
 80104d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d009      	beq.n	80104f0 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80104dc:	89bb      	ldrh	r3, [r7, #12]
 80104de:	f203 4303 	addw	r3, r3, #1027	; 0x403
 80104e2:	f023 0203 	bic.w	r2, r3, #3
 80104e6:	897b      	ldrh	r3, [r7, #10]
 80104e8:	4293      	cmp	r3, r2
 80104ea:	bf28      	it	cs
 80104ec:	4613      	movcs	r3, r2
 80104ee:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80104f0:	8af9      	ldrh	r1, [r7, #22]
 80104f2:	7bfb      	ldrb	r3, [r7, #15]
 80104f4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80104f8:	4618      	mov	r0, r3
 80104fa:	f7fb f847 	bl	800b58c <pbuf_alloc>
 80104fe:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010500:	693b      	ldr	r3, [r7, #16]
 8010502:	2b00      	cmp	r3, #0
 8010504:	d101      	bne.n	801050a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8010506:	2300      	movs	r3, #0
 8010508:	e019      	b.n	801053e <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801050a:	693b      	ldr	r3, [r7, #16]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d006      	beq.n	8010520 <tcp_pbuf_prealloc+0xb8>
 8010512:	4b0d      	ldr	r3, [pc, #52]	; (8010548 <tcp_pbuf_prealloc+0xe0>)
 8010514:	f240 120b 	movw	r2, #267	; 0x10b
 8010518:	490f      	ldr	r1, [pc, #60]	; (8010558 <tcp_pbuf_prealloc+0xf0>)
 801051a:	480d      	ldr	r0, [pc, #52]	; (8010550 <tcp_pbuf_prealloc+0xe8>)
 801051c:	f004 fc06 	bl	8014d2c <iprintf>
  *oversize = p->len - length;
 8010520:	693b      	ldr	r3, [r7, #16]
 8010522:	895a      	ldrh	r2, [r3, #10]
 8010524:	89bb      	ldrh	r3, [r7, #12]
 8010526:	1ad3      	subs	r3, r2, r3
 8010528:	b29a      	uxth	r2, r3
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801052e:	693b      	ldr	r3, [r7, #16]
 8010530:	89ba      	ldrh	r2, [r7, #12]
 8010532:	811a      	strh	r2, [r3, #8]
 8010534:	693b      	ldr	r3, [r7, #16]
 8010536:	891a      	ldrh	r2, [r3, #8]
 8010538:	693b      	ldr	r3, [r7, #16]
 801053a:	815a      	strh	r2, [r3, #10]
  return p;
 801053c:	693b      	ldr	r3, [r7, #16]
}
 801053e:	4618      	mov	r0, r3
 8010540:	3718      	adds	r7, #24
 8010542:	46bd      	mov	sp, r7
 8010544:	bd80      	pop	{r7, pc}
 8010546:	bf00      	nop
 8010548:	08017614 	.word	0x08017614
 801054c:	080176cc 	.word	0x080176cc
 8010550:	08017668 	.word	0x08017668
 8010554:	080176f0 	.word	0x080176f0
 8010558:	08017710 	.word	0x08017710

0801055c <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b082      	sub	sp, #8
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
 8010564:	460b      	mov	r3, r1
 8010566:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d106      	bne.n	801057c <tcp_write_checks+0x20>
 801056e:	4b34      	ldr	r3, [pc, #208]	; (8010640 <tcp_write_checks+0xe4>)
 8010570:	f240 1233 	movw	r2, #307	; 0x133
 8010574:	4933      	ldr	r1, [pc, #204]	; (8010644 <tcp_write_checks+0xe8>)
 8010576:	4834      	ldr	r0, [pc, #208]	; (8010648 <tcp_write_checks+0xec>)
 8010578:	f004 fbd8 	bl	8014d2c <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	7d1b      	ldrb	r3, [r3, #20]
 8010580:	2b04      	cmp	r3, #4
 8010582:	d00e      	beq.n	80105a2 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8010588:	2b07      	cmp	r3, #7
 801058a:	d00a      	beq.n	80105a2 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8010590:	2b02      	cmp	r3, #2
 8010592:	d006      	beq.n	80105a2 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8010598:	2b03      	cmp	r3, #3
 801059a:	d002      	beq.n	80105a2 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 801059c:	f06f 030a 	mvn.w	r3, #10
 80105a0:	e049      	b.n	8010636 <tcp_write_checks+0xda>
  } else if (len == 0) {
 80105a2:	887b      	ldrh	r3, [r7, #2]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d101      	bne.n	80105ac <tcp_write_checks+0x50>
    return ERR_OK;
 80105a8:	2300      	movs	r3, #0
 80105aa:	e044      	b.n	8010636 <tcp_write_checks+0xda>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80105b2:	887a      	ldrh	r2, [r7, #2]
 80105b4:	429a      	cmp	r2, r3
 80105b6:	d909      	bls.n	80105cc <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	8b5b      	ldrh	r3, [r3, #26]
 80105bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80105c0:	b29a      	uxth	r2, r3
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80105c6:	f04f 33ff 	mov.w	r3, #4294967295
 80105ca:	e034      	b.n	8010636 <tcp_write_checks+0xda>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80105d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80105d6:	d309      	bcc.n	80105ec <tcp_write_checks+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	8b5b      	ldrh	r3, [r3, #26]
 80105dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80105e0:	b29a      	uxth	r2, r3
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80105e6:	f04f 33ff 	mov.w	r3, #4294967295
 80105ea:	e024      	b.n	8010636 <tcp_write_checks+0xda>
  }
  if (pcb->snd_queuelen != 0) {
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d00f      	beq.n	8010616 <tcp_write_checks+0xba>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d11a      	bne.n	8010634 <tcp_write_checks+0xd8>
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010602:	2b00      	cmp	r3, #0
 8010604:	d116      	bne.n	8010634 <tcp_write_checks+0xd8>
 8010606:	4b0e      	ldr	r3, [pc, #56]	; (8010640 <tcp_write_checks+0xe4>)
 8010608:	f240 1255 	movw	r2, #341	; 0x155
 801060c:	490f      	ldr	r1, [pc, #60]	; (801064c <tcp_write_checks+0xf0>)
 801060e:	480e      	ldr	r0, [pc, #56]	; (8010648 <tcp_write_checks+0xec>)
 8010610:	f004 fb8c 	bl	8014d2c <iprintf>
 8010614:	e00e      	b.n	8010634 <tcp_write_checks+0xd8>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801061a:	2b00      	cmp	r3, #0
 801061c:	d103      	bne.n	8010626 <tcp_write_checks+0xca>
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010622:	2b00      	cmp	r3, #0
 8010624:	d006      	beq.n	8010634 <tcp_write_checks+0xd8>
 8010626:	4b06      	ldr	r3, [pc, #24]	; (8010640 <tcp_write_checks+0xe4>)
 8010628:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801062c:	4908      	ldr	r1, [pc, #32]	; (8010650 <tcp_write_checks+0xf4>)
 801062e:	4806      	ldr	r0, [pc, #24]	; (8010648 <tcp_write_checks+0xec>)
 8010630:	f004 fb7c 	bl	8014d2c <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8010634:	2300      	movs	r3, #0
}
 8010636:	4618      	mov	r0, r3
 8010638:	3708      	adds	r7, #8
 801063a:	46bd      	mov	sp, r7
 801063c:	bd80      	pop	{r7, pc}
 801063e:	bf00      	nop
 8010640:	08017614 	.word	0x08017614
 8010644:	08017724 	.word	0x08017724
 8010648:	08017668 	.word	0x08017668
 801064c:	08017744 	.word	0x08017744
 8010650:	08017780 	.word	0x08017780

08010654 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8010654:	b590      	push	{r4, r7, lr}
 8010656:	b09b      	sub	sp, #108	; 0x6c
 8010658:	af04      	add	r7, sp, #16
 801065a:	60f8      	str	r0, [r7, #12]
 801065c:	60b9      	str	r1, [r7, #8]
 801065e:	4611      	mov	r1, r2
 8010660:	461a      	mov	r2, r3
 8010662:	460b      	mov	r3, r1
 8010664:	80fb      	strh	r3, [r7, #6]
 8010666:	4613      	mov	r3, r2
 8010668:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801066a:	2300      	movs	r3, #0
 801066c:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801066e:	2300      	movs	r3, #0
 8010670:	653b      	str	r3, [r7, #80]	; 0x50
 8010672:	2300      	movs	r3, #0
 8010674:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010676:	2300      	movs	r3, #0
 8010678:	64bb      	str	r3, [r7, #72]	; 0x48
 801067a:	2300      	movs	r3, #0
 801067c:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801067e:	2300      	movs	r3, #0
 8010680:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8010684:	2300      	movs	r3, #0
 8010686:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801068a:	2300      	movs	r3, #0
 801068c:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801068e:	2300      	movs	r3, #0
 8010690:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8010692:	2300      	movs	r3, #0
 8010694:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	2b00      	cmp	r3, #0
 801069a:	d109      	bne.n	80106b0 <tcp_write+0x5c>
 801069c:	4ba4      	ldr	r3, [pc, #656]	; (8010930 <tcp_write+0x2dc>)
 801069e:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80106a2:	49a4      	ldr	r1, [pc, #656]	; (8010934 <tcp_write+0x2e0>)
 80106a4:	48a4      	ldr	r0, [pc, #656]	; (8010938 <tcp_write+0x2e4>)
 80106a6:	f004 fb41 	bl	8014d2c <iprintf>
 80106aa:	f06f 030f 	mvn.w	r3, #15
 80106ae:	e32c      	b.n	8010d0a <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80106b6:	085b      	lsrs	r3, r3, #1
 80106b8:	b29a      	uxth	r2, r3
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80106be:	4293      	cmp	r3, r2
 80106c0:	bf28      	it	cs
 80106c2:	4613      	movcs	r3, r2
 80106c4:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80106c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d102      	bne.n	80106d2 <tcp_write+0x7e>
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80106d0:	e000      	b.n	80106d4 <tcp_write+0x80>
 80106d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80106d4:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80106d6:	68bb      	ldr	r3, [r7, #8]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d109      	bne.n	80106f0 <tcp_write+0x9c>
 80106dc:	4b94      	ldr	r3, [pc, #592]	; (8010930 <tcp_write+0x2dc>)
 80106de:	f240 12ad 	movw	r2, #429	; 0x1ad
 80106e2:	4996      	ldr	r1, [pc, #600]	; (801093c <tcp_write+0x2e8>)
 80106e4:	4894      	ldr	r0, [pc, #592]	; (8010938 <tcp_write+0x2e4>)
 80106e6:	f004 fb21 	bl	8014d2c <iprintf>
 80106ea:	f06f 030f 	mvn.w	r3, #15
 80106ee:	e30c      	b.n	8010d0a <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80106f0:	88fb      	ldrh	r3, [r7, #6]
 80106f2:	4619      	mov	r1, r3
 80106f4:	68f8      	ldr	r0, [r7, #12]
 80106f6:	f7ff ff31 	bl	801055c <tcp_write_checks>
 80106fa:	4603      	mov	r3, r0
 80106fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8010700:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8010704:	2b00      	cmp	r3, #0
 8010706:	d002      	beq.n	801070e <tcp_write+0xba>
    return err;
 8010708:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801070c:	e2fd      	b.n	8010d0a <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010714:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8010718:	2300      	movs	r3, #0
 801071a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010722:	2b00      	cmp	r3, #0
 8010724:	f000 80f6 	beq.w	8010914 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801072c:	653b      	str	r3, [r7, #80]	; 0x50
 801072e:	e002      	b.n	8010736 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8010730:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010736:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	2b00      	cmp	r3, #0
 801073c:	d1f8      	bne.n	8010730 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801073e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010740:	7a9b      	ldrb	r3, [r3, #10]
 8010742:	009b      	lsls	r3, r3, #2
 8010744:	b29b      	uxth	r3, r3
 8010746:	f003 0304 	and.w	r3, r3, #4
 801074a:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801074c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801074e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010750:	891b      	ldrh	r3, [r3, #8]
 8010752:	4619      	mov	r1, r3
 8010754:	8c3b      	ldrh	r3, [r7, #32]
 8010756:	440b      	add	r3, r1
 8010758:	429a      	cmp	r2, r3
 801075a:	da06      	bge.n	801076a <tcp_write+0x116>
 801075c:	4b74      	ldr	r3, [pc, #464]	; (8010930 <tcp_write+0x2dc>)
 801075e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8010762:	4977      	ldr	r1, [pc, #476]	; (8010940 <tcp_write+0x2ec>)
 8010764:	4874      	ldr	r0, [pc, #464]	; (8010938 <tcp_write+0x2e4>)
 8010766:	f004 fae1 	bl	8014d2c <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801076a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801076c:	891a      	ldrh	r2, [r3, #8]
 801076e:	8c3b      	ldrh	r3, [r7, #32]
 8010770:	4413      	add	r3, r2
 8010772:	b29b      	uxth	r3, r3
 8010774:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010776:	1ad3      	subs	r3, r2, r3
 8010778:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010780:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8010782:	8a7b      	ldrh	r3, [r7, #18]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d026      	beq.n	80107d6 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8010788:	8a7b      	ldrh	r3, [r7, #18]
 801078a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801078c:	429a      	cmp	r2, r3
 801078e:	d206      	bcs.n	801079e <tcp_write+0x14a>
 8010790:	4b67      	ldr	r3, [pc, #412]	; (8010930 <tcp_write+0x2dc>)
 8010792:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8010796:	496b      	ldr	r1, [pc, #428]	; (8010944 <tcp_write+0x2f0>)
 8010798:	4867      	ldr	r0, [pc, #412]	; (8010938 <tcp_write+0x2e4>)
 801079a:	f004 fac7 	bl	8014d2c <iprintf>
      seg = last_unsent;
 801079e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80107a0:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80107a2:	8a7b      	ldrh	r3, [r7, #18]
 80107a4:	88fa      	ldrh	r2, [r7, #6]
 80107a6:	4293      	cmp	r3, r2
 80107a8:	bf28      	it	cs
 80107aa:	4613      	movcs	r3, r2
 80107ac:	b29b      	uxth	r3, r3
 80107ae:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80107b0:	4293      	cmp	r3, r2
 80107b2:	bf28      	it	cs
 80107b4:	4613      	movcs	r3, r2
 80107b6:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80107b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80107bc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80107be:	4413      	add	r3, r2
 80107c0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80107c4:	8a7a      	ldrh	r2, [r7, #18]
 80107c6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80107c8:	1ad3      	subs	r3, r2, r3
 80107ca:	b29b      	uxth	r3, r3
 80107cc:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80107ce:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80107d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80107d2:	1ad3      	subs	r3, r2, r3
 80107d4:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80107d6:	8a7b      	ldrh	r3, [r7, #18]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d00b      	beq.n	80107f4 <tcp_write+0x1a0>
 80107dc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80107e0:	88fb      	ldrh	r3, [r7, #6]
 80107e2:	429a      	cmp	r2, r3
 80107e4:	d006      	beq.n	80107f4 <tcp_write+0x1a0>
 80107e6:	4b52      	ldr	r3, [pc, #328]	; (8010930 <tcp_write+0x2dc>)
 80107e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80107ec:	4956      	ldr	r1, [pc, #344]	; (8010948 <tcp_write+0x2f4>)
 80107ee:	4852      	ldr	r0, [pc, #328]	; (8010938 <tcp_write+0x2e4>)
 80107f0:	f004 fa9c 	bl	8014d2c <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80107f4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80107f8:	88fb      	ldrh	r3, [r7, #6]
 80107fa:	429a      	cmp	r2, r3
 80107fc:	f080 8168 	bcs.w	8010ad0 <tcp_write+0x47c>
 8010800:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8010802:	2b00      	cmp	r3, #0
 8010804:	f000 8164 	beq.w	8010ad0 <tcp_write+0x47c>
 8010808:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801080a:	891b      	ldrh	r3, [r3, #8]
 801080c:	2b00      	cmp	r3, #0
 801080e:	f000 815f 	beq.w	8010ad0 <tcp_write+0x47c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8010812:	88fa      	ldrh	r2, [r7, #6]
 8010814:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010818:	1ad2      	subs	r2, r2, r3
 801081a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801081c:	4293      	cmp	r3, r2
 801081e:	bfa8      	it	ge
 8010820:	4613      	movge	r3, r2
 8010822:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8010824:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010826:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8010828:	797b      	ldrb	r3, [r7, #5]
 801082a:	f003 0301 	and.w	r3, r3, #1
 801082e:	2b00      	cmp	r3, #0
 8010830:	d027      	beq.n	8010882 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8010832:	f107 0012 	add.w	r0, r7, #18
 8010836:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8010838:	8bf9      	ldrh	r1, [r7, #30]
 801083a:	2301      	movs	r3, #1
 801083c:	9302      	str	r3, [sp, #8]
 801083e:	797b      	ldrb	r3, [r7, #5]
 8010840:	9301      	str	r3, [sp, #4]
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	9300      	str	r3, [sp, #0]
 8010846:	4603      	mov	r3, r0
 8010848:	2000      	movs	r0, #0
 801084a:	f7ff fe0d 	bl	8010468 <tcp_pbuf_prealloc>
 801084e:	6578      	str	r0, [r7, #84]	; 0x54
 8010850:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010852:	2b00      	cmp	r3, #0
 8010854:	f000 8227 	beq.w	8010ca6 <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8010858:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801085a:	6858      	ldr	r0, [r3, #4]
 801085c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010860:	68ba      	ldr	r2, [r7, #8]
 8010862:	4413      	add	r3, r2
 8010864:	8bfa      	ldrh	r2, [r7, #30]
 8010866:	4619      	mov	r1, r3
 8010868:	f004 fa4a 	bl	8014d00 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 801086c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801086e:	f7fb f9f9 	bl	800bc64 <pbuf_clen>
 8010872:	4603      	mov	r3, r0
 8010874:	461a      	mov	r2, r3
 8010876:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801087a:	4413      	add	r3, r2
 801087c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8010880:	e041      	b.n	8010906 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8010882:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010884:	685b      	ldr	r3, [r3, #4]
 8010886:	637b      	str	r3, [r7, #52]	; 0x34
 8010888:	e002      	b.n	8010890 <tcp_write+0x23c>
 801088a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	637b      	str	r3, [r7, #52]	; 0x34
 8010890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d1f8      	bne.n	801088a <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8010898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801089a:	7b1b      	ldrb	r3, [r3, #12]
 801089c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d115      	bne.n	80108d0 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80108a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80108a6:	685b      	ldr	r3, [r3, #4]
 80108a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80108aa:	8952      	ldrh	r2, [r2, #10]
 80108ac:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80108ae:	68ba      	ldr	r2, [r7, #8]
 80108b0:	429a      	cmp	r2, r3
 80108b2:	d10d      	bne.n	80108d0 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80108b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d006      	beq.n	80108ca <tcp_write+0x276>
 80108bc:	4b1c      	ldr	r3, [pc, #112]	; (8010930 <tcp_write+0x2dc>)
 80108be:	f240 2231 	movw	r2, #561	; 0x231
 80108c2:	4922      	ldr	r1, [pc, #136]	; (801094c <tcp_write+0x2f8>)
 80108c4:	481c      	ldr	r0, [pc, #112]	; (8010938 <tcp_write+0x2e4>)
 80108c6:	f004 fa31 	bl	8014d2c <iprintf>
          extendlen = seglen;
 80108ca:	8bfb      	ldrh	r3, [r7, #30]
 80108cc:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80108ce:	e01a      	b.n	8010906 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80108d0:	8bfb      	ldrh	r3, [r7, #30]
 80108d2:	2201      	movs	r2, #1
 80108d4:	4619      	mov	r1, r3
 80108d6:	2000      	movs	r0, #0
 80108d8:	f7fa fe58 	bl	800b58c <pbuf_alloc>
 80108dc:	6578      	str	r0, [r7, #84]	; 0x54
 80108de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	f000 81e2 	beq.w	8010caa <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80108e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80108ea:	68ba      	ldr	r2, [r7, #8]
 80108ec:	441a      	add	r2, r3
 80108ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80108f0:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80108f2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80108f4:	f7fb f9b6 	bl	800bc64 <pbuf_clen>
 80108f8:	4603      	mov	r3, r0
 80108fa:	461a      	mov	r2, r3
 80108fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010900:	4413      	add	r3, r2
 8010902:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8010906:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801090a:	8bfb      	ldrh	r3, [r7, #30]
 801090c:	4413      	add	r3, r2
 801090e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8010912:	e0dd      	b.n	8010ad0 <tcp_write+0x47c>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801091a:	2b00      	cmp	r3, #0
 801091c:	f000 80d8 	beq.w	8010ad0 <tcp_write+0x47c>
 8010920:	4b03      	ldr	r3, [pc, #12]	; (8010930 <tcp_write+0x2dc>)
 8010922:	f240 224a 	movw	r2, #586	; 0x24a
 8010926:	490a      	ldr	r1, [pc, #40]	; (8010950 <tcp_write+0x2fc>)
 8010928:	4803      	ldr	r0, [pc, #12]	; (8010938 <tcp_write+0x2e4>)
 801092a:	f004 f9ff 	bl	8014d2c <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801092e:	e0cf      	b.n	8010ad0 <tcp_write+0x47c>
 8010930:	08017614 	.word	0x08017614
 8010934:	080177b4 	.word	0x080177b4
 8010938:	08017668 	.word	0x08017668
 801093c:	080177cc 	.word	0x080177cc
 8010940:	08017800 	.word	0x08017800
 8010944:	08017818 	.word	0x08017818
 8010948:	08017838 	.word	0x08017838
 801094c:	08017858 	.word	0x08017858
 8010950:	08017884 	.word	0x08017884
    struct pbuf *p;
    u16_t left = len - pos;
 8010954:	88fa      	ldrh	r2, [r7, #6]
 8010956:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801095a:	1ad3      	subs	r3, r2, r3
 801095c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801095e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010962:	b29b      	uxth	r3, r3
 8010964:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010966:	1ad3      	subs	r3, r2, r3
 8010968:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801096a:	8b7a      	ldrh	r2, [r7, #26]
 801096c:	8bbb      	ldrh	r3, [r7, #28]
 801096e:	4293      	cmp	r3, r2
 8010970:	bf28      	it	cs
 8010972:	4613      	movcs	r3, r2
 8010974:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8010976:	797b      	ldrb	r3, [r7, #5]
 8010978:	f003 0301 	and.w	r3, r3, #1
 801097c:	2b00      	cmp	r3, #0
 801097e:	d036      	beq.n	80109ee <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8010980:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010984:	b29a      	uxth	r2, r3
 8010986:	8b3b      	ldrh	r3, [r7, #24]
 8010988:	4413      	add	r3, r2
 801098a:	b299      	uxth	r1, r3
 801098c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801098e:	2b00      	cmp	r3, #0
 8010990:	bf0c      	ite	eq
 8010992:	2301      	moveq	r3, #1
 8010994:	2300      	movne	r3, #0
 8010996:	b2db      	uxtb	r3, r3
 8010998:	f107 0012 	add.w	r0, r7, #18
 801099c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801099e:	9302      	str	r3, [sp, #8]
 80109a0:	797b      	ldrb	r3, [r7, #5]
 80109a2:	9301      	str	r3, [sp, #4]
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	9300      	str	r3, [sp, #0]
 80109a8:	4603      	mov	r3, r0
 80109aa:	2036      	movs	r0, #54	; 0x36
 80109ac:	f7ff fd5c 	bl	8010468 <tcp_pbuf_prealloc>
 80109b0:	6338      	str	r0, [r7, #48]	; 0x30
 80109b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	f000 817a 	beq.w	8010cae <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80109ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109bc:	895b      	ldrh	r3, [r3, #10]
 80109be:	8b3a      	ldrh	r2, [r7, #24]
 80109c0:	429a      	cmp	r2, r3
 80109c2:	d906      	bls.n	80109d2 <tcp_write+0x37e>
 80109c4:	4b8d      	ldr	r3, [pc, #564]	; (8010bfc <tcp_write+0x5a8>)
 80109c6:	f240 2266 	movw	r2, #614	; 0x266
 80109ca:	498d      	ldr	r1, [pc, #564]	; (8010c00 <tcp_write+0x5ac>)
 80109cc:	488d      	ldr	r0, [pc, #564]	; (8010c04 <tcp_write+0x5b0>)
 80109ce:	f004 f9ad 	bl	8014d2c <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80109d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109d4:	685a      	ldr	r2, [r3, #4]
 80109d6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80109da:	18d0      	adds	r0, r2, r3
 80109dc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80109e0:	68ba      	ldr	r2, [r7, #8]
 80109e2:	4413      	add	r3, r2
 80109e4:	8b3a      	ldrh	r2, [r7, #24]
 80109e6:	4619      	mov	r1, r3
 80109e8:	f004 f98a 	bl	8014d00 <memcpy>
 80109ec:	e02f      	b.n	8010a4e <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80109ee:	8a7b      	ldrh	r3, [r7, #18]
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d006      	beq.n	8010a02 <tcp_write+0x3ae>
 80109f4:	4b81      	ldr	r3, [pc, #516]	; (8010bfc <tcp_write+0x5a8>)
 80109f6:	f240 2271 	movw	r2, #625	; 0x271
 80109fa:	4983      	ldr	r1, [pc, #524]	; (8010c08 <tcp_write+0x5b4>)
 80109fc:	4881      	ldr	r0, [pc, #516]	; (8010c04 <tcp_write+0x5b0>)
 80109fe:	f004 f995 	bl	8014d2c <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8010a02:	8b3b      	ldrh	r3, [r7, #24]
 8010a04:	2201      	movs	r2, #1
 8010a06:	4619      	mov	r1, r3
 8010a08:	2036      	movs	r0, #54	; 0x36
 8010a0a:	f7fa fdbf 	bl	800b58c <pbuf_alloc>
 8010a0e:	6178      	str	r0, [r7, #20]
 8010a10:	697b      	ldr	r3, [r7, #20]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	f000 814d 	beq.w	8010cb2 <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8010a18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010a1c:	68ba      	ldr	r2, [r7, #8]
 8010a1e:	441a      	add	r2, r3
 8010a20:	697b      	ldr	r3, [r7, #20]
 8010a22:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8010a24:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010a28:	b29b      	uxth	r3, r3
 8010a2a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010a2e:	4619      	mov	r1, r3
 8010a30:	2036      	movs	r0, #54	; 0x36
 8010a32:	f7fa fdab 	bl	800b58c <pbuf_alloc>
 8010a36:	6338      	str	r0, [r7, #48]	; 0x30
 8010a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d103      	bne.n	8010a46 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8010a3e:	6978      	ldr	r0, [r7, #20]
 8010a40:	f7fb f888 	bl	800bb54 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8010a44:	e138      	b.n	8010cb8 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8010a46:	6979      	ldr	r1, [r7, #20]
 8010a48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a4a:	f7fb f945 	bl	800bcd8 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8010a4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a50:	f7fb f908 	bl	800bc64 <pbuf_clen>
 8010a54:	4603      	mov	r3, r0
 8010a56:	461a      	mov	r2, r3
 8010a58:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010a5c:	4413      	add	r3, r2
 8010a5e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8010a62:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010a66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010a6a:	d903      	bls.n	8010a74 <tcp_write+0x420>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8010a6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a6e:	f7fb f871 	bl	800bb54 <pbuf_free>
      goto memerr;
 8010a72:	e121      	b.n	8010cb8 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8010a78:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010a7c:	441a      	add	r2, r3
 8010a7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010a82:	9300      	str	r3, [sp, #0]
 8010a84:	4613      	mov	r3, r2
 8010a86:	2200      	movs	r2, #0
 8010a88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010a8a:	68f8      	ldr	r0, [r7, #12]
 8010a8c:	f7ff fc4e 	bl	801032c <tcp_create_segment>
 8010a90:	64f8      	str	r0, [r7, #76]	; 0x4c
 8010a92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	f000 810e 	beq.w	8010cb6 <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8010a9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d102      	bne.n	8010aa6 <tcp_write+0x452>
      queue = seg;
 8010aa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010aa2:	647b      	str	r3, [r7, #68]	; 0x44
 8010aa4:	e00c      	b.n	8010ac0 <tcp_write+0x46c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8010aa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d106      	bne.n	8010aba <tcp_write+0x466>
 8010aac:	4b53      	ldr	r3, [pc, #332]	; (8010bfc <tcp_write+0x5a8>)
 8010aae:	f240 22ab 	movw	r2, #683	; 0x2ab
 8010ab2:	4956      	ldr	r1, [pc, #344]	; (8010c0c <tcp_write+0x5b8>)
 8010ab4:	4853      	ldr	r0, [pc, #332]	; (8010c04 <tcp_write+0x5b0>)
 8010ab6:	f004 f939 	bl	8014d2c <iprintf>
      prev_seg->next = seg;
 8010aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010abc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010abe:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8010ac0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010ac2:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8010ac4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010ac8:	8b3b      	ldrh	r3, [r7, #24]
 8010aca:	4413      	add	r3, r2
 8010acc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8010ad0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010ad4:	88fb      	ldrh	r3, [r7, #6]
 8010ad6:	429a      	cmp	r2, r3
 8010ad8:	f4ff af3c 	bcc.w	8010954 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8010adc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d02c      	beq.n	8010b3c <tcp_write+0x4e8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8010ae2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ae4:	685b      	ldr	r3, [r3, #4]
 8010ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010ae8:	e01e      	b.n	8010b28 <tcp_write+0x4d4>
      p->tot_len += oversize_used;
 8010aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010aec:	891a      	ldrh	r2, [r3, #8]
 8010aee:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010af0:	4413      	add	r3, r2
 8010af2:	b29a      	uxth	r2, r3
 8010af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010af6:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8010af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d110      	bne.n	8010b22 <tcp_write+0x4ce>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8010b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b02:	685b      	ldr	r3, [r3, #4]
 8010b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010b06:	8952      	ldrh	r2, [r2, #10]
 8010b08:	4413      	add	r3, r2
 8010b0a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8010b0c:	68b9      	ldr	r1, [r7, #8]
 8010b0e:	4618      	mov	r0, r3
 8010b10:	f004 f8f6 	bl	8014d00 <memcpy>
        p->len += oversize_used;
 8010b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b16:	895a      	ldrh	r2, [r3, #10]
 8010b18:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010b1a:	4413      	add	r3, r2
 8010b1c:	b29a      	uxth	r2, r3
 8010b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b20:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8010b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d1dd      	bne.n	8010aea <tcp_write+0x496>
      }
    }
    last_unsent->len += oversize_used;
 8010b2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b30:	891a      	ldrh	r2, [r3, #8]
 8010b32:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010b34:	4413      	add	r3, r2
 8010b36:	b29a      	uxth	r2, r3
 8010b38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b3a:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8010b3c:	8a7a      	ldrh	r2, [r7, #18]
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8010b44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d018      	beq.n	8010b7c <tcp_write+0x528>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8010b4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d106      	bne.n	8010b5e <tcp_write+0x50a>
 8010b50:	4b2a      	ldr	r3, [pc, #168]	; (8010bfc <tcp_write+0x5a8>)
 8010b52:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8010b56:	492e      	ldr	r1, [pc, #184]	; (8010c10 <tcp_write+0x5bc>)
 8010b58:	482a      	ldr	r0, [pc, #168]	; (8010c04 <tcp_write+0x5b0>)
 8010b5a:	f004 f8e7 	bl	8014d2c <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8010b5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b60:	685b      	ldr	r3, [r3, #4]
 8010b62:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010b64:	4618      	mov	r0, r3
 8010b66:	f7fb f8b7 	bl	800bcd8 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8010b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b6c:	891a      	ldrh	r2, [r3, #8]
 8010b6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b70:	891b      	ldrh	r3, [r3, #8]
 8010b72:	4413      	add	r3, r2
 8010b74:	b29a      	uxth	r2, r3
 8010b76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b78:	811a      	strh	r2, [r3, #8]
 8010b7a:	e037      	b.n	8010bec <tcp_write+0x598>
  } else if (extendlen > 0) {
 8010b7c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d034      	beq.n	8010bec <tcp_write+0x598>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8010b82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d003      	beq.n	8010b90 <tcp_write+0x53c>
 8010b88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b8a:	685b      	ldr	r3, [r3, #4]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d106      	bne.n	8010b9e <tcp_write+0x54a>
 8010b90:	4b1a      	ldr	r3, [pc, #104]	; (8010bfc <tcp_write+0x5a8>)
 8010b92:	f240 22e6 	movw	r2, #742	; 0x2e6
 8010b96:	491f      	ldr	r1, [pc, #124]	; (8010c14 <tcp_write+0x5c0>)
 8010b98:	481a      	ldr	r0, [pc, #104]	; (8010c04 <tcp_write+0x5b0>)
 8010b9a:	f004 f8c7 	bl	8014d2c <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8010b9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ba0:	685b      	ldr	r3, [r3, #4]
 8010ba2:	62bb      	str	r3, [r7, #40]	; 0x28
 8010ba4:	e009      	b.n	8010bba <tcp_write+0x566>
      p->tot_len += extendlen;
 8010ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ba8:	891a      	ldrh	r2, [r3, #8]
 8010baa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010bac:	4413      	add	r3, r2
 8010bae:	b29a      	uxth	r2, r3
 8010bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bb2:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8010bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8010bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d1f1      	bne.n	8010ba6 <tcp_write+0x552>
    }
    p->tot_len += extendlen;
 8010bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bc4:	891a      	ldrh	r2, [r3, #8]
 8010bc6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010bc8:	4413      	add	r3, r2
 8010bca:	b29a      	uxth	r2, r3
 8010bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bce:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8010bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bd2:	895a      	ldrh	r2, [r3, #10]
 8010bd4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010bd6:	4413      	add	r3, r2
 8010bd8:	b29a      	uxth	r2, r3
 8010bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bdc:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8010bde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010be0:	891a      	ldrh	r2, [r3, #8]
 8010be2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010be4:	4413      	add	r3, r2
 8010be6:	b29a      	uxth	r2, r3
 8010be8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010bea:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8010bec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d112      	bne.n	8010c18 <tcp_write+0x5c4>
    pcb->unsent = queue;
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010bf6:	66da      	str	r2, [r3, #108]	; 0x6c
 8010bf8:	e011      	b.n	8010c1e <tcp_write+0x5ca>
 8010bfa:	bf00      	nop
 8010bfc:	08017614 	.word	0x08017614
 8010c00:	080178b4 	.word	0x080178b4
 8010c04:	08017668 	.word	0x08017668
 8010c08:	080178f4 	.word	0x080178f4
 8010c0c:	08017904 	.word	0x08017904
 8010c10:	08017918 	.word	0x08017918
 8010c14:	08017950 	.word	0x08017950
  } else {
    last_unsent->next = queue;
 8010c18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010c1c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8010c22:	88fb      	ldrh	r3, [r7, #6]
 8010c24:	441a      	add	r2, r3
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8010c30:	88fb      	ldrh	r3, [r7, #6]
 8010c32:	1ad3      	subs	r3, r2, r3
 8010c34:	b29a      	uxth	r2, r3
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8010c42:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d00e      	beq.n	8010c6e <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d10a      	bne.n	8010c6e <tcp_write+0x61a>
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d106      	bne.n	8010c6e <tcp_write+0x61a>
 8010c60:	4b2c      	ldr	r3, [pc, #176]	; (8010d14 <tcp_write+0x6c0>)
 8010c62:	f240 3212 	movw	r2, #786	; 0x312
 8010c66:	492c      	ldr	r1, [pc, #176]	; (8010d18 <tcp_write+0x6c4>)
 8010c68:	482c      	ldr	r0, [pc, #176]	; (8010d1c <tcp_write+0x6c8>)
 8010c6a:	f004 f85f 	bl	8014d2c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8010c6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d016      	beq.n	8010ca2 <tcp_write+0x64e>
 8010c74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c76:	68db      	ldr	r3, [r3, #12]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d012      	beq.n	8010ca2 <tcp_write+0x64e>
 8010c7c:	797b      	ldrb	r3, [r7, #5]
 8010c7e:	f003 0302 	and.w	r3, r3, #2
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d10d      	bne.n	8010ca2 <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8010c86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c88:	68db      	ldr	r3, [r3, #12]
 8010c8a:	899b      	ldrh	r3, [r3, #12]
 8010c8c:	b29c      	uxth	r4, r3
 8010c8e:	2008      	movs	r0, #8
 8010c90:	f7f9 fcad 	bl	800a5ee <lwip_htons>
 8010c94:	4603      	mov	r3, r0
 8010c96:	461a      	mov	r2, r3
 8010c98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c9a:	68db      	ldr	r3, [r3, #12]
 8010c9c:	4322      	orrs	r2, r4
 8010c9e:	b292      	uxth	r2, r2
 8010ca0:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	e031      	b.n	8010d0a <tcp_write+0x6b6>
          goto memerr;
 8010ca6:	bf00      	nop
 8010ca8:	e006      	b.n	8010cb8 <tcp_write+0x664>
            goto memerr;
 8010caa:	bf00      	nop
 8010cac:	e004      	b.n	8010cb8 <tcp_write+0x664>
        goto memerr;
 8010cae:	bf00      	nop
 8010cb0:	e002      	b.n	8010cb8 <tcp_write+0x664>
        goto memerr;
 8010cb2:	bf00      	nop
 8010cb4:	e000      	b.n	8010cb8 <tcp_write+0x664>
      goto memerr;
 8010cb6:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	8b5b      	ldrh	r3, [r3, #26]
 8010cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010cc0:	b29a      	uxth	r2, r3
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8010cc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d002      	beq.n	8010cd2 <tcp_write+0x67e>
    pbuf_free(concat_p);
 8010ccc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8010cce:	f7fa ff41 	bl	800bb54 <pbuf_free>
  }
  if (queue != NULL) {
 8010cd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d002      	beq.n	8010cde <tcp_write+0x68a>
    tcp_segs_free(queue);
 8010cd8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8010cda:	f7fc fb89 	bl	800d3f0 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d00e      	beq.n	8010d06 <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d10a      	bne.n	8010d06 <tcp_write+0x6b2>
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d106      	bne.n	8010d06 <tcp_write+0x6b2>
 8010cf8:	4b06      	ldr	r3, [pc, #24]	; (8010d14 <tcp_write+0x6c0>)
 8010cfa:	f240 3227 	movw	r2, #807	; 0x327
 8010cfe:	4906      	ldr	r1, [pc, #24]	; (8010d18 <tcp_write+0x6c4>)
 8010d00:	4806      	ldr	r0, [pc, #24]	; (8010d1c <tcp_write+0x6c8>)
 8010d02:	f004 f813 	bl	8014d2c <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8010d06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	375c      	adds	r7, #92	; 0x5c
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	bd90      	pop	{r4, r7, pc}
 8010d12:	bf00      	nop
 8010d14:	08017614 	.word	0x08017614
 8010d18:	08017988 	.word	0x08017988
 8010d1c:	08017668 	.word	0x08017668

08010d20 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8010d20:	b590      	push	{r4, r7, lr}
 8010d22:	b08b      	sub	sp, #44	; 0x2c
 8010d24:	af02      	add	r7, sp, #8
 8010d26:	6078      	str	r0, [r7, #4]
 8010d28:	460b      	mov	r3, r1
 8010d2a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	61fb      	str	r3, [r7, #28]
 8010d30:	2300      	movs	r3, #0
 8010d32:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010d34:	2300      	movs	r3, #0
 8010d36:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d106      	bne.n	8010d4c <tcp_split_unsent_seg+0x2c>
 8010d3e:	4b95      	ldr	r3, [pc, #596]	; (8010f94 <tcp_split_unsent_seg+0x274>)
 8010d40:	f240 324b 	movw	r2, #843	; 0x34b
 8010d44:	4994      	ldr	r1, [pc, #592]	; (8010f98 <tcp_split_unsent_seg+0x278>)
 8010d46:	4895      	ldr	r0, [pc, #596]	; (8010f9c <tcp_split_unsent_seg+0x27c>)
 8010d48:	f003 fff0 	bl	8014d2c <iprintf>

  useg = pcb->unsent;
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d50:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8010d52:	697b      	ldr	r3, [r7, #20]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d102      	bne.n	8010d5e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8010d58:	f04f 33ff 	mov.w	r3, #4294967295
 8010d5c:	e116      	b.n	8010f8c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8010d5e:	887b      	ldrh	r3, [r7, #2]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d109      	bne.n	8010d78 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010d64:	4b8b      	ldr	r3, [pc, #556]	; (8010f94 <tcp_split_unsent_seg+0x274>)
 8010d66:	f240 3253 	movw	r2, #851	; 0x353
 8010d6a:	498d      	ldr	r1, [pc, #564]	; (8010fa0 <tcp_split_unsent_seg+0x280>)
 8010d6c:	488b      	ldr	r0, [pc, #556]	; (8010f9c <tcp_split_unsent_seg+0x27c>)
 8010d6e:	f003 ffdd 	bl	8014d2c <iprintf>
    return ERR_VAL;
 8010d72:	f06f 0305 	mvn.w	r3, #5
 8010d76:	e109      	b.n	8010f8c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8010d78:	697b      	ldr	r3, [r7, #20]
 8010d7a:	891b      	ldrh	r3, [r3, #8]
 8010d7c:	887a      	ldrh	r2, [r7, #2]
 8010d7e:	429a      	cmp	r2, r3
 8010d80:	d301      	bcc.n	8010d86 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8010d82:	2300      	movs	r3, #0
 8010d84:	e102      	b.n	8010f8c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010d8a:	887a      	ldrh	r2, [r7, #2]
 8010d8c:	429a      	cmp	r2, r3
 8010d8e:	d906      	bls.n	8010d9e <tcp_split_unsent_seg+0x7e>
 8010d90:	4b80      	ldr	r3, [pc, #512]	; (8010f94 <tcp_split_unsent_seg+0x274>)
 8010d92:	f240 325b 	movw	r2, #859	; 0x35b
 8010d96:	4983      	ldr	r1, [pc, #524]	; (8010fa4 <tcp_split_unsent_seg+0x284>)
 8010d98:	4880      	ldr	r0, [pc, #512]	; (8010f9c <tcp_split_unsent_seg+0x27c>)
 8010d9a:	f003 ffc7 	bl	8014d2c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010d9e:	697b      	ldr	r3, [r7, #20]
 8010da0:	891b      	ldrh	r3, [r3, #8]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d106      	bne.n	8010db4 <tcp_split_unsent_seg+0x94>
 8010da6:	4b7b      	ldr	r3, [pc, #492]	; (8010f94 <tcp_split_unsent_seg+0x274>)
 8010da8:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8010dac:	497e      	ldr	r1, [pc, #504]	; (8010fa8 <tcp_split_unsent_seg+0x288>)
 8010dae:	487b      	ldr	r0, [pc, #492]	; (8010f9c <tcp_split_unsent_seg+0x27c>)
 8010db0:	f003 ffbc 	bl	8014d2c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010db4:	697b      	ldr	r3, [r7, #20]
 8010db6:	7a9b      	ldrb	r3, [r3, #10]
 8010db8:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010dba:	7bfb      	ldrb	r3, [r7, #15]
 8010dbc:	009b      	lsls	r3, r3, #2
 8010dbe:	b2db      	uxtb	r3, r3
 8010dc0:	f003 0304 	and.w	r3, r3, #4
 8010dc4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010dc6:	697b      	ldr	r3, [r7, #20]
 8010dc8:	891a      	ldrh	r2, [r3, #8]
 8010dca:	887b      	ldrh	r3, [r7, #2]
 8010dcc:	1ad3      	subs	r3, r2, r3
 8010dce:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8010dd0:	7bbb      	ldrb	r3, [r7, #14]
 8010dd2:	b29a      	uxth	r2, r3
 8010dd4:	89bb      	ldrh	r3, [r7, #12]
 8010dd6:	4413      	add	r3, r2
 8010dd8:	b29b      	uxth	r3, r3
 8010dda:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010dde:	4619      	mov	r1, r3
 8010de0:	2036      	movs	r0, #54	; 0x36
 8010de2:	f7fa fbd3 	bl	800b58c <pbuf_alloc>
 8010de6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010de8:	693b      	ldr	r3, [r7, #16]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	f000 80b7 	beq.w	8010f5e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8010df0:	697b      	ldr	r3, [r7, #20]
 8010df2:	685b      	ldr	r3, [r3, #4]
 8010df4:	891a      	ldrh	r2, [r3, #8]
 8010df6:	697b      	ldr	r3, [r7, #20]
 8010df8:	891b      	ldrh	r3, [r3, #8]
 8010dfa:	1ad3      	subs	r3, r2, r3
 8010dfc:	b29a      	uxth	r2, r3
 8010dfe:	887b      	ldrh	r3, [r7, #2]
 8010e00:	4413      	add	r3, r2
 8010e02:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010e04:	697b      	ldr	r3, [r7, #20]
 8010e06:	6858      	ldr	r0, [r3, #4]
 8010e08:	693b      	ldr	r3, [r7, #16]
 8010e0a:	685a      	ldr	r2, [r3, #4]
 8010e0c:	7bbb      	ldrb	r3, [r7, #14]
 8010e0e:	18d1      	adds	r1, r2, r3
 8010e10:	897b      	ldrh	r3, [r7, #10]
 8010e12:	89ba      	ldrh	r2, [r7, #12]
 8010e14:	f7fb f888 	bl	800bf28 <pbuf_copy_partial>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	461a      	mov	r2, r3
 8010e1c:	89bb      	ldrh	r3, [r7, #12]
 8010e1e:	4293      	cmp	r3, r2
 8010e20:	f040 809f 	bne.w	8010f62 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010e24:	697b      	ldr	r3, [r7, #20]
 8010e26:	68db      	ldr	r3, [r3, #12]
 8010e28:	899b      	ldrh	r3, [r3, #12]
 8010e2a:	b29b      	uxth	r3, r3
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	f7f9 fbde 	bl	800a5ee <lwip_htons>
 8010e32:	4603      	mov	r3, r0
 8010e34:	b2db      	uxtb	r3, r3
 8010e36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010e3a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8010e40:	7efb      	ldrb	r3, [r7, #27]
 8010e42:	f003 0308 	and.w	r3, r3, #8
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d007      	beq.n	8010e5a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010e4a:	7efb      	ldrb	r3, [r7, #27]
 8010e4c:	f023 0308 	bic.w	r3, r3, #8
 8010e50:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8010e52:	7ebb      	ldrb	r3, [r7, #26]
 8010e54:	f043 0308 	orr.w	r3, r3, #8
 8010e58:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8010e5a:	7efb      	ldrb	r3, [r7, #27]
 8010e5c:	f003 0301 	and.w	r3, r3, #1
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d007      	beq.n	8010e74 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8010e64:	7efb      	ldrb	r3, [r7, #27]
 8010e66:	f023 0301 	bic.w	r3, r3, #1
 8010e6a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8010e6c:	7ebb      	ldrb	r3, [r7, #26]
 8010e6e:	f043 0301 	orr.w	r3, r3, #1
 8010e72:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010e74:	697b      	ldr	r3, [r7, #20]
 8010e76:	68db      	ldr	r3, [r3, #12]
 8010e78:	685b      	ldr	r3, [r3, #4]
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	f7f9 fbcc 	bl	800a618 <lwip_htonl>
 8010e80:	4602      	mov	r2, r0
 8010e82:	887b      	ldrh	r3, [r7, #2]
 8010e84:	18d1      	adds	r1, r2, r3
 8010e86:	7eba      	ldrb	r2, [r7, #26]
 8010e88:	7bfb      	ldrb	r3, [r7, #15]
 8010e8a:	9300      	str	r3, [sp, #0]
 8010e8c:	460b      	mov	r3, r1
 8010e8e:	6939      	ldr	r1, [r7, #16]
 8010e90:	6878      	ldr	r0, [r7, #4]
 8010e92:	f7ff fa4b 	bl	801032c <tcp_create_segment>
 8010e96:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8010e98:	69fb      	ldr	r3, [r7, #28]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d063      	beq.n	8010f66 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8010e9e:	697b      	ldr	r3, [r7, #20]
 8010ea0:	685b      	ldr	r3, [r3, #4]
 8010ea2:	4618      	mov	r0, r3
 8010ea4:	f7fa fede 	bl	800bc64 <pbuf_clen>
 8010ea8:	4603      	mov	r3, r0
 8010eaa:	461a      	mov	r2, r3
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010eb2:	1a9b      	subs	r3, r3, r2
 8010eb4:	b29a      	uxth	r2, r3
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010ebc:	697b      	ldr	r3, [r7, #20]
 8010ebe:	6858      	ldr	r0, [r3, #4]
 8010ec0:	697b      	ldr	r3, [r7, #20]
 8010ec2:	685b      	ldr	r3, [r3, #4]
 8010ec4:	891a      	ldrh	r2, [r3, #8]
 8010ec6:	89bb      	ldrh	r3, [r7, #12]
 8010ec8:	1ad3      	subs	r3, r2, r3
 8010eca:	b29b      	uxth	r3, r3
 8010ecc:	4619      	mov	r1, r3
 8010ece:	f7fa fcbb 	bl	800b848 <pbuf_realloc>
  useg->len -= remainder;
 8010ed2:	697b      	ldr	r3, [r7, #20]
 8010ed4:	891a      	ldrh	r2, [r3, #8]
 8010ed6:	89bb      	ldrh	r3, [r7, #12]
 8010ed8:	1ad3      	subs	r3, r2, r3
 8010eda:	b29a      	uxth	r2, r3
 8010edc:	697b      	ldr	r3, [r7, #20]
 8010ede:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8010ee0:	697b      	ldr	r3, [r7, #20]
 8010ee2:	68db      	ldr	r3, [r3, #12]
 8010ee4:	899b      	ldrh	r3, [r3, #12]
 8010ee6:	b29c      	uxth	r4, r3
 8010ee8:	7efb      	ldrb	r3, [r7, #27]
 8010eea:	b29b      	uxth	r3, r3
 8010eec:	4618      	mov	r0, r3
 8010eee:	f7f9 fb7e 	bl	800a5ee <lwip_htons>
 8010ef2:	4603      	mov	r3, r0
 8010ef4:	461a      	mov	r2, r3
 8010ef6:	697b      	ldr	r3, [r7, #20]
 8010ef8:	68db      	ldr	r3, [r3, #12]
 8010efa:	4322      	orrs	r2, r4
 8010efc:	b292      	uxth	r2, r2
 8010efe:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8010f00:	697b      	ldr	r3, [r7, #20]
 8010f02:	685b      	ldr	r3, [r3, #4]
 8010f04:	4618      	mov	r0, r3
 8010f06:	f7fa fead 	bl	800bc64 <pbuf_clen>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	461a      	mov	r2, r3
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010f14:	4413      	add	r3, r2
 8010f16:	b29a      	uxth	r2, r3
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010f1e:	69fb      	ldr	r3, [r7, #28]
 8010f20:	685b      	ldr	r3, [r3, #4]
 8010f22:	4618      	mov	r0, r3
 8010f24:	f7fa fe9e 	bl	800bc64 <pbuf_clen>
 8010f28:	4603      	mov	r3, r0
 8010f2a:	461a      	mov	r2, r3
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010f32:	4413      	add	r3, r2
 8010f34:	b29a      	uxth	r2, r3
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8010f3c:	697b      	ldr	r3, [r7, #20]
 8010f3e:	681a      	ldr	r2, [r3, #0]
 8010f40:	69fb      	ldr	r3, [r7, #28]
 8010f42:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8010f44:	697b      	ldr	r3, [r7, #20]
 8010f46:	69fa      	ldr	r2, [r7, #28]
 8010f48:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8010f4a:	69fb      	ldr	r3, [r7, #28]
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d103      	bne.n	8010f5a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	2200      	movs	r2, #0
 8010f56:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	e016      	b.n	8010f8c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8010f5e:	bf00      	nop
 8010f60:	e002      	b.n	8010f68 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010f62:	bf00      	nop
 8010f64:	e000      	b.n	8010f68 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010f66:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8010f68:	69fb      	ldr	r3, [r7, #28]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d006      	beq.n	8010f7c <tcp_split_unsent_seg+0x25c>
 8010f6e:	4b09      	ldr	r3, [pc, #36]	; (8010f94 <tcp_split_unsent_seg+0x274>)
 8010f70:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8010f74:	490d      	ldr	r1, [pc, #52]	; (8010fac <tcp_split_unsent_seg+0x28c>)
 8010f76:	4809      	ldr	r0, [pc, #36]	; (8010f9c <tcp_split_unsent_seg+0x27c>)
 8010f78:	f003 fed8 	bl	8014d2c <iprintf>
  if (p != NULL) {
 8010f7c:	693b      	ldr	r3, [r7, #16]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d002      	beq.n	8010f88 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8010f82:	6938      	ldr	r0, [r7, #16]
 8010f84:	f7fa fde6 	bl	800bb54 <pbuf_free>
  }

  return ERR_MEM;
 8010f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010f8c:	4618      	mov	r0, r3
 8010f8e:	3724      	adds	r7, #36	; 0x24
 8010f90:	46bd      	mov	sp, r7
 8010f92:	bd90      	pop	{r4, r7, pc}
 8010f94:	08017614 	.word	0x08017614
 8010f98:	080179a8 	.word	0x080179a8
 8010f9c:	08017668 	.word	0x08017668
 8010fa0:	080179cc 	.word	0x080179cc
 8010fa4:	080179f0 	.word	0x080179f0
 8010fa8:	08017a00 	.word	0x08017a00
 8010fac:	08017a10 	.word	0x08017a10

08010fb0 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8010fb0:	b590      	push	{r4, r7, lr}
 8010fb2:	b085      	sub	sp, #20
 8010fb4:	af00      	add	r7, sp, #0
 8010fb6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d106      	bne.n	8010fcc <tcp_send_fin+0x1c>
 8010fbe:	4b21      	ldr	r3, [pc, #132]	; (8011044 <tcp_send_fin+0x94>)
 8010fc0:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8010fc4:	4920      	ldr	r1, [pc, #128]	; (8011048 <tcp_send_fin+0x98>)
 8010fc6:	4821      	ldr	r0, [pc, #132]	; (801104c <tcp_send_fin+0x9c>)
 8010fc8:	f003 feb0 	bl	8014d2c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d02e      	beq.n	8011032 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010fd8:	60fb      	str	r3, [r7, #12]
 8010fda:	e002      	b.n	8010fe2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d1f8      	bne.n	8010fdc <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	68db      	ldr	r3, [r3, #12]
 8010fee:	899b      	ldrh	r3, [r3, #12]
 8010ff0:	b29b      	uxth	r3, r3
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	f7f9 fafb 	bl	800a5ee <lwip_htons>
 8010ff8:	4603      	mov	r3, r0
 8010ffa:	b2db      	uxtb	r3, r3
 8010ffc:	f003 0307 	and.w	r3, r3, #7
 8011000:	2b00      	cmp	r3, #0
 8011002:	d116      	bne.n	8011032 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	68db      	ldr	r3, [r3, #12]
 8011008:	899b      	ldrh	r3, [r3, #12]
 801100a:	b29c      	uxth	r4, r3
 801100c:	2001      	movs	r0, #1
 801100e:	f7f9 faee 	bl	800a5ee <lwip_htons>
 8011012:	4603      	mov	r3, r0
 8011014:	461a      	mov	r2, r3
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	68db      	ldr	r3, [r3, #12]
 801101a:	4322      	orrs	r2, r4
 801101c:	b292      	uxth	r2, r2
 801101e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	8b5b      	ldrh	r3, [r3, #26]
 8011024:	f043 0320 	orr.w	r3, r3, #32
 8011028:	b29a      	uxth	r2, r3
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801102e:	2300      	movs	r3, #0
 8011030:	e004      	b.n	801103c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011032:	2101      	movs	r1, #1
 8011034:	6878      	ldr	r0, [r7, #4]
 8011036:	f000 f80b 	bl	8011050 <tcp_enqueue_flags>
 801103a:	4603      	mov	r3, r0
}
 801103c:	4618      	mov	r0, r3
 801103e:	3714      	adds	r7, #20
 8011040:	46bd      	mov	sp, r7
 8011042:	bd90      	pop	{r4, r7, pc}
 8011044:	08017614 	.word	0x08017614
 8011048:	08017a1c 	.word	0x08017a1c
 801104c:	08017668 	.word	0x08017668

08011050 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b08a      	sub	sp, #40	; 0x28
 8011054:	af02      	add	r7, sp, #8
 8011056:	6078      	str	r0, [r7, #4]
 8011058:	460b      	mov	r3, r1
 801105a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801105c:	2300      	movs	r3, #0
 801105e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011060:	2300      	movs	r3, #0
 8011062:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011064:	78fb      	ldrb	r3, [r7, #3]
 8011066:	f003 0303 	and.w	r3, r3, #3
 801106a:	2b00      	cmp	r3, #0
 801106c:	d106      	bne.n	801107c <tcp_enqueue_flags+0x2c>
 801106e:	4b67      	ldr	r3, [pc, #412]	; (801120c <tcp_enqueue_flags+0x1bc>)
 8011070:	f240 4211 	movw	r2, #1041	; 0x411
 8011074:	4966      	ldr	r1, [pc, #408]	; (8011210 <tcp_enqueue_flags+0x1c0>)
 8011076:	4867      	ldr	r0, [pc, #412]	; (8011214 <tcp_enqueue_flags+0x1c4>)
 8011078:	f003 fe58 	bl	8014d2c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d106      	bne.n	8011090 <tcp_enqueue_flags+0x40>
 8011082:	4b62      	ldr	r3, [pc, #392]	; (801120c <tcp_enqueue_flags+0x1bc>)
 8011084:	f240 4213 	movw	r2, #1043	; 0x413
 8011088:	4963      	ldr	r1, [pc, #396]	; (8011218 <tcp_enqueue_flags+0x1c8>)
 801108a:	4862      	ldr	r0, [pc, #392]	; (8011214 <tcp_enqueue_flags+0x1c4>)
 801108c:	f003 fe4e 	bl	8014d2c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8011090:	78fb      	ldrb	r3, [r7, #3]
 8011092:	f003 0302 	and.w	r3, r3, #2
 8011096:	2b00      	cmp	r3, #0
 8011098:	d001      	beq.n	801109e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801109a:	2301      	movs	r3, #1
 801109c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801109e:	7ffb      	ldrb	r3, [r7, #31]
 80110a0:	009b      	lsls	r3, r3, #2
 80110a2:	b2db      	uxtb	r3, r3
 80110a4:	f003 0304 	and.w	r3, r3, #4
 80110a8:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80110aa:	7dfb      	ldrb	r3, [r7, #23]
 80110ac:	b29b      	uxth	r3, r3
 80110ae:	f44f 7220 	mov.w	r2, #640	; 0x280
 80110b2:	4619      	mov	r1, r3
 80110b4:	2036      	movs	r0, #54	; 0x36
 80110b6:	f7fa fa69 	bl	800b58c <pbuf_alloc>
 80110ba:	6138      	str	r0, [r7, #16]
 80110bc:	693b      	ldr	r3, [r7, #16]
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d109      	bne.n	80110d6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	8b5b      	ldrh	r3, [r3, #26]
 80110c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80110ca:	b29a      	uxth	r2, r3
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80110d0:	f04f 33ff 	mov.w	r3, #4294967295
 80110d4:	e095      	b.n	8011202 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80110d6:	693b      	ldr	r3, [r7, #16]
 80110d8:	895a      	ldrh	r2, [r3, #10]
 80110da:	7dfb      	ldrb	r3, [r7, #23]
 80110dc:	b29b      	uxth	r3, r3
 80110de:	429a      	cmp	r2, r3
 80110e0:	d206      	bcs.n	80110f0 <tcp_enqueue_flags+0xa0>
 80110e2:	4b4a      	ldr	r3, [pc, #296]	; (801120c <tcp_enqueue_flags+0x1bc>)
 80110e4:	f240 4239 	movw	r2, #1081	; 0x439
 80110e8:	494c      	ldr	r1, [pc, #304]	; (801121c <tcp_enqueue_flags+0x1cc>)
 80110ea:	484a      	ldr	r0, [pc, #296]	; (8011214 <tcp_enqueue_flags+0x1c4>)
 80110ec:	f003 fe1e 	bl	8014d2c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80110f4:	78fa      	ldrb	r2, [r7, #3]
 80110f6:	7ffb      	ldrb	r3, [r7, #31]
 80110f8:	9300      	str	r3, [sp, #0]
 80110fa:	460b      	mov	r3, r1
 80110fc:	6939      	ldr	r1, [r7, #16]
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f7ff f914 	bl	801032c <tcp_create_segment>
 8011104:	60f8      	str	r0, [r7, #12]
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d109      	bne.n	8011120 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	8b5b      	ldrh	r3, [r3, #26]
 8011110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011114:	b29a      	uxth	r2, r3
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801111a:	f04f 33ff 	mov.w	r3, #4294967295
 801111e:	e070      	b.n	8011202 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	68db      	ldr	r3, [r3, #12]
 8011124:	f003 0303 	and.w	r3, r3, #3
 8011128:	2b00      	cmp	r3, #0
 801112a:	d006      	beq.n	801113a <tcp_enqueue_flags+0xea>
 801112c:	4b37      	ldr	r3, [pc, #220]	; (801120c <tcp_enqueue_flags+0x1bc>)
 801112e:	f240 4242 	movw	r2, #1090	; 0x442
 8011132:	493b      	ldr	r1, [pc, #236]	; (8011220 <tcp_enqueue_flags+0x1d0>)
 8011134:	4837      	ldr	r0, [pc, #220]	; (8011214 <tcp_enqueue_flags+0x1c4>)
 8011136:	f003 fdf9 	bl	8014d2c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	891b      	ldrh	r3, [r3, #8]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d006      	beq.n	8011150 <tcp_enqueue_flags+0x100>
 8011142:	4b32      	ldr	r3, [pc, #200]	; (801120c <tcp_enqueue_flags+0x1bc>)
 8011144:	f240 4243 	movw	r2, #1091	; 0x443
 8011148:	4936      	ldr	r1, [pc, #216]	; (8011224 <tcp_enqueue_flags+0x1d4>)
 801114a:	4832      	ldr	r0, [pc, #200]	; (8011214 <tcp_enqueue_flags+0x1c4>)
 801114c:	f003 fdee 	bl	8014d2c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011154:	2b00      	cmp	r3, #0
 8011156:	d103      	bne.n	8011160 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	68fa      	ldr	r2, [r7, #12]
 801115c:	66da      	str	r2, [r3, #108]	; 0x6c
 801115e:	e00d      	b.n	801117c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011164:	61bb      	str	r3, [r7, #24]
 8011166:	e002      	b.n	801116e <tcp_enqueue_flags+0x11e>
 8011168:	69bb      	ldr	r3, [r7, #24]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	61bb      	str	r3, [r7, #24]
 801116e:	69bb      	ldr	r3, [r7, #24]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	2b00      	cmp	r3, #0
 8011174:	d1f8      	bne.n	8011168 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8011176:	69bb      	ldr	r3, [r7, #24]
 8011178:	68fa      	ldr	r2, [r7, #12]
 801117a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	2200      	movs	r2, #0
 8011180:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8011184:	78fb      	ldrb	r3, [r7, #3]
 8011186:	f003 0302 	and.w	r3, r3, #2
 801118a:	2b00      	cmp	r3, #0
 801118c:	d104      	bne.n	8011198 <tcp_enqueue_flags+0x148>
 801118e:	78fb      	ldrb	r3, [r7, #3]
 8011190:	f003 0301 	and.w	r3, r3, #1
 8011194:	2b00      	cmp	r3, #0
 8011196:	d004      	beq.n	80111a2 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801119c:	1c5a      	adds	r2, r3, #1
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80111a2:	78fb      	ldrb	r3, [r7, #3]
 80111a4:	f003 0301 	and.w	r3, r3, #1
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d006      	beq.n	80111ba <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	8b5b      	ldrh	r3, [r3, #26]
 80111b0:	f043 0320 	orr.w	r3, r3, #32
 80111b4:	b29a      	uxth	r2, r3
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	685b      	ldr	r3, [r3, #4]
 80111be:	4618      	mov	r0, r3
 80111c0:	f7fa fd50 	bl	800bc64 <pbuf_clen>
 80111c4:	4603      	mov	r3, r0
 80111c6:	461a      	mov	r2, r3
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80111ce:	4413      	add	r3, r2
 80111d0:	b29a      	uxth	r2, r3
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d00e      	beq.n	8011200 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d10a      	bne.n	8011200 <tcp_enqueue_flags+0x1b0>
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d106      	bne.n	8011200 <tcp_enqueue_flags+0x1b0>
 80111f2:	4b06      	ldr	r3, [pc, #24]	; (801120c <tcp_enqueue_flags+0x1bc>)
 80111f4:	f240 4265 	movw	r2, #1125	; 0x465
 80111f8:	490b      	ldr	r1, [pc, #44]	; (8011228 <tcp_enqueue_flags+0x1d8>)
 80111fa:	4806      	ldr	r0, [pc, #24]	; (8011214 <tcp_enqueue_flags+0x1c4>)
 80111fc:	f003 fd96 	bl	8014d2c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8011200:	2300      	movs	r3, #0
}
 8011202:	4618      	mov	r0, r3
 8011204:	3720      	adds	r7, #32
 8011206:	46bd      	mov	sp, r7
 8011208:	bd80      	pop	{r7, pc}
 801120a:	bf00      	nop
 801120c:	08017614 	.word	0x08017614
 8011210:	08017a38 	.word	0x08017a38
 8011214:	08017668 	.word	0x08017668
 8011218:	08017a90 	.word	0x08017a90
 801121c:	08017ab0 	.word	0x08017ab0
 8011220:	08017aec 	.word	0x08017aec
 8011224:	08017b04 	.word	0x08017b04
 8011228:	08017b30 	.word	0x08017b30

0801122c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801122c:	b5b0      	push	{r4, r5, r7, lr}
 801122e:	b08a      	sub	sp, #40	; 0x28
 8011230:	af00      	add	r7, sp, #0
 8011232:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d106      	bne.n	8011248 <tcp_output+0x1c>
 801123a:	4b9e      	ldr	r3, [pc, #632]	; (80114b4 <tcp_output+0x288>)
 801123c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8011240:	499d      	ldr	r1, [pc, #628]	; (80114b8 <tcp_output+0x28c>)
 8011242:	489e      	ldr	r0, [pc, #632]	; (80114bc <tcp_output+0x290>)
 8011244:	f003 fd72 	bl	8014d2c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	7d1b      	ldrb	r3, [r3, #20]
 801124c:	2b01      	cmp	r3, #1
 801124e:	d106      	bne.n	801125e <tcp_output+0x32>
 8011250:	4b98      	ldr	r3, [pc, #608]	; (80114b4 <tcp_output+0x288>)
 8011252:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8011256:	499a      	ldr	r1, [pc, #616]	; (80114c0 <tcp_output+0x294>)
 8011258:	4898      	ldr	r0, [pc, #608]	; (80114bc <tcp_output+0x290>)
 801125a:	f003 fd67 	bl	8014d2c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801125e:	4b99      	ldr	r3, [pc, #612]	; (80114c4 <tcp_output+0x298>)
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	687a      	ldr	r2, [r7, #4]
 8011264:	429a      	cmp	r2, r3
 8011266:	d101      	bne.n	801126c <tcp_output+0x40>
    return ERR_OK;
 8011268:	2300      	movs	r3, #0
 801126a:	e1ce      	b.n	801160a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011278:	4293      	cmp	r3, r2
 801127a:	bf28      	it	cs
 801127c:	4613      	movcs	r3, r2
 801127e:	b29b      	uxth	r3, r3
 8011280:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011286:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8011288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801128a:	2b00      	cmp	r3, #0
 801128c:	d10b      	bne.n	80112a6 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	8b5b      	ldrh	r3, [r3, #26]
 8011292:	f003 0302 	and.w	r3, r3, #2
 8011296:	2b00      	cmp	r3, #0
 8011298:	f000 81aa 	beq.w	80115f0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801129c:	6878      	ldr	r0, [r7, #4]
 801129e:	f000 fdc9 	bl	8011e34 <tcp_send_empty_ack>
 80112a2:	4603      	mov	r3, r0
 80112a4:	e1b1      	b.n	801160a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80112a6:	6879      	ldr	r1, [r7, #4]
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	3304      	adds	r3, #4
 80112ac:	461a      	mov	r2, r3
 80112ae:	6878      	ldr	r0, [r7, #4]
 80112b0:	f7ff f820 	bl	80102f4 <tcp_route>
 80112b4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80112b6:	697b      	ldr	r3, [r7, #20]
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d102      	bne.n	80112c2 <tcp_output+0x96>
    return ERR_RTE;
 80112bc:	f06f 0303 	mvn.w	r3, #3
 80112c0:	e1a3      	b.n	801160a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d003      	beq.n	80112d0 <tcp_output+0xa4>
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d111      	bne.n	80112f4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80112d0:	697b      	ldr	r3, [r7, #20]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d002      	beq.n	80112dc <tcp_output+0xb0>
 80112d6:	697b      	ldr	r3, [r7, #20]
 80112d8:	3304      	adds	r3, #4
 80112da:	e000      	b.n	80112de <tcp_output+0xb2>
 80112dc:	2300      	movs	r3, #0
 80112de:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80112e0:	693b      	ldr	r3, [r7, #16]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d102      	bne.n	80112ec <tcp_output+0xc0>
      return ERR_RTE;
 80112e6:	f06f 0303 	mvn.w	r3, #3
 80112ea:	e18e      	b.n	801160a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80112ec:	693b      	ldr	r3, [r7, #16]
 80112ee:	681a      	ldr	r2, [r3, #0]
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80112f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112f6:	68db      	ldr	r3, [r3, #12]
 80112f8:	685b      	ldr	r3, [r3, #4]
 80112fa:	4618      	mov	r0, r3
 80112fc:	f7f9 f98c 	bl	800a618 <lwip_htonl>
 8011300:	4602      	mov	r2, r0
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011306:	1ad3      	subs	r3, r2, r3
 8011308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801130a:	8912      	ldrh	r2, [r2, #8]
 801130c:	4413      	add	r3, r2
 801130e:	69ba      	ldr	r2, [r7, #24]
 8011310:	429a      	cmp	r2, r3
 8011312:	d227      	bcs.n	8011364 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801131a:	461a      	mov	r2, r3
 801131c:	69bb      	ldr	r3, [r7, #24]
 801131e:	4293      	cmp	r3, r2
 8011320:	d114      	bne.n	801134c <tcp_output+0x120>
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011326:	2b00      	cmp	r3, #0
 8011328:	d110      	bne.n	801134c <tcp_output+0x120>
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011330:	2b00      	cmp	r3, #0
 8011332:	d10b      	bne.n	801134c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2200      	movs	r2, #0
 8011338:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	2201      	movs	r2, #1
 8011340:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	2200      	movs	r2, #0
 8011348:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	8b5b      	ldrh	r3, [r3, #26]
 8011350:	f003 0302 	and.w	r3, r3, #2
 8011354:	2b00      	cmp	r3, #0
 8011356:	f000 814d 	beq.w	80115f4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801135a:	6878      	ldr	r0, [r7, #4]
 801135c:	f000 fd6a 	bl	8011e34 <tcp_send_empty_ack>
 8011360:	4603      	mov	r3, r0
 8011362:	e152      	b.n	801160a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	2200      	movs	r2, #0
 8011368:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011370:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8011372:	6a3b      	ldr	r3, [r7, #32]
 8011374:	2b00      	cmp	r3, #0
 8011376:	f000 811c 	beq.w	80115b2 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801137a:	e002      	b.n	8011382 <tcp_output+0x156>
 801137c:	6a3b      	ldr	r3, [r7, #32]
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	623b      	str	r3, [r7, #32]
 8011382:	6a3b      	ldr	r3, [r7, #32]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d1f8      	bne.n	801137c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801138a:	e112      	b.n	80115b2 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801138c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801138e:	68db      	ldr	r3, [r3, #12]
 8011390:	899b      	ldrh	r3, [r3, #12]
 8011392:	b29b      	uxth	r3, r3
 8011394:	4618      	mov	r0, r3
 8011396:	f7f9 f92a 	bl	800a5ee <lwip_htons>
 801139a:	4603      	mov	r3, r0
 801139c:	b2db      	uxtb	r3, r3
 801139e:	f003 0304 	and.w	r3, r3, #4
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d006      	beq.n	80113b4 <tcp_output+0x188>
 80113a6:	4b43      	ldr	r3, [pc, #268]	; (80114b4 <tcp_output+0x288>)
 80113a8:	f240 5236 	movw	r2, #1334	; 0x536
 80113ac:	4946      	ldr	r1, [pc, #280]	; (80114c8 <tcp_output+0x29c>)
 80113ae:	4843      	ldr	r0, [pc, #268]	; (80114bc <tcp_output+0x290>)
 80113b0:	f003 fcbc 	bl	8014d2c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d020      	beq.n	80113fe <tcp_output+0x1d2>
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	8b5b      	ldrh	r3, [r3, #26]
 80113c0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d11a      	bne.n	80113fe <tcp_output+0x1d2>
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d00b      	beq.n	80113e8 <tcp_output+0x1bc>
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d111      	bne.n	80113fe <tcp_output+0x1d2>
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80113de:	891a      	ldrh	r2, [r3, #8]
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80113e4:	429a      	cmp	r2, r3
 80113e6:	d20a      	bcs.n	80113fe <tcp_output+0x1d2>
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d005      	beq.n	80113fe <tcp_output+0x1d2>
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80113f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80113fc:	d301      	bcc.n	8011402 <tcp_output+0x1d6>
 80113fe:	2301      	movs	r3, #1
 8011400:	e000      	b.n	8011404 <tcp_output+0x1d8>
 8011402:	2300      	movs	r3, #0
 8011404:	2b00      	cmp	r3, #0
 8011406:	d106      	bne.n	8011416 <tcp_output+0x1ea>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	8b5b      	ldrh	r3, [r3, #26]
 801140c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011410:	2b00      	cmp	r3, #0
 8011412:	f000 80e3 	beq.w	80115dc <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	7d1b      	ldrb	r3, [r3, #20]
 801141a:	2b02      	cmp	r3, #2
 801141c:	d00d      	beq.n	801143a <tcp_output+0x20e>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801141e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011420:	68db      	ldr	r3, [r3, #12]
 8011422:	899b      	ldrh	r3, [r3, #12]
 8011424:	b29c      	uxth	r4, r3
 8011426:	2010      	movs	r0, #16
 8011428:	f7f9 f8e1 	bl	800a5ee <lwip_htons>
 801142c:	4603      	mov	r3, r0
 801142e:	461a      	mov	r2, r3
 8011430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011432:	68db      	ldr	r3, [r3, #12]
 8011434:	4322      	orrs	r2, r4
 8011436:	b292      	uxth	r2, r2
 8011438:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801143a:	697a      	ldr	r2, [r7, #20]
 801143c:	6879      	ldr	r1, [r7, #4]
 801143e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011440:	f000 f908 	bl	8011654 <tcp_output_segment>
 8011444:	4603      	mov	r3, r0
 8011446:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011448:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d009      	beq.n	8011464 <tcp_output+0x238>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	8b5b      	ldrh	r3, [r3, #26]
 8011454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011458:	b29a      	uxth	r2, r3
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	835a      	strh	r2, [r3, #26]
      return err;
 801145e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011462:	e0d2      	b.n	801160a <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8011464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011466:	681a      	ldr	r2, [r3, #0]
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	7d1b      	ldrb	r3, [r3, #20]
 8011470:	2b02      	cmp	r3, #2
 8011472:	d006      	beq.n	8011482 <tcp_output+0x256>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	8b5b      	ldrh	r3, [r3, #26]
 8011478:	f023 0303 	bic.w	r3, r3, #3
 801147c:	b29a      	uxth	r2, r3
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011484:	68db      	ldr	r3, [r3, #12]
 8011486:	685b      	ldr	r3, [r3, #4]
 8011488:	4618      	mov	r0, r3
 801148a:	f7f9 f8c5 	bl	800a618 <lwip_htonl>
 801148e:	4604      	mov	r4, r0
 8011490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011492:	891b      	ldrh	r3, [r3, #8]
 8011494:	461d      	mov	r5, r3
 8011496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011498:	68db      	ldr	r3, [r3, #12]
 801149a:	899b      	ldrh	r3, [r3, #12]
 801149c:	b29b      	uxth	r3, r3
 801149e:	4618      	mov	r0, r3
 80114a0:	f7f9 f8a5 	bl	800a5ee <lwip_htons>
 80114a4:	4603      	mov	r3, r0
 80114a6:	b2db      	uxtb	r3, r3
 80114a8:	f003 0303 	and.w	r3, r3, #3
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d00d      	beq.n	80114cc <tcp_output+0x2a0>
 80114b0:	2301      	movs	r3, #1
 80114b2:	e00c      	b.n	80114ce <tcp_output+0x2a2>
 80114b4:	08017614 	.word	0x08017614
 80114b8:	08017b58 	.word	0x08017b58
 80114bc:	08017668 	.word	0x08017668
 80114c0:	08017b70 	.word	0x08017b70
 80114c4:	20019c88 	.word	0x20019c88
 80114c8:	08017b98 	.word	0x08017b98
 80114cc:	2300      	movs	r3, #0
 80114ce:	442b      	add	r3, r5
 80114d0:	4423      	add	r3, r4
 80114d2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80114d8:	68bb      	ldr	r3, [r7, #8]
 80114da:	1ad3      	subs	r3, r2, r3
 80114dc:	2b00      	cmp	r3, #0
 80114de:	da02      	bge.n	80114e6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	68ba      	ldr	r2, [r7, #8]
 80114e4:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80114e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114e8:	891b      	ldrh	r3, [r3, #8]
 80114ea:	461c      	mov	r4, r3
 80114ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ee:	68db      	ldr	r3, [r3, #12]
 80114f0:	899b      	ldrh	r3, [r3, #12]
 80114f2:	b29b      	uxth	r3, r3
 80114f4:	4618      	mov	r0, r3
 80114f6:	f7f9 f87a 	bl	800a5ee <lwip_htons>
 80114fa:	4603      	mov	r3, r0
 80114fc:	b2db      	uxtb	r3, r3
 80114fe:	f003 0303 	and.w	r3, r3, #3
 8011502:	2b00      	cmp	r3, #0
 8011504:	d001      	beq.n	801150a <tcp_output+0x2de>
 8011506:	2301      	movs	r3, #1
 8011508:	e000      	b.n	801150c <tcp_output+0x2e0>
 801150a:	2300      	movs	r3, #0
 801150c:	4423      	add	r3, r4
 801150e:	2b00      	cmp	r3, #0
 8011510:	d049      	beq.n	80115a6 <tcp_output+0x37a>
      seg->next = NULL;
 8011512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011514:	2200      	movs	r2, #0
 8011516:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801151c:	2b00      	cmp	r3, #0
 801151e:	d105      	bne.n	801152c <tcp_output+0x300>
        pcb->unacked = seg;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011524:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8011526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011528:	623b      	str	r3, [r7, #32]
 801152a:	e03f      	b.n	80115ac <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801152c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801152e:	68db      	ldr	r3, [r3, #12]
 8011530:	685b      	ldr	r3, [r3, #4]
 8011532:	4618      	mov	r0, r3
 8011534:	f7f9 f870 	bl	800a618 <lwip_htonl>
 8011538:	4604      	mov	r4, r0
 801153a:	6a3b      	ldr	r3, [r7, #32]
 801153c:	68db      	ldr	r3, [r3, #12]
 801153e:	685b      	ldr	r3, [r3, #4]
 8011540:	4618      	mov	r0, r3
 8011542:	f7f9 f869 	bl	800a618 <lwip_htonl>
 8011546:	4603      	mov	r3, r0
 8011548:	1ae3      	subs	r3, r4, r3
 801154a:	2b00      	cmp	r3, #0
 801154c:	da24      	bge.n	8011598 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	3370      	adds	r3, #112	; 0x70
 8011552:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011554:	e002      	b.n	801155c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8011556:	69fb      	ldr	r3, [r7, #28]
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801155c:	69fb      	ldr	r3, [r7, #28]
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	2b00      	cmp	r3, #0
 8011562:	d011      	beq.n	8011588 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011564:	69fb      	ldr	r3, [r7, #28]
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	68db      	ldr	r3, [r3, #12]
 801156a:	685b      	ldr	r3, [r3, #4]
 801156c:	4618      	mov	r0, r3
 801156e:	f7f9 f853 	bl	800a618 <lwip_htonl>
 8011572:	4604      	mov	r4, r0
 8011574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011576:	68db      	ldr	r3, [r3, #12]
 8011578:	685b      	ldr	r3, [r3, #4]
 801157a:	4618      	mov	r0, r3
 801157c:	f7f9 f84c 	bl	800a618 <lwip_htonl>
 8011580:	4603      	mov	r3, r0
 8011582:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8011584:	2b00      	cmp	r3, #0
 8011586:	dbe6      	blt.n	8011556 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8011588:	69fb      	ldr	r3, [r7, #28]
 801158a:	681a      	ldr	r2, [r3, #0]
 801158c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801158e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8011590:	69fb      	ldr	r3, [r7, #28]
 8011592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011594:	601a      	str	r2, [r3, #0]
 8011596:	e009      	b.n	80115ac <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8011598:	6a3b      	ldr	r3, [r7, #32]
 801159a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801159c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801159e:	6a3b      	ldr	r3, [r7, #32]
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	623b      	str	r3, [r7, #32]
 80115a4:	e002      	b.n	80115ac <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80115a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80115a8:	f7fb ff37 	bl	800d41a <tcp_seg_free>
    }
    seg = pcb->unsent;
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80115b0:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80115b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d012      	beq.n	80115de <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80115b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115ba:	68db      	ldr	r3, [r3, #12]
 80115bc:	685b      	ldr	r3, [r3, #4]
 80115be:	4618      	mov	r0, r3
 80115c0:	f7f9 f82a 	bl	800a618 <lwip_htonl>
 80115c4:	4602      	mov	r2, r0
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80115ca:	1ad3      	subs	r3, r2, r3
 80115cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80115ce:	8912      	ldrh	r2, [r2, #8]
 80115d0:	4413      	add	r3, r2
  while (seg != NULL &&
 80115d2:	69ba      	ldr	r2, [r7, #24]
 80115d4:	429a      	cmp	r2, r3
 80115d6:	f4bf aed9 	bcs.w	801138c <tcp_output+0x160>
 80115da:	e000      	b.n	80115de <tcp_output+0x3b2>
      break;
 80115dc:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d108      	bne.n	80115f8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	2200      	movs	r2, #0
 80115ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80115ee:	e004      	b.n	80115fa <tcp_output+0x3ce>
    goto output_done;
 80115f0:	bf00      	nop
 80115f2:	e002      	b.n	80115fa <tcp_output+0x3ce>
    goto output_done;
 80115f4:	bf00      	nop
 80115f6:	e000      	b.n	80115fa <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80115f8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	8b5b      	ldrh	r3, [r3, #26]
 80115fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011602:	b29a      	uxth	r2, r3
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8011608:	2300      	movs	r3, #0
}
 801160a:	4618      	mov	r0, r3
 801160c:	3728      	adds	r7, #40	; 0x28
 801160e:	46bd      	mov	sp, r7
 8011610:	bdb0      	pop	{r4, r5, r7, pc}
 8011612:	bf00      	nop

08011614 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8011614:	b580      	push	{r7, lr}
 8011616:	b082      	sub	sp, #8
 8011618:	af00      	add	r7, sp, #0
 801161a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d106      	bne.n	8011630 <tcp_output_segment_busy+0x1c>
 8011622:	4b09      	ldr	r3, [pc, #36]	; (8011648 <tcp_output_segment_busy+0x34>)
 8011624:	f240 529a 	movw	r2, #1434	; 0x59a
 8011628:	4908      	ldr	r1, [pc, #32]	; (801164c <tcp_output_segment_busy+0x38>)
 801162a:	4809      	ldr	r0, [pc, #36]	; (8011650 <tcp_output_segment_busy+0x3c>)
 801162c:	f003 fb7e 	bl	8014d2c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	685b      	ldr	r3, [r3, #4]
 8011634:	7b9b      	ldrb	r3, [r3, #14]
 8011636:	2b01      	cmp	r3, #1
 8011638:	d001      	beq.n	801163e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801163a:	2301      	movs	r3, #1
 801163c:	e000      	b.n	8011640 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801163e:	2300      	movs	r3, #0
}
 8011640:	4618      	mov	r0, r3
 8011642:	3708      	adds	r7, #8
 8011644:	46bd      	mov	sp, r7
 8011646:	bd80      	pop	{r7, pc}
 8011648:	08017614 	.word	0x08017614
 801164c:	08017bb0 	.word	0x08017bb0
 8011650:	08017668 	.word	0x08017668

08011654 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8011654:	b5b0      	push	{r4, r5, r7, lr}
 8011656:	b08c      	sub	sp, #48	; 0x30
 8011658:	af04      	add	r7, sp, #16
 801165a:	60f8      	str	r0, [r7, #12]
 801165c:	60b9      	str	r1, [r7, #8]
 801165e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d106      	bne.n	8011674 <tcp_output_segment+0x20>
 8011666:	4b63      	ldr	r3, [pc, #396]	; (80117f4 <tcp_output_segment+0x1a0>)
 8011668:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801166c:	4962      	ldr	r1, [pc, #392]	; (80117f8 <tcp_output_segment+0x1a4>)
 801166e:	4863      	ldr	r0, [pc, #396]	; (80117fc <tcp_output_segment+0x1a8>)
 8011670:	f003 fb5c 	bl	8014d2c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8011674:	68bb      	ldr	r3, [r7, #8]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d106      	bne.n	8011688 <tcp_output_segment+0x34>
 801167a:	4b5e      	ldr	r3, [pc, #376]	; (80117f4 <tcp_output_segment+0x1a0>)
 801167c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8011680:	495f      	ldr	r1, [pc, #380]	; (8011800 <tcp_output_segment+0x1ac>)
 8011682:	485e      	ldr	r0, [pc, #376]	; (80117fc <tcp_output_segment+0x1a8>)
 8011684:	f003 fb52 	bl	8014d2c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d106      	bne.n	801169c <tcp_output_segment+0x48>
 801168e:	4b59      	ldr	r3, [pc, #356]	; (80117f4 <tcp_output_segment+0x1a0>)
 8011690:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8011694:	495b      	ldr	r1, [pc, #364]	; (8011804 <tcp_output_segment+0x1b0>)
 8011696:	4859      	ldr	r0, [pc, #356]	; (80117fc <tcp_output_segment+0x1a8>)
 8011698:	f003 fb48 	bl	8014d2c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801169c:	68f8      	ldr	r0, [r7, #12]
 801169e:	f7ff ffb9 	bl	8011614 <tcp_output_segment_busy>
 80116a2:	4603      	mov	r3, r0
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d001      	beq.n	80116ac <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80116a8:	2300      	movs	r3, #0
 80116aa:	e09f      	b.n	80117ec <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80116ac:	68bb      	ldr	r3, [r7, #8]
 80116ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	68dc      	ldr	r4, [r3, #12]
 80116b4:	4610      	mov	r0, r2
 80116b6:	f7f8 ffaf 	bl	800a618 <lwip_htonl>
 80116ba:	4603      	mov	r3, r0
 80116bc:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	68dc      	ldr	r4, [r3, #12]
 80116c6:	4610      	mov	r0, r2
 80116c8:	f7f8 ff91 	bl	800a5ee <lwip_htons>
 80116cc:	4603      	mov	r3, r0
 80116ce:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80116d0:	68bb      	ldr	r3, [r7, #8]
 80116d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80116d4:	68ba      	ldr	r2, [r7, #8]
 80116d6:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80116d8:	441a      	add	r2, r3
 80116da:	68bb      	ldr	r3, [r7, #8]
 80116dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	68db      	ldr	r3, [r3, #12]
 80116e2:	3314      	adds	r3, #20
 80116e4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	7a9b      	ldrb	r3, [r3, #10]
 80116ea:	f003 0301 	and.w	r3, r3, #1
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d015      	beq.n	801171e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80116f2:	68bb      	ldr	r3, [r7, #8]
 80116f4:	3304      	adds	r3, #4
 80116f6:	461a      	mov	r2, r3
 80116f8:	6879      	ldr	r1, [r7, #4]
 80116fa:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80116fe:	f7fc fa33 	bl	800db68 <tcp_eff_send_mss_netif>
 8011702:	4603      	mov	r3, r0
 8011704:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8011706:	8b7b      	ldrh	r3, [r7, #26]
 8011708:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801170c:	4618      	mov	r0, r3
 801170e:	f7f8 ff83 	bl	800a618 <lwip_htonl>
 8011712:	4602      	mov	r2, r0
 8011714:	69fb      	ldr	r3, [r7, #28]
 8011716:	601a      	str	r2, [r3, #0]
    opts += 1;
 8011718:	69fb      	ldr	r3, [r7, #28]
 801171a:	3304      	adds	r3, #4
 801171c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801171e:	68bb      	ldr	r3, [r7, #8]
 8011720:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011724:	2b00      	cmp	r3, #0
 8011726:	da02      	bge.n	801172e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8011728:	68bb      	ldr	r3, [r7, #8]
 801172a:	2200      	movs	r2, #0
 801172c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801172e:	68bb      	ldr	r3, [r7, #8]
 8011730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011732:	2b00      	cmp	r3, #0
 8011734:	d10c      	bne.n	8011750 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8011736:	4b34      	ldr	r3, [pc, #208]	; (8011808 <tcp_output_segment+0x1b4>)
 8011738:	681a      	ldr	r2, [r3, #0]
 801173a:	68bb      	ldr	r3, [r7, #8]
 801173c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	68db      	ldr	r3, [r3, #12]
 8011742:	685b      	ldr	r3, [r3, #4]
 8011744:	4618      	mov	r0, r3
 8011746:	f7f8 ff67 	bl	800a618 <lwip_htonl>
 801174a:	4602      	mov	r2, r0
 801174c:	68bb      	ldr	r3, [r7, #8]
 801174e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	68da      	ldr	r2, [r3, #12]
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	685b      	ldr	r3, [r3, #4]
 8011758:	685b      	ldr	r3, [r3, #4]
 801175a:	1ad3      	subs	r3, r2, r3
 801175c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	685b      	ldr	r3, [r3, #4]
 8011762:	8959      	ldrh	r1, [r3, #10]
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	685b      	ldr	r3, [r3, #4]
 8011768:	8b3a      	ldrh	r2, [r7, #24]
 801176a:	1a8a      	subs	r2, r1, r2
 801176c:	b292      	uxth	r2, r2
 801176e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	685b      	ldr	r3, [r3, #4]
 8011774:	8919      	ldrh	r1, [r3, #8]
 8011776:	68fb      	ldr	r3, [r7, #12]
 8011778:	685b      	ldr	r3, [r3, #4]
 801177a:	8b3a      	ldrh	r2, [r7, #24]
 801177c:	1a8a      	subs	r2, r1, r2
 801177e:	b292      	uxth	r2, r2
 8011780:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	685b      	ldr	r3, [r3, #4]
 8011786:	68fa      	ldr	r2, [r7, #12]
 8011788:	68d2      	ldr	r2, [r2, #12]
 801178a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	68db      	ldr	r3, [r3, #12]
 8011790:	2200      	movs	r2, #0
 8011792:	741a      	strb	r2, [r3, #16]
 8011794:	2200      	movs	r2, #0
 8011796:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	68db      	ldr	r3, [r3, #12]
 801179c:	f103 0214 	add.w	r2, r3, #20
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	7a9b      	ldrb	r3, [r3, #10]
 80117a4:	009b      	lsls	r3, r3, #2
 80117a6:	f003 0304 	and.w	r3, r3, #4
 80117aa:	4413      	add	r3, r2
 80117ac:	69fa      	ldr	r2, [r7, #28]
 80117ae:	429a      	cmp	r2, r3
 80117b0:	d006      	beq.n	80117c0 <tcp_output_segment+0x16c>
 80117b2:	4b10      	ldr	r3, [pc, #64]	; (80117f4 <tcp_output_segment+0x1a0>)
 80117b4:	f240 621c 	movw	r2, #1564	; 0x61c
 80117b8:	4914      	ldr	r1, [pc, #80]	; (801180c <tcp_output_segment+0x1b8>)
 80117ba:	4810      	ldr	r0, [pc, #64]	; (80117fc <tcp_output_segment+0x1a8>)
 80117bc:	f003 fab6 	bl	8014d2c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	6858      	ldr	r0, [r3, #4]
 80117c4:	68b9      	ldr	r1, [r7, #8]
 80117c6:	68bb      	ldr	r3, [r7, #8]
 80117c8:	1d1c      	adds	r4, r3, #4
 80117ca:	68bb      	ldr	r3, [r7, #8]
 80117cc:	7add      	ldrb	r5, [r3, #11]
 80117ce:	68bb      	ldr	r3, [r7, #8]
 80117d0:	7a9b      	ldrb	r3, [r3, #10]
 80117d2:	687a      	ldr	r2, [r7, #4]
 80117d4:	9202      	str	r2, [sp, #8]
 80117d6:	2206      	movs	r2, #6
 80117d8:	9201      	str	r2, [sp, #4]
 80117da:	9300      	str	r3, [sp, #0]
 80117dc:	462b      	mov	r3, r5
 80117de:	4622      	mov	r2, r4
 80117e0:	f002 fa34 	bl	8013c4c <ip4_output_if>
 80117e4:	4603      	mov	r3, r0
 80117e6:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80117e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80117ec:	4618      	mov	r0, r3
 80117ee:	3720      	adds	r7, #32
 80117f0:	46bd      	mov	sp, r7
 80117f2:	bdb0      	pop	{r4, r5, r7, pc}
 80117f4:	08017614 	.word	0x08017614
 80117f8:	08017bd8 	.word	0x08017bd8
 80117fc:	08017668 	.word	0x08017668
 8011800:	08017bf8 	.word	0x08017bf8
 8011804:	08017c18 	.word	0x08017c18
 8011808:	20019c78 	.word	0x20019c78
 801180c:	08017c3c 	.word	0x08017c3c

08011810 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8011810:	b5b0      	push	{r4, r5, r7, lr}
 8011812:	b084      	sub	sp, #16
 8011814:	af00      	add	r7, sp, #0
 8011816:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d106      	bne.n	801182c <tcp_rexmit_rto_prepare+0x1c>
 801181e:	4b31      	ldr	r3, [pc, #196]	; (80118e4 <tcp_rexmit_rto_prepare+0xd4>)
 8011820:	f240 6263 	movw	r2, #1635	; 0x663
 8011824:	4930      	ldr	r1, [pc, #192]	; (80118e8 <tcp_rexmit_rto_prepare+0xd8>)
 8011826:	4831      	ldr	r0, [pc, #196]	; (80118ec <tcp_rexmit_rto_prepare+0xdc>)
 8011828:	f003 fa80 	bl	8014d2c <iprintf>

  if (pcb->unacked == NULL) {
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011830:	2b00      	cmp	r3, #0
 8011832:	d102      	bne.n	801183a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8011834:	f06f 0305 	mvn.w	r3, #5
 8011838:	e050      	b.n	80118dc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801183e:	60fb      	str	r3, [r7, #12]
 8011840:	e00b      	b.n	801185a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8011842:	68f8      	ldr	r0, [r7, #12]
 8011844:	f7ff fee6 	bl	8011614 <tcp_output_segment_busy>
 8011848:	4603      	mov	r3, r0
 801184a:	2b00      	cmp	r3, #0
 801184c:	d002      	beq.n	8011854 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801184e:	f06f 0305 	mvn.w	r3, #5
 8011852:	e043      	b.n	80118dc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	60fb      	str	r3, [r7, #12]
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d1ef      	bne.n	8011842 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8011862:	68f8      	ldr	r0, [r7, #12]
 8011864:	f7ff fed6 	bl	8011614 <tcp_output_segment_busy>
 8011868:	4603      	mov	r3, r0
 801186a:	2b00      	cmp	r3, #0
 801186c:	d002      	beq.n	8011874 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801186e:	f06f 0305 	mvn.w	r3, #5
 8011872:	e033      	b.n	80118dc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	2200      	movs	r2, #0
 8011888:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	8b5b      	ldrh	r3, [r3, #26]
 801188e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011892:	b29a      	uxth	r2, r3
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	68db      	ldr	r3, [r3, #12]
 801189c:	685b      	ldr	r3, [r3, #4]
 801189e:	4618      	mov	r0, r3
 80118a0:	f7f8 feba 	bl	800a618 <lwip_htonl>
 80118a4:	4604      	mov	r4, r0
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	891b      	ldrh	r3, [r3, #8]
 80118aa:	461d      	mov	r5, r3
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	68db      	ldr	r3, [r3, #12]
 80118b0:	899b      	ldrh	r3, [r3, #12]
 80118b2:	b29b      	uxth	r3, r3
 80118b4:	4618      	mov	r0, r3
 80118b6:	f7f8 fe9a 	bl	800a5ee <lwip_htons>
 80118ba:	4603      	mov	r3, r0
 80118bc:	b2db      	uxtb	r3, r3
 80118be:	f003 0303 	and.w	r3, r3, #3
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d001      	beq.n	80118ca <tcp_rexmit_rto_prepare+0xba>
 80118c6:	2301      	movs	r3, #1
 80118c8:	e000      	b.n	80118cc <tcp_rexmit_rto_prepare+0xbc>
 80118ca:	2300      	movs	r3, #0
 80118cc:	442b      	add	r3, r5
 80118ce:	18e2      	adds	r2, r4, r3
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	2200      	movs	r2, #0
 80118d8:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80118da:	2300      	movs	r3, #0
}
 80118dc:	4618      	mov	r0, r3
 80118de:	3710      	adds	r7, #16
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bdb0      	pop	{r4, r5, r7, pc}
 80118e4:	08017614 	.word	0x08017614
 80118e8:	08017c50 	.word	0x08017c50
 80118ec:	08017668 	.word	0x08017668

080118f0 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80118f0:	b580      	push	{r7, lr}
 80118f2:	b082      	sub	sp, #8
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d106      	bne.n	801190c <tcp_rexmit_rto_commit+0x1c>
 80118fe:	4b0d      	ldr	r3, [pc, #52]	; (8011934 <tcp_rexmit_rto_commit+0x44>)
 8011900:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011904:	490c      	ldr	r1, [pc, #48]	; (8011938 <tcp_rexmit_rto_commit+0x48>)
 8011906:	480d      	ldr	r0, [pc, #52]	; (801193c <tcp_rexmit_rto_commit+0x4c>)
 8011908:	f003 fa10 	bl	8014d2c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011912:	2bff      	cmp	r3, #255	; 0xff
 8011914:	d007      	beq.n	8011926 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801191c:	3301      	adds	r3, #1
 801191e:	b2da      	uxtb	r2, r3
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8011926:	6878      	ldr	r0, [r7, #4]
 8011928:	f7ff fc80 	bl	801122c <tcp_output>
}
 801192c:	bf00      	nop
 801192e:	3708      	adds	r7, #8
 8011930:	46bd      	mov	sp, r7
 8011932:	bd80      	pop	{r7, pc}
 8011934:	08017614 	.word	0x08017614
 8011938:	08017c74 	.word	0x08017c74
 801193c:	08017668 	.word	0x08017668

08011940 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b082      	sub	sp, #8
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d106      	bne.n	801195c <tcp_rexmit_rto+0x1c>
 801194e:	4b0a      	ldr	r3, [pc, #40]	; (8011978 <tcp_rexmit_rto+0x38>)
 8011950:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8011954:	4909      	ldr	r1, [pc, #36]	; (801197c <tcp_rexmit_rto+0x3c>)
 8011956:	480a      	ldr	r0, [pc, #40]	; (8011980 <tcp_rexmit_rto+0x40>)
 8011958:	f003 f9e8 	bl	8014d2c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801195c:	6878      	ldr	r0, [r7, #4]
 801195e:	f7ff ff57 	bl	8011810 <tcp_rexmit_rto_prepare>
 8011962:	4603      	mov	r3, r0
 8011964:	2b00      	cmp	r3, #0
 8011966:	d102      	bne.n	801196e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8011968:	6878      	ldr	r0, [r7, #4]
 801196a:	f7ff ffc1 	bl	80118f0 <tcp_rexmit_rto_commit>
  }
}
 801196e:	bf00      	nop
 8011970:	3708      	adds	r7, #8
 8011972:	46bd      	mov	sp, r7
 8011974:	bd80      	pop	{r7, pc}
 8011976:	bf00      	nop
 8011978:	08017614 	.word	0x08017614
 801197c:	08017c98 	.word	0x08017c98
 8011980:	08017668 	.word	0x08017668

08011984 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8011984:	b590      	push	{r4, r7, lr}
 8011986:	b085      	sub	sp, #20
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d106      	bne.n	80119a0 <tcp_rexmit+0x1c>
 8011992:	4b2f      	ldr	r3, [pc, #188]	; (8011a50 <tcp_rexmit+0xcc>)
 8011994:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8011998:	492e      	ldr	r1, [pc, #184]	; (8011a54 <tcp_rexmit+0xd0>)
 801199a:	482f      	ldr	r0, [pc, #188]	; (8011a58 <tcp_rexmit+0xd4>)
 801199c:	f003 f9c6 	bl	8014d2c <iprintf>

  if (pcb->unacked == NULL) {
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d102      	bne.n	80119ae <tcp_rexmit+0x2a>
    return ERR_VAL;
 80119a8:	f06f 0305 	mvn.w	r3, #5
 80119ac:	e04c      	b.n	8011a48 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119b2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80119b4:	68b8      	ldr	r0, [r7, #8]
 80119b6:	f7ff fe2d 	bl	8011614 <tcp_output_segment_busy>
 80119ba:	4603      	mov	r3, r0
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d002      	beq.n	80119c6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80119c0:	f06f 0305 	mvn.w	r3, #5
 80119c4:	e040      	b.n	8011a48 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80119c6:	68bb      	ldr	r3, [r7, #8]
 80119c8:	681a      	ldr	r2, [r3, #0]
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	336c      	adds	r3, #108	; 0x6c
 80119d2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80119d4:	e002      	b.n	80119dc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d011      	beq.n	8011a08 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	68db      	ldr	r3, [r3, #12]
 80119ea:	685b      	ldr	r3, [r3, #4]
 80119ec:	4618      	mov	r0, r3
 80119ee:	f7f8 fe13 	bl	800a618 <lwip_htonl>
 80119f2:	4604      	mov	r4, r0
 80119f4:	68bb      	ldr	r3, [r7, #8]
 80119f6:	68db      	ldr	r3, [r3, #12]
 80119f8:	685b      	ldr	r3, [r3, #4]
 80119fa:	4618      	mov	r0, r3
 80119fc:	f7f8 fe0c 	bl	800a618 <lwip_htonl>
 8011a00:	4603      	mov	r3, r0
 8011a02:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	dbe6      	blt.n	80119d6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	681a      	ldr	r2, [r3, #0]
 8011a0c:	68bb      	ldr	r3, [r7, #8]
 8011a0e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8011a10:	68fb      	ldr	r3, [r7, #12]
 8011a12:	68ba      	ldr	r2, [r7, #8]
 8011a14:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8011a16:	68bb      	ldr	r3, [r7, #8]
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d103      	bne.n	8011a26 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	2200      	movs	r2, #0
 8011a22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011a2c:	2bff      	cmp	r3, #255	; 0xff
 8011a2e:	d007      	beq.n	8011a40 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011a36:	3301      	adds	r3, #1
 8011a38:	b2da      	uxtb	r2, r3
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	2200      	movs	r2, #0
 8011a44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8011a46:	2300      	movs	r3, #0
}
 8011a48:	4618      	mov	r0, r3
 8011a4a:	3714      	adds	r7, #20
 8011a4c:	46bd      	mov	sp, r7
 8011a4e:	bd90      	pop	{r4, r7, pc}
 8011a50:	08017614 	.word	0x08017614
 8011a54:	08017cb4 	.word	0x08017cb4
 8011a58:	08017668 	.word	0x08017668

08011a5c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8011a5c:	b580      	push	{r7, lr}
 8011a5e:	b082      	sub	sp, #8
 8011a60:	af00      	add	r7, sp, #0
 8011a62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d106      	bne.n	8011a78 <tcp_rexmit_fast+0x1c>
 8011a6a:	4b2a      	ldr	r3, [pc, #168]	; (8011b14 <tcp_rexmit_fast+0xb8>)
 8011a6c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8011a70:	4929      	ldr	r1, [pc, #164]	; (8011b18 <tcp_rexmit_fast+0xbc>)
 8011a72:	482a      	ldr	r0, [pc, #168]	; (8011b1c <tcp_rexmit_fast+0xc0>)
 8011a74:	f003 f95a 	bl	8014d2c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d044      	beq.n	8011b0a <tcp_rexmit_fast+0xae>
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	8b5b      	ldrh	r3, [r3, #26]
 8011a84:	f003 0304 	and.w	r3, r3, #4
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d13e      	bne.n	8011b0a <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8011a8c:	6878      	ldr	r0, [r7, #4]
 8011a8e:	f7ff ff79 	bl	8011984 <tcp_rexmit>
 8011a92:	4603      	mov	r3, r0
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d138      	bne.n	8011b0a <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011aa4:	4293      	cmp	r3, r2
 8011aa6:	bf28      	it	cs
 8011aa8:	4613      	movcs	r3, r2
 8011aaa:	b29b      	uxth	r3, r3
 8011aac:	0fda      	lsrs	r2, r3, #31
 8011aae:	4413      	add	r3, r2
 8011ab0:	105b      	asrs	r3, r3, #1
 8011ab2:	b29a      	uxth	r2, r3
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8011ac0:	461a      	mov	r2, r3
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011ac6:	005b      	lsls	r3, r3, #1
 8011ac8:	429a      	cmp	r2, r3
 8011aca:	d206      	bcs.n	8011ada <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011ad0:	005b      	lsls	r3, r3, #1
 8011ad2:	b29a      	uxth	r2, r3
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011ae4:	4619      	mov	r1, r3
 8011ae6:	0049      	lsls	r1, r1, #1
 8011ae8:	440b      	add	r3, r1
 8011aea:	b29b      	uxth	r3, r3
 8011aec:	4413      	add	r3, r2
 8011aee:	b29a      	uxth	r2, r3
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	8b5b      	ldrh	r3, [r3, #26]
 8011afa:	f043 0304 	orr.w	r3, r3, #4
 8011afe:	b29a      	uxth	r2, r3
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	2200      	movs	r2, #0
 8011b08:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8011b0a:	bf00      	nop
 8011b0c:	3708      	adds	r7, #8
 8011b0e:	46bd      	mov	sp, r7
 8011b10:	bd80      	pop	{r7, pc}
 8011b12:	bf00      	nop
 8011b14:	08017614 	.word	0x08017614
 8011b18:	08017ccc 	.word	0x08017ccc
 8011b1c:	08017668 	.word	0x08017668

08011b20 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8011b20:	b580      	push	{r7, lr}
 8011b22:	b086      	sub	sp, #24
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	60f8      	str	r0, [r7, #12]
 8011b28:	607b      	str	r3, [r7, #4]
 8011b2a:	460b      	mov	r3, r1
 8011b2c:	817b      	strh	r3, [r7, #10]
 8011b2e:	4613      	mov	r3, r2
 8011b30:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8011b32:	897a      	ldrh	r2, [r7, #10]
 8011b34:	893b      	ldrh	r3, [r7, #8]
 8011b36:	4413      	add	r3, r2
 8011b38:	b29b      	uxth	r3, r3
 8011b3a:	3314      	adds	r3, #20
 8011b3c:	b29b      	uxth	r3, r3
 8011b3e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011b42:	4619      	mov	r1, r3
 8011b44:	2022      	movs	r0, #34	; 0x22
 8011b46:	f7f9 fd21 	bl	800b58c <pbuf_alloc>
 8011b4a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8011b4c:	697b      	ldr	r3, [r7, #20]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d04d      	beq.n	8011bee <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8011b52:	897b      	ldrh	r3, [r7, #10]
 8011b54:	3313      	adds	r3, #19
 8011b56:	697a      	ldr	r2, [r7, #20]
 8011b58:	8952      	ldrh	r2, [r2, #10]
 8011b5a:	4293      	cmp	r3, r2
 8011b5c:	db06      	blt.n	8011b6c <tcp_output_alloc_header_common+0x4c>
 8011b5e:	4b26      	ldr	r3, [pc, #152]	; (8011bf8 <tcp_output_alloc_header_common+0xd8>)
 8011b60:	f240 7223 	movw	r2, #1827	; 0x723
 8011b64:	4925      	ldr	r1, [pc, #148]	; (8011bfc <tcp_output_alloc_header_common+0xdc>)
 8011b66:	4826      	ldr	r0, [pc, #152]	; (8011c00 <tcp_output_alloc_header_common+0xe0>)
 8011b68:	f003 f8e0 	bl	8014d2c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8011b6c:	697b      	ldr	r3, [r7, #20]
 8011b6e:	685b      	ldr	r3, [r3, #4]
 8011b70:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8011b72:	8c3b      	ldrh	r3, [r7, #32]
 8011b74:	4618      	mov	r0, r3
 8011b76:	f7f8 fd3a 	bl	800a5ee <lwip_htons>
 8011b7a:	4603      	mov	r3, r0
 8011b7c:	461a      	mov	r2, r3
 8011b7e:	693b      	ldr	r3, [r7, #16]
 8011b80:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8011b82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011b84:	4618      	mov	r0, r3
 8011b86:	f7f8 fd32 	bl	800a5ee <lwip_htons>
 8011b8a:	4603      	mov	r3, r0
 8011b8c:	461a      	mov	r2, r3
 8011b8e:	693b      	ldr	r3, [r7, #16]
 8011b90:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8011b92:	693b      	ldr	r3, [r7, #16]
 8011b94:	687a      	ldr	r2, [r7, #4]
 8011b96:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8011b98:	68f8      	ldr	r0, [r7, #12]
 8011b9a:	f7f8 fd3d 	bl	800a618 <lwip_htonl>
 8011b9e:	4602      	mov	r2, r0
 8011ba0:	693b      	ldr	r3, [r7, #16]
 8011ba2:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8011ba4:	897b      	ldrh	r3, [r7, #10]
 8011ba6:	089b      	lsrs	r3, r3, #2
 8011ba8:	b29b      	uxth	r3, r3
 8011baa:	3305      	adds	r3, #5
 8011bac:	b29b      	uxth	r3, r3
 8011bae:	031b      	lsls	r3, r3, #12
 8011bb0:	b29a      	uxth	r2, r3
 8011bb2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011bb6:	b29b      	uxth	r3, r3
 8011bb8:	4313      	orrs	r3, r2
 8011bba:	b29b      	uxth	r3, r3
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	f7f8 fd16 	bl	800a5ee <lwip_htons>
 8011bc2:	4603      	mov	r3, r0
 8011bc4:	461a      	mov	r2, r3
 8011bc6:	693b      	ldr	r3, [r7, #16]
 8011bc8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8011bca:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011bcc:	4618      	mov	r0, r3
 8011bce:	f7f8 fd0e 	bl	800a5ee <lwip_htons>
 8011bd2:	4603      	mov	r3, r0
 8011bd4:	461a      	mov	r2, r3
 8011bd6:	693b      	ldr	r3, [r7, #16]
 8011bd8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8011bda:	693b      	ldr	r3, [r7, #16]
 8011bdc:	2200      	movs	r2, #0
 8011bde:	741a      	strb	r2, [r3, #16]
 8011be0:	2200      	movs	r2, #0
 8011be2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8011be4:	693b      	ldr	r3, [r7, #16]
 8011be6:	2200      	movs	r2, #0
 8011be8:	749a      	strb	r2, [r3, #18]
 8011bea:	2200      	movs	r2, #0
 8011bec:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8011bee:	697b      	ldr	r3, [r7, #20]
}
 8011bf0:	4618      	mov	r0, r3
 8011bf2:	3718      	adds	r7, #24
 8011bf4:	46bd      	mov	sp, r7
 8011bf6:	bd80      	pop	{r7, pc}
 8011bf8:	08017614 	.word	0x08017614
 8011bfc:	08017cec 	.word	0x08017cec
 8011c00:	08017668 	.word	0x08017668

08011c04 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8011c04:	b5b0      	push	{r4, r5, r7, lr}
 8011c06:	b08a      	sub	sp, #40	; 0x28
 8011c08:	af04      	add	r7, sp, #16
 8011c0a:	60f8      	str	r0, [r7, #12]
 8011c0c:	607b      	str	r3, [r7, #4]
 8011c0e:	460b      	mov	r3, r1
 8011c10:	817b      	strh	r3, [r7, #10]
 8011c12:	4613      	mov	r3, r2
 8011c14:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d106      	bne.n	8011c2a <tcp_output_alloc_header+0x26>
 8011c1c:	4b15      	ldr	r3, [pc, #84]	; (8011c74 <tcp_output_alloc_header+0x70>)
 8011c1e:	f240 7242 	movw	r2, #1858	; 0x742
 8011c22:	4915      	ldr	r1, [pc, #84]	; (8011c78 <tcp_output_alloc_header+0x74>)
 8011c24:	4815      	ldr	r0, [pc, #84]	; (8011c7c <tcp_output_alloc_header+0x78>)
 8011c26:	f003 f881 	bl	8014d2c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	8adb      	ldrh	r3, [r3, #22]
 8011c32:	68fa      	ldr	r2, [r7, #12]
 8011c34:	8b12      	ldrh	r2, [r2, #24]
 8011c36:	68f9      	ldr	r1, [r7, #12]
 8011c38:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8011c3a:	893d      	ldrh	r5, [r7, #8]
 8011c3c:	897c      	ldrh	r4, [r7, #10]
 8011c3e:	9103      	str	r1, [sp, #12]
 8011c40:	2110      	movs	r1, #16
 8011c42:	9102      	str	r1, [sp, #8]
 8011c44:	9201      	str	r2, [sp, #4]
 8011c46:	9300      	str	r3, [sp, #0]
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	462a      	mov	r2, r5
 8011c4c:	4621      	mov	r1, r4
 8011c4e:	f7ff ff67 	bl	8011b20 <tcp_output_alloc_header_common>
 8011c52:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8011c54:	697b      	ldr	r3, [r7, #20]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d006      	beq.n	8011c68 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011c5a:	68fb      	ldr	r3, [r7, #12]
 8011c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c5e:	68fa      	ldr	r2, [r7, #12]
 8011c60:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8011c62:	441a      	add	r2, r3
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8011c68:	697b      	ldr	r3, [r7, #20]
}
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	3718      	adds	r7, #24
 8011c6e:	46bd      	mov	sp, r7
 8011c70:	bdb0      	pop	{r4, r5, r7, pc}
 8011c72:	bf00      	nop
 8011c74:	08017614 	.word	0x08017614
 8011c78:	08017d1c 	.word	0x08017d1c
 8011c7c:	08017668 	.word	0x08017668

08011c80 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8011c80:	b580      	push	{r7, lr}
 8011c82:	b088      	sub	sp, #32
 8011c84:	af00      	add	r7, sp, #0
 8011c86:	60f8      	str	r0, [r7, #12]
 8011c88:	60b9      	str	r1, [r7, #8]
 8011c8a:	4611      	mov	r1, r2
 8011c8c:	461a      	mov	r2, r3
 8011c8e:	460b      	mov	r3, r1
 8011c90:	71fb      	strb	r3, [r7, #7]
 8011c92:	4613      	mov	r3, r2
 8011c94:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8011c96:	2300      	movs	r3, #0
 8011c98:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8011c9a:	68bb      	ldr	r3, [r7, #8]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d106      	bne.n	8011cae <tcp_output_fill_options+0x2e>
 8011ca0:	4b13      	ldr	r3, [pc, #76]	; (8011cf0 <tcp_output_fill_options+0x70>)
 8011ca2:	f240 7256 	movw	r2, #1878	; 0x756
 8011ca6:	4913      	ldr	r1, [pc, #76]	; (8011cf4 <tcp_output_fill_options+0x74>)
 8011ca8:	4813      	ldr	r0, [pc, #76]	; (8011cf8 <tcp_output_fill_options+0x78>)
 8011caa:	f003 f83f 	bl	8014d2c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8011cae:	68bb      	ldr	r3, [r7, #8]
 8011cb0:	685b      	ldr	r3, [r3, #4]
 8011cb2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8011cb4:	69bb      	ldr	r3, [r7, #24]
 8011cb6:	3314      	adds	r3, #20
 8011cb8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8011cba:	69bb      	ldr	r3, [r7, #24]
 8011cbc:	f103 0214 	add.w	r2, r3, #20
 8011cc0:	8bfb      	ldrh	r3, [r7, #30]
 8011cc2:	009b      	lsls	r3, r3, #2
 8011cc4:	4619      	mov	r1, r3
 8011cc6:	79fb      	ldrb	r3, [r7, #7]
 8011cc8:	009b      	lsls	r3, r3, #2
 8011cca:	f003 0304 	and.w	r3, r3, #4
 8011cce:	440b      	add	r3, r1
 8011cd0:	4413      	add	r3, r2
 8011cd2:	697a      	ldr	r2, [r7, #20]
 8011cd4:	429a      	cmp	r2, r3
 8011cd6:	d006      	beq.n	8011ce6 <tcp_output_fill_options+0x66>
 8011cd8:	4b05      	ldr	r3, [pc, #20]	; (8011cf0 <tcp_output_fill_options+0x70>)
 8011cda:	f240 7275 	movw	r2, #1909	; 0x775
 8011cde:	4907      	ldr	r1, [pc, #28]	; (8011cfc <tcp_output_fill_options+0x7c>)
 8011ce0:	4805      	ldr	r0, [pc, #20]	; (8011cf8 <tcp_output_fill_options+0x78>)
 8011ce2:	f003 f823 	bl	8014d2c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8011ce6:	bf00      	nop
 8011ce8:	3720      	adds	r7, #32
 8011cea:	46bd      	mov	sp, r7
 8011cec:	bd80      	pop	{r7, pc}
 8011cee:	bf00      	nop
 8011cf0:	08017614 	.word	0x08017614
 8011cf4:	08017d44 	.word	0x08017d44
 8011cf8:	08017668 	.word	0x08017668
 8011cfc:	08017c3c 	.word	0x08017c3c

08011d00 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b08a      	sub	sp, #40	; 0x28
 8011d04:	af04      	add	r7, sp, #16
 8011d06:	60f8      	str	r0, [r7, #12]
 8011d08:	60b9      	str	r1, [r7, #8]
 8011d0a:	607a      	str	r2, [r7, #4]
 8011d0c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8011d0e:	68bb      	ldr	r3, [r7, #8]
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d106      	bne.n	8011d22 <tcp_output_control_segment+0x22>
 8011d14:	4b1c      	ldr	r3, [pc, #112]	; (8011d88 <tcp_output_control_segment+0x88>)
 8011d16:	f240 7287 	movw	r2, #1927	; 0x787
 8011d1a:	491c      	ldr	r1, [pc, #112]	; (8011d8c <tcp_output_control_segment+0x8c>)
 8011d1c:	481c      	ldr	r0, [pc, #112]	; (8011d90 <tcp_output_control_segment+0x90>)
 8011d1e:	f003 f805 	bl	8014d2c <iprintf>

  netif = tcp_route(pcb, src, dst);
 8011d22:	683a      	ldr	r2, [r7, #0]
 8011d24:	6879      	ldr	r1, [r7, #4]
 8011d26:	68f8      	ldr	r0, [r7, #12]
 8011d28:	f7fe fae4 	bl	80102f4 <tcp_route>
 8011d2c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8011d2e:	693b      	ldr	r3, [r7, #16]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d102      	bne.n	8011d3a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011d34:	23fc      	movs	r3, #252	; 0xfc
 8011d36:	75fb      	strb	r3, [r7, #23]
 8011d38:	e01c      	b.n	8011d74 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d006      	beq.n	8011d4e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	7adb      	ldrb	r3, [r3, #11]
 8011d44:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	7a9b      	ldrb	r3, [r3, #10]
 8011d4a:	757b      	strb	r3, [r7, #21]
 8011d4c:	e003      	b.n	8011d56 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8011d4e:	23ff      	movs	r3, #255	; 0xff
 8011d50:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8011d52:	2300      	movs	r3, #0
 8011d54:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8011d56:	7dba      	ldrb	r2, [r7, #22]
 8011d58:	693b      	ldr	r3, [r7, #16]
 8011d5a:	9302      	str	r3, [sp, #8]
 8011d5c:	2306      	movs	r3, #6
 8011d5e:	9301      	str	r3, [sp, #4]
 8011d60:	7d7b      	ldrb	r3, [r7, #21]
 8011d62:	9300      	str	r3, [sp, #0]
 8011d64:	4613      	mov	r3, r2
 8011d66:	683a      	ldr	r2, [r7, #0]
 8011d68:	6879      	ldr	r1, [r7, #4]
 8011d6a:	68b8      	ldr	r0, [r7, #8]
 8011d6c:	f001 ff6e 	bl	8013c4c <ip4_output_if>
 8011d70:	4603      	mov	r3, r0
 8011d72:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8011d74:	68b8      	ldr	r0, [r7, #8]
 8011d76:	f7f9 feed 	bl	800bb54 <pbuf_free>
  return err;
 8011d7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011d7e:	4618      	mov	r0, r3
 8011d80:	3718      	adds	r7, #24
 8011d82:	46bd      	mov	sp, r7
 8011d84:	bd80      	pop	{r7, pc}
 8011d86:	bf00      	nop
 8011d88:	08017614 	.word	0x08017614
 8011d8c:	08017d6c 	.word	0x08017d6c
 8011d90:	08017668 	.word	0x08017668

08011d94 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8011d94:	b590      	push	{r4, r7, lr}
 8011d96:	b08b      	sub	sp, #44	; 0x2c
 8011d98:	af04      	add	r7, sp, #16
 8011d9a:	60f8      	str	r0, [r7, #12]
 8011d9c:	60b9      	str	r1, [r7, #8]
 8011d9e:	607a      	str	r2, [r7, #4]
 8011da0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8011da2:	683b      	ldr	r3, [r7, #0]
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d106      	bne.n	8011db6 <tcp_rst+0x22>
 8011da8:	4b1e      	ldr	r3, [pc, #120]	; (8011e24 <tcp_rst+0x90>)
 8011daa:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8011dae:	491e      	ldr	r1, [pc, #120]	; (8011e28 <tcp_rst+0x94>)
 8011db0:	481e      	ldr	r0, [pc, #120]	; (8011e2c <tcp_rst+0x98>)
 8011db2:	f002 ffbb 	bl	8014d2c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d106      	bne.n	8011dca <tcp_rst+0x36>
 8011dbc:	4b19      	ldr	r3, [pc, #100]	; (8011e24 <tcp_rst+0x90>)
 8011dbe:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8011dc2:	491b      	ldr	r1, [pc, #108]	; (8011e30 <tcp_rst+0x9c>)
 8011dc4:	4819      	ldr	r0, [pc, #100]	; (8011e2c <tcp_rst+0x98>)
 8011dc6:	f002 ffb1 	bl	8014d2c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011dca:	2300      	movs	r3, #0
 8011dcc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8011dce:	2310      	movs	r3, #16
 8011dd0:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011dd2:	7dfb      	ldrb	r3, [r7, #23]
 8011dd4:	b29c      	uxth	r4, r3
 8011dd6:	68b8      	ldr	r0, [r7, #8]
 8011dd8:	f7f8 fc1e 	bl	800a618 <lwip_htonl>
 8011ddc:	4602      	mov	r2, r0
 8011dde:	8abb      	ldrh	r3, [r7, #20]
 8011de0:	9303      	str	r3, [sp, #12]
 8011de2:	2314      	movs	r3, #20
 8011de4:	9302      	str	r3, [sp, #8]
 8011de6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8011de8:	9301      	str	r3, [sp, #4]
 8011dea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011dec:	9300      	str	r3, [sp, #0]
 8011dee:	4613      	mov	r3, r2
 8011df0:	2200      	movs	r2, #0
 8011df2:	4621      	mov	r1, r4
 8011df4:	6878      	ldr	r0, [r7, #4]
 8011df6:	f7ff fe93 	bl	8011b20 <tcp_output_alloc_header_common>
 8011dfa:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8011dfc:	693b      	ldr	r3, [r7, #16]
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d00c      	beq.n	8011e1c <tcp_rst+0x88>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011e02:	7dfb      	ldrb	r3, [r7, #23]
 8011e04:	2200      	movs	r2, #0
 8011e06:	6939      	ldr	r1, [r7, #16]
 8011e08:	68f8      	ldr	r0, [r7, #12]
 8011e0a:	f7ff ff39 	bl	8011c80 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8011e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e10:	683a      	ldr	r2, [r7, #0]
 8011e12:	6939      	ldr	r1, [r7, #16]
 8011e14:	68f8      	ldr	r0, [r7, #12]
 8011e16:	f7ff ff73 	bl	8011d00 <tcp_output_control_segment>
 8011e1a:	e000      	b.n	8011e1e <tcp_rst+0x8a>
    return;
 8011e1c:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011e1e:	371c      	adds	r7, #28
 8011e20:	46bd      	mov	sp, r7
 8011e22:	bd90      	pop	{r4, r7, pc}
 8011e24:	08017614 	.word	0x08017614
 8011e28:	08017d98 	.word	0x08017d98
 8011e2c:	08017668 	.word	0x08017668
 8011e30:	08017db4 	.word	0x08017db4

08011e34 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011e34:	b590      	push	{r4, r7, lr}
 8011e36:	b087      	sub	sp, #28
 8011e38:	af00      	add	r7, sp, #0
 8011e3a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011e40:	2300      	movs	r3, #0
 8011e42:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d106      	bne.n	8011e58 <tcp_send_empty_ack+0x24>
 8011e4a:	4b28      	ldr	r3, [pc, #160]	; (8011eec <tcp_send_empty_ack+0xb8>)
 8011e4c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8011e50:	4927      	ldr	r1, [pc, #156]	; (8011ef0 <tcp_send_empty_ack+0xbc>)
 8011e52:	4828      	ldr	r0, [pc, #160]	; (8011ef4 <tcp_send_empty_ack+0xc0>)
 8011e54:	f002 ff6a 	bl	8014d2c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011e58:	7dfb      	ldrb	r3, [r7, #23]
 8011e5a:	009b      	lsls	r3, r3, #2
 8011e5c:	b2db      	uxtb	r3, r3
 8011e5e:	f003 0304 	and.w	r3, r3, #4
 8011e62:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011e64:	7d7b      	ldrb	r3, [r7, #21]
 8011e66:	b29c      	uxth	r4, r3
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	f7f8 fbd3 	bl	800a618 <lwip_htonl>
 8011e72:	4603      	mov	r3, r0
 8011e74:	2200      	movs	r2, #0
 8011e76:	4621      	mov	r1, r4
 8011e78:	6878      	ldr	r0, [r7, #4]
 8011e7a:	f7ff fec3 	bl	8011c04 <tcp_output_alloc_header>
 8011e7e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011e80:	693b      	ldr	r3, [r7, #16]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d109      	bne.n	8011e9a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	8b5b      	ldrh	r3, [r3, #26]
 8011e8a:	f043 0303 	orr.w	r3, r3, #3
 8011e8e:	b29a      	uxth	r2, r3
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011e94:	f06f 0301 	mvn.w	r3, #1
 8011e98:	e023      	b.n	8011ee2 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8011e9a:	7dbb      	ldrb	r3, [r7, #22]
 8011e9c:	7dfa      	ldrb	r2, [r7, #23]
 8011e9e:	6939      	ldr	r1, [r7, #16]
 8011ea0:	6878      	ldr	r0, [r7, #4]
 8011ea2:	f7ff feed 	bl	8011c80 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011ea6:	687a      	ldr	r2, [r7, #4]
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	3304      	adds	r3, #4
 8011eac:	6939      	ldr	r1, [r7, #16]
 8011eae:	6878      	ldr	r0, [r7, #4]
 8011eb0:	f7ff ff26 	bl	8011d00 <tcp_output_control_segment>
 8011eb4:	4603      	mov	r3, r0
 8011eb6:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d007      	beq.n	8011ed0 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	8b5b      	ldrh	r3, [r3, #26]
 8011ec4:	f043 0303 	orr.w	r3, r3, #3
 8011ec8:	b29a      	uxth	r2, r3
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	835a      	strh	r2, [r3, #26]
 8011ece:	e006      	b.n	8011ede <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	8b5b      	ldrh	r3, [r3, #26]
 8011ed4:	f023 0303 	bic.w	r3, r3, #3
 8011ed8:	b29a      	uxth	r2, r3
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8011ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011ee2:	4618      	mov	r0, r3
 8011ee4:	371c      	adds	r7, #28
 8011ee6:	46bd      	mov	sp, r7
 8011ee8:	bd90      	pop	{r4, r7, pc}
 8011eea:	bf00      	nop
 8011eec:	08017614 	.word	0x08017614
 8011ef0:	08017dd0 	.word	0x08017dd0
 8011ef4:	08017668 	.word	0x08017668

08011ef8 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8011ef8:	b590      	push	{r4, r7, lr}
 8011efa:	b087      	sub	sp, #28
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011f00:	2300      	movs	r3, #0
 8011f02:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d106      	bne.n	8011f18 <tcp_keepalive+0x20>
 8011f0a:	4b18      	ldr	r3, [pc, #96]	; (8011f6c <tcp_keepalive+0x74>)
 8011f0c:	f640 0224 	movw	r2, #2084	; 0x824
 8011f10:	4917      	ldr	r1, [pc, #92]	; (8011f70 <tcp_keepalive+0x78>)
 8011f12:	4818      	ldr	r0, [pc, #96]	; (8011f74 <tcp_keepalive+0x7c>)
 8011f14:	f002 ff0a 	bl	8014d2c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8011f18:	7dfb      	ldrb	r3, [r7, #23]
 8011f1a:	b29c      	uxth	r4, r3
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011f20:	3b01      	subs	r3, #1
 8011f22:	4618      	mov	r0, r3
 8011f24:	f7f8 fb78 	bl	800a618 <lwip_htonl>
 8011f28:	4603      	mov	r3, r0
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	4621      	mov	r1, r4
 8011f2e:	6878      	ldr	r0, [r7, #4]
 8011f30:	f7ff fe68 	bl	8011c04 <tcp_output_alloc_header>
 8011f34:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011f36:	693b      	ldr	r3, [r7, #16]
 8011f38:	2b00      	cmp	r3, #0
 8011f3a:	d102      	bne.n	8011f42 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8011f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8011f40:	e010      	b.n	8011f64 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011f42:	7dfb      	ldrb	r3, [r7, #23]
 8011f44:	2200      	movs	r2, #0
 8011f46:	6939      	ldr	r1, [r7, #16]
 8011f48:	6878      	ldr	r0, [r7, #4]
 8011f4a:	f7ff fe99 	bl	8011c80 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011f4e:	687a      	ldr	r2, [r7, #4]
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	3304      	adds	r3, #4
 8011f54:	6939      	ldr	r1, [r7, #16]
 8011f56:	6878      	ldr	r0, [r7, #4]
 8011f58:	f7ff fed2 	bl	8011d00 <tcp_output_control_segment>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011f60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011f64:	4618      	mov	r0, r3
 8011f66:	371c      	adds	r7, #28
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	bd90      	pop	{r4, r7, pc}
 8011f6c:	08017614 	.word	0x08017614
 8011f70:	08017df0 	.word	0x08017df0
 8011f74:	08017668 	.word	0x08017668

08011f78 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8011f78:	b590      	push	{r4, r7, lr}
 8011f7a:	b08b      	sub	sp, #44	; 0x2c
 8011f7c:	af00      	add	r7, sp, #0
 8011f7e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011f80:	2300      	movs	r3, #0
 8011f82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d106      	bne.n	8011f9a <tcp_zero_window_probe+0x22>
 8011f8c:	4b4c      	ldr	r3, [pc, #304]	; (80120c0 <tcp_zero_window_probe+0x148>)
 8011f8e:	f640 024f 	movw	r2, #2127	; 0x84f
 8011f92:	494c      	ldr	r1, [pc, #304]	; (80120c4 <tcp_zero_window_probe+0x14c>)
 8011f94:	484c      	ldr	r0, [pc, #304]	; (80120c8 <tcp_zero_window_probe+0x150>)
 8011f96:	f002 fec9 	bl	8014d2c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f9e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8011fa0:	6a3b      	ldr	r3, [r7, #32]
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d101      	bne.n	8011faa <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	e086      	b.n	80120b8 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011fb0:	2bff      	cmp	r3, #255	; 0xff
 8011fb2:	d007      	beq.n	8011fc4 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011fba:	3301      	adds	r3, #1
 8011fbc:	b2da      	uxtb	r2, r3
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8011fc4:	6a3b      	ldr	r3, [r7, #32]
 8011fc6:	68db      	ldr	r3, [r3, #12]
 8011fc8:	899b      	ldrh	r3, [r3, #12]
 8011fca:	b29b      	uxth	r3, r3
 8011fcc:	4618      	mov	r0, r3
 8011fce:	f7f8 fb0e 	bl	800a5ee <lwip_htons>
 8011fd2:	4603      	mov	r3, r0
 8011fd4:	b2db      	uxtb	r3, r3
 8011fd6:	f003 0301 	and.w	r3, r3, #1
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d005      	beq.n	8011fea <tcp_zero_window_probe+0x72>
 8011fde:	6a3b      	ldr	r3, [r7, #32]
 8011fe0:	891b      	ldrh	r3, [r3, #8]
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d101      	bne.n	8011fea <tcp_zero_window_probe+0x72>
 8011fe6:	2301      	movs	r3, #1
 8011fe8:	e000      	b.n	8011fec <tcp_zero_window_probe+0x74>
 8011fea:	2300      	movs	r3, #0
 8011fec:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8011fee:	7ffb      	ldrb	r3, [r7, #31]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	bf0c      	ite	eq
 8011ff4:	2301      	moveq	r3, #1
 8011ff6:	2300      	movne	r3, #0
 8011ff8:	b2db      	uxtb	r3, r3
 8011ffa:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8011ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012000:	b299      	uxth	r1, r3
 8012002:	6a3b      	ldr	r3, [r7, #32]
 8012004:	68db      	ldr	r3, [r3, #12]
 8012006:	685b      	ldr	r3, [r3, #4]
 8012008:	8bba      	ldrh	r2, [r7, #28]
 801200a:	6878      	ldr	r0, [r7, #4]
 801200c:	f7ff fdfa 	bl	8011c04 <tcp_output_alloc_header>
 8012010:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012012:	69bb      	ldr	r3, [r7, #24]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d102      	bne.n	801201e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012018:	f04f 33ff 	mov.w	r3, #4294967295
 801201c:	e04c      	b.n	80120b8 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801201e:	69bb      	ldr	r3, [r7, #24]
 8012020:	685b      	ldr	r3, [r3, #4]
 8012022:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012024:	7ffb      	ldrb	r3, [r7, #31]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d011      	beq.n	801204e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801202a:	697b      	ldr	r3, [r7, #20]
 801202c:	899b      	ldrh	r3, [r3, #12]
 801202e:	b29b      	uxth	r3, r3
 8012030:	b21b      	sxth	r3, r3
 8012032:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012036:	b21c      	sxth	r4, r3
 8012038:	2011      	movs	r0, #17
 801203a:	f7f8 fad8 	bl	800a5ee <lwip_htons>
 801203e:	4603      	mov	r3, r0
 8012040:	b21b      	sxth	r3, r3
 8012042:	4323      	orrs	r3, r4
 8012044:	b21b      	sxth	r3, r3
 8012046:	b29a      	uxth	r2, r3
 8012048:	697b      	ldr	r3, [r7, #20]
 801204a:	819a      	strh	r2, [r3, #12]
 801204c:	e010      	b.n	8012070 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801204e:	69bb      	ldr	r3, [r7, #24]
 8012050:	685b      	ldr	r3, [r3, #4]
 8012052:	3314      	adds	r3, #20
 8012054:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012056:	6a3b      	ldr	r3, [r7, #32]
 8012058:	6858      	ldr	r0, [r3, #4]
 801205a:	6a3b      	ldr	r3, [r7, #32]
 801205c:	685b      	ldr	r3, [r3, #4]
 801205e:	891a      	ldrh	r2, [r3, #8]
 8012060:	6a3b      	ldr	r3, [r7, #32]
 8012062:	891b      	ldrh	r3, [r3, #8]
 8012064:	1ad3      	subs	r3, r2, r3
 8012066:	b29b      	uxth	r3, r3
 8012068:	2201      	movs	r2, #1
 801206a:	6939      	ldr	r1, [r7, #16]
 801206c:	f7f9 ff5c 	bl	800bf28 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012070:	6a3b      	ldr	r3, [r7, #32]
 8012072:	68db      	ldr	r3, [r3, #12]
 8012074:	685b      	ldr	r3, [r3, #4]
 8012076:	4618      	mov	r0, r3
 8012078:	f7f8 face 	bl	800a618 <lwip_htonl>
 801207c:	4603      	mov	r3, r0
 801207e:	3301      	adds	r3, #1
 8012080:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	1ad3      	subs	r3, r2, r3
 801208a:	2b00      	cmp	r3, #0
 801208c:	da02      	bge.n	8012094 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	68fa      	ldr	r2, [r7, #12]
 8012092:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012094:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012098:	2200      	movs	r2, #0
 801209a:	69b9      	ldr	r1, [r7, #24]
 801209c:	6878      	ldr	r0, [r7, #4]
 801209e:	f7ff fdef 	bl	8011c80 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80120a2:	687a      	ldr	r2, [r7, #4]
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	3304      	adds	r3, #4
 80120a8:	69b9      	ldr	r1, [r7, #24]
 80120aa:	6878      	ldr	r0, [r7, #4]
 80120ac:	f7ff fe28 	bl	8011d00 <tcp_output_control_segment>
 80120b0:	4603      	mov	r3, r0
 80120b2:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80120b4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80120b8:	4618      	mov	r0, r3
 80120ba:	372c      	adds	r7, #44	; 0x2c
 80120bc:	46bd      	mov	sp, r7
 80120be:	bd90      	pop	{r4, r7, pc}
 80120c0:	08017614 	.word	0x08017614
 80120c4:	08017e0c 	.word	0x08017e0c
 80120c8:	08017668 	.word	0x08017668

080120cc <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b082      	sub	sp, #8
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80120d4:	f7fa f8a8 	bl	800c228 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80120d8:	4b0a      	ldr	r3, [pc, #40]	; (8012104 <tcpip_tcp_timer+0x38>)
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d103      	bne.n	80120e8 <tcpip_tcp_timer+0x1c>
 80120e0:	4b09      	ldr	r3, [pc, #36]	; (8012108 <tcpip_tcp_timer+0x3c>)
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d005      	beq.n	80120f4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80120e8:	2200      	movs	r2, #0
 80120ea:	4908      	ldr	r1, [pc, #32]	; (801210c <tcpip_tcp_timer+0x40>)
 80120ec:	20fa      	movs	r0, #250	; 0xfa
 80120ee:	f000 f8f3 	bl	80122d8 <sys_timeout>
 80120f2:	e003      	b.n	80120fc <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80120f4:	4b06      	ldr	r3, [pc, #24]	; (8012110 <tcpip_tcp_timer+0x44>)
 80120f6:	2200      	movs	r2, #0
 80120f8:	601a      	str	r2, [r3, #0]
  }
}
 80120fa:	bf00      	nop
 80120fc:	bf00      	nop
 80120fe:	3708      	adds	r7, #8
 8012100:	46bd      	mov	sp, r7
 8012102:	bd80      	pop	{r7, pc}
 8012104:	20019c74 	.word	0x20019c74
 8012108:	20019c84 	.word	0x20019c84
 801210c:	080120cd 	.word	0x080120cd
 8012110:	200001e4 	.word	0x200001e4

08012114 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012114:	b580      	push	{r7, lr}
 8012116:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012118:	4b0a      	ldr	r3, [pc, #40]	; (8012144 <tcp_timer_needed+0x30>)
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d10f      	bne.n	8012140 <tcp_timer_needed+0x2c>
 8012120:	4b09      	ldr	r3, [pc, #36]	; (8012148 <tcp_timer_needed+0x34>)
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	2b00      	cmp	r3, #0
 8012126:	d103      	bne.n	8012130 <tcp_timer_needed+0x1c>
 8012128:	4b08      	ldr	r3, [pc, #32]	; (801214c <tcp_timer_needed+0x38>)
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	2b00      	cmp	r3, #0
 801212e:	d007      	beq.n	8012140 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012130:	4b04      	ldr	r3, [pc, #16]	; (8012144 <tcp_timer_needed+0x30>)
 8012132:	2201      	movs	r2, #1
 8012134:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012136:	2200      	movs	r2, #0
 8012138:	4905      	ldr	r1, [pc, #20]	; (8012150 <tcp_timer_needed+0x3c>)
 801213a:	20fa      	movs	r0, #250	; 0xfa
 801213c:	f000 f8cc 	bl	80122d8 <sys_timeout>
  }
}
 8012140:	bf00      	nop
 8012142:	bd80      	pop	{r7, pc}
 8012144:	200001e4 	.word	0x200001e4
 8012148:	20019c74 	.word	0x20019c74
 801214c:	20019c84 	.word	0x20019c84
 8012150:	080120cd 	.word	0x080120cd

08012154 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8012154:	b580      	push	{r7, lr}
 8012156:	b086      	sub	sp, #24
 8012158:	af00      	add	r7, sp, #0
 801215a:	60f8      	str	r0, [r7, #12]
 801215c:	60b9      	str	r1, [r7, #8]
 801215e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8012160:	2006      	movs	r0, #6
 8012162:	f7f8 fe99 	bl	800ae98 <memp_malloc>
 8012166:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8012168:	693b      	ldr	r3, [r7, #16]
 801216a:	2b00      	cmp	r3, #0
 801216c:	d109      	bne.n	8012182 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801216e:	693b      	ldr	r3, [r7, #16]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d151      	bne.n	8012218 <sys_timeout_abs+0xc4>
 8012174:	4b2a      	ldr	r3, [pc, #168]	; (8012220 <sys_timeout_abs+0xcc>)
 8012176:	22be      	movs	r2, #190	; 0xbe
 8012178:	492a      	ldr	r1, [pc, #168]	; (8012224 <sys_timeout_abs+0xd0>)
 801217a:	482b      	ldr	r0, [pc, #172]	; (8012228 <sys_timeout_abs+0xd4>)
 801217c:	f002 fdd6 	bl	8014d2c <iprintf>
    return;
 8012180:	e04a      	b.n	8012218 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8012182:	693b      	ldr	r3, [r7, #16]
 8012184:	2200      	movs	r2, #0
 8012186:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8012188:	693b      	ldr	r3, [r7, #16]
 801218a:	68ba      	ldr	r2, [r7, #8]
 801218c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801218e:	693b      	ldr	r3, [r7, #16]
 8012190:	687a      	ldr	r2, [r7, #4]
 8012192:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8012194:	693b      	ldr	r3, [r7, #16]
 8012196:	68fa      	ldr	r2, [r7, #12]
 8012198:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801219a:	4b24      	ldr	r3, [pc, #144]	; (801222c <sys_timeout_abs+0xd8>)
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d103      	bne.n	80121aa <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80121a2:	4a22      	ldr	r2, [pc, #136]	; (801222c <sys_timeout_abs+0xd8>)
 80121a4:	693b      	ldr	r3, [r7, #16]
 80121a6:	6013      	str	r3, [r2, #0]
    return;
 80121a8:	e037      	b.n	801221a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80121aa:	693b      	ldr	r3, [r7, #16]
 80121ac:	685a      	ldr	r2, [r3, #4]
 80121ae:	4b1f      	ldr	r3, [pc, #124]	; (801222c <sys_timeout_abs+0xd8>)
 80121b0:	681b      	ldr	r3, [r3, #0]
 80121b2:	685b      	ldr	r3, [r3, #4]
 80121b4:	1ad3      	subs	r3, r2, r3
 80121b6:	0fdb      	lsrs	r3, r3, #31
 80121b8:	f003 0301 	and.w	r3, r3, #1
 80121bc:	b2db      	uxtb	r3, r3
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d007      	beq.n	80121d2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80121c2:	4b1a      	ldr	r3, [pc, #104]	; (801222c <sys_timeout_abs+0xd8>)
 80121c4:	681a      	ldr	r2, [r3, #0]
 80121c6:	693b      	ldr	r3, [r7, #16]
 80121c8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80121ca:	4a18      	ldr	r2, [pc, #96]	; (801222c <sys_timeout_abs+0xd8>)
 80121cc:	693b      	ldr	r3, [r7, #16]
 80121ce:	6013      	str	r3, [r2, #0]
 80121d0:	e023      	b.n	801221a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80121d2:	4b16      	ldr	r3, [pc, #88]	; (801222c <sys_timeout_abs+0xd8>)
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	617b      	str	r3, [r7, #20]
 80121d8:	e01a      	b.n	8012210 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80121da:	697b      	ldr	r3, [r7, #20]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d00b      	beq.n	80121fa <sys_timeout_abs+0xa6>
 80121e2:	693b      	ldr	r3, [r7, #16]
 80121e4:	685a      	ldr	r2, [r3, #4]
 80121e6:	697b      	ldr	r3, [r7, #20]
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	685b      	ldr	r3, [r3, #4]
 80121ec:	1ad3      	subs	r3, r2, r3
 80121ee:	0fdb      	lsrs	r3, r3, #31
 80121f0:	f003 0301 	and.w	r3, r3, #1
 80121f4:	b2db      	uxtb	r3, r3
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d007      	beq.n	801220a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80121fa:	697b      	ldr	r3, [r7, #20]
 80121fc:	681a      	ldr	r2, [r3, #0]
 80121fe:	693b      	ldr	r3, [r7, #16]
 8012200:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8012202:	697b      	ldr	r3, [r7, #20]
 8012204:	693a      	ldr	r2, [r7, #16]
 8012206:	601a      	str	r2, [r3, #0]
        break;
 8012208:	e007      	b.n	801221a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801220a:	697b      	ldr	r3, [r7, #20]
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	617b      	str	r3, [r7, #20]
 8012210:	697b      	ldr	r3, [r7, #20]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d1e1      	bne.n	80121da <sys_timeout_abs+0x86>
 8012216:	e000      	b.n	801221a <sys_timeout_abs+0xc6>
    return;
 8012218:	bf00      	nop
      }
    }
  }
}
 801221a:	3718      	adds	r7, #24
 801221c:	46bd      	mov	sp, r7
 801221e:	bd80      	pop	{r7, pc}
 8012220:	08017e30 	.word	0x08017e30
 8012224:	08017e64 	.word	0x08017e64
 8012228:	08017ea4 	.word	0x08017ea4
 801222c:	200001dc 	.word	0x200001dc

08012230 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8012230:	b580      	push	{r7, lr}
 8012232:	b086      	sub	sp, #24
 8012234:	af00      	add	r7, sp, #0
 8012236:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801223c:	697b      	ldr	r3, [r7, #20]
 801223e:	685b      	ldr	r3, [r3, #4]
 8012240:	4798      	blx	r3

  now = sys_now();
 8012242:	f7f7 fc17 	bl	8009a74 <sys_now>
 8012246:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8012248:	697b      	ldr	r3, [r7, #20]
 801224a:	681a      	ldr	r2, [r3, #0]
 801224c:	4b0f      	ldr	r3, [pc, #60]	; (801228c <lwip_cyclic_timer+0x5c>)
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	4413      	add	r3, r2
 8012252:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8012254:	68fa      	ldr	r2, [r7, #12]
 8012256:	693b      	ldr	r3, [r7, #16]
 8012258:	1ad3      	subs	r3, r2, r3
 801225a:	0fdb      	lsrs	r3, r3, #31
 801225c:	f003 0301 	and.w	r3, r3, #1
 8012260:	b2db      	uxtb	r3, r3
 8012262:	2b00      	cmp	r3, #0
 8012264:	d009      	beq.n	801227a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8012266:	697b      	ldr	r3, [r7, #20]
 8012268:	681a      	ldr	r2, [r3, #0]
 801226a:	693b      	ldr	r3, [r7, #16]
 801226c:	4413      	add	r3, r2
 801226e:	687a      	ldr	r2, [r7, #4]
 8012270:	4907      	ldr	r1, [pc, #28]	; (8012290 <lwip_cyclic_timer+0x60>)
 8012272:	4618      	mov	r0, r3
 8012274:	f7ff ff6e 	bl	8012154 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8012278:	e004      	b.n	8012284 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801227a:	687a      	ldr	r2, [r7, #4]
 801227c:	4904      	ldr	r1, [pc, #16]	; (8012290 <lwip_cyclic_timer+0x60>)
 801227e:	68f8      	ldr	r0, [r7, #12]
 8012280:	f7ff ff68 	bl	8012154 <sys_timeout_abs>
}
 8012284:	bf00      	nop
 8012286:	3718      	adds	r7, #24
 8012288:	46bd      	mov	sp, r7
 801228a:	bd80      	pop	{r7, pc}
 801228c:	200001e0 	.word	0x200001e0
 8012290:	08012231 	.word	0x08012231

08012294 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8012294:	b580      	push	{r7, lr}
 8012296:	b082      	sub	sp, #8
 8012298:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801229a:	2301      	movs	r3, #1
 801229c:	607b      	str	r3, [r7, #4]
 801229e:	e00e      	b.n	80122be <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80122a0:	4a0b      	ldr	r2, [pc, #44]	; (80122d0 <sys_timeouts_init+0x3c>)
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	00db      	lsls	r3, r3, #3
 80122ac:	4a08      	ldr	r2, [pc, #32]	; (80122d0 <sys_timeouts_init+0x3c>)
 80122ae:	4413      	add	r3, r2
 80122b0:	461a      	mov	r2, r3
 80122b2:	4908      	ldr	r1, [pc, #32]	; (80122d4 <sys_timeouts_init+0x40>)
 80122b4:	f000 f810 	bl	80122d8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	3301      	adds	r3, #1
 80122bc:	607b      	str	r3, [r7, #4]
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2b02      	cmp	r3, #2
 80122c2:	d9ed      	bls.n	80122a0 <sys_timeouts_init+0xc>
  }
}
 80122c4:	bf00      	nop
 80122c6:	bf00      	nop
 80122c8:	3708      	adds	r7, #8
 80122ca:	46bd      	mov	sp, r7
 80122cc:	bd80      	pop	{r7, pc}
 80122ce:	bf00      	nop
 80122d0:	08018aa0 	.word	0x08018aa0
 80122d4:	08012231 	.word	0x08012231

080122d8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80122d8:	b580      	push	{r7, lr}
 80122da:	b086      	sub	sp, #24
 80122dc:	af00      	add	r7, sp, #0
 80122de:	60f8      	str	r0, [r7, #12]
 80122e0:	60b9      	str	r1, [r7, #8]
 80122e2:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80122ea:	d306      	bcc.n	80122fa <sys_timeout+0x22>
 80122ec:	4b0a      	ldr	r3, [pc, #40]	; (8012318 <sys_timeout+0x40>)
 80122ee:	f240 1229 	movw	r2, #297	; 0x129
 80122f2:	490a      	ldr	r1, [pc, #40]	; (801231c <sys_timeout+0x44>)
 80122f4:	480a      	ldr	r0, [pc, #40]	; (8012320 <sys_timeout+0x48>)
 80122f6:	f002 fd19 	bl	8014d2c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80122fa:	f7f7 fbbb 	bl	8009a74 <sys_now>
 80122fe:	4602      	mov	r2, r0
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	4413      	add	r3, r2
 8012304:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8012306:	687a      	ldr	r2, [r7, #4]
 8012308:	68b9      	ldr	r1, [r7, #8]
 801230a:	6978      	ldr	r0, [r7, #20]
 801230c:	f7ff ff22 	bl	8012154 <sys_timeout_abs>
#endif
}
 8012310:	bf00      	nop
 8012312:	3718      	adds	r7, #24
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}
 8012318:	08017e30 	.word	0x08017e30
 801231c:	08017ecc 	.word	0x08017ecc
 8012320:	08017ea4 	.word	0x08017ea4

08012324 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b084      	sub	sp, #16
 8012328:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801232a:	f7f7 fba3 	bl	8009a74 <sys_now>
 801232e:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8012330:	4b1a      	ldr	r3, [pc, #104]	; (801239c <sys_check_timeouts+0x78>)
 8012332:	781b      	ldrb	r3, [r3, #0]
 8012334:	b2db      	uxtb	r3, r3
 8012336:	2b00      	cmp	r3, #0
 8012338:	d001      	beq.n	801233e <sys_check_timeouts+0x1a>
 801233a:	f7f9 f8d1 	bl	800b4e0 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 801233e:	4b18      	ldr	r3, [pc, #96]	; (80123a0 <sys_check_timeouts+0x7c>)
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8012344:	68bb      	ldr	r3, [r7, #8]
 8012346:	2b00      	cmp	r3, #0
 8012348:	d022      	beq.n	8012390 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801234a:	68bb      	ldr	r3, [r7, #8]
 801234c:	685b      	ldr	r3, [r3, #4]
 801234e:	68fa      	ldr	r2, [r7, #12]
 8012350:	1ad3      	subs	r3, r2, r3
 8012352:	0fdb      	lsrs	r3, r3, #31
 8012354:	f003 0301 	and.w	r3, r3, #1
 8012358:	b2db      	uxtb	r3, r3
 801235a:	2b00      	cmp	r3, #0
 801235c:	d11a      	bne.n	8012394 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801235e:	68bb      	ldr	r3, [r7, #8]
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	4a0f      	ldr	r2, [pc, #60]	; (80123a0 <sys_check_timeouts+0x7c>)
 8012364:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8012366:	68bb      	ldr	r3, [r7, #8]
 8012368:	689b      	ldr	r3, [r3, #8]
 801236a:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801236c:	68bb      	ldr	r3, [r7, #8]
 801236e:	68db      	ldr	r3, [r3, #12]
 8012370:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8012372:	68bb      	ldr	r3, [r7, #8]
 8012374:	685b      	ldr	r3, [r3, #4]
 8012376:	4a0b      	ldr	r2, [pc, #44]	; (80123a4 <sys_check_timeouts+0x80>)
 8012378:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801237a:	68b9      	ldr	r1, [r7, #8]
 801237c:	2006      	movs	r0, #6
 801237e:	f7f8 fdd7 	bl	800af30 <memp_free>
    if (handler != NULL) {
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d0d3      	beq.n	8012330 <sys_check_timeouts+0xc>
      handler(arg);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	6838      	ldr	r0, [r7, #0]
 801238c:	4798      	blx	r3
  do {
 801238e:	e7cf      	b.n	8012330 <sys_check_timeouts+0xc>
      return;
 8012390:	bf00      	nop
 8012392:	e000      	b.n	8012396 <sys_check_timeouts+0x72>
      return;
 8012394:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8012396:	3710      	adds	r7, #16
 8012398:	46bd      	mov	sp, r7
 801239a:	bd80      	pop	{r7, pc}
 801239c:	20019c6c 	.word	0x20019c6c
 80123a0:	200001dc 	.word	0x200001dc
 80123a4:	200001e0 	.word	0x200001e0

080123a8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80123a8:	b580      	push	{r7, lr}
 80123aa:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80123ac:	f002 fd4c 	bl	8014e48 <rand>
 80123b0:	4603      	mov	r3, r0
 80123b2:	b29b      	uxth	r3, r3
 80123b4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80123b8:	b29b      	uxth	r3, r3
 80123ba:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80123be:	b29a      	uxth	r2, r3
 80123c0:	4b01      	ldr	r3, [pc, #4]	; (80123c8 <udp_init+0x20>)
 80123c2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80123c4:	bf00      	nop
 80123c6:	bd80      	pop	{r7, pc}
 80123c8:	20000088 	.word	0x20000088

080123cc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80123cc:	b580      	push	{r7, lr}
 80123ce:	b084      	sub	sp, #16
 80123d0:	af00      	add	r7, sp, #0
 80123d2:	60f8      	str	r0, [r7, #12]
 80123d4:	60b9      	str	r1, [r7, #8]
 80123d6:	4613      	mov	r3, r2
 80123d8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d105      	bne.n	80123ec <udp_input_local_match+0x20>
 80123e0:	4b27      	ldr	r3, [pc, #156]	; (8012480 <udp_input_local_match+0xb4>)
 80123e2:	2287      	movs	r2, #135	; 0x87
 80123e4:	4927      	ldr	r1, [pc, #156]	; (8012484 <udp_input_local_match+0xb8>)
 80123e6:	4828      	ldr	r0, [pc, #160]	; (8012488 <udp_input_local_match+0xbc>)
 80123e8:	f002 fca0 	bl	8014d2c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80123ec:	68bb      	ldr	r3, [r7, #8]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d105      	bne.n	80123fe <udp_input_local_match+0x32>
 80123f2:	4b23      	ldr	r3, [pc, #140]	; (8012480 <udp_input_local_match+0xb4>)
 80123f4:	2288      	movs	r2, #136	; 0x88
 80123f6:	4925      	ldr	r1, [pc, #148]	; (801248c <udp_input_local_match+0xc0>)
 80123f8:	4823      	ldr	r0, [pc, #140]	; (8012488 <udp_input_local_match+0xbc>)
 80123fa:	f002 fc97 	bl	8014d2c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	7a1b      	ldrb	r3, [r3, #8]
 8012402:	2b00      	cmp	r3, #0
 8012404:	d00b      	beq.n	801241e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012406:	68fb      	ldr	r3, [r7, #12]
 8012408:	7a1a      	ldrb	r2, [r3, #8]
 801240a:	4b21      	ldr	r3, [pc, #132]	; (8012490 <udp_input_local_match+0xc4>)
 801240c:	685b      	ldr	r3, [r3, #4]
 801240e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012412:	3301      	adds	r3, #1
 8012414:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012416:	429a      	cmp	r2, r3
 8012418:	d001      	beq.n	801241e <udp_input_local_match+0x52>
    return 0;
 801241a:	2300      	movs	r3, #0
 801241c:	e02b      	b.n	8012476 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801241e:	79fb      	ldrb	r3, [r7, #7]
 8012420:	2b00      	cmp	r3, #0
 8012422:	d018      	beq.n	8012456 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d013      	beq.n	8012452 <udp_input_local_match+0x86>
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	2b00      	cmp	r3, #0
 8012430:	d00f      	beq.n	8012452 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012432:	4b17      	ldr	r3, [pc, #92]	; (8012490 <udp_input_local_match+0xc4>)
 8012434:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012436:	f1b3 3fff 	cmp.w	r3, #4294967295
 801243a:	d00a      	beq.n	8012452 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	681a      	ldr	r2, [r3, #0]
 8012440:	4b13      	ldr	r3, [pc, #76]	; (8012490 <udp_input_local_match+0xc4>)
 8012442:	695b      	ldr	r3, [r3, #20]
 8012444:	405a      	eors	r2, r3
 8012446:	68bb      	ldr	r3, [r7, #8]
 8012448:	3308      	adds	r3, #8
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801244e:	2b00      	cmp	r3, #0
 8012450:	d110      	bne.n	8012474 <udp_input_local_match+0xa8>
          return 1;
 8012452:	2301      	movs	r3, #1
 8012454:	e00f      	b.n	8012476 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d009      	beq.n	8012470 <udp_input_local_match+0xa4>
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	2b00      	cmp	r3, #0
 8012462:	d005      	beq.n	8012470 <udp_input_local_match+0xa4>
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	681a      	ldr	r2, [r3, #0]
 8012468:	4b09      	ldr	r3, [pc, #36]	; (8012490 <udp_input_local_match+0xc4>)
 801246a:	695b      	ldr	r3, [r3, #20]
 801246c:	429a      	cmp	r2, r3
 801246e:	d101      	bne.n	8012474 <udp_input_local_match+0xa8>
        return 1;
 8012470:	2301      	movs	r3, #1
 8012472:	e000      	b.n	8012476 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8012474:	2300      	movs	r3, #0
}
 8012476:	4618      	mov	r0, r3
 8012478:	3710      	adds	r7, #16
 801247a:	46bd      	mov	sp, r7
 801247c:	bd80      	pop	{r7, pc}
 801247e:	bf00      	nop
 8012480:	08017f18 	.word	0x08017f18
 8012484:	08017f48 	.word	0x08017f48
 8012488:	08017f6c 	.word	0x08017f6c
 801248c:	08017f94 	.word	0x08017f94
 8012490:	2000d4f0 	.word	0x2000d4f0

08012494 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8012494:	b590      	push	{r4, r7, lr}
 8012496:	b08d      	sub	sp, #52	; 0x34
 8012498:	af02      	add	r7, sp, #8
 801249a:	6078      	str	r0, [r7, #4]
 801249c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801249e:	2300      	movs	r3, #0
 80124a0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d105      	bne.n	80124b4 <udp_input+0x20>
 80124a8:	4b7c      	ldr	r3, [pc, #496]	; (801269c <udp_input+0x208>)
 80124aa:	22cf      	movs	r2, #207	; 0xcf
 80124ac:	497c      	ldr	r1, [pc, #496]	; (80126a0 <udp_input+0x20c>)
 80124ae:	487d      	ldr	r0, [pc, #500]	; (80126a4 <udp_input+0x210>)
 80124b0:	f002 fc3c 	bl	8014d2c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80124b4:	683b      	ldr	r3, [r7, #0]
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d105      	bne.n	80124c6 <udp_input+0x32>
 80124ba:	4b78      	ldr	r3, [pc, #480]	; (801269c <udp_input+0x208>)
 80124bc:	22d0      	movs	r2, #208	; 0xd0
 80124be:	497a      	ldr	r1, [pc, #488]	; (80126a8 <udp_input+0x214>)
 80124c0:	4878      	ldr	r0, [pc, #480]	; (80126a4 <udp_input+0x210>)
 80124c2:	f002 fc33 	bl	8014d2c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	895b      	ldrh	r3, [r3, #10]
 80124ca:	2b07      	cmp	r3, #7
 80124cc:	d803      	bhi.n	80124d6 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80124ce:	6878      	ldr	r0, [r7, #4]
 80124d0:	f7f9 fb40 	bl	800bb54 <pbuf_free>
    goto end;
 80124d4:	e0de      	b.n	8012694 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	685b      	ldr	r3, [r3, #4]
 80124da:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80124dc:	4b73      	ldr	r3, [pc, #460]	; (80126ac <udp_input+0x218>)
 80124de:	695b      	ldr	r3, [r3, #20]
 80124e0:	4a72      	ldr	r2, [pc, #456]	; (80126ac <udp_input+0x218>)
 80124e2:	6812      	ldr	r2, [r2, #0]
 80124e4:	4611      	mov	r1, r2
 80124e6:	4618      	mov	r0, r3
 80124e8:	f001 fc88 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 80124ec:	4603      	mov	r3, r0
 80124ee:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80124f0:	697b      	ldr	r3, [r7, #20]
 80124f2:	881b      	ldrh	r3, [r3, #0]
 80124f4:	b29b      	uxth	r3, r3
 80124f6:	4618      	mov	r0, r3
 80124f8:	f7f8 f879 	bl	800a5ee <lwip_htons>
 80124fc:	4603      	mov	r3, r0
 80124fe:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8012500:	697b      	ldr	r3, [r7, #20]
 8012502:	885b      	ldrh	r3, [r3, #2]
 8012504:	b29b      	uxth	r3, r3
 8012506:	4618      	mov	r0, r3
 8012508:	f7f8 f871 	bl	800a5ee <lwip_htons>
 801250c:	4603      	mov	r3, r0
 801250e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8012510:	2300      	movs	r3, #0
 8012512:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8012514:	2300      	movs	r3, #0
 8012516:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8012518:	2300      	movs	r3, #0
 801251a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801251c:	4b64      	ldr	r3, [pc, #400]	; (80126b0 <udp_input+0x21c>)
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	627b      	str	r3, [r7, #36]	; 0x24
 8012522:	e054      	b.n	80125ce <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8012524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012526:	8a5b      	ldrh	r3, [r3, #18]
 8012528:	89fa      	ldrh	r2, [r7, #14]
 801252a:	429a      	cmp	r2, r3
 801252c:	d14a      	bne.n	80125c4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801252e:	7cfb      	ldrb	r3, [r7, #19]
 8012530:	461a      	mov	r2, r3
 8012532:	6839      	ldr	r1, [r7, #0]
 8012534:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012536:	f7ff ff49 	bl	80123cc <udp_input_local_match>
 801253a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801253c:	2b00      	cmp	r3, #0
 801253e:	d041      	beq.n	80125c4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8012540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012542:	7c1b      	ldrb	r3, [r3, #16]
 8012544:	f003 0304 	and.w	r3, r3, #4
 8012548:	2b00      	cmp	r3, #0
 801254a:	d11d      	bne.n	8012588 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801254c:	69fb      	ldr	r3, [r7, #28]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d102      	bne.n	8012558 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8012552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012554:	61fb      	str	r3, [r7, #28]
 8012556:	e017      	b.n	8012588 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8012558:	7cfb      	ldrb	r3, [r7, #19]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d014      	beq.n	8012588 <udp_input+0xf4>
 801255e:	4b53      	ldr	r3, [pc, #332]	; (80126ac <udp_input+0x218>)
 8012560:	695b      	ldr	r3, [r3, #20]
 8012562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012566:	d10f      	bne.n	8012588 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8012568:	69fb      	ldr	r3, [r7, #28]
 801256a:	681a      	ldr	r2, [r3, #0]
 801256c:	683b      	ldr	r3, [r7, #0]
 801256e:	3304      	adds	r3, #4
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	429a      	cmp	r2, r3
 8012574:	d008      	beq.n	8012588 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8012576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012578:	681a      	ldr	r2, [r3, #0]
 801257a:	683b      	ldr	r3, [r7, #0]
 801257c:	3304      	adds	r3, #4
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	429a      	cmp	r2, r3
 8012582:	d101      	bne.n	8012588 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8012584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012586:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8012588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801258a:	8a9b      	ldrh	r3, [r3, #20]
 801258c:	8a3a      	ldrh	r2, [r7, #16]
 801258e:	429a      	cmp	r2, r3
 8012590:	d118      	bne.n	80125c4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012594:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8012596:	2b00      	cmp	r3, #0
 8012598:	d005      	beq.n	80125a6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801259c:	685a      	ldr	r2, [r3, #4]
 801259e:	4b43      	ldr	r3, [pc, #268]	; (80126ac <udp_input+0x218>)
 80125a0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80125a2:	429a      	cmp	r2, r3
 80125a4:	d10e      	bne.n	80125c4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80125a6:	6a3b      	ldr	r3, [r7, #32]
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d014      	beq.n	80125d6 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80125ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ae:	68da      	ldr	r2, [r3, #12]
 80125b0:	6a3b      	ldr	r3, [r7, #32]
 80125b2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80125b4:	4b3e      	ldr	r3, [pc, #248]	; (80126b0 <udp_input+0x21c>)
 80125b6:	681a      	ldr	r2, [r3, #0]
 80125b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ba:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80125bc:	4a3c      	ldr	r2, [pc, #240]	; (80126b0 <udp_input+0x21c>)
 80125be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125c0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80125c2:	e008      	b.n	80125d6 <udp_input+0x142>
      }
    }

    prev = pcb;
 80125c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125c6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80125c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ca:	68db      	ldr	r3, [r3, #12]
 80125cc:	627b      	str	r3, [r7, #36]	; 0x24
 80125ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d1a7      	bne.n	8012524 <udp_input+0x90>
 80125d4:	e000      	b.n	80125d8 <udp_input+0x144>
        break;
 80125d6:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80125d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d101      	bne.n	80125e2 <udp_input+0x14e>
    pcb = uncon_pcb;
 80125de:	69fb      	ldr	r3, [r7, #28]
 80125e0:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80125e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d002      	beq.n	80125ee <udp_input+0x15a>
    for_us = 1;
 80125e8:	2301      	movs	r3, #1
 80125ea:	76fb      	strb	r3, [r7, #27]
 80125ec:	e00a      	b.n	8012604 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80125ee:	683b      	ldr	r3, [r7, #0]
 80125f0:	3304      	adds	r3, #4
 80125f2:	681a      	ldr	r2, [r3, #0]
 80125f4:	4b2d      	ldr	r3, [pc, #180]	; (80126ac <udp_input+0x218>)
 80125f6:	695b      	ldr	r3, [r3, #20]
 80125f8:	429a      	cmp	r2, r3
 80125fa:	bf0c      	ite	eq
 80125fc:	2301      	moveq	r3, #1
 80125fe:	2300      	movne	r3, #0
 8012600:	b2db      	uxtb	r3, r3
 8012602:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8012604:	7efb      	ldrb	r3, [r7, #27]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d041      	beq.n	801268e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801260a:	2108      	movs	r1, #8
 801260c:	6878      	ldr	r0, [r7, #4]
 801260e:	f7f9 fa1b 	bl	800ba48 <pbuf_remove_header>
 8012612:	4603      	mov	r3, r0
 8012614:	2b00      	cmp	r3, #0
 8012616:	d00a      	beq.n	801262e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8012618:	4b20      	ldr	r3, [pc, #128]	; (801269c <udp_input+0x208>)
 801261a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801261e:	4925      	ldr	r1, [pc, #148]	; (80126b4 <udp_input+0x220>)
 8012620:	4820      	ldr	r0, [pc, #128]	; (80126a4 <udp_input+0x210>)
 8012622:	f002 fb83 	bl	8014d2c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f7f9 fa94 	bl	800bb54 <pbuf_free>
      goto end;
 801262c:	e032      	b.n	8012694 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801262e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012630:	2b00      	cmp	r3, #0
 8012632:	d012      	beq.n	801265a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8012634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012636:	699b      	ldr	r3, [r3, #24]
 8012638:	2b00      	cmp	r3, #0
 801263a:	d00a      	beq.n	8012652 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801263c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801263e:	699c      	ldr	r4, [r3, #24]
 8012640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012642:	69d8      	ldr	r0, [r3, #28]
 8012644:	8a3b      	ldrh	r3, [r7, #16]
 8012646:	9300      	str	r3, [sp, #0]
 8012648:	4b1b      	ldr	r3, [pc, #108]	; (80126b8 <udp_input+0x224>)
 801264a:	687a      	ldr	r2, [r7, #4]
 801264c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801264e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8012650:	e021      	b.n	8012696 <udp_input+0x202>
        pbuf_free(p);
 8012652:	6878      	ldr	r0, [r7, #4]
 8012654:	f7f9 fa7e 	bl	800bb54 <pbuf_free>
        goto end;
 8012658:	e01c      	b.n	8012694 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801265a:	7cfb      	ldrb	r3, [r7, #19]
 801265c:	2b00      	cmp	r3, #0
 801265e:	d112      	bne.n	8012686 <udp_input+0x1f2>
 8012660:	4b12      	ldr	r3, [pc, #72]	; (80126ac <udp_input+0x218>)
 8012662:	695b      	ldr	r3, [r3, #20]
 8012664:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012668:	2be0      	cmp	r3, #224	; 0xe0
 801266a:	d00c      	beq.n	8012686 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801266c:	4b0f      	ldr	r3, [pc, #60]	; (80126ac <udp_input+0x218>)
 801266e:	899b      	ldrh	r3, [r3, #12]
 8012670:	3308      	adds	r3, #8
 8012672:	b29b      	uxth	r3, r3
 8012674:	b21b      	sxth	r3, r3
 8012676:	4619      	mov	r1, r3
 8012678:	6878      	ldr	r0, [r7, #4]
 801267a:	f7f9 fa58 	bl	800bb2e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801267e:	2103      	movs	r1, #3
 8012680:	6878      	ldr	r0, [r7, #4]
 8012682:	f001 f89b 	bl	80137bc <icmp_dest_unreach>
      pbuf_free(p);
 8012686:	6878      	ldr	r0, [r7, #4]
 8012688:	f7f9 fa64 	bl	800bb54 <pbuf_free>
  return;
 801268c:	e003      	b.n	8012696 <udp_input+0x202>
    pbuf_free(p);
 801268e:	6878      	ldr	r0, [r7, #4]
 8012690:	f7f9 fa60 	bl	800bb54 <pbuf_free>
  return;
 8012694:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8012696:	372c      	adds	r7, #44	; 0x2c
 8012698:	46bd      	mov	sp, r7
 801269a:	bd90      	pop	{r4, r7, pc}
 801269c:	08017f18 	.word	0x08017f18
 80126a0:	08017fbc 	.word	0x08017fbc
 80126a4:	08017f6c 	.word	0x08017f6c
 80126a8:	08017fd4 	.word	0x08017fd4
 80126ac:	2000d4f0 	.word	0x2000d4f0
 80126b0:	20019c8c 	.word	0x20019c8c
 80126b4:	08017ff0 	.word	0x08017ff0
 80126b8:	2000d500 	.word	0x2000d500

080126bc <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80126bc:	b480      	push	{r7}
 80126be:	b085      	sub	sp, #20
 80126c0:	af00      	add	r7, sp, #0
 80126c2:	6078      	str	r0, [r7, #4]
 80126c4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d01e      	beq.n	801270a <udp_netif_ip_addr_changed+0x4e>
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d01a      	beq.n	801270a <udp_netif_ip_addr_changed+0x4e>
 80126d4:	683b      	ldr	r3, [r7, #0]
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d017      	beq.n	801270a <udp_netif_ip_addr_changed+0x4e>
 80126da:	683b      	ldr	r3, [r7, #0]
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d013      	beq.n	801270a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80126e2:	4b0d      	ldr	r3, [pc, #52]	; (8012718 <udp_netif_ip_addr_changed+0x5c>)
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	60fb      	str	r3, [r7, #12]
 80126e8:	e00c      	b.n	8012704 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	681a      	ldr	r2, [r3, #0]
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	429a      	cmp	r2, r3
 80126f4:	d103      	bne.n	80126fe <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80126f6:	683b      	ldr	r3, [r7, #0]
 80126f8:	681a      	ldr	r2, [r3, #0]
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80126fe:	68fb      	ldr	r3, [r7, #12]
 8012700:	68db      	ldr	r3, [r3, #12]
 8012702:	60fb      	str	r3, [r7, #12]
 8012704:	68fb      	ldr	r3, [r7, #12]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d1ef      	bne.n	80126ea <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801270a:	bf00      	nop
 801270c:	3714      	adds	r7, #20
 801270e:	46bd      	mov	sp, r7
 8012710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012714:	4770      	bx	lr
 8012716:	bf00      	nop
 8012718:	20019c8c 	.word	0x20019c8c

0801271c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801271c:	b580      	push	{r7, lr}
 801271e:	b082      	sub	sp, #8
 8012720:	af00      	add	r7, sp, #0
 8012722:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8012724:	4915      	ldr	r1, [pc, #84]	; (801277c <etharp_free_entry+0x60>)
 8012726:	687a      	ldr	r2, [r7, #4]
 8012728:	4613      	mov	r3, r2
 801272a:	005b      	lsls	r3, r3, #1
 801272c:	4413      	add	r3, r2
 801272e:	00db      	lsls	r3, r3, #3
 8012730:	440b      	add	r3, r1
 8012732:	681b      	ldr	r3, [r3, #0]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d013      	beq.n	8012760 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8012738:	4910      	ldr	r1, [pc, #64]	; (801277c <etharp_free_entry+0x60>)
 801273a:	687a      	ldr	r2, [r7, #4]
 801273c:	4613      	mov	r3, r2
 801273e:	005b      	lsls	r3, r3, #1
 8012740:	4413      	add	r3, r2
 8012742:	00db      	lsls	r3, r3, #3
 8012744:	440b      	add	r3, r1
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	4618      	mov	r0, r3
 801274a:	f7f9 fa03 	bl	800bb54 <pbuf_free>
    arp_table[i].q = NULL;
 801274e:	490b      	ldr	r1, [pc, #44]	; (801277c <etharp_free_entry+0x60>)
 8012750:	687a      	ldr	r2, [r7, #4]
 8012752:	4613      	mov	r3, r2
 8012754:	005b      	lsls	r3, r3, #1
 8012756:	4413      	add	r3, r2
 8012758:	00db      	lsls	r3, r3, #3
 801275a:	440b      	add	r3, r1
 801275c:	2200      	movs	r2, #0
 801275e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8012760:	4906      	ldr	r1, [pc, #24]	; (801277c <etharp_free_entry+0x60>)
 8012762:	687a      	ldr	r2, [r7, #4]
 8012764:	4613      	mov	r3, r2
 8012766:	005b      	lsls	r3, r3, #1
 8012768:	4413      	add	r3, r2
 801276a:	00db      	lsls	r3, r3, #3
 801276c:	440b      	add	r3, r1
 801276e:	3314      	adds	r3, #20
 8012770:	2200      	movs	r2, #0
 8012772:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8012774:	bf00      	nop
 8012776:	3708      	adds	r7, #8
 8012778:	46bd      	mov	sp, r7
 801277a:	bd80      	pop	{r7, pc}
 801277c:	200001e8 	.word	0x200001e8

08012780 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8012780:	b580      	push	{r7, lr}
 8012782:	b082      	sub	sp, #8
 8012784:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012786:	2300      	movs	r3, #0
 8012788:	607b      	str	r3, [r7, #4]
 801278a:	e096      	b.n	80128ba <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801278c:	494f      	ldr	r1, [pc, #316]	; (80128cc <etharp_tmr+0x14c>)
 801278e:	687a      	ldr	r2, [r7, #4]
 8012790:	4613      	mov	r3, r2
 8012792:	005b      	lsls	r3, r3, #1
 8012794:	4413      	add	r3, r2
 8012796:	00db      	lsls	r3, r3, #3
 8012798:	440b      	add	r3, r1
 801279a:	3314      	adds	r3, #20
 801279c:	781b      	ldrb	r3, [r3, #0]
 801279e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80127a0:	78fb      	ldrb	r3, [r7, #3]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	f000 8086 	beq.w	80128b4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80127a8:	4948      	ldr	r1, [pc, #288]	; (80128cc <etharp_tmr+0x14c>)
 80127aa:	687a      	ldr	r2, [r7, #4]
 80127ac:	4613      	mov	r3, r2
 80127ae:	005b      	lsls	r3, r3, #1
 80127b0:	4413      	add	r3, r2
 80127b2:	00db      	lsls	r3, r3, #3
 80127b4:	440b      	add	r3, r1
 80127b6:	3312      	adds	r3, #18
 80127b8:	881b      	ldrh	r3, [r3, #0]
 80127ba:	3301      	adds	r3, #1
 80127bc:	b298      	uxth	r0, r3
 80127be:	4943      	ldr	r1, [pc, #268]	; (80128cc <etharp_tmr+0x14c>)
 80127c0:	687a      	ldr	r2, [r7, #4]
 80127c2:	4613      	mov	r3, r2
 80127c4:	005b      	lsls	r3, r3, #1
 80127c6:	4413      	add	r3, r2
 80127c8:	00db      	lsls	r3, r3, #3
 80127ca:	440b      	add	r3, r1
 80127cc:	3312      	adds	r3, #18
 80127ce:	4602      	mov	r2, r0
 80127d0:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80127d2:	493e      	ldr	r1, [pc, #248]	; (80128cc <etharp_tmr+0x14c>)
 80127d4:	687a      	ldr	r2, [r7, #4]
 80127d6:	4613      	mov	r3, r2
 80127d8:	005b      	lsls	r3, r3, #1
 80127da:	4413      	add	r3, r2
 80127dc:	00db      	lsls	r3, r3, #3
 80127de:	440b      	add	r3, r1
 80127e0:	3312      	adds	r3, #18
 80127e2:	881b      	ldrh	r3, [r3, #0]
 80127e4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80127e8:	d215      	bcs.n	8012816 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80127ea:	4938      	ldr	r1, [pc, #224]	; (80128cc <etharp_tmr+0x14c>)
 80127ec:	687a      	ldr	r2, [r7, #4]
 80127ee:	4613      	mov	r3, r2
 80127f0:	005b      	lsls	r3, r3, #1
 80127f2:	4413      	add	r3, r2
 80127f4:	00db      	lsls	r3, r3, #3
 80127f6:	440b      	add	r3, r1
 80127f8:	3314      	adds	r3, #20
 80127fa:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80127fc:	2b01      	cmp	r3, #1
 80127fe:	d10e      	bne.n	801281e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012800:	4932      	ldr	r1, [pc, #200]	; (80128cc <etharp_tmr+0x14c>)
 8012802:	687a      	ldr	r2, [r7, #4]
 8012804:	4613      	mov	r3, r2
 8012806:	005b      	lsls	r3, r3, #1
 8012808:	4413      	add	r3, r2
 801280a:	00db      	lsls	r3, r3, #3
 801280c:	440b      	add	r3, r1
 801280e:	3312      	adds	r3, #18
 8012810:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012812:	2b04      	cmp	r3, #4
 8012814:	d903      	bls.n	801281e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8012816:	6878      	ldr	r0, [r7, #4]
 8012818:	f7ff ff80 	bl	801271c <etharp_free_entry>
 801281c:	e04a      	b.n	80128b4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801281e:	492b      	ldr	r1, [pc, #172]	; (80128cc <etharp_tmr+0x14c>)
 8012820:	687a      	ldr	r2, [r7, #4]
 8012822:	4613      	mov	r3, r2
 8012824:	005b      	lsls	r3, r3, #1
 8012826:	4413      	add	r3, r2
 8012828:	00db      	lsls	r3, r3, #3
 801282a:	440b      	add	r3, r1
 801282c:	3314      	adds	r3, #20
 801282e:	781b      	ldrb	r3, [r3, #0]
 8012830:	2b03      	cmp	r3, #3
 8012832:	d10a      	bne.n	801284a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012834:	4925      	ldr	r1, [pc, #148]	; (80128cc <etharp_tmr+0x14c>)
 8012836:	687a      	ldr	r2, [r7, #4]
 8012838:	4613      	mov	r3, r2
 801283a:	005b      	lsls	r3, r3, #1
 801283c:	4413      	add	r3, r2
 801283e:	00db      	lsls	r3, r3, #3
 8012840:	440b      	add	r3, r1
 8012842:	3314      	adds	r3, #20
 8012844:	2204      	movs	r2, #4
 8012846:	701a      	strb	r2, [r3, #0]
 8012848:	e034      	b.n	80128b4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801284a:	4920      	ldr	r1, [pc, #128]	; (80128cc <etharp_tmr+0x14c>)
 801284c:	687a      	ldr	r2, [r7, #4]
 801284e:	4613      	mov	r3, r2
 8012850:	005b      	lsls	r3, r3, #1
 8012852:	4413      	add	r3, r2
 8012854:	00db      	lsls	r3, r3, #3
 8012856:	440b      	add	r3, r1
 8012858:	3314      	adds	r3, #20
 801285a:	781b      	ldrb	r3, [r3, #0]
 801285c:	2b04      	cmp	r3, #4
 801285e:	d10a      	bne.n	8012876 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012860:	491a      	ldr	r1, [pc, #104]	; (80128cc <etharp_tmr+0x14c>)
 8012862:	687a      	ldr	r2, [r7, #4]
 8012864:	4613      	mov	r3, r2
 8012866:	005b      	lsls	r3, r3, #1
 8012868:	4413      	add	r3, r2
 801286a:	00db      	lsls	r3, r3, #3
 801286c:	440b      	add	r3, r1
 801286e:	3314      	adds	r3, #20
 8012870:	2202      	movs	r2, #2
 8012872:	701a      	strb	r2, [r3, #0]
 8012874:	e01e      	b.n	80128b4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012876:	4915      	ldr	r1, [pc, #84]	; (80128cc <etharp_tmr+0x14c>)
 8012878:	687a      	ldr	r2, [r7, #4]
 801287a:	4613      	mov	r3, r2
 801287c:	005b      	lsls	r3, r3, #1
 801287e:	4413      	add	r3, r2
 8012880:	00db      	lsls	r3, r3, #3
 8012882:	440b      	add	r3, r1
 8012884:	3314      	adds	r3, #20
 8012886:	781b      	ldrb	r3, [r3, #0]
 8012888:	2b01      	cmp	r3, #1
 801288a:	d113      	bne.n	80128b4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801288c:	490f      	ldr	r1, [pc, #60]	; (80128cc <etharp_tmr+0x14c>)
 801288e:	687a      	ldr	r2, [r7, #4]
 8012890:	4613      	mov	r3, r2
 8012892:	005b      	lsls	r3, r3, #1
 8012894:	4413      	add	r3, r2
 8012896:	00db      	lsls	r3, r3, #3
 8012898:	440b      	add	r3, r1
 801289a:	3308      	adds	r3, #8
 801289c:	6818      	ldr	r0, [r3, #0]
 801289e:	687a      	ldr	r2, [r7, #4]
 80128a0:	4613      	mov	r3, r2
 80128a2:	005b      	lsls	r3, r3, #1
 80128a4:	4413      	add	r3, r2
 80128a6:	00db      	lsls	r3, r3, #3
 80128a8:	4a08      	ldr	r2, [pc, #32]	; (80128cc <etharp_tmr+0x14c>)
 80128aa:	4413      	add	r3, r2
 80128ac:	3304      	adds	r3, #4
 80128ae:	4619      	mov	r1, r3
 80128b0:	f000 fe6e 	bl	8013590 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	3301      	adds	r3, #1
 80128b8:	607b      	str	r3, [r7, #4]
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	2b09      	cmp	r3, #9
 80128be:	f77f af65 	ble.w	801278c <etharp_tmr+0xc>
      }
    }
  }
}
 80128c2:	bf00      	nop
 80128c4:	bf00      	nop
 80128c6:	3708      	adds	r7, #8
 80128c8:	46bd      	mov	sp, r7
 80128ca:	bd80      	pop	{r7, pc}
 80128cc:	200001e8 	.word	0x200001e8

080128d0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80128d0:	b580      	push	{r7, lr}
 80128d2:	b08a      	sub	sp, #40	; 0x28
 80128d4:	af00      	add	r7, sp, #0
 80128d6:	60f8      	str	r0, [r7, #12]
 80128d8:	460b      	mov	r3, r1
 80128da:	607a      	str	r2, [r7, #4]
 80128dc:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80128de:	230a      	movs	r3, #10
 80128e0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80128e2:	230a      	movs	r3, #10
 80128e4:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80128e6:	230a      	movs	r3, #10
 80128e8:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80128ea:	2300      	movs	r3, #0
 80128ec:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80128ee:	230a      	movs	r3, #10
 80128f0:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80128f2:	2300      	movs	r3, #0
 80128f4:	83bb      	strh	r3, [r7, #28]
 80128f6:	2300      	movs	r3, #0
 80128f8:	837b      	strh	r3, [r7, #26]
 80128fa:	2300      	movs	r3, #0
 80128fc:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80128fe:	2300      	movs	r3, #0
 8012900:	843b      	strh	r3, [r7, #32]
 8012902:	e0ae      	b.n	8012a62 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012904:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012908:	49a6      	ldr	r1, [pc, #664]	; (8012ba4 <etharp_find_entry+0x2d4>)
 801290a:	4613      	mov	r3, r2
 801290c:	005b      	lsls	r3, r3, #1
 801290e:	4413      	add	r3, r2
 8012910:	00db      	lsls	r3, r3, #3
 8012912:	440b      	add	r3, r1
 8012914:	3314      	adds	r3, #20
 8012916:	781b      	ldrb	r3, [r3, #0]
 8012918:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801291a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801291e:	2b0a      	cmp	r3, #10
 8012920:	d105      	bne.n	801292e <etharp_find_entry+0x5e>
 8012922:	7dfb      	ldrb	r3, [r7, #23]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d102      	bne.n	801292e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8012928:	8c3b      	ldrh	r3, [r7, #32]
 801292a:	847b      	strh	r3, [r7, #34]	; 0x22
 801292c:	e095      	b.n	8012a5a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801292e:	7dfb      	ldrb	r3, [r7, #23]
 8012930:	2b00      	cmp	r3, #0
 8012932:	f000 8092 	beq.w	8012a5a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8012936:	7dfb      	ldrb	r3, [r7, #23]
 8012938:	2b01      	cmp	r3, #1
 801293a:	d009      	beq.n	8012950 <etharp_find_entry+0x80>
 801293c:	7dfb      	ldrb	r3, [r7, #23]
 801293e:	2b01      	cmp	r3, #1
 8012940:	d806      	bhi.n	8012950 <etharp_find_entry+0x80>
 8012942:	4b99      	ldr	r3, [pc, #612]	; (8012ba8 <etharp_find_entry+0x2d8>)
 8012944:	f240 1223 	movw	r2, #291	; 0x123
 8012948:	4998      	ldr	r1, [pc, #608]	; (8012bac <etharp_find_entry+0x2dc>)
 801294a:	4899      	ldr	r0, [pc, #612]	; (8012bb0 <etharp_find_entry+0x2e0>)
 801294c:	f002 f9ee 	bl	8014d2c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d020      	beq.n	8012998 <etharp_find_entry+0xc8>
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	6819      	ldr	r1, [r3, #0]
 801295a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801295e:	4891      	ldr	r0, [pc, #580]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012960:	4613      	mov	r3, r2
 8012962:	005b      	lsls	r3, r3, #1
 8012964:	4413      	add	r3, r2
 8012966:	00db      	lsls	r3, r3, #3
 8012968:	4403      	add	r3, r0
 801296a:	3304      	adds	r3, #4
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	4299      	cmp	r1, r3
 8012970:	d112      	bne.n	8012998 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	2b00      	cmp	r3, #0
 8012976:	d00c      	beq.n	8012992 <etharp_find_entry+0xc2>
 8012978:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801297c:	4989      	ldr	r1, [pc, #548]	; (8012ba4 <etharp_find_entry+0x2d4>)
 801297e:	4613      	mov	r3, r2
 8012980:	005b      	lsls	r3, r3, #1
 8012982:	4413      	add	r3, r2
 8012984:	00db      	lsls	r3, r3, #3
 8012986:	440b      	add	r3, r1
 8012988:	3308      	adds	r3, #8
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	687a      	ldr	r2, [r7, #4]
 801298e:	429a      	cmp	r2, r3
 8012990:	d102      	bne.n	8012998 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8012992:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012996:	e100      	b.n	8012b9a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8012998:	7dfb      	ldrb	r3, [r7, #23]
 801299a:	2b01      	cmp	r3, #1
 801299c:	d140      	bne.n	8012a20 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801299e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129a2:	4980      	ldr	r1, [pc, #512]	; (8012ba4 <etharp_find_entry+0x2d4>)
 80129a4:	4613      	mov	r3, r2
 80129a6:	005b      	lsls	r3, r3, #1
 80129a8:	4413      	add	r3, r2
 80129aa:	00db      	lsls	r3, r3, #3
 80129ac:	440b      	add	r3, r1
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d01a      	beq.n	80129ea <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80129b4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129b8:	497a      	ldr	r1, [pc, #488]	; (8012ba4 <etharp_find_entry+0x2d4>)
 80129ba:	4613      	mov	r3, r2
 80129bc:	005b      	lsls	r3, r3, #1
 80129be:	4413      	add	r3, r2
 80129c0:	00db      	lsls	r3, r3, #3
 80129c2:	440b      	add	r3, r1
 80129c4:	3312      	adds	r3, #18
 80129c6:	881b      	ldrh	r3, [r3, #0]
 80129c8:	8bba      	ldrh	r2, [r7, #28]
 80129ca:	429a      	cmp	r2, r3
 80129cc:	d845      	bhi.n	8012a5a <etharp_find_entry+0x18a>
            old_queue = i;
 80129ce:	8c3b      	ldrh	r3, [r7, #32]
 80129d0:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80129d2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129d6:	4973      	ldr	r1, [pc, #460]	; (8012ba4 <etharp_find_entry+0x2d4>)
 80129d8:	4613      	mov	r3, r2
 80129da:	005b      	lsls	r3, r3, #1
 80129dc:	4413      	add	r3, r2
 80129de:	00db      	lsls	r3, r3, #3
 80129e0:	440b      	add	r3, r1
 80129e2:	3312      	adds	r3, #18
 80129e4:	881b      	ldrh	r3, [r3, #0]
 80129e6:	83bb      	strh	r3, [r7, #28]
 80129e8:	e037      	b.n	8012a5a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80129ea:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129ee:	496d      	ldr	r1, [pc, #436]	; (8012ba4 <etharp_find_entry+0x2d4>)
 80129f0:	4613      	mov	r3, r2
 80129f2:	005b      	lsls	r3, r3, #1
 80129f4:	4413      	add	r3, r2
 80129f6:	00db      	lsls	r3, r3, #3
 80129f8:	440b      	add	r3, r1
 80129fa:	3312      	adds	r3, #18
 80129fc:	881b      	ldrh	r3, [r3, #0]
 80129fe:	8b7a      	ldrh	r2, [r7, #26]
 8012a00:	429a      	cmp	r2, r3
 8012a02:	d82a      	bhi.n	8012a5a <etharp_find_entry+0x18a>
            old_pending = i;
 8012a04:	8c3b      	ldrh	r3, [r7, #32]
 8012a06:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8012a08:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a0c:	4965      	ldr	r1, [pc, #404]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012a0e:	4613      	mov	r3, r2
 8012a10:	005b      	lsls	r3, r3, #1
 8012a12:	4413      	add	r3, r2
 8012a14:	00db      	lsls	r3, r3, #3
 8012a16:	440b      	add	r3, r1
 8012a18:	3312      	adds	r3, #18
 8012a1a:	881b      	ldrh	r3, [r3, #0]
 8012a1c:	837b      	strh	r3, [r7, #26]
 8012a1e:	e01c      	b.n	8012a5a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012a20:	7dfb      	ldrb	r3, [r7, #23]
 8012a22:	2b01      	cmp	r3, #1
 8012a24:	d919      	bls.n	8012a5a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8012a26:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a2a:	495e      	ldr	r1, [pc, #376]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012a2c:	4613      	mov	r3, r2
 8012a2e:	005b      	lsls	r3, r3, #1
 8012a30:	4413      	add	r3, r2
 8012a32:	00db      	lsls	r3, r3, #3
 8012a34:	440b      	add	r3, r1
 8012a36:	3312      	adds	r3, #18
 8012a38:	881b      	ldrh	r3, [r3, #0]
 8012a3a:	8b3a      	ldrh	r2, [r7, #24]
 8012a3c:	429a      	cmp	r2, r3
 8012a3e:	d80c      	bhi.n	8012a5a <etharp_find_entry+0x18a>
            old_stable = i;
 8012a40:	8c3b      	ldrh	r3, [r7, #32]
 8012a42:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8012a44:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a48:	4956      	ldr	r1, [pc, #344]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012a4a:	4613      	mov	r3, r2
 8012a4c:	005b      	lsls	r3, r3, #1
 8012a4e:	4413      	add	r3, r2
 8012a50:	00db      	lsls	r3, r3, #3
 8012a52:	440b      	add	r3, r1
 8012a54:	3312      	adds	r3, #18
 8012a56:	881b      	ldrh	r3, [r3, #0]
 8012a58:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012a5a:	8c3b      	ldrh	r3, [r7, #32]
 8012a5c:	3301      	adds	r3, #1
 8012a5e:	b29b      	uxth	r3, r3
 8012a60:	843b      	strh	r3, [r7, #32]
 8012a62:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012a66:	2b09      	cmp	r3, #9
 8012a68:	f77f af4c 	ble.w	8012904 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8012a6c:	7afb      	ldrb	r3, [r7, #11]
 8012a6e:	f003 0302 	and.w	r3, r3, #2
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d108      	bne.n	8012a88 <etharp_find_entry+0x1b8>
 8012a76:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012a7a:	2b0a      	cmp	r3, #10
 8012a7c:	d107      	bne.n	8012a8e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8012a7e:	7afb      	ldrb	r3, [r7, #11]
 8012a80:	f003 0301 	and.w	r3, r3, #1
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	d102      	bne.n	8012a8e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8012a88:	f04f 33ff 	mov.w	r3, #4294967295
 8012a8c:	e085      	b.n	8012b9a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012a8e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012a92:	2b09      	cmp	r3, #9
 8012a94:	dc02      	bgt.n	8012a9c <etharp_find_entry+0x1cc>
    i = empty;
 8012a96:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012a98:	843b      	strh	r3, [r7, #32]
 8012a9a:	e039      	b.n	8012b10 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8012a9c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8012aa0:	2b09      	cmp	r3, #9
 8012aa2:	dc14      	bgt.n	8012ace <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8012aa4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012aa6:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8012aa8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012aac:	493d      	ldr	r1, [pc, #244]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012aae:	4613      	mov	r3, r2
 8012ab0:	005b      	lsls	r3, r3, #1
 8012ab2:	4413      	add	r3, r2
 8012ab4:	00db      	lsls	r3, r3, #3
 8012ab6:	440b      	add	r3, r1
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d018      	beq.n	8012af0 <etharp_find_entry+0x220>
 8012abe:	4b3a      	ldr	r3, [pc, #232]	; (8012ba8 <etharp_find_entry+0x2d8>)
 8012ac0:	f240 126d 	movw	r2, #365	; 0x16d
 8012ac4:	493b      	ldr	r1, [pc, #236]	; (8012bb4 <etharp_find_entry+0x2e4>)
 8012ac6:	483a      	ldr	r0, [pc, #232]	; (8012bb0 <etharp_find_entry+0x2e0>)
 8012ac8:	f002 f930 	bl	8014d2c <iprintf>
 8012acc:	e010      	b.n	8012af0 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8012ace:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8012ad2:	2b09      	cmp	r3, #9
 8012ad4:	dc02      	bgt.n	8012adc <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8012ad6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012ad8:	843b      	strh	r3, [r7, #32]
 8012ada:	e009      	b.n	8012af0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8012adc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8012ae0:	2b09      	cmp	r3, #9
 8012ae2:	dc02      	bgt.n	8012aea <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8012ae4:	8bfb      	ldrh	r3, [r7, #30]
 8012ae6:	843b      	strh	r3, [r7, #32]
 8012ae8:	e002      	b.n	8012af0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8012aea:	f04f 33ff 	mov.w	r3, #4294967295
 8012aee:	e054      	b.n	8012b9a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012af0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012af4:	2b09      	cmp	r3, #9
 8012af6:	dd06      	ble.n	8012b06 <etharp_find_entry+0x236>
 8012af8:	4b2b      	ldr	r3, [pc, #172]	; (8012ba8 <etharp_find_entry+0x2d8>)
 8012afa:	f240 127f 	movw	r2, #383	; 0x17f
 8012afe:	492e      	ldr	r1, [pc, #184]	; (8012bb8 <etharp_find_entry+0x2e8>)
 8012b00:	482b      	ldr	r0, [pc, #172]	; (8012bb0 <etharp_find_entry+0x2e0>)
 8012b02:	f002 f913 	bl	8014d2c <iprintf>
    etharp_free_entry(i);
 8012b06:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012b0a:	4618      	mov	r0, r3
 8012b0c:	f7ff fe06 	bl	801271c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012b10:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012b14:	2b09      	cmp	r3, #9
 8012b16:	dd06      	ble.n	8012b26 <etharp_find_entry+0x256>
 8012b18:	4b23      	ldr	r3, [pc, #140]	; (8012ba8 <etharp_find_entry+0x2d8>)
 8012b1a:	f240 1283 	movw	r2, #387	; 0x183
 8012b1e:	4926      	ldr	r1, [pc, #152]	; (8012bb8 <etharp_find_entry+0x2e8>)
 8012b20:	4823      	ldr	r0, [pc, #140]	; (8012bb0 <etharp_find_entry+0x2e0>)
 8012b22:	f002 f903 	bl	8014d2c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8012b26:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b2a:	491e      	ldr	r1, [pc, #120]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012b2c:	4613      	mov	r3, r2
 8012b2e:	005b      	lsls	r3, r3, #1
 8012b30:	4413      	add	r3, r2
 8012b32:	00db      	lsls	r3, r3, #3
 8012b34:	440b      	add	r3, r1
 8012b36:	3314      	adds	r3, #20
 8012b38:	781b      	ldrb	r3, [r3, #0]
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d006      	beq.n	8012b4c <etharp_find_entry+0x27c>
 8012b3e:	4b1a      	ldr	r3, [pc, #104]	; (8012ba8 <etharp_find_entry+0x2d8>)
 8012b40:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8012b44:	491d      	ldr	r1, [pc, #116]	; (8012bbc <etharp_find_entry+0x2ec>)
 8012b46:	481a      	ldr	r0, [pc, #104]	; (8012bb0 <etharp_find_entry+0x2e0>)
 8012b48:	f002 f8f0 	bl	8014d2c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d00b      	beq.n	8012b6a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8012b52:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	6819      	ldr	r1, [r3, #0]
 8012b5a:	4812      	ldr	r0, [pc, #72]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012b5c:	4613      	mov	r3, r2
 8012b5e:	005b      	lsls	r3, r3, #1
 8012b60:	4413      	add	r3, r2
 8012b62:	00db      	lsls	r3, r3, #3
 8012b64:	4403      	add	r3, r0
 8012b66:	3304      	adds	r3, #4
 8012b68:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8012b6a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b6e:	490d      	ldr	r1, [pc, #52]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012b70:	4613      	mov	r3, r2
 8012b72:	005b      	lsls	r3, r3, #1
 8012b74:	4413      	add	r3, r2
 8012b76:	00db      	lsls	r3, r3, #3
 8012b78:	440b      	add	r3, r1
 8012b7a:	3312      	adds	r3, #18
 8012b7c:	2200      	movs	r2, #0
 8012b7e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8012b80:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b84:	4907      	ldr	r1, [pc, #28]	; (8012ba4 <etharp_find_entry+0x2d4>)
 8012b86:	4613      	mov	r3, r2
 8012b88:	005b      	lsls	r3, r3, #1
 8012b8a:	4413      	add	r3, r2
 8012b8c:	00db      	lsls	r3, r3, #3
 8012b8e:	440b      	add	r3, r1
 8012b90:	3308      	adds	r3, #8
 8012b92:	687a      	ldr	r2, [r7, #4]
 8012b94:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8012b96:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8012b9a:	4618      	mov	r0, r3
 8012b9c:	3728      	adds	r7, #40	; 0x28
 8012b9e:	46bd      	mov	sp, r7
 8012ba0:	bd80      	pop	{r7, pc}
 8012ba2:	bf00      	nop
 8012ba4:	200001e8 	.word	0x200001e8
 8012ba8:	0801827c 	.word	0x0801827c
 8012bac:	080182b4 	.word	0x080182b4
 8012bb0:	080182f4 	.word	0x080182f4
 8012bb4:	0801831c 	.word	0x0801831c
 8012bb8:	08018334 	.word	0x08018334
 8012bbc:	08018348 	.word	0x08018348

08012bc0 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012bc0:	b580      	push	{r7, lr}
 8012bc2:	b088      	sub	sp, #32
 8012bc4:	af02      	add	r7, sp, #8
 8012bc6:	60f8      	str	r0, [r7, #12]
 8012bc8:	60b9      	str	r1, [r7, #8]
 8012bca:	607a      	str	r2, [r7, #4]
 8012bcc:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012bd4:	2b06      	cmp	r3, #6
 8012bd6:	d006      	beq.n	8012be6 <etharp_update_arp_entry+0x26>
 8012bd8:	4b48      	ldr	r3, [pc, #288]	; (8012cfc <etharp_update_arp_entry+0x13c>)
 8012bda:	f240 12a9 	movw	r2, #425	; 0x1a9
 8012bde:	4948      	ldr	r1, [pc, #288]	; (8012d00 <etharp_update_arp_entry+0x140>)
 8012be0:	4848      	ldr	r0, [pc, #288]	; (8012d04 <etharp_update_arp_entry+0x144>)
 8012be2:	f002 f8a3 	bl	8014d2c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8012be6:	68bb      	ldr	r3, [r7, #8]
 8012be8:	2b00      	cmp	r3, #0
 8012bea:	d012      	beq.n	8012c12 <etharp_update_arp_entry+0x52>
 8012bec:	68bb      	ldr	r3, [r7, #8]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d00e      	beq.n	8012c12 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012bf4:	68bb      	ldr	r3, [r7, #8]
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	68f9      	ldr	r1, [r7, #12]
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	f001 f8fe 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 8012c00:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d105      	bne.n	8012c12 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8012c06:	68bb      	ldr	r3, [r7, #8]
 8012c08:	681b      	ldr	r3, [r3, #0]
 8012c0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012c0e:	2be0      	cmp	r3, #224	; 0xe0
 8012c10:	d102      	bne.n	8012c18 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012c12:	f06f 030f 	mvn.w	r3, #15
 8012c16:	e06c      	b.n	8012cf2 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012c18:	78fb      	ldrb	r3, [r7, #3]
 8012c1a:	68fa      	ldr	r2, [r7, #12]
 8012c1c:	4619      	mov	r1, r3
 8012c1e:	68b8      	ldr	r0, [r7, #8]
 8012c20:	f7ff fe56 	bl	80128d0 <etharp_find_entry>
 8012c24:	4603      	mov	r3, r0
 8012c26:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8012c28:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	da02      	bge.n	8012c36 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8012c30:	8afb      	ldrh	r3, [r7, #22]
 8012c32:	b25b      	sxtb	r3, r3
 8012c34:	e05d      	b.n	8012cf2 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8012c36:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012c3a:	4933      	ldr	r1, [pc, #204]	; (8012d08 <etharp_update_arp_entry+0x148>)
 8012c3c:	4613      	mov	r3, r2
 8012c3e:	005b      	lsls	r3, r3, #1
 8012c40:	4413      	add	r3, r2
 8012c42:	00db      	lsls	r3, r3, #3
 8012c44:	440b      	add	r3, r1
 8012c46:	3314      	adds	r3, #20
 8012c48:	2202      	movs	r2, #2
 8012c4a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8012c4c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012c50:	492d      	ldr	r1, [pc, #180]	; (8012d08 <etharp_update_arp_entry+0x148>)
 8012c52:	4613      	mov	r3, r2
 8012c54:	005b      	lsls	r3, r3, #1
 8012c56:	4413      	add	r3, r2
 8012c58:	00db      	lsls	r3, r3, #3
 8012c5a:	440b      	add	r3, r1
 8012c5c:	3308      	adds	r3, #8
 8012c5e:	68fa      	ldr	r2, [r7, #12]
 8012c60:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8012c62:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012c66:	4613      	mov	r3, r2
 8012c68:	005b      	lsls	r3, r3, #1
 8012c6a:	4413      	add	r3, r2
 8012c6c:	00db      	lsls	r3, r3, #3
 8012c6e:	3308      	adds	r3, #8
 8012c70:	4a25      	ldr	r2, [pc, #148]	; (8012d08 <etharp_update_arp_entry+0x148>)
 8012c72:	4413      	add	r3, r2
 8012c74:	3304      	adds	r3, #4
 8012c76:	2206      	movs	r2, #6
 8012c78:	6879      	ldr	r1, [r7, #4]
 8012c7a:	4618      	mov	r0, r3
 8012c7c:	f002 f840 	bl	8014d00 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8012c80:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012c84:	4920      	ldr	r1, [pc, #128]	; (8012d08 <etharp_update_arp_entry+0x148>)
 8012c86:	4613      	mov	r3, r2
 8012c88:	005b      	lsls	r3, r3, #1
 8012c8a:	4413      	add	r3, r2
 8012c8c:	00db      	lsls	r3, r3, #3
 8012c8e:	440b      	add	r3, r1
 8012c90:	3312      	adds	r3, #18
 8012c92:	2200      	movs	r2, #0
 8012c94:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8012c96:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012c9a:	491b      	ldr	r1, [pc, #108]	; (8012d08 <etharp_update_arp_entry+0x148>)
 8012c9c:	4613      	mov	r3, r2
 8012c9e:	005b      	lsls	r3, r3, #1
 8012ca0:	4413      	add	r3, r2
 8012ca2:	00db      	lsls	r3, r3, #3
 8012ca4:	440b      	add	r3, r1
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d021      	beq.n	8012cf0 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8012cac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012cb0:	4915      	ldr	r1, [pc, #84]	; (8012d08 <etharp_update_arp_entry+0x148>)
 8012cb2:	4613      	mov	r3, r2
 8012cb4:	005b      	lsls	r3, r3, #1
 8012cb6:	4413      	add	r3, r2
 8012cb8:	00db      	lsls	r3, r3, #3
 8012cba:	440b      	add	r3, r1
 8012cbc:	681b      	ldr	r3, [r3, #0]
 8012cbe:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8012cc0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012cc4:	4910      	ldr	r1, [pc, #64]	; (8012d08 <etharp_update_arp_entry+0x148>)
 8012cc6:	4613      	mov	r3, r2
 8012cc8:	005b      	lsls	r3, r3, #1
 8012cca:	4413      	add	r3, r2
 8012ccc:	00db      	lsls	r3, r3, #3
 8012cce:	440b      	add	r3, r1
 8012cd0:	2200      	movs	r2, #0
 8012cd2:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8012cda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012cde:	9300      	str	r3, [sp, #0]
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	6939      	ldr	r1, [r7, #16]
 8012ce4:	68f8      	ldr	r0, [r7, #12]
 8012ce6:	f001 ff91 	bl	8014c0c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8012cea:	6938      	ldr	r0, [r7, #16]
 8012cec:	f7f8 ff32 	bl	800bb54 <pbuf_free>
  }
  return ERR_OK;
 8012cf0:	2300      	movs	r3, #0
}
 8012cf2:	4618      	mov	r0, r3
 8012cf4:	3718      	adds	r7, #24
 8012cf6:	46bd      	mov	sp, r7
 8012cf8:	bd80      	pop	{r7, pc}
 8012cfa:	bf00      	nop
 8012cfc:	0801827c 	.word	0x0801827c
 8012d00:	08018374 	.word	0x08018374
 8012d04:	080182f4 	.word	0x080182f4
 8012d08:	200001e8 	.word	0x200001e8

08012d0c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	b084      	sub	sp, #16
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012d14:	2300      	movs	r3, #0
 8012d16:	60fb      	str	r3, [r7, #12]
 8012d18:	e01e      	b.n	8012d58 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8012d1a:	4913      	ldr	r1, [pc, #76]	; (8012d68 <etharp_cleanup_netif+0x5c>)
 8012d1c:	68fa      	ldr	r2, [r7, #12]
 8012d1e:	4613      	mov	r3, r2
 8012d20:	005b      	lsls	r3, r3, #1
 8012d22:	4413      	add	r3, r2
 8012d24:	00db      	lsls	r3, r3, #3
 8012d26:	440b      	add	r3, r1
 8012d28:	3314      	adds	r3, #20
 8012d2a:	781b      	ldrb	r3, [r3, #0]
 8012d2c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8012d2e:	7afb      	ldrb	r3, [r7, #11]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d00e      	beq.n	8012d52 <etharp_cleanup_netif+0x46>
 8012d34:	490c      	ldr	r1, [pc, #48]	; (8012d68 <etharp_cleanup_netif+0x5c>)
 8012d36:	68fa      	ldr	r2, [r7, #12]
 8012d38:	4613      	mov	r3, r2
 8012d3a:	005b      	lsls	r3, r3, #1
 8012d3c:	4413      	add	r3, r2
 8012d3e:	00db      	lsls	r3, r3, #3
 8012d40:	440b      	add	r3, r1
 8012d42:	3308      	adds	r3, #8
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	687a      	ldr	r2, [r7, #4]
 8012d48:	429a      	cmp	r2, r3
 8012d4a:	d102      	bne.n	8012d52 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8012d4c:	68f8      	ldr	r0, [r7, #12]
 8012d4e:	f7ff fce5 	bl	801271c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	3301      	adds	r3, #1
 8012d56:	60fb      	str	r3, [r7, #12]
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	2b09      	cmp	r3, #9
 8012d5c:	dddd      	ble.n	8012d1a <etharp_cleanup_netif+0xe>
    }
  }
}
 8012d5e:	bf00      	nop
 8012d60:	bf00      	nop
 8012d62:	3710      	adds	r7, #16
 8012d64:	46bd      	mov	sp, r7
 8012d66:	bd80      	pop	{r7, pc}
 8012d68:	200001e8 	.word	0x200001e8

08012d6c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8012d6c:	b5b0      	push	{r4, r5, r7, lr}
 8012d6e:	b08a      	sub	sp, #40	; 0x28
 8012d70:	af04      	add	r7, sp, #16
 8012d72:	6078      	str	r0, [r7, #4]
 8012d74:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8012d76:	683b      	ldr	r3, [r7, #0]
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d107      	bne.n	8012d8c <etharp_input+0x20>
 8012d7c:	4b3d      	ldr	r3, [pc, #244]	; (8012e74 <etharp_input+0x108>)
 8012d7e:	f240 228a 	movw	r2, #650	; 0x28a
 8012d82:	493d      	ldr	r1, [pc, #244]	; (8012e78 <etharp_input+0x10c>)
 8012d84:	483d      	ldr	r0, [pc, #244]	; (8012e7c <etharp_input+0x110>)
 8012d86:	f001 ffd1 	bl	8014d2c <iprintf>
 8012d8a:	e06f      	b.n	8012e6c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	685b      	ldr	r3, [r3, #4]
 8012d90:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012d92:	693b      	ldr	r3, [r7, #16]
 8012d94:	881b      	ldrh	r3, [r3, #0]
 8012d96:	b29b      	uxth	r3, r3
 8012d98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012d9c:	d10c      	bne.n	8012db8 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012d9e:	693b      	ldr	r3, [r7, #16]
 8012da0:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012da2:	2b06      	cmp	r3, #6
 8012da4:	d108      	bne.n	8012db8 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012da6:	693b      	ldr	r3, [r7, #16]
 8012da8:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012daa:	2b04      	cmp	r3, #4
 8012dac:	d104      	bne.n	8012db8 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8012dae:	693b      	ldr	r3, [r7, #16]
 8012db0:	885b      	ldrh	r3, [r3, #2]
 8012db2:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012db4:	2b08      	cmp	r3, #8
 8012db6:	d003      	beq.n	8012dc0 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8012db8:	6878      	ldr	r0, [r7, #4]
 8012dba:	f7f8 fecb 	bl	800bb54 <pbuf_free>
    return;
 8012dbe:	e055      	b.n	8012e6c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8012dc0:	693b      	ldr	r3, [r7, #16]
 8012dc2:	330e      	adds	r3, #14
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8012dc8:	693b      	ldr	r3, [r7, #16]
 8012dca:	3318      	adds	r3, #24
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012dd0:	683b      	ldr	r3, [r7, #0]
 8012dd2:	3304      	adds	r3, #4
 8012dd4:	681b      	ldr	r3, [r3, #0]
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	d102      	bne.n	8012de0 <etharp_input+0x74>
    for_us = 0;
 8012dda:	2300      	movs	r3, #0
 8012ddc:	75fb      	strb	r3, [r7, #23]
 8012dde:	e009      	b.n	8012df4 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8012de0:	68ba      	ldr	r2, [r7, #8]
 8012de2:	683b      	ldr	r3, [r7, #0]
 8012de4:	3304      	adds	r3, #4
 8012de6:	681b      	ldr	r3, [r3, #0]
 8012de8:	429a      	cmp	r2, r3
 8012dea:	bf0c      	ite	eq
 8012dec:	2301      	moveq	r3, #1
 8012dee:	2300      	movne	r3, #0
 8012df0:	b2db      	uxtb	r3, r3
 8012df2:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8012df4:	693b      	ldr	r3, [r7, #16]
 8012df6:	f103 0208 	add.w	r2, r3, #8
 8012dfa:	7dfb      	ldrb	r3, [r7, #23]
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d001      	beq.n	8012e04 <etharp_input+0x98>
 8012e00:	2301      	movs	r3, #1
 8012e02:	e000      	b.n	8012e06 <etharp_input+0x9a>
 8012e04:	2302      	movs	r3, #2
 8012e06:	f107 010c 	add.w	r1, r7, #12
 8012e0a:	6838      	ldr	r0, [r7, #0]
 8012e0c:	f7ff fed8 	bl	8012bc0 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8012e10:	693b      	ldr	r3, [r7, #16]
 8012e12:	88db      	ldrh	r3, [r3, #6]
 8012e14:	b29b      	uxth	r3, r3
 8012e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012e1a:	d003      	beq.n	8012e24 <etharp_input+0xb8>
 8012e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012e20:	d01e      	beq.n	8012e60 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8012e22:	e020      	b.n	8012e66 <etharp_input+0xfa>
      if (for_us) {
 8012e24:	7dfb      	ldrb	r3, [r7, #23]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d01c      	beq.n	8012e64 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8012e2a:	683b      	ldr	r3, [r7, #0]
 8012e2c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8012e30:	693b      	ldr	r3, [r7, #16]
 8012e32:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8012e36:	683b      	ldr	r3, [r7, #0]
 8012e38:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8012e3c:	683b      	ldr	r3, [r7, #0]
 8012e3e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8012e40:	693a      	ldr	r2, [r7, #16]
 8012e42:	3208      	adds	r2, #8
        etharp_raw(netif,
 8012e44:	2102      	movs	r1, #2
 8012e46:	9103      	str	r1, [sp, #12]
 8012e48:	f107 010c 	add.w	r1, r7, #12
 8012e4c:	9102      	str	r1, [sp, #8]
 8012e4e:	9201      	str	r2, [sp, #4]
 8012e50:	9300      	str	r3, [sp, #0]
 8012e52:	462b      	mov	r3, r5
 8012e54:	4622      	mov	r2, r4
 8012e56:	4601      	mov	r1, r0
 8012e58:	6838      	ldr	r0, [r7, #0]
 8012e5a:	f000 faeb 	bl	8013434 <etharp_raw>
      break;
 8012e5e:	e001      	b.n	8012e64 <etharp_input+0xf8>
      break;
 8012e60:	bf00      	nop
 8012e62:	e000      	b.n	8012e66 <etharp_input+0xfa>
      break;
 8012e64:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8012e66:	6878      	ldr	r0, [r7, #4]
 8012e68:	f7f8 fe74 	bl	800bb54 <pbuf_free>
}
 8012e6c:	3718      	adds	r7, #24
 8012e6e:	46bd      	mov	sp, r7
 8012e70:	bdb0      	pop	{r4, r5, r7, pc}
 8012e72:	bf00      	nop
 8012e74:	0801827c 	.word	0x0801827c
 8012e78:	080183cc 	.word	0x080183cc
 8012e7c:	080182f4 	.word	0x080182f4

08012e80 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8012e80:	b580      	push	{r7, lr}
 8012e82:	b086      	sub	sp, #24
 8012e84:	af02      	add	r7, sp, #8
 8012e86:	60f8      	str	r0, [r7, #12]
 8012e88:	60b9      	str	r1, [r7, #8]
 8012e8a:	4613      	mov	r3, r2
 8012e8c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8012e8e:	79fa      	ldrb	r2, [r7, #7]
 8012e90:	4944      	ldr	r1, [pc, #272]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012e92:	4613      	mov	r3, r2
 8012e94:	005b      	lsls	r3, r3, #1
 8012e96:	4413      	add	r3, r2
 8012e98:	00db      	lsls	r3, r3, #3
 8012e9a:	440b      	add	r3, r1
 8012e9c:	3314      	adds	r3, #20
 8012e9e:	781b      	ldrb	r3, [r3, #0]
 8012ea0:	2b01      	cmp	r3, #1
 8012ea2:	d806      	bhi.n	8012eb2 <etharp_output_to_arp_index+0x32>
 8012ea4:	4b40      	ldr	r3, [pc, #256]	; (8012fa8 <etharp_output_to_arp_index+0x128>)
 8012ea6:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012eaa:	4940      	ldr	r1, [pc, #256]	; (8012fac <etharp_output_to_arp_index+0x12c>)
 8012eac:	4840      	ldr	r0, [pc, #256]	; (8012fb0 <etharp_output_to_arp_index+0x130>)
 8012eae:	f001 ff3d 	bl	8014d2c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8012eb2:	79fa      	ldrb	r2, [r7, #7]
 8012eb4:	493b      	ldr	r1, [pc, #236]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012eb6:	4613      	mov	r3, r2
 8012eb8:	005b      	lsls	r3, r3, #1
 8012eba:	4413      	add	r3, r2
 8012ebc:	00db      	lsls	r3, r3, #3
 8012ebe:	440b      	add	r3, r1
 8012ec0:	3314      	adds	r3, #20
 8012ec2:	781b      	ldrb	r3, [r3, #0]
 8012ec4:	2b02      	cmp	r3, #2
 8012ec6:	d153      	bne.n	8012f70 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8012ec8:	79fa      	ldrb	r2, [r7, #7]
 8012eca:	4936      	ldr	r1, [pc, #216]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012ecc:	4613      	mov	r3, r2
 8012ece:	005b      	lsls	r3, r3, #1
 8012ed0:	4413      	add	r3, r2
 8012ed2:	00db      	lsls	r3, r3, #3
 8012ed4:	440b      	add	r3, r1
 8012ed6:	3312      	adds	r3, #18
 8012ed8:	881b      	ldrh	r3, [r3, #0]
 8012eda:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8012ede:	d919      	bls.n	8012f14 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8012ee0:	79fa      	ldrb	r2, [r7, #7]
 8012ee2:	4613      	mov	r3, r2
 8012ee4:	005b      	lsls	r3, r3, #1
 8012ee6:	4413      	add	r3, r2
 8012ee8:	00db      	lsls	r3, r3, #3
 8012eea:	4a2e      	ldr	r2, [pc, #184]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012eec:	4413      	add	r3, r2
 8012eee:	3304      	adds	r3, #4
 8012ef0:	4619      	mov	r1, r3
 8012ef2:	68f8      	ldr	r0, [r7, #12]
 8012ef4:	f000 fb4c 	bl	8013590 <etharp_request>
 8012ef8:	4603      	mov	r3, r0
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d138      	bne.n	8012f70 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012efe:	79fa      	ldrb	r2, [r7, #7]
 8012f00:	4928      	ldr	r1, [pc, #160]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012f02:	4613      	mov	r3, r2
 8012f04:	005b      	lsls	r3, r3, #1
 8012f06:	4413      	add	r3, r2
 8012f08:	00db      	lsls	r3, r3, #3
 8012f0a:	440b      	add	r3, r1
 8012f0c:	3314      	adds	r3, #20
 8012f0e:	2203      	movs	r2, #3
 8012f10:	701a      	strb	r2, [r3, #0]
 8012f12:	e02d      	b.n	8012f70 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8012f14:	79fa      	ldrb	r2, [r7, #7]
 8012f16:	4923      	ldr	r1, [pc, #140]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012f18:	4613      	mov	r3, r2
 8012f1a:	005b      	lsls	r3, r3, #1
 8012f1c:	4413      	add	r3, r2
 8012f1e:	00db      	lsls	r3, r3, #3
 8012f20:	440b      	add	r3, r1
 8012f22:	3312      	adds	r3, #18
 8012f24:	881b      	ldrh	r3, [r3, #0]
 8012f26:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8012f2a:	d321      	bcc.n	8012f70 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8012f2c:	79fa      	ldrb	r2, [r7, #7]
 8012f2e:	4613      	mov	r3, r2
 8012f30:	005b      	lsls	r3, r3, #1
 8012f32:	4413      	add	r3, r2
 8012f34:	00db      	lsls	r3, r3, #3
 8012f36:	4a1b      	ldr	r2, [pc, #108]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012f38:	4413      	add	r3, r2
 8012f3a:	1d19      	adds	r1, r3, #4
 8012f3c:	79fa      	ldrb	r2, [r7, #7]
 8012f3e:	4613      	mov	r3, r2
 8012f40:	005b      	lsls	r3, r3, #1
 8012f42:	4413      	add	r3, r2
 8012f44:	00db      	lsls	r3, r3, #3
 8012f46:	3308      	adds	r3, #8
 8012f48:	4a16      	ldr	r2, [pc, #88]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012f4a:	4413      	add	r3, r2
 8012f4c:	3304      	adds	r3, #4
 8012f4e:	461a      	mov	r2, r3
 8012f50:	68f8      	ldr	r0, [r7, #12]
 8012f52:	f000 fafb 	bl	801354c <etharp_request_dst>
 8012f56:	4603      	mov	r3, r0
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d109      	bne.n	8012f70 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012f5c:	79fa      	ldrb	r2, [r7, #7]
 8012f5e:	4911      	ldr	r1, [pc, #68]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012f60:	4613      	mov	r3, r2
 8012f62:	005b      	lsls	r3, r3, #1
 8012f64:	4413      	add	r3, r2
 8012f66:	00db      	lsls	r3, r3, #3
 8012f68:	440b      	add	r3, r1
 8012f6a:	3314      	adds	r3, #20
 8012f6c:	2203      	movs	r2, #3
 8012f6e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8012f76:	79fa      	ldrb	r2, [r7, #7]
 8012f78:	4613      	mov	r3, r2
 8012f7a:	005b      	lsls	r3, r3, #1
 8012f7c:	4413      	add	r3, r2
 8012f7e:	00db      	lsls	r3, r3, #3
 8012f80:	3308      	adds	r3, #8
 8012f82:	4a08      	ldr	r2, [pc, #32]	; (8012fa4 <etharp_output_to_arp_index+0x124>)
 8012f84:	4413      	add	r3, r2
 8012f86:	3304      	adds	r3, #4
 8012f88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8012f8c:	9200      	str	r2, [sp, #0]
 8012f8e:	460a      	mov	r2, r1
 8012f90:	68b9      	ldr	r1, [r7, #8]
 8012f92:	68f8      	ldr	r0, [r7, #12]
 8012f94:	f001 fe3a 	bl	8014c0c <ethernet_output>
 8012f98:	4603      	mov	r3, r0
}
 8012f9a:	4618      	mov	r0, r3
 8012f9c:	3710      	adds	r7, #16
 8012f9e:	46bd      	mov	sp, r7
 8012fa0:	bd80      	pop	{r7, pc}
 8012fa2:	bf00      	nop
 8012fa4:	200001e8 	.word	0x200001e8
 8012fa8:	0801827c 	.word	0x0801827c
 8012fac:	080183ec 	.word	0x080183ec
 8012fb0:	080182f4 	.word	0x080182f4

08012fb4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8012fb4:	b580      	push	{r7, lr}
 8012fb6:	b08a      	sub	sp, #40	; 0x28
 8012fb8:	af02      	add	r7, sp, #8
 8012fba:	60f8      	str	r0, [r7, #12]
 8012fbc:	60b9      	str	r1, [r7, #8]
 8012fbe:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d106      	bne.n	8012fd8 <etharp_output+0x24>
 8012fca:	4b73      	ldr	r3, [pc, #460]	; (8013198 <etharp_output+0x1e4>)
 8012fcc:	f240 321e 	movw	r2, #798	; 0x31e
 8012fd0:	4972      	ldr	r1, [pc, #456]	; (801319c <etharp_output+0x1e8>)
 8012fd2:	4873      	ldr	r0, [pc, #460]	; (80131a0 <etharp_output+0x1ec>)
 8012fd4:	f001 feaa 	bl	8014d2c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8012fd8:	68bb      	ldr	r3, [r7, #8]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d106      	bne.n	8012fec <etharp_output+0x38>
 8012fde:	4b6e      	ldr	r3, [pc, #440]	; (8013198 <etharp_output+0x1e4>)
 8012fe0:	f240 321f 	movw	r2, #799	; 0x31f
 8012fe4:	496f      	ldr	r1, [pc, #444]	; (80131a4 <etharp_output+0x1f0>)
 8012fe6:	486e      	ldr	r0, [pc, #440]	; (80131a0 <etharp_output+0x1ec>)
 8012fe8:	f001 fea0 	bl	8014d2c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d106      	bne.n	8013000 <etharp_output+0x4c>
 8012ff2:	4b69      	ldr	r3, [pc, #420]	; (8013198 <etharp_output+0x1e4>)
 8012ff4:	f44f 7248 	mov.w	r2, #800	; 0x320
 8012ff8:	496b      	ldr	r1, [pc, #428]	; (80131a8 <etharp_output+0x1f4>)
 8012ffa:	4869      	ldr	r0, [pc, #420]	; (80131a0 <etharp_output+0x1ec>)
 8012ffc:	f001 fe96 	bl	8014d2c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	681b      	ldr	r3, [r3, #0]
 8013004:	68f9      	ldr	r1, [r7, #12]
 8013006:	4618      	mov	r0, r3
 8013008:	f000 fef8 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 801300c:	4603      	mov	r3, r0
 801300e:	2b00      	cmp	r3, #0
 8013010:	d002      	beq.n	8013018 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8013012:	4b66      	ldr	r3, [pc, #408]	; (80131ac <etharp_output+0x1f8>)
 8013014:	61fb      	str	r3, [r7, #28]
 8013016:	e0af      	b.n	8013178 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013020:	2be0      	cmp	r3, #224	; 0xe0
 8013022:	d118      	bne.n	8013056 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8013024:	2301      	movs	r3, #1
 8013026:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8013028:	2300      	movs	r3, #0
 801302a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801302c:	235e      	movs	r3, #94	; 0x5e
 801302e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	3301      	adds	r3, #1
 8013034:	781b      	ldrb	r3, [r3, #0]
 8013036:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801303a:	b2db      	uxtb	r3, r3
 801303c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	3302      	adds	r3, #2
 8013042:	781b      	ldrb	r3, [r3, #0]
 8013044:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	3303      	adds	r3, #3
 801304a:	781b      	ldrb	r3, [r3, #0]
 801304c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801304e:	f107 0310 	add.w	r3, r7, #16
 8013052:	61fb      	str	r3, [r7, #28]
 8013054:	e090      	b.n	8013178 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	681a      	ldr	r2, [r3, #0]
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	3304      	adds	r3, #4
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	405a      	eors	r2, r3
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	3308      	adds	r3, #8
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	4013      	ands	r3, r2
 801306a:	2b00      	cmp	r3, #0
 801306c:	d012      	beq.n	8013094 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	681b      	ldr	r3, [r3, #0]
 8013072:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013074:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8013078:	4293      	cmp	r3, r2
 801307a:	d00b      	beq.n	8013094 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	330c      	adds	r3, #12
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	2b00      	cmp	r3, #0
 8013084:	d003      	beq.n	801308e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	330c      	adds	r3, #12
 801308a:	61bb      	str	r3, [r7, #24]
 801308c:	e002      	b.n	8013094 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801308e:	f06f 0303 	mvn.w	r3, #3
 8013092:	e07d      	b.n	8013190 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013094:	4b46      	ldr	r3, [pc, #280]	; (80131b0 <etharp_output+0x1fc>)
 8013096:	781b      	ldrb	r3, [r3, #0]
 8013098:	4619      	mov	r1, r3
 801309a:	4a46      	ldr	r2, [pc, #280]	; (80131b4 <etharp_output+0x200>)
 801309c:	460b      	mov	r3, r1
 801309e:	005b      	lsls	r3, r3, #1
 80130a0:	440b      	add	r3, r1
 80130a2:	00db      	lsls	r3, r3, #3
 80130a4:	4413      	add	r3, r2
 80130a6:	3314      	adds	r3, #20
 80130a8:	781b      	ldrb	r3, [r3, #0]
 80130aa:	2b01      	cmp	r3, #1
 80130ac:	d925      	bls.n	80130fa <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 80130ae:	4b40      	ldr	r3, [pc, #256]	; (80131b0 <etharp_output+0x1fc>)
 80130b0:	781b      	ldrb	r3, [r3, #0]
 80130b2:	4619      	mov	r1, r3
 80130b4:	4a3f      	ldr	r2, [pc, #252]	; (80131b4 <etharp_output+0x200>)
 80130b6:	460b      	mov	r3, r1
 80130b8:	005b      	lsls	r3, r3, #1
 80130ba:	440b      	add	r3, r1
 80130bc:	00db      	lsls	r3, r3, #3
 80130be:	4413      	add	r3, r2
 80130c0:	3308      	adds	r3, #8
 80130c2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80130c4:	68fa      	ldr	r2, [r7, #12]
 80130c6:	429a      	cmp	r2, r3
 80130c8:	d117      	bne.n	80130fa <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80130ca:	69bb      	ldr	r3, [r7, #24]
 80130cc:	681a      	ldr	r2, [r3, #0]
 80130ce:	4b38      	ldr	r3, [pc, #224]	; (80131b0 <etharp_output+0x1fc>)
 80130d0:	781b      	ldrb	r3, [r3, #0]
 80130d2:	4618      	mov	r0, r3
 80130d4:	4937      	ldr	r1, [pc, #220]	; (80131b4 <etharp_output+0x200>)
 80130d6:	4603      	mov	r3, r0
 80130d8:	005b      	lsls	r3, r3, #1
 80130da:	4403      	add	r3, r0
 80130dc:	00db      	lsls	r3, r3, #3
 80130de:	440b      	add	r3, r1
 80130e0:	3304      	adds	r3, #4
 80130e2:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80130e4:	429a      	cmp	r2, r3
 80130e6:	d108      	bne.n	80130fa <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80130e8:	4b31      	ldr	r3, [pc, #196]	; (80131b0 <etharp_output+0x1fc>)
 80130ea:	781b      	ldrb	r3, [r3, #0]
 80130ec:	461a      	mov	r2, r3
 80130ee:	68b9      	ldr	r1, [r7, #8]
 80130f0:	68f8      	ldr	r0, [r7, #12]
 80130f2:	f7ff fec5 	bl	8012e80 <etharp_output_to_arp_index>
 80130f6:	4603      	mov	r3, r0
 80130f8:	e04a      	b.n	8013190 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80130fa:	2300      	movs	r3, #0
 80130fc:	75fb      	strb	r3, [r7, #23]
 80130fe:	e031      	b.n	8013164 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013100:	7dfa      	ldrb	r2, [r7, #23]
 8013102:	492c      	ldr	r1, [pc, #176]	; (80131b4 <etharp_output+0x200>)
 8013104:	4613      	mov	r3, r2
 8013106:	005b      	lsls	r3, r3, #1
 8013108:	4413      	add	r3, r2
 801310a:	00db      	lsls	r3, r3, #3
 801310c:	440b      	add	r3, r1
 801310e:	3314      	adds	r3, #20
 8013110:	781b      	ldrb	r3, [r3, #0]
 8013112:	2b01      	cmp	r3, #1
 8013114:	d923      	bls.n	801315e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8013116:	7dfa      	ldrb	r2, [r7, #23]
 8013118:	4926      	ldr	r1, [pc, #152]	; (80131b4 <etharp_output+0x200>)
 801311a:	4613      	mov	r3, r2
 801311c:	005b      	lsls	r3, r3, #1
 801311e:	4413      	add	r3, r2
 8013120:	00db      	lsls	r3, r3, #3
 8013122:	440b      	add	r3, r1
 8013124:	3308      	adds	r3, #8
 8013126:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013128:	68fa      	ldr	r2, [r7, #12]
 801312a:	429a      	cmp	r2, r3
 801312c:	d117      	bne.n	801315e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801312e:	69bb      	ldr	r3, [r7, #24]
 8013130:	6819      	ldr	r1, [r3, #0]
 8013132:	7dfa      	ldrb	r2, [r7, #23]
 8013134:	481f      	ldr	r0, [pc, #124]	; (80131b4 <etharp_output+0x200>)
 8013136:	4613      	mov	r3, r2
 8013138:	005b      	lsls	r3, r3, #1
 801313a:	4413      	add	r3, r2
 801313c:	00db      	lsls	r3, r3, #3
 801313e:	4403      	add	r3, r0
 8013140:	3304      	adds	r3, #4
 8013142:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8013144:	4299      	cmp	r1, r3
 8013146:	d10a      	bne.n	801315e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8013148:	4a19      	ldr	r2, [pc, #100]	; (80131b0 <etharp_output+0x1fc>)
 801314a:	7dfb      	ldrb	r3, [r7, #23]
 801314c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801314e:	7dfb      	ldrb	r3, [r7, #23]
 8013150:	461a      	mov	r2, r3
 8013152:	68b9      	ldr	r1, [r7, #8]
 8013154:	68f8      	ldr	r0, [r7, #12]
 8013156:	f7ff fe93 	bl	8012e80 <etharp_output_to_arp_index>
 801315a:	4603      	mov	r3, r0
 801315c:	e018      	b.n	8013190 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801315e:	7dfb      	ldrb	r3, [r7, #23]
 8013160:	3301      	adds	r3, #1
 8013162:	75fb      	strb	r3, [r7, #23]
 8013164:	7dfb      	ldrb	r3, [r7, #23]
 8013166:	2b09      	cmp	r3, #9
 8013168:	d9ca      	bls.n	8013100 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801316a:	68ba      	ldr	r2, [r7, #8]
 801316c:	69b9      	ldr	r1, [r7, #24]
 801316e:	68f8      	ldr	r0, [r7, #12]
 8013170:	f000 f822 	bl	80131b8 <etharp_query>
 8013174:	4603      	mov	r3, r0
 8013176:	e00b      	b.n	8013190 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801317e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013182:	9300      	str	r3, [sp, #0]
 8013184:	69fb      	ldr	r3, [r7, #28]
 8013186:	68b9      	ldr	r1, [r7, #8]
 8013188:	68f8      	ldr	r0, [r7, #12]
 801318a:	f001 fd3f 	bl	8014c0c <ethernet_output>
 801318e:	4603      	mov	r3, r0
}
 8013190:	4618      	mov	r0, r3
 8013192:	3720      	adds	r7, #32
 8013194:	46bd      	mov	sp, r7
 8013196:	bd80      	pop	{r7, pc}
 8013198:	0801827c 	.word	0x0801827c
 801319c:	080183cc 	.word	0x080183cc
 80131a0:	080182f4 	.word	0x080182f4
 80131a4:	0801841c 	.word	0x0801841c
 80131a8:	080183bc 	.word	0x080183bc
 80131ac:	08018abc 	.word	0x08018abc
 80131b0:	200002d8 	.word	0x200002d8
 80131b4:	200001e8 	.word	0x200001e8

080131b8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80131b8:	b580      	push	{r7, lr}
 80131ba:	b08c      	sub	sp, #48	; 0x30
 80131bc:	af02      	add	r7, sp, #8
 80131be:	60f8      	str	r0, [r7, #12]
 80131c0:	60b9      	str	r1, [r7, #8]
 80131c2:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80131c4:	68fb      	ldr	r3, [r7, #12]
 80131c6:	3326      	adds	r3, #38	; 0x26
 80131c8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80131ca:	23ff      	movs	r3, #255	; 0xff
 80131cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 80131d0:	2300      	movs	r3, #0
 80131d2:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80131d4:	68bb      	ldr	r3, [r7, #8]
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	68f9      	ldr	r1, [r7, #12]
 80131da:	4618      	mov	r0, r3
 80131dc:	f000 fe0e 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 80131e0:	4603      	mov	r3, r0
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d10c      	bne.n	8013200 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80131e6:	68bb      	ldr	r3, [r7, #8]
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80131ee:	2be0      	cmp	r3, #224	; 0xe0
 80131f0:	d006      	beq.n	8013200 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80131f2:	68bb      	ldr	r3, [r7, #8]
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d003      	beq.n	8013200 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80131f8:	68bb      	ldr	r3, [r7, #8]
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d102      	bne.n	8013206 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013200:	f06f 030f 	mvn.w	r3, #15
 8013204:	e101      	b.n	801340a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8013206:	68fa      	ldr	r2, [r7, #12]
 8013208:	2101      	movs	r1, #1
 801320a:	68b8      	ldr	r0, [r7, #8]
 801320c:	f7ff fb60 	bl	80128d0 <etharp_find_entry>
 8013210:	4603      	mov	r3, r0
 8013212:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8013214:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013218:	2b00      	cmp	r3, #0
 801321a:	da02      	bge.n	8013222 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801321c:	8a7b      	ldrh	r3, [r7, #18]
 801321e:	b25b      	sxtb	r3, r3
 8013220:	e0f3      	b.n	801340a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8013222:	8a7b      	ldrh	r3, [r7, #18]
 8013224:	2b7e      	cmp	r3, #126	; 0x7e
 8013226:	d906      	bls.n	8013236 <etharp_query+0x7e>
 8013228:	4b7a      	ldr	r3, [pc, #488]	; (8013414 <etharp_query+0x25c>)
 801322a:	f240 32c1 	movw	r2, #961	; 0x3c1
 801322e:	497a      	ldr	r1, [pc, #488]	; (8013418 <etharp_query+0x260>)
 8013230:	487a      	ldr	r0, [pc, #488]	; (801341c <etharp_query+0x264>)
 8013232:	f001 fd7b 	bl	8014d2c <iprintf>
  i = (netif_addr_idx_t)i_err;
 8013236:	8a7b      	ldrh	r3, [r7, #18]
 8013238:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801323a:	7c7a      	ldrb	r2, [r7, #17]
 801323c:	4978      	ldr	r1, [pc, #480]	; (8013420 <etharp_query+0x268>)
 801323e:	4613      	mov	r3, r2
 8013240:	005b      	lsls	r3, r3, #1
 8013242:	4413      	add	r3, r2
 8013244:	00db      	lsls	r3, r3, #3
 8013246:	440b      	add	r3, r1
 8013248:	3314      	adds	r3, #20
 801324a:	781b      	ldrb	r3, [r3, #0]
 801324c:	2b00      	cmp	r3, #0
 801324e:	d115      	bne.n	801327c <etharp_query+0xc4>
    is_new_entry = 1;
 8013250:	2301      	movs	r3, #1
 8013252:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8013254:	7c7a      	ldrb	r2, [r7, #17]
 8013256:	4972      	ldr	r1, [pc, #456]	; (8013420 <etharp_query+0x268>)
 8013258:	4613      	mov	r3, r2
 801325a:	005b      	lsls	r3, r3, #1
 801325c:	4413      	add	r3, r2
 801325e:	00db      	lsls	r3, r3, #3
 8013260:	440b      	add	r3, r1
 8013262:	3314      	adds	r3, #20
 8013264:	2201      	movs	r2, #1
 8013266:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8013268:	7c7a      	ldrb	r2, [r7, #17]
 801326a:	496d      	ldr	r1, [pc, #436]	; (8013420 <etharp_query+0x268>)
 801326c:	4613      	mov	r3, r2
 801326e:	005b      	lsls	r3, r3, #1
 8013270:	4413      	add	r3, r2
 8013272:	00db      	lsls	r3, r3, #3
 8013274:	440b      	add	r3, r1
 8013276:	3308      	adds	r3, #8
 8013278:	68fa      	ldr	r2, [r7, #12]
 801327a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801327c:	7c7a      	ldrb	r2, [r7, #17]
 801327e:	4968      	ldr	r1, [pc, #416]	; (8013420 <etharp_query+0x268>)
 8013280:	4613      	mov	r3, r2
 8013282:	005b      	lsls	r3, r3, #1
 8013284:	4413      	add	r3, r2
 8013286:	00db      	lsls	r3, r3, #3
 8013288:	440b      	add	r3, r1
 801328a:	3314      	adds	r3, #20
 801328c:	781b      	ldrb	r3, [r3, #0]
 801328e:	2b01      	cmp	r3, #1
 8013290:	d011      	beq.n	80132b6 <etharp_query+0xfe>
 8013292:	7c7a      	ldrb	r2, [r7, #17]
 8013294:	4962      	ldr	r1, [pc, #392]	; (8013420 <etharp_query+0x268>)
 8013296:	4613      	mov	r3, r2
 8013298:	005b      	lsls	r3, r3, #1
 801329a:	4413      	add	r3, r2
 801329c:	00db      	lsls	r3, r3, #3
 801329e:	440b      	add	r3, r1
 80132a0:	3314      	adds	r3, #20
 80132a2:	781b      	ldrb	r3, [r3, #0]
 80132a4:	2b01      	cmp	r3, #1
 80132a6:	d806      	bhi.n	80132b6 <etharp_query+0xfe>
 80132a8:	4b5a      	ldr	r3, [pc, #360]	; (8013414 <etharp_query+0x25c>)
 80132aa:	f240 32cd 	movw	r2, #973	; 0x3cd
 80132ae:	495d      	ldr	r1, [pc, #372]	; (8013424 <etharp_query+0x26c>)
 80132b0:	485a      	ldr	r0, [pc, #360]	; (801341c <etharp_query+0x264>)
 80132b2:	f001 fd3b 	bl	8014d2c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80132b6:	6a3b      	ldr	r3, [r7, #32]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d102      	bne.n	80132c2 <etharp_query+0x10a>
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	2b00      	cmp	r3, #0
 80132c0:	d10c      	bne.n	80132dc <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80132c2:	68b9      	ldr	r1, [r7, #8]
 80132c4:	68f8      	ldr	r0, [r7, #12]
 80132c6:	f000 f963 	bl	8013590 <etharp_request>
 80132ca:	4603      	mov	r3, r0
 80132cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d102      	bne.n	80132dc <etharp_query+0x124>
      return result;
 80132d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80132da:	e096      	b.n	801340a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d106      	bne.n	80132f0 <etharp_query+0x138>
 80132e2:	4b4c      	ldr	r3, [pc, #304]	; (8013414 <etharp_query+0x25c>)
 80132e4:	f240 32e1 	movw	r2, #993	; 0x3e1
 80132e8:	494f      	ldr	r1, [pc, #316]	; (8013428 <etharp_query+0x270>)
 80132ea:	484c      	ldr	r0, [pc, #304]	; (801341c <etharp_query+0x264>)
 80132ec:	f001 fd1e 	bl	8014d2c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80132f0:	7c7a      	ldrb	r2, [r7, #17]
 80132f2:	494b      	ldr	r1, [pc, #300]	; (8013420 <etharp_query+0x268>)
 80132f4:	4613      	mov	r3, r2
 80132f6:	005b      	lsls	r3, r3, #1
 80132f8:	4413      	add	r3, r2
 80132fa:	00db      	lsls	r3, r3, #3
 80132fc:	440b      	add	r3, r1
 80132fe:	3314      	adds	r3, #20
 8013300:	781b      	ldrb	r3, [r3, #0]
 8013302:	2b01      	cmp	r3, #1
 8013304:	d917      	bls.n	8013336 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8013306:	4a49      	ldr	r2, [pc, #292]	; (801342c <etharp_query+0x274>)
 8013308:	7c7b      	ldrb	r3, [r7, #17]
 801330a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801330c:	7c7a      	ldrb	r2, [r7, #17]
 801330e:	4613      	mov	r3, r2
 8013310:	005b      	lsls	r3, r3, #1
 8013312:	4413      	add	r3, r2
 8013314:	00db      	lsls	r3, r3, #3
 8013316:	3308      	adds	r3, #8
 8013318:	4a41      	ldr	r2, [pc, #260]	; (8013420 <etharp_query+0x268>)
 801331a:	4413      	add	r3, r2
 801331c:	3304      	adds	r3, #4
 801331e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8013322:	9200      	str	r2, [sp, #0]
 8013324:	697a      	ldr	r2, [r7, #20]
 8013326:	6879      	ldr	r1, [r7, #4]
 8013328:	68f8      	ldr	r0, [r7, #12]
 801332a:	f001 fc6f 	bl	8014c0c <ethernet_output>
 801332e:	4603      	mov	r3, r0
 8013330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013334:	e067      	b.n	8013406 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8013336:	7c7a      	ldrb	r2, [r7, #17]
 8013338:	4939      	ldr	r1, [pc, #228]	; (8013420 <etharp_query+0x268>)
 801333a:	4613      	mov	r3, r2
 801333c:	005b      	lsls	r3, r3, #1
 801333e:	4413      	add	r3, r2
 8013340:	00db      	lsls	r3, r3, #3
 8013342:	440b      	add	r3, r1
 8013344:	3314      	adds	r3, #20
 8013346:	781b      	ldrb	r3, [r3, #0]
 8013348:	2b01      	cmp	r3, #1
 801334a:	d15c      	bne.n	8013406 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801334c:	2300      	movs	r3, #0
 801334e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013354:	e01c      	b.n	8013390 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8013356:	69fb      	ldr	r3, [r7, #28]
 8013358:	895a      	ldrh	r2, [r3, #10]
 801335a:	69fb      	ldr	r3, [r7, #28]
 801335c:	891b      	ldrh	r3, [r3, #8]
 801335e:	429a      	cmp	r2, r3
 8013360:	d10a      	bne.n	8013378 <etharp_query+0x1c0>
 8013362:	69fb      	ldr	r3, [r7, #28]
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	2b00      	cmp	r3, #0
 8013368:	d006      	beq.n	8013378 <etharp_query+0x1c0>
 801336a:	4b2a      	ldr	r3, [pc, #168]	; (8013414 <etharp_query+0x25c>)
 801336c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8013370:	492f      	ldr	r1, [pc, #188]	; (8013430 <etharp_query+0x278>)
 8013372:	482a      	ldr	r0, [pc, #168]	; (801341c <etharp_query+0x264>)
 8013374:	f001 fcda 	bl	8014d2c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8013378:	69fb      	ldr	r3, [r7, #28]
 801337a:	7b1b      	ldrb	r3, [r3, #12]
 801337c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013380:	2b00      	cmp	r3, #0
 8013382:	d002      	beq.n	801338a <etharp_query+0x1d2>
        copy_needed = 1;
 8013384:	2301      	movs	r3, #1
 8013386:	61bb      	str	r3, [r7, #24]
        break;
 8013388:	e005      	b.n	8013396 <etharp_query+0x1de>
      }
      p = p->next;
 801338a:	69fb      	ldr	r3, [r7, #28]
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013390:	69fb      	ldr	r3, [r7, #28]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d1df      	bne.n	8013356 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8013396:	69bb      	ldr	r3, [r7, #24]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d007      	beq.n	80133ac <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801339c:	687a      	ldr	r2, [r7, #4]
 801339e:	f44f 7120 	mov.w	r1, #640	; 0x280
 80133a2:	200e      	movs	r0, #14
 80133a4:	f7f8 fec4 	bl	800c130 <pbuf_clone>
 80133a8:	61f8      	str	r0, [r7, #28]
 80133aa:	e004      	b.n	80133b6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80133b0:	69f8      	ldr	r0, [r7, #28]
 80133b2:	f7f8 fc6f 	bl	800bc94 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80133b6:	69fb      	ldr	r3, [r7, #28]
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d021      	beq.n	8013400 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80133bc:	7c7a      	ldrb	r2, [r7, #17]
 80133be:	4918      	ldr	r1, [pc, #96]	; (8013420 <etharp_query+0x268>)
 80133c0:	4613      	mov	r3, r2
 80133c2:	005b      	lsls	r3, r3, #1
 80133c4:	4413      	add	r3, r2
 80133c6:	00db      	lsls	r3, r3, #3
 80133c8:	440b      	add	r3, r1
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d00a      	beq.n	80133e6 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80133d0:	7c7a      	ldrb	r2, [r7, #17]
 80133d2:	4913      	ldr	r1, [pc, #76]	; (8013420 <etharp_query+0x268>)
 80133d4:	4613      	mov	r3, r2
 80133d6:	005b      	lsls	r3, r3, #1
 80133d8:	4413      	add	r3, r2
 80133da:	00db      	lsls	r3, r3, #3
 80133dc:	440b      	add	r3, r1
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	4618      	mov	r0, r3
 80133e2:	f7f8 fbb7 	bl	800bb54 <pbuf_free>
      }
      arp_table[i].q = p;
 80133e6:	7c7a      	ldrb	r2, [r7, #17]
 80133e8:	490d      	ldr	r1, [pc, #52]	; (8013420 <etharp_query+0x268>)
 80133ea:	4613      	mov	r3, r2
 80133ec:	005b      	lsls	r3, r3, #1
 80133ee:	4413      	add	r3, r2
 80133f0:	00db      	lsls	r3, r3, #3
 80133f2:	440b      	add	r3, r1
 80133f4:	69fa      	ldr	r2, [r7, #28]
 80133f6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80133f8:	2300      	movs	r3, #0
 80133fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80133fe:	e002      	b.n	8013406 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8013400:	23ff      	movs	r3, #255	; 0xff
 8013402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8013406:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801340a:	4618      	mov	r0, r3
 801340c:	3728      	adds	r7, #40	; 0x28
 801340e:	46bd      	mov	sp, r7
 8013410:	bd80      	pop	{r7, pc}
 8013412:	bf00      	nop
 8013414:	0801827c 	.word	0x0801827c
 8013418:	08018428 	.word	0x08018428
 801341c:	080182f4 	.word	0x080182f4
 8013420:	200001e8 	.word	0x200001e8
 8013424:	08018438 	.word	0x08018438
 8013428:	0801841c 	.word	0x0801841c
 801342c:	200002d8 	.word	0x200002d8
 8013430:	08018460 	.word	0x08018460

08013434 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b08a      	sub	sp, #40	; 0x28
 8013438:	af02      	add	r7, sp, #8
 801343a:	60f8      	str	r0, [r7, #12]
 801343c:	60b9      	str	r1, [r7, #8]
 801343e:	607a      	str	r2, [r7, #4]
 8013440:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8013442:	2300      	movs	r3, #0
 8013444:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	2b00      	cmp	r3, #0
 801344a:	d106      	bne.n	801345a <etharp_raw+0x26>
 801344c:	4b3a      	ldr	r3, [pc, #232]	; (8013538 <etharp_raw+0x104>)
 801344e:	f240 4257 	movw	r2, #1111	; 0x457
 8013452:	493a      	ldr	r1, [pc, #232]	; (801353c <etharp_raw+0x108>)
 8013454:	483a      	ldr	r0, [pc, #232]	; (8013540 <etharp_raw+0x10c>)
 8013456:	f001 fc69 	bl	8014d2c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801345a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801345e:	211c      	movs	r1, #28
 8013460:	200e      	movs	r0, #14
 8013462:	f7f8 f893 	bl	800b58c <pbuf_alloc>
 8013466:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8013468:	69bb      	ldr	r3, [r7, #24]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d102      	bne.n	8013474 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801346e:	f04f 33ff 	mov.w	r3, #4294967295
 8013472:	e05d      	b.n	8013530 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8013474:	69bb      	ldr	r3, [r7, #24]
 8013476:	895b      	ldrh	r3, [r3, #10]
 8013478:	2b1b      	cmp	r3, #27
 801347a:	d806      	bhi.n	801348a <etharp_raw+0x56>
 801347c:	4b2e      	ldr	r3, [pc, #184]	; (8013538 <etharp_raw+0x104>)
 801347e:	f240 4262 	movw	r2, #1122	; 0x462
 8013482:	4930      	ldr	r1, [pc, #192]	; (8013544 <etharp_raw+0x110>)
 8013484:	482e      	ldr	r0, [pc, #184]	; (8013540 <etharp_raw+0x10c>)
 8013486:	f001 fc51 	bl	8014d2c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801348a:	69bb      	ldr	r3, [r7, #24]
 801348c:	685b      	ldr	r3, [r3, #4]
 801348e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8013490:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013492:	4618      	mov	r0, r3
 8013494:	f7f7 f8ab 	bl	800a5ee <lwip_htons>
 8013498:	4603      	mov	r3, r0
 801349a:	461a      	mov	r2, r3
 801349c:	697b      	ldr	r3, [r7, #20]
 801349e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80134a6:	2b06      	cmp	r3, #6
 80134a8:	d006      	beq.n	80134b8 <etharp_raw+0x84>
 80134aa:	4b23      	ldr	r3, [pc, #140]	; (8013538 <etharp_raw+0x104>)
 80134ac:	f240 4269 	movw	r2, #1129	; 0x469
 80134b0:	4925      	ldr	r1, [pc, #148]	; (8013548 <etharp_raw+0x114>)
 80134b2:	4823      	ldr	r0, [pc, #140]	; (8013540 <etharp_raw+0x10c>)
 80134b4:	f001 fc3a 	bl	8014d2c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80134b8:	697b      	ldr	r3, [r7, #20]
 80134ba:	3308      	adds	r3, #8
 80134bc:	2206      	movs	r2, #6
 80134be:	6839      	ldr	r1, [r7, #0]
 80134c0:	4618      	mov	r0, r3
 80134c2:	f001 fc1d 	bl	8014d00 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	3312      	adds	r3, #18
 80134ca:	2206      	movs	r2, #6
 80134cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80134ce:	4618      	mov	r0, r3
 80134d0:	f001 fc16 	bl	8014d00 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80134d4:	697b      	ldr	r3, [r7, #20]
 80134d6:	330e      	adds	r3, #14
 80134d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80134da:	6812      	ldr	r2, [r2, #0]
 80134dc:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80134de:	697b      	ldr	r3, [r7, #20]
 80134e0:	3318      	adds	r3, #24
 80134e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80134e4:	6812      	ldr	r2, [r2, #0]
 80134e6:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80134e8:	697b      	ldr	r3, [r7, #20]
 80134ea:	2200      	movs	r2, #0
 80134ec:	701a      	strb	r2, [r3, #0]
 80134ee:	2200      	movs	r2, #0
 80134f0:	f042 0201 	orr.w	r2, r2, #1
 80134f4:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80134f6:	697b      	ldr	r3, [r7, #20]
 80134f8:	2200      	movs	r2, #0
 80134fa:	f042 0208 	orr.w	r2, r2, #8
 80134fe:	709a      	strb	r2, [r3, #2]
 8013500:	2200      	movs	r2, #0
 8013502:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8013504:	697b      	ldr	r3, [r7, #20]
 8013506:	2206      	movs	r2, #6
 8013508:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801350a:	697b      	ldr	r3, [r7, #20]
 801350c:	2204      	movs	r2, #4
 801350e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8013510:	f640 0306 	movw	r3, #2054	; 0x806
 8013514:	9300      	str	r3, [sp, #0]
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	68ba      	ldr	r2, [r7, #8]
 801351a:	69b9      	ldr	r1, [r7, #24]
 801351c:	68f8      	ldr	r0, [r7, #12]
 801351e:	f001 fb75 	bl	8014c0c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8013522:	69b8      	ldr	r0, [r7, #24]
 8013524:	f7f8 fb16 	bl	800bb54 <pbuf_free>
  p = NULL;
 8013528:	2300      	movs	r3, #0
 801352a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801352c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013530:	4618      	mov	r0, r3
 8013532:	3720      	adds	r7, #32
 8013534:	46bd      	mov	sp, r7
 8013536:	bd80      	pop	{r7, pc}
 8013538:	0801827c 	.word	0x0801827c
 801353c:	080183cc 	.word	0x080183cc
 8013540:	080182f4 	.word	0x080182f4
 8013544:	0801847c 	.word	0x0801847c
 8013548:	080184b0 	.word	0x080184b0

0801354c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801354c:	b580      	push	{r7, lr}
 801354e:	b088      	sub	sp, #32
 8013550:	af04      	add	r7, sp, #16
 8013552:	60f8      	str	r0, [r7, #12]
 8013554:	60b9      	str	r1, [r7, #8]
 8013556:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013568:	2201      	movs	r2, #1
 801356a:	9203      	str	r2, [sp, #12]
 801356c:	68ba      	ldr	r2, [r7, #8]
 801356e:	9202      	str	r2, [sp, #8]
 8013570:	4a06      	ldr	r2, [pc, #24]	; (801358c <etharp_request_dst+0x40>)
 8013572:	9201      	str	r2, [sp, #4]
 8013574:	9300      	str	r3, [sp, #0]
 8013576:	4603      	mov	r3, r0
 8013578:	687a      	ldr	r2, [r7, #4]
 801357a:	68f8      	ldr	r0, [r7, #12]
 801357c:	f7ff ff5a 	bl	8013434 <etharp_raw>
 8013580:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8013582:	4618      	mov	r0, r3
 8013584:	3710      	adds	r7, #16
 8013586:	46bd      	mov	sp, r7
 8013588:	bd80      	pop	{r7, pc}
 801358a:	bf00      	nop
 801358c:	08018ac4 	.word	0x08018ac4

08013590 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8013590:	b580      	push	{r7, lr}
 8013592:	b082      	sub	sp, #8
 8013594:	af00      	add	r7, sp, #0
 8013596:	6078      	str	r0, [r7, #4]
 8013598:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801359a:	4a05      	ldr	r2, [pc, #20]	; (80135b0 <etharp_request+0x20>)
 801359c:	6839      	ldr	r1, [r7, #0]
 801359e:	6878      	ldr	r0, [r7, #4]
 80135a0:	f7ff ffd4 	bl	801354c <etharp_request_dst>
 80135a4:	4603      	mov	r3, r0
}
 80135a6:	4618      	mov	r0, r3
 80135a8:	3708      	adds	r7, #8
 80135aa:	46bd      	mov	sp, r7
 80135ac:	bd80      	pop	{r7, pc}
 80135ae:	bf00      	nop
 80135b0:	08018abc 	.word	0x08018abc

080135b4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80135b4:	b580      	push	{r7, lr}
 80135b6:	b08e      	sub	sp, #56	; 0x38
 80135b8:	af04      	add	r7, sp, #16
 80135ba:	6078      	str	r0, [r7, #4]
 80135bc:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80135be:	4b79      	ldr	r3, [pc, #484]	; (80137a4 <icmp_input+0x1f0>)
 80135c0:	689b      	ldr	r3, [r3, #8]
 80135c2:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80135c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135c6:	781b      	ldrb	r3, [r3, #0]
 80135c8:	f003 030f 	and.w	r3, r3, #15
 80135cc:	b2db      	uxtb	r3, r3
 80135ce:	009b      	lsls	r3, r3, #2
 80135d0:	b2db      	uxtb	r3, r3
 80135d2:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80135d4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80135d6:	2b13      	cmp	r3, #19
 80135d8:	f240 80cd 	bls.w	8013776 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	895b      	ldrh	r3, [r3, #10]
 80135e0:	2b03      	cmp	r3, #3
 80135e2:	f240 80ca 	bls.w	801377a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	685b      	ldr	r3, [r3, #4]
 80135ea:	781b      	ldrb	r3, [r3, #0]
 80135ec:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80135f0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	f000 80b7 	beq.w	8013768 <icmp_input+0x1b4>
 80135fa:	2b08      	cmp	r3, #8
 80135fc:	f040 80b7 	bne.w	801376e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8013600:	4b69      	ldr	r3, [pc, #420]	; (80137a8 <icmp_input+0x1f4>)
 8013602:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013604:	4b67      	ldr	r3, [pc, #412]	; (80137a4 <icmp_input+0x1f0>)
 8013606:	695b      	ldr	r3, [r3, #20]
 8013608:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801360c:	2be0      	cmp	r3, #224	; 0xe0
 801360e:	f000 80bb 	beq.w	8013788 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8013612:	4b64      	ldr	r3, [pc, #400]	; (80137a4 <icmp_input+0x1f0>)
 8013614:	695b      	ldr	r3, [r3, #20]
 8013616:	4a63      	ldr	r2, [pc, #396]	; (80137a4 <icmp_input+0x1f0>)
 8013618:	6812      	ldr	r2, [r2, #0]
 801361a:	4611      	mov	r1, r2
 801361c:	4618      	mov	r0, r3
 801361e:	f000 fbed 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 8013622:	4603      	mov	r3, r0
 8013624:	2b00      	cmp	r3, #0
 8013626:	f040 80b1 	bne.w	801378c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	891b      	ldrh	r3, [r3, #8]
 801362e:	2b07      	cmp	r3, #7
 8013630:	f240 80a5 	bls.w	801377e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013634:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013636:	330e      	adds	r3, #14
 8013638:	4619      	mov	r1, r3
 801363a:	6878      	ldr	r0, [r7, #4]
 801363c:	f7f8 f9f4 	bl	800ba28 <pbuf_add_header>
 8013640:	4603      	mov	r3, r0
 8013642:	2b00      	cmp	r3, #0
 8013644:	d04b      	beq.n	80136de <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	891a      	ldrh	r2, [r3, #8]
 801364a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801364c:	4413      	add	r3, r2
 801364e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	891b      	ldrh	r3, [r3, #8]
 8013654:	8b7a      	ldrh	r2, [r7, #26]
 8013656:	429a      	cmp	r2, r3
 8013658:	f0c0 809a 	bcc.w	8013790 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801365c:	8b7b      	ldrh	r3, [r7, #26]
 801365e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013662:	4619      	mov	r1, r3
 8013664:	200e      	movs	r0, #14
 8013666:	f7f7 ff91 	bl	800b58c <pbuf_alloc>
 801366a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801366c:	697b      	ldr	r3, [r7, #20]
 801366e:	2b00      	cmp	r3, #0
 8013670:	f000 8090 	beq.w	8013794 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8013674:	697b      	ldr	r3, [r7, #20]
 8013676:	895b      	ldrh	r3, [r3, #10]
 8013678:	461a      	mov	r2, r3
 801367a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801367c:	3308      	adds	r3, #8
 801367e:	429a      	cmp	r2, r3
 8013680:	d203      	bcs.n	801368a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8013682:	6978      	ldr	r0, [r7, #20]
 8013684:	f7f8 fa66 	bl	800bb54 <pbuf_free>
          goto icmperr;
 8013688:	e085      	b.n	8013796 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801368a:	697b      	ldr	r3, [r7, #20]
 801368c:	685b      	ldr	r3, [r3, #4]
 801368e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013690:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013692:	4618      	mov	r0, r3
 8013694:	f001 fb34 	bl	8014d00 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8013698:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801369a:	4619      	mov	r1, r3
 801369c:	6978      	ldr	r0, [r7, #20]
 801369e:	f7f8 f9d3 	bl	800ba48 <pbuf_remove_header>
 80136a2:	4603      	mov	r3, r0
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	d009      	beq.n	80136bc <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80136a8:	4b40      	ldr	r3, [pc, #256]	; (80137ac <icmp_input+0x1f8>)
 80136aa:	22b6      	movs	r2, #182	; 0xb6
 80136ac:	4940      	ldr	r1, [pc, #256]	; (80137b0 <icmp_input+0x1fc>)
 80136ae:	4841      	ldr	r0, [pc, #260]	; (80137b4 <icmp_input+0x200>)
 80136b0:	f001 fb3c 	bl	8014d2c <iprintf>
          pbuf_free(r);
 80136b4:	6978      	ldr	r0, [r7, #20]
 80136b6:	f7f8 fa4d 	bl	800bb54 <pbuf_free>
          goto icmperr;
 80136ba:	e06c      	b.n	8013796 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80136bc:	6879      	ldr	r1, [r7, #4]
 80136be:	6978      	ldr	r0, [r7, #20]
 80136c0:	f7f8 fb60 	bl	800bd84 <pbuf_copy>
 80136c4:	4603      	mov	r3, r0
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d003      	beq.n	80136d2 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80136ca:	6978      	ldr	r0, [r7, #20]
 80136cc:	f7f8 fa42 	bl	800bb54 <pbuf_free>
          goto icmperr;
 80136d0:	e061      	b.n	8013796 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80136d2:	6878      	ldr	r0, [r7, #4]
 80136d4:	f7f8 fa3e 	bl	800bb54 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80136d8:	697b      	ldr	r3, [r7, #20]
 80136da:	607b      	str	r3, [r7, #4]
 80136dc:	e00f      	b.n	80136fe <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80136de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80136e0:	330e      	adds	r3, #14
 80136e2:	4619      	mov	r1, r3
 80136e4:	6878      	ldr	r0, [r7, #4]
 80136e6:	f7f8 f9af 	bl	800ba48 <pbuf_remove_header>
 80136ea:	4603      	mov	r3, r0
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d006      	beq.n	80136fe <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80136f0:	4b2e      	ldr	r3, [pc, #184]	; (80137ac <icmp_input+0x1f8>)
 80136f2:	22c7      	movs	r2, #199	; 0xc7
 80136f4:	4930      	ldr	r1, [pc, #192]	; (80137b8 <icmp_input+0x204>)
 80136f6:	482f      	ldr	r0, [pc, #188]	; (80137b4 <icmp_input+0x200>)
 80136f8:	f001 fb18 	bl	8014d2c <iprintf>
          goto icmperr;
 80136fc:	e04b      	b.n	8013796 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	685b      	ldr	r3, [r3, #4]
 8013702:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8013704:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013706:	4619      	mov	r1, r3
 8013708:	6878      	ldr	r0, [r7, #4]
 801370a:	f7f8 f98d 	bl	800ba28 <pbuf_add_header>
 801370e:	4603      	mov	r3, r0
 8013710:	2b00      	cmp	r3, #0
 8013712:	d12b      	bne.n	801376c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	685b      	ldr	r3, [r3, #4]
 8013718:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801371a:	69fb      	ldr	r3, [r7, #28]
 801371c:	681a      	ldr	r2, [r3, #0]
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8013722:	4b20      	ldr	r3, [pc, #128]	; (80137a4 <icmp_input+0x1f0>)
 8013724:	691a      	ldr	r2, [r3, #16]
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801372a:	693b      	ldr	r3, [r7, #16]
 801372c:	2200      	movs	r2, #0
 801372e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8013730:	693b      	ldr	r3, [r7, #16]
 8013732:	2200      	movs	r2, #0
 8013734:	709a      	strb	r2, [r3, #2]
 8013736:	2200      	movs	r2, #0
 8013738:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	22ff      	movs	r2, #255	; 0xff
 801373e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8013740:	68fb      	ldr	r3, [r7, #12]
 8013742:	2200      	movs	r2, #0
 8013744:	729a      	strb	r2, [r3, #10]
 8013746:	2200      	movs	r2, #0
 8013748:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801374a:	683b      	ldr	r3, [r7, #0]
 801374c:	9302      	str	r3, [sp, #8]
 801374e:	2301      	movs	r3, #1
 8013750:	9301      	str	r3, [sp, #4]
 8013752:	2300      	movs	r3, #0
 8013754:	9300      	str	r3, [sp, #0]
 8013756:	23ff      	movs	r3, #255	; 0xff
 8013758:	2200      	movs	r2, #0
 801375a:	69f9      	ldr	r1, [r7, #28]
 801375c:	6878      	ldr	r0, [r7, #4]
 801375e:	f000 fa75 	bl	8013c4c <ip4_output_if>
 8013762:	4603      	mov	r3, r0
 8013764:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8013766:	e001      	b.n	801376c <icmp_input+0x1b8>
      break;
 8013768:	bf00      	nop
 801376a:	e000      	b.n	801376e <icmp_input+0x1ba>
      break;
 801376c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801376e:	6878      	ldr	r0, [r7, #4]
 8013770:	f7f8 f9f0 	bl	800bb54 <pbuf_free>
  return;
 8013774:	e013      	b.n	801379e <icmp_input+0x1ea>
    goto lenerr;
 8013776:	bf00      	nop
 8013778:	e002      	b.n	8013780 <icmp_input+0x1cc>
    goto lenerr;
 801377a:	bf00      	nop
 801377c:	e000      	b.n	8013780 <icmp_input+0x1cc>
        goto lenerr;
 801377e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8013780:	6878      	ldr	r0, [r7, #4]
 8013782:	f7f8 f9e7 	bl	800bb54 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013786:	e00a      	b.n	801379e <icmp_input+0x1ea>
        goto icmperr;
 8013788:	bf00      	nop
 801378a:	e004      	b.n	8013796 <icmp_input+0x1e2>
        goto icmperr;
 801378c:	bf00      	nop
 801378e:	e002      	b.n	8013796 <icmp_input+0x1e2>
          goto icmperr;
 8013790:	bf00      	nop
 8013792:	e000      	b.n	8013796 <icmp_input+0x1e2>
          goto icmperr;
 8013794:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8013796:	6878      	ldr	r0, [r7, #4]
 8013798:	f7f8 f9dc 	bl	800bb54 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801379c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801379e:	3728      	adds	r7, #40	; 0x28
 80137a0:	46bd      	mov	sp, r7
 80137a2:	bd80      	pop	{r7, pc}
 80137a4:	2000d4f0 	.word	0x2000d4f0
 80137a8:	2000d504 	.word	0x2000d504
 80137ac:	080184f4 	.word	0x080184f4
 80137b0:	0801852c 	.word	0x0801852c
 80137b4:	08018564 	.word	0x08018564
 80137b8:	0801858c 	.word	0x0801858c

080137bc <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b082      	sub	sp, #8
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	6078      	str	r0, [r7, #4]
 80137c4:	460b      	mov	r3, r1
 80137c6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80137c8:	78fb      	ldrb	r3, [r7, #3]
 80137ca:	461a      	mov	r2, r3
 80137cc:	2103      	movs	r1, #3
 80137ce:	6878      	ldr	r0, [r7, #4]
 80137d0:	f000 f814 	bl	80137fc <icmp_send_response>
}
 80137d4:	bf00      	nop
 80137d6:	3708      	adds	r7, #8
 80137d8:	46bd      	mov	sp, r7
 80137da:	bd80      	pop	{r7, pc}

080137dc <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80137dc:	b580      	push	{r7, lr}
 80137de:	b082      	sub	sp, #8
 80137e0:	af00      	add	r7, sp, #0
 80137e2:	6078      	str	r0, [r7, #4]
 80137e4:	460b      	mov	r3, r1
 80137e6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80137e8:	78fb      	ldrb	r3, [r7, #3]
 80137ea:	461a      	mov	r2, r3
 80137ec:	210b      	movs	r1, #11
 80137ee:	6878      	ldr	r0, [r7, #4]
 80137f0:	f000 f804 	bl	80137fc <icmp_send_response>
}
 80137f4:	bf00      	nop
 80137f6:	3708      	adds	r7, #8
 80137f8:	46bd      	mov	sp, r7
 80137fa:	bd80      	pop	{r7, pc}

080137fc <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80137fc:	b580      	push	{r7, lr}
 80137fe:	b08c      	sub	sp, #48	; 0x30
 8013800:	af04      	add	r7, sp, #16
 8013802:	6078      	str	r0, [r7, #4]
 8013804:	460b      	mov	r3, r1
 8013806:	70fb      	strb	r3, [r7, #3]
 8013808:	4613      	mov	r3, r2
 801380a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801380c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013810:	2124      	movs	r1, #36	; 0x24
 8013812:	2022      	movs	r0, #34	; 0x22
 8013814:	f7f7 feba 	bl	800b58c <pbuf_alloc>
 8013818:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801381a:	69fb      	ldr	r3, [r7, #28]
 801381c:	2b00      	cmp	r3, #0
 801381e:	d04c      	beq.n	80138ba <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8013820:	69fb      	ldr	r3, [r7, #28]
 8013822:	895b      	ldrh	r3, [r3, #10]
 8013824:	2b23      	cmp	r3, #35	; 0x23
 8013826:	d806      	bhi.n	8013836 <icmp_send_response+0x3a>
 8013828:	4b26      	ldr	r3, [pc, #152]	; (80138c4 <icmp_send_response+0xc8>)
 801382a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801382e:	4926      	ldr	r1, [pc, #152]	; (80138c8 <icmp_send_response+0xcc>)
 8013830:	4826      	ldr	r0, [pc, #152]	; (80138cc <icmp_send_response+0xd0>)
 8013832:	f001 fa7b 	bl	8014d2c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	685b      	ldr	r3, [r3, #4]
 801383a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801383c:	69fb      	ldr	r3, [r7, #28]
 801383e:	685b      	ldr	r3, [r3, #4]
 8013840:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8013842:	697b      	ldr	r3, [r7, #20]
 8013844:	78fa      	ldrb	r2, [r7, #3]
 8013846:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8013848:	697b      	ldr	r3, [r7, #20]
 801384a:	78ba      	ldrb	r2, [r7, #2]
 801384c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801384e:	697b      	ldr	r3, [r7, #20]
 8013850:	2200      	movs	r2, #0
 8013852:	711a      	strb	r2, [r3, #4]
 8013854:	2200      	movs	r2, #0
 8013856:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8013858:	697b      	ldr	r3, [r7, #20]
 801385a:	2200      	movs	r2, #0
 801385c:	719a      	strb	r2, [r3, #6]
 801385e:	2200      	movs	r2, #0
 8013860:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8013862:	69fb      	ldr	r3, [r7, #28]
 8013864:	685b      	ldr	r3, [r3, #4]
 8013866:	f103 0008 	add.w	r0, r3, #8
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	685b      	ldr	r3, [r3, #4]
 801386e:	221c      	movs	r2, #28
 8013870:	4619      	mov	r1, r3
 8013872:	f001 fa45 	bl	8014d00 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8013876:	69bb      	ldr	r3, [r7, #24]
 8013878:	68db      	ldr	r3, [r3, #12]
 801387a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801387c:	f107 030c 	add.w	r3, r7, #12
 8013880:	4618      	mov	r0, r3
 8013882:	f000 f825 	bl	80138d0 <ip4_route>
 8013886:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8013888:	693b      	ldr	r3, [r7, #16]
 801388a:	2b00      	cmp	r3, #0
 801388c:	d011      	beq.n	80138b2 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801388e:	697b      	ldr	r3, [r7, #20]
 8013890:	2200      	movs	r2, #0
 8013892:	709a      	strb	r2, [r3, #2]
 8013894:	2200      	movs	r2, #0
 8013896:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8013898:	f107 020c 	add.w	r2, r7, #12
 801389c:	693b      	ldr	r3, [r7, #16]
 801389e:	9302      	str	r3, [sp, #8]
 80138a0:	2301      	movs	r3, #1
 80138a2:	9301      	str	r3, [sp, #4]
 80138a4:	2300      	movs	r3, #0
 80138a6:	9300      	str	r3, [sp, #0]
 80138a8:	23ff      	movs	r3, #255	; 0xff
 80138aa:	2100      	movs	r1, #0
 80138ac:	69f8      	ldr	r0, [r7, #28]
 80138ae:	f000 f9cd 	bl	8013c4c <ip4_output_if>
  }
  pbuf_free(q);
 80138b2:	69f8      	ldr	r0, [r7, #28]
 80138b4:	f7f8 f94e 	bl	800bb54 <pbuf_free>
 80138b8:	e000      	b.n	80138bc <icmp_send_response+0xc0>
    return;
 80138ba:	bf00      	nop
}
 80138bc:	3720      	adds	r7, #32
 80138be:	46bd      	mov	sp, r7
 80138c0:	bd80      	pop	{r7, pc}
 80138c2:	bf00      	nop
 80138c4:	080184f4 	.word	0x080184f4
 80138c8:	080185c0 	.word	0x080185c0
 80138cc:	08018564 	.word	0x08018564

080138d0 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80138d0:	b480      	push	{r7}
 80138d2:	b085      	sub	sp, #20
 80138d4:	af00      	add	r7, sp, #0
 80138d6:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80138d8:	4b33      	ldr	r3, [pc, #204]	; (80139a8 <ip4_route+0xd8>)
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	60fb      	str	r3, [r7, #12]
 80138de:	e036      	b.n	801394e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80138e6:	f003 0301 	and.w	r3, r3, #1
 80138ea:	b2db      	uxtb	r3, r3
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d02b      	beq.n	8013948 <ip4_route+0x78>
 80138f0:	68fb      	ldr	r3, [r7, #12]
 80138f2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80138f6:	089b      	lsrs	r3, r3, #2
 80138f8:	f003 0301 	and.w	r3, r3, #1
 80138fc:	b2db      	uxtb	r3, r3
 80138fe:	2b00      	cmp	r3, #0
 8013900:	d022      	beq.n	8013948 <ip4_route+0x78>
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	3304      	adds	r3, #4
 8013906:	681b      	ldr	r3, [r3, #0]
 8013908:	2b00      	cmp	r3, #0
 801390a:	d01d      	beq.n	8013948 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	681a      	ldr	r2, [r3, #0]
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	3304      	adds	r3, #4
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	405a      	eors	r2, r3
 8013918:	68fb      	ldr	r3, [r7, #12]
 801391a:	3308      	adds	r3, #8
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	4013      	ands	r3, r2
 8013920:	2b00      	cmp	r3, #0
 8013922:	d101      	bne.n	8013928 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8013924:	68fb      	ldr	r3, [r7, #12]
 8013926:	e038      	b.n	801399a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8013928:	68fb      	ldr	r3, [r7, #12]
 801392a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801392e:	f003 0302 	and.w	r3, r3, #2
 8013932:	2b00      	cmp	r3, #0
 8013934:	d108      	bne.n	8013948 <ip4_route+0x78>
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	681a      	ldr	r2, [r3, #0]
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	330c      	adds	r3, #12
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	429a      	cmp	r2, r3
 8013942:	d101      	bne.n	8013948 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	e028      	b.n	801399a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	60fb      	str	r3, [r7, #12]
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	2b00      	cmp	r3, #0
 8013952:	d1c5      	bne.n	80138e0 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013954:	4b15      	ldr	r3, [pc, #84]	; (80139ac <ip4_route+0xdc>)
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d01a      	beq.n	8013992 <ip4_route+0xc2>
 801395c:	4b13      	ldr	r3, [pc, #76]	; (80139ac <ip4_route+0xdc>)
 801395e:	681b      	ldr	r3, [r3, #0]
 8013960:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013964:	f003 0301 	and.w	r3, r3, #1
 8013968:	2b00      	cmp	r3, #0
 801396a:	d012      	beq.n	8013992 <ip4_route+0xc2>
 801396c:	4b0f      	ldr	r3, [pc, #60]	; (80139ac <ip4_route+0xdc>)
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013974:	f003 0304 	and.w	r3, r3, #4
 8013978:	2b00      	cmp	r3, #0
 801397a:	d00a      	beq.n	8013992 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801397c:	4b0b      	ldr	r3, [pc, #44]	; (80139ac <ip4_route+0xdc>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	3304      	adds	r3, #4
 8013982:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013984:	2b00      	cmp	r3, #0
 8013986:	d004      	beq.n	8013992 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	b2db      	uxtb	r3, r3
 801398e:	2b7f      	cmp	r3, #127	; 0x7f
 8013990:	d101      	bne.n	8013996 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8013992:	2300      	movs	r3, #0
 8013994:	e001      	b.n	801399a <ip4_route+0xca>
  }

  return netif_default;
 8013996:	4b05      	ldr	r3, [pc, #20]	; (80139ac <ip4_route+0xdc>)
 8013998:	681b      	ldr	r3, [r3, #0]
}
 801399a:	4618      	mov	r0, r3
 801399c:	3714      	adds	r7, #20
 801399e:	46bd      	mov	sp, r7
 80139a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139a4:	4770      	bx	lr
 80139a6:	bf00      	nop
 80139a8:	20019c64 	.word	0x20019c64
 80139ac:	20019c68 	.word	0x20019c68

080139b0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80139b0:	b580      	push	{r7, lr}
 80139b2:	b082      	sub	sp, #8
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80139be:	f003 0301 	and.w	r3, r3, #1
 80139c2:	b2db      	uxtb	r3, r3
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d016      	beq.n	80139f6 <ip4_input_accept+0x46>
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	3304      	adds	r3, #4
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d011      	beq.n	80139f6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80139d2:	4b0b      	ldr	r3, [pc, #44]	; (8013a00 <ip4_input_accept+0x50>)
 80139d4:	695a      	ldr	r2, [r3, #20]
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	3304      	adds	r3, #4
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	429a      	cmp	r2, r3
 80139de:	d008      	beq.n	80139f2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80139e0:	4b07      	ldr	r3, [pc, #28]	; (8013a00 <ip4_input_accept+0x50>)
 80139e2:	695b      	ldr	r3, [r3, #20]
 80139e4:	6879      	ldr	r1, [r7, #4]
 80139e6:	4618      	mov	r0, r3
 80139e8:	f000 fa08 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 80139ec:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d001      	beq.n	80139f6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80139f2:	2301      	movs	r3, #1
 80139f4:	e000      	b.n	80139f8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80139f6:	2300      	movs	r3, #0
}
 80139f8:	4618      	mov	r0, r3
 80139fa:	3708      	adds	r7, #8
 80139fc:	46bd      	mov	sp, r7
 80139fe:	bd80      	pop	{r7, pc}
 8013a00:	2000d4f0 	.word	0x2000d4f0

08013a04 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8013a04:	b580      	push	{r7, lr}
 8013a06:	b086      	sub	sp, #24
 8013a08:	af00      	add	r7, sp, #0
 8013a0a:	6078      	str	r0, [r7, #4]
 8013a0c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	685b      	ldr	r3, [r3, #4]
 8013a12:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8013a14:	697b      	ldr	r3, [r7, #20]
 8013a16:	781b      	ldrb	r3, [r3, #0]
 8013a18:	091b      	lsrs	r3, r3, #4
 8013a1a:	b2db      	uxtb	r3, r3
 8013a1c:	2b04      	cmp	r3, #4
 8013a1e:	d004      	beq.n	8013a2a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8013a20:	6878      	ldr	r0, [r7, #4]
 8013a22:	f7f8 f897 	bl	800bb54 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8013a26:	2300      	movs	r3, #0
 8013a28:	e107      	b.n	8013c3a <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8013a2a:	697b      	ldr	r3, [r7, #20]
 8013a2c:	781b      	ldrb	r3, [r3, #0]
 8013a2e:	f003 030f 	and.w	r3, r3, #15
 8013a32:	b2db      	uxtb	r3, r3
 8013a34:	009b      	lsls	r3, r3, #2
 8013a36:	b2db      	uxtb	r3, r3
 8013a38:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8013a3a:	697b      	ldr	r3, [r7, #20]
 8013a3c:	885b      	ldrh	r3, [r3, #2]
 8013a3e:	b29b      	uxth	r3, r3
 8013a40:	4618      	mov	r0, r3
 8013a42:	f7f6 fdd4 	bl	800a5ee <lwip_htons>
 8013a46:	4603      	mov	r3, r0
 8013a48:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	891b      	ldrh	r3, [r3, #8]
 8013a4e:	89ba      	ldrh	r2, [r7, #12]
 8013a50:	429a      	cmp	r2, r3
 8013a52:	d204      	bcs.n	8013a5e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8013a54:	89bb      	ldrh	r3, [r7, #12]
 8013a56:	4619      	mov	r1, r3
 8013a58:	6878      	ldr	r0, [r7, #4]
 8013a5a:	f7f7 fef5 	bl	800b848 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	895b      	ldrh	r3, [r3, #10]
 8013a62:	89fa      	ldrh	r2, [r7, #14]
 8013a64:	429a      	cmp	r2, r3
 8013a66:	d807      	bhi.n	8013a78 <ip4_input+0x74>
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	891b      	ldrh	r3, [r3, #8]
 8013a6c:	89ba      	ldrh	r2, [r7, #12]
 8013a6e:	429a      	cmp	r2, r3
 8013a70:	d802      	bhi.n	8013a78 <ip4_input+0x74>
 8013a72:	89fb      	ldrh	r3, [r7, #14]
 8013a74:	2b13      	cmp	r3, #19
 8013a76:	d804      	bhi.n	8013a82 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8013a78:	6878      	ldr	r0, [r7, #4]
 8013a7a:	f7f8 f86b 	bl	800bb54 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8013a7e:	2300      	movs	r3, #0
 8013a80:	e0db      	b.n	8013c3a <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8013a82:	697b      	ldr	r3, [r7, #20]
 8013a84:	691b      	ldr	r3, [r3, #16]
 8013a86:	4a6f      	ldr	r2, [pc, #444]	; (8013c44 <ip4_input+0x240>)
 8013a88:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8013a8a:	697b      	ldr	r3, [r7, #20]
 8013a8c:	68db      	ldr	r3, [r3, #12]
 8013a8e:	4a6d      	ldr	r2, [pc, #436]	; (8013c44 <ip4_input+0x240>)
 8013a90:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013a92:	4b6c      	ldr	r3, [pc, #432]	; (8013c44 <ip4_input+0x240>)
 8013a94:	695b      	ldr	r3, [r3, #20]
 8013a96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013a9a:	2be0      	cmp	r3, #224	; 0xe0
 8013a9c:	d112      	bne.n	8013ac4 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8013a9e:	683b      	ldr	r3, [r7, #0]
 8013aa0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013aa4:	f003 0301 	and.w	r3, r3, #1
 8013aa8:	b2db      	uxtb	r3, r3
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d007      	beq.n	8013abe <ip4_input+0xba>
 8013aae:	683b      	ldr	r3, [r7, #0]
 8013ab0:	3304      	adds	r3, #4
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	2b00      	cmp	r3, #0
 8013ab6:	d002      	beq.n	8013abe <ip4_input+0xba>
      netif = inp;
 8013ab8:	683b      	ldr	r3, [r7, #0]
 8013aba:	613b      	str	r3, [r7, #16]
 8013abc:	e02a      	b.n	8013b14 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013abe:	2300      	movs	r3, #0
 8013ac0:	613b      	str	r3, [r7, #16]
 8013ac2:	e027      	b.n	8013b14 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8013ac4:	6838      	ldr	r0, [r7, #0]
 8013ac6:	f7ff ff73 	bl	80139b0 <ip4_input_accept>
 8013aca:	4603      	mov	r3, r0
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	d002      	beq.n	8013ad6 <ip4_input+0xd2>
      netif = inp;
 8013ad0:	683b      	ldr	r3, [r7, #0]
 8013ad2:	613b      	str	r3, [r7, #16]
 8013ad4:	e01e      	b.n	8013b14 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013ad6:	2300      	movs	r3, #0
 8013ad8:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8013ada:	4b5a      	ldr	r3, [pc, #360]	; (8013c44 <ip4_input+0x240>)
 8013adc:	695b      	ldr	r3, [r3, #20]
 8013ade:	b2db      	uxtb	r3, r3
 8013ae0:	2b7f      	cmp	r3, #127	; 0x7f
 8013ae2:	d017      	beq.n	8013b14 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8013ae4:	4b58      	ldr	r3, [pc, #352]	; (8013c48 <ip4_input+0x244>)
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	613b      	str	r3, [r7, #16]
 8013aea:	e00e      	b.n	8013b0a <ip4_input+0x106>
          if (netif == inp) {
 8013aec:	693a      	ldr	r2, [r7, #16]
 8013aee:	683b      	ldr	r3, [r7, #0]
 8013af0:	429a      	cmp	r2, r3
 8013af2:	d006      	beq.n	8013b02 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8013af4:	6938      	ldr	r0, [r7, #16]
 8013af6:	f7ff ff5b 	bl	80139b0 <ip4_input_accept>
 8013afa:	4603      	mov	r3, r0
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d108      	bne.n	8013b12 <ip4_input+0x10e>
 8013b00:	e000      	b.n	8013b04 <ip4_input+0x100>
            continue;
 8013b02:	bf00      	nop
        NETIF_FOREACH(netif) {
 8013b04:	693b      	ldr	r3, [r7, #16]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	613b      	str	r3, [r7, #16]
 8013b0a:	693b      	ldr	r3, [r7, #16]
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d1ed      	bne.n	8013aec <ip4_input+0xe8>
 8013b10:	e000      	b.n	8013b14 <ip4_input+0x110>
            break;
 8013b12:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013b14:	4b4b      	ldr	r3, [pc, #300]	; (8013c44 <ip4_input+0x240>)
 8013b16:	691b      	ldr	r3, [r3, #16]
 8013b18:	6839      	ldr	r1, [r7, #0]
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f000 f96e 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 8013b20:	4603      	mov	r3, r0
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d105      	bne.n	8013b32 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8013b26:	4b47      	ldr	r3, [pc, #284]	; (8013c44 <ip4_input+0x240>)
 8013b28:	691b      	ldr	r3, [r3, #16]
 8013b2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013b2e:	2be0      	cmp	r3, #224	; 0xe0
 8013b30:	d104      	bne.n	8013b3c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8013b32:	6878      	ldr	r0, [r7, #4]
 8013b34:	f7f8 f80e 	bl	800bb54 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8013b38:	2300      	movs	r3, #0
 8013b3a:	e07e      	b.n	8013c3a <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013b3c:	693b      	ldr	r3, [r7, #16]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d104      	bne.n	8013b4c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8013b42:	6878      	ldr	r0, [r7, #4]
 8013b44:	f7f8 f806 	bl	800bb54 <pbuf_free>
    return ERR_OK;
 8013b48:	2300      	movs	r3, #0
 8013b4a:	e076      	b.n	8013c3a <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8013b4c:	697b      	ldr	r3, [r7, #20]
 8013b4e:	88db      	ldrh	r3, [r3, #6]
 8013b50:	b29b      	uxth	r3, r3
 8013b52:	461a      	mov	r2, r3
 8013b54:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8013b58:	4013      	ands	r3, r2
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d00b      	beq.n	8013b76 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8013b5e:	6878      	ldr	r0, [r7, #4]
 8013b60:	f000 fc92 	bl	8014488 <ip4_reass>
 8013b64:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d101      	bne.n	8013b70 <ip4_input+0x16c>
      return ERR_OK;
 8013b6c:	2300      	movs	r3, #0
 8013b6e:	e064      	b.n	8013c3a <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8013b70:	687b      	ldr	r3, [r7, #4]
 8013b72:	685b      	ldr	r3, [r3, #4]
 8013b74:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8013b76:	4a33      	ldr	r2, [pc, #204]	; (8013c44 <ip4_input+0x240>)
 8013b78:	693b      	ldr	r3, [r7, #16]
 8013b7a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8013b7c:	4a31      	ldr	r2, [pc, #196]	; (8013c44 <ip4_input+0x240>)
 8013b7e:	683b      	ldr	r3, [r7, #0]
 8013b80:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8013b82:	4a30      	ldr	r2, [pc, #192]	; (8013c44 <ip4_input+0x240>)
 8013b84:	697b      	ldr	r3, [r7, #20]
 8013b86:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8013b88:	697b      	ldr	r3, [r7, #20]
 8013b8a:	781b      	ldrb	r3, [r3, #0]
 8013b8c:	f003 030f 	and.w	r3, r3, #15
 8013b90:	b2db      	uxtb	r3, r3
 8013b92:	009b      	lsls	r3, r3, #2
 8013b94:	b2db      	uxtb	r3, r3
 8013b96:	b29a      	uxth	r2, r3
 8013b98:	4b2a      	ldr	r3, [pc, #168]	; (8013c44 <ip4_input+0x240>)
 8013b9a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8013b9c:	89fb      	ldrh	r3, [r7, #14]
 8013b9e:	4619      	mov	r1, r3
 8013ba0:	6878      	ldr	r0, [r7, #4]
 8013ba2:	f7f7 ff51 	bl	800ba48 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8013ba6:	697b      	ldr	r3, [r7, #20]
 8013ba8:	7a5b      	ldrb	r3, [r3, #9]
 8013baa:	2b11      	cmp	r3, #17
 8013bac:	d006      	beq.n	8013bbc <ip4_input+0x1b8>
 8013bae:	2b11      	cmp	r3, #17
 8013bb0:	dc13      	bgt.n	8013bda <ip4_input+0x1d6>
 8013bb2:	2b01      	cmp	r3, #1
 8013bb4:	d00c      	beq.n	8013bd0 <ip4_input+0x1cc>
 8013bb6:	2b06      	cmp	r3, #6
 8013bb8:	d005      	beq.n	8013bc6 <ip4_input+0x1c2>
 8013bba:	e00e      	b.n	8013bda <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8013bbc:	6839      	ldr	r1, [r7, #0]
 8013bbe:	6878      	ldr	r0, [r7, #4]
 8013bc0:	f7fe fc68 	bl	8012494 <udp_input>
        break;
 8013bc4:	e026      	b.n	8013c14 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8013bc6:	6839      	ldr	r1, [r7, #0]
 8013bc8:	6878      	ldr	r0, [r7, #4]
 8013bca:	f7fa f88b 	bl	800dce4 <tcp_input>
        break;
 8013bce:	e021      	b.n	8013c14 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8013bd0:	6839      	ldr	r1, [r7, #0]
 8013bd2:	6878      	ldr	r0, [r7, #4]
 8013bd4:	f7ff fcee 	bl	80135b4 <icmp_input>
        break;
 8013bd8:	e01c      	b.n	8013c14 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013bda:	4b1a      	ldr	r3, [pc, #104]	; (8013c44 <ip4_input+0x240>)
 8013bdc:	695b      	ldr	r3, [r3, #20]
 8013bde:	6939      	ldr	r1, [r7, #16]
 8013be0:	4618      	mov	r0, r3
 8013be2:	f000 f90b 	bl	8013dfc <ip4_addr_isbroadcast_u32>
 8013be6:	4603      	mov	r3, r0
 8013be8:	2b00      	cmp	r3, #0
 8013bea:	d10f      	bne.n	8013c0c <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013bec:	4b15      	ldr	r3, [pc, #84]	; (8013c44 <ip4_input+0x240>)
 8013bee:	695b      	ldr	r3, [r3, #20]
 8013bf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013bf4:	2be0      	cmp	r3, #224	; 0xe0
 8013bf6:	d009      	beq.n	8013c0c <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8013bf8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013bfc:	4619      	mov	r1, r3
 8013bfe:	6878      	ldr	r0, [r7, #4]
 8013c00:	f7f7 ff95 	bl	800bb2e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013c04:	2102      	movs	r1, #2
 8013c06:	6878      	ldr	r0, [r7, #4]
 8013c08:	f7ff fdd8 	bl	80137bc <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8013c0c:	6878      	ldr	r0, [r7, #4]
 8013c0e:	f7f7 ffa1 	bl	800bb54 <pbuf_free>
        break;
 8013c12:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8013c14:	4b0b      	ldr	r3, [pc, #44]	; (8013c44 <ip4_input+0x240>)
 8013c16:	2200      	movs	r2, #0
 8013c18:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8013c1a:	4b0a      	ldr	r3, [pc, #40]	; (8013c44 <ip4_input+0x240>)
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8013c20:	4b08      	ldr	r3, [pc, #32]	; (8013c44 <ip4_input+0x240>)
 8013c22:	2200      	movs	r2, #0
 8013c24:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8013c26:	4b07      	ldr	r3, [pc, #28]	; (8013c44 <ip4_input+0x240>)
 8013c28:	2200      	movs	r2, #0
 8013c2a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8013c2c:	4b05      	ldr	r3, [pc, #20]	; (8013c44 <ip4_input+0x240>)
 8013c2e:	2200      	movs	r2, #0
 8013c30:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8013c32:	4b04      	ldr	r3, [pc, #16]	; (8013c44 <ip4_input+0x240>)
 8013c34:	2200      	movs	r2, #0
 8013c36:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8013c38:	2300      	movs	r3, #0
}
 8013c3a:	4618      	mov	r0, r3
 8013c3c:	3718      	adds	r7, #24
 8013c3e:	46bd      	mov	sp, r7
 8013c40:	bd80      	pop	{r7, pc}
 8013c42:	bf00      	nop
 8013c44:	2000d4f0 	.word	0x2000d4f0
 8013c48:	20019c64 	.word	0x20019c64

08013c4c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8013c4c:	b580      	push	{r7, lr}
 8013c4e:	b08a      	sub	sp, #40	; 0x28
 8013c50:	af04      	add	r7, sp, #16
 8013c52:	60f8      	str	r0, [r7, #12]
 8013c54:	60b9      	str	r1, [r7, #8]
 8013c56:	607a      	str	r2, [r7, #4]
 8013c58:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8013c5a:	68bb      	ldr	r3, [r7, #8]
 8013c5c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d009      	beq.n	8013c78 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8013c64:	68bb      	ldr	r3, [r7, #8]
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d003      	beq.n	8013c72 <ip4_output_if+0x26>
 8013c6a:	68bb      	ldr	r3, [r7, #8]
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d102      	bne.n	8013c78 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8013c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c74:	3304      	adds	r3, #4
 8013c76:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8013c78:	78fa      	ldrb	r2, [r7, #3]
 8013c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c7c:	9302      	str	r3, [sp, #8]
 8013c7e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8013c82:	9301      	str	r3, [sp, #4]
 8013c84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013c88:	9300      	str	r3, [sp, #0]
 8013c8a:	4613      	mov	r3, r2
 8013c8c:	687a      	ldr	r2, [r7, #4]
 8013c8e:	6979      	ldr	r1, [r7, #20]
 8013c90:	68f8      	ldr	r0, [r7, #12]
 8013c92:	f000 f805 	bl	8013ca0 <ip4_output_if_src>
 8013c96:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8013c98:	4618      	mov	r0, r3
 8013c9a:	3718      	adds	r7, #24
 8013c9c:	46bd      	mov	sp, r7
 8013c9e:	bd80      	pop	{r7, pc}

08013ca0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8013ca0:	b580      	push	{r7, lr}
 8013ca2:	b088      	sub	sp, #32
 8013ca4:	af00      	add	r7, sp, #0
 8013ca6:	60f8      	str	r0, [r7, #12]
 8013ca8:	60b9      	str	r1, [r7, #8]
 8013caa:	607a      	str	r2, [r7, #4]
 8013cac:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	7b9b      	ldrb	r3, [r3, #14]
 8013cb2:	2b01      	cmp	r3, #1
 8013cb4:	d006      	beq.n	8013cc4 <ip4_output_if_src+0x24>
 8013cb6:	4b4b      	ldr	r3, [pc, #300]	; (8013de4 <ip4_output_if_src+0x144>)
 8013cb8:	f44f 7255 	mov.w	r2, #852	; 0x354
 8013cbc:	494a      	ldr	r1, [pc, #296]	; (8013de8 <ip4_output_if_src+0x148>)
 8013cbe:	484b      	ldr	r0, [pc, #300]	; (8013dec <ip4_output_if_src+0x14c>)
 8013cc0:	f001 f834 	bl	8014d2c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d060      	beq.n	8013d8c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8013cca:	2314      	movs	r3, #20
 8013ccc:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8013cce:	2114      	movs	r1, #20
 8013cd0:	68f8      	ldr	r0, [r7, #12]
 8013cd2:	f7f7 fea9 	bl	800ba28 <pbuf_add_header>
 8013cd6:	4603      	mov	r3, r0
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d002      	beq.n	8013ce2 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013cdc:	f06f 0301 	mvn.w	r3, #1
 8013ce0:	e07c      	b.n	8013ddc <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	685b      	ldr	r3, [r3, #4]
 8013ce6:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013ce8:	68fb      	ldr	r3, [r7, #12]
 8013cea:	895b      	ldrh	r3, [r3, #10]
 8013cec:	2b13      	cmp	r3, #19
 8013cee:	d806      	bhi.n	8013cfe <ip4_output_if_src+0x5e>
 8013cf0:	4b3c      	ldr	r3, [pc, #240]	; (8013de4 <ip4_output_if_src+0x144>)
 8013cf2:	f44f 7262 	mov.w	r2, #904	; 0x388
 8013cf6:	493e      	ldr	r1, [pc, #248]	; (8013df0 <ip4_output_if_src+0x150>)
 8013cf8:	483c      	ldr	r0, [pc, #240]	; (8013dec <ip4_output_if_src+0x14c>)
 8013cfa:	f001 f817 	bl	8014d2c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8013cfe:	69fb      	ldr	r3, [r7, #28]
 8013d00:	78fa      	ldrb	r2, [r7, #3]
 8013d02:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8013d04:	69fb      	ldr	r3, [r7, #28]
 8013d06:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8013d0a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	681a      	ldr	r2, [r3, #0]
 8013d10:	69fb      	ldr	r3, [r7, #28]
 8013d12:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8013d14:	8b7b      	ldrh	r3, [r7, #26]
 8013d16:	089b      	lsrs	r3, r3, #2
 8013d18:	b29b      	uxth	r3, r3
 8013d1a:	b2db      	uxtb	r3, r3
 8013d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d20:	b2da      	uxtb	r2, r3
 8013d22:	69fb      	ldr	r3, [r7, #28]
 8013d24:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8013d26:	69fb      	ldr	r3, [r7, #28]
 8013d28:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8013d2c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	891b      	ldrh	r3, [r3, #8]
 8013d32:	4618      	mov	r0, r3
 8013d34:	f7f6 fc5b 	bl	800a5ee <lwip_htons>
 8013d38:	4603      	mov	r3, r0
 8013d3a:	461a      	mov	r2, r3
 8013d3c:	69fb      	ldr	r3, [r7, #28]
 8013d3e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8013d40:	69fb      	ldr	r3, [r7, #28]
 8013d42:	2200      	movs	r2, #0
 8013d44:	719a      	strb	r2, [r3, #6]
 8013d46:	2200      	movs	r2, #0
 8013d48:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8013d4a:	4b2a      	ldr	r3, [pc, #168]	; (8013df4 <ip4_output_if_src+0x154>)
 8013d4c:	881b      	ldrh	r3, [r3, #0]
 8013d4e:	4618      	mov	r0, r3
 8013d50:	f7f6 fc4d 	bl	800a5ee <lwip_htons>
 8013d54:	4603      	mov	r3, r0
 8013d56:	461a      	mov	r2, r3
 8013d58:	69fb      	ldr	r3, [r7, #28]
 8013d5a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8013d5c:	4b25      	ldr	r3, [pc, #148]	; (8013df4 <ip4_output_if_src+0x154>)
 8013d5e:	881b      	ldrh	r3, [r3, #0]
 8013d60:	3301      	adds	r3, #1
 8013d62:	b29a      	uxth	r2, r3
 8013d64:	4b23      	ldr	r3, [pc, #140]	; (8013df4 <ip4_output_if_src+0x154>)
 8013d66:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8013d68:	68bb      	ldr	r3, [r7, #8]
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d104      	bne.n	8013d78 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8013d6e:	4b22      	ldr	r3, [pc, #136]	; (8013df8 <ip4_output_if_src+0x158>)
 8013d70:	681a      	ldr	r2, [r3, #0]
 8013d72:	69fb      	ldr	r3, [r7, #28]
 8013d74:	60da      	str	r2, [r3, #12]
 8013d76:	e003      	b.n	8013d80 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8013d78:	68bb      	ldr	r3, [r7, #8]
 8013d7a:	681a      	ldr	r2, [r3, #0]
 8013d7c:	69fb      	ldr	r3, [r7, #28]
 8013d7e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8013d80:	69fb      	ldr	r3, [r7, #28]
 8013d82:	2200      	movs	r2, #0
 8013d84:	729a      	strb	r2, [r3, #10]
 8013d86:	2200      	movs	r2, #0
 8013d88:	72da      	strb	r2, [r3, #11]
 8013d8a:	e00f      	b.n	8013dac <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	895b      	ldrh	r3, [r3, #10]
 8013d90:	2b13      	cmp	r3, #19
 8013d92:	d802      	bhi.n	8013d9a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013d94:	f06f 0301 	mvn.w	r3, #1
 8013d98:	e020      	b.n	8013ddc <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	685b      	ldr	r3, [r3, #4]
 8013d9e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8013da0:	69fb      	ldr	r3, [r7, #28]
 8013da2:	691b      	ldr	r3, [r3, #16]
 8013da4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8013da6:	f107 0314 	add.w	r3, r7, #20
 8013daa:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8013dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d00c      	beq.n	8013dce <ip4_output_if_src+0x12e>
 8013db4:	68fb      	ldr	r3, [r7, #12]
 8013db6:	891a      	ldrh	r2, [r3, #8]
 8013db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dba:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013dbc:	429a      	cmp	r2, r3
 8013dbe:	d906      	bls.n	8013dce <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8013dc0:	687a      	ldr	r2, [r7, #4]
 8013dc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013dc4:	68f8      	ldr	r0, [r7, #12]
 8013dc6:	f000 fd4d 	bl	8014864 <ip4_frag>
 8013dca:	4603      	mov	r3, r0
 8013dcc:	e006      	b.n	8013ddc <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8013dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dd0:	695b      	ldr	r3, [r3, #20]
 8013dd2:	687a      	ldr	r2, [r7, #4]
 8013dd4:	68f9      	ldr	r1, [r7, #12]
 8013dd6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013dd8:	4798      	blx	r3
 8013dda:	4603      	mov	r3, r0
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	3720      	adds	r7, #32
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}
 8013de4:	080185ec 	.word	0x080185ec
 8013de8:	08018620 	.word	0x08018620
 8013dec:	0801862c 	.word	0x0801862c
 8013df0:	08018654 	.word	0x08018654
 8013df4:	200002da 	.word	0x200002da
 8013df8:	08018ab8 	.word	0x08018ab8

08013dfc <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013dfc:	b480      	push	{r7}
 8013dfe:	b085      	sub	sp, #20
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
 8013e04:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e10:	d002      	beq.n	8013e18 <ip4_addr_isbroadcast_u32+0x1c>
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d101      	bne.n	8013e1c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8013e18:	2301      	movs	r3, #1
 8013e1a:	e02a      	b.n	8013e72 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8013e1c:	683b      	ldr	r3, [r7, #0]
 8013e1e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013e22:	f003 0302 	and.w	r3, r3, #2
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d101      	bne.n	8013e2e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8013e2a:	2300      	movs	r3, #0
 8013e2c:	e021      	b.n	8013e72 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8013e2e:	683b      	ldr	r3, [r7, #0]
 8013e30:	3304      	adds	r3, #4
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	687a      	ldr	r2, [r7, #4]
 8013e36:	429a      	cmp	r2, r3
 8013e38:	d101      	bne.n	8013e3e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	e019      	b.n	8013e72 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8013e3e:	68fa      	ldr	r2, [r7, #12]
 8013e40:	683b      	ldr	r3, [r7, #0]
 8013e42:	3304      	adds	r3, #4
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	405a      	eors	r2, r3
 8013e48:	683b      	ldr	r3, [r7, #0]
 8013e4a:	3308      	adds	r3, #8
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	4013      	ands	r3, r2
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d10d      	bne.n	8013e70 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013e54:	683b      	ldr	r3, [r7, #0]
 8013e56:	3308      	adds	r3, #8
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	43da      	mvns	r2, r3
 8013e5c:	687b      	ldr	r3, [r7, #4]
 8013e5e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8013e60:	683b      	ldr	r3, [r7, #0]
 8013e62:	3308      	adds	r3, #8
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013e68:	429a      	cmp	r2, r3
 8013e6a:	d101      	bne.n	8013e70 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8013e6c:	2301      	movs	r3, #1
 8013e6e:	e000      	b.n	8013e72 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8013e70:	2300      	movs	r3, #0
  }
}
 8013e72:	4618      	mov	r0, r3
 8013e74:	3714      	adds	r7, #20
 8013e76:	46bd      	mov	sp, r7
 8013e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e7c:	4770      	bx	lr
	...

08013e80 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	b084      	sub	sp, #16
 8013e84:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8013e86:	2300      	movs	r3, #0
 8013e88:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8013e8a:	4b12      	ldr	r3, [pc, #72]	; (8013ed4 <ip_reass_tmr+0x54>)
 8013e8c:	681b      	ldr	r3, [r3, #0]
 8013e8e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8013e90:	e018      	b.n	8013ec4 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	7fdb      	ldrb	r3, [r3, #31]
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d00b      	beq.n	8013eb2 <ip_reass_tmr+0x32>
      r->timer--;
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	7fdb      	ldrb	r3, [r3, #31]
 8013e9e:	3b01      	subs	r3, #1
 8013ea0:	b2da      	uxtb	r2, r3
 8013ea2:	68fb      	ldr	r3, [r7, #12]
 8013ea4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	60fb      	str	r3, [r7, #12]
 8013eb0:	e008      	b.n	8013ec4 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8013ebc:	68b9      	ldr	r1, [r7, #8]
 8013ebe:	6878      	ldr	r0, [r7, #4]
 8013ec0:	f000 f80a 	bl	8013ed8 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d1e3      	bne.n	8013e92 <ip_reass_tmr+0x12>
    }
  }
}
 8013eca:	bf00      	nop
 8013ecc:	bf00      	nop
 8013ece:	3710      	adds	r7, #16
 8013ed0:	46bd      	mov	sp, r7
 8013ed2:	bd80      	pop	{r7, pc}
 8013ed4:	200002dc 	.word	0x200002dc

08013ed8 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b088      	sub	sp, #32
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
 8013ee0:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8013ee6:	683a      	ldr	r2, [r7, #0]
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	429a      	cmp	r2, r3
 8013eec:	d105      	bne.n	8013efa <ip_reass_free_complete_datagram+0x22>
 8013eee:	4b45      	ldr	r3, [pc, #276]	; (8014004 <ip_reass_free_complete_datagram+0x12c>)
 8013ef0:	22ab      	movs	r2, #171	; 0xab
 8013ef2:	4945      	ldr	r1, [pc, #276]	; (8014008 <ip_reass_free_complete_datagram+0x130>)
 8013ef4:	4845      	ldr	r0, [pc, #276]	; (801400c <ip_reass_free_complete_datagram+0x134>)
 8013ef6:	f000 ff19 	bl	8014d2c <iprintf>
  if (prev != NULL) {
 8013efa:	683b      	ldr	r3, [r7, #0]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d00a      	beq.n	8013f16 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8013f00:	683b      	ldr	r3, [r7, #0]
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	687a      	ldr	r2, [r7, #4]
 8013f06:	429a      	cmp	r2, r3
 8013f08:	d005      	beq.n	8013f16 <ip_reass_free_complete_datagram+0x3e>
 8013f0a:	4b3e      	ldr	r3, [pc, #248]	; (8014004 <ip_reass_free_complete_datagram+0x12c>)
 8013f0c:	22ad      	movs	r2, #173	; 0xad
 8013f0e:	4940      	ldr	r1, [pc, #256]	; (8014010 <ip_reass_free_complete_datagram+0x138>)
 8013f10:	483e      	ldr	r0, [pc, #248]	; (801400c <ip_reass_free_complete_datagram+0x134>)
 8013f12:	f000 ff0b 	bl	8014d2c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	685b      	ldr	r3, [r3, #4]
 8013f1a:	685b      	ldr	r3, [r3, #4]
 8013f1c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8013f1e:	697b      	ldr	r3, [r7, #20]
 8013f20:	889b      	ldrh	r3, [r3, #4]
 8013f22:	b29b      	uxth	r3, r3
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d12a      	bne.n	8013f7e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	685b      	ldr	r3, [r3, #4]
 8013f2c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8013f2e:	697b      	ldr	r3, [r7, #20]
 8013f30:	681a      	ldr	r2, [r3, #0]
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8013f36:	69bb      	ldr	r3, [r7, #24]
 8013f38:	6858      	ldr	r0, [r3, #4]
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	3308      	adds	r3, #8
 8013f3e:	2214      	movs	r2, #20
 8013f40:	4619      	mov	r1, r3
 8013f42:	f000 fedd 	bl	8014d00 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8013f46:	2101      	movs	r1, #1
 8013f48:	69b8      	ldr	r0, [r7, #24]
 8013f4a:	f7ff fc47 	bl	80137dc <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8013f4e:	69b8      	ldr	r0, [r7, #24]
 8013f50:	f7f7 fe88 	bl	800bc64 <pbuf_clen>
 8013f54:	4603      	mov	r3, r0
 8013f56:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013f58:	8bfa      	ldrh	r2, [r7, #30]
 8013f5a:	8a7b      	ldrh	r3, [r7, #18]
 8013f5c:	4413      	add	r3, r2
 8013f5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013f62:	db05      	blt.n	8013f70 <ip_reass_free_complete_datagram+0x98>
 8013f64:	4b27      	ldr	r3, [pc, #156]	; (8014004 <ip_reass_free_complete_datagram+0x12c>)
 8013f66:	22bc      	movs	r2, #188	; 0xbc
 8013f68:	492a      	ldr	r1, [pc, #168]	; (8014014 <ip_reass_free_complete_datagram+0x13c>)
 8013f6a:	4828      	ldr	r0, [pc, #160]	; (801400c <ip_reass_free_complete_datagram+0x134>)
 8013f6c:	f000 fede 	bl	8014d2c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013f70:	8bfa      	ldrh	r2, [r7, #30]
 8013f72:	8a7b      	ldrh	r3, [r7, #18]
 8013f74:	4413      	add	r3, r2
 8013f76:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8013f78:	69b8      	ldr	r0, [r7, #24]
 8013f7a:	f7f7 fdeb 	bl	800bb54 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	685b      	ldr	r3, [r3, #4]
 8013f82:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8013f84:	e01f      	b.n	8013fc6 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8013f86:	69bb      	ldr	r3, [r7, #24]
 8013f88:	685b      	ldr	r3, [r3, #4]
 8013f8a:	617b      	str	r3, [r7, #20]
    pcur = p;
 8013f8c:	69bb      	ldr	r3, [r7, #24]
 8013f8e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8013f90:	697b      	ldr	r3, [r7, #20]
 8013f92:	681b      	ldr	r3, [r3, #0]
 8013f94:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8013f96:	68f8      	ldr	r0, [r7, #12]
 8013f98:	f7f7 fe64 	bl	800bc64 <pbuf_clen>
 8013f9c:	4603      	mov	r3, r0
 8013f9e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013fa0:	8bfa      	ldrh	r2, [r7, #30]
 8013fa2:	8a7b      	ldrh	r3, [r7, #18]
 8013fa4:	4413      	add	r3, r2
 8013fa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013faa:	db05      	blt.n	8013fb8 <ip_reass_free_complete_datagram+0xe0>
 8013fac:	4b15      	ldr	r3, [pc, #84]	; (8014004 <ip_reass_free_complete_datagram+0x12c>)
 8013fae:	22cc      	movs	r2, #204	; 0xcc
 8013fb0:	4918      	ldr	r1, [pc, #96]	; (8014014 <ip_reass_free_complete_datagram+0x13c>)
 8013fb2:	4816      	ldr	r0, [pc, #88]	; (801400c <ip_reass_free_complete_datagram+0x134>)
 8013fb4:	f000 feba 	bl	8014d2c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013fb8:	8bfa      	ldrh	r2, [r7, #30]
 8013fba:	8a7b      	ldrh	r3, [r7, #18]
 8013fbc:	4413      	add	r3, r2
 8013fbe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8013fc0:	68f8      	ldr	r0, [r7, #12]
 8013fc2:	f7f7 fdc7 	bl	800bb54 <pbuf_free>
  while (p != NULL) {
 8013fc6:	69bb      	ldr	r3, [r7, #24]
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d1dc      	bne.n	8013f86 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8013fcc:	6839      	ldr	r1, [r7, #0]
 8013fce:	6878      	ldr	r0, [r7, #4]
 8013fd0:	f000 f8c2 	bl	8014158 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8013fd4:	4b10      	ldr	r3, [pc, #64]	; (8014018 <ip_reass_free_complete_datagram+0x140>)
 8013fd6:	881b      	ldrh	r3, [r3, #0]
 8013fd8:	8bfa      	ldrh	r2, [r7, #30]
 8013fda:	429a      	cmp	r2, r3
 8013fdc:	d905      	bls.n	8013fea <ip_reass_free_complete_datagram+0x112>
 8013fde:	4b09      	ldr	r3, [pc, #36]	; (8014004 <ip_reass_free_complete_datagram+0x12c>)
 8013fe0:	22d2      	movs	r2, #210	; 0xd2
 8013fe2:	490e      	ldr	r1, [pc, #56]	; (801401c <ip_reass_free_complete_datagram+0x144>)
 8013fe4:	4809      	ldr	r0, [pc, #36]	; (801400c <ip_reass_free_complete_datagram+0x134>)
 8013fe6:	f000 fea1 	bl	8014d2c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8013fea:	4b0b      	ldr	r3, [pc, #44]	; (8014018 <ip_reass_free_complete_datagram+0x140>)
 8013fec:	881a      	ldrh	r2, [r3, #0]
 8013fee:	8bfb      	ldrh	r3, [r7, #30]
 8013ff0:	1ad3      	subs	r3, r2, r3
 8013ff2:	b29a      	uxth	r2, r3
 8013ff4:	4b08      	ldr	r3, [pc, #32]	; (8014018 <ip_reass_free_complete_datagram+0x140>)
 8013ff6:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8013ff8:	8bfb      	ldrh	r3, [r7, #30]
}
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	3720      	adds	r7, #32
 8013ffe:	46bd      	mov	sp, r7
 8014000:	bd80      	pop	{r7, pc}
 8014002:	bf00      	nop
 8014004:	08018684 	.word	0x08018684
 8014008:	080186c0 	.word	0x080186c0
 801400c:	080186cc 	.word	0x080186cc
 8014010:	080186f4 	.word	0x080186f4
 8014014:	08018708 	.word	0x08018708
 8014018:	200002e0 	.word	0x200002e0
 801401c:	08018728 	.word	0x08018728

08014020 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8014020:	b580      	push	{r7, lr}
 8014022:	b08a      	sub	sp, #40	; 0x28
 8014024:	af00      	add	r7, sp, #0
 8014026:	6078      	str	r0, [r7, #4]
 8014028:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801402a:	2300      	movs	r3, #0
 801402c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801402e:	2300      	movs	r3, #0
 8014030:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8014032:	2300      	movs	r3, #0
 8014034:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8014036:	2300      	movs	r3, #0
 8014038:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801403a:	2300      	movs	r3, #0
 801403c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801403e:	4b28      	ldr	r3, [pc, #160]	; (80140e0 <ip_reass_remove_oldest_datagram+0xc0>)
 8014040:	681b      	ldr	r3, [r3, #0]
 8014042:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8014044:	e030      	b.n	80140a8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8014046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014048:	695a      	ldr	r2, [r3, #20]
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	68db      	ldr	r3, [r3, #12]
 801404e:	429a      	cmp	r2, r3
 8014050:	d10c      	bne.n	801406c <ip_reass_remove_oldest_datagram+0x4c>
 8014052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014054:	699a      	ldr	r2, [r3, #24]
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	691b      	ldr	r3, [r3, #16]
 801405a:	429a      	cmp	r2, r3
 801405c:	d106      	bne.n	801406c <ip_reass_remove_oldest_datagram+0x4c>
 801405e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014060:	899a      	ldrh	r2, [r3, #12]
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	889b      	ldrh	r3, [r3, #4]
 8014066:	b29b      	uxth	r3, r3
 8014068:	429a      	cmp	r2, r3
 801406a:	d014      	beq.n	8014096 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801406c:	693b      	ldr	r3, [r7, #16]
 801406e:	3301      	adds	r3, #1
 8014070:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8014072:	6a3b      	ldr	r3, [r7, #32]
 8014074:	2b00      	cmp	r3, #0
 8014076:	d104      	bne.n	8014082 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8014078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801407a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801407c:	69fb      	ldr	r3, [r7, #28]
 801407e:	61bb      	str	r3, [r7, #24]
 8014080:	e009      	b.n	8014096 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8014082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014084:	7fda      	ldrb	r2, [r3, #31]
 8014086:	6a3b      	ldr	r3, [r7, #32]
 8014088:	7fdb      	ldrb	r3, [r3, #31]
 801408a:	429a      	cmp	r2, r3
 801408c:	d803      	bhi.n	8014096 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014090:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014092:	69fb      	ldr	r3, [r7, #28]
 8014094:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8014096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014098:	681b      	ldr	r3, [r3, #0]
 801409a:	2b00      	cmp	r3, #0
 801409c:	d001      	beq.n	80140a2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140a0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80140a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80140a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d1cb      	bne.n	8014046 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80140ae:	6a3b      	ldr	r3, [r7, #32]
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d008      	beq.n	80140c6 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80140b4:	69b9      	ldr	r1, [r7, #24]
 80140b6:	6a38      	ldr	r0, [r7, #32]
 80140b8:	f7ff ff0e 	bl	8013ed8 <ip_reass_free_complete_datagram>
 80140bc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80140be:	697a      	ldr	r2, [r7, #20]
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	4413      	add	r3, r2
 80140c4:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80140c6:	697a      	ldr	r2, [r7, #20]
 80140c8:	683b      	ldr	r3, [r7, #0]
 80140ca:	429a      	cmp	r2, r3
 80140cc:	da02      	bge.n	80140d4 <ip_reass_remove_oldest_datagram+0xb4>
 80140ce:	693b      	ldr	r3, [r7, #16]
 80140d0:	2b01      	cmp	r3, #1
 80140d2:	dcac      	bgt.n	801402e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80140d4:	697b      	ldr	r3, [r7, #20]
}
 80140d6:	4618      	mov	r0, r3
 80140d8:	3728      	adds	r7, #40	; 0x28
 80140da:	46bd      	mov	sp, r7
 80140dc:	bd80      	pop	{r7, pc}
 80140de:	bf00      	nop
 80140e0:	200002dc 	.word	0x200002dc

080140e4 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80140e4:	b580      	push	{r7, lr}
 80140e6:	b084      	sub	sp, #16
 80140e8:	af00      	add	r7, sp, #0
 80140ea:	6078      	str	r0, [r7, #4]
 80140ec:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80140ee:	2004      	movs	r0, #4
 80140f0:	f7f6 fed2 	bl	800ae98 <memp_malloc>
 80140f4:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80140f6:	68fb      	ldr	r3, [r7, #12]
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d110      	bne.n	801411e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80140fc:	6839      	ldr	r1, [r7, #0]
 80140fe:	6878      	ldr	r0, [r7, #4]
 8014100:	f7ff ff8e 	bl	8014020 <ip_reass_remove_oldest_datagram>
 8014104:	4602      	mov	r2, r0
 8014106:	683b      	ldr	r3, [r7, #0]
 8014108:	4293      	cmp	r3, r2
 801410a:	dc03      	bgt.n	8014114 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801410c:	2004      	movs	r0, #4
 801410e:	f7f6 fec3 	bl	800ae98 <memp_malloc>
 8014112:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8014114:	68fb      	ldr	r3, [r7, #12]
 8014116:	2b00      	cmp	r3, #0
 8014118:	d101      	bne.n	801411e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801411a:	2300      	movs	r3, #0
 801411c:	e016      	b.n	801414c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801411e:	2220      	movs	r2, #32
 8014120:	2100      	movs	r1, #0
 8014122:	68f8      	ldr	r0, [r7, #12]
 8014124:	f000 fdfa 	bl	8014d1c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8014128:	68fb      	ldr	r3, [r7, #12]
 801412a:	220f      	movs	r2, #15
 801412c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801412e:	4b09      	ldr	r3, [pc, #36]	; (8014154 <ip_reass_enqueue_new_datagram+0x70>)
 8014130:	681a      	ldr	r2, [r3, #0]
 8014132:	68fb      	ldr	r3, [r7, #12]
 8014134:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8014136:	4a07      	ldr	r2, [pc, #28]	; (8014154 <ip_reass_enqueue_new_datagram+0x70>)
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801413c:	68fb      	ldr	r3, [r7, #12]
 801413e:	3308      	adds	r3, #8
 8014140:	2214      	movs	r2, #20
 8014142:	6879      	ldr	r1, [r7, #4]
 8014144:	4618      	mov	r0, r3
 8014146:	f000 fddb 	bl	8014d00 <memcpy>
  return ipr;
 801414a:	68fb      	ldr	r3, [r7, #12]
}
 801414c:	4618      	mov	r0, r3
 801414e:	3710      	adds	r7, #16
 8014150:	46bd      	mov	sp, r7
 8014152:	bd80      	pop	{r7, pc}
 8014154:	200002dc 	.word	0x200002dc

08014158 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8014158:	b580      	push	{r7, lr}
 801415a:	b082      	sub	sp, #8
 801415c:	af00      	add	r7, sp, #0
 801415e:	6078      	str	r0, [r7, #4]
 8014160:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8014162:	4b10      	ldr	r3, [pc, #64]	; (80141a4 <ip_reass_dequeue_datagram+0x4c>)
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	687a      	ldr	r2, [r7, #4]
 8014168:	429a      	cmp	r2, r3
 801416a:	d104      	bne.n	8014176 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	4a0c      	ldr	r2, [pc, #48]	; (80141a4 <ip_reass_dequeue_datagram+0x4c>)
 8014172:	6013      	str	r3, [r2, #0]
 8014174:	e00d      	b.n	8014192 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8014176:	683b      	ldr	r3, [r7, #0]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d106      	bne.n	801418a <ip_reass_dequeue_datagram+0x32>
 801417c:	4b0a      	ldr	r3, [pc, #40]	; (80141a8 <ip_reass_dequeue_datagram+0x50>)
 801417e:	f240 1245 	movw	r2, #325	; 0x145
 8014182:	490a      	ldr	r1, [pc, #40]	; (80141ac <ip_reass_dequeue_datagram+0x54>)
 8014184:	480a      	ldr	r0, [pc, #40]	; (80141b0 <ip_reass_dequeue_datagram+0x58>)
 8014186:	f000 fdd1 	bl	8014d2c <iprintf>
    prev->next = ipr->next;
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	681a      	ldr	r2, [r3, #0]
 801418e:	683b      	ldr	r3, [r7, #0]
 8014190:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8014192:	6879      	ldr	r1, [r7, #4]
 8014194:	2004      	movs	r0, #4
 8014196:	f7f6 fecb 	bl	800af30 <memp_free>
}
 801419a:	bf00      	nop
 801419c:	3708      	adds	r7, #8
 801419e:	46bd      	mov	sp, r7
 80141a0:	bd80      	pop	{r7, pc}
 80141a2:	bf00      	nop
 80141a4:	200002dc 	.word	0x200002dc
 80141a8:	08018684 	.word	0x08018684
 80141ac:	0801874c 	.word	0x0801874c
 80141b0:	080186cc 	.word	0x080186cc

080141b4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80141b4:	b580      	push	{r7, lr}
 80141b6:	b08c      	sub	sp, #48	; 0x30
 80141b8:	af00      	add	r7, sp, #0
 80141ba:	60f8      	str	r0, [r7, #12]
 80141bc:	60b9      	str	r1, [r7, #8]
 80141be:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80141c0:	2300      	movs	r3, #0
 80141c2:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80141c4:	2301      	movs	r3, #1
 80141c6:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80141c8:	68bb      	ldr	r3, [r7, #8]
 80141ca:	685b      	ldr	r3, [r3, #4]
 80141cc:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80141ce:	69fb      	ldr	r3, [r7, #28]
 80141d0:	885b      	ldrh	r3, [r3, #2]
 80141d2:	b29b      	uxth	r3, r3
 80141d4:	4618      	mov	r0, r3
 80141d6:	f7f6 fa0a 	bl	800a5ee <lwip_htons>
 80141da:	4603      	mov	r3, r0
 80141dc:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80141de:	69fb      	ldr	r3, [r7, #28]
 80141e0:	781b      	ldrb	r3, [r3, #0]
 80141e2:	f003 030f 	and.w	r3, r3, #15
 80141e6:	b2db      	uxtb	r3, r3
 80141e8:	009b      	lsls	r3, r3, #2
 80141ea:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80141ec:	7e7b      	ldrb	r3, [r7, #25]
 80141ee:	b29b      	uxth	r3, r3
 80141f0:	8b7a      	ldrh	r2, [r7, #26]
 80141f2:	429a      	cmp	r2, r3
 80141f4:	d202      	bcs.n	80141fc <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80141f6:	f04f 33ff 	mov.w	r3, #4294967295
 80141fa:	e135      	b.n	8014468 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80141fc:	7e7b      	ldrb	r3, [r7, #25]
 80141fe:	b29b      	uxth	r3, r3
 8014200:	8b7a      	ldrh	r2, [r7, #26]
 8014202:	1ad3      	subs	r3, r2, r3
 8014204:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8014206:	69fb      	ldr	r3, [r7, #28]
 8014208:	88db      	ldrh	r3, [r3, #6]
 801420a:	b29b      	uxth	r3, r3
 801420c:	4618      	mov	r0, r3
 801420e:	f7f6 f9ee 	bl	800a5ee <lwip_htons>
 8014212:	4603      	mov	r3, r0
 8014214:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014218:	b29b      	uxth	r3, r3
 801421a:	00db      	lsls	r3, r3, #3
 801421c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801421e:	68bb      	ldr	r3, [r7, #8]
 8014220:	685b      	ldr	r3, [r3, #4]
 8014222:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8014224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014226:	2200      	movs	r2, #0
 8014228:	701a      	strb	r2, [r3, #0]
 801422a:	2200      	movs	r2, #0
 801422c:	705a      	strb	r2, [r3, #1]
 801422e:	2200      	movs	r2, #0
 8014230:	709a      	strb	r2, [r3, #2]
 8014232:	2200      	movs	r2, #0
 8014234:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8014236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014238:	8afa      	ldrh	r2, [r7, #22]
 801423a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801423c:	8afa      	ldrh	r2, [r7, #22]
 801423e:	8b7b      	ldrh	r3, [r7, #26]
 8014240:	4413      	add	r3, r2
 8014242:	b29a      	uxth	r2, r3
 8014244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014246:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8014248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801424a:	88db      	ldrh	r3, [r3, #6]
 801424c:	b29b      	uxth	r3, r3
 801424e:	8afa      	ldrh	r2, [r7, #22]
 8014250:	429a      	cmp	r2, r3
 8014252:	d902      	bls.n	801425a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014254:	f04f 33ff 	mov.w	r3, #4294967295
 8014258:	e106      	b.n	8014468 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801425a:	68fb      	ldr	r3, [r7, #12]
 801425c:	685b      	ldr	r3, [r3, #4]
 801425e:	627b      	str	r3, [r7, #36]	; 0x24
 8014260:	e068      	b.n	8014334 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8014262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014264:	685b      	ldr	r3, [r3, #4]
 8014266:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8014268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801426a:	889b      	ldrh	r3, [r3, #4]
 801426c:	b29a      	uxth	r2, r3
 801426e:	693b      	ldr	r3, [r7, #16]
 8014270:	889b      	ldrh	r3, [r3, #4]
 8014272:	b29b      	uxth	r3, r3
 8014274:	429a      	cmp	r2, r3
 8014276:	d235      	bcs.n	80142e4 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8014278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801427a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801427c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801427e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014280:	2b00      	cmp	r3, #0
 8014282:	d020      	beq.n	80142c6 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8014284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014286:	889b      	ldrh	r3, [r3, #4]
 8014288:	b29a      	uxth	r2, r3
 801428a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801428c:	88db      	ldrh	r3, [r3, #6]
 801428e:	b29b      	uxth	r3, r3
 8014290:	429a      	cmp	r2, r3
 8014292:	d307      	bcc.n	80142a4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8014294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014296:	88db      	ldrh	r3, [r3, #6]
 8014298:	b29a      	uxth	r2, r3
 801429a:	693b      	ldr	r3, [r7, #16]
 801429c:	889b      	ldrh	r3, [r3, #4]
 801429e:	b29b      	uxth	r3, r3
 80142a0:	429a      	cmp	r2, r3
 80142a2:	d902      	bls.n	80142aa <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80142a4:	f04f 33ff 	mov.w	r3, #4294967295
 80142a8:	e0de      	b.n	8014468 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80142aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142ac:	68ba      	ldr	r2, [r7, #8]
 80142ae:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80142b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142b2:	88db      	ldrh	r3, [r3, #6]
 80142b4:	b29a      	uxth	r2, r3
 80142b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142b8:	889b      	ldrh	r3, [r3, #4]
 80142ba:	b29b      	uxth	r3, r3
 80142bc:	429a      	cmp	r2, r3
 80142be:	d03d      	beq.n	801433c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80142c0:	2300      	movs	r3, #0
 80142c2:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80142c4:	e03a      	b.n	801433c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80142c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142c8:	88db      	ldrh	r3, [r3, #6]
 80142ca:	b29a      	uxth	r2, r3
 80142cc:	693b      	ldr	r3, [r7, #16]
 80142ce:	889b      	ldrh	r3, [r3, #4]
 80142d0:	b29b      	uxth	r3, r3
 80142d2:	429a      	cmp	r2, r3
 80142d4:	d902      	bls.n	80142dc <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80142d6:	f04f 33ff 	mov.w	r3, #4294967295
 80142da:	e0c5      	b.n	8014468 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80142dc:	68fb      	ldr	r3, [r7, #12]
 80142de:	68ba      	ldr	r2, [r7, #8]
 80142e0:	605a      	str	r2, [r3, #4]
      break;
 80142e2:	e02b      	b.n	801433c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80142e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142e6:	889b      	ldrh	r3, [r3, #4]
 80142e8:	b29a      	uxth	r2, r3
 80142ea:	693b      	ldr	r3, [r7, #16]
 80142ec:	889b      	ldrh	r3, [r3, #4]
 80142ee:	b29b      	uxth	r3, r3
 80142f0:	429a      	cmp	r2, r3
 80142f2:	d102      	bne.n	80142fa <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80142f4:	f04f 33ff 	mov.w	r3, #4294967295
 80142f8:	e0b6      	b.n	8014468 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80142fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142fc:	889b      	ldrh	r3, [r3, #4]
 80142fe:	b29a      	uxth	r2, r3
 8014300:	693b      	ldr	r3, [r7, #16]
 8014302:	88db      	ldrh	r3, [r3, #6]
 8014304:	b29b      	uxth	r3, r3
 8014306:	429a      	cmp	r2, r3
 8014308:	d202      	bcs.n	8014310 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801430a:	f04f 33ff 	mov.w	r3, #4294967295
 801430e:	e0ab      	b.n	8014468 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8014310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014312:	2b00      	cmp	r3, #0
 8014314:	d009      	beq.n	801432a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8014316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014318:	88db      	ldrh	r3, [r3, #6]
 801431a:	b29a      	uxth	r2, r3
 801431c:	693b      	ldr	r3, [r7, #16]
 801431e:	889b      	ldrh	r3, [r3, #4]
 8014320:	b29b      	uxth	r3, r3
 8014322:	429a      	cmp	r2, r3
 8014324:	d001      	beq.n	801432a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8014326:	2300      	movs	r3, #0
 8014328:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801432a:	693b      	ldr	r3, [r7, #16]
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8014330:	693b      	ldr	r3, [r7, #16]
 8014332:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8014334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014336:	2b00      	cmp	r3, #0
 8014338:	d193      	bne.n	8014262 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801433a:	e000      	b.n	801433e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801433c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801433e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014340:	2b00      	cmp	r3, #0
 8014342:	d12d      	bne.n	80143a0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8014344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014346:	2b00      	cmp	r3, #0
 8014348:	d01c      	beq.n	8014384 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801434a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801434c:	88db      	ldrh	r3, [r3, #6]
 801434e:	b29a      	uxth	r2, r3
 8014350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014352:	889b      	ldrh	r3, [r3, #4]
 8014354:	b29b      	uxth	r3, r3
 8014356:	429a      	cmp	r2, r3
 8014358:	d906      	bls.n	8014368 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801435a:	4b45      	ldr	r3, [pc, #276]	; (8014470 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801435c:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8014360:	4944      	ldr	r1, [pc, #272]	; (8014474 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8014362:	4845      	ldr	r0, [pc, #276]	; (8014478 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014364:	f000 fce2 	bl	8014d2c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8014368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801436a:	68ba      	ldr	r2, [r7, #8]
 801436c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801436e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014370:	88db      	ldrh	r3, [r3, #6]
 8014372:	b29a      	uxth	r2, r3
 8014374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014376:	889b      	ldrh	r3, [r3, #4]
 8014378:	b29b      	uxth	r3, r3
 801437a:	429a      	cmp	r2, r3
 801437c:	d010      	beq.n	80143a0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801437e:	2300      	movs	r3, #0
 8014380:	623b      	str	r3, [r7, #32]
 8014382:	e00d      	b.n	80143a0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8014384:	68fb      	ldr	r3, [r7, #12]
 8014386:	685b      	ldr	r3, [r3, #4]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d006      	beq.n	801439a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801438c:	4b38      	ldr	r3, [pc, #224]	; (8014470 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801438e:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8014392:	493a      	ldr	r1, [pc, #232]	; (801447c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8014394:	4838      	ldr	r0, [pc, #224]	; (8014478 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014396:	f000 fcc9 	bl	8014d2c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	68ba      	ldr	r2, [r7, #8]
 801439e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d105      	bne.n	80143b2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80143a6:	68fb      	ldr	r3, [r7, #12]
 80143a8:	7f9b      	ldrb	r3, [r3, #30]
 80143aa:	f003 0301 	and.w	r3, r3, #1
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d059      	beq.n	8014466 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80143b2:	6a3b      	ldr	r3, [r7, #32]
 80143b4:	2b00      	cmp	r3, #0
 80143b6:	d04f      	beq.n	8014458 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80143b8:	68fb      	ldr	r3, [r7, #12]
 80143ba:	685b      	ldr	r3, [r3, #4]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d006      	beq.n	80143ce <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80143c0:	68fb      	ldr	r3, [r7, #12]
 80143c2:	685b      	ldr	r3, [r3, #4]
 80143c4:	685b      	ldr	r3, [r3, #4]
 80143c6:	889b      	ldrh	r3, [r3, #4]
 80143c8:	b29b      	uxth	r3, r3
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d002      	beq.n	80143d4 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80143ce:	2300      	movs	r3, #0
 80143d0:	623b      	str	r3, [r7, #32]
 80143d2:	e041      	b.n	8014458 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80143d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143d6:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80143d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143da:	681b      	ldr	r3, [r3, #0]
 80143dc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80143de:	e012      	b.n	8014406 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80143e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143e2:	685b      	ldr	r3, [r3, #4]
 80143e4:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80143e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143e8:	88db      	ldrh	r3, [r3, #6]
 80143ea:	b29a      	uxth	r2, r3
 80143ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ee:	889b      	ldrh	r3, [r3, #4]
 80143f0:	b29b      	uxth	r3, r3
 80143f2:	429a      	cmp	r2, r3
 80143f4:	d002      	beq.n	80143fc <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80143f6:	2300      	movs	r3, #0
 80143f8:	623b      	str	r3, [r7, #32]
            break;
 80143fa:	e007      	b.n	801440c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80143fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143fe:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8014400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014402:	681b      	ldr	r3, [r3, #0]
 8014404:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8014406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014408:	2b00      	cmp	r3, #0
 801440a:	d1e9      	bne.n	80143e0 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801440c:	6a3b      	ldr	r3, [r7, #32]
 801440e:	2b00      	cmp	r3, #0
 8014410:	d022      	beq.n	8014458 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8014412:	68fb      	ldr	r3, [r7, #12]
 8014414:	685b      	ldr	r3, [r3, #4]
 8014416:	2b00      	cmp	r3, #0
 8014418:	d106      	bne.n	8014428 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801441a:	4b15      	ldr	r3, [pc, #84]	; (8014470 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801441c:	f240 12df 	movw	r2, #479	; 0x1df
 8014420:	4917      	ldr	r1, [pc, #92]	; (8014480 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014422:	4815      	ldr	r0, [pc, #84]	; (8014478 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014424:	f000 fc82 	bl	8014d2c <iprintf>
          LWIP_ASSERT("sanity check",
 8014428:	68fb      	ldr	r3, [r7, #12]
 801442a:	685b      	ldr	r3, [r3, #4]
 801442c:	685b      	ldr	r3, [r3, #4]
 801442e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014430:	429a      	cmp	r2, r3
 8014432:	d106      	bne.n	8014442 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8014434:	4b0e      	ldr	r3, [pc, #56]	; (8014470 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014436:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801443a:	4911      	ldr	r1, [pc, #68]	; (8014480 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801443c:	480e      	ldr	r0, [pc, #56]	; (8014478 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801443e:	f000 fc75 	bl	8014d2c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8014442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014444:	681b      	ldr	r3, [r3, #0]
 8014446:	2b00      	cmp	r3, #0
 8014448:	d006      	beq.n	8014458 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801444a:	4b09      	ldr	r3, [pc, #36]	; (8014470 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801444c:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8014450:	490c      	ldr	r1, [pc, #48]	; (8014484 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8014452:	4809      	ldr	r0, [pc, #36]	; (8014478 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014454:	f000 fc6a 	bl	8014d2c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8014458:	6a3b      	ldr	r3, [r7, #32]
 801445a:	2b00      	cmp	r3, #0
 801445c:	bf14      	ite	ne
 801445e:	2301      	movne	r3, #1
 8014460:	2300      	moveq	r3, #0
 8014462:	b2db      	uxtb	r3, r3
 8014464:	e000      	b.n	8014468 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8014466:	2300      	movs	r3, #0
}
 8014468:	4618      	mov	r0, r3
 801446a:	3730      	adds	r7, #48	; 0x30
 801446c:	46bd      	mov	sp, r7
 801446e:	bd80      	pop	{r7, pc}
 8014470:	08018684 	.word	0x08018684
 8014474:	08018768 	.word	0x08018768
 8014478:	080186cc 	.word	0x080186cc
 801447c:	08018788 	.word	0x08018788
 8014480:	080187c0 	.word	0x080187c0
 8014484:	080187d0 	.word	0x080187d0

08014488 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8014488:	b580      	push	{r7, lr}
 801448a:	b08e      	sub	sp, #56	; 0x38
 801448c:	af00      	add	r7, sp, #0
 801448e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	685b      	ldr	r3, [r3, #4]
 8014494:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8014496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014498:	781b      	ldrb	r3, [r3, #0]
 801449a:	f003 030f 	and.w	r3, r3, #15
 801449e:	b2db      	uxtb	r3, r3
 80144a0:	009b      	lsls	r3, r3, #2
 80144a2:	b2db      	uxtb	r3, r3
 80144a4:	2b14      	cmp	r3, #20
 80144a6:	f040 8167 	bne.w	8014778 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80144aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144ac:	88db      	ldrh	r3, [r3, #6]
 80144ae:	b29b      	uxth	r3, r3
 80144b0:	4618      	mov	r0, r3
 80144b2:	f7f6 f89c 	bl	800a5ee <lwip_htons>
 80144b6:	4603      	mov	r3, r0
 80144b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80144bc:	b29b      	uxth	r3, r3
 80144be:	00db      	lsls	r3, r3, #3
 80144c0:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80144c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144c4:	885b      	ldrh	r3, [r3, #2]
 80144c6:	b29b      	uxth	r3, r3
 80144c8:	4618      	mov	r0, r3
 80144ca:	f7f6 f890 	bl	800a5ee <lwip_htons>
 80144ce:	4603      	mov	r3, r0
 80144d0:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80144d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144d4:	781b      	ldrb	r3, [r3, #0]
 80144d6:	f003 030f 	and.w	r3, r3, #15
 80144da:	b2db      	uxtb	r3, r3
 80144dc:	009b      	lsls	r3, r3, #2
 80144de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80144e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80144e6:	b29b      	uxth	r3, r3
 80144e8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80144ea:	429a      	cmp	r2, r3
 80144ec:	f0c0 8146 	bcc.w	801477c <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80144f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80144f4:	b29b      	uxth	r3, r3
 80144f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80144f8:	1ad3      	subs	r3, r2, r3
 80144fa:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80144fc:	6878      	ldr	r0, [r7, #4]
 80144fe:	f7f7 fbb1 	bl	800bc64 <pbuf_clen>
 8014502:	4603      	mov	r3, r0
 8014504:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8014506:	4b9f      	ldr	r3, [pc, #636]	; (8014784 <ip4_reass+0x2fc>)
 8014508:	881b      	ldrh	r3, [r3, #0]
 801450a:	461a      	mov	r2, r3
 801450c:	8c3b      	ldrh	r3, [r7, #32]
 801450e:	4413      	add	r3, r2
 8014510:	2b0a      	cmp	r3, #10
 8014512:	dd10      	ble.n	8014536 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014514:	8c3b      	ldrh	r3, [r7, #32]
 8014516:	4619      	mov	r1, r3
 8014518:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801451a:	f7ff fd81 	bl	8014020 <ip_reass_remove_oldest_datagram>
 801451e:	4603      	mov	r3, r0
 8014520:	2b00      	cmp	r3, #0
 8014522:	f000 812d 	beq.w	8014780 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8014526:	4b97      	ldr	r3, [pc, #604]	; (8014784 <ip4_reass+0x2fc>)
 8014528:	881b      	ldrh	r3, [r3, #0]
 801452a:	461a      	mov	r2, r3
 801452c:	8c3b      	ldrh	r3, [r7, #32]
 801452e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014530:	2b0a      	cmp	r3, #10
 8014532:	f300 8125 	bgt.w	8014780 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014536:	4b94      	ldr	r3, [pc, #592]	; (8014788 <ip4_reass+0x300>)
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	633b      	str	r3, [r7, #48]	; 0x30
 801453c:	e015      	b.n	801456a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801453e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014540:	695a      	ldr	r2, [r3, #20]
 8014542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014544:	68db      	ldr	r3, [r3, #12]
 8014546:	429a      	cmp	r2, r3
 8014548:	d10c      	bne.n	8014564 <ip4_reass+0xdc>
 801454a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801454c:	699a      	ldr	r2, [r3, #24]
 801454e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014550:	691b      	ldr	r3, [r3, #16]
 8014552:	429a      	cmp	r2, r3
 8014554:	d106      	bne.n	8014564 <ip4_reass+0xdc>
 8014556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014558:	899a      	ldrh	r2, [r3, #12]
 801455a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801455c:	889b      	ldrh	r3, [r3, #4]
 801455e:	b29b      	uxth	r3, r3
 8014560:	429a      	cmp	r2, r3
 8014562:	d006      	beq.n	8014572 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	633b      	str	r3, [r7, #48]	; 0x30
 801456a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801456c:	2b00      	cmp	r3, #0
 801456e:	d1e6      	bne.n	801453e <ip4_reass+0xb6>
 8014570:	e000      	b.n	8014574 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8014572:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8014574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014576:	2b00      	cmp	r3, #0
 8014578:	d109      	bne.n	801458e <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801457a:	8c3b      	ldrh	r3, [r7, #32]
 801457c:	4619      	mov	r1, r3
 801457e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014580:	f7ff fdb0 	bl	80140e4 <ip_reass_enqueue_new_datagram>
 8014584:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8014586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014588:	2b00      	cmp	r3, #0
 801458a:	d11c      	bne.n	80145c6 <ip4_reass+0x13e>
      goto nullreturn;
 801458c:	e109      	b.n	80147a2 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801458e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014590:	88db      	ldrh	r3, [r3, #6]
 8014592:	b29b      	uxth	r3, r3
 8014594:	4618      	mov	r0, r3
 8014596:	f7f6 f82a 	bl	800a5ee <lwip_htons>
 801459a:	4603      	mov	r3, r0
 801459c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d110      	bne.n	80145c6 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80145a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145a6:	89db      	ldrh	r3, [r3, #14]
 80145a8:	4618      	mov	r0, r3
 80145aa:	f7f6 f820 	bl	800a5ee <lwip_htons>
 80145ae:	4603      	mov	r3, r0
 80145b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d006      	beq.n	80145c6 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80145b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145ba:	3308      	adds	r3, #8
 80145bc:	2214      	movs	r2, #20
 80145be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80145c0:	4618      	mov	r0, r3
 80145c2:	f000 fb9d 	bl	8014d00 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80145c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145c8:	88db      	ldrh	r3, [r3, #6]
 80145ca:	b29b      	uxth	r3, r3
 80145cc:	f003 0320 	and.w	r3, r3, #32
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	bf0c      	ite	eq
 80145d4:	2301      	moveq	r3, #1
 80145d6:	2300      	movne	r3, #0
 80145d8:	b2db      	uxtb	r3, r3
 80145da:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80145dc:	69fb      	ldr	r3, [r7, #28]
 80145de:	2b00      	cmp	r3, #0
 80145e0:	d00e      	beq.n	8014600 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80145e2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80145e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80145e6:	4413      	add	r3, r2
 80145e8:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80145ea:	8b7a      	ldrh	r2, [r7, #26]
 80145ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80145ee:	429a      	cmp	r2, r3
 80145f0:	f0c0 80a0 	bcc.w	8014734 <ip4_reass+0x2ac>
 80145f4:	8b7b      	ldrh	r3, [r7, #26]
 80145f6:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80145fa:	4293      	cmp	r3, r2
 80145fc:	f200 809a 	bhi.w	8014734 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8014600:	69fa      	ldr	r2, [r7, #28]
 8014602:	6879      	ldr	r1, [r7, #4]
 8014604:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014606:	f7ff fdd5 	bl	80141b4 <ip_reass_chain_frag_into_datagram_and_validate>
 801460a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801460c:	697b      	ldr	r3, [r7, #20]
 801460e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014612:	f000 8091 	beq.w	8014738 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8014616:	4b5b      	ldr	r3, [pc, #364]	; (8014784 <ip4_reass+0x2fc>)
 8014618:	881a      	ldrh	r2, [r3, #0]
 801461a:	8c3b      	ldrh	r3, [r7, #32]
 801461c:	4413      	add	r3, r2
 801461e:	b29a      	uxth	r2, r3
 8014620:	4b58      	ldr	r3, [pc, #352]	; (8014784 <ip4_reass+0x2fc>)
 8014622:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8014624:	69fb      	ldr	r3, [r7, #28]
 8014626:	2b00      	cmp	r3, #0
 8014628:	d00d      	beq.n	8014646 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801462a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801462c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801462e:	4413      	add	r3, r2
 8014630:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8014632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014634:	8a7a      	ldrh	r2, [r7, #18]
 8014636:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8014638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801463a:	7f9b      	ldrb	r3, [r3, #30]
 801463c:	f043 0301 	orr.w	r3, r3, #1
 8014640:	b2da      	uxtb	r2, r3
 8014642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014644:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8014646:	697b      	ldr	r3, [r7, #20]
 8014648:	2b01      	cmp	r3, #1
 801464a:	d171      	bne.n	8014730 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801464c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801464e:	8b9b      	ldrh	r3, [r3, #28]
 8014650:	3314      	adds	r3, #20
 8014652:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8014654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014656:	685b      	ldr	r3, [r3, #4]
 8014658:	685b      	ldr	r3, [r3, #4]
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801465e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014660:	685b      	ldr	r3, [r3, #4]
 8014662:	685b      	ldr	r3, [r3, #4]
 8014664:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8014666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014668:	3308      	adds	r3, #8
 801466a:	2214      	movs	r2, #20
 801466c:	4619      	mov	r1, r3
 801466e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014670:	f000 fb46 	bl	8014d00 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8014674:	8a3b      	ldrh	r3, [r7, #16]
 8014676:	4618      	mov	r0, r3
 8014678:	f7f5 ffb9 	bl	800a5ee <lwip_htons>
 801467c:	4603      	mov	r3, r0
 801467e:	461a      	mov	r2, r3
 8014680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014682:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8014684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014686:	2200      	movs	r2, #0
 8014688:	719a      	strb	r2, [r3, #6]
 801468a:	2200      	movs	r2, #0
 801468c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801468e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014690:	2200      	movs	r2, #0
 8014692:	729a      	strb	r2, [r3, #10]
 8014694:	2200      	movs	r2, #0
 8014696:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8014698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801469a:	685b      	ldr	r3, [r3, #4]
 801469c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801469e:	e00d      	b.n	80146bc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80146a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146a2:	685b      	ldr	r3, [r3, #4]
 80146a4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80146a6:	2114      	movs	r1, #20
 80146a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80146aa:	f7f7 f9cd 	bl	800ba48 <pbuf_remove_header>
      pbuf_cat(p, r);
 80146ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80146b0:	6878      	ldr	r0, [r7, #4]
 80146b2:	f7f7 fb11 	bl	800bcd8 <pbuf_cat>
      r = iprh->next_pbuf;
 80146b6:	68fb      	ldr	r3, [r7, #12]
 80146b8:	681b      	ldr	r3, [r3, #0]
 80146ba:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80146bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d1ee      	bne.n	80146a0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80146c2:	4b31      	ldr	r3, [pc, #196]	; (8014788 <ip4_reass+0x300>)
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80146c8:	429a      	cmp	r2, r3
 80146ca:	d102      	bne.n	80146d2 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80146cc:	2300      	movs	r3, #0
 80146ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80146d0:	e010      	b.n	80146f4 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80146d2:	4b2d      	ldr	r3, [pc, #180]	; (8014788 <ip4_reass+0x300>)
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80146d8:	e007      	b.n	80146ea <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80146da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146dc:	681b      	ldr	r3, [r3, #0]
 80146de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80146e0:	429a      	cmp	r2, r3
 80146e2:	d006      	beq.n	80146f2 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80146e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80146ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d1f4      	bne.n	80146da <ip4_reass+0x252>
 80146f0:	e000      	b.n	80146f4 <ip4_reass+0x26c>
          break;
 80146f2:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80146f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80146f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80146f8:	f7ff fd2e 	bl	8014158 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80146fc:	6878      	ldr	r0, [r7, #4]
 80146fe:	f7f7 fab1 	bl	800bc64 <pbuf_clen>
 8014702:	4603      	mov	r3, r0
 8014704:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8014706:	4b1f      	ldr	r3, [pc, #124]	; (8014784 <ip4_reass+0x2fc>)
 8014708:	881b      	ldrh	r3, [r3, #0]
 801470a:	8c3a      	ldrh	r2, [r7, #32]
 801470c:	429a      	cmp	r2, r3
 801470e:	d906      	bls.n	801471e <ip4_reass+0x296>
 8014710:	4b1e      	ldr	r3, [pc, #120]	; (801478c <ip4_reass+0x304>)
 8014712:	f240 229b 	movw	r2, #667	; 0x29b
 8014716:	491e      	ldr	r1, [pc, #120]	; (8014790 <ip4_reass+0x308>)
 8014718:	481e      	ldr	r0, [pc, #120]	; (8014794 <ip4_reass+0x30c>)
 801471a:	f000 fb07 	bl	8014d2c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801471e:	4b19      	ldr	r3, [pc, #100]	; (8014784 <ip4_reass+0x2fc>)
 8014720:	881a      	ldrh	r2, [r3, #0]
 8014722:	8c3b      	ldrh	r3, [r7, #32]
 8014724:	1ad3      	subs	r3, r2, r3
 8014726:	b29a      	uxth	r2, r3
 8014728:	4b16      	ldr	r3, [pc, #88]	; (8014784 <ip4_reass+0x2fc>)
 801472a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801472c:	687b      	ldr	r3, [r7, #4]
 801472e:	e03c      	b.n	80147aa <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8014730:	2300      	movs	r3, #0
 8014732:	e03a      	b.n	80147aa <ip4_reass+0x322>
      goto nullreturn_ipr;
 8014734:	bf00      	nop
 8014736:	e000      	b.n	801473a <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8014738:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801473a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801473c:	2b00      	cmp	r3, #0
 801473e:	d106      	bne.n	801474e <ip4_reass+0x2c6>
 8014740:	4b12      	ldr	r3, [pc, #72]	; (801478c <ip4_reass+0x304>)
 8014742:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8014746:	4914      	ldr	r1, [pc, #80]	; (8014798 <ip4_reass+0x310>)
 8014748:	4812      	ldr	r0, [pc, #72]	; (8014794 <ip4_reass+0x30c>)
 801474a:	f000 faef 	bl	8014d2c <iprintf>
  if (ipr->p == NULL) {
 801474e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014750:	685b      	ldr	r3, [r3, #4]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d124      	bne.n	80147a0 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8014756:	4b0c      	ldr	r3, [pc, #48]	; (8014788 <ip4_reass+0x300>)
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801475c:	429a      	cmp	r2, r3
 801475e:	d006      	beq.n	801476e <ip4_reass+0x2e6>
 8014760:	4b0a      	ldr	r3, [pc, #40]	; (801478c <ip4_reass+0x304>)
 8014762:	f240 22ab 	movw	r2, #683	; 0x2ab
 8014766:	490d      	ldr	r1, [pc, #52]	; (801479c <ip4_reass+0x314>)
 8014768:	480a      	ldr	r0, [pc, #40]	; (8014794 <ip4_reass+0x30c>)
 801476a:	f000 fadf 	bl	8014d2c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801476e:	2100      	movs	r1, #0
 8014770:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014772:	f7ff fcf1 	bl	8014158 <ip_reass_dequeue_datagram>
 8014776:	e014      	b.n	80147a2 <ip4_reass+0x31a>
    goto nullreturn;
 8014778:	bf00      	nop
 801477a:	e012      	b.n	80147a2 <ip4_reass+0x31a>
    goto nullreturn;
 801477c:	bf00      	nop
 801477e:	e010      	b.n	80147a2 <ip4_reass+0x31a>
      goto nullreturn;
 8014780:	bf00      	nop
 8014782:	e00e      	b.n	80147a2 <ip4_reass+0x31a>
 8014784:	200002e0 	.word	0x200002e0
 8014788:	200002dc 	.word	0x200002dc
 801478c:	08018684 	.word	0x08018684
 8014790:	080187f4 	.word	0x080187f4
 8014794:	080186cc 	.word	0x080186cc
 8014798:	08018810 	.word	0x08018810
 801479c:	0801881c 	.word	0x0801881c
  }

nullreturn:
 80147a0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80147a2:	6878      	ldr	r0, [r7, #4]
 80147a4:	f7f7 f9d6 	bl	800bb54 <pbuf_free>
  return NULL;
 80147a8:	2300      	movs	r3, #0
}
 80147aa:	4618      	mov	r0, r3
 80147ac:	3738      	adds	r7, #56	; 0x38
 80147ae:	46bd      	mov	sp, r7
 80147b0:	bd80      	pop	{r7, pc}
 80147b2:	bf00      	nop

080147b4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80147b4:	b580      	push	{r7, lr}
 80147b6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80147b8:	2005      	movs	r0, #5
 80147ba:	f7f6 fb6d 	bl	800ae98 <memp_malloc>
 80147be:	4603      	mov	r3, r0
}
 80147c0:	4618      	mov	r0, r3
 80147c2:	bd80      	pop	{r7, pc}

080147c4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80147c4:	b580      	push	{r7, lr}
 80147c6:	b082      	sub	sp, #8
 80147c8:	af00      	add	r7, sp, #0
 80147ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d106      	bne.n	80147e0 <ip_frag_free_pbuf_custom_ref+0x1c>
 80147d2:	4b07      	ldr	r3, [pc, #28]	; (80147f0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80147d4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80147d8:	4906      	ldr	r1, [pc, #24]	; (80147f4 <ip_frag_free_pbuf_custom_ref+0x30>)
 80147da:	4807      	ldr	r0, [pc, #28]	; (80147f8 <ip_frag_free_pbuf_custom_ref+0x34>)
 80147dc:	f000 faa6 	bl	8014d2c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80147e0:	6879      	ldr	r1, [r7, #4]
 80147e2:	2005      	movs	r0, #5
 80147e4:	f7f6 fba4 	bl	800af30 <memp_free>
}
 80147e8:	bf00      	nop
 80147ea:	3708      	adds	r7, #8
 80147ec:	46bd      	mov	sp, r7
 80147ee:	bd80      	pop	{r7, pc}
 80147f0:	08018684 	.word	0x08018684
 80147f4:	0801883c 	.word	0x0801883c
 80147f8:	080186cc 	.word	0x080186cc

080147fc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80147fc:	b580      	push	{r7, lr}
 80147fe:	b084      	sub	sp, #16
 8014800:	af00      	add	r7, sp, #0
 8014802:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8014808:	68fb      	ldr	r3, [r7, #12]
 801480a:	2b00      	cmp	r3, #0
 801480c:	d106      	bne.n	801481c <ipfrag_free_pbuf_custom+0x20>
 801480e:	4b11      	ldr	r3, [pc, #68]	; (8014854 <ipfrag_free_pbuf_custom+0x58>)
 8014810:	f240 22ce 	movw	r2, #718	; 0x2ce
 8014814:	4910      	ldr	r1, [pc, #64]	; (8014858 <ipfrag_free_pbuf_custom+0x5c>)
 8014816:	4811      	ldr	r0, [pc, #68]	; (801485c <ipfrag_free_pbuf_custom+0x60>)
 8014818:	f000 fa88 	bl	8014d2c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801481c:	68fa      	ldr	r2, [r7, #12]
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	429a      	cmp	r2, r3
 8014822:	d006      	beq.n	8014832 <ipfrag_free_pbuf_custom+0x36>
 8014824:	4b0b      	ldr	r3, [pc, #44]	; (8014854 <ipfrag_free_pbuf_custom+0x58>)
 8014826:	f240 22cf 	movw	r2, #719	; 0x2cf
 801482a:	490d      	ldr	r1, [pc, #52]	; (8014860 <ipfrag_free_pbuf_custom+0x64>)
 801482c:	480b      	ldr	r0, [pc, #44]	; (801485c <ipfrag_free_pbuf_custom+0x60>)
 801482e:	f000 fa7d 	bl	8014d2c <iprintf>
  if (pcr->original != NULL) {
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	695b      	ldr	r3, [r3, #20]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d004      	beq.n	8014844 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801483a:	68fb      	ldr	r3, [r7, #12]
 801483c:	695b      	ldr	r3, [r3, #20]
 801483e:	4618      	mov	r0, r3
 8014840:	f7f7 f988 	bl	800bb54 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8014844:	68f8      	ldr	r0, [r7, #12]
 8014846:	f7ff ffbd 	bl	80147c4 <ip_frag_free_pbuf_custom_ref>
}
 801484a:	bf00      	nop
 801484c:	3710      	adds	r7, #16
 801484e:	46bd      	mov	sp, r7
 8014850:	bd80      	pop	{r7, pc}
 8014852:	bf00      	nop
 8014854:	08018684 	.word	0x08018684
 8014858:	08018848 	.word	0x08018848
 801485c:	080186cc 	.word	0x080186cc
 8014860:	08018854 	.word	0x08018854

08014864 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8014864:	b580      	push	{r7, lr}
 8014866:	b094      	sub	sp, #80	; 0x50
 8014868:	af02      	add	r7, sp, #8
 801486a:	60f8      	str	r0, [r7, #12]
 801486c:	60b9      	str	r1, [r7, #8]
 801486e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8014870:	2300      	movs	r3, #0
 8014872:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8014876:	68bb      	ldr	r3, [r7, #8]
 8014878:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801487a:	3b14      	subs	r3, #20
 801487c:	2b00      	cmp	r3, #0
 801487e:	da00      	bge.n	8014882 <ip4_frag+0x1e>
 8014880:	3307      	adds	r3, #7
 8014882:	10db      	asrs	r3, r3, #3
 8014884:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8014886:	2314      	movs	r3, #20
 8014888:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	685b      	ldr	r3, [r3, #4]
 801488e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8014890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014892:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8014894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014896:	781b      	ldrb	r3, [r3, #0]
 8014898:	f003 030f 	and.w	r3, r3, #15
 801489c:	b2db      	uxtb	r3, r3
 801489e:	009b      	lsls	r3, r3, #2
 80148a0:	b2db      	uxtb	r3, r3
 80148a2:	2b14      	cmp	r3, #20
 80148a4:	d002      	beq.n	80148ac <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80148a6:	f06f 0305 	mvn.w	r3, #5
 80148aa:	e110      	b.n	8014ace <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80148ac:	68fb      	ldr	r3, [r7, #12]
 80148ae:	895b      	ldrh	r3, [r3, #10]
 80148b0:	2b13      	cmp	r3, #19
 80148b2:	d809      	bhi.n	80148c8 <ip4_frag+0x64>
 80148b4:	4b88      	ldr	r3, [pc, #544]	; (8014ad8 <ip4_frag+0x274>)
 80148b6:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80148ba:	4988      	ldr	r1, [pc, #544]	; (8014adc <ip4_frag+0x278>)
 80148bc:	4888      	ldr	r0, [pc, #544]	; (8014ae0 <ip4_frag+0x27c>)
 80148be:	f000 fa35 	bl	8014d2c <iprintf>
 80148c2:	f06f 0305 	mvn.w	r3, #5
 80148c6:	e102      	b.n	8014ace <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80148c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148ca:	88db      	ldrh	r3, [r3, #6]
 80148cc:	b29b      	uxth	r3, r3
 80148ce:	4618      	mov	r0, r3
 80148d0:	f7f5 fe8d 	bl	800a5ee <lwip_htons>
 80148d4:	4603      	mov	r3, r0
 80148d6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80148d8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80148da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80148de:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80148e2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80148e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80148e8:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	891b      	ldrh	r3, [r3, #8]
 80148ee:	3b14      	subs	r3, #20
 80148f0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 80148f4:	e0e1      	b.n	8014aba <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80148f6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80148f8:	00db      	lsls	r3, r3, #3
 80148fa:	b29b      	uxth	r3, r3
 80148fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014900:	4293      	cmp	r3, r2
 8014902:	bf28      	it	cs
 8014904:	4613      	movcs	r3, r2
 8014906:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8014908:	f44f 7220 	mov.w	r2, #640	; 0x280
 801490c:	2114      	movs	r1, #20
 801490e:	200e      	movs	r0, #14
 8014910:	f7f6 fe3c 	bl	800b58c <pbuf_alloc>
 8014914:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8014916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014918:	2b00      	cmp	r3, #0
 801491a:	f000 80d5 	beq.w	8014ac8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014920:	895b      	ldrh	r3, [r3, #10]
 8014922:	2b13      	cmp	r3, #19
 8014924:	d806      	bhi.n	8014934 <ip4_frag+0xd0>
 8014926:	4b6c      	ldr	r3, [pc, #432]	; (8014ad8 <ip4_frag+0x274>)
 8014928:	f44f 7249 	mov.w	r2, #804	; 0x324
 801492c:	496d      	ldr	r1, [pc, #436]	; (8014ae4 <ip4_frag+0x280>)
 801492e:	486c      	ldr	r0, [pc, #432]	; (8014ae0 <ip4_frag+0x27c>)
 8014930:	f000 f9fc 	bl	8014d2c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8014934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014936:	685b      	ldr	r3, [r3, #4]
 8014938:	2214      	movs	r2, #20
 801493a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801493c:	4618      	mov	r0, r3
 801493e:	f000 f9df 	bl	8014d00 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8014942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014944:	685b      	ldr	r3, [r3, #4]
 8014946:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8014948:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801494a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801494e:	e064      	b.n	8014a1a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	895a      	ldrh	r2, [r3, #10]
 8014954:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014956:	1ad3      	subs	r3, r2, r3
 8014958:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801495a:	68fb      	ldr	r3, [r7, #12]
 801495c:	895b      	ldrh	r3, [r3, #10]
 801495e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8014960:	429a      	cmp	r2, r3
 8014962:	d906      	bls.n	8014972 <ip4_frag+0x10e>
 8014964:	4b5c      	ldr	r3, [pc, #368]	; (8014ad8 <ip4_frag+0x274>)
 8014966:	f240 322d 	movw	r2, #813	; 0x32d
 801496a:	495f      	ldr	r1, [pc, #380]	; (8014ae8 <ip4_frag+0x284>)
 801496c:	485c      	ldr	r0, [pc, #368]	; (8014ae0 <ip4_frag+0x27c>)
 801496e:	f000 f9dd 	bl	8014d2c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8014972:	8bfa      	ldrh	r2, [r7, #30]
 8014974:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8014978:	4293      	cmp	r3, r2
 801497a:	bf28      	it	cs
 801497c:	4613      	movcs	r3, r2
 801497e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8014982:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8014986:	2b00      	cmp	r3, #0
 8014988:	d105      	bne.n	8014996 <ip4_frag+0x132>
        poff = 0;
 801498a:	2300      	movs	r3, #0
 801498c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	681b      	ldr	r3, [r3, #0]
 8014992:	60fb      	str	r3, [r7, #12]
        continue;
 8014994:	e041      	b.n	8014a1a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8014996:	f7ff ff0d 	bl	80147b4 <ip_frag_alloc_pbuf_custom_ref>
 801499a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801499c:	69bb      	ldr	r3, [r7, #24]
 801499e:	2b00      	cmp	r3, #0
 80149a0:	d103      	bne.n	80149aa <ip4_frag+0x146>
        pbuf_free(rambuf);
 80149a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80149a4:	f7f7 f8d6 	bl	800bb54 <pbuf_free>
        goto memerr;
 80149a8:	e08f      	b.n	8014aca <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80149aa:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80149b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80149b2:	4413      	add	r3, r2
 80149b4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 80149b8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80149bc:	9201      	str	r2, [sp, #4]
 80149be:	9300      	str	r3, [sp, #0]
 80149c0:	4603      	mov	r3, r0
 80149c2:	2241      	movs	r2, #65	; 0x41
 80149c4:	2000      	movs	r0, #0
 80149c6:	f7f6 ff0b 	bl	800b7e0 <pbuf_alloced_custom>
 80149ca:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80149cc:	697b      	ldr	r3, [r7, #20]
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d106      	bne.n	80149e0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80149d2:	69b8      	ldr	r0, [r7, #24]
 80149d4:	f7ff fef6 	bl	80147c4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80149d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80149da:	f7f7 f8bb 	bl	800bb54 <pbuf_free>
        goto memerr;
 80149de:	e074      	b.n	8014aca <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80149e0:	68f8      	ldr	r0, [r7, #12]
 80149e2:	f7f7 f957 	bl	800bc94 <pbuf_ref>
      pcr->original = p;
 80149e6:	69bb      	ldr	r3, [r7, #24]
 80149e8:	68fa      	ldr	r2, [r7, #12]
 80149ea:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80149ec:	69bb      	ldr	r3, [r7, #24]
 80149ee:	4a3f      	ldr	r2, [pc, #252]	; (8014aec <ip4_frag+0x288>)
 80149f0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80149f2:	6979      	ldr	r1, [r7, #20]
 80149f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80149f6:	f7f7 f96f 	bl	800bcd8 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80149fa:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80149fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8014a02:	1ad3      	subs	r3, r2, r3
 8014a04:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8014a08:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d004      	beq.n	8014a1a <ip4_frag+0x1b6>
        poff = 0;
 8014a10:	2300      	movs	r3, #0
 8014a12:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8014a1a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d196      	bne.n	8014950 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8014a22:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8014a24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8014a28:	4413      	add	r3, r2
 8014a2a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8014a2c:	68bb      	ldr	r3, [r7, #8]
 8014a2e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8014a30:	f1a3 0213 	sub.w	r2, r3, #19
 8014a34:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014a38:	429a      	cmp	r2, r3
 8014a3a:	bfcc      	ite	gt
 8014a3c:	2301      	movgt	r3, #1
 8014a3e:	2300      	movle	r3, #0
 8014a40:	b2db      	uxtb	r3, r3
 8014a42:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8014a44:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014a48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014a4c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8014a4e:	6a3b      	ldr	r3, [r7, #32]
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d002      	beq.n	8014a5a <ip4_frag+0x1f6>
 8014a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d003      	beq.n	8014a62 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8014a5a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014a5c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8014a60:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8014a62:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014a64:	4618      	mov	r0, r3
 8014a66:	f7f5 fdc2 	bl	800a5ee <lwip_htons>
 8014a6a:	4603      	mov	r3, r0
 8014a6c:	461a      	mov	r2, r3
 8014a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a70:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8014a72:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014a74:	3314      	adds	r3, #20
 8014a76:	b29b      	uxth	r3, r3
 8014a78:	4618      	mov	r0, r3
 8014a7a:	f7f5 fdb8 	bl	800a5ee <lwip_htons>
 8014a7e:	4603      	mov	r3, r0
 8014a80:	461a      	mov	r2, r3
 8014a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a84:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8014a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a88:	2200      	movs	r2, #0
 8014a8a:	729a      	strb	r2, [r3, #10]
 8014a8c:	2200      	movs	r2, #0
 8014a8e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8014a90:	68bb      	ldr	r3, [r7, #8]
 8014a92:	695b      	ldr	r3, [r3, #20]
 8014a94:	687a      	ldr	r2, [r7, #4]
 8014a96:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8014a98:	68b8      	ldr	r0, [r7, #8]
 8014a9a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8014a9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014a9e:	f7f7 f859 	bl	800bb54 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8014aa2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014aa6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014aa8:	1ad3      	subs	r3, r2, r3
 8014aaa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8014aae:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8014ab2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014ab4:	4413      	add	r3, r2
 8014ab6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8014aba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	f47f af19 	bne.w	80148f6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8014ac4:	2300      	movs	r3, #0
 8014ac6:	e002      	b.n	8014ace <ip4_frag+0x26a>
      goto memerr;
 8014ac8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8014aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014ace:	4618      	mov	r0, r3
 8014ad0:	3748      	adds	r7, #72	; 0x48
 8014ad2:	46bd      	mov	sp, r7
 8014ad4:	bd80      	pop	{r7, pc}
 8014ad6:	bf00      	nop
 8014ad8:	08018684 	.word	0x08018684
 8014adc:	08018860 	.word	0x08018860
 8014ae0:	080186cc 	.word	0x080186cc
 8014ae4:	0801887c 	.word	0x0801887c
 8014ae8:	0801889c 	.word	0x0801889c
 8014aec:	080147fd 	.word	0x080147fd

08014af0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8014af0:	b580      	push	{r7, lr}
 8014af2:	b086      	sub	sp, #24
 8014af4:	af00      	add	r7, sp, #0
 8014af6:	6078      	str	r0, [r7, #4]
 8014af8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8014afa:	230e      	movs	r3, #14
 8014afc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	895b      	ldrh	r3, [r3, #10]
 8014b02:	2b0e      	cmp	r3, #14
 8014b04:	d96e      	bls.n	8014be4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	7bdb      	ldrb	r3, [r3, #15]
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d106      	bne.n	8014b1c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8014b0e:	683b      	ldr	r3, [r7, #0]
 8014b10:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8014b14:	3301      	adds	r3, #1
 8014b16:	b2da      	uxtb	r2, r3
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	685b      	ldr	r3, [r3, #4]
 8014b20:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8014b22:	693b      	ldr	r3, [r7, #16]
 8014b24:	7b1a      	ldrb	r2, [r3, #12]
 8014b26:	7b5b      	ldrb	r3, [r3, #13]
 8014b28:	021b      	lsls	r3, r3, #8
 8014b2a:	4313      	orrs	r3, r2
 8014b2c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8014b2e:	693b      	ldr	r3, [r7, #16]
 8014b30:	781b      	ldrb	r3, [r3, #0]
 8014b32:	f003 0301 	and.w	r3, r3, #1
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d023      	beq.n	8014b82 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8014b3a:	693b      	ldr	r3, [r7, #16]
 8014b3c:	781b      	ldrb	r3, [r3, #0]
 8014b3e:	2b01      	cmp	r3, #1
 8014b40:	d10f      	bne.n	8014b62 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014b42:	693b      	ldr	r3, [r7, #16]
 8014b44:	785b      	ldrb	r3, [r3, #1]
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d11b      	bne.n	8014b82 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8014b4a:	693b      	ldr	r3, [r7, #16]
 8014b4c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014b4e:	2b5e      	cmp	r3, #94	; 0x5e
 8014b50:	d117      	bne.n	8014b82 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	7b5b      	ldrb	r3, [r3, #13]
 8014b56:	f043 0310 	orr.w	r3, r3, #16
 8014b5a:	b2da      	uxtb	r2, r3
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	735a      	strb	r2, [r3, #13]
 8014b60:	e00f      	b.n	8014b82 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8014b62:	693b      	ldr	r3, [r7, #16]
 8014b64:	2206      	movs	r2, #6
 8014b66:	4928      	ldr	r1, [pc, #160]	; (8014c08 <ethernet_input+0x118>)
 8014b68:	4618      	mov	r0, r3
 8014b6a:	f000 f8bb 	bl	8014ce4 <memcmp>
 8014b6e:	4603      	mov	r3, r0
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	d106      	bne.n	8014b82 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	7b5b      	ldrb	r3, [r3, #13]
 8014b78:	f043 0308 	orr.w	r3, r3, #8
 8014b7c:	b2da      	uxtb	r2, r3
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8014b82:	89fb      	ldrh	r3, [r7, #14]
 8014b84:	2b08      	cmp	r3, #8
 8014b86:	d003      	beq.n	8014b90 <ethernet_input+0xa0>
 8014b88:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8014b8c:	d014      	beq.n	8014bb8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8014b8e:	e032      	b.n	8014bf6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014b90:	683b      	ldr	r3, [r7, #0]
 8014b92:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014b96:	f003 0308 	and.w	r3, r3, #8
 8014b9a:	2b00      	cmp	r3, #0
 8014b9c:	d024      	beq.n	8014be8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014b9e:	8afb      	ldrh	r3, [r7, #22]
 8014ba0:	4619      	mov	r1, r3
 8014ba2:	6878      	ldr	r0, [r7, #4]
 8014ba4:	f7f6 ff50 	bl	800ba48 <pbuf_remove_header>
 8014ba8:	4603      	mov	r3, r0
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d11e      	bne.n	8014bec <ethernet_input+0xfc>
        ip4_input(p, netif);
 8014bae:	6839      	ldr	r1, [r7, #0]
 8014bb0:	6878      	ldr	r0, [r7, #4]
 8014bb2:	f7fe ff27 	bl	8013a04 <ip4_input>
      break;
 8014bb6:	e013      	b.n	8014be0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014bb8:	683b      	ldr	r3, [r7, #0]
 8014bba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014bbe:	f003 0308 	and.w	r3, r3, #8
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d014      	beq.n	8014bf0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014bc6:	8afb      	ldrh	r3, [r7, #22]
 8014bc8:	4619      	mov	r1, r3
 8014bca:	6878      	ldr	r0, [r7, #4]
 8014bcc:	f7f6 ff3c 	bl	800ba48 <pbuf_remove_header>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	d10e      	bne.n	8014bf4 <ethernet_input+0x104>
        etharp_input(p, netif);
 8014bd6:	6839      	ldr	r1, [r7, #0]
 8014bd8:	6878      	ldr	r0, [r7, #4]
 8014bda:	f7fe f8c7 	bl	8012d6c <etharp_input>
      break;
 8014bde:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8014be0:	2300      	movs	r3, #0
 8014be2:	e00c      	b.n	8014bfe <ethernet_input+0x10e>
    goto free_and_return;
 8014be4:	bf00      	nop
 8014be6:	e006      	b.n	8014bf6 <ethernet_input+0x106>
        goto free_and_return;
 8014be8:	bf00      	nop
 8014bea:	e004      	b.n	8014bf6 <ethernet_input+0x106>
        goto free_and_return;
 8014bec:	bf00      	nop
 8014bee:	e002      	b.n	8014bf6 <ethernet_input+0x106>
        goto free_and_return;
 8014bf0:	bf00      	nop
 8014bf2:	e000      	b.n	8014bf6 <ethernet_input+0x106>
        goto free_and_return;
 8014bf4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8014bf6:	6878      	ldr	r0, [r7, #4]
 8014bf8:	f7f6 ffac 	bl	800bb54 <pbuf_free>
  return ERR_OK;
 8014bfc:	2300      	movs	r3, #0
}
 8014bfe:	4618      	mov	r0, r3
 8014c00:	3718      	adds	r7, #24
 8014c02:	46bd      	mov	sp, r7
 8014c04:	bd80      	pop	{r7, pc}
 8014c06:	bf00      	nop
 8014c08:	08018abc 	.word	0x08018abc

08014c0c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8014c0c:	b580      	push	{r7, lr}
 8014c0e:	b086      	sub	sp, #24
 8014c10:	af00      	add	r7, sp, #0
 8014c12:	60f8      	str	r0, [r7, #12]
 8014c14:	60b9      	str	r1, [r7, #8]
 8014c16:	607a      	str	r2, [r7, #4]
 8014c18:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8014c1a:	8c3b      	ldrh	r3, [r7, #32]
 8014c1c:	4618      	mov	r0, r3
 8014c1e:	f7f5 fce6 	bl	800a5ee <lwip_htons>
 8014c22:	4603      	mov	r3, r0
 8014c24:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8014c26:	210e      	movs	r1, #14
 8014c28:	68b8      	ldr	r0, [r7, #8]
 8014c2a:	f7f6 fefd 	bl	800ba28 <pbuf_add_header>
 8014c2e:	4603      	mov	r3, r0
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d125      	bne.n	8014c80 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8014c34:	68bb      	ldr	r3, [r7, #8]
 8014c36:	685b      	ldr	r3, [r3, #4]
 8014c38:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8014c3a:	693b      	ldr	r3, [r7, #16]
 8014c3c:	8afa      	ldrh	r2, [r7, #22]
 8014c3e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8014c40:	693b      	ldr	r3, [r7, #16]
 8014c42:	2206      	movs	r2, #6
 8014c44:	6839      	ldr	r1, [r7, #0]
 8014c46:	4618      	mov	r0, r3
 8014c48:	f000 f85a 	bl	8014d00 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8014c4c:	693b      	ldr	r3, [r7, #16]
 8014c4e:	3306      	adds	r3, #6
 8014c50:	2206      	movs	r2, #6
 8014c52:	6879      	ldr	r1, [r7, #4]
 8014c54:	4618      	mov	r0, r3
 8014c56:	f000 f853 	bl	8014d00 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8014c60:	2b06      	cmp	r3, #6
 8014c62:	d006      	beq.n	8014c72 <ethernet_output+0x66>
 8014c64:	4b0a      	ldr	r3, [pc, #40]	; (8014c90 <ethernet_output+0x84>)
 8014c66:	f44f 7299 	mov.w	r2, #306	; 0x132
 8014c6a:	490a      	ldr	r1, [pc, #40]	; (8014c94 <ethernet_output+0x88>)
 8014c6c:	480a      	ldr	r0, [pc, #40]	; (8014c98 <ethernet_output+0x8c>)
 8014c6e:	f000 f85d 	bl	8014d2c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	699b      	ldr	r3, [r3, #24]
 8014c76:	68b9      	ldr	r1, [r7, #8]
 8014c78:	68f8      	ldr	r0, [r7, #12]
 8014c7a:	4798      	blx	r3
 8014c7c:	4603      	mov	r3, r0
 8014c7e:	e002      	b.n	8014c86 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8014c80:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8014c82:	f06f 0301 	mvn.w	r3, #1
}
 8014c86:	4618      	mov	r0, r3
 8014c88:	3718      	adds	r7, #24
 8014c8a:	46bd      	mov	sp, r7
 8014c8c:	bd80      	pop	{r7, pc}
 8014c8e:	bf00      	nop
 8014c90:	080188ac 	.word	0x080188ac
 8014c94:	080188e4 	.word	0x080188e4
 8014c98:	08018918 	.word	0x08018918

08014c9c <__libc_init_array>:
 8014c9c:	b570      	push	{r4, r5, r6, lr}
 8014c9e:	4d0d      	ldr	r5, [pc, #52]	; (8014cd4 <__libc_init_array+0x38>)
 8014ca0:	4c0d      	ldr	r4, [pc, #52]	; (8014cd8 <__libc_init_array+0x3c>)
 8014ca2:	1b64      	subs	r4, r4, r5
 8014ca4:	10a4      	asrs	r4, r4, #2
 8014ca6:	2600      	movs	r6, #0
 8014ca8:	42a6      	cmp	r6, r4
 8014caa:	d109      	bne.n	8014cc0 <__libc_init_array+0x24>
 8014cac:	4d0b      	ldr	r5, [pc, #44]	; (8014cdc <__libc_init_array+0x40>)
 8014cae:	4c0c      	ldr	r4, [pc, #48]	; (8014ce0 <__libc_init_array+0x44>)
 8014cb0:	f001 f8cc 	bl	8015e4c <_init>
 8014cb4:	1b64      	subs	r4, r4, r5
 8014cb6:	10a4      	asrs	r4, r4, #2
 8014cb8:	2600      	movs	r6, #0
 8014cba:	42a6      	cmp	r6, r4
 8014cbc:	d105      	bne.n	8014cca <__libc_init_array+0x2e>
 8014cbe:	bd70      	pop	{r4, r5, r6, pc}
 8014cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8014cc4:	4798      	blx	r3
 8014cc6:	3601      	adds	r6, #1
 8014cc8:	e7ee      	b.n	8014ca8 <__libc_init_array+0xc>
 8014cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8014cce:	4798      	blx	r3
 8014cd0:	3601      	adds	r6, #1
 8014cd2:	e7f2      	b.n	8014cba <__libc_init_array+0x1e>
 8014cd4:	08018c20 	.word	0x08018c20
 8014cd8:	08018c20 	.word	0x08018c20
 8014cdc:	08018c20 	.word	0x08018c20
 8014ce0:	08018c24 	.word	0x08018c24

08014ce4 <memcmp>:
 8014ce4:	b530      	push	{r4, r5, lr}
 8014ce6:	3901      	subs	r1, #1
 8014ce8:	2400      	movs	r4, #0
 8014cea:	42a2      	cmp	r2, r4
 8014cec:	d101      	bne.n	8014cf2 <memcmp+0xe>
 8014cee:	2000      	movs	r0, #0
 8014cf0:	e005      	b.n	8014cfe <memcmp+0x1a>
 8014cf2:	5d03      	ldrb	r3, [r0, r4]
 8014cf4:	3401      	adds	r4, #1
 8014cf6:	5d0d      	ldrb	r5, [r1, r4]
 8014cf8:	42ab      	cmp	r3, r5
 8014cfa:	d0f6      	beq.n	8014cea <memcmp+0x6>
 8014cfc:	1b58      	subs	r0, r3, r5
 8014cfe:	bd30      	pop	{r4, r5, pc}

08014d00 <memcpy>:
 8014d00:	440a      	add	r2, r1
 8014d02:	4291      	cmp	r1, r2
 8014d04:	f100 33ff 	add.w	r3, r0, #4294967295
 8014d08:	d100      	bne.n	8014d0c <memcpy+0xc>
 8014d0a:	4770      	bx	lr
 8014d0c:	b510      	push	{r4, lr}
 8014d0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014d12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014d16:	4291      	cmp	r1, r2
 8014d18:	d1f9      	bne.n	8014d0e <memcpy+0xe>
 8014d1a:	bd10      	pop	{r4, pc}

08014d1c <memset>:
 8014d1c:	4402      	add	r2, r0
 8014d1e:	4603      	mov	r3, r0
 8014d20:	4293      	cmp	r3, r2
 8014d22:	d100      	bne.n	8014d26 <memset+0xa>
 8014d24:	4770      	bx	lr
 8014d26:	f803 1b01 	strb.w	r1, [r3], #1
 8014d2a:	e7f9      	b.n	8014d20 <memset+0x4>

08014d2c <iprintf>:
 8014d2c:	b40f      	push	{r0, r1, r2, r3}
 8014d2e:	4b0a      	ldr	r3, [pc, #40]	; (8014d58 <iprintf+0x2c>)
 8014d30:	b513      	push	{r0, r1, r4, lr}
 8014d32:	681c      	ldr	r4, [r3, #0]
 8014d34:	b124      	cbz	r4, 8014d40 <iprintf+0x14>
 8014d36:	69a3      	ldr	r3, [r4, #24]
 8014d38:	b913      	cbnz	r3, 8014d40 <iprintf+0x14>
 8014d3a:	4620      	mov	r0, r4
 8014d3c:	f000 fabc 	bl	80152b8 <__sinit>
 8014d40:	ab05      	add	r3, sp, #20
 8014d42:	9a04      	ldr	r2, [sp, #16]
 8014d44:	68a1      	ldr	r1, [r4, #8]
 8014d46:	9301      	str	r3, [sp, #4]
 8014d48:	4620      	mov	r0, r4
 8014d4a:	f000 fca7 	bl	801569c <_vfiprintf_r>
 8014d4e:	b002      	add	sp, #8
 8014d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d54:	b004      	add	sp, #16
 8014d56:	4770      	bx	lr
 8014d58:	2000008c 	.word	0x2000008c

08014d5c <_puts_r>:
 8014d5c:	b570      	push	{r4, r5, r6, lr}
 8014d5e:	460e      	mov	r6, r1
 8014d60:	4605      	mov	r5, r0
 8014d62:	b118      	cbz	r0, 8014d6c <_puts_r+0x10>
 8014d64:	6983      	ldr	r3, [r0, #24]
 8014d66:	b90b      	cbnz	r3, 8014d6c <_puts_r+0x10>
 8014d68:	f000 faa6 	bl	80152b8 <__sinit>
 8014d6c:	69ab      	ldr	r3, [r5, #24]
 8014d6e:	68ac      	ldr	r4, [r5, #8]
 8014d70:	b913      	cbnz	r3, 8014d78 <_puts_r+0x1c>
 8014d72:	4628      	mov	r0, r5
 8014d74:	f000 faa0 	bl	80152b8 <__sinit>
 8014d78:	4b2c      	ldr	r3, [pc, #176]	; (8014e2c <_puts_r+0xd0>)
 8014d7a:	429c      	cmp	r4, r3
 8014d7c:	d120      	bne.n	8014dc0 <_puts_r+0x64>
 8014d7e:	686c      	ldr	r4, [r5, #4]
 8014d80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014d82:	07db      	lsls	r3, r3, #31
 8014d84:	d405      	bmi.n	8014d92 <_puts_r+0x36>
 8014d86:	89a3      	ldrh	r3, [r4, #12]
 8014d88:	0598      	lsls	r0, r3, #22
 8014d8a:	d402      	bmi.n	8014d92 <_puts_r+0x36>
 8014d8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014d8e:	f000 fb43 	bl	8015418 <__retarget_lock_acquire_recursive>
 8014d92:	89a3      	ldrh	r3, [r4, #12]
 8014d94:	0719      	lsls	r1, r3, #28
 8014d96:	d51d      	bpl.n	8014dd4 <_puts_r+0x78>
 8014d98:	6923      	ldr	r3, [r4, #16]
 8014d9a:	b1db      	cbz	r3, 8014dd4 <_puts_r+0x78>
 8014d9c:	3e01      	subs	r6, #1
 8014d9e:	68a3      	ldr	r3, [r4, #8]
 8014da0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8014da4:	3b01      	subs	r3, #1
 8014da6:	60a3      	str	r3, [r4, #8]
 8014da8:	bb39      	cbnz	r1, 8014dfa <_puts_r+0x9e>
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	da38      	bge.n	8014e20 <_puts_r+0xc4>
 8014dae:	4622      	mov	r2, r4
 8014db0:	210a      	movs	r1, #10
 8014db2:	4628      	mov	r0, r5
 8014db4:	f000 f888 	bl	8014ec8 <__swbuf_r>
 8014db8:	3001      	adds	r0, #1
 8014dba:	d011      	beq.n	8014de0 <_puts_r+0x84>
 8014dbc:	250a      	movs	r5, #10
 8014dbe:	e011      	b.n	8014de4 <_puts_r+0x88>
 8014dc0:	4b1b      	ldr	r3, [pc, #108]	; (8014e30 <_puts_r+0xd4>)
 8014dc2:	429c      	cmp	r4, r3
 8014dc4:	d101      	bne.n	8014dca <_puts_r+0x6e>
 8014dc6:	68ac      	ldr	r4, [r5, #8]
 8014dc8:	e7da      	b.n	8014d80 <_puts_r+0x24>
 8014dca:	4b1a      	ldr	r3, [pc, #104]	; (8014e34 <_puts_r+0xd8>)
 8014dcc:	429c      	cmp	r4, r3
 8014dce:	bf08      	it	eq
 8014dd0:	68ec      	ldreq	r4, [r5, #12]
 8014dd2:	e7d5      	b.n	8014d80 <_puts_r+0x24>
 8014dd4:	4621      	mov	r1, r4
 8014dd6:	4628      	mov	r0, r5
 8014dd8:	f000 f8c8 	bl	8014f6c <__swsetup_r>
 8014ddc:	2800      	cmp	r0, #0
 8014dde:	d0dd      	beq.n	8014d9c <_puts_r+0x40>
 8014de0:	f04f 35ff 	mov.w	r5, #4294967295
 8014de4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014de6:	07da      	lsls	r2, r3, #31
 8014de8:	d405      	bmi.n	8014df6 <_puts_r+0x9a>
 8014dea:	89a3      	ldrh	r3, [r4, #12]
 8014dec:	059b      	lsls	r3, r3, #22
 8014dee:	d402      	bmi.n	8014df6 <_puts_r+0x9a>
 8014df0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014df2:	f000 fb12 	bl	801541a <__retarget_lock_release_recursive>
 8014df6:	4628      	mov	r0, r5
 8014df8:	bd70      	pop	{r4, r5, r6, pc}
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	da04      	bge.n	8014e08 <_puts_r+0xac>
 8014dfe:	69a2      	ldr	r2, [r4, #24]
 8014e00:	429a      	cmp	r2, r3
 8014e02:	dc06      	bgt.n	8014e12 <_puts_r+0xb6>
 8014e04:	290a      	cmp	r1, #10
 8014e06:	d004      	beq.n	8014e12 <_puts_r+0xb6>
 8014e08:	6823      	ldr	r3, [r4, #0]
 8014e0a:	1c5a      	adds	r2, r3, #1
 8014e0c:	6022      	str	r2, [r4, #0]
 8014e0e:	7019      	strb	r1, [r3, #0]
 8014e10:	e7c5      	b.n	8014d9e <_puts_r+0x42>
 8014e12:	4622      	mov	r2, r4
 8014e14:	4628      	mov	r0, r5
 8014e16:	f000 f857 	bl	8014ec8 <__swbuf_r>
 8014e1a:	3001      	adds	r0, #1
 8014e1c:	d1bf      	bne.n	8014d9e <_puts_r+0x42>
 8014e1e:	e7df      	b.n	8014de0 <_puts_r+0x84>
 8014e20:	6823      	ldr	r3, [r4, #0]
 8014e22:	250a      	movs	r5, #10
 8014e24:	1c5a      	adds	r2, r3, #1
 8014e26:	6022      	str	r2, [r4, #0]
 8014e28:	701d      	strb	r5, [r3, #0]
 8014e2a:	e7db      	b.n	8014de4 <_puts_r+0x88>
 8014e2c:	08018ba4 	.word	0x08018ba4
 8014e30:	08018bc4 	.word	0x08018bc4
 8014e34:	08018b84 	.word	0x08018b84

08014e38 <puts>:
 8014e38:	4b02      	ldr	r3, [pc, #8]	; (8014e44 <puts+0xc>)
 8014e3a:	4601      	mov	r1, r0
 8014e3c:	6818      	ldr	r0, [r3, #0]
 8014e3e:	f7ff bf8d 	b.w	8014d5c <_puts_r>
 8014e42:	bf00      	nop
 8014e44:	2000008c 	.word	0x2000008c

08014e48 <rand>:
 8014e48:	4b17      	ldr	r3, [pc, #92]	; (8014ea8 <rand+0x60>)
 8014e4a:	b510      	push	{r4, lr}
 8014e4c:	681c      	ldr	r4, [r3, #0]
 8014e4e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014e50:	b9b3      	cbnz	r3, 8014e80 <rand+0x38>
 8014e52:	2018      	movs	r0, #24
 8014e54:	f000 fb46 	bl	80154e4 <malloc>
 8014e58:	63a0      	str	r0, [r4, #56]	; 0x38
 8014e5a:	b928      	cbnz	r0, 8014e68 <rand+0x20>
 8014e5c:	4602      	mov	r2, r0
 8014e5e:	4b13      	ldr	r3, [pc, #76]	; (8014eac <rand+0x64>)
 8014e60:	4813      	ldr	r0, [pc, #76]	; (8014eb0 <rand+0x68>)
 8014e62:	214e      	movs	r1, #78	; 0x4e
 8014e64:	f000 f8f0 	bl	8015048 <__assert_func>
 8014e68:	4a12      	ldr	r2, [pc, #72]	; (8014eb4 <rand+0x6c>)
 8014e6a:	4b13      	ldr	r3, [pc, #76]	; (8014eb8 <rand+0x70>)
 8014e6c:	e9c0 2300 	strd	r2, r3, [r0]
 8014e70:	4b12      	ldr	r3, [pc, #72]	; (8014ebc <rand+0x74>)
 8014e72:	6083      	str	r3, [r0, #8]
 8014e74:	230b      	movs	r3, #11
 8014e76:	8183      	strh	r3, [r0, #12]
 8014e78:	2201      	movs	r2, #1
 8014e7a:	2300      	movs	r3, #0
 8014e7c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8014e80:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8014e82:	480f      	ldr	r0, [pc, #60]	; (8014ec0 <rand+0x78>)
 8014e84:	690a      	ldr	r2, [r1, #16]
 8014e86:	694b      	ldr	r3, [r1, #20]
 8014e88:	4c0e      	ldr	r4, [pc, #56]	; (8014ec4 <rand+0x7c>)
 8014e8a:	4350      	muls	r0, r2
 8014e8c:	fb04 0003 	mla	r0, r4, r3, r0
 8014e90:	fba2 3404 	umull	r3, r4, r2, r4
 8014e94:	1c5a      	adds	r2, r3, #1
 8014e96:	4404      	add	r4, r0
 8014e98:	f144 0000 	adc.w	r0, r4, #0
 8014e9c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8014ea0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8014ea4:	bd10      	pop	{r4, pc}
 8014ea6:	bf00      	nop
 8014ea8:	2000008c 	.word	0x2000008c
 8014eac:	08018ad0 	.word	0x08018ad0
 8014eb0:	08018ae7 	.word	0x08018ae7
 8014eb4:	abcd330e 	.word	0xabcd330e
 8014eb8:	e66d1234 	.word	0xe66d1234
 8014ebc:	0005deec 	.word	0x0005deec
 8014ec0:	5851f42d 	.word	0x5851f42d
 8014ec4:	4c957f2d 	.word	0x4c957f2d

08014ec8 <__swbuf_r>:
 8014ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014eca:	460e      	mov	r6, r1
 8014ecc:	4614      	mov	r4, r2
 8014ece:	4605      	mov	r5, r0
 8014ed0:	b118      	cbz	r0, 8014eda <__swbuf_r+0x12>
 8014ed2:	6983      	ldr	r3, [r0, #24]
 8014ed4:	b90b      	cbnz	r3, 8014eda <__swbuf_r+0x12>
 8014ed6:	f000 f9ef 	bl	80152b8 <__sinit>
 8014eda:	4b21      	ldr	r3, [pc, #132]	; (8014f60 <__swbuf_r+0x98>)
 8014edc:	429c      	cmp	r4, r3
 8014ede:	d12b      	bne.n	8014f38 <__swbuf_r+0x70>
 8014ee0:	686c      	ldr	r4, [r5, #4]
 8014ee2:	69a3      	ldr	r3, [r4, #24]
 8014ee4:	60a3      	str	r3, [r4, #8]
 8014ee6:	89a3      	ldrh	r3, [r4, #12]
 8014ee8:	071a      	lsls	r2, r3, #28
 8014eea:	d52f      	bpl.n	8014f4c <__swbuf_r+0x84>
 8014eec:	6923      	ldr	r3, [r4, #16]
 8014eee:	b36b      	cbz	r3, 8014f4c <__swbuf_r+0x84>
 8014ef0:	6923      	ldr	r3, [r4, #16]
 8014ef2:	6820      	ldr	r0, [r4, #0]
 8014ef4:	1ac0      	subs	r0, r0, r3
 8014ef6:	6963      	ldr	r3, [r4, #20]
 8014ef8:	b2f6      	uxtb	r6, r6
 8014efa:	4283      	cmp	r3, r0
 8014efc:	4637      	mov	r7, r6
 8014efe:	dc04      	bgt.n	8014f0a <__swbuf_r+0x42>
 8014f00:	4621      	mov	r1, r4
 8014f02:	4628      	mov	r0, r5
 8014f04:	f000 f944 	bl	8015190 <_fflush_r>
 8014f08:	bb30      	cbnz	r0, 8014f58 <__swbuf_r+0x90>
 8014f0a:	68a3      	ldr	r3, [r4, #8]
 8014f0c:	3b01      	subs	r3, #1
 8014f0e:	60a3      	str	r3, [r4, #8]
 8014f10:	6823      	ldr	r3, [r4, #0]
 8014f12:	1c5a      	adds	r2, r3, #1
 8014f14:	6022      	str	r2, [r4, #0]
 8014f16:	701e      	strb	r6, [r3, #0]
 8014f18:	6963      	ldr	r3, [r4, #20]
 8014f1a:	3001      	adds	r0, #1
 8014f1c:	4283      	cmp	r3, r0
 8014f1e:	d004      	beq.n	8014f2a <__swbuf_r+0x62>
 8014f20:	89a3      	ldrh	r3, [r4, #12]
 8014f22:	07db      	lsls	r3, r3, #31
 8014f24:	d506      	bpl.n	8014f34 <__swbuf_r+0x6c>
 8014f26:	2e0a      	cmp	r6, #10
 8014f28:	d104      	bne.n	8014f34 <__swbuf_r+0x6c>
 8014f2a:	4621      	mov	r1, r4
 8014f2c:	4628      	mov	r0, r5
 8014f2e:	f000 f92f 	bl	8015190 <_fflush_r>
 8014f32:	b988      	cbnz	r0, 8014f58 <__swbuf_r+0x90>
 8014f34:	4638      	mov	r0, r7
 8014f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014f38:	4b0a      	ldr	r3, [pc, #40]	; (8014f64 <__swbuf_r+0x9c>)
 8014f3a:	429c      	cmp	r4, r3
 8014f3c:	d101      	bne.n	8014f42 <__swbuf_r+0x7a>
 8014f3e:	68ac      	ldr	r4, [r5, #8]
 8014f40:	e7cf      	b.n	8014ee2 <__swbuf_r+0x1a>
 8014f42:	4b09      	ldr	r3, [pc, #36]	; (8014f68 <__swbuf_r+0xa0>)
 8014f44:	429c      	cmp	r4, r3
 8014f46:	bf08      	it	eq
 8014f48:	68ec      	ldreq	r4, [r5, #12]
 8014f4a:	e7ca      	b.n	8014ee2 <__swbuf_r+0x1a>
 8014f4c:	4621      	mov	r1, r4
 8014f4e:	4628      	mov	r0, r5
 8014f50:	f000 f80c 	bl	8014f6c <__swsetup_r>
 8014f54:	2800      	cmp	r0, #0
 8014f56:	d0cb      	beq.n	8014ef0 <__swbuf_r+0x28>
 8014f58:	f04f 37ff 	mov.w	r7, #4294967295
 8014f5c:	e7ea      	b.n	8014f34 <__swbuf_r+0x6c>
 8014f5e:	bf00      	nop
 8014f60:	08018ba4 	.word	0x08018ba4
 8014f64:	08018bc4 	.word	0x08018bc4
 8014f68:	08018b84 	.word	0x08018b84

08014f6c <__swsetup_r>:
 8014f6c:	4b32      	ldr	r3, [pc, #200]	; (8015038 <__swsetup_r+0xcc>)
 8014f6e:	b570      	push	{r4, r5, r6, lr}
 8014f70:	681d      	ldr	r5, [r3, #0]
 8014f72:	4606      	mov	r6, r0
 8014f74:	460c      	mov	r4, r1
 8014f76:	b125      	cbz	r5, 8014f82 <__swsetup_r+0x16>
 8014f78:	69ab      	ldr	r3, [r5, #24]
 8014f7a:	b913      	cbnz	r3, 8014f82 <__swsetup_r+0x16>
 8014f7c:	4628      	mov	r0, r5
 8014f7e:	f000 f99b 	bl	80152b8 <__sinit>
 8014f82:	4b2e      	ldr	r3, [pc, #184]	; (801503c <__swsetup_r+0xd0>)
 8014f84:	429c      	cmp	r4, r3
 8014f86:	d10f      	bne.n	8014fa8 <__swsetup_r+0x3c>
 8014f88:	686c      	ldr	r4, [r5, #4]
 8014f8a:	89a3      	ldrh	r3, [r4, #12]
 8014f8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014f90:	0719      	lsls	r1, r3, #28
 8014f92:	d42c      	bmi.n	8014fee <__swsetup_r+0x82>
 8014f94:	06dd      	lsls	r5, r3, #27
 8014f96:	d411      	bmi.n	8014fbc <__swsetup_r+0x50>
 8014f98:	2309      	movs	r3, #9
 8014f9a:	6033      	str	r3, [r6, #0]
 8014f9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014fa0:	81a3      	strh	r3, [r4, #12]
 8014fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8014fa6:	e03e      	b.n	8015026 <__swsetup_r+0xba>
 8014fa8:	4b25      	ldr	r3, [pc, #148]	; (8015040 <__swsetup_r+0xd4>)
 8014faa:	429c      	cmp	r4, r3
 8014fac:	d101      	bne.n	8014fb2 <__swsetup_r+0x46>
 8014fae:	68ac      	ldr	r4, [r5, #8]
 8014fb0:	e7eb      	b.n	8014f8a <__swsetup_r+0x1e>
 8014fb2:	4b24      	ldr	r3, [pc, #144]	; (8015044 <__swsetup_r+0xd8>)
 8014fb4:	429c      	cmp	r4, r3
 8014fb6:	bf08      	it	eq
 8014fb8:	68ec      	ldreq	r4, [r5, #12]
 8014fba:	e7e6      	b.n	8014f8a <__swsetup_r+0x1e>
 8014fbc:	0758      	lsls	r0, r3, #29
 8014fbe:	d512      	bpl.n	8014fe6 <__swsetup_r+0x7a>
 8014fc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014fc2:	b141      	cbz	r1, 8014fd6 <__swsetup_r+0x6a>
 8014fc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014fc8:	4299      	cmp	r1, r3
 8014fca:	d002      	beq.n	8014fd2 <__swsetup_r+0x66>
 8014fcc:	4630      	mov	r0, r6
 8014fce:	f000 fa91 	bl	80154f4 <_free_r>
 8014fd2:	2300      	movs	r3, #0
 8014fd4:	6363      	str	r3, [r4, #52]	; 0x34
 8014fd6:	89a3      	ldrh	r3, [r4, #12]
 8014fd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014fdc:	81a3      	strh	r3, [r4, #12]
 8014fde:	2300      	movs	r3, #0
 8014fe0:	6063      	str	r3, [r4, #4]
 8014fe2:	6923      	ldr	r3, [r4, #16]
 8014fe4:	6023      	str	r3, [r4, #0]
 8014fe6:	89a3      	ldrh	r3, [r4, #12]
 8014fe8:	f043 0308 	orr.w	r3, r3, #8
 8014fec:	81a3      	strh	r3, [r4, #12]
 8014fee:	6923      	ldr	r3, [r4, #16]
 8014ff0:	b94b      	cbnz	r3, 8015006 <__swsetup_r+0x9a>
 8014ff2:	89a3      	ldrh	r3, [r4, #12]
 8014ff4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014ff8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014ffc:	d003      	beq.n	8015006 <__swsetup_r+0x9a>
 8014ffe:	4621      	mov	r1, r4
 8015000:	4630      	mov	r0, r6
 8015002:	f000 fa2f 	bl	8015464 <__smakebuf_r>
 8015006:	89a0      	ldrh	r0, [r4, #12]
 8015008:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801500c:	f010 0301 	ands.w	r3, r0, #1
 8015010:	d00a      	beq.n	8015028 <__swsetup_r+0xbc>
 8015012:	2300      	movs	r3, #0
 8015014:	60a3      	str	r3, [r4, #8]
 8015016:	6963      	ldr	r3, [r4, #20]
 8015018:	425b      	negs	r3, r3
 801501a:	61a3      	str	r3, [r4, #24]
 801501c:	6923      	ldr	r3, [r4, #16]
 801501e:	b943      	cbnz	r3, 8015032 <__swsetup_r+0xc6>
 8015020:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015024:	d1ba      	bne.n	8014f9c <__swsetup_r+0x30>
 8015026:	bd70      	pop	{r4, r5, r6, pc}
 8015028:	0781      	lsls	r1, r0, #30
 801502a:	bf58      	it	pl
 801502c:	6963      	ldrpl	r3, [r4, #20]
 801502e:	60a3      	str	r3, [r4, #8]
 8015030:	e7f4      	b.n	801501c <__swsetup_r+0xb0>
 8015032:	2000      	movs	r0, #0
 8015034:	e7f7      	b.n	8015026 <__swsetup_r+0xba>
 8015036:	bf00      	nop
 8015038:	2000008c 	.word	0x2000008c
 801503c:	08018ba4 	.word	0x08018ba4
 8015040:	08018bc4 	.word	0x08018bc4
 8015044:	08018b84 	.word	0x08018b84

08015048 <__assert_func>:
 8015048:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801504a:	4614      	mov	r4, r2
 801504c:	461a      	mov	r2, r3
 801504e:	4b09      	ldr	r3, [pc, #36]	; (8015074 <__assert_func+0x2c>)
 8015050:	681b      	ldr	r3, [r3, #0]
 8015052:	4605      	mov	r5, r0
 8015054:	68d8      	ldr	r0, [r3, #12]
 8015056:	b14c      	cbz	r4, 801506c <__assert_func+0x24>
 8015058:	4b07      	ldr	r3, [pc, #28]	; (8015078 <__assert_func+0x30>)
 801505a:	9100      	str	r1, [sp, #0]
 801505c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015060:	4906      	ldr	r1, [pc, #24]	; (801507c <__assert_func+0x34>)
 8015062:	462b      	mov	r3, r5
 8015064:	f000 f9a6 	bl	80153b4 <fiprintf>
 8015068:	f000 fe42 	bl	8015cf0 <abort>
 801506c:	4b04      	ldr	r3, [pc, #16]	; (8015080 <__assert_func+0x38>)
 801506e:	461c      	mov	r4, r3
 8015070:	e7f3      	b.n	801505a <__assert_func+0x12>
 8015072:	bf00      	nop
 8015074:	2000008c 	.word	0x2000008c
 8015078:	08018b46 	.word	0x08018b46
 801507c:	08018b53 	.word	0x08018b53
 8015080:	08018b81 	.word	0x08018b81

08015084 <__sflush_r>:
 8015084:	898a      	ldrh	r2, [r1, #12]
 8015086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801508a:	4605      	mov	r5, r0
 801508c:	0710      	lsls	r0, r2, #28
 801508e:	460c      	mov	r4, r1
 8015090:	d458      	bmi.n	8015144 <__sflush_r+0xc0>
 8015092:	684b      	ldr	r3, [r1, #4]
 8015094:	2b00      	cmp	r3, #0
 8015096:	dc05      	bgt.n	80150a4 <__sflush_r+0x20>
 8015098:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801509a:	2b00      	cmp	r3, #0
 801509c:	dc02      	bgt.n	80150a4 <__sflush_r+0x20>
 801509e:	2000      	movs	r0, #0
 80150a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80150a6:	2e00      	cmp	r6, #0
 80150a8:	d0f9      	beq.n	801509e <__sflush_r+0x1a>
 80150aa:	2300      	movs	r3, #0
 80150ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80150b0:	682f      	ldr	r7, [r5, #0]
 80150b2:	602b      	str	r3, [r5, #0]
 80150b4:	d032      	beq.n	801511c <__sflush_r+0x98>
 80150b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80150b8:	89a3      	ldrh	r3, [r4, #12]
 80150ba:	075a      	lsls	r2, r3, #29
 80150bc:	d505      	bpl.n	80150ca <__sflush_r+0x46>
 80150be:	6863      	ldr	r3, [r4, #4]
 80150c0:	1ac0      	subs	r0, r0, r3
 80150c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80150c4:	b10b      	cbz	r3, 80150ca <__sflush_r+0x46>
 80150c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80150c8:	1ac0      	subs	r0, r0, r3
 80150ca:	2300      	movs	r3, #0
 80150cc:	4602      	mov	r2, r0
 80150ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80150d0:	6a21      	ldr	r1, [r4, #32]
 80150d2:	4628      	mov	r0, r5
 80150d4:	47b0      	blx	r6
 80150d6:	1c43      	adds	r3, r0, #1
 80150d8:	89a3      	ldrh	r3, [r4, #12]
 80150da:	d106      	bne.n	80150ea <__sflush_r+0x66>
 80150dc:	6829      	ldr	r1, [r5, #0]
 80150de:	291d      	cmp	r1, #29
 80150e0:	d82c      	bhi.n	801513c <__sflush_r+0xb8>
 80150e2:	4a2a      	ldr	r2, [pc, #168]	; (801518c <__sflush_r+0x108>)
 80150e4:	40ca      	lsrs	r2, r1
 80150e6:	07d6      	lsls	r6, r2, #31
 80150e8:	d528      	bpl.n	801513c <__sflush_r+0xb8>
 80150ea:	2200      	movs	r2, #0
 80150ec:	6062      	str	r2, [r4, #4]
 80150ee:	04d9      	lsls	r1, r3, #19
 80150f0:	6922      	ldr	r2, [r4, #16]
 80150f2:	6022      	str	r2, [r4, #0]
 80150f4:	d504      	bpl.n	8015100 <__sflush_r+0x7c>
 80150f6:	1c42      	adds	r2, r0, #1
 80150f8:	d101      	bne.n	80150fe <__sflush_r+0x7a>
 80150fa:	682b      	ldr	r3, [r5, #0]
 80150fc:	b903      	cbnz	r3, 8015100 <__sflush_r+0x7c>
 80150fe:	6560      	str	r0, [r4, #84]	; 0x54
 8015100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015102:	602f      	str	r7, [r5, #0]
 8015104:	2900      	cmp	r1, #0
 8015106:	d0ca      	beq.n	801509e <__sflush_r+0x1a>
 8015108:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801510c:	4299      	cmp	r1, r3
 801510e:	d002      	beq.n	8015116 <__sflush_r+0x92>
 8015110:	4628      	mov	r0, r5
 8015112:	f000 f9ef 	bl	80154f4 <_free_r>
 8015116:	2000      	movs	r0, #0
 8015118:	6360      	str	r0, [r4, #52]	; 0x34
 801511a:	e7c1      	b.n	80150a0 <__sflush_r+0x1c>
 801511c:	6a21      	ldr	r1, [r4, #32]
 801511e:	2301      	movs	r3, #1
 8015120:	4628      	mov	r0, r5
 8015122:	47b0      	blx	r6
 8015124:	1c41      	adds	r1, r0, #1
 8015126:	d1c7      	bne.n	80150b8 <__sflush_r+0x34>
 8015128:	682b      	ldr	r3, [r5, #0]
 801512a:	2b00      	cmp	r3, #0
 801512c:	d0c4      	beq.n	80150b8 <__sflush_r+0x34>
 801512e:	2b1d      	cmp	r3, #29
 8015130:	d001      	beq.n	8015136 <__sflush_r+0xb2>
 8015132:	2b16      	cmp	r3, #22
 8015134:	d101      	bne.n	801513a <__sflush_r+0xb6>
 8015136:	602f      	str	r7, [r5, #0]
 8015138:	e7b1      	b.n	801509e <__sflush_r+0x1a>
 801513a:	89a3      	ldrh	r3, [r4, #12]
 801513c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015140:	81a3      	strh	r3, [r4, #12]
 8015142:	e7ad      	b.n	80150a0 <__sflush_r+0x1c>
 8015144:	690f      	ldr	r7, [r1, #16]
 8015146:	2f00      	cmp	r7, #0
 8015148:	d0a9      	beq.n	801509e <__sflush_r+0x1a>
 801514a:	0793      	lsls	r3, r2, #30
 801514c:	680e      	ldr	r6, [r1, #0]
 801514e:	bf08      	it	eq
 8015150:	694b      	ldreq	r3, [r1, #20]
 8015152:	600f      	str	r7, [r1, #0]
 8015154:	bf18      	it	ne
 8015156:	2300      	movne	r3, #0
 8015158:	eba6 0807 	sub.w	r8, r6, r7
 801515c:	608b      	str	r3, [r1, #8]
 801515e:	f1b8 0f00 	cmp.w	r8, #0
 8015162:	dd9c      	ble.n	801509e <__sflush_r+0x1a>
 8015164:	6a21      	ldr	r1, [r4, #32]
 8015166:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015168:	4643      	mov	r3, r8
 801516a:	463a      	mov	r2, r7
 801516c:	4628      	mov	r0, r5
 801516e:	47b0      	blx	r6
 8015170:	2800      	cmp	r0, #0
 8015172:	dc06      	bgt.n	8015182 <__sflush_r+0xfe>
 8015174:	89a3      	ldrh	r3, [r4, #12]
 8015176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801517a:	81a3      	strh	r3, [r4, #12]
 801517c:	f04f 30ff 	mov.w	r0, #4294967295
 8015180:	e78e      	b.n	80150a0 <__sflush_r+0x1c>
 8015182:	4407      	add	r7, r0
 8015184:	eba8 0800 	sub.w	r8, r8, r0
 8015188:	e7e9      	b.n	801515e <__sflush_r+0xda>
 801518a:	bf00      	nop
 801518c:	20400001 	.word	0x20400001

08015190 <_fflush_r>:
 8015190:	b538      	push	{r3, r4, r5, lr}
 8015192:	690b      	ldr	r3, [r1, #16]
 8015194:	4605      	mov	r5, r0
 8015196:	460c      	mov	r4, r1
 8015198:	b913      	cbnz	r3, 80151a0 <_fflush_r+0x10>
 801519a:	2500      	movs	r5, #0
 801519c:	4628      	mov	r0, r5
 801519e:	bd38      	pop	{r3, r4, r5, pc}
 80151a0:	b118      	cbz	r0, 80151aa <_fflush_r+0x1a>
 80151a2:	6983      	ldr	r3, [r0, #24]
 80151a4:	b90b      	cbnz	r3, 80151aa <_fflush_r+0x1a>
 80151a6:	f000 f887 	bl	80152b8 <__sinit>
 80151aa:	4b14      	ldr	r3, [pc, #80]	; (80151fc <_fflush_r+0x6c>)
 80151ac:	429c      	cmp	r4, r3
 80151ae:	d11b      	bne.n	80151e8 <_fflush_r+0x58>
 80151b0:	686c      	ldr	r4, [r5, #4]
 80151b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	d0ef      	beq.n	801519a <_fflush_r+0xa>
 80151ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80151bc:	07d0      	lsls	r0, r2, #31
 80151be:	d404      	bmi.n	80151ca <_fflush_r+0x3a>
 80151c0:	0599      	lsls	r1, r3, #22
 80151c2:	d402      	bmi.n	80151ca <_fflush_r+0x3a>
 80151c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80151c6:	f000 f927 	bl	8015418 <__retarget_lock_acquire_recursive>
 80151ca:	4628      	mov	r0, r5
 80151cc:	4621      	mov	r1, r4
 80151ce:	f7ff ff59 	bl	8015084 <__sflush_r>
 80151d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80151d4:	07da      	lsls	r2, r3, #31
 80151d6:	4605      	mov	r5, r0
 80151d8:	d4e0      	bmi.n	801519c <_fflush_r+0xc>
 80151da:	89a3      	ldrh	r3, [r4, #12]
 80151dc:	059b      	lsls	r3, r3, #22
 80151de:	d4dd      	bmi.n	801519c <_fflush_r+0xc>
 80151e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80151e2:	f000 f91a 	bl	801541a <__retarget_lock_release_recursive>
 80151e6:	e7d9      	b.n	801519c <_fflush_r+0xc>
 80151e8:	4b05      	ldr	r3, [pc, #20]	; (8015200 <_fflush_r+0x70>)
 80151ea:	429c      	cmp	r4, r3
 80151ec:	d101      	bne.n	80151f2 <_fflush_r+0x62>
 80151ee:	68ac      	ldr	r4, [r5, #8]
 80151f0:	e7df      	b.n	80151b2 <_fflush_r+0x22>
 80151f2:	4b04      	ldr	r3, [pc, #16]	; (8015204 <_fflush_r+0x74>)
 80151f4:	429c      	cmp	r4, r3
 80151f6:	bf08      	it	eq
 80151f8:	68ec      	ldreq	r4, [r5, #12]
 80151fa:	e7da      	b.n	80151b2 <_fflush_r+0x22>
 80151fc:	08018ba4 	.word	0x08018ba4
 8015200:	08018bc4 	.word	0x08018bc4
 8015204:	08018b84 	.word	0x08018b84

08015208 <std>:
 8015208:	2300      	movs	r3, #0
 801520a:	b510      	push	{r4, lr}
 801520c:	4604      	mov	r4, r0
 801520e:	e9c0 3300 	strd	r3, r3, [r0]
 8015212:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015216:	6083      	str	r3, [r0, #8]
 8015218:	8181      	strh	r1, [r0, #12]
 801521a:	6643      	str	r3, [r0, #100]	; 0x64
 801521c:	81c2      	strh	r2, [r0, #14]
 801521e:	6183      	str	r3, [r0, #24]
 8015220:	4619      	mov	r1, r3
 8015222:	2208      	movs	r2, #8
 8015224:	305c      	adds	r0, #92	; 0x5c
 8015226:	f7ff fd79 	bl	8014d1c <memset>
 801522a:	4b05      	ldr	r3, [pc, #20]	; (8015240 <std+0x38>)
 801522c:	6263      	str	r3, [r4, #36]	; 0x24
 801522e:	4b05      	ldr	r3, [pc, #20]	; (8015244 <std+0x3c>)
 8015230:	62a3      	str	r3, [r4, #40]	; 0x28
 8015232:	4b05      	ldr	r3, [pc, #20]	; (8015248 <std+0x40>)
 8015234:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015236:	4b05      	ldr	r3, [pc, #20]	; (801524c <std+0x44>)
 8015238:	6224      	str	r4, [r4, #32]
 801523a:	6323      	str	r3, [r4, #48]	; 0x30
 801523c:	bd10      	pop	{r4, pc}
 801523e:	bf00      	nop
 8015240:	08015c45 	.word	0x08015c45
 8015244:	08015c67 	.word	0x08015c67
 8015248:	08015c9f 	.word	0x08015c9f
 801524c:	08015cc3 	.word	0x08015cc3

08015250 <_cleanup_r>:
 8015250:	4901      	ldr	r1, [pc, #4]	; (8015258 <_cleanup_r+0x8>)
 8015252:	f000 b8c1 	b.w	80153d8 <_fwalk_reent>
 8015256:	bf00      	nop
 8015258:	08015191 	.word	0x08015191

0801525c <__sfmoreglue>:
 801525c:	b570      	push	{r4, r5, r6, lr}
 801525e:	1e4a      	subs	r2, r1, #1
 8015260:	2568      	movs	r5, #104	; 0x68
 8015262:	4355      	muls	r5, r2
 8015264:	460e      	mov	r6, r1
 8015266:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801526a:	f000 f993 	bl	8015594 <_malloc_r>
 801526e:	4604      	mov	r4, r0
 8015270:	b140      	cbz	r0, 8015284 <__sfmoreglue+0x28>
 8015272:	2100      	movs	r1, #0
 8015274:	e9c0 1600 	strd	r1, r6, [r0]
 8015278:	300c      	adds	r0, #12
 801527a:	60a0      	str	r0, [r4, #8]
 801527c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015280:	f7ff fd4c 	bl	8014d1c <memset>
 8015284:	4620      	mov	r0, r4
 8015286:	bd70      	pop	{r4, r5, r6, pc}

08015288 <__sfp_lock_acquire>:
 8015288:	4801      	ldr	r0, [pc, #4]	; (8015290 <__sfp_lock_acquire+0x8>)
 801528a:	f000 b8c5 	b.w	8015418 <__retarget_lock_acquire_recursive>
 801528e:	bf00      	nop
 8015290:	20019c9c 	.word	0x20019c9c

08015294 <__sfp_lock_release>:
 8015294:	4801      	ldr	r0, [pc, #4]	; (801529c <__sfp_lock_release+0x8>)
 8015296:	f000 b8c0 	b.w	801541a <__retarget_lock_release_recursive>
 801529a:	bf00      	nop
 801529c:	20019c9c 	.word	0x20019c9c

080152a0 <__sinit_lock_acquire>:
 80152a0:	4801      	ldr	r0, [pc, #4]	; (80152a8 <__sinit_lock_acquire+0x8>)
 80152a2:	f000 b8b9 	b.w	8015418 <__retarget_lock_acquire_recursive>
 80152a6:	bf00      	nop
 80152a8:	20019c97 	.word	0x20019c97

080152ac <__sinit_lock_release>:
 80152ac:	4801      	ldr	r0, [pc, #4]	; (80152b4 <__sinit_lock_release+0x8>)
 80152ae:	f000 b8b4 	b.w	801541a <__retarget_lock_release_recursive>
 80152b2:	bf00      	nop
 80152b4:	20019c97 	.word	0x20019c97

080152b8 <__sinit>:
 80152b8:	b510      	push	{r4, lr}
 80152ba:	4604      	mov	r4, r0
 80152bc:	f7ff fff0 	bl	80152a0 <__sinit_lock_acquire>
 80152c0:	69a3      	ldr	r3, [r4, #24]
 80152c2:	b11b      	cbz	r3, 80152cc <__sinit+0x14>
 80152c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80152c8:	f7ff bff0 	b.w	80152ac <__sinit_lock_release>
 80152cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80152d0:	6523      	str	r3, [r4, #80]	; 0x50
 80152d2:	4b13      	ldr	r3, [pc, #76]	; (8015320 <__sinit+0x68>)
 80152d4:	4a13      	ldr	r2, [pc, #76]	; (8015324 <__sinit+0x6c>)
 80152d6:	681b      	ldr	r3, [r3, #0]
 80152d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80152da:	42a3      	cmp	r3, r4
 80152dc:	bf04      	itt	eq
 80152de:	2301      	moveq	r3, #1
 80152e0:	61a3      	streq	r3, [r4, #24]
 80152e2:	4620      	mov	r0, r4
 80152e4:	f000 f820 	bl	8015328 <__sfp>
 80152e8:	6060      	str	r0, [r4, #4]
 80152ea:	4620      	mov	r0, r4
 80152ec:	f000 f81c 	bl	8015328 <__sfp>
 80152f0:	60a0      	str	r0, [r4, #8]
 80152f2:	4620      	mov	r0, r4
 80152f4:	f000 f818 	bl	8015328 <__sfp>
 80152f8:	2200      	movs	r2, #0
 80152fa:	60e0      	str	r0, [r4, #12]
 80152fc:	2104      	movs	r1, #4
 80152fe:	6860      	ldr	r0, [r4, #4]
 8015300:	f7ff ff82 	bl	8015208 <std>
 8015304:	68a0      	ldr	r0, [r4, #8]
 8015306:	2201      	movs	r2, #1
 8015308:	2109      	movs	r1, #9
 801530a:	f7ff ff7d 	bl	8015208 <std>
 801530e:	68e0      	ldr	r0, [r4, #12]
 8015310:	2202      	movs	r2, #2
 8015312:	2112      	movs	r1, #18
 8015314:	f7ff ff78 	bl	8015208 <std>
 8015318:	2301      	movs	r3, #1
 801531a:	61a3      	str	r3, [r4, #24]
 801531c:	e7d2      	b.n	80152c4 <__sinit+0xc>
 801531e:	bf00      	nop
 8015320:	08018acc 	.word	0x08018acc
 8015324:	08015251 	.word	0x08015251

08015328 <__sfp>:
 8015328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801532a:	4607      	mov	r7, r0
 801532c:	f7ff ffac 	bl	8015288 <__sfp_lock_acquire>
 8015330:	4b1e      	ldr	r3, [pc, #120]	; (80153ac <__sfp+0x84>)
 8015332:	681e      	ldr	r6, [r3, #0]
 8015334:	69b3      	ldr	r3, [r6, #24]
 8015336:	b913      	cbnz	r3, 801533e <__sfp+0x16>
 8015338:	4630      	mov	r0, r6
 801533a:	f7ff ffbd 	bl	80152b8 <__sinit>
 801533e:	3648      	adds	r6, #72	; 0x48
 8015340:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015344:	3b01      	subs	r3, #1
 8015346:	d503      	bpl.n	8015350 <__sfp+0x28>
 8015348:	6833      	ldr	r3, [r6, #0]
 801534a:	b30b      	cbz	r3, 8015390 <__sfp+0x68>
 801534c:	6836      	ldr	r6, [r6, #0]
 801534e:	e7f7      	b.n	8015340 <__sfp+0x18>
 8015350:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015354:	b9d5      	cbnz	r5, 801538c <__sfp+0x64>
 8015356:	4b16      	ldr	r3, [pc, #88]	; (80153b0 <__sfp+0x88>)
 8015358:	60e3      	str	r3, [r4, #12]
 801535a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801535e:	6665      	str	r5, [r4, #100]	; 0x64
 8015360:	f000 f859 	bl	8015416 <__retarget_lock_init_recursive>
 8015364:	f7ff ff96 	bl	8015294 <__sfp_lock_release>
 8015368:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801536c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8015370:	6025      	str	r5, [r4, #0]
 8015372:	61a5      	str	r5, [r4, #24]
 8015374:	2208      	movs	r2, #8
 8015376:	4629      	mov	r1, r5
 8015378:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801537c:	f7ff fcce 	bl	8014d1c <memset>
 8015380:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015384:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015388:	4620      	mov	r0, r4
 801538a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801538c:	3468      	adds	r4, #104	; 0x68
 801538e:	e7d9      	b.n	8015344 <__sfp+0x1c>
 8015390:	2104      	movs	r1, #4
 8015392:	4638      	mov	r0, r7
 8015394:	f7ff ff62 	bl	801525c <__sfmoreglue>
 8015398:	4604      	mov	r4, r0
 801539a:	6030      	str	r0, [r6, #0]
 801539c:	2800      	cmp	r0, #0
 801539e:	d1d5      	bne.n	801534c <__sfp+0x24>
 80153a0:	f7ff ff78 	bl	8015294 <__sfp_lock_release>
 80153a4:	230c      	movs	r3, #12
 80153a6:	603b      	str	r3, [r7, #0]
 80153a8:	e7ee      	b.n	8015388 <__sfp+0x60>
 80153aa:	bf00      	nop
 80153ac:	08018acc 	.word	0x08018acc
 80153b0:	ffff0001 	.word	0xffff0001

080153b4 <fiprintf>:
 80153b4:	b40e      	push	{r1, r2, r3}
 80153b6:	b503      	push	{r0, r1, lr}
 80153b8:	4601      	mov	r1, r0
 80153ba:	ab03      	add	r3, sp, #12
 80153bc:	4805      	ldr	r0, [pc, #20]	; (80153d4 <fiprintf+0x20>)
 80153be:	f853 2b04 	ldr.w	r2, [r3], #4
 80153c2:	6800      	ldr	r0, [r0, #0]
 80153c4:	9301      	str	r3, [sp, #4]
 80153c6:	f000 f969 	bl	801569c <_vfiprintf_r>
 80153ca:	b002      	add	sp, #8
 80153cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80153d0:	b003      	add	sp, #12
 80153d2:	4770      	bx	lr
 80153d4:	2000008c 	.word	0x2000008c

080153d8 <_fwalk_reent>:
 80153d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80153dc:	4606      	mov	r6, r0
 80153de:	4688      	mov	r8, r1
 80153e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80153e4:	2700      	movs	r7, #0
 80153e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80153ea:	f1b9 0901 	subs.w	r9, r9, #1
 80153ee:	d505      	bpl.n	80153fc <_fwalk_reent+0x24>
 80153f0:	6824      	ldr	r4, [r4, #0]
 80153f2:	2c00      	cmp	r4, #0
 80153f4:	d1f7      	bne.n	80153e6 <_fwalk_reent+0xe>
 80153f6:	4638      	mov	r0, r7
 80153f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80153fc:	89ab      	ldrh	r3, [r5, #12]
 80153fe:	2b01      	cmp	r3, #1
 8015400:	d907      	bls.n	8015412 <_fwalk_reent+0x3a>
 8015402:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015406:	3301      	adds	r3, #1
 8015408:	d003      	beq.n	8015412 <_fwalk_reent+0x3a>
 801540a:	4629      	mov	r1, r5
 801540c:	4630      	mov	r0, r6
 801540e:	47c0      	blx	r8
 8015410:	4307      	orrs	r7, r0
 8015412:	3568      	adds	r5, #104	; 0x68
 8015414:	e7e9      	b.n	80153ea <_fwalk_reent+0x12>

08015416 <__retarget_lock_init_recursive>:
 8015416:	4770      	bx	lr

08015418 <__retarget_lock_acquire_recursive>:
 8015418:	4770      	bx	lr

0801541a <__retarget_lock_release_recursive>:
 801541a:	4770      	bx	lr

0801541c <__swhatbuf_r>:
 801541c:	b570      	push	{r4, r5, r6, lr}
 801541e:	460e      	mov	r6, r1
 8015420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015424:	2900      	cmp	r1, #0
 8015426:	b096      	sub	sp, #88	; 0x58
 8015428:	4614      	mov	r4, r2
 801542a:	461d      	mov	r5, r3
 801542c:	da07      	bge.n	801543e <__swhatbuf_r+0x22>
 801542e:	2300      	movs	r3, #0
 8015430:	602b      	str	r3, [r5, #0]
 8015432:	89b3      	ldrh	r3, [r6, #12]
 8015434:	061a      	lsls	r2, r3, #24
 8015436:	d410      	bmi.n	801545a <__swhatbuf_r+0x3e>
 8015438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801543c:	e00e      	b.n	801545c <__swhatbuf_r+0x40>
 801543e:	466a      	mov	r2, sp
 8015440:	f000 fc6e 	bl	8015d20 <_fstat_r>
 8015444:	2800      	cmp	r0, #0
 8015446:	dbf2      	blt.n	801542e <__swhatbuf_r+0x12>
 8015448:	9a01      	ldr	r2, [sp, #4]
 801544a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801544e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015452:	425a      	negs	r2, r3
 8015454:	415a      	adcs	r2, r3
 8015456:	602a      	str	r2, [r5, #0]
 8015458:	e7ee      	b.n	8015438 <__swhatbuf_r+0x1c>
 801545a:	2340      	movs	r3, #64	; 0x40
 801545c:	2000      	movs	r0, #0
 801545e:	6023      	str	r3, [r4, #0]
 8015460:	b016      	add	sp, #88	; 0x58
 8015462:	bd70      	pop	{r4, r5, r6, pc}

08015464 <__smakebuf_r>:
 8015464:	898b      	ldrh	r3, [r1, #12]
 8015466:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015468:	079d      	lsls	r5, r3, #30
 801546a:	4606      	mov	r6, r0
 801546c:	460c      	mov	r4, r1
 801546e:	d507      	bpl.n	8015480 <__smakebuf_r+0x1c>
 8015470:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015474:	6023      	str	r3, [r4, #0]
 8015476:	6123      	str	r3, [r4, #16]
 8015478:	2301      	movs	r3, #1
 801547a:	6163      	str	r3, [r4, #20]
 801547c:	b002      	add	sp, #8
 801547e:	bd70      	pop	{r4, r5, r6, pc}
 8015480:	ab01      	add	r3, sp, #4
 8015482:	466a      	mov	r2, sp
 8015484:	f7ff ffca 	bl	801541c <__swhatbuf_r>
 8015488:	9900      	ldr	r1, [sp, #0]
 801548a:	4605      	mov	r5, r0
 801548c:	4630      	mov	r0, r6
 801548e:	f000 f881 	bl	8015594 <_malloc_r>
 8015492:	b948      	cbnz	r0, 80154a8 <__smakebuf_r+0x44>
 8015494:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015498:	059a      	lsls	r2, r3, #22
 801549a:	d4ef      	bmi.n	801547c <__smakebuf_r+0x18>
 801549c:	f023 0303 	bic.w	r3, r3, #3
 80154a0:	f043 0302 	orr.w	r3, r3, #2
 80154a4:	81a3      	strh	r3, [r4, #12]
 80154a6:	e7e3      	b.n	8015470 <__smakebuf_r+0xc>
 80154a8:	4b0d      	ldr	r3, [pc, #52]	; (80154e0 <__smakebuf_r+0x7c>)
 80154aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80154ac:	89a3      	ldrh	r3, [r4, #12]
 80154ae:	6020      	str	r0, [r4, #0]
 80154b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80154b4:	81a3      	strh	r3, [r4, #12]
 80154b6:	9b00      	ldr	r3, [sp, #0]
 80154b8:	6163      	str	r3, [r4, #20]
 80154ba:	9b01      	ldr	r3, [sp, #4]
 80154bc:	6120      	str	r0, [r4, #16]
 80154be:	b15b      	cbz	r3, 80154d8 <__smakebuf_r+0x74>
 80154c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80154c4:	4630      	mov	r0, r6
 80154c6:	f000 fc3d 	bl	8015d44 <_isatty_r>
 80154ca:	b128      	cbz	r0, 80154d8 <__smakebuf_r+0x74>
 80154cc:	89a3      	ldrh	r3, [r4, #12]
 80154ce:	f023 0303 	bic.w	r3, r3, #3
 80154d2:	f043 0301 	orr.w	r3, r3, #1
 80154d6:	81a3      	strh	r3, [r4, #12]
 80154d8:	89a0      	ldrh	r0, [r4, #12]
 80154da:	4305      	orrs	r5, r0
 80154dc:	81a5      	strh	r5, [r4, #12]
 80154de:	e7cd      	b.n	801547c <__smakebuf_r+0x18>
 80154e0:	08015251 	.word	0x08015251

080154e4 <malloc>:
 80154e4:	4b02      	ldr	r3, [pc, #8]	; (80154f0 <malloc+0xc>)
 80154e6:	4601      	mov	r1, r0
 80154e8:	6818      	ldr	r0, [r3, #0]
 80154ea:	f000 b853 	b.w	8015594 <_malloc_r>
 80154ee:	bf00      	nop
 80154f0:	2000008c 	.word	0x2000008c

080154f4 <_free_r>:
 80154f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80154f6:	2900      	cmp	r1, #0
 80154f8:	d048      	beq.n	801558c <_free_r+0x98>
 80154fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80154fe:	9001      	str	r0, [sp, #4]
 8015500:	2b00      	cmp	r3, #0
 8015502:	f1a1 0404 	sub.w	r4, r1, #4
 8015506:	bfb8      	it	lt
 8015508:	18e4      	addlt	r4, r4, r3
 801550a:	f000 fc3d 	bl	8015d88 <__malloc_lock>
 801550e:	4a20      	ldr	r2, [pc, #128]	; (8015590 <_free_r+0x9c>)
 8015510:	9801      	ldr	r0, [sp, #4]
 8015512:	6813      	ldr	r3, [r2, #0]
 8015514:	4615      	mov	r5, r2
 8015516:	b933      	cbnz	r3, 8015526 <_free_r+0x32>
 8015518:	6063      	str	r3, [r4, #4]
 801551a:	6014      	str	r4, [r2, #0]
 801551c:	b003      	add	sp, #12
 801551e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015522:	f000 bc37 	b.w	8015d94 <__malloc_unlock>
 8015526:	42a3      	cmp	r3, r4
 8015528:	d90b      	bls.n	8015542 <_free_r+0x4e>
 801552a:	6821      	ldr	r1, [r4, #0]
 801552c:	1862      	adds	r2, r4, r1
 801552e:	4293      	cmp	r3, r2
 8015530:	bf04      	itt	eq
 8015532:	681a      	ldreq	r2, [r3, #0]
 8015534:	685b      	ldreq	r3, [r3, #4]
 8015536:	6063      	str	r3, [r4, #4]
 8015538:	bf04      	itt	eq
 801553a:	1852      	addeq	r2, r2, r1
 801553c:	6022      	streq	r2, [r4, #0]
 801553e:	602c      	str	r4, [r5, #0]
 8015540:	e7ec      	b.n	801551c <_free_r+0x28>
 8015542:	461a      	mov	r2, r3
 8015544:	685b      	ldr	r3, [r3, #4]
 8015546:	b10b      	cbz	r3, 801554c <_free_r+0x58>
 8015548:	42a3      	cmp	r3, r4
 801554a:	d9fa      	bls.n	8015542 <_free_r+0x4e>
 801554c:	6811      	ldr	r1, [r2, #0]
 801554e:	1855      	adds	r5, r2, r1
 8015550:	42a5      	cmp	r5, r4
 8015552:	d10b      	bne.n	801556c <_free_r+0x78>
 8015554:	6824      	ldr	r4, [r4, #0]
 8015556:	4421      	add	r1, r4
 8015558:	1854      	adds	r4, r2, r1
 801555a:	42a3      	cmp	r3, r4
 801555c:	6011      	str	r1, [r2, #0]
 801555e:	d1dd      	bne.n	801551c <_free_r+0x28>
 8015560:	681c      	ldr	r4, [r3, #0]
 8015562:	685b      	ldr	r3, [r3, #4]
 8015564:	6053      	str	r3, [r2, #4]
 8015566:	4421      	add	r1, r4
 8015568:	6011      	str	r1, [r2, #0]
 801556a:	e7d7      	b.n	801551c <_free_r+0x28>
 801556c:	d902      	bls.n	8015574 <_free_r+0x80>
 801556e:	230c      	movs	r3, #12
 8015570:	6003      	str	r3, [r0, #0]
 8015572:	e7d3      	b.n	801551c <_free_r+0x28>
 8015574:	6825      	ldr	r5, [r4, #0]
 8015576:	1961      	adds	r1, r4, r5
 8015578:	428b      	cmp	r3, r1
 801557a:	bf04      	itt	eq
 801557c:	6819      	ldreq	r1, [r3, #0]
 801557e:	685b      	ldreq	r3, [r3, #4]
 8015580:	6063      	str	r3, [r4, #4]
 8015582:	bf04      	itt	eq
 8015584:	1949      	addeq	r1, r1, r5
 8015586:	6021      	streq	r1, [r4, #0]
 8015588:	6054      	str	r4, [r2, #4]
 801558a:	e7c7      	b.n	801551c <_free_r+0x28>
 801558c:	b003      	add	sp, #12
 801558e:	bd30      	pop	{r4, r5, pc}
 8015590:	200002e4 	.word	0x200002e4

08015594 <_malloc_r>:
 8015594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015596:	1ccd      	adds	r5, r1, #3
 8015598:	f025 0503 	bic.w	r5, r5, #3
 801559c:	3508      	adds	r5, #8
 801559e:	2d0c      	cmp	r5, #12
 80155a0:	bf38      	it	cc
 80155a2:	250c      	movcc	r5, #12
 80155a4:	2d00      	cmp	r5, #0
 80155a6:	4606      	mov	r6, r0
 80155a8:	db01      	blt.n	80155ae <_malloc_r+0x1a>
 80155aa:	42a9      	cmp	r1, r5
 80155ac:	d903      	bls.n	80155b6 <_malloc_r+0x22>
 80155ae:	230c      	movs	r3, #12
 80155b0:	6033      	str	r3, [r6, #0]
 80155b2:	2000      	movs	r0, #0
 80155b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80155b6:	f000 fbe7 	bl	8015d88 <__malloc_lock>
 80155ba:	4921      	ldr	r1, [pc, #132]	; (8015640 <_malloc_r+0xac>)
 80155bc:	680a      	ldr	r2, [r1, #0]
 80155be:	4614      	mov	r4, r2
 80155c0:	b99c      	cbnz	r4, 80155ea <_malloc_r+0x56>
 80155c2:	4f20      	ldr	r7, [pc, #128]	; (8015644 <_malloc_r+0xb0>)
 80155c4:	683b      	ldr	r3, [r7, #0]
 80155c6:	b923      	cbnz	r3, 80155d2 <_malloc_r+0x3e>
 80155c8:	4621      	mov	r1, r4
 80155ca:	4630      	mov	r0, r6
 80155cc:	f000 fb2a 	bl	8015c24 <_sbrk_r>
 80155d0:	6038      	str	r0, [r7, #0]
 80155d2:	4629      	mov	r1, r5
 80155d4:	4630      	mov	r0, r6
 80155d6:	f000 fb25 	bl	8015c24 <_sbrk_r>
 80155da:	1c43      	adds	r3, r0, #1
 80155dc:	d123      	bne.n	8015626 <_malloc_r+0x92>
 80155de:	230c      	movs	r3, #12
 80155e0:	6033      	str	r3, [r6, #0]
 80155e2:	4630      	mov	r0, r6
 80155e4:	f000 fbd6 	bl	8015d94 <__malloc_unlock>
 80155e8:	e7e3      	b.n	80155b2 <_malloc_r+0x1e>
 80155ea:	6823      	ldr	r3, [r4, #0]
 80155ec:	1b5b      	subs	r3, r3, r5
 80155ee:	d417      	bmi.n	8015620 <_malloc_r+0x8c>
 80155f0:	2b0b      	cmp	r3, #11
 80155f2:	d903      	bls.n	80155fc <_malloc_r+0x68>
 80155f4:	6023      	str	r3, [r4, #0]
 80155f6:	441c      	add	r4, r3
 80155f8:	6025      	str	r5, [r4, #0]
 80155fa:	e004      	b.n	8015606 <_malloc_r+0x72>
 80155fc:	6863      	ldr	r3, [r4, #4]
 80155fe:	42a2      	cmp	r2, r4
 8015600:	bf0c      	ite	eq
 8015602:	600b      	streq	r3, [r1, #0]
 8015604:	6053      	strne	r3, [r2, #4]
 8015606:	4630      	mov	r0, r6
 8015608:	f000 fbc4 	bl	8015d94 <__malloc_unlock>
 801560c:	f104 000b 	add.w	r0, r4, #11
 8015610:	1d23      	adds	r3, r4, #4
 8015612:	f020 0007 	bic.w	r0, r0, #7
 8015616:	1ac2      	subs	r2, r0, r3
 8015618:	d0cc      	beq.n	80155b4 <_malloc_r+0x20>
 801561a:	1a1b      	subs	r3, r3, r0
 801561c:	50a3      	str	r3, [r4, r2]
 801561e:	e7c9      	b.n	80155b4 <_malloc_r+0x20>
 8015620:	4622      	mov	r2, r4
 8015622:	6864      	ldr	r4, [r4, #4]
 8015624:	e7cc      	b.n	80155c0 <_malloc_r+0x2c>
 8015626:	1cc4      	adds	r4, r0, #3
 8015628:	f024 0403 	bic.w	r4, r4, #3
 801562c:	42a0      	cmp	r0, r4
 801562e:	d0e3      	beq.n	80155f8 <_malloc_r+0x64>
 8015630:	1a21      	subs	r1, r4, r0
 8015632:	4630      	mov	r0, r6
 8015634:	f000 faf6 	bl	8015c24 <_sbrk_r>
 8015638:	3001      	adds	r0, #1
 801563a:	d1dd      	bne.n	80155f8 <_malloc_r+0x64>
 801563c:	e7cf      	b.n	80155de <_malloc_r+0x4a>
 801563e:	bf00      	nop
 8015640:	200002e4 	.word	0x200002e4
 8015644:	200002e8 	.word	0x200002e8

08015648 <__sfputc_r>:
 8015648:	6893      	ldr	r3, [r2, #8]
 801564a:	3b01      	subs	r3, #1
 801564c:	2b00      	cmp	r3, #0
 801564e:	b410      	push	{r4}
 8015650:	6093      	str	r3, [r2, #8]
 8015652:	da08      	bge.n	8015666 <__sfputc_r+0x1e>
 8015654:	6994      	ldr	r4, [r2, #24]
 8015656:	42a3      	cmp	r3, r4
 8015658:	db01      	blt.n	801565e <__sfputc_r+0x16>
 801565a:	290a      	cmp	r1, #10
 801565c:	d103      	bne.n	8015666 <__sfputc_r+0x1e>
 801565e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015662:	f7ff bc31 	b.w	8014ec8 <__swbuf_r>
 8015666:	6813      	ldr	r3, [r2, #0]
 8015668:	1c58      	adds	r0, r3, #1
 801566a:	6010      	str	r0, [r2, #0]
 801566c:	7019      	strb	r1, [r3, #0]
 801566e:	4608      	mov	r0, r1
 8015670:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015674:	4770      	bx	lr

08015676 <__sfputs_r>:
 8015676:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015678:	4606      	mov	r6, r0
 801567a:	460f      	mov	r7, r1
 801567c:	4614      	mov	r4, r2
 801567e:	18d5      	adds	r5, r2, r3
 8015680:	42ac      	cmp	r4, r5
 8015682:	d101      	bne.n	8015688 <__sfputs_r+0x12>
 8015684:	2000      	movs	r0, #0
 8015686:	e007      	b.n	8015698 <__sfputs_r+0x22>
 8015688:	f814 1b01 	ldrb.w	r1, [r4], #1
 801568c:	463a      	mov	r2, r7
 801568e:	4630      	mov	r0, r6
 8015690:	f7ff ffda 	bl	8015648 <__sfputc_r>
 8015694:	1c43      	adds	r3, r0, #1
 8015696:	d1f3      	bne.n	8015680 <__sfputs_r+0xa>
 8015698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801569c <_vfiprintf_r>:
 801569c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156a0:	460d      	mov	r5, r1
 80156a2:	b09d      	sub	sp, #116	; 0x74
 80156a4:	4614      	mov	r4, r2
 80156a6:	4698      	mov	r8, r3
 80156a8:	4606      	mov	r6, r0
 80156aa:	b118      	cbz	r0, 80156b4 <_vfiprintf_r+0x18>
 80156ac:	6983      	ldr	r3, [r0, #24]
 80156ae:	b90b      	cbnz	r3, 80156b4 <_vfiprintf_r+0x18>
 80156b0:	f7ff fe02 	bl	80152b8 <__sinit>
 80156b4:	4b89      	ldr	r3, [pc, #548]	; (80158dc <_vfiprintf_r+0x240>)
 80156b6:	429d      	cmp	r5, r3
 80156b8:	d11b      	bne.n	80156f2 <_vfiprintf_r+0x56>
 80156ba:	6875      	ldr	r5, [r6, #4]
 80156bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80156be:	07d9      	lsls	r1, r3, #31
 80156c0:	d405      	bmi.n	80156ce <_vfiprintf_r+0x32>
 80156c2:	89ab      	ldrh	r3, [r5, #12]
 80156c4:	059a      	lsls	r2, r3, #22
 80156c6:	d402      	bmi.n	80156ce <_vfiprintf_r+0x32>
 80156c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80156ca:	f7ff fea5 	bl	8015418 <__retarget_lock_acquire_recursive>
 80156ce:	89ab      	ldrh	r3, [r5, #12]
 80156d0:	071b      	lsls	r3, r3, #28
 80156d2:	d501      	bpl.n	80156d8 <_vfiprintf_r+0x3c>
 80156d4:	692b      	ldr	r3, [r5, #16]
 80156d6:	b9eb      	cbnz	r3, 8015714 <_vfiprintf_r+0x78>
 80156d8:	4629      	mov	r1, r5
 80156da:	4630      	mov	r0, r6
 80156dc:	f7ff fc46 	bl	8014f6c <__swsetup_r>
 80156e0:	b1c0      	cbz	r0, 8015714 <_vfiprintf_r+0x78>
 80156e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80156e4:	07dc      	lsls	r4, r3, #31
 80156e6:	d50e      	bpl.n	8015706 <_vfiprintf_r+0x6a>
 80156e8:	f04f 30ff 	mov.w	r0, #4294967295
 80156ec:	b01d      	add	sp, #116	; 0x74
 80156ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156f2:	4b7b      	ldr	r3, [pc, #492]	; (80158e0 <_vfiprintf_r+0x244>)
 80156f4:	429d      	cmp	r5, r3
 80156f6:	d101      	bne.n	80156fc <_vfiprintf_r+0x60>
 80156f8:	68b5      	ldr	r5, [r6, #8]
 80156fa:	e7df      	b.n	80156bc <_vfiprintf_r+0x20>
 80156fc:	4b79      	ldr	r3, [pc, #484]	; (80158e4 <_vfiprintf_r+0x248>)
 80156fe:	429d      	cmp	r5, r3
 8015700:	bf08      	it	eq
 8015702:	68f5      	ldreq	r5, [r6, #12]
 8015704:	e7da      	b.n	80156bc <_vfiprintf_r+0x20>
 8015706:	89ab      	ldrh	r3, [r5, #12]
 8015708:	0598      	lsls	r0, r3, #22
 801570a:	d4ed      	bmi.n	80156e8 <_vfiprintf_r+0x4c>
 801570c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801570e:	f7ff fe84 	bl	801541a <__retarget_lock_release_recursive>
 8015712:	e7e9      	b.n	80156e8 <_vfiprintf_r+0x4c>
 8015714:	2300      	movs	r3, #0
 8015716:	9309      	str	r3, [sp, #36]	; 0x24
 8015718:	2320      	movs	r3, #32
 801571a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801571e:	f8cd 800c 	str.w	r8, [sp, #12]
 8015722:	2330      	movs	r3, #48	; 0x30
 8015724:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80158e8 <_vfiprintf_r+0x24c>
 8015728:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801572c:	f04f 0901 	mov.w	r9, #1
 8015730:	4623      	mov	r3, r4
 8015732:	469a      	mov	sl, r3
 8015734:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015738:	b10a      	cbz	r2, 801573e <_vfiprintf_r+0xa2>
 801573a:	2a25      	cmp	r2, #37	; 0x25
 801573c:	d1f9      	bne.n	8015732 <_vfiprintf_r+0x96>
 801573e:	ebba 0b04 	subs.w	fp, sl, r4
 8015742:	d00b      	beq.n	801575c <_vfiprintf_r+0xc0>
 8015744:	465b      	mov	r3, fp
 8015746:	4622      	mov	r2, r4
 8015748:	4629      	mov	r1, r5
 801574a:	4630      	mov	r0, r6
 801574c:	f7ff ff93 	bl	8015676 <__sfputs_r>
 8015750:	3001      	adds	r0, #1
 8015752:	f000 80aa 	beq.w	80158aa <_vfiprintf_r+0x20e>
 8015756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015758:	445a      	add	r2, fp
 801575a:	9209      	str	r2, [sp, #36]	; 0x24
 801575c:	f89a 3000 	ldrb.w	r3, [sl]
 8015760:	2b00      	cmp	r3, #0
 8015762:	f000 80a2 	beq.w	80158aa <_vfiprintf_r+0x20e>
 8015766:	2300      	movs	r3, #0
 8015768:	f04f 32ff 	mov.w	r2, #4294967295
 801576c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015770:	f10a 0a01 	add.w	sl, sl, #1
 8015774:	9304      	str	r3, [sp, #16]
 8015776:	9307      	str	r3, [sp, #28]
 8015778:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801577c:	931a      	str	r3, [sp, #104]	; 0x68
 801577e:	4654      	mov	r4, sl
 8015780:	2205      	movs	r2, #5
 8015782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015786:	4858      	ldr	r0, [pc, #352]	; (80158e8 <_vfiprintf_r+0x24c>)
 8015788:	f7ea fd22 	bl	80001d0 <memchr>
 801578c:	9a04      	ldr	r2, [sp, #16]
 801578e:	b9d8      	cbnz	r0, 80157c8 <_vfiprintf_r+0x12c>
 8015790:	06d1      	lsls	r1, r2, #27
 8015792:	bf44      	itt	mi
 8015794:	2320      	movmi	r3, #32
 8015796:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801579a:	0713      	lsls	r3, r2, #28
 801579c:	bf44      	itt	mi
 801579e:	232b      	movmi	r3, #43	; 0x2b
 80157a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80157a4:	f89a 3000 	ldrb.w	r3, [sl]
 80157a8:	2b2a      	cmp	r3, #42	; 0x2a
 80157aa:	d015      	beq.n	80157d8 <_vfiprintf_r+0x13c>
 80157ac:	9a07      	ldr	r2, [sp, #28]
 80157ae:	4654      	mov	r4, sl
 80157b0:	2000      	movs	r0, #0
 80157b2:	f04f 0c0a 	mov.w	ip, #10
 80157b6:	4621      	mov	r1, r4
 80157b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80157bc:	3b30      	subs	r3, #48	; 0x30
 80157be:	2b09      	cmp	r3, #9
 80157c0:	d94e      	bls.n	8015860 <_vfiprintf_r+0x1c4>
 80157c2:	b1b0      	cbz	r0, 80157f2 <_vfiprintf_r+0x156>
 80157c4:	9207      	str	r2, [sp, #28]
 80157c6:	e014      	b.n	80157f2 <_vfiprintf_r+0x156>
 80157c8:	eba0 0308 	sub.w	r3, r0, r8
 80157cc:	fa09 f303 	lsl.w	r3, r9, r3
 80157d0:	4313      	orrs	r3, r2
 80157d2:	9304      	str	r3, [sp, #16]
 80157d4:	46a2      	mov	sl, r4
 80157d6:	e7d2      	b.n	801577e <_vfiprintf_r+0xe2>
 80157d8:	9b03      	ldr	r3, [sp, #12]
 80157da:	1d19      	adds	r1, r3, #4
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	9103      	str	r1, [sp, #12]
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	bfbb      	ittet	lt
 80157e4:	425b      	neglt	r3, r3
 80157e6:	f042 0202 	orrlt.w	r2, r2, #2
 80157ea:	9307      	strge	r3, [sp, #28]
 80157ec:	9307      	strlt	r3, [sp, #28]
 80157ee:	bfb8      	it	lt
 80157f0:	9204      	strlt	r2, [sp, #16]
 80157f2:	7823      	ldrb	r3, [r4, #0]
 80157f4:	2b2e      	cmp	r3, #46	; 0x2e
 80157f6:	d10c      	bne.n	8015812 <_vfiprintf_r+0x176>
 80157f8:	7863      	ldrb	r3, [r4, #1]
 80157fa:	2b2a      	cmp	r3, #42	; 0x2a
 80157fc:	d135      	bne.n	801586a <_vfiprintf_r+0x1ce>
 80157fe:	9b03      	ldr	r3, [sp, #12]
 8015800:	1d1a      	adds	r2, r3, #4
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	9203      	str	r2, [sp, #12]
 8015806:	2b00      	cmp	r3, #0
 8015808:	bfb8      	it	lt
 801580a:	f04f 33ff 	movlt.w	r3, #4294967295
 801580e:	3402      	adds	r4, #2
 8015810:	9305      	str	r3, [sp, #20]
 8015812:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80158f8 <_vfiprintf_r+0x25c>
 8015816:	7821      	ldrb	r1, [r4, #0]
 8015818:	2203      	movs	r2, #3
 801581a:	4650      	mov	r0, sl
 801581c:	f7ea fcd8 	bl	80001d0 <memchr>
 8015820:	b140      	cbz	r0, 8015834 <_vfiprintf_r+0x198>
 8015822:	2340      	movs	r3, #64	; 0x40
 8015824:	eba0 000a 	sub.w	r0, r0, sl
 8015828:	fa03 f000 	lsl.w	r0, r3, r0
 801582c:	9b04      	ldr	r3, [sp, #16]
 801582e:	4303      	orrs	r3, r0
 8015830:	3401      	adds	r4, #1
 8015832:	9304      	str	r3, [sp, #16]
 8015834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015838:	482c      	ldr	r0, [pc, #176]	; (80158ec <_vfiprintf_r+0x250>)
 801583a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801583e:	2206      	movs	r2, #6
 8015840:	f7ea fcc6 	bl	80001d0 <memchr>
 8015844:	2800      	cmp	r0, #0
 8015846:	d03f      	beq.n	80158c8 <_vfiprintf_r+0x22c>
 8015848:	4b29      	ldr	r3, [pc, #164]	; (80158f0 <_vfiprintf_r+0x254>)
 801584a:	bb1b      	cbnz	r3, 8015894 <_vfiprintf_r+0x1f8>
 801584c:	9b03      	ldr	r3, [sp, #12]
 801584e:	3307      	adds	r3, #7
 8015850:	f023 0307 	bic.w	r3, r3, #7
 8015854:	3308      	adds	r3, #8
 8015856:	9303      	str	r3, [sp, #12]
 8015858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801585a:	443b      	add	r3, r7
 801585c:	9309      	str	r3, [sp, #36]	; 0x24
 801585e:	e767      	b.n	8015730 <_vfiprintf_r+0x94>
 8015860:	fb0c 3202 	mla	r2, ip, r2, r3
 8015864:	460c      	mov	r4, r1
 8015866:	2001      	movs	r0, #1
 8015868:	e7a5      	b.n	80157b6 <_vfiprintf_r+0x11a>
 801586a:	2300      	movs	r3, #0
 801586c:	3401      	adds	r4, #1
 801586e:	9305      	str	r3, [sp, #20]
 8015870:	4619      	mov	r1, r3
 8015872:	f04f 0c0a 	mov.w	ip, #10
 8015876:	4620      	mov	r0, r4
 8015878:	f810 2b01 	ldrb.w	r2, [r0], #1
 801587c:	3a30      	subs	r2, #48	; 0x30
 801587e:	2a09      	cmp	r2, #9
 8015880:	d903      	bls.n	801588a <_vfiprintf_r+0x1ee>
 8015882:	2b00      	cmp	r3, #0
 8015884:	d0c5      	beq.n	8015812 <_vfiprintf_r+0x176>
 8015886:	9105      	str	r1, [sp, #20]
 8015888:	e7c3      	b.n	8015812 <_vfiprintf_r+0x176>
 801588a:	fb0c 2101 	mla	r1, ip, r1, r2
 801588e:	4604      	mov	r4, r0
 8015890:	2301      	movs	r3, #1
 8015892:	e7f0      	b.n	8015876 <_vfiprintf_r+0x1da>
 8015894:	ab03      	add	r3, sp, #12
 8015896:	9300      	str	r3, [sp, #0]
 8015898:	462a      	mov	r2, r5
 801589a:	4b16      	ldr	r3, [pc, #88]	; (80158f4 <_vfiprintf_r+0x258>)
 801589c:	a904      	add	r1, sp, #16
 801589e:	4630      	mov	r0, r6
 80158a0:	f3af 8000 	nop.w
 80158a4:	4607      	mov	r7, r0
 80158a6:	1c78      	adds	r0, r7, #1
 80158a8:	d1d6      	bne.n	8015858 <_vfiprintf_r+0x1bc>
 80158aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80158ac:	07d9      	lsls	r1, r3, #31
 80158ae:	d405      	bmi.n	80158bc <_vfiprintf_r+0x220>
 80158b0:	89ab      	ldrh	r3, [r5, #12]
 80158b2:	059a      	lsls	r2, r3, #22
 80158b4:	d402      	bmi.n	80158bc <_vfiprintf_r+0x220>
 80158b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80158b8:	f7ff fdaf 	bl	801541a <__retarget_lock_release_recursive>
 80158bc:	89ab      	ldrh	r3, [r5, #12]
 80158be:	065b      	lsls	r3, r3, #25
 80158c0:	f53f af12 	bmi.w	80156e8 <_vfiprintf_r+0x4c>
 80158c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80158c6:	e711      	b.n	80156ec <_vfiprintf_r+0x50>
 80158c8:	ab03      	add	r3, sp, #12
 80158ca:	9300      	str	r3, [sp, #0]
 80158cc:	462a      	mov	r2, r5
 80158ce:	4b09      	ldr	r3, [pc, #36]	; (80158f4 <_vfiprintf_r+0x258>)
 80158d0:	a904      	add	r1, sp, #16
 80158d2:	4630      	mov	r0, r6
 80158d4:	f000 f880 	bl	80159d8 <_printf_i>
 80158d8:	e7e4      	b.n	80158a4 <_vfiprintf_r+0x208>
 80158da:	bf00      	nop
 80158dc:	08018ba4 	.word	0x08018ba4
 80158e0:	08018bc4 	.word	0x08018bc4
 80158e4:	08018b84 	.word	0x08018b84
 80158e8:	08018be4 	.word	0x08018be4
 80158ec:	08018bee 	.word	0x08018bee
 80158f0:	00000000 	.word	0x00000000
 80158f4:	08015677 	.word	0x08015677
 80158f8:	08018bea 	.word	0x08018bea

080158fc <_printf_common>:
 80158fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015900:	4616      	mov	r6, r2
 8015902:	4699      	mov	r9, r3
 8015904:	688a      	ldr	r2, [r1, #8]
 8015906:	690b      	ldr	r3, [r1, #16]
 8015908:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801590c:	4293      	cmp	r3, r2
 801590e:	bfb8      	it	lt
 8015910:	4613      	movlt	r3, r2
 8015912:	6033      	str	r3, [r6, #0]
 8015914:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015918:	4607      	mov	r7, r0
 801591a:	460c      	mov	r4, r1
 801591c:	b10a      	cbz	r2, 8015922 <_printf_common+0x26>
 801591e:	3301      	adds	r3, #1
 8015920:	6033      	str	r3, [r6, #0]
 8015922:	6823      	ldr	r3, [r4, #0]
 8015924:	0699      	lsls	r1, r3, #26
 8015926:	bf42      	ittt	mi
 8015928:	6833      	ldrmi	r3, [r6, #0]
 801592a:	3302      	addmi	r3, #2
 801592c:	6033      	strmi	r3, [r6, #0]
 801592e:	6825      	ldr	r5, [r4, #0]
 8015930:	f015 0506 	ands.w	r5, r5, #6
 8015934:	d106      	bne.n	8015944 <_printf_common+0x48>
 8015936:	f104 0a19 	add.w	sl, r4, #25
 801593a:	68e3      	ldr	r3, [r4, #12]
 801593c:	6832      	ldr	r2, [r6, #0]
 801593e:	1a9b      	subs	r3, r3, r2
 8015940:	42ab      	cmp	r3, r5
 8015942:	dc26      	bgt.n	8015992 <_printf_common+0x96>
 8015944:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8015948:	1e13      	subs	r3, r2, #0
 801594a:	6822      	ldr	r2, [r4, #0]
 801594c:	bf18      	it	ne
 801594e:	2301      	movne	r3, #1
 8015950:	0692      	lsls	r2, r2, #26
 8015952:	d42b      	bmi.n	80159ac <_printf_common+0xb0>
 8015954:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015958:	4649      	mov	r1, r9
 801595a:	4638      	mov	r0, r7
 801595c:	47c0      	blx	r8
 801595e:	3001      	adds	r0, #1
 8015960:	d01e      	beq.n	80159a0 <_printf_common+0xa4>
 8015962:	6823      	ldr	r3, [r4, #0]
 8015964:	68e5      	ldr	r5, [r4, #12]
 8015966:	6832      	ldr	r2, [r6, #0]
 8015968:	f003 0306 	and.w	r3, r3, #6
 801596c:	2b04      	cmp	r3, #4
 801596e:	bf08      	it	eq
 8015970:	1aad      	subeq	r5, r5, r2
 8015972:	68a3      	ldr	r3, [r4, #8]
 8015974:	6922      	ldr	r2, [r4, #16]
 8015976:	bf0c      	ite	eq
 8015978:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801597c:	2500      	movne	r5, #0
 801597e:	4293      	cmp	r3, r2
 8015980:	bfc4      	itt	gt
 8015982:	1a9b      	subgt	r3, r3, r2
 8015984:	18ed      	addgt	r5, r5, r3
 8015986:	2600      	movs	r6, #0
 8015988:	341a      	adds	r4, #26
 801598a:	42b5      	cmp	r5, r6
 801598c:	d11a      	bne.n	80159c4 <_printf_common+0xc8>
 801598e:	2000      	movs	r0, #0
 8015990:	e008      	b.n	80159a4 <_printf_common+0xa8>
 8015992:	2301      	movs	r3, #1
 8015994:	4652      	mov	r2, sl
 8015996:	4649      	mov	r1, r9
 8015998:	4638      	mov	r0, r7
 801599a:	47c0      	blx	r8
 801599c:	3001      	adds	r0, #1
 801599e:	d103      	bne.n	80159a8 <_printf_common+0xac>
 80159a0:	f04f 30ff 	mov.w	r0, #4294967295
 80159a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80159a8:	3501      	adds	r5, #1
 80159aa:	e7c6      	b.n	801593a <_printf_common+0x3e>
 80159ac:	18e1      	adds	r1, r4, r3
 80159ae:	1c5a      	adds	r2, r3, #1
 80159b0:	2030      	movs	r0, #48	; 0x30
 80159b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80159b6:	4422      	add	r2, r4
 80159b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80159bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80159c0:	3302      	adds	r3, #2
 80159c2:	e7c7      	b.n	8015954 <_printf_common+0x58>
 80159c4:	2301      	movs	r3, #1
 80159c6:	4622      	mov	r2, r4
 80159c8:	4649      	mov	r1, r9
 80159ca:	4638      	mov	r0, r7
 80159cc:	47c0      	blx	r8
 80159ce:	3001      	adds	r0, #1
 80159d0:	d0e6      	beq.n	80159a0 <_printf_common+0xa4>
 80159d2:	3601      	adds	r6, #1
 80159d4:	e7d9      	b.n	801598a <_printf_common+0x8e>
	...

080159d8 <_printf_i>:
 80159d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80159dc:	460c      	mov	r4, r1
 80159de:	4691      	mov	r9, r2
 80159e0:	7e27      	ldrb	r7, [r4, #24]
 80159e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80159e4:	2f78      	cmp	r7, #120	; 0x78
 80159e6:	4680      	mov	r8, r0
 80159e8:	469a      	mov	sl, r3
 80159ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80159ee:	d807      	bhi.n	8015a00 <_printf_i+0x28>
 80159f0:	2f62      	cmp	r7, #98	; 0x62
 80159f2:	d80a      	bhi.n	8015a0a <_printf_i+0x32>
 80159f4:	2f00      	cmp	r7, #0
 80159f6:	f000 80d8 	beq.w	8015baa <_printf_i+0x1d2>
 80159fa:	2f58      	cmp	r7, #88	; 0x58
 80159fc:	f000 80a3 	beq.w	8015b46 <_printf_i+0x16e>
 8015a00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015a04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8015a08:	e03a      	b.n	8015a80 <_printf_i+0xa8>
 8015a0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8015a0e:	2b15      	cmp	r3, #21
 8015a10:	d8f6      	bhi.n	8015a00 <_printf_i+0x28>
 8015a12:	a001      	add	r0, pc, #4	; (adr r0, 8015a18 <_printf_i+0x40>)
 8015a14:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8015a18:	08015a71 	.word	0x08015a71
 8015a1c:	08015a85 	.word	0x08015a85
 8015a20:	08015a01 	.word	0x08015a01
 8015a24:	08015a01 	.word	0x08015a01
 8015a28:	08015a01 	.word	0x08015a01
 8015a2c:	08015a01 	.word	0x08015a01
 8015a30:	08015a85 	.word	0x08015a85
 8015a34:	08015a01 	.word	0x08015a01
 8015a38:	08015a01 	.word	0x08015a01
 8015a3c:	08015a01 	.word	0x08015a01
 8015a40:	08015a01 	.word	0x08015a01
 8015a44:	08015b91 	.word	0x08015b91
 8015a48:	08015ab5 	.word	0x08015ab5
 8015a4c:	08015b73 	.word	0x08015b73
 8015a50:	08015a01 	.word	0x08015a01
 8015a54:	08015a01 	.word	0x08015a01
 8015a58:	08015bb3 	.word	0x08015bb3
 8015a5c:	08015a01 	.word	0x08015a01
 8015a60:	08015ab5 	.word	0x08015ab5
 8015a64:	08015a01 	.word	0x08015a01
 8015a68:	08015a01 	.word	0x08015a01
 8015a6c:	08015b7b 	.word	0x08015b7b
 8015a70:	680b      	ldr	r3, [r1, #0]
 8015a72:	1d1a      	adds	r2, r3, #4
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	600a      	str	r2, [r1, #0]
 8015a78:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015a7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015a80:	2301      	movs	r3, #1
 8015a82:	e0a3      	b.n	8015bcc <_printf_i+0x1f4>
 8015a84:	6825      	ldr	r5, [r4, #0]
 8015a86:	6808      	ldr	r0, [r1, #0]
 8015a88:	062e      	lsls	r6, r5, #24
 8015a8a:	f100 0304 	add.w	r3, r0, #4
 8015a8e:	d50a      	bpl.n	8015aa6 <_printf_i+0xce>
 8015a90:	6805      	ldr	r5, [r0, #0]
 8015a92:	600b      	str	r3, [r1, #0]
 8015a94:	2d00      	cmp	r5, #0
 8015a96:	da03      	bge.n	8015aa0 <_printf_i+0xc8>
 8015a98:	232d      	movs	r3, #45	; 0x2d
 8015a9a:	426d      	negs	r5, r5
 8015a9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015aa0:	485e      	ldr	r0, [pc, #376]	; (8015c1c <_printf_i+0x244>)
 8015aa2:	230a      	movs	r3, #10
 8015aa4:	e019      	b.n	8015ada <_printf_i+0x102>
 8015aa6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8015aaa:	6805      	ldr	r5, [r0, #0]
 8015aac:	600b      	str	r3, [r1, #0]
 8015aae:	bf18      	it	ne
 8015ab0:	b22d      	sxthne	r5, r5
 8015ab2:	e7ef      	b.n	8015a94 <_printf_i+0xbc>
 8015ab4:	680b      	ldr	r3, [r1, #0]
 8015ab6:	6825      	ldr	r5, [r4, #0]
 8015ab8:	1d18      	adds	r0, r3, #4
 8015aba:	6008      	str	r0, [r1, #0]
 8015abc:	0628      	lsls	r0, r5, #24
 8015abe:	d501      	bpl.n	8015ac4 <_printf_i+0xec>
 8015ac0:	681d      	ldr	r5, [r3, #0]
 8015ac2:	e002      	b.n	8015aca <_printf_i+0xf2>
 8015ac4:	0669      	lsls	r1, r5, #25
 8015ac6:	d5fb      	bpl.n	8015ac0 <_printf_i+0xe8>
 8015ac8:	881d      	ldrh	r5, [r3, #0]
 8015aca:	4854      	ldr	r0, [pc, #336]	; (8015c1c <_printf_i+0x244>)
 8015acc:	2f6f      	cmp	r7, #111	; 0x6f
 8015ace:	bf0c      	ite	eq
 8015ad0:	2308      	moveq	r3, #8
 8015ad2:	230a      	movne	r3, #10
 8015ad4:	2100      	movs	r1, #0
 8015ad6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015ada:	6866      	ldr	r6, [r4, #4]
 8015adc:	60a6      	str	r6, [r4, #8]
 8015ade:	2e00      	cmp	r6, #0
 8015ae0:	bfa2      	ittt	ge
 8015ae2:	6821      	ldrge	r1, [r4, #0]
 8015ae4:	f021 0104 	bicge.w	r1, r1, #4
 8015ae8:	6021      	strge	r1, [r4, #0]
 8015aea:	b90d      	cbnz	r5, 8015af0 <_printf_i+0x118>
 8015aec:	2e00      	cmp	r6, #0
 8015aee:	d04d      	beq.n	8015b8c <_printf_i+0x1b4>
 8015af0:	4616      	mov	r6, r2
 8015af2:	fbb5 f1f3 	udiv	r1, r5, r3
 8015af6:	fb03 5711 	mls	r7, r3, r1, r5
 8015afa:	5dc7      	ldrb	r7, [r0, r7]
 8015afc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015b00:	462f      	mov	r7, r5
 8015b02:	42bb      	cmp	r3, r7
 8015b04:	460d      	mov	r5, r1
 8015b06:	d9f4      	bls.n	8015af2 <_printf_i+0x11a>
 8015b08:	2b08      	cmp	r3, #8
 8015b0a:	d10b      	bne.n	8015b24 <_printf_i+0x14c>
 8015b0c:	6823      	ldr	r3, [r4, #0]
 8015b0e:	07df      	lsls	r7, r3, #31
 8015b10:	d508      	bpl.n	8015b24 <_printf_i+0x14c>
 8015b12:	6923      	ldr	r3, [r4, #16]
 8015b14:	6861      	ldr	r1, [r4, #4]
 8015b16:	4299      	cmp	r1, r3
 8015b18:	bfde      	ittt	le
 8015b1a:	2330      	movle	r3, #48	; 0x30
 8015b1c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015b20:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015b24:	1b92      	subs	r2, r2, r6
 8015b26:	6122      	str	r2, [r4, #16]
 8015b28:	f8cd a000 	str.w	sl, [sp]
 8015b2c:	464b      	mov	r3, r9
 8015b2e:	aa03      	add	r2, sp, #12
 8015b30:	4621      	mov	r1, r4
 8015b32:	4640      	mov	r0, r8
 8015b34:	f7ff fee2 	bl	80158fc <_printf_common>
 8015b38:	3001      	adds	r0, #1
 8015b3a:	d14c      	bne.n	8015bd6 <_printf_i+0x1fe>
 8015b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8015b40:	b004      	add	sp, #16
 8015b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b46:	4835      	ldr	r0, [pc, #212]	; (8015c1c <_printf_i+0x244>)
 8015b48:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8015b4c:	6823      	ldr	r3, [r4, #0]
 8015b4e:	680e      	ldr	r6, [r1, #0]
 8015b50:	061f      	lsls	r7, r3, #24
 8015b52:	f856 5b04 	ldr.w	r5, [r6], #4
 8015b56:	600e      	str	r6, [r1, #0]
 8015b58:	d514      	bpl.n	8015b84 <_printf_i+0x1ac>
 8015b5a:	07d9      	lsls	r1, r3, #31
 8015b5c:	bf44      	itt	mi
 8015b5e:	f043 0320 	orrmi.w	r3, r3, #32
 8015b62:	6023      	strmi	r3, [r4, #0]
 8015b64:	b91d      	cbnz	r5, 8015b6e <_printf_i+0x196>
 8015b66:	6823      	ldr	r3, [r4, #0]
 8015b68:	f023 0320 	bic.w	r3, r3, #32
 8015b6c:	6023      	str	r3, [r4, #0]
 8015b6e:	2310      	movs	r3, #16
 8015b70:	e7b0      	b.n	8015ad4 <_printf_i+0xfc>
 8015b72:	6823      	ldr	r3, [r4, #0]
 8015b74:	f043 0320 	orr.w	r3, r3, #32
 8015b78:	6023      	str	r3, [r4, #0]
 8015b7a:	2378      	movs	r3, #120	; 0x78
 8015b7c:	4828      	ldr	r0, [pc, #160]	; (8015c20 <_printf_i+0x248>)
 8015b7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015b82:	e7e3      	b.n	8015b4c <_printf_i+0x174>
 8015b84:	065e      	lsls	r6, r3, #25
 8015b86:	bf48      	it	mi
 8015b88:	b2ad      	uxthmi	r5, r5
 8015b8a:	e7e6      	b.n	8015b5a <_printf_i+0x182>
 8015b8c:	4616      	mov	r6, r2
 8015b8e:	e7bb      	b.n	8015b08 <_printf_i+0x130>
 8015b90:	680b      	ldr	r3, [r1, #0]
 8015b92:	6826      	ldr	r6, [r4, #0]
 8015b94:	6960      	ldr	r0, [r4, #20]
 8015b96:	1d1d      	adds	r5, r3, #4
 8015b98:	600d      	str	r5, [r1, #0]
 8015b9a:	0635      	lsls	r5, r6, #24
 8015b9c:	681b      	ldr	r3, [r3, #0]
 8015b9e:	d501      	bpl.n	8015ba4 <_printf_i+0x1cc>
 8015ba0:	6018      	str	r0, [r3, #0]
 8015ba2:	e002      	b.n	8015baa <_printf_i+0x1d2>
 8015ba4:	0671      	lsls	r1, r6, #25
 8015ba6:	d5fb      	bpl.n	8015ba0 <_printf_i+0x1c8>
 8015ba8:	8018      	strh	r0, [r3, #0]
 8015baa:	2300      	movs	r3, #0
 8015bac:	6123      	str	r3, [r4, #16]
 8015bae:	4616      	mov	r6, r2
 8015bb0:	e7ba      	b.n	8015b28 <_printf_i+0x150>
 8015bb2:	680b      	ldr	r3, [r1, #0]
 8015bb4:	1d1a      	adds	r2, r3, #4
 8015bb6:	600a      	str	r2, [r1, #0]
 8015bb8:	681e      	ldr	r6, [r3, #0]
 8015bba:	6862      	ldr	r2, [r4, #4]
 8015bbc:	2100      	movs	r1, #0
 8015bbe:	4630      	mov	r0, r6
 8015bc0:	f7ea fb06 	bl	80001d0 <memchr>
 8015bc4:	b108      	cbz	r0, 8015bca <_printf_i+0x1f2>
 8015bc6:	1b80      	subs	r0, r0, r6
 8015bc8:	6060      	str	r0, [r4, #4]
 8015bca:	6863      	ldr	r3, [r4, #4]
 8015bcc:	6123      	str	r3, [r4, #16]
 8015bce:	2300      	movs	r3, #0
 8015bd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015bd4:	e7a8      	b.n	8015b28 <_printf_i+0x150>
 8015bd6:	6923      	ldr	r3, [r4, #16]
 8015bd8:	4632      	mov	r2, r6
 8015bda:	4649      	mov	r1, r9
 8015bdc:	4640      	mov	r0, r8
 8015bde:	47d0      	blx	sl
 8015be0:	3001      	adds	r0, #1
 8015be2:	d0ab      	beq.n	8015b3c <_printf_i+0x164>
 8015be4:	6823      	ldr	r3, [r4, #0]
 8015be6:	079b      	lsls	r3, r3, #30
 8015be8:	d413      	bmi.n	8015c12 <_printf_i+0x23a>
 8015bea:	68e0      	ldr	r0, [r4, #12]
 8015bec:	9b03      	ldr	r3, [sp, #12]
 8015bee:	4298      	cmp	r0, r3
 8015bf0:	bfb8      	it	lt
 8015bf2:	4618      	movlt	r0, r3
 8015bf4:	e7a4      	b.n	8015b40 <_printf_i+0x168>
 8015bf6:	2301      	movs	r3, #1
 8015bf8:	4632      	mov	r2, r6
 8015bfa:	4649      	mov	r1, r9
 8015bfc:	4640      	mov	r0, r8
 8015bfe:	47d0      	blx	sl
 8015c00:	3001      	adds	r0, #1
 8015c02:	d09b      	beq.n	8015b3c <_printf_i+0x164>
 8015c04:	3501      	adds	r5, #1
 8015c06:	68e3      	ldr	r3, [r4, #12]
 8015c08:	9903      	ldr	r1, [sp, #12]
 8015c0a:	1a5b      	subs	r3, r3, r1
 8015c0c:	42ab      	cmp	r3, r5
 8015c0e:	dcf2      	bgt.n	8015bf6 <_printf_i+0x21e>
 8015c10:	e7eb      	b.n	8015bea <_printf_i+0x212>
 8015c12:	2500      	movs	r5, #0
 8015c14:	f104 0619 	add.w	r6, r4, #25
 8015c18:	e7f5      	b.n	8015c06 <_printf_i+0x22e>
 8015c1a:	bf00      	nop
 8015c1c:	08018bf5 	.word	0x08018bf5
 8015c20:	08018c06 	.word	0x08018c06

08015c24 <_sbrk_r>:
 8015c24:	b538      	push	{r3, r4, r5, lr}
 8015c26:	4d06      	ldr	r5, [pc, #24]	; (8015c40 <_sbrk_r+0x1c>)
 8015c28:	2300      	movs	r3, #0
 8015c2a:	4604      	mov	r4, r0
 8015c2c:	4608      	mov	r0, r1
 8015c2e:	602b      	str	r3, [r5, #0]
 8015c30:	f7ec f8a8 	bl	8001d84 <_sbrk>
 8015c34:	1c43      	adds	r3, r0, #1
 8015c36:	d102      	bne.n	8015c3e <_sbrk_r+0x1a>
 8015c38:	682b      	ldr	r3, [r5, #0]
 8015c3a:	b103      	cbz	r3, 8015c3e <_sbrk_r+0x1a>
 8015c3c:	6023      	str	r3, [r4, #0]
 8015c3e:	bd38      	pop	{r3, r4, r5, pc}
 8015c40:	20019c90 	.word	0x20019c90

08015c44 <__sread>:
 8015c44:	b510      	push	{r4, lr}
 8015c46:	460c      	mov	r4, r1
 8015c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c4c:	f000 f8a8 	bl	8015da0 <_read_r>
 8015c50:	2800      	cmp	r0, #0
 8015c52:	bfab      	itete	ge
 8015c54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015c56:	89a3      	ldrhlt	r3, [r4, #12]
 8015c58:	181b      	addge	r3, r3, r0
 8015c5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015c5e:	bfac      	ite	ge
 8015c60:	6563      	strge	r3, [r4, #84]	; 0x54
 8015c62:	81a3      	strhlt	r3, [r4, #12]
 8015c64:	bd10      	pop	{r4, pc}

08015c66 <__swrite>:
 8015c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c6a:	461f      	mov	r7, r3
 8015c6c:	898b      	ldrh	r3, [r1, #12]
 8015c6e:	05db      	lsls	r3, r3, #23
 8015c70:	4605      	mov	r5, r0
 8015c72:	460c      	mov	r4, r1
 8015c74:	4616      	mov	r6, r2
 8015c76:	d505      	bpl.n	8015c84 <__swrite+0x1e>
 8015c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c7c:	2302      	movs	r3, #2
 8015c7e:	2200      	movs	r2, #0
 8015c80:	f000 f870 	bl	8015d64 <_lseek_r>
 8015c84:	89a3      	ldrh	r3, [r4, #12]
 8015c86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015c8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015c8e:	81a3      	strh	r3, [r4, #12]
 8015c90:	4632      	mov	r2, r6
 8015c92:	463b      	mov	r3, r7
 8015c94:	4628      	mov	r0, r5
 8015c96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015c9a:	f000 b817 	b.w	8015ccc <_write_r>

08015c9e <__sseek>:
 8015c9e:	b510      	push	{r4, lr}
 8015ca0:	460c      	mov	r4, r1
 8015ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ca6:	f000 f85d 	bl	8015d64 <_lseek_r>
 8015caa:	1c43      	adds	r3, r0, #1
 8015cac:	89a3      	ldrh	r3, [r4, #12]
 8015cae:	bf15      	itete	ne
 8015cb0:	6560      	strne	r0, [r4, #84]	; 0x54
 8015cb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015cb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015cba:	81a3      	strheq	r3, [r4, #12]
 8015cbc:	bf18      	it	ne
 8015cbe:	81a3      	strhne	r3, [r4, #12]
 8015cc0:	bd10      	pop	{r4, pc}

08015cc2 <__sclose>:
 8015cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015cc6:	f000 b81b 	b.w	8015d00 <_close_r>
	...

08015ccc <_write_r>:
 8015ccc:	b538      	push	{r3, r4, r5, lr}
 8015cce:	4d07      	ldr	r5, [pc, #28]	; (8015cec <_write_r+0x20>)
 8015cd0:	4604      	mov	r4, r0
 8015cd2:	4608      	mov	r0, r1
 8015cd4:	4611      	mov	r1, r2
 8015cd6:	2200      	movs	r2, #0
 8015cd8:	602a      	str	r2, [r5, #0]
 8015cda:	461a      	mov	r2, r3
 8015cdc:	f7ec f801 	bl	8001ce2 <_write>
 8015ce0:	1c43      	adds	r3, r0, #1
 8015ce2:	d102      	bne.n	8015cea <_write_r+0x1e>
 8015ce4:	682b      	ldr	r3, [r5, #0]
 8015ce6:	b103      	cbz	r3, 8015cea <_write_r+0x1e>
 8015ce8:	6023      	str	r3, [r4, #0]
 8015cea:	bd38      	pop	{r3, r4, r5, pc}
 8015cec:	20019c90 	.word	0x20019c90

08015cf0 <abort>:
 8015cf0:	b508      	push	{r3, lr}
 8015cf2:	2006      	movs	r0, #6
 8015cf4:	f000 f88e 	bl	8015e14 <raise>
 8015cf8:	2001      	movs	r0, #1
 8015cfa:	f7eb ffcb 	bl	8001c94 <_exit>
	...

08015d00 <_close_r>:
 8015d00:	b538      	push	{r3, r4, r5, lr}
 8015d02:	4d06      	ldr	r5, [pc, #24]	; (8015d1c <_close_r+0x1c>)
 8015d04:	2300      	movs	r3, #0
 8015d06:	4604      	mov	r4, r0
 8015d08:	4608      	mov	r0, r1
 8015d0a:	602b      	str	r3, [r5, #0]
 8015d0c:	f7ec f805 	bl	8001d1a <_close>
 8015d10:	1c43      	adds	r3, r0, #1
 8015d12:	d102      	bne.n	8015d1a <_close_r+0x1a>
 8015d14:	682b      	ldr	r3, [r5, #0]
 8015d16:	b103      	cbz	r3, 8015d1a <_close_r+0x1a>
 8015d18:	6023      	str	r3, [r4, #0]
 8015d1a:	bd38      	pop	{r3, r4, r5, pc}
 8015d1c:	20019c90 	.word	0x20019c90

08015d20 <_fstat_r>:
 8015d20:	b538      	push	{r3, r4, r5, lr}
 8015d22:	4d07      	ldr	r5, [pc, #28]	; (8015d40 <_fstat_r+0x20>)
 8015d24:	2300      	movs	r3, #0
 8015d26:	4604      	mov	r4, r0
 8015d28:	4608      	mov	r0, r1
 8015d2a:	4611      	mov	r1, r2
 8015d2c:	602b      	str	r3, [r5, #0]
 8015d2e:	f7ec f800 	bl	8001d32 <_fstat>
 8015d32:	1c43      	adds	r3, r0, #1
 8015d34:	d102      	bne.n	8015d3c <_fstat_r+0x1c>
 8015d36:	682b      	ldr	r3, [r5, #0]
 8015d38:	b103      	cbz	r3, 8015d3c <_fstat_r+0x1c>
 8015d3a:	6023      	str	r3, [r4, #0]
 8015d3c:	bd38      	pop	{r3, r4, r5, pc}
 8015d3e:	bf00      	nop
 8015d40:	20019c90 	.word	0x20019c90

08015d44 <_isatty_r>:
 8015d44:	b538      	push	{r3, r4, r5, lr}
 8015d46:	4d06      	ldr	r5, [pc, #24]	; (8015d60 <_isatty_r+0x1c>)
 8015d48:	2300      	movs	r3, #0
 8015d4a:	4604      	mov	r4, r0
 8015d4c:	4608      	mov	r0, r1
 8015d4e:	602b      	str	r3, [r5, #0]
 8015d50:	f7eb ffff 	bl	8001d52 <_isatty>
 8015d54:	1c43      	adds	r3, r0, #1
 8015d56:	d102      	bne.n	8015d5e <_isatty_r+0x1a>
 8015d58:	682b      	ldr	r3, [r5, #0]
 8015d5a:	b103      	cbz	r3, 8015d5e <_isatty_r+0x1a>
 8015d5c:	6023      	str	r3, [r4, #0]
 8015d5e:	bd38      	pop	{r3, r4, r5, pc}
 8015d60:	20019c90 	.word	0x20019c90

08015d64 <_lseek_r>:
 8015d64:	b538      	push	{r3, r4, r5, lr}
 8015d66:	4d07      	ldr	r5, [pc, #28]	; (8015d84 <_lseek_r+0x20>)
 8015d68:	4604      	mov	r4, r0
 8015d6a:	4608      	mov	r0, r1
 8015d6c:	4611      	mov	r1, r2
 8015d6e:	2200      	movs	r2, #0
 8015d70:	602a      	str	r2, [r5, #0]
 8015d72:	461a      	mov	r2, r3
 8015d74:	f7eb fff8 	bl	8001d68 <_lseek>
 8015d78:	1c43      	adds	r3, r0, #1
 8015d7a:	d102      	bne.n	8015d82 <_lseek_r+0x1e>
 8015d7c:	682b      	ldr	r3, [r5, #0]
 8015d7e:	b103      	cbz	r3, 8015d82 <_lseek_r+0x1e>
 8015d80:	6023      	str	r3, [r4, #0]
 8015d82:	bd38      	pop	{r3, r4, r5, pc}
 8015d84:	20019c90 	.word	0x20019c90

08015d88 <__malloc_lock>:
 8015d88:	4801      	ldr	r0, [pc, #4]	; (8015d90 <__malloc_lock+0x8>)
 8015d8a:	f7ff bb45 	b.w	8015418 <__retarget_lock_acquire_recursive>
 8015d8e:	bf00      	nop
 8015d90:	20019c98 	.word	0x20019c98

08015d94 <__malloc_unlock>:
 8015d94:	4801      	ldr	r0, [pc, #4]	; (8015d9c <__malloc_unlock+0x8>)
 8015d96:	f7ff bb40 	b.w	801541a <__retarget_lock_release_recursive>
 8015d9a:	bf00      	nop
 8015d9c:	20019c98 	.word	0x20019c98

08015da0 <_read_r>:
 8015da0:	b538      	push	{r3, r4, r5, lr}
 8015da2:	4d07      	ldr	r5, [pc, #28]	; (8015dc0 <_read_r+0x20>)
 8015da4:	4604      	mov	r4, r0
 8015da6:	4608      	mov	r0, r1
 8015da8:	4611      	mov	r1, r2
 8015daa:	2200      	movs	r2, #0
 8015dac:	602a      	str	r2, [r5, #0]
 8015dae:	461a      	mov	r2, r3
 8015db0:	f7eb ff7a 	bl	8001ca8 <_read>
 8015db4:	1c43      	adds	r3, r0, #1
 8015db6:	d102      	bne.n	8015dbe <_read_r+0x1e>
 8015db8:	682b      	ldr	r3, [r5, #0]
 8015dba:	b103      	cbz	r3, 8015dbe <_read_r+0x1e>
 8015dbc:	6023      	str	r3, [r4, #0]
 8015dbe:	bd38      	pop	{r3, r4, r5, pc}
 8015dc0:	20019c90 	.word	0x20019c90

08015dc4 <_raise_r>:
 8015dc4:	291f      	cmp	r1, #31
 8015dc6:	b538      	push	{r3, r4, r5, lr}
 8015dc8:	4604      	mov	r4, r0
 8015dca:	460d      	mov	r5, r1
 8015dcc:	d904      	bls.n	8015dd8 <_raise_r+0x14>
 8015dce:	2316      	movs	r3, #22
 8015dd0:	6003      	str	r3, [r0, #0]
 8015dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8015dd6:	bd38      	pop	{r3, r4, r5, pc}
 8015dd8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015dda:	b112      	cbz	r2, 8015de2 <_raise_r+0x1e>
 8015ddc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015de0:	b94b      	cbnz	r3, 8015df6 <_raise_r+0x32>
 8015de2:	4620      	mov	r0, r4
 8015de4:	f000 f830 	bl	8015e48 <_getpid_r>
 8015de8:	462a      	mov	r2, r5
 8015dea:	4601      	mov	r1, r0
 8015dec:	4620      	mov	r0, r4
 8015dee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015df2:	f000 b817 	b.w	8015e24 <_kill_r>
 8015df6:	2b01      	cmp	r3, #1
 8015df8:	d00a      	beq.n	8015e10 <_raise_r+0x4c>
 8015dfa:	1c59      	adds	r1, r3, #1
 8015dfc:	d103      	bne.n	8015e06 <_raise_r+0x42>
 8015dfe:	2316      	movs	r3, #22
 8015e00:	6003      	str	r3, [r0, #0]
 8015e02:	2001      	movs	r0, #1
 8015e04:	e7e7      	b.n	8015dd6 <_raise_r+0x12>
 8015e06:	2400      	movs	r4, #0
 8015e08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015e0c:	4628      	mov	r0, r5
 8015e0e:	4798      	blx	r3
 8015e10:	2000      	movs	r0, #0
 8015e12:	e7e0      	b.n	8015dd6 <_raise_r+0x12>

08015e14 <raise>:
 8015e14:	4b02      	ldr	r3, [pc, #8]	; (8015e20 <raise+0xc>)
 8015e16:	4601      	mov	r1, r0
 8015e18:	6818      	ldr	r0, [r3, #0]
 8015e1a:	f7ff bfd3 	b.w	8015dc4 <_raise_r>
 8015e1e:	bf00      	nop
 8015e20:	2000008c 	.word	0x2000008c

08015e24 <_kill_r>:
 8015e24:	b538      	push	{r3, r4, r5, lr}
 8015e26:	4d07      	ldr	r5, [pc, #28]	; (8015e44 <_kill_r+0x20>)
 8015e28:	2300      	movs	r3, #0
 8015e2a:	4604      	mov	r4, r0
 8015e2c:	4608      	mov	r0, r1
 8015e2e:	4611      	mov	r1, r2
 8015e30:	602b      	str	r3, [r5, #0]
 8015e32:	f7eb ff1d 	bl	8001c70 <_kill>
 8015e36:	1c43      	adds	r3, r0, #1
 8015e38:	d102      	bne.n	8015e40 <_kill_r+0x1c>
 8015e3a:	682b      	ldr	r3, [r5, #0]
 8015e3c:	b103      	cbz	r3, 8015e40 <_kill_r+0x1c>
 8015e3e:	6023      	str	r3, [r4, #0]
 8015e40:	bd38      	pop	{r3, r4, r5, pc}
 8015e42:	bf00      	nop
 8015e44:	20019c90 	.word	0x20019c90

08015e48 <_getpid_r>:
 8015e48:	f7eb bf0a 	b.w	8001c60 <_getpid>

08015e4c <_init>:
 8015e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e4e:	bf00      	nop
 8015e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e52:	bc08      	pop	{r3}
 8015e54:	469e      	mov	lr, r3
 8015e56:	4770      	bx	lr

08015e58 <_fini>:
 8015e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e5a:	bf00      	nop
 8015e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e5e:	bc08      	pop	{r3}
 8015e60:	469e      	mov	lr, r3
 8015e62:	4770      	bx	lr
