// Seed: 2660530931
`timescale 1ps / 1ps `default_nettype id_0
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    output logic id_9,
    input logic id_10,
    input logic id_11,
    input id_12
);
  assign id_9 = id_8;
  type_22(
      id_4, id_10 == 1, id_12[1'd0]
  );
  logic id_13 = 1;
  assign id_2 = id_12;
endmodule
