Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Jan 31 08:30:35 2018
| Host         : ux305 running 64-bit Debian GNU/Linux testing/unstable
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file iq_demod_only_wrapper_timing_summary_routed.rpt -rpx iq_demod_only_wrapper_timing_summary_routed.rpx
| Design       : iq_demod_only_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.095     -276.449                    704                31040        0.017        0.000                      0                31040        1.845        0.000                       0                 15311  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.133        0.000                      0                22206        0.017        0.000                      0                22206        2.000        0.000                       0                 13190  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.674        0.000                      0                   73        0.183        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0           10.143        0.000                      0                 5198        0.024        0.000                      0                 5198        9.020        0.000                       0                  2037  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -1.095     -276.449                    704                 4491        0.021        0.000                      0                 4491  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  0.215        0.000                      0                   15        0.244        0.000                      0                   15  
**async_default**  clk_fpga_0         clk_fpga_0              11.494        0.000                      0                   84        1.903        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 0.456ns (6.160%)  route 6.946ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.946    12.273    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.472    12.384    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/C
                         clock pessimism              0.263    12.647    
                         clock uncertainty           -0.035    12.611    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 0.456ns (6.160%)  route 6.946ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.946    12.273    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.472    12.384    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][2]/C
                         clock pessimism              0.263    12.647    
                         clock uncertainty           -0.035    12.611    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 0.456ns (6.160%)  route 6.946ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.946    12.273    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.472    12.384    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][3]/C
                         clock pessimism              0.263    12.647    
                         clock uncertainty           -0.035    12.611    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 0.456ns (6.160%)  route 6.946ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.946    12.273    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.472    12.384    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/C
                         clock pessimism              0.263    12.647    
                         clock uncertainty           -0.035    12.611    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 0.456ns (6.160%)  route 6.946ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.946    12.273    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.472    12.384    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/C
                         clock pessimism              0.263    12.647    
                         clock uncertainty           -0.035    12.611    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][9]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 0.456ns (6.160%)  route 6.946ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.946    12.273    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.472    12.384    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X31Y74         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][9]/C
                         clock pessimism              0.263    12.647    
                         clock uncertainty           -0.035    12.611    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][9]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 0.456ns (6.138%)  route 6.973ns (93.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 12.479 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.973    12.300    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/reset_delay/enable_s
    SLICE_X42Y51         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.567    12.479    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/reset_delay/data_clk_i
    SLICE_X42Y51         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
                         clock pessimism              0.263    12.742    
                         clock uncertainty           -0.035    12.706    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.169    12.537    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/reset_delay/bit_tab_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 0.456ns (6.138%)  route 6.973ns (93.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 12.479 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.973    12.300    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/reset_delay/enable_s
    SLICE_X42Y51         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.567    12.479    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/reset_delay/data_clk_i
    SLICE_X42Y51         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
                         clock pessimism              0.263    12.742    
                         clock uncertainty           -0.035    12.706    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.169    12.537    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/reset_delay/bit_tab_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 0.456ns (6.138%)  route 6.973ns (93.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 12.479 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.973    12.300    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/reset_delay/enable_s
    SLICE_X42Y51         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.567    12.479    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/reset_delay/data_clk_i
    SLICE_X42Y51         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
                         clock pessimism              0.263    12.742    
                         clock uncertainty           -0.035    12.706    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.169    12.537    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/reset_delay/bit_tab_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 0.456ns (6.138%)  route 6.973ns (93.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 12.479 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.710     4.871    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X5Y84          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.327 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.973    12.300    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/reset_delay/enable_s
    SLICE_X42Y51         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.567    12.479    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/reset_delay/data_clk_i
    SLICE_X42Y51         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
                         clock pessimism              0.263    12.742    
                         clock uncertainty           -0.035    12.706    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.169    12.537    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/reset_delay/bit_tab_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  0.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data_q_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/data2_q_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.419%)  route 0.199ns (58.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.555     1.610    cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data_clk_i
    SLICE_X21Y87         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data_q_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data_q_s_reg[22]/Q
                         net (fo=1, routed)           0.199     1.951    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/data_q_s_reg[44]_0[22]
    SLICE_X22Y87         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/data2_q_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.823     1.969    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/data_clk_i
    SLICE_X22Y87         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/data2_q_s_reg[22]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y87         FDRE (Hold_fdre_C_D)         0.060     1.934    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/data2_q_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.399%)  route 0.217ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.548     1.603    cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_clk_i
    SLICE_X17Y75         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[7]/Q
                         net (fo=1, routed)           0.217     1.961    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s_reg[44]_0[7]
    SLICE_X22Y75         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.811     1.957    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_clk_i
    SLICE_X22Y75         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[7]/C
                         clock pessimism             -0.095     1.862    
    SLICE_X22Y75         FDRE (Hold_fdre_C_D)         0.070     1.932    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_q_div_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.839%)  route 0.147ns (37.161%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.549     1.604    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_clk_i
    SLICE_X21Y79         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_q_div_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_q_div_s_reg[7]/Q
                         net (fo=1, routed)           0.147     1.893    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_q_div_s[7]
    SLICE_X23Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.938 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s[7]_i_2__23/O
                         net (fo=1, routed)           0.000     1.938    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s[7]_i_2__23_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.001 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s_reg[7]_i_1__23/O[3]
                         net (fo=1, routed)           0.000     2.001    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_next_s[7]
    SLICE_X23Y77         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.814     1.960    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_clk_i
    SLICE_X23Y77         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s_reg[7]/C
                         clock pessimism             -0.095     1.865    
    SLICE_X23Y77         FDRE (Hold_fdre_C_D)         0.105     1.970    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.548%)  route 0.216ns (60.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.548     1.603    cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_clk_i
    SLICE_X17Y75         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[6]/Q
                         net (fo=1, routed)           0.216     1.960    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s_reg[44]_0[6]
    SLICE_X22Y76         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.812     1.958    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_clk_i
    SLICE_X22Y76         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[6]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X22Y76         FDRE (Hold_fdre_C_D)         0.066     1.929    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.146%)  route 0.219ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.549     1.604    cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_clk_i
    SLICE_X17Y76         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[24].cordic_impl_inst/data_i_s_reg[8]/Q
                         net (fo=1, routed)           0.219     1.964    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_i_s_reg[44]_0[8]
    SLICE_X22Y76         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.812     1.958    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_clk_i
    SLICE_X22Y76         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[8]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X22Y76         FDRE (Hold_fdre_C_D)         0.070     1.933    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data2_i_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/result_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_out_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.890%)  route 0.161ns (52.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.558     1.613    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X20Y39         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/result_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     1.761 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/result_s_reg[22]/Q
                         net (fo=1, routed)           0.161     1.922    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst_n_7
    SLICE_X22Y40         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_out_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.827     1.973    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_clk_i
    SLICE_X22Y40         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_out_s_reg[22]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.012     1.890    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_out_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.431%)  route 0.226ns (61.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.561     1.616    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/reset_delay/data_clk_i
    SLICE_X17Y95         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/Q
                         net (fo=2, routed)           0.226     1.983    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/bit_tab_s_reg[0]
    SLICE_X23Y95         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.827     1.973    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X23Y95         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y95         FDRE (Hold_fdre_C_D)         0.070     1.948    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/result_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/data_out_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.098%)  route 0.208ns (55.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.556     1.611    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X20Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/result_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/result_s_reg[14]/Q
                         net (fo=1, routed)           0.208     1.983    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst_n_15
    SLICE_X23Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/data_out_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.826     1.972    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/data_clk_i
    SLICE_X23Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/data_out_s_reg[14]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.070     1.947    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/data_out_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/result_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_out_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.098%)  route 0.208ns (55.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.558     1.613    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X20Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/result_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/result_s_reg[15]/Q
                         net (fo=1, routed)           0.208     1.985    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst_n_14
    SLICE_X23Y40         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_out_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.827     1.973    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_clk_i
    SLICE_X23Y40         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_out_s_reg[15]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.070     1.948    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/data_out_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data2_q_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_q_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.270ns (61.694%)  route 0.168ns (38.306%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.560     1.615    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_clk_i
    SLICE_X23Y5          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data2_q_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.756 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data2_q_s_reg[18]/Q
                         net (fo=2, routed)           0.168     1.924    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data2_q_s[18]
    SLICE_X20Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.053 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_q_s_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.053    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_q_next_s[19]
    SLICE_X20Y5          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_q_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.830     1.976    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_clk_i
    SLICE_X20Y5          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_q_s_reg[19]/C
                         clock pessimism             -0.095     1.881    
    SLICE_X20Y5          FDRE (Hold_fdre_C_D)         0.134     2.015    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_q_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y31     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y29     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y24     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y19     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y12     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y23     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y17     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y32     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y28     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y35     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y51    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y51    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[12]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y59     dds_nco/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y59     dds_nco/U0/nco_inst1/cpt_inc2_s_reg[17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y59     dds_nco/U0/nco_inst1/cpt_inc2_s_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y59     dds_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y59     dds_nco/U0/nco_inst1/cpt_inc2_s_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y59     dds_nco/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y59     dds_nco/U0/nco_inst1/cpt_inc2_s_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y59     dds_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.233%)  route 1.915ns (80.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.915     7.275    ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.456ns (19.485%)  route 1.884ns (80.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.884     7.244    ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.456ns (19.524%)  route 1.880ns (80.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.880     7.240    ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.884%)  route 1.837ns (80.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.837     7.197    ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         f  ad9767_0/inst/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.456ns (20.174%)  route 1.804ns (79.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.804     7.165    ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         f  ad9767_0/inst/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_7/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.189%)  route 1.803ns (79.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.803     7.163    ad9767_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  ad9767_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y65         ODDR                                         f  ad9767_0/inst/i_dac_7/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     7.948    ad9767_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.426%)  route 1.776ns (79.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.776     7.137    ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.456ns (20.519%)  route 1.766ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.766     7.126    ad9767_0/inst/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  ad9767_0/inst/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y63         ODDR                                         f  ad9767_0/inst/i_dac_9/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.753%)  route 1.741ns (79.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.741     7.101    ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.456ns (21.175%)  route 1.698ns (78.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.698     7.058    ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         f  ad9767_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.584     1.639    ad9767_0/inst/dac_clk_i
    SLICE_X43Y67         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.780 f  ad9767_0/inst/dac_dat_b_s_reg[9]/Q
                         net (fo=1, routed)           0.104     1.884    ad9767_0/inst/dac_dat_b_s[9]
    SLICE_X43Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.929 r  ad9767_0/inst/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     1.929    ad9767_0/inst/p_1_out[9]
    SLICE_X43Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    ad9767_0/inst/dac_clk_i
    SLICE_X43Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[9]/C
                         clock pessimism             -0.345     1.654    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.092     1.746    ad9767_0/inst/dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X42Y90         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     1.808 f  ad9767_0/inst/dac_dat_b_s_reg[3]/Q
                         net (fo=1, routed)           0.105     1.913    ad9767_0/inst/dac_dat_b_s[3]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.958 r  ad9767_0/inst/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     1.958    ad9767_0/inst/p_1_out[3]
    SLICE_X43Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X43Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[3]/C
                         clock pessimism             -0.345     1.660    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092     1.752    ad9767_0/inst/dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.582%)  route 0.579ns (80.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    ad9767_0/inst/dac_clk_i
    SLICE_X43Y55         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.579     2.365    ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         r  ad9767_0/inst/i_dac_10/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.144    ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X40Y90         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.785 f  ad9767_0/inst/dac_dat_b_s_reg[2]/Q
                         net (fo=1, routed)           0.185     1.971    ad9767_0/inst/dac_dat_b_s[2]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.016 r  ad9767_0/inst/dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.016    ad9767_0/inst/p_1_out[2]
    SLICE_X42Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X42Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[2]/C
                         clock pessimism             -0.345     1.660    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.121     1.781    ad9767_0/inst/dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X42Y90         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     1.808 r  ad9767_0/inst/dac_dat_b_s_reg[13]/Q
                         net (fo=1, routed)           0.164     1.972    ad9767_0/inst/dac_dat_b_s[13]
    SLICE_X43Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X43Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[13]/C
                         clock pessimism             -0.345     1.660    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.071     1.731    ad9767_0/inst/dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.101%)  route 0.164ns (46.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.582     1.637    ad9767_0/inst/dac_clk_i
    SLICE_X43Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.778 f  ad9767_0/inst/dac_dat_b_s_reg[6]/Q
                         net (fo=1, routed)           0.164     1.943    ad9767_0/inst/dac_dat_b_s[6]
    SLICE_X43Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.988 r  ad9767_0/inst/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     1.988    ad9767_0/inst/p_1_out[6]
    SLICE_X43Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    ad9767_0/inst/dac_clk_i
    SLICE_X43Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/C
                         clock pessimism             -0.345     1.654    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091     1.745    ad9767_0/inst/dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.766%)  route 0.195ns (51.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.584     1.639    ad9767_0/inst/dac_clk_i
    SLICE_X43Y67         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.780 f  ad9767_0/inst/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.195     1.976    ad9767_0/inst/dac_dat_b_s[7]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.021 r  ad9767_0/inst/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.021    ad9767_0/inst/p_1_out[7]
    SLICE_X43Y65         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.854     2.000    ad9767_0/inst/dac_clk_i
    SLICE_X43Y65         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[7]/C
                         clock pessimism             -0.345     1.655    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.091     1.746    ad9767_0/inst/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.572%)  route 0.205ns (52.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X40Y90         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.785 f  ad9767_0/inst/dac_dat_b_s_reg[12]/Q
                         net (fo=1, routed)           0.205     1.990    ad9767_0/inst/dac_dat_b_s[12]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.035 r  ad9767_0/inst/dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           0.000     2.035    ad9767_0/inst/p_1_out[12]
    SLICE_X43Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X43Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[12]/C
                         clock pessimism             -0.345     1.660    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.092     1.752    ad9767_0/inst/dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.357%)  route 0.243ns (56.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X40Y90         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.785 f  ad9767_0/inst/dac_dat_b_s_reg[4]/Q
                         net (fo=1, routed)           0.243     2.028    ad9767_0/inst/dac_dat_b_s[4]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.073 r  ad9767_0/inst/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.073    ad9767_0/inst/p_1_out[4]
    SLICE_X42Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X42Y91         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[4]/C
                         clock pessimism             -0.345     1.660    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.121     1.781    ad9767_0/inst/dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.713%)  route 0.212ns (53.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.582     1.637    ad9767_0/inst/dac_clk_i
    SLICE_X43Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.778 f  ad9767_0/inst/dac_dat_b_s_reg[11]/Q
                         net (fo=1, routed)           0.212     1.990    ad9767_0/inst/dac_dat_b_s[11]
    SLICE_X43Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.035 r  ad9767_0/inst/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.035    ad9767_0/inst/p_1_out[11]
    SLICE_X43Y70         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.849     1.995    ad9767_0/inst/dac_clk_i
    SLICE_X43Y70         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[11]/C
                         clock pessimism             -0.345     1.650    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.092     1.742    ad9767_0/inst/dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    ad9767_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    ad9767_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    ad9767_0/inst/dac_dat_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    ad9767_0/inst/dac_dat_b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    ad9767_0/inst/dac_dat_b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    ad9767_0/inst/dac_dat_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    ad9767_0/inst/dac_dat_b_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    ad9767_0/inst/dac_dat_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y91    ad9767_0/inst/dac_dat_b_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    ad9767_0/inst/dac_dat_b_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70    ad9767_0/inst/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70    ad9767_0/inst/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    ad9767_0/inst/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    ad9767_0/inst/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y79    ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    ad9767_0/inst/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    ad9767_0/inst/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    ad9767_0/inst/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    ad9767_0/inst/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y66    ad9767_0/inst/dac_dat_a_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 0.518ns (5.580%)  route 8.765ns (94.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.704     3.012    cordicAtan_0/U0/cordic_comm_inst/s00_axi_aclk
    SLICE_X0Y66          FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.518     3.530 r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[14]/Q
                         net (fo=30, routed)          8.765    12.295    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/coeff_val_s_reg[28][14]
    SLICE_X3Y23          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.536    22.729    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s00_axi_aclk
    SLICE_X3Y23          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[14]/C
                         clock pessimism              0.116    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.105    22.437    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[14]
  -------------------------------------------------------------------
                         required time                         22.437    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                 10.143    

Slack (MET) :             10.275ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 0.456ns (4.987%)  route 8.689ns (95.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.710     3.018    cordicAtan_0/U0/cordic_comm_inst/s00_axi_aclk
    SLICE_X2Y65          FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.456     3.474 r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[12]/Q
                         net (fo=30, routed)          8.689    12.163    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/coeff_val_s_reg[28][12]
    SLICE_X3Y21          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.539    22.732    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s00_axi_aclk
    SLICE_X3Y21          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[12]/C
                         clock pessimism              0.116    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.108    22.437    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[12]
  -------------------------------------------------------------------
                         required time                         22.437    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                 10.275    

Slack (MET) :             10.291ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.066ns (23.142%)  route 6.862ns (76.858%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.910     6.316    ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.152     6.468 f  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=8, routed)           0.872     7.340    demod_nco/U0/handle_comm/s00_axi_wvalid
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  demod_nco/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           1.051     8.723    demod_nco/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124     8.847 r  demod_nco/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=37, routed)          0.548     9.394    demod_nco/U0/handle_comm/addr_s[0]
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  demod_nco/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          2.482    12.000    demod_nco/U0/wb_nco_inst/E[0]
    SLICE_X14Y55         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.491    22.683    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X14Y55         FDRE (Setup_fdre_C_CE)      -0.205    22.292    demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 10.291    

Slack (MET) :             10.291ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/wb_nco_inst/cpt_step_s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.066ns (23.142%)  route 6.862ns (76.858%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.910     6.316    ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.152     6.468 f  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=8, routed)           0.872     7.340    demod_nco/U0/handle_comm/s00_axi_wvalid
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  demod_nco/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           1.051     8.723    demod_nco/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124     8.847 r  demod_nco/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=37, routed)          0.548     9.394    demod_nco/U0/handle_comm/addr_s[0]
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  demod_nco/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          2.482    12.000    demod_nco/U0/wb_nco_inst/E[0]
    SLICE_X14Y55         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.491    22.683    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[2]/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X14Y55         FDRE (Setup_fdre_C_CE)      -0.205    22.292    demod_nco/U0/wb_nco_inst/cpt_step_s_reg[2]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 10.291    

Slack (MET) :             10.291ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.066ns (23.142%)  route 6.862ns (76.858%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.910     6.316    ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.152     6.468 f  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=8, routed)           0.872     7.340    demod_nco/U0/handle_comm/s00_axi_wvalid
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  demod_nco/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           1.051     8.723    demod_nco/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124     8.847 r  demod_nco/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=37, routed)          0.548     9.394    demod_nco/U0/handle_comm/addr_s[0]
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  demod_nco/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          2.482    12.000    demod_nco/U0/wb_nco_inst/E[0]
    SLICE_X14Y55         FDSE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.491    22.683    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y55         FDSE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X14Y55         FDSE (Setup_fdse_C_CE)      -0.205    22.292    demod_nco/U0/wb_nco_inst/cpt_step_s_reg[5]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 10.291    

Slack (MET) :             10.291ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/wb_nco_inst/cpt_step_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.066ns (23.142%)  route 6.862ns (76.858%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.910     6.316    ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.152     6.468 f  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=8, routed)           0.872     7.340    demod_nco/U0/handle_comm/s00_axi_wvalid
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.332     7.672 r  demod_nco/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=4, routed)           1.051     8.723    demod_nco/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124     8.847 r  demod_nco/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=37, routed)          0.548     9.394    demod_nco/U0/handle_comm/addr_s[0]
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  demod_nco/U0/handle_comm/cpt_step_s[31]_i_1/O
                         net (fo=32, routed)          2.482    12.000    demod_nco/U0/wb_nco_inst/E[0]
    SLICE_X14Y55         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.491    22.683    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[6]/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X14Y55         FDRE (Setup_fdre_C_CE)      -0.205    22.292    demod_nco/U0/wb_nco_inst/cpt_step_s_reg[6]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 10.291    

Slack (MET) :             10.310ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 0.518ns (5.681%)  route 8.600ns (94.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.704     3.012    cordicAtan_0/U0/cordic_comm_inst/s00_axi_aclk
    SLICE_X0Y66          FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.518     3.530 r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[13]/Q
                         net (fo=30, routed)          8.600    12.130    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/coeff_val_s_reg[28][13]
    SLICE_X3Y23          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.536    22.729    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s00_axi_aclk
    SLICE_X3Y23          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[13]/C
                         clock pessimism              0.116    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.103    22.439    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[13]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                 10.310    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.060ns (23.372%)  route 6.754ns (76.628%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 22.679 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.738     6.145    ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124     6.269 f  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           1.359     7.628    cordicAtan_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.152     7.780 r  cordicAtan_0/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=3, routed)           0.596     8.376    cordicAtan_0/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I3_O)        0.326     8.702 r  cordicAtan_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.830     9.532    cordicAtan_0/U0/handle_comm/addr_s[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  cordicAtan_0/U0/handle_comm/coeff_val_s[28]_i_1/O
                         net (fo=38, routed)          2.231    11.887    cordicAtan_0/U0/cordic_comm_inst/E[0]
    SLICE_X33Y61         FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.487    22.679    cordicAtan_0/U0/cordic_comm_inst/s00_axi_aclk
    SLICE_X33Y61         FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[0]/C
                         clock pessimism              0.116    22.795    
                         clock uncertainty           -0.302    22.493    
    SLICE_X33Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.288    cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[0]
  -------------------------------------------------------------------
                         required time                         22.288    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.060ns (23.372%)  route 6.754ns (76.628%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 22.679 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.738     6.145    ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124     6.269 f  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           1.359     7.628    cordicAtan_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.152     7.780 r  cordicAtan_0/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=3, routed)           0.596     8.376    cordicAtan_0/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I3_O)        0.326     8.702 r  cordicAtan_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.830     9.532    cordicAtan_0/U0/handle_comm/addr_s[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  cordicAtan_0/U0/handle_comm/coeff_val_s[28]_i_1/O
                         net (fo=38, routed)          2.231    11.887    cordicAtan_0/U0/cordic_comm_inst/E[0]
    SLICE_X33Y61         FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.487    22.679    cordicAtan_0/U0/cordic_comm_inst/s00_axi_aclk
    SLICE_X33Y61         FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[6]/C
                         clock pessimism              0.116    22.795    
                         clock uncertainty           -0.302    22.493    
    SLICE_X33Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.288    cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[6]
  -------------------------------------------------------------------
                         required time                         22.288    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.060ns (23.372%)  route 6.754ns (76.628%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 22.679 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.738     6.145    ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124     6.269 f  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           1.359     7.628    cordicAtan_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.152     7.780 r  cordicAtan_0/U0/handle_comm/addr_reg[1]_i_2/O
                         net (fo=3, routed)           0.596     8.376    cordicAtan_0/U0/handle_comm/addr_reg[1]_i_2_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I3_O)        0.326     8.702 r  cordicAtan_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=6, routed)           0.830     9.532    cordicAtan_0/U0/handle_comm/addr_s[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  cordicAtan_0/U0/handle_comm/coeff_val_s[28]_i_1/O
                         net (fo=38, routed)          2.231    11.887    cordicAtan_0/U0/cordic_comm_inst/E[0]
    SLICE_X33Y61         FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.487    22.679    cordicAtan_0/U0/cordic_comm_inst/s00_axi_aclk
    SLICE_X33Y61         FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[7]/C
                         clock pessimism              0.116    22.795    
                         clock uncertainty           -0.302    22.493    
    SLICE_X33Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.288    cordicAtan_0/U0/cordic_comm_inst/coeff_addr_uns_s_reg[7]
  -------------------------------------------------------------------
                         required time                         22.288    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                 10.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.189ns (44.431%)  route 0.236ns (55.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.584     0.925    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.236     1.302    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.048     1.350 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.350    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X4Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.854     1.224    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.131     1.326    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.063%)  route 0.184ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.586     0.927    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.184     1.238    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][27]
    SLICE_X3Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.853     1.223    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.019     1.213    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.502%)  route 0.173ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.586     0.927    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.173     1.228    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][29]
    SLICE_X3Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.853     1.223    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)        -0.008     1.186    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.175%)  route 0.226ns (54.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.567     0.908    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.226     1.274    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.319 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__2/O
                         net (fo=1, routed)           0.000     1.319    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__2_n_0
    SLICE_X9Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.834     1.204    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X9Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.229ns (53.016%)  route 0.203ns (46.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.567     0.908    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.203     1.238    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.101     1.339 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[9]_i_1__2/O
                         net (fo=1, routed)           0.000     1.339    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[9]_i_1__2_n_0
    SLICE_X9Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.834     1.204    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X9Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.107     1.282    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.231ns (53.083%)  route 0.204ns (46.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.567     0.908    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[32]/Q
                         net (fo=1, routed)           0.204     1.240    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[32]
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.103     1.343 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[32]_i_1__1/O
                         net (fo=1, routed)           0.000     1.343    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[32]_i_1__1_n_0
    SLICE_X9Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.834     1.204    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X9Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[32]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.107     1.282    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.545%)  route 0.253ns (57.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.565     0.906    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.253     1.299    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.345 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[28]_i_1__1/O
                         net (fo=1, routed)           0.000     1.345    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[28]_i_1__1_n_0
    SLICE_X7Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.835     1.205    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.107     1.283    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.565     0.906    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X13Y50         FDSE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDSE (Prop_fdse_C_Q)         0.141     1.047 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/Q
                         net (fo=9, routed)           0.068     1.115    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0_n_0
    SLICE_X12Y50         SRLC32E (Prop_srlc32e_A[4]_Q)
                                                      0.045     1.160 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/Q
                         net (fo=2, routed)           0.165     1.325    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[4][11]
    SLICE_X10Y48         FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.835     1.205    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X10Y48         FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.076     1.252    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.804%)  route 0.249ns (57.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.567     0.908    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.249     1.297    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.342 r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[31]_i_1__1/O
                         net (fo=1, routed)           0.000     1.342    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[31]_i_1__1_n_0
    SLICE_X9Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.834     1.204    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X9Y50          FDRE                                         r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.414%)  route 0.282ns (65.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.564     0.905    ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y53          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.282     1.335    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X6Y49          SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.835     1.205    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y49          SRLC32E                                      r  ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.238    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y28   fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y66    demod_nco/U0/handle_comm/addr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y63    demod_nco/U0/handle_comm/addr_reg_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y64    demod_nco/U0/handle_comm/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y64    demod_nco/U0/handle_comm/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y64    demod_nco/U0/handle_comm/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y66    demod_nco/U0/handle_comm/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y65    demod_nco/U0/handle_comm/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y66    demod_nco/U0/handle_comm/axi_awready_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y65   proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y48   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y50   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y48   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y47   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y47   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y48   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y48    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y48    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y48    ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y65   proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y65   proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y54   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y54   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y48   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y50   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y50   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y48   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y47   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y47   ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          704  Failing Endpoints,  Worst Slack       -1.095ns,  Total Violation     -276.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.249ns  (logic 2.444ns (39.109%)  route 3.805ns (60.891%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 28.389 - 24.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 22.964 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.656    22.964    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s00_axi_aclk
    SLICE_X32Y65         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.518    23.482 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.209    24.691    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s[0]
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.124    24.815 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[4]_i_3__19/O
                         net (fo=1, routed)           1.015    25.830    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[4]_i_3__19_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.425 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[4]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.425    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[4]_i_2__19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[8]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.542    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[8]_i_2__19_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.659    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]_i_2__19_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[16]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.776    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[16]_i_2__19_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[20]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.893    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[20]_i_2__19_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[24]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    27.010    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[24]_i_2__19_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.325 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[28]_i_2__19/O[3]
                         net (fo=1, routed)           1.581    28.906    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_next_s0[28]
    SLICE_X29Y71         LUT4 (Prop_lut4_I3_O)        0.307    29.213 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[28]_i_1__19/O
                         net (fo=1, routed)           0.000    29.213    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_next_s[28]
    SLICE_X29Y71         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.477    28.389    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/data_clk_i
    SLICE_X29Y71         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[28]/C
                         clock pessimism              0.000    28.389    
                         clock uncertainty           -0.302    28.087    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)        0.031    28.118    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[28]
  -------------------------------------------------------------------
                         required time                         28.118    
                         arrival time                         -29.213    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.076ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.227ns  (logic 2.550ns (40.952%)  route 3.677ns (59.048%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 28.402 - 24.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 22.978 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.670    22.978    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s00_axi_aclk
    SLICE_X24Y49         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518    23.496 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.138    24.634    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/val_alpha_s[0]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124    24.758 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s[4]_i_3__17/O
                         net (fo=1, routed)           1.025    25.782    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s[4]_i_3__17_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.362 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[4]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.362    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[4]_i_2__17_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[8]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.476    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[8]_i_2__17_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[12]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.590    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[12]_i_2__17_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[16]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.704    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[16]_i_2__17_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[20]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.818    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[20]_i_2__17_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.932 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[24]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.932    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[24]_i_2__17_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.046 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[28]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    27.046    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[28]_i_2__17_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.317 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[32]_i_2__18/CO[0]
                         net (fo=1, routed)           1.515    28.832    cordicAtan_0/U0/cordic_top_inst/generate_cordic[18].cordic_impl_inst/val_alpha_s_reg[28]_0[0]
    SLICE_X19Y56         LUT3 (Prop_lut3_I1_O)        0.373    29.205 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[18].cordic_impl_inst/s_alpha_s[32]_i_1__17/O
                         net (fo=1, routed)           0.000    29.205    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/D[0]
    SLICE_X19Y56         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.490    28.402    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/data_clk_i
    SLICE_X19Y56         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    28.402    
                         clock uncertainty           -0.302    28.100    
    SLICE_X19Y56         FDRE (Setup_fdre_C_D)        0.029    28.129    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         28.129    
                         arrival time                         -29.205    
  -------------------------------------------------------------------
                         slack                                 -1.076    

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.256ns  (logic 2.560ns (40.918%)  route 3.696ns (59.082%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 28.385 - 24.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 22.964 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.656    22.964    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s00_axi_aclk
    SLICE_X32Y65         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.518    23.482 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.209    24.691    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s[0]
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.124    24.815 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[4]_i_3__19/O
                         net (fo=1, routed)           1.015    25.830    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[4]_i_3__19_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.425 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[4]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.425    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[4]_i_2__19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[8]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.542    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[8]_i_2__19_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.659    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]_i_2__19_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[16]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.776    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[16]_i_2__19_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[20]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.893    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[20]_i_2__19_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[24]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    27.010    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[24]_i_2__19_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.127 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[28]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    27.127    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[28]_i_2__19_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.381 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[32]_i_2__20/CO[0]
                         net (fo=1, routed)           1.472    28.853    cordicAtan_0/U0/cordic_top_inst/generate_cordic[20].cordic_impl_inst/val_alpha_s_reg[28]_0[0]
    SLICE_X24Y71         LUT3 (Prop_lut3_I1_O)        0.367    29.220 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[20].cordic_impl_inst/s_alpha_s[32]_i_1__19/O
                         net (fo=1, routed)           0.000    29.220    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/D[0]
    SLICE_X24Y71         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.473    28.385    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/data_clk_i
    SLICE_X24Y71         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    28.385    
                         clock uncertainty           -0.302    28.083    
    SLICE_X24Y71         FDRE (Setup_fdre_C_D)        0.077    28.160    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         28.160    
                         arrival time                         -29.220    
  -------------------------------------------------------------------
                         slack                                 -1.061    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.136ns  (logic 2.488ns (40.546%)  route 3.648ns (59.454%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 28.400 - 24.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 23.038 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.730    23.038    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s00_axi_aclk
    SLICE_X41Y79         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    23.494 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.121    24.615    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/val_alpha_s[0]
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.739 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s[4]_i_3__26/O
                         net (fo=1, routed)           1.080    25.819    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s[4]_i_3__26_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.399 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[4]_i_2__26/CO[3]
                         net (fo=1, routed)           0.000    26.399    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[4]_i_2__26_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.513 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[8]_i_2__26/CO[3]
                         net (fo=1, routed)           0.000    26.513    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[8]_i_2__26_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.627 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[12]_i_2__26/CO[3]
                         net (fo=1, routed)           0.000    26.627    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[12]_i_2__26_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.741 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[16]_i_2__26/CO[3]
                         net (fo=1, routed)           0.000    26.741    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[16]_i_2__26_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.855 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[20]_i_2__26/CO[3]
                         net (fo=1, routed)           0.000    26.855    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[20]_i_2__26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.969 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[24]_i_2__26/CO[3]
                         net (fo=1, routed)           0.000    26.969    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[24]_i_2__26_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.083 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[28]_i_2__26/CO[3]
                         net (fo=1, routed)           0.000    27.083    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[28]_i_2__26_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.354 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[32]_i_2__27/CO[0]
                         net (fo=1, routed)           1.447    28.801    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/CO[0]
    SLICE_X35Y90         LUT3 (Prop_lut3_I1_O)        0.373    29.174 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s[32]_i_1__26/O
                         net (fo=1, routed)           0.000    29.174    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/data_q_s_reg[44]_0[0]
    SLICE_X35Y90         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.488    28.400    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/data_clk_i
    SLICE_X35Y90         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    28.400    
                         clock uncertainty           -0.302    28.098    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.029    28.127    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         28.127    
                         arrival time                         -29.174    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.020ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.173ns  (logic 2.451ns (39.702%)  route 3.722ns (60.298%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 28.389 - 24.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 22.964 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.656    22.964    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s00_axi_aclk
    SLICE_X32Y65         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.518    23.482 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.209    24.691    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s[0]
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.124    24.815 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[4]_i_3__19/O
                         net (fo=1, routed)           1.015    25.830    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[4]_i_3__19_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.425 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[4]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.425    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[4]_i_2__19_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[8]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.542    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[8]_i_2__19_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.659    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]_i_2__19_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[16]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.776    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[16]_i_2__19_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.893 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[20]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    26.893    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[20]_i_2__19_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.010 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[24]_i_2__19/CO[3]
                         net (fo=1, routed)           0.000    27.010    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[24]_i_2__19_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.333 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[28]_i_2__19/O[1]
                         net (fo=1, routed)           1.499    28.831    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_next_s0[26]
    SLICE_X29Y71         LUT4 (Prop_lut4_I3_O)        0.306    29.137 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[26]_i_1__19/O
                         net (fo=1, routed)           0.000    29.137    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_next_s[26]
    SLICE_X29Y71         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.477    28.389    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/data_clk_i
    SLICE_X29Y71         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[26]/C
                         clock pessimism              0.000    28.389    
                         clock uncertainty           -0.302    28.087    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)        0.031    28.118    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[26]
  -------------------------------------------------------------------
                         required time                         28.118    
                         arrival time                         -29.137    
  -------------------------------------------------------------------
                         slack                                 -1.020    

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.180ns  (logic 2.488ns (40.261%)  route 3.692ns (59.739%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 28.415 - 24.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 22.968 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.660    22.968    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s00_axi_aclk
    SLICE_X21Y29         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.456    23.424 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.056    24.480    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s[0]
    SLICE_X21Y29         LUT1 (Prop_lut1_I0_O)        0.124    24.604 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s[4]_i_3__15/O
                         net (fo=1, routed)           1.097    25.701    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s[4]_i_3__15_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.281 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[4]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    26.281    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[4]_i_2__15_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.395 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[8]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    26.395    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[8]_i_2__15_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.509 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[12]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    26.509    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[12]_i_2__15_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.623 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[16]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    26.623    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[16]_i_2__15_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.737 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[20]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    26.737    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[20]_i_2__15_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.851 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[24]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    26.851    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[24]_i_2__15_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.965 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[28]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    26.965    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[28]_i_2__15_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.236 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[32]_i_2__16/CO[0]
                         net (fo=1, routed)           1.539    28.775    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[28]_0[0]
    SLICE_X11Y37         LUT3 (Prop_lut3_I1_O)        0.373    29.148 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s[32]_i_1__15/O
                         net (fo=1, routed)           0.000    29.148    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/D[0]
    SLICE_X11Y37         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.503    28.415    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/data_clk_i
    SLICE_X11Y37         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    28.415    
                         clock uncertainty           -0.302    28.113    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.029    28.142    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         28.142    
                         arrival time                         -29.148    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.159ns  (logic 2.444ns (39.681%)  route 3.715ns (60.319%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 28.401 - 24.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 22.977 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.669    22.977    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s00_axi_aclk
    SLICE_X34Y14         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518    23.495 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.028    24.523    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/val_alpha_s[0]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.124    24.647 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s[4]_i_3__5/O
                         net (fo=1, routed)           1.092    25.739    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s[4]_i_3__5_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.334 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[4]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    26.334    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[4]_i_2__5_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.451 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[8]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    26.451    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[8]_i_2__5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.568 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[12]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    26.568    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[12]_i_2__5_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.685 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[16]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    26.685    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[16]_i_2__5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.802 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[20]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    26.802    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[20]_i_2__5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.919 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[24]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    26.919    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[24]_i_2__5_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.234 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[28]_i_2__5/O[3]
                         net (fo=1, routed)           1.595    28.829    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_next_s0[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.307    29.136 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s[28]_i_1__5/O
                         net (fo=1, routed)           0.000    29.136    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_next_s[28]
    SLICE_X35Y20         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.489    28.401    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/data_clk_i
    SLICE_X35Y20         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[28]/C
                         clock pessimism              0.000    28.401    
                         clock uncertainty           -0.302    28.099    
    SLICE_X35Y20         FDRE (Setup_fdre_C_D)        0.032    28.131    cordicAtan_0/U0/cordic_top_inst/generate_cordic[7].cordic_impl_inst/s_alpha_s_reg[28]
  -------------------------------------------------------------------
                         required time                         28.131    
                         arrival time                         -29.136    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.068ns  (logic 2.550ns (42.021%)  route 3.518ns (57.979%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 28.396 - 24.000 ) 
    Source Clock Delay      (SCD):    3.036ns = ( 23.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.728    23.036    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s00_axi_aclk
    SLICE_X38Y79         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518    23.554 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           0.990    24.544    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/val_alpha_s[0]
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.668 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s[4]_i_3__25/O
                         net (fo=1, routed)           1.055    25.724    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s[4]_i_3__25_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.304 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[4]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    26.304    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[4]_i_2__25_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.418 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[8]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    26.418    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[8]_i_2__25_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.532 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[12]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    26.532    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[12]_i_2__25_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.646 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[16]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    26.646    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[16]_i_2__25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.760 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[20]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    26.760    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[20]_i_2__25_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.874 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[24]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    26.874    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[24]_i_2__25_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.988 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[28]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    26.988    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[28]_i_2__25_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.259 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[32]_i_2__26/CO[0]
                         net (fo=1, routed)           1.473    28.731    cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/val_alpha_s_reg[28]_0[0]
    SLICE_X27Y85         LUT3 (Prop_lut3_I1_O)        0.373    29.104 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/s_alpha_s[32]_i_1__25/O
                         net (fo=1, routed)           0.000    29.104    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/D[0]
    SLICE_X27Y85         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.484    28.396    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/data_clk_i
    SLICE_X27Y85         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    28.396    
                         clock uncertainty           -0.302    28.094    
    SLICE_X27Y85         FDRE (Setup_fdre_C_D)        0.029    28.123    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         28.123    
                         arrival time                         -29.104    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.108ns  (logic 2.488ns (40.733%)  route 3.620ns (59.267%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 28.449 - 24.000 ) 
    Source Clock Delay      (SCD):    3.033ns = ( 23.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.725    23.033    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s00_axi_aclk
    SLICE_X5Y11          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    23.489 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           0.989    24.478    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/val_alpha_s[0]
    SLICE_X4Y11          LUT1 (Prop_lut1_I0_O)        0.124    24.602 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s[4]_i_3__12/O
                         net (fo=1, routed)           1.141    25.743    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s[4]_i_3__12_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.323 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[4]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    26.323    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[4]_i_2__12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[8]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    26.437    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[8]_i_2__12_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[12]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    26.551    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[12]_i_2__12_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[16]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    26.665    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[16]_i_2__12_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[20]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    26.779    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[20]_i_2__12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[24]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    26.893    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[24]_i_2__12_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.007 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[28]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    27.007    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[28]_i_2__12_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.278 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[32]_i_2__13/CO[0]
                         net (fo=1, routed)           1.491    28.768    cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/CO[0]
    SLICE_X5Y22          LUT3 (Prop_lut3_I1_O)        0.373    29.141 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/s_alpha_s[32]_i_1__12/O
                         net (fo=1, routed)           0.000    29.141    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/D[0]
    SLICE_X5Y22          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.537    28.449    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/data_clk_i
    SLICE_X5Y22          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    28.449    
                         clock uncertainty           -0.302    28.147    
    SLICE_X5Y22          FDRE (Setup_fdre_C_D)        0.029    28.176    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         28.176    
                         arrival time                         -29.141    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.113ns  (logic 2.297ns (37.574%)  route 3.816ns (62.426%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 28.397 - 24.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 22.978 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.670    22.978    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s00_axi_aclk
    SLICE_X24Y49         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518    23.496 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.138    24.634    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/val_alpha_s[0]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124    24.758 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s[4]_i_3__17/O
                         net (fo=1, routed)           1.025    25.782    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s[4]_i_3__17_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.362 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[4]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.362    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[4]_i_2__17_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.476 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[8]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.476    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[8]_i_2__17_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.590 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[12]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.590    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[12]_i_2__17_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.704 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[16]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.704    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[16]_i_2__17_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.818 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[20]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    26.818    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[20]_i_2__17_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.131 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[24]_i_2__17/O[3]
                         net (fo=1, routed)           1.654    28.785    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_next_s0[24]
    SLICE_X23Y55         LUT4 (Prop_lut4_I3_O)        0.306    29.091 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s[24]_i_1__17/O
                         net (fo=1, routed)           0.000    29.091    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_next_s[24]
    SLICE_X23Y55         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.485    28.397    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/data_clk_i
    SLICE_X23Y55         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[24]/C
                         clock pessimism              0.000    28.397    
                         clock uncertainty           -0.302    28.095    
    SLICE_X23Y55         FDRE (Setup_fdre_C_D)        0.032    28.127    cordicAtan_0/U0/cordic_top_inst/generate_cordic[19].cordic_impl_inst/s_alpha_s_reg[24]
  -------------------------------------------------------------------
                         required time                         28.127    
                         arrival time                         -29.091    
  -------------------------------------------------------------------
                         slack                                 -0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.518ns (18.956%)  route 2.215ns (81.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.554     2.746    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s00_axi_aclk
    SLICE_X38Y70         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418     3.164 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[28]/Q
                         net (fo=2, routed)           2.215     5.378    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s[28]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.100     5.478 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s[28]_i_1__21/O
                         net (fo=1, routed)           0.000     5.478    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_next_s[28]
    SLICE_X39Y72         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.724     4.885    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/data_clk_i
    SLICE_X39Y72         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s_reg[28]/C
                         clock pessimism              0.000     4.885    
                         clock uncertainty            0.302     5.187    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.270     5.457    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           5.478    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.467ns (16.896%)  route 2.297ns (83.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.486     2.678    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s00_axi_aclk
    SLICE_X18Y27         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.367     3.045 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[16]/Q
                         net (fo=2, routed)           2.297     5.342    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s[16]
    SLICE_X17Y28         LUT4 (Prop_lut4_I0_O)        0.100     5.442 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s[16]_i_1__14/O
                         net (fo=1, routed)           0.000     5.442    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_next_s[16]
    SLICE_X17Y28         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.660     4.821    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/data_clk_i
    SLICE_X17Y28         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[16]/C
                         clock pessimism              0.000     4.821    
                         clock uncertainty            0.302     5.123    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.270     5.393    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.393    
                         arrival time                           5.442    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/val_alpha_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_alpha_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.467ns (16.842%)  route 2.306ns (83.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.549     2.741    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s00_axi_aclk
    SLICE_X41Y75         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/val_alpha_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.367     3.108 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/val_alpha_s_reg[7]/Q
                         net (fo=2, routed)           2.306     5.414    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/val_alpha_s[7]
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.100     5.514 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_alpha_s[7]_i_1__23/O
                         net (fo=1, routed)           0.000     5.514    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_alpha_next_s[7]
    SLICE_X39Y74         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_alpha_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.721     4.882    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_clk_i
    SLICE_X39Y74         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_alpha_s_reg[7]/C
                         clock pessimism              0.000     4.882    
                         clock uncertainty            0.302     5.184    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.270     5.454    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/s_alpha_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           5.514    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.186ns (12.124%)  route 1.348ns (87.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.553     0.894    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s00_axi_aclk
    SLICE_X18Y27         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[15]/Q
                         net (fo=2, routed)           1.348     2.383    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s[15]
    SLICE_X18Y28         LUT4 (Prop_lut4_I0_O)        0.045     2.428 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s[15]_i_1__14/O
                         net (fo=1, routed)           0.000     2.428    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_next_s[15]
    SLICE_X18Y28         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.819     1.965    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/data_clk_i
    SLICE_X18Y28         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[15]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.302     2.267    
    SLICE_X18Y28         FDRE (Hold_fdre_C_D)         0.092     2.359    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.358ns (22.915%)  route 1.204ns (77.085%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.554     0.895    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s00_axi_aclk
    SLICE_X18Y29         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[22]/Q
                         net (fo=2, routed)           0.585     1.621    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s[22]
    SLICE_X19Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.666 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s[24]_i_5__14/O
                         net (fo=1, routed)           0.000     1.666    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s[24]_i_5__14_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.731 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[24]_i_2__14/O[1]
                         net (fo=1, routed)           0.619     2.350    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_next_s0[22]
    SLICE_X20Y29         LUT4 (Prop_lut4_I3_O)        0.107     2.457 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s[22]_i_1__14/O
                         net (fo=1, routed)           0.000     2.457    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_next_s[22]
    SLICE_X20Y29         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.819     1.965    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/data_clk_i
    SLICE_X20Y29         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[22]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.302     2.267    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.121     2.388    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.186ns (12.117%)  route 1.349ns (87.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.572     0.913    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s00_axi_aclk
    SLICE_X3Y24          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[22]/Q
                         net (fo=2, routed)           1.349     2.403    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s[22]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.045     2.448 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s[22]_i_1__13/O
                         net (fo=1, routed)           0.000     2.448    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_next_s[22]
    SLICE_X2Y23          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.838     1.984    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/data_clk_i
    SLICE_X2Y23          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[22]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.302     2.286    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.092     2.378    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/val_alpha_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/s_alpha_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.209ns (13.571%)  route 1.331ns (86.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.586     0.927    cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/s00_axi_aclk
    SLICE_X42Y84         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/val_alpha_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/val_alpha_s_reg[24]/Q
                         net (fo=2, routed)           1.331     2.422    cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/val_alpha_s_reg[28]_0[23]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.045     2.467 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[28].cordic_impl_inst/s_alpha_s[24]_i_1__27/O
                         net (fo=1, routed)           0.000     2.467    cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/data_i_s_reg[44][23]
    SLICE_X43Y89         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/s_alpha_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.858     2.004    cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/data_clk_i
    SLICE_X43Y89         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/s_alpha_s_reg[24]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.302     2.306    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.091     2.397    cordicAtan_0/U0/cordic_top_inst/generate_cordic[29].cordic_impl_inst/s_alpha_s_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.186ns (12.115%)  route 1.349ns (87.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.558     0.899    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s00_axi_aclk
    SLICE_X19Y33         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[19]/Q
                         net (fo=2, routed)           1.349     2.389    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s[19]
    SLICE_X17Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.434 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s[19]_i_1__15/O
                         net (fo=1, routed)           0.000     2.434    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_next_s[19]
    SLICE_X17Y34         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.825     1.971    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/data_clk_i
    SLICE_X17Y34         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[19]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.091     2.364    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/val_alpha_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.384ns (25.005%)  route 1.152ns (74.995%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.896    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s00_axi_aclk
    SLICE_X32Y31         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/val_alpha_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.061 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/val_alpha_s_reg[12]/Q
                         net (fo=2, routed)           0.579     1.640    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/val_alpha_s[12]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.685 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s[12]_i_3__2/O
                         net (fo=1, routed)           0.000     1.685    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s[12]_i_3__2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.749 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[12]_i_2__2/O[3]
                         net (fo=1, routed)           0.572     2.321    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_next_s0[12]
    SLICE_X33Y31         LUT4 (Prop_lut4_I3_O)        0.111     2.432 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.432    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_next_s[12]
    SLICE_X33Y31         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.822     1.968    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/data_clk_i
    SLICE_X33Y31         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[12]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.302     2.270    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.092     2.362    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/val_alpha_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.359ns (23.344%)  route 1.179ns (76.656%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.562     0.903    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s00_axi_aclk
    SLICE_X33Y9          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/val_alpha_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/val_alpha_s_reg[4]/Q
                         net (fo=2, routed)           0.596     1.639    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/val_alpha_s[4]
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s[4]_i_4__6/O
                         net (fo=1, routed)           0.000     1.684    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s[4]_i_4__6_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.747 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[4]_i_2__6/O[3]
                         net (fo=1, routed)           0.583     2.330    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_next_s0[4]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.110     2.440 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s[4]_i_1__6/O
                         net (fo=1, routed)           0.000     2.440    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_next_s[4]
    SLICE_X33Y8          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.830     1.976    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/data_clk_i
    SLICE_X33Y8          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[4]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.302     2.278    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.092     2.370    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.185ns  (logic 0.580ns (13.859%)  route 3.605ns (86.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.893    27.151    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.551    28.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y14         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    27.366    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         27.366    
                         arrival time                         -27.151    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.142ns  (logic 0.580ns (14.003%)  route 3.562ns (85.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.850    27.108    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.551    28.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    27.366    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         27.366    
                         arrival time                         -27.108    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.000ns  (logic 0.580ns (14.499%)  route 3.420ns (85.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 28.458 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.708    26.966    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y29         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.546    28.458    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y29         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/C
                         clock pessimism              0.000    28.458    
                         clock uncertainty           -0.302    28.156    
    ILOGIC_X0Y29         FDCE (Recov_fdce_C_CLR)     -0.795    27.361    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]
  -------------------------------------------------------------------
                         required time                         27.361    
                         arrival time                         -26.966    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.943ns  (logic 0.580ns (14.711%)  route 3.363ns (85.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 28.462 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.650    26.909    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y33         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.550    28.462    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y33         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/C
                         clock pessimism              0.000    28.462    
                         clock uncertainty           -0.302    28.160    
    ILOGIC_X0Y33         FDCE (Recov_fdce_C_CLR)     -0.795    27.365    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]
  -------------------------------------------------------------------
                         required time                         27.365    
                         arrival time                         -26.909    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.927ns  (logic 0.580ns (14.770%)  route 3.347ns (85.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 28.461 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.635    26.893    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y32         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.549    28.461    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y32         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/C
                         clock pessimism              0.000    28.461    
                         clock uncertainty           -0.302    28.159    
    ILOGIC_X0Y32         FDCE (Recov_fdce_C_CLR)     -0.795    27.364    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]
  -------------------------------------------------------------------
                         required time                         27.364    
                         arrival time                         -26.893    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.859ns  (logic 0.580ns (15.028%)  route 3.279ns (84.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 28.458 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.567    26.825    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.546    28.458    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y30         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
                         clock pessimism              0.000    28.458    
                         clock uncertainty           -0.302    28.156    
    ILOGIC_X0Y30         FDCE (Recov_fdce_C_CLR)     -0.795    27.361    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         27.361    
                         arrival time                         -26.825    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.842ns  (logic 0.580ns (15.097%)  route 3.262ns (84.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.549    26.808    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.551    28.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y35         FDCE (Recov_fdce_C_CLR)     -0.795    27.366    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         27.366    
                         arrival time                         -26.808    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.831ns  (logic 0.580ns (15.140%)  route 3.251ns (84.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 28.462 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.538    26.797    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.550    28.462    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000    28.462    
                         clock uncertainty           -0.302    28.160    
    ILOGIC_X0Y34         FDCE (Recov_fdce_C_CLR)     -0.795    27.365    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         27.365    
                         arrival time                         -26.797    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.766ns  (logic 0.580ns (15.402%)  route 3.186ns (84.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.473    26.732    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.551    28.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y36         FDCE (Recov_fdce_C_CLR)     -0.795    27.366    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         27.366    
                         arrival time                         -26.732    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.752ns  (logic 0.580ns (15.458%)  route 3.172ns (84.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 28.466 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658    22.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456    23.422 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.712    25.134    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.258 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.460    26.718    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       1.554    28.466    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000    28.466    
                         clock uncertainty           -0.302    28.164    
    ILOGIC_X0Y39         FDCE (Recov_fdce_C_CLR)     -0.795    27.369    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         27.369    
                         arrival time                         -26.718    
  -------------------------------------------------------------------
                         slack                                  0.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.899%)  route 1.256ns (87.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.598     2.339    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.207     2.095    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.186ns (12.715%)  route 1.277ns (87.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.618     2.359    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.207     2.095    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.296%)  route 1.327ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.668     2.409    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y41         FDCE (Remov_fdce_C_CLR)     -0.207     2.095    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.296%)  route 1.327ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.668     2.409    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     2.093    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.186ns (11.460%)  route 1.437ns (88.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.779     2.520    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    SLICE_X32Y30         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.821     1.967    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    SLICE_X32Y30         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.302     2.269    
    SLICE_X32Y30         FDCE (Remov_fdce_C_CLR)     -0.067     2.202    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.186ns (12.246%)  route 1.333ns (87.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.674     2.415    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     2.095    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.186ns (12.211%)  route 1.337ns (87.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.679     2.420    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.207     2.095    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.186ns (11.796%)  route 1.391ns (88.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.732     2.473    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.207     2.093    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.186ns (11.769%)  route 1.394ns (88.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.736     2.477    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.848     1.994    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y30         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.302     2.296    
    ILOGIC_X0Y30         FDCE (Remov_fdce_C_CLR)     -0.207     2.089    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.186ns (11.715%)  route 1.402ns (88.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.658     1.696    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.741 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.743     2.484    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=13189, routed)       0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     2.093    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.903ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.578    22.034    dds_ampl/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         22.034    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.578    22.034    dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         22.034    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.578    22.034    dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]
  -------------------------------------------------------------------
                         required time                         22.034    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.578    22.034    dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         22.034    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[5]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.578    22.034    dds_ampl/U0/wb_add_const_inst/offset_s_reg[5]
  -------------------------------------------------------------------
                         required time                         22.034    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[8]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.578    22.034    dds_ampl/U0/wb_add_const_inst/offset_s_reg[8]
  -------------------------------------------------------------------
                         required time                         22.034    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[9]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.578    22.034    dds_ampl/U0/wb_add_const_inst/offset_s_reg[9]
  -------------------------------------------------------------------
                         required time                         22.034    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.580ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X10Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X10Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.492    22.120    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         22.120    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.580    

Slack (MET) :             11.580ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X10Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X10Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.492    22.120    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         22.120    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.580    

Slack (MET) :             11.580ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 0.419ns (5.532%)  route 7.155ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.658     2.966    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     3.385 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        7.155    10.540    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X10Y64         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        1.492    22.684    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X10Y64         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[8]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.492    22.120    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         22.120    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 11.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.903ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.128ns (7.137%)  route 1.665ns (92.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.665     2.690    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y67         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.825     1.195    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y67         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[5]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X11Y67         FDCE (Remov_fdce_C_CLR)     -0.145     0.787    dds_offset/U0/wb_add_const_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.128ns (7.137%)  route 1.665ns (92.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.665     2.690    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X11Y67         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.825     1.195    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X11Y67         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[8]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X11Y67         FDCE (Remov_fdce_C_CLR)     -0.145     0.787    dds_offset/U0/wb_add_const_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.128ns (6.830%)  route 1.746ns (93.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.746     2.771    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y66         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.826     1.196    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y66         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[2]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X12Y66         FDCE (Remov_fdce_C_CLR)     -0.120     0.813    dds_offset/U0/wb_add_const_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.128ns (6.830%)  route 1.746ns (93.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.746     2.771    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y66         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.826     1.196    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y66         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X12Y66         FDCE (Remov_fdce_C_CLR)     -0.120     0.813    dds_offset/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.003ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.128ns (6.678%)  route 1.789ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.789     2.813    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y68         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.824     1.194    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y68         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/C
                         clock pessimism             -0.263     0.931    
    SLICE_X12Y68         FDCE (Remov_fdce_C_CLR)     -0.120     0.811    dds_offset/U0/wb_add_const_inst/offset_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.128ns (6.678%)  route 1.789ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.789     2.813    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y68         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.824     1.194    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y68         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism             -0.263     0.931    
    SLICE_X12Y68         FDCE (Remov_fdce_C_CLR)     -0.120     0.811    dds_offset/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.128ns (6.678%)  route 1.789ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.789     2.813    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X12Y68         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.824     1.194    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X12Y68         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[4]/C
                         clock pessimism             -0.263     0.931    
    SLICE_X12Y68         FDCE (Remov_fdce_C_CLR)     -0.120     0.811    dds_offset/U0/wb_add_const_inst/offset_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.032ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.128ns (6.654%)  route 1.796ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.796     2.820    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X13Y65         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.827     1.197    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X13Y65         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[1]/C
                         clock pessimism             -0.263     0.934    
    SLICE_X13Y65         FDCE (Remov_fdce_C_CLR)     -0.145     0.789    dds_offset/U0/wb_add_const_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.032ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.128ns (6.654%)  route 1.796ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.796     2.820    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X13Y65         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.827     1.197    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X13Y65         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[3]/C
                         clock pessimism             -0.263     0.934    
    SLICE_X13Y65         FDCE (Remov_fdce_C_CLR)     -0.145     0.789    dds_offset/U0/wb_add_const_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.032ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.128ns (6.654%)  route 1.796ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.556     0.897    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     1.025 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=4746, routed)        1.796     2.820    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X13Y65         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2037, routed)        0.827     1.197    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X13Y65         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[7]/C
                         clock pessimism             -0.263     0.934    
    SLICE_X13Y65         FDCE (Remov_fdce_C_CLR)     -0.145     0.789    dds_offset/U0/wb_add_const_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  2.032    





