// Seed: 3000233274
module module_0 ();
  tri id_2, id_3, id_4;
  id_5 :
  assert property (@(~1 - id_3) id_5);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35#(
        .id_36(id_37),
        .id_38(1 - id_39[1]),
        .id_40(1),
        .id_41(id_42)
    ),
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    .id_59(id_54),
    id_55,
    id_56,
    id_57,
    id_58,
    id_35,
    id_25,
    id_38,
    id_26,
    id_25,
    id_11,
    id_48
);
  inout wire id_58;
  output wire id_57;
  inout wire id_56;
  inout wire id_55;
  output wire id_54;
  inout wire id_53;
  output wire id_52;
  output wire id_51;
  output wire id_50;
  output wire id_49;
  inout wire id_48;
  inout wire id_47;
  output wire id_46;
  output wire id_45;
  inout wire id_44;
  input wire id_43;
  input wire id_42;
  input wire id_41;
  input wire id_40;
  inout wire id_39;
  output wire id_38;
  output wire id_37;
  output wire id_36;
  output wire id_35;
  inout wire id_34;
  inout wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_60 = (id_9), id_61;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
