// Seed: 294006718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri1 id_4;
  output wire id_3;
  input wire id_2;
  assign module_1.id_4 = 0;
  input wire id_1;
  parameter id_5 = 1;
  assign id_4 = -1;
  reg id_6;
  always @(id_1) id_6 <= #1 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd20
) (
    input supply1 _id_0,
    output tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    output wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply0 id_9
);
  logic [id_0 : id_0] id_11 = id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_11 = id_0;
endmodule
