<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Wed May  6 15:21:11 PDT 2015</date>
  <user>esavin</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2015WW20</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr6</sip_relver>
  <sip_relname>ALL_2015WW20_R1p0_PICr6</sip_relname>
  <sip_owner>esavin</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>1390</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
      <h2>RTL Updates:</h2>
         <dt>HSDs: <dt>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1303968212">1303968212, "Bad function definition harming X-Prop behavior"</a>:
            Added the automatic keyword to function definitions.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1404042561">1404042561, "Ensure not missing Intellectual Property Copyright header Notice"</a>:
         Changed the header info to specifically include the Intel Proprietary keyword.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1404076037">1404076037, "Endpoint Usync assertion needs to be disabled if usyncselect is 0"</a>:
            Disabled the assertion when usyncselect=0.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1403907749">1403907749, "Unused MISR code in the endpoint gives lintra errors on undefined assertion"</a>:
            Removed the MISR code from the Endpoint deliverable.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1603922603">1603922603, "IOSF Sideband 2014WW39_R1p0_v5 has xprop issue"</a>:
            Changed an "==" sign to "===", in file sbcvram2.sv for latch-based FIFOs.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1503914222">1503914222, "Need CDC fix for custom synchronizer"</a>:
            Removed the cdc custom synchronizer directives.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1503943013">1503943013, "IOSF Sideband Endpoint RTL is flagging assertion error when the RTL is exiting power gating"</a>:
            The nxtstate assertions are now disabled upon reset.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1603947737">1603947737, "SB Endpoint Code not Xprop-able"</a>:
            Fixed the function definitions to use the automatic keyword.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1403984096">1403984096, "Change default value of port_idle_ff to 1"</a>:
            The reset value of port_idle_ff is now changed to 1 (was 0).
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1403929860">1403929860, "SideBand EndPoint ports are direct inputs to the visa ulms without flops"</a>:
            Added a flop on the ip_idle visa bit.
         </dd>
         <dd>
            <a href="https://hsdes.intel.com/home/default.html#article?id=1404148396">1404148396, "Add VCS Congruency support for IOSF sideband endpoint."</a>:
            The coding style referred to in this HSD occurs in a block of code that is not synthesizable, used for SV assertions only, and protected with synopsys translate_off pragmas. Although this piece of code should not actually be a real congruency problem, we have still changed the coding style to be congruency compliant.
         </dd>
      </dl>
      
      <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
      <dd>Removed the "cdc custom synchronizer" directives in the CDC control file.</dd>
   </dl>
       
      <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
      <dd>Test support for the RTL changes.</dd>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<p>None</p>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
      <h2>Integration Notes:</h2>
<p><b>NOTE:</b> The first Sideband Fabric release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
      <ul>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=22&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=22&App_id=all&showlatest=0</a></li>
      </ul>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
