Release 6.3.03i Par G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

X1::  Mon Jun 20 16:52:28 2005


C:/ISE/bin/nt/par.exe -w -intstyle ise -ol std -t 1 test_bus_map.ncd
test_bus.ncd test_bus.pcf 


Constraints file: test_bus.pcf

Loading device database for application Par from file "test_bus_map.ncd".
   "test_bus" is an NCD, version 2.38, device xc2s300e, package pq208, speed -6
Loading device for application Par from file '2s300e.nph' in environment C:/ISE.
Device speed data version:  PRODUCTION 1.17 2004-06-25.


Resolved that IOB <pb_d<4>> must be placed at site P126.
Resolved that IOB <sdram_cke> must be placed at site P99.
Resolved that IOB <pb_d<5>> must be placed at site P120.
Resolved that IOB <pb_d<6>> must be placed at site P116.
Resolved that IOB <pb_d<7>> must be placed at site P108.
Resolved that IOB <pb_d<8>> must be placed at site P127.
Resolved that GCLKIOB <sdram_clk> must be placed at site P80.
Resolved that IOB <pb_d<9>> must be placed at site P129.
Resolved that IOB <pb_ub_n> must be placed at site P146.
Resolved that IOB <sdram_ras_n> must be placed at site P97.
Resolved that IOB <pb_d<10>> must be placed at site P132.
Resolved that IOB <pb_d<11>> must be placed at site P133.
Resolved that IOB <pb_d<12>> must be placed at site P134.
Resolved that IOB <pb_d<13>> must be placed at site P136.
Resolved that IOB <pb_d<14>> must be placed at site P138.
Resolved that IOB <pb_d<15>> must be placed at site P139.
Resolved that IOB <sdram_we_n> must be placed at site P95.
Resolved that IOB <pb_lb_n> must be placed at site P140.
Resolved that IOB <fpga_init_n> must be placed at site P107.
Resolved that IOB <pb_a<0>> must be placed at site P83.
Resolved that IOB <pb_a<1>> must be placed at site P84.
Resolved that IOB <pb_a<2>> must be placed at site P86.
Resolved that IOB <pb_a<3>> must be placed at site P87.
Resolved that IOB <pb_a<10>> must be placed at site P102.
Resolved that IOB <pb_a<4>> must be placed at site P88.
Resolved that IOB <sdram_ce_n> must be placed at site P98.
Resolved that IOB <pb_a<11>> must be placed at site P109.
Resolved that IOB <pb_a<5>> must be placed at site P89.
Resolved that IOB <pb_a<12>> must be placed at site P110.
Resolved that IOB <pb_a<6>> must be placed at site P93.
Resolved that IOB <sdram_cas_n> must be placed at site P96.
Resolved that IOB <pb_a<13>> must be placed at site P111.
Resolved that IOB <pb_a<7>> must be placed at site P94.
Resolved that IOB <pb_a<14>> must be placed at site P112.
Resolved that IOB <pb_a<8>> must be placed at site P100.
Resolved that IOB <pb_a<9>> must be placed at site P101.
Resolved that IOB <pb_d<0>> must be placed at site P153.
Resolved that IOB <pb_d<1>> must be placed at site P145.
Resolved that IOB <pb_d<2>> must be placed at site P141.
Resolved that IOB <pb_d<3>> must be placed at site P135.


Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            39 out of 142    27%
      Number of LOCed External IOBs   39 out of 39    100%

   Number of SLICEs                   34 out of 3072    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98981d) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99a245) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file test_bus.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 228 unrouted;       REAL time: 2 secs 

Phase 2: 199 unrouted;       REAL time: 2 secs 

Phase 3: 23 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|   sdram_clk_BUFGP          |  Global  |   29   |  0.072     |  0.500      |
+----------------------------+----------+--------+------------+-------------+


   The Delay Summary Report

   The SCORE FOR THIS DESIGN is: 176


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.242
   The MAXIMUM PIN DELAY IS:                               3.917
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   2.595

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
         138          39          27          24           0           0

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_bus.ncd.


PAR done.
