Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec  5 13:22:52 2023
| Host         : luigi-desk running 64-bit Ubuntu 23.04
| Command      : report_timing_summary -max_paths 10 -file CW305_designstart_top_timing_summary_routed.rpt -pb CW305_designstart_top_timing_summary_routed.pb -rpx CW305_designstart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CW305_designstart_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.604       -1.604                      1                13105        0.072        0.000                      0                13105        3.000        0.000                       0                  5378  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_m3_for_arty_a7_clk_wiz_0_0                      {0.000 5.000}        10.000          100.000         
  cpu_clk                                                  {0.000 10.000}       20.000          50.000          
pll_clk1                                                   {0.000 10.000}       20.000          50.000          
slow_out_clk                                               {0.000 50.000}       100.000         10.000          
swclk                                                      {0.000 10.000}       20.000          50.000          
tio_clkin                                                  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                                        8.408        0.000                       0                     3  
  cpu_clk                                                        0.593        0.000                      0                 9735        0.101        0.000                      0                 9735        9.146        0.000                       0                  4983  
pll_clk1                                                                                                                                                                                                    18.408        0.000                       0                     1  
slow_out_clk                                                    88.633        0.000                      0                    1        5.623        0.000                      0                    1                                                                          
swclk                                                            3.284        0.000                      0                  673        0.126        0.000                      0                  673        9.500        0.000                       0                   389  
tio_clkin                                                                                                                                                                                                   18.408        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
swclk         cpu_clk             4.359        0.000                      0                  245        1.385        0.000                      0                  245  
slow_out_clk  pll_clk1            8.726        0.000                      0                    1        9.929        0.000                      0                    1  
cpu_clk       slow_out_clk       10.135        0.000                      0                    6        3.333        0.000                      0                    6  
swclk         slow_out_clk       -1.604       -1.604                      1                    2        5.511        0.000                      0                    2  
cpu_clk       swclk              11.734        0.000                      0                  174        0.072        0.000                      0                  174  
slow_out_clk  swclk               8.795        0.000                      0                  136        0.151        0.000                      0                  136  
slow_out_clk  tio_clkin           8.646        0.000                      0                    1       10.060        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                 11.240        0.000                      0                 2295        0.453        0.000                      0                 2295  
**async_default**  cpu_clk            swclk                   17.083        0.000                      0                    2        0.569        0.000                      0                    2  
**async_default**  slow_out_clk       swclk                   16.981        0.000                      0                   24        0.604        0.000                      0                   24  
**async_default**  swclk              swclk                    6.649        0.000                      0                  330        1.293        0.000                      0                  330  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
  To Clock:  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_m3_for_arty_a7_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.215ns  (logic 3.276ns (17.049%)  route 15.939ns (82.951%))
  Logic Levels:           25  (LUT3=3 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 21.250 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.708    19.972    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.105    20.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.399    20.476    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I2_O)        0.105    20.581 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[0]_i_1/O
                         net (fo=1, routed)           0.000    20.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state_n_132
    SLICE_X49Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.250    21.250    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X49Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/C
                         clock pessimism              0.066    21.316    
                         clock uncertainty           -0.173    21.144    
    SLICE_X49Y103        FDCE (Setup_fdce_C_D)        0.030    21.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]
  -------------------------------------------------------------------
                         required time                         21.174    
                         arrival time                         -20.581    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.212ns  (logic 3.276ns (17.052%)  route 15.936ns (82.948%))
  Logic Levels:           25  (LUT3=3 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 21.250 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.708    19.972    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.105    20.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.396    20.473    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I2_O)        0.105    20.578 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[1]_i_1/O
                         net (fo=1, routed)           0.000    20.578    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state_n_133
    SLICE_X49Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.250    21.250    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X49Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/C
                         clock pessimism              0.066    21.316    
                         clock uncertainty           -0.173    21.144    
    SLICE_X49Y102        FDCE (Setup_fdce_C_D)        0.030    21.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]
  -------------------------------------------------------------------
                         required time                         21.174    
                         arrival time                         -20.578    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.209ns  (logic 3.276ns (17.054%)  route 15.933ns (82.946%))
  Logic Levels:           25  (LUT3=3 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 21.250 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.708    19.972    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.105    20.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.393    20.470    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I2_O)        0.105    20.575 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_1/O
                         net (fo=1, routed)           0.000    20.575    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state_n_134
    SLICE_X49Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.250    21.250    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X49Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/C
                         clock pessimism              0.066    21.316    
                         clock uncertainty           -0.173    21.144    
    SLICE_X49Y102        FDCE (Setup_fdce_C_D)        0.032    21.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]
  -------------------------------------------------------------------
                         required time                         21.176    
                         arrival time                         -20.575    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.230ns  (logic 3.276ns (17.036%)  route 15.954ns (82.964%))
  Logic Levels:           25  (LUT3=3 LUT4=2 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 21.254 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.708    19.972    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.105    20.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.414    20.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_pmask_reg_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.105    20.595 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_fmask_i_1/O
                         net (fo=1, routed)           0.000    20.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg_3
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.254    21.254    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                         clock pessimism              0.111    21.365    
                         clock uncertainty           -0.173    21.193    
    SLICE_X45Y102        FDCE (Setup_fdce_C_D)        0.030    21.223    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                         -20.595    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 3.276ns (17.164%)  route 15.810ns (82.836%))
  Logic Levels:           25  (LUT3=3 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 21.248 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.708    19.972    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.105    20.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.270    20.347    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_pmask_reg_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I2_O)        0.105    20.452 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_pmask_i_1/O
                         net (fo=1, routed)           0.000    20.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg_3
    SLICE_X51Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.248    21.248    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X51Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/C
                         clock pessimism              0.066    21.314    
                         clock uncertainty           -0.173    21.142    
    SLICE_X51Y103        FDCE (Setup_fdce_C_D)        0.030    21.172    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg
  -------------------------------------------------------------------
                         required time                         21.172    
                         arrival time                         -20.452    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_halt_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.980ns  (logic 3.276ns (17.260%)  route 15.704ns (82.740%))
  Logic Levels:           25  (LUT3=3 LUT4=2 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 21.261 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.465    19.728    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/preempt_invoke
    SLICE_X60Y96         LUT5 (Prop_lut5_I3_O)        0.105    19.833 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_halt_i_4/O
                         net (fo=1, routed)           0.407    20.240    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_halt_i_4_n_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I2_O)        0.105    20.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_halt_i_1/O
                         net (fo=1, routed)           0.000    20.345    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_halt_i_1_n_0
    SLICE_X60Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_halt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.261    21.261    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X60Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_halt_reg/C
                         clock pessimism              0.000    21.261    
                         clock uncertainty           -0.173    21.088    
    SLICE_X60Y96         FDCE (Setup_fdce_C_D)        0.076    21.164    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_halt_reg
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                         -20.345    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_sleeponexit_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.934ns  (logic 3.276ns (17.302%)  route 15.658ns (82.698%))
  Logic Levels:           25  (LUT3=4 LUT4=2 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 21.261 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.493    19.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.105    19.862 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_i_1/O
                         net (fo=2, routed)           0.333    20.194    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/nxt_int_tail
    SLICE_X60Y96         LUT3 (Prop_lut3_I2_O)        0.105    20.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_sleeponexit_i_1/O
                         net (fo=1, routed)           0.000    20.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/nxt_slp_sleeponexit
    SLICE_X60Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_sleeponexit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.261    21.261    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X60Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_sleeponexit_reg/C
                         clock pessimism              0.000    21.261    
                         clock uncertainty           -0.173    21.088    
    SLICE_X60Y96         FDCE (Setup_fdce_C_D)        0.072    21.160    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_sleeponexit_reg
  -------------------------------------------------------------------
                         required time                         21.160    
                         arrival time                         -20.299    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_tail_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.794ns  (logic 3.171ns (16.873%)  route 15.623ns (83.127%))
  Logic Levels:           24  (LUT3=3 LUT4=2 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 21.264 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.493    19.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.105    19.862 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_i_1/O
                         net (fo=2, routed)           0.297    20.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/nxt_int_tail
    SLICE_X62Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_tail_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.264    21.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X62Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_tail_reg/C
                         clock pessimism              0.000    21.264    
                         clock uncertainty           -0.173    21.091    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.004    21.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_tail_reg
  -------------------------------------------------------------------
                         required time                         21.087    
                         arrival time                         -20.159    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halt_req_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.800ns  (logic 3.276ns (17.426%)  route 15.524ns (82.574%))
  Logic Levels:           25  (LUT3=3 LUT4=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 21.261 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.457    19.720    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/preempt_invoke
    SLICE_X60Y96         LUT6 (Prop_lut6_I3_O)        0.105    19.825 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halt_req_reg_i_3/O
                         net (fo=1, routed)           0.234    20.060    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halt_req_reg_i_3_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.105    20.165 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halt_req_reg_i_1/O
                         net (fo=1, routed)           0.000    20.165    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halt_req_reg_i_1_n_0
    SLICE_X60Y95         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halt_req_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.261    21.261    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X60Y95         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halt_req_reg_reg/C
                         clock pessimism              0.000    21.261    
                         clock uncertainty           -0.173    21.088    
    SLICE_X60Y95         FDCE (Setup_fdce_C_D)        0.072    21.160    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halt_req_reg_reg
  -------------------------------------------------------------------
                         required time                         21.160    
                         arrival time                         -20.165    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/bkpt_dfsr_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.761ns  (logic 3.276ns (17.462%)  route 15.485ns (82.538%))
  Logic Levels:           25  (LUT3=3 LUT4=3 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 21.264 - 20.000 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.365     1.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.379     1.744 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/Q
                         net (fo=19, routed)          0.935     2.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.105     2.784 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fpb_matched_proti[3]_i_12/O
                         net (fo=3, routed)           0.915     3.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/nvic_int_mpu_nmihf
    SLICE_X28Y129        LUT3 (Prop_lut3_I1_O)        0.105     3.804 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/fpb_matched_protd[3]_i_19/O
                         net (fo=140, routed)         1.367     5.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_333
    SLICE_X6Y127         LUT4 (Prop_lut4_I2_O)        0.105     5.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_maskgen/i_/str_stat_ex[2]_i_451/O
                         net (fo=6, routed)           0.688     5.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/region_mask[18]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.105     6.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.510     6.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.105     6.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.534     7.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X11Y129        LUT5 (Prop_lut5_I2_O)        0.105     7.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.827     8.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X13Y129        LUT6 (Prop_lut6_I4_O)        0.105     8.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.521     8.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.105     8.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.493     9.372    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.105     9.477 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.670    10.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X10Y126        MUXF7 (Prop_muxf7_S_O)       0.241    10.388 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           1.060    11.448    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.241    11.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.460    12.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.105    12.254 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.866    13.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.105    13.225 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.538    13.763    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X47Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.868 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.461    14.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.105    14.434 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=1, routed)           0.255    14.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.105    14.795 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.477    15.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.377 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.323    15.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.105    15.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.504    16.308    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X50Y109        LUT4 (Prop_lut4_I1_O)        0.105    16.413 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.736    17.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.254 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.473    17.727    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X57Y109        LUT6 (Prop_lut6_I0_O)        0.105    17.832 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           0.815    18.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.105    18.752 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.407    19.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.105    19.264 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           0.527    19.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/preempt_invoke
    SLICE_X62Y96         LUT5 (Prop_lut5_I1_O)        0.105    19.895 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/bkpt_dfsr_i_2/O
                         net (fo=1, routed)           0.125    20.021    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_masked_bkpt
    SLICE_X62Y96         LUT4 (Prop_lut4_I0_O)        0.105    20.126 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/bkpt_dfsr_i_1/O
                         net (fo=1, routed)           0.000    20.126    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/bkpt_dfsr_i_1_n_0
    SLICE_X62Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/bkpt_dfsr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.264    21.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X62Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/bkpt_dfsr_reg/C
                         clock pessimism              0.000    21.264    
                         clock uncertainty           -0.173    21.091    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)        0.072    21.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/bkpt_dfsr_reg
  -------------------------------------------------------------------
                         required time                         21.163    
                         arrival time                         -20.126    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.285%)  route 0.114ns (44.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.562     0.562    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y55         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.114     0.817    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X56Y54         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.833     0.833    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X56Y54         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X56Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.716    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.705%)  route 0.166ns (50.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.561     0.561    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y57         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.166     0.891    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X56Y55         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.833     0.833    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X56Y55         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X56Y55         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.782    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_code_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.584%)  route 0.284ns (60.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.570     0.570    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_code_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     0.711 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_code_ex_reg[0]/Q
                         net (fo=2, routed)           0.284     0.994    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/lsu_exit_code_ex[0]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.039 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___374/O
                         net (fo=1, routed)           0.000     1.039    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[4]_2[0]
    SLICE_X31Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.838     0.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X31Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]/C
                         clock pessimism              0.000     0.838    
    SLICE_X31Y100        FDCE (Hold_fdce_C_D)         0.091     0.929    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/int_value_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.602%)  route 0.309ns (62.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.565     0.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X47Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[5]/Q
                         net (fo=12, routed)          0.309     1.014    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/HWDATAS[8]_INST_0_i_1[5]
    SLICE_X56Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.059 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___365/O
                         net (fo=1, routed)           0.000     1.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/int_value_reg_reg[10]_1[7]
    SLICE_X56Y91         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/int_value_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.832     0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/HCLK
    SLICE_X56Y91         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/int_value_reg_reg[7]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.120     0.947    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/int_value_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.565     0.565    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y57         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.108     0.814    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/trans_in[0]
    SLICE_X70Y56         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.838     0.838    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X70Y56         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.256     0.582    
    SLICE_X70Y56         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.699    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.586     0.586    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X75Y70         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.782    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X75Y70         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.857     0.857    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X75Y70         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.271     0.586    
    SLICE_X75Y70         FDRE (Hold_fdre_C_D)         0.075     0.661    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.231ns
    Source Clock Delay      (SCD):    -0.005ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375    -0.299    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -0.279 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.005    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     0.136 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.191    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X51Y49         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417    -0.312    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -0.269 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500     0.231    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X51Y49         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.235    -0.005    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.075     0.070    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/d_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/q_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.559     0.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/HCLK
    SLICE_X39Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/d_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/d_sync1_reg/Q
                         net (fo=1, routed)           0.055     0.755    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/d_sync1_reg_n_0
    SLICE_X39Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.829     0.829    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/HCLK
    SLICE_X39Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/q_reg/C
                         clock pessimism             -0.270     0.559    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.075     0.634    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/q_reg
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/q_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.562     0.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/HCLK
    SLICE_X31Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/Q
                         net (fo=1, routed)           0.055     0.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1
    SLICE_X31Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.831     0.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/HCLK
    SLICE_X31Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/q_reg/C
                         clock pessimism             -0.269     0.562    
    SLICE_X31Y68         FDCE (Hold_fdce_C_D)         0.075     0.637    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/q_reg
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/d_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/q_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.565     0.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/HCLK
    SLICE_X63Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/d_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/d_sync1_reg/Q
                         net (fo=1, routed)           0.055     0.761    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/d_sync1
    SLICE_X63Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.836     0.836    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/HCLK
    SLICE_X63Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/q_reg/C
                         clock pessimism             -0.271     0.565    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.075     0.640    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/q_reg
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y12     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y12     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y13     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y13     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y16     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y16     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X76Y70     m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X56Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X76Y70     m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X76Y70     m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X60Y59     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_clk1 }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2  CCLK_MUX/I0



---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       88.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.623ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.633ns  (required time - arrival time)
  Source:                 uart_rxd
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led3
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.342ns  (logic 5.291ns (51.162%)  route 5.051ns (48.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.500    uart_rxd
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.951 r  uart_rxd_IBUF_inst/O
                         net (fo=2, routed)           2.544     4.495    uart_rxd_IBUF
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.105     4.600 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.507     7.107    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.735    10.842 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000    10.842    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                 88.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.623ns  (arrival time - required time)
  Source:                 uart_rxd
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led3
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.325ns (50.009%)  route 2.324ns (49.991%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.500    uart_rxd
    R16                  IBUF (Prop_ibuf_I_O)         0.288     0.788 r  uart_rxd_IBUF_inst/O
                         net (fo=2, routed)           1.303     2.091    uart_rxd_IBUF
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.136 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.021     3.156    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         1.992     5.148 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     5.148    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  5.623    






---------------------------------------------------------------------------------------------------
From Clock:  swclk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack        3.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/D
                            (falling edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (swclk fall@10.000ns - swclk rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 0.694ns (10.411%)  route 5.972ns (89.589%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437     5.688    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X4Y137         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDPE (Prop_fdpe_C_Q)         0.379     6.067 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/Q
                         net (fo=10, routed)          3.607     9.675    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir[1]
    SLICE_X29Y65         LUT6 (Prop_lut6_I3_O)        0.105     9.780 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_6/O
                         net (fo=1, routed)           0.237    10.017    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_6_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.105    10.122 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_4/O
                         net (fo=1, routed)           2.128    12.250    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_4_n_0
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.105    12.354 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_1/O
                         net (fo=1, routed)           0.000    12.354    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDODi
    SLICE_X0Y128         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk fall edge)     10.000    10.000 f  
    B15                                               0.000    10.000 f  swclk (IN)
                         net (fo=0)                   0.000    10.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    11.355 f  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    13.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.787 f  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.321    15.108    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X0Y128         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.530    15.638    
                         clock uncertainty           -0.035    15.603    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.036    15.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        12.755ns  (logic 1.009ns (7.911%)  route 11.746ns (92.089%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.791    13.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.105    13.496 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    14.213    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    14.318 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    15.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    15.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.537    18.345    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.105    18.450 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Busabort_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    18.450    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/NextBusabort
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                         clock pessimism              0.464    25.522    
                         clock uncertainty           -0.035    25.486    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.030    25.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         25.516    
                         arrival time                         -18.450    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 1.009ns (7.897%)  route 11.768ns (92.103%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.791    13.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.105    13.496 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    14.213    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    14.318 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    15.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    15.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.559    18.367    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X30Y59         LUT5 (Prop_lut5_I3_O)        0.105    18.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[0]_i_1/O
                         net (fo=1, routed)           0.000    18.472    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[0]_i_1_n_0
    SLICE_X30Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/C
                         clock pessimism              0.464    25.522    
                         clock uncertainty           -0.035    25.486    
    SLICE_X30Y59         FDCE (Setup_fdce_C_D)        0.072    25.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]
  -------------------------------------------------------------------
                         required time                         25.558    
                         arrival time                         -18.472    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        12.752ns  (logic 1.009ns (7.913%)  route 11.743ns (92.087%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.791    13.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.105    13.496 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    14.213    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    14.318 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    15.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    15.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.534    18.342    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X30Y59         LUT5 (Prop_lut5_I3_O)        0.105    18.447 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_1/O
                         net (fo=1, routed)           0.000    18.447    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_1_n_0
    SLICE_X30Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/C
                         clock pessimism              0.464    25.522    
                         clock uncertainty           -0.035    25.486    
    SLICE_X30Y59         FDCE (Setup_fdce_C_D)        0.076    25.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]
  -------------------------------------------------------------------
                         required time                         25.562    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 1.009ns (7.952%)  route 11.679ns (92.048%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.791    13.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.105    13.496 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    14.213    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    14.318 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    15.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    15.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.470    18.278    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/ApRegSelEn
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.105    18.383 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Busreq_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    18.383    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/NextBusreq
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
                         clock pessimism              0.464    25.522    
                         clock uncertainty           -0.035    25.486    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.032    25.518    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         25.518    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        12.282ns  (logic 1.009ns (8.215%)  route 11.273ns (91.785%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.791    13.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.105    13.496 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    14.213    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    14.318 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    15.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    15.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.064    17.872    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    17.977 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    17.977    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_1_n_0
    SLICE_X30Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
                         clock pessimism              0.464    25.522    
                         clock uncertainty           -0.035    25.486    
    SLICE_X30Y58         FDCE (Setup_fdce_C_D)        0.072    25.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         25.558    
                         arrival time                         -17.977    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        12.134ns  (logic 1.009ns (8.315%)  route 11.125ns (91.685%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.791    13.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.105    13.496 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    14.213    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    14.318 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    15.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    15.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           1.916    17.724    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.105    17.829 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_i_1/O
                         net (fo=1, routed)           0.000    17.829    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_i_1_n_0
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                         clock pessimism              0.464    25.522    
                         clock uncertainty           -0.035    25.486    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.032    25.518    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg
  -------------------------------------------------------------------
                         required time                         25.518    
                         arrival time                         -17.829    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 0.904ns (8.179%)  route 10.149ns (91.821%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.761    13.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X34Y56         LUT3 (Prop_lut3_I2_O)        0.105    13.467 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.121    13.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.105    13.693 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.103    14.796    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.105    14.901 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.847    16.748    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.266    25.053    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/C
                         clock pessimism              0.464    25.517    
                         clock uncertainty           -0.035    25.481    
    SLICE_X38Y61         FDCE (Setup_fdce_C_CE)      -0.136    25.345    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]
  -------------------------------------------------------------------
                         required time                         25.345    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 0.904ns (8.179%)  route 10.149ns (91.821%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.761    13.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X34Y56         LUT3 (Prop_lut3_I2_O)        0.105    13.467 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.121    13.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.105    13.693 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.103    14.796    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.105    14.901 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.847    16.748    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.266    25.053    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
                         clock pessimism              0.464    25.517    
                         clock uncertainty           -0.035    25.481    
    SLICE_X38Y61         FDCE (Setup_fdce_C_CE)      -0.136    25.345    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]
  -------------------------------------------------------------------
                         required time                         25.345    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 0.904ns (8.207%)  route 10.111ns (91.793%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         5.761    13.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X34Y56         LUT3 (Prop_lut3_I2_O)        0.105    13.467 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.121    13.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.105    13.693 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.441    15.134    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.105    15.239 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.472    16.711    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism              0.464    25.519    
                         clock uncertainty           -0.035    25.483    
    SLICE_X34Y62         FDCE (Setup_fdce_C_CE)      -0.136    25.347    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         25.347    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                  8.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.659%)  route 0.074ns (28.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.565     2.231    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X43Y57         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     2.372 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[19]/Q
                         net (fo=3, routed)           0.074     2.446    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[19]
    SLICE_X42Y57         LUT3 (Prop_lut3_I0_O)        0.045     2.491 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check[4]_i_1/O
                         net (fo=1, routed)           0.000     2.491    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD[4]
    SLICE_X42Y57         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.835     2.910    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X42Y57         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/C
                         clock pessimism             -0.666     2.244    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.121     2.365    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.565     2.231    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.141     2.372 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.067     2.439    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/CDBGPWRUPACK
    SLICE_X31Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.835     2.910    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/SWCLKTCK
    SLICE_X31Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
                         clock pessimism             -0.679     2.231    
    SLICE_X31Y63         FDCE (Hold_fdce_C_D)         0.075     2.306    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.564     2.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y66         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.141     2.371 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.067     2.438    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/CSYSPWRUPACK
    SLICE_X31Y66         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.833     2.908    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/SWCLKTCK
    SLICE_X31Y66         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
                         clock pessimism             -0.678     2.230    
    SLICE_X31Y66         FDCE (Hold_fdce_C_D)         0.075     2.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.395%)  route 0.071ns (27.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.597     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X0Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDCE (Prop_fdce_C_Q)         0.141     2.404 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/Q
                         net (fo=3, routed)           0.071     2.475    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg_n_0_[2]
    SLICE_X1Y137         LUT4 (Prop_lut4_I0_O)        0.045     2.520 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[3]_i_1_n_0
    SLICE_X1Y137         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y137         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/C
                         clock pessimism             -0.668     2.276    
    SLICE_X1Y137         FDPE (Hold_fdpe_C_D)         0.092     2.368    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.600     2.266    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X3Y145         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDCE (Prop_fdce_C_Q)         0.141     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[2]/Q
                         net (fo=2, routed)           0.101     2.508    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[2]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.045     2.553 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[3]_i_1/O
                         net (fo=1, routed)           0.000     2.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[3]_i_1_n_0
    SLICE_X2Y145         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.872     2.948    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X2Y145         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[3]/C
                         clock pessimism             -0.669     2.279    
    SLICE_X2Y145         FDCE (Hold_fdce_C_D)         0.121     2.400    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.558%)  route 0.102ns (35.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.566     2.232    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X43Y56         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     2.373 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/Q
                         net (fo=3, routed)           0.102     2.475    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[17]
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.045     2.520 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[16]
    SLICE_X42Y56         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.836     2.911    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y56         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/C
                         clock pessimism             -0.666     2.245    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.121     2.366    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.115%)  route 0.109ns (36.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.600     2.266    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X0Y145         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDCE (Prop_fdce_C_Q)         0.141     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[7]/Q
                         net (fo=2, routed)           0.109     2.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[7]
    SLICE_X2Y146         LUT2 (Prop_lut2_I1_O)        0.045     2.561 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[8]_i_1/O
                         net (fo=1, routed)           0.000     2.561    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[8]_i_1_n_0
    SLICE_X2Y146         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.872     2.948    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X2Y146         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[8]/C
                         clock pessimism             -0.666     2.282    
    SLICE_X2Y146         FDCE (Hold_fdce_C_D)         0.121     2.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.468%)  route 0.112ns (37.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.565     2.231    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X43Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     2.372 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[16]/Q
                         net (fo=3, routed)           0.112     2.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[16]
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.045     2.529 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_1/O
                         net (fo=1, routed)           0.000     2.529    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[15]
    SLICE_X42Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.835     2.910    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X42Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/C
                         clock pessimism             -0.666     2.244    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.120     2.364    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.608%)  route 0.138ns (49.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.567     2.233    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.141     2.374 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[5]/Q
                         net (fo=3, routed)           0.138     2.512    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[5]
    SLICE_X35Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.837     2.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X35Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[0]/C
                         clock pessimism             -0.643     2.269    
    SLICE_X35Y61         FDCE (Hold_fdce_C_D)         0.075     2.344    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCDBGPWRUPREQ_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.918%)  route 0.111ns (44.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.565     2.231    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDCE (Prop_fdce_C_Q)         0.141     2.372 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[31]/Q
                         net (fo=4, routed)           0.111     2.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[31]
    SLICE_X31Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCDBGPWRUPREQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.835     2.910    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X31Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCDBGPWRUPREQ_reg/C
                         clock pessimism             -0.664     2.246    
    SLICE_X31Y64         FDCE (Hold_fdce_C_D)         0.066     2.312    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCDBGPWRUPREQ_reg
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         swclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { swclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  swclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y60   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y68   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y67   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y61   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y60   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y60   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y68   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y67   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y61   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y66   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tio_clkin }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I1  n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2  CCLK_MUX/I1



---------------------------------------------------------------------------------------------------
From Clock:  swclk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 1.219ns (11.317%)  route 9.552ns (88.683%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 21.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.674    16.466    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X36Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.265    21.265    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/C
                         clock pessimism              0.000    21.265    
                         clock uncertainty           -0.271    20.994    
    SLICE_X36Y66         FDRE (Setup_fdre_C_CE)      -0.168    20.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -16.466    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 1.219ns (11.317%)  route 9.552ns (88.683%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 21.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.674    16.466    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X36Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.265    21.265    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]/C
                         clock pessimism              0.000    21.265    
                         clock uncertainty           -0.271    20.994    
    SLICE_X36Y66         FDRE (Setup_fdre_C_CE)      -0.168    20.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -16.466    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 1.219ns (11.317%)  route 9.552ns (88.683%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 21.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.674    16.466    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X36Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.265    21.265    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]/C
                         clock pessimism              0.000    21.265    
                         clock uncertainty           -0.271    20.994    
    SLICE_X36Y66         FDRE (Setup_fdre_C_CE)      -0.168    20.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -16.466    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.667ns  (logic 1.219ns (11.427%)  route 9.448ns (88.573%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 21.263 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.570    16.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X38Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.263    21.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X38Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/C
                         clock pessimism              0.000    21.263    
                         clock uncertainty           -0.271    20.992    
    SLICE_X38Y66         FDRE (Setup_fdre_C_CE)      -0.136    20.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         20.856    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.667ns  (logic 1.219ns (11.427%)  route 9.448ns (88.573%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 21.263 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.570    16.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X38Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.263    21.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X38Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/C
                         clock pessimism              0.000    21.263    
                         clock uncertainty           -0.271    20.992    
    SLICE_X38Y66         FDRE (Setup_fdre_C_CE)      -0.136    20.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         20.856    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.667ns  (logic 1.219ns (11.427%)  route 9.448ns (88.573%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 21.263 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.570    16.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X38Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.263    21.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X38Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[7]/C
                         clock pessimism              0.000    21.263    
                         clock uncertainty           -0.271    20.992    
    SLICE_X38Y66         FDRE (Setup_fdre_C_CE)      -0.136    20.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         20.856    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 1.219ns (11.586%)  route 9.303ns (88.414%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 21.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.425    16.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X36Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.265    21.265    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[1]/C
                         clock pessimism              0.000    21.265    
                         clock uncertainty           -0.271    20.994    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.168    20.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -16.217    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 1.219ns (11.586%)  route 9.303ns (88.414%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 21.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.425    16.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X36Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.265    21.265    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[2]/C
                         clock pessimism              0.000    21.265    
                         clock uncertainty           -0.271    20.994    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.168    20.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -16.217    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 1.219ns (11.586%)  route 9.303ns (88.414%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 21.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.425    16.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X36Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.265    21.265    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[3]/C
                         clock pessimism              0.000    21.265    
                         clock uncertainty           -0.271    20.994    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.168    20.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -16.217    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 1.219ns (11.586%)  route 9.303ns (88.414%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 21.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     5.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.379     6.074 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.684     6.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     6.863 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.632     7.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I1_O)        0.105     7.601 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         4.642    12.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.105    12.348 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[3]_i_1/O
                         net (fo=6, routed)           1.269    13.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.105    13.722 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.493    14.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[0]_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.320 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_3/O
                         net (fo=5, routed)           0.434    14.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    14.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8/O
                         net (fo=1, routed)           0.387    15.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_8_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.105    15.351 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.337    15.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.792 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.425    16.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X36Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.265    21.265    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]/C
                         clock pessimism              0.000    21.265    
                         clock uncertainty           -0.271    20.994    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.168    20.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -16.217    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.117%)  route 0.194ns (57.883%))
  Logic Levels:           0  
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.568     2.234    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.141     2.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/Q
                         net (fo=1, routed)           0.194     2.569    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/BusabortC
    SLICE_X36Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.838     0.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/HCLK
    SLICE_X36Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.271     1.109    
    SLICE_X36Y59         FDCE (Hold_fdce_C_D)         0.075     1.184    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.402%)  route 0.170ns (54.598%))
  Logic Levels:           0  
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.565     2.231    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.141     2.372 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.170     2.542    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/CDBGPWRUPACK
    SLICE_X32Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.836     0.836    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/HCLK
    SLICE_X32Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.271     1.107    
    SLICE_X32Y62         FDCE (Hold_fdce_C_D)         0.046     1.153    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.902%)  route 0.173ns (55.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.564     2.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y66         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.141     2.371 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.173     2.544    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/CSYSPWRUPACK
    SLICE_X31Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.831     0.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/HCLK
    SLICE_X31Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.271     1.102    
    SLICE_X31Y68         FDCE (Hold_fdce_C_D)         0.046     1.148    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.231ns (58.662%)  route 0.163ns (41.338%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.566     2.232    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y55         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     2.373 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/Q
                         net (fo=3, routed)           0.114     2.487    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_1[4]
    SLICE_X41Y55         LUT5 (Prop_lut5_I4_O)        0.045     2.532 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_2/O
                         net (fo=1, routed)           0.049     2.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.626 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_1/O
                         net (fo=1, routed)           0.000     2.626    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[4]
    SLICE_X41Y55         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.838     0.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X41Y55         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.271     1.109    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092     1.201    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.735%)  route 0.254ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.568     2.234    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.141     2.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/Q
                         net (fo=1, routed)           0.254     2.629    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/BusreqC
    SLICE_X36Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.838     0.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/HCLK
    SLICE_X36Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.271     1.109    
    SLICE_X36Y59         FDCE (Hold_fdce_C_D)         0.071     1.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.741%)  route 0.239ns (56.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.563     2.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     2.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[24]/Q
                         net (fo=2, routed)           0.124     2.494    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][24]
    SLICE_X34Y67         LUT5 (Prop_lut5_I2_O)        0.045     2.539 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[24]_i_1/O
                         net (fo=2, routed)           0.115     2.654    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[24]
    SLICE_X36Y67         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.831     0.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y67         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[24]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.271     1.102    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.070     1.172    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.231ns (51.258%)  route 0.220ns (48.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.566     2.232    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y55         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     2.373 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/Q
                         net (fo=3, routed)           0.112     2.485    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_1[6]
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.045     2.530 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[6]_i_2/O
                         net (fo=1, routed)           0.108     2.638    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[6]_i_2_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.683 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[6]_i_1/O
                         net (fo=1, routed)           0.000     2.683    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[6]
    SLICE_X41Y54         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.838     0.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X41Y54         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.271     1.109    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.091     1.200    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.857%)  route 0.281ns (60.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.563     2.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     2.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[27]/Q
                         net (fo=2, routed)           0.109     2.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][27]
    SLICE_X33Y66         LUT5 (Prop_lut5_I2_O)        0.045     2.525 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[27]_i_1/O
                         net (fo=2, routed)           0.171     2.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[27]
    SLICE_X36Y67         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.831     0.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X36Y67         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[27]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.271     1.102    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.072     1.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.547ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.888%)  route 0.267ns (56.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.564     2.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X42Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     2.394 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[14]/Q
                         net (fo=2, routed)           0.060     2.454    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][14]
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.045     2.499 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[14]_i_1/O
                         net (fo=2, routed)           0.207     2.706    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[14]
    SLICE_X42Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.830     0.830    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X42Y65         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[14]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.271     1.101    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.059     1.160    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_csw_reg_size_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.115%)  route 0.317ns (57.885%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.566     2.232    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X33Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     2.373 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[1]/Q
                         net (fo=2, routed)           0.118     2.491    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][1]
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     2.536 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_csw_reg_size[1]_i_2/O
                         net (fo=4, routed)           0.199     2.736    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_wdata_swj[1]
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.045     2.781 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_csw_reg_size[0]_i_1/O
                         net (fo=1, routed)           0.000     2.781    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_csw_reg_size_reg[0]_0[0]
    SLICE_X38Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_csw_reg_size_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.833     0.833    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X38Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_csw_reg_size_reg[0]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.271     1.104    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.121     1.225    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_csw_reg_size_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  1.556    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        8.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 j16_sel
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CCLK_MUX/S0
                            (falling edge-triggered cell BUFGCTRL clocked by pll_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (pll_clk1 fall@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.423ns (25.914%)  route 1.208ns (74.086%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.935ns = ( 10.935 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J16                                               0.000     0.500 f  j16_sel (IN)
                         net (fo=0)                   0.000     0.500    j16_sel
    J16                  IBUF (Prop_ibuf_I_O)         0.423     0.923 f  j16_sel_IBUF_inst/O
                         net (fo=2, routed)           1.208     2.130    j16_sel_IBUF
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  CCLK_MUX/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 fall edge)
                                                     10.000    10.000 f  
    N13                                               0.000    10.000 f  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 f  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    pll_clk1_IBUF
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  CCLK_MUX/I0
                         clock pessimism              0.000    10.935    
                         clock uncertainty           -0.025    10.910    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.053    10.857    CCLK_MUX
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  8.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.929ns  (arrival time - required time)
  Source:                 j16_sel
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CCLK_MUX/S0
                            (falling edge-triggered cell BUFGCTRL clocked by pll_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (pll_clk1 fall@90.000ns - slow_out_clk rise@100.000ns)
  Data Path Delay:        3.021ns  (logic 1.332ns (44.094%)  route 1.689ns (55.906%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 93.167 - 90.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         input delay                  0.500   100.500    
    J16                                               0.000   100.500 f  j16_sel (IN)
                         net (fo=0)                   0.000   100.500    j16_sel
    J16                  IBUF (Prop_ibuf_I_O)         1.332   101.832 f  j16_sel_IBUF_inst/O
                         net (fo=2, routed)           1.689   103.521    j16_sel_IBUF
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  CCLK_MUX/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 fall edge)
                                                     90.000    90.000 f  
    N13                                               0.000    90.000 f  pll_clk1 (IN)
                         net (fo=0)                   0.000    90.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458    91.458 f  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709    93.167    pll_clk1_IBUF
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  CCLK_MUX/I0
                         clock pessimism              0.000    93.167    
                         clock uncertainty            0.025    93.192    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_S0)
                                                      0.400    93.592    CCLK_MUX
  -------------------------------------------------------------------
                         required time                        -93.592    
                         arrival time                         103.521    
  -------------------------------------------------------------------
                         slack                                  9.929    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.135ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trig_out
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.720ns  (logic 3.682ns (47.700%)  route 4.037ns (52.300%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.376ns = ( 81.376 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    80.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549    81.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    78.205 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    79.919    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    80.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.376    81.376    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y59         FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y59         FDRE (Prop_fdre_C_Q)         0.379    81.755 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           4.037    85.792    trig_out_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.303    89.096 r  trig_out_OBUF_inst/O
                         net (fo=0)                   0.000    89.096    trig_out
    T14                                                               r  trig_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -89.096    
  -------------------------------------------------------------------
                         slack                                 10.135    

Slack (MET) :             10.834ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.040ns  (logic 4.219ns (59.926%)  route 2.821ns (40.074%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.357ns = ( 81.357 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    80.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549    81.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    78.205 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    79.919    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    80.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.357    81.357    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X57Y70         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDSE (Prop_fdse_C_Q)         0.379    81.736 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.315    82.050    uart_txd_OBUF
    SLICE_X57Y70         LUT2 (Prop_lut2_I0_O)        0.105    82.155 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.507    84.662    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.735    88.397 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000    88.397    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -88.397    
  -------------------------------------------------------------------
                         slack                                 10.834    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SWOTDO
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.589ns  (logic 3.792ns (57.552%)  route 2.797ns (42.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 81.389 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    80.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549    81.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    78.205 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    79.919    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    80.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.389    81.389    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X15Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.379    81.768 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/Q
                         net (fo=1, routed)           1.540    83.308    swv_OBUF
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.105    83.413 r  OBUF_inst_i_1/O
                         net (fo=1, routed)           1.256    84.670    swotdo
    C11                  OBUF (Prop_obuf_I_O)         3.308    87.978 r  OBUF_inst/O
                         net (fo=0)                   0.000    87.978    SWOTDO
    C11                                                               r  SWOTDO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -87.978    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.376ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.498ns  (logic 3.702ns (56.968%)  route 2.796ns (43.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.356ns = ( 81.356 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    80.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549    81.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    78.205 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    79.919    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    80.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.356    81.356    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X55Y70         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDSE (Prop_fdse_C_Q)         0.379    81.735 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/Q
                         net (fo=1, routed)           2.796    84.531    lopt_2
    P16                  OBUF (Prop_obuf_I_O)         3.323    87.854 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    87.854    uart_txd
    P16                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -87.854    
  -------------------------------------------------------------------
                         slack                                 11.376    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led2
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.032ns  (logic 4.115ns (68.224%)  route 1.917ns (31.776%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 81.430 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    80.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549    81.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    78.205 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    79.919    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    80.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.430    81.430    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X77Y74         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y74         FDRE (Prop_fdre_C_Q)         0.379    81.809 r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/Q
                         net (fo=1, routed)           1.917    83.725    lopt
    T3                   OBUF (Prop_obuf_I_O)         3.736    87.461 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    87.461    led2
    T3                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -87.461    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             12.005ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led1
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        5.782ns  (logic 4.171ns (72.144%)  route 1.611ns (27.856%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 81.444 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    80.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549    81.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    78.205 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    79.919    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    80.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.444    81.444    ext_clock_OBUF
    SLICE_X78Y83         FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y83         FDCE (Prop_fdce_C_Q)         0.433    81.877 r  count_reg[22]/Q
                         net (fo=2, routed)           1.611    83.487    led1_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.738    87.226 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    87.226    led1
    T2                                                                r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -87.226    
  -------------------------------------------------------------------
                         slack                                 12.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.333ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 1.419ns (55.657%)  route 1.130ns (44.343%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.553     0.553    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X55Y70         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/Q
                         net (fo=1, routed)           1.130     1.824    lopt_2
    P16                  OBUF (Prop_obuf_I_O)         1.278     3.102 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.102    uart_txd
    P16                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.402ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SWOTDO
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 1.449ns (55.757%)  route 1.150ns (44.243%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.573     0.573    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X15Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.141     0.714 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/Q
                         net (fo=1, routed)           0.875     1.589    swv_OBUF
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.045     1.634 r  OBUF_inst_i_1/O
                         net (fo=1, routed)           0.274     1.908    swotdo
    C11                  OBUF (Prop_obuf_I_O)         1.263     3.171 r  OBUF_inst/O
                         net (fo=0)                   0.000     3.171    SWOTDO
    C11                                                               r  SWOTDO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.463ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led1
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 2.159ns (81.795%)  route 0.481ns (18.205%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.593     0.593    ext_clock_OBUF
    SLICE_X78Y83         FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y83         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  count_reg[22]/Q
                         net (fo=2, routed)           0.481     1.237    led1_OBUF
    T2                   OBUF (Prop_obuf_I_O)         1.995     3.232 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.232    led1
    T2                                                                r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led2
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.134ns (76.527%)  route 0.655ns (23.473%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.582     0.582    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X77Y74         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y74         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/Q
                         net (fo=1, routed)           0.655     1.377    lopt
    T3                   OBUF (Prop_obuf_I_O)         1.993     3.370 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.370    led2
    T3                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             4.073ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trig_out
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.399ns (42.693%)  route 1.878ns (57.307%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.565     0.565    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y59         FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y59         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.878     2.584    trig_out_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.258     3.842 r  trig_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.842    trig_out
    T14                                                               r  trig_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.117ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led3
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 2.178ns (65.341%)  route 1.155ns (34.659%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.554     0.554    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X57Y70         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.135     0.829    uart_txd_OBUF
    SLICE_X57Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.874 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.021     1.895    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         1.992     3.887 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.887    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  4.117    





---------------------------------------------------------------------------------------------------
From Clock:  swclk
  To Clock:  slow_out_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -1.604ns,  Total Violation       -1.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C
                            (falling edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SWOTDO
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - swclk fall@90.000ns)
  Data Path Delay:        5.399ns  (logic 3.797ns (70.332%)  route 1.602ns (29.668%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.680ns = ( 95.680 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk fall edge)     90.000    90.000 f  
    B15                                               0.000    90.000 f  swclk (IN)
                         net (fo=0)                   0.000    90.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    91.421 f  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749    94.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    94.251 f  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.429    95.680    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X0Y128         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_fdce_C_Q)         0.384    96.064 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/Q
                         net (fo=1, routed)           0.345    96.409    tdo
    SLICE_X1Y128         LUT3 (Prop_lut3_I0_O)        0.105    96.514 r  OBUF_inst_i_1/O
                         net (fo=1, routed)           1.256    97.771    swotdo
    C11                  OBUF (Prop_obuf_I_O)         3.308   101.079 r  OBUF_inst/O
                         net (fo=0)                   0.000   101.079    SWOTDO
    C11                                                               r  SWOTDO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                        -101.079    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swdio
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.549ns  (logic 3.864ns (45.196%)  route 4.685ns (54.804%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.634ns = ( 85.634 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749    84.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    84.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.383    85.634    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y54         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.433    86.067 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_reg/Q
                         net (fo=6, routed)           2.706    88.773    SWDOEN
    SLICE_X8Y123         LUT1 (Prop_lut1_I0_O)        0.105    88.878 f  swdio_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.979    90.857    swdio_IOBUF_inst/T
    A13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.326    94.182 r  swdio_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    94.182    swdio
    A13                                                               r  swdio (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                         -94.182    
  -------------------------------------------------------------------
                         slack                                  5.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.511ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SWOTDO
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.539ns (55.566%)  route 1.231ns (44.434%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.600     2.266    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X1Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.141     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[27]/Q
                         net (fo=2, routed)           0.107     2.514    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[27]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.045     2.559 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_4/O
                         net (fo=2, routed)           0.142     2.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_4_n_0
    SLICE_X3Y143         LUT5 (Prop_lut5_I3_O)        0.045     2.746 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         0.708     3.454    JTAGNSW
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.045     3.499 r  OBUF_inst_i_1/O
                         net (fo=1, routed)           0.274     3.773    swotdo
    C11                  OBUF (Prop_obuf_I_O)         1.263     5.036 r  OBUF_inst/O
                         net (fo=0)                   0.000     5.036    SWOTDO
    C11                                                               r  SWOTDO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.524ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swdio
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 1.413ns (50.225%)  route 1.400ns (49.775%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.569     2.235    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y54         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.164     2.399 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/Q
                         net (fo=1, routed)           1.400     3.800    swdio_IOBUF_inst/I
    A13                  OBUFT (Prop_obuft_I_O)       1.249     5.049 r  swdio_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.049    swdio
    A13                                                               r  swdio (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  5.524    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack       11.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.708ns  (logic 0.694ns (5.927%)  route 11.014ns (94.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.376     1.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X35Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.379     1.755 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/Q
                         net (fo=3, routed)           7.577     9.332    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[0]
    SLICE_X31Y60         LUT5 (Prop_lut5_I1_O)        0.105     9.437 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[0]_i_3/O
                         net (fo=1, routed)           2.259    11.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[0]_i_3_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.105    11.801 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[0]_i_2/O
                         net (fo=1, routed)           1.178    12.979    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[0]_i_2_n_0
    SLICE_X32Y59         LUT4 (Prop_lut4_I2_O)        0.105    13.084 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.084    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[0]
    SLICE_X32Y59         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y59         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[0]/C
                         clock pessimism              0.000    25.058    
                         clock uncertainty           -0.271    24.787    
    SLICE_X32Y59         FDRE (Setup_fdre_C_D)        0.032    24.819    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             12.583ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 0.958ns (8.965%)  route 9.728ns (91.035%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.103    10.111    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.105    10.216 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.847    12.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.266    25.053    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/C
                         clock pessimism              0.000    25.053    
                         clock uncertainty           -0.271    24.782    
    SLICE_X38Y61         FDCE (Setup_fdce_C_CE)      -0.136    24.646    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]
  -------------------------------------------------------------------
                         required time                         24.646    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                 12.583    

Slack (MET) :             12.583ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 0.958ns (8.965%)  route 9.728ns (91.035%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.103    10.111    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.105    10.216 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.847    12.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.266    25.053    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
                         clock pessimism              0.000    25.053    
                         clock uncertainty           -0.271    24.782    
    SLICE_X38Y61         FDCE (Setup_fdce_C_CE)      -0.136    24.646    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]
  -------------------------------------------------------------------
                         required time                         24.646    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                 12.583    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 0.958ns (8.997%)  route 9.690ns (91.003%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.441    10.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.105    10.554 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.472    12.025    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.271    24.784    
    SLICE_X34Y62         FDCE (Setup_fdce_C_CE)      -0.136    24.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                 12.622    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 0.958ns (8.997%)  route 9.690ns (91.003%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.441    10.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.105    10.554 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.472    12.025    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.271    24.784    
    SLICE_X34Y62         FDCE (Setup_fdce_C_CE)      -0.136    24.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                 12.622    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 0.958ns (8.997%)  route 9.690ns (91.003%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.441    10.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.105    10.554 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.472    12.025    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.271    24.784    
    SLICE_X34Y62         FDCE (Setup_fdce_C_CE)      -0.136    24.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                 12.622    

Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 0.958ns (9.077%)  route 9.596ns (90.923%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.103    10.111    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.105    10.216 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.715    11.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X33Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.271    24.784    
    SLICE_X33Y63         FDCE (Setup_fdce_C_CE)      -0.168    24.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]
  -------------------------------------------------------------------
                         required time                         24.616    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                 12.685    

Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 0.958ns (9.077%)  route 9.596ns (90.923%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.103    10.111    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.105    10.216 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.715    11.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X33Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.271    24.784    
    SLICE_X33Y63         FDCE (Setup_fdce_C_CE)      -0.168    24.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]
  -------------------------------------------------------------------
                         required time                         24.616    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                 12.685    

Slack (MET) :             12.804ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 0.958ns (9.180%)  route 9.477ns (90.820%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.223    10.231    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.105    10.336 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.476    11.812    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X41Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.271    24.784    
    SLICE_X41Y58         FDCE (Setup_fdce_C_CE)      -0.168    24.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         24.616    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                 12.804    

Slack (MET) :             12.804ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 0.958ns (9.180%)  route 9.477ns (90.820%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.377     1.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.433     1.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           3.116     4.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X33Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.031 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.776     6.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.105     6.912 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.064     7.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.105     8.081 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           0.822     8.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.105     9.008 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.223    10.231    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.105    10.336 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.476    11.812    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X41Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.271    24.784    
    SLICE_X41Y58         FDCE (Setup_fdce_C_CE)      -0.168    24.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         24.616    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                 12.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.388ns (7.875%)  route 4.539ns (92.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439     1.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -1.710 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    -0.077    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.267     1.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X40Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.304     1.571 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[21]/Q
                         net (fo=3, routed)           4.539     6.110    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[21]
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.084     6.194 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[21]_i_1/O
                         net (fo=1, routed)           0.000     6.194    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[21]
    SLICE_X39Y58         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.378     5.629    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y58         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[21]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.271     5.900    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.222     6.122    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.122    
                         arrival time                           6.194    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.431ns (8.740%)  route 4.500ns (91.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439     1.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -1.710 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    -0.077    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.267     1.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X34Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.347     1.614 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[5]/Q
                         net (fo=3, routed)           4.500     6.114    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[5]
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.084     6.198 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.198    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[5]
    SLICE_X33Y60         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.380     5.631    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y60         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[5]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.271     5.902    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.222     6.124    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.124    
                         arrival time                           6.198    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.431ns (8.689%)  route 4.529ns (91.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439     1.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -1.710 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    -0.077    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.267     1.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X42Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.347     1.614 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/Q
                         net (fo=3, routed)           4.529     6.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[17]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.084     6.227 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_1/O
                         net (fo=1, routed)           0.000     6.227    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[20]
    SLICE_X44Y57         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.378     5.629    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X44Y57         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.271     5.900    
    SLICE_X44Y57         FDCE (Hold_fdce_C_D)         0.220     6.120    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.120    
                         arrival time                           6.227    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.304ns (6.215%)  route 4.587ns (93.785%))
  Logic Levels:           0  
  Clock Path Skew:        4.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439     1.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -1.710 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    -0.077    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.267     1.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X40Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.304     1.571 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/Q
                         net (fo=3, routed)           4.587     6.158    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[12]
    SLICE_X37Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.379     5.630    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[12]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.271     5.901    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.138     6.039    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.039    
                         arrival time                           6.158    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.304ns (6.190%)  route 4.607ns (93.810%))
  Logic Levels:           0  
  Clock Path Skew:        4.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439     1.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -1.710 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    -0.077    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.267     1.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X41Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.304     1.571 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/Q
                         net (fo=3, routed)           4.607     6.178    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[20]
    SLICE_X37Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.379     5.630    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.271     5.901    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.156     6.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.057    
                         arrival time                           6.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.304ns (6.174%)  route 4.620ns (93.826%))
  Logic Levels:           0  
  Clock Path Skew:        4.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439     1.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -1.710 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    -0.077    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.267     1.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X40Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.304     1.571 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[21]/Q
                         net (fo=3, routed)           4.620     6.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[21]
    SLICE_X37Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.379     5.630    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[21]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.271     5.901    
    SLICE_X37Y58         FDCE (Hold_fdce_C_D)         0.162     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.063    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 0.431ns (8.645%)  route 4.554ns (91.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439     1.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -1.710 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    -0.077    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.267     1.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X42Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.347     1.614 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/Q
                         net (fo=3, routed)           4.554     6.168    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[22]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.084     6.252 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[25]_i_1/O
                         net (fo=1, routed)           0.000     6.252    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[25]
    SLICE_X40Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.378     5.629    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X40Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/C
                         clock pessimism              0.000     5.629    
                         clock uncertainty            0.271     5.900    
    SLICE_X40Y59         FDCE (Hold_fdce_C_D)         0.223     6.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.123    
                         arrival time                           6.252    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.186ns (6.508%)  route 2.672ns (93.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.564     0.564    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X37Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[9]/Q
                         net (fo=3, routed)           2.672     3.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[9]
    SLICE_X37Y62         LUT6 (Prop_lut6_I4_O)        0.045     3.421 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[12]_i_1/O
                         net (fo=1, routed)           0.000     3.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[12]
    SLICE_X37Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.835     2.910    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X37Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[12]/C
                         clock pessimism              0.000     2.910    
                         clock uncertainty            0.271     3.181    
    SLICE_X37Y62         FDCE (Hold_fdce_C_D)         0.092     3.273    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.186ns (6.501%)  route 2.675ns (93.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.567     0.567    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/Q
                         net (fo=3, routed)           2.675     3.383    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[4]
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.045     3.428 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.428    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[4]
    SLICE_X32Y60         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.838     2.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y60         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[4]/C
                         clock pessimism              0.000     2.913    
                         clock uncertainty            0.271     3.184    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.091     3.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.186ns (6.495%)  route 2.678ns (93.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.566     0.566    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/Q
                         net (fo=3, routed)           2.678     3.384    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[7]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.045     3.429 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.429    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[7]
    SLICE_X37Y60         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.837     2.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y60         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/C
                         clock pessimism              0.000     2.912    
                         clock uncertainty            0.271     3.183    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092     3.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack        8.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        15.768ns  (logic 1.845ns (11.698%)  route 13.923ns (88.302%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Input Delay:            0.500ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.285    11.209    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.105    11.314 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    12.031    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.136 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    13.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    13.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.537    16.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.105    16.268 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Busabort_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    16.268    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/NextBusabort
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                         clock pessimism              0.000    25.058    
                         clock uncertainty           -0.025    25.033    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.030    25.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         25.063    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        15.789ns  (logic 1.845ns (11.682%)  route 13.945ns (88.318%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.285    11.209    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.105    11.314 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    12.031    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.136 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    13.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    13.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.559    16.184    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X30Y59         LUT5 (Prop_lut5_I3_O)        0.105    16.289 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[0]_i_1/O
                         net (fo=1, routed)           0.000    16.289    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[0]_i_1_n_0
    SLICE_X30Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/C
                         clock pessimism              0.000    25.058    
                         clock uncertainty           -0.025    25.033    
    SLICE_X30Y59         FDCE (Setup_fdce_C_D)        0.072    25.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        15.765ns  (logic 1.845ns (11.700%)  route 13.920ns (88.300%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.285    11.209    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.105    11.314 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    12.031    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.136 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    13.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    13.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.534    16.160    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X30Y59         LUT5 (Prop_lut5_I3_O)        0.105    16.265 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_1/O
                         net (fo=1, routed)           0.000    16.265    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_1_n_0
    SLICE_X30Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/C
                         clock pessimism              0.000    25.058    
                         clock uncertainty           -0.025    25.033    
    SLICE_X30Y59         FDCE (Setup_fdce_C_D)        0.076    25.109    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -16.265    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 1.845ns (11.748%)  route 13.856ns (88.252%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Input Delay:            0.500ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.285    11.209    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.105    11.314 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    12.031    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.136 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    13.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    13.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.470    16.096    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/ApRegSelEn
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.105    16.201 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Busreq_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    16.201    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/NextBusreq
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
                         clock pessimism              0.000    25.058    
                         clock uncertainty           -0.025    25.033    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.032    25.065    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             9.310ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        15.295ns  (logic 1.845ns (12.060%)  route 13.450ns (87.940%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.285    11.209    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.105    11.314 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    12.031    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.136 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    13.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    13.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           2.064    15.690    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    15.795 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_1_n_0
    SLICE_X30Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
                         clock pessimism              0.000    25.058    
                         clock uncertainty           -0.025    25.033    
    SLICE_X30Y58         FDCE (Setup_fdce_C_D)        0.072    25.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                  9.310    

Slack (MET) :             9.418ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        15.147ns  (logic 1.845ns (12.178%)  route 13.302ns (87.822%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.285    11.209    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.105    11.314 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.717    12.031    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.136 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.385    13.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.105    13.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           1.916    15.542    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.105    15.647 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_i_1/O
                         net (fo=1, routed)           0.000    15.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_i_1_n_0
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                         clock pessimism              0.000    25.058    
                         clock uncertainty           -0.025    25.033    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.032    25.065    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  9.418    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        14.169ns  (logic 1.740ns (12.277%)  route 12.430ns (87.723%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.358    11.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X34Y56         LUT3 (Prop_lut3_I1_O)        0.105    11.388 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.121    11.509    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.105    11.614 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.103    12.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.105    12.822 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.847    14.669    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.266    25.053    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/C
                         clock pessimism              0.000    25.053    
                         clock uncertainty           -0.025    25.028    
    SLICE_X38Y61         FDCE (Setup_fdce_C_CE)      -0.136    24.892    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]
  -------------------------------------------------------------------
                         required time                         24.892    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        14.169ns  (logic 1.740ns (12.277%)  route 12.430ns (87.723%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 25.053 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.358    11.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X34Y56         LUT3 (Prop_lut3_I1_O)        0.105    11.388 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.121    11.509    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.105    11.614 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.103    12.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.105    12.822 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.847    14.669    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.266    25.053    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
                         clock pessimism              0.000    25.053    
                         clock uncertainty           -0.025    25.028    
    SLICE_X38Y61         FDCE (Setup_fdce_C_CE)      -0.136    24.892    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]
  -------------------------------------------------------------------
                         required time                         24.892    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.262ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        14.132ns  (logic 1.740ns (12.310%)  route 12.392ns (87.690%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.358    11.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X34Y56         LUT3 (Prop_lut3_I1_O)        0.105    11.388 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.121    11.509    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.105    11.614 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.441    13.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.105    13.160 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.472    14.632    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.025    25.030    
    SLICE_X34Y62         FDCE (Setup_fdce_C_CE)      -0.136    24.894    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 10.262    

Slack (MET) :             10.262ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        14.132ns  (logic 1.740ns (12.310%)  route 12.392ns (87.690%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 25.055 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          9.358    11.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X34Y56         LUT3 (Prop_lut3_I1_O)        0.105    11.388 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.121    11.509    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.105    11.614 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.441    13.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.105    13.160 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.472    14.632    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.268    25.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/C
                         clock pessimism              0.000    25.055    
                         clock uncertainty           -0.025    25.030    
    SLICE_X34Y62         FDCE (Setup_fdce_C_CE)      -0.136    24.894    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 10.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.306ns (11.298%)  route 2.404ns (88.702%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.404     3.166    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X0Y136         LUT4 (Prop_lut4_I3_O)        0.045     3.211 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[14]_i_1/O
                         net (fo=1, routed)           0.000     3.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[14]_i_1_n_0
    SLICE_X0Y136         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.867     2.943    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X0Y136         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.025     2.968    
    SLICE_X0Y136         FDCE (Hold_fdce_C_D)         0.091     3.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.306ns (11.073%)  route 2.459ns (88.927%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 f  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 f  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.459     3.221    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X2Y144         LUT2 (Prop_lut2_I1_O)        0.045     3.266 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[30]_i_1/O
                         net (fo=1, routed)           0.000     3.266    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[30]_i_1_n_0
    SLICE_X2Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.872     2.948    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X2Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[30]/C
                         clock pessimism              0.000     2.948    
                         clock uncertainty            0.025     2.973    
    SLICE_X2Y144         FDCE (Hold_fdce_C_D)         0.121     3.094    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.306ns (11.000%)  route 2.478ns (89.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 f  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 f  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.478     3.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X2Y143         LUT2 (Prop_lut2_I1_O)        0.045     3.284 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[19]_i_1/O
                         net (fo=1, routed)           0.000     3.284    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[19]_i_1_n_0
    SLICE_X2Y143         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.872     2.948    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X2Y143         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/C
                         clock pessimism              0.000     2.948    
                         clock uncertainty            0.025     2.973    
    SLICE_X2Y143         FDCE (Hold_fdce_C_D)         0.120     3.093    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.306ns (10.985%)  route 2.482ns (89.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.482     3.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045     3.288 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[20]_i_1/O
                         net (fo=1, routed)           0.000     3.288    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[20]_i_1_n_0
    SLICE_X2Y143         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.872     2.948    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X2Y143         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[20]/C
                         clock pessimism              0.000     2.948    
                         clock uncertainty            0.025     2.973    
    SLICE_X2Y143         FDCE (Hold_fdce_C_D)         0.121     3.094    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.306ns (11.108%)  route 2.451ns (88.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.451     3.212    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X4Y143         LUT2 (Prop_lut2_I0_O)        0.045     3.257 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[22]_i_1/O
                         net (fo=1, routed)           0.000     3.257    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[22]_i_1_n_0
    SLICE_X4Y143         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.869     2.945    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X4Y143         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[22]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.025     2.970    
    SLICE_X4Y143         FDCE (Hold_fdce_C_D)         0.091     3.061    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.306ns (11.103%)  route 2.452ns (88.897%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.452     3.213    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X1Y138         LUT4 (Prop_lut4_I3_O)        0.045     3.258 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[13]_i_1/O
                         net (fo=1, routed)           0.000     3.258    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[13]_i_1_n_0
    SLICE_X1Y138         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.871     2.946    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y138         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.025     2.971    
    SLICE_X1Y138         FDCE (Hold_fdce_C_D)         0.091     3.062    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.306ns (11.094%)  route 2.454ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 f  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 f  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.454     3.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045     3.261 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[25]_i_1/O
                         net (fo=1, routed)           0.000     3.261    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[25]_i_1_n_0
    SLICE_X4Y143         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.869     2.945    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X4Y143         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.025     2.970    
    SLICE_X4Y143         FDCE (Hold_fdce_C_D)         0.092     3.062    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.306ns (10.984%)  route 2.482ns (89.016%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 f  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 f  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.482     3.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X1Y137         LUT3 (Prop_lut3_I2_O)        0.045     3.288 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[4]_i_1/O
                         net (fo=1, routed)           0.000     3.288    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[4]_i_1_n_0
    SLICE_X1Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.025     2.969    
    SLICE_X1Y137         FDCE (Hold_fdce_C_D)         0.092     3.061    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.306ns (10.984%)  route 2.482ns (89.016%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.482     3.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X1Y137         LUT3 (Prop_lut3_I2_O)        0.045     3.288 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.288    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[1]_i_1_n_0
    SLICE_X1Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.025     2.969    
    SLICE_X1Y137         FDCE (Hold_fdce_C_D)         0.091     3.060    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.306ns (10.747%)  route 2.543ns (89.253%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.543     3.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045     3.350 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[31]_i_1/O
                         net (fo=1, routed)           0.000     3.350    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[31]_i_1_n_0
    SLICE_X2Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.872     2.948    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X2Y144         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                         clock pessimism              0.000     2.948    
                         clock uncertainty            0.025     2.973    
    SLICE_X2Y144         FDCE (Hold_fdce_C_D)         0.121     3.094    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        8.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 j16_sel
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CCLK_MUX/S1
                            (falling edge-triggered cell BUFGCTRL clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (tio_clkin fall@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.423ns (24.865%)  route 1.277ns (75.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        0.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.923ns = ( 10.923 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J16                                               0.000     0.500 r  j16_sel (IN)
                         net (fo=0)                   0.000     0.500    j16_sel
    J16                  IBUF (Prop_ibuf_I_O)         0.423     0.923 r  j16_sel_IBUF_inst/O
                         net (fo=2, routed)           1.277     2.199    j16_sel_IBUF
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  CCLK_MUX/S1
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 f  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    tio_clkin_IBUF
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  CCLK_MUX/I1
                         clock pessimism              0.000    10.923    
                         clock uncertainty           -0.025    10.898    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.053    10.845    CCLK_MUX
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                  8.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.060ns  (arrival time - required time)
  Source:                 j16_sel
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CCLK_MUX/S1
                            (falling edge-triggered cell BUFGCTRL clocked by tio_clkin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (tio_clkin fall@90.000ns - slow_out_clk rise@100.000ns)
  Data Path Delay:        3.140ns  (logic 1.332ns (42.426%)  route 1.808ns (57.574%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 93.155 - 90.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         input delay                  0.500   100.500    
    J16                                               0.000   100.500 r  j16_sel (IN)
                         net (fo=0)                   0.000   100.500    j16_sel
    J16                  IBUF (Prop_ibuf_I_O)         1.332   101.832 r  j16_sel_IBUF_inst/O
                         net (fo=2, routed)           1.808   103.640    j16_sel_IBUF
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  CCLK_MUX/S1
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin fall edge)
                                                     90.000    90.000 f  
    N14                                               0.000    90.000 f  tio_clkin (IN)
                         net (fo=0)                   0.000    90.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446    91.446 f  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709    93.155    tio_clkin_IBUF
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  CCLK_MUX/I1
                         clock pessimism              0.000    93.155    
                         clock uncertainty            0.025    93.180    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I1_S1)
                                                      0.400    93.580    CCLK_MUX
  -------------------------------------------------------------------
                         required time                        -93.580    
                         arrival time                         103.640    
  -------------------------------------------------------------------
                         slack                                 10.060    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[6]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.484ns (5.880%)  route 7.747ns (94.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 21.264 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.186     9.593    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg_0
    SLICE_X14Y145        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.264    21.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/HCLK
    SLICE_X14Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[6]/C
                         clock pessimism              0.000    21.264    
                         clock uncertainty           -0.173    21.092    
    SLICE_X14Y145        FDCE (Recov_fdce_C_CLR)     -0.258    20.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         20.834    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                 11.240    

Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 0.484ns (5.880%)  route 7.747ns (94.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 21.264 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.186     9.593    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg_0
    SLICE_X14Y145        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.264    21.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/HCLK
    SLICE_X14Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[7]/C
                         clock pessimism              0.000    21.264    
                         clock uncertainty           -0.173    21.092    
    SLICE_X14Y145        FDCE (Recov_fdce_C_CLR)     -0.258    20.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         20.834    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                 11.240    

Slack (MET) :             11.260ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[26]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.484ns (5.947%)  route 7.654ns (94.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 21.263 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.093     9.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg_0
    SLICE_X15Y140        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.263    21.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/HCLK
    SLICE_X15Y140        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[26]/C
                         clock pessimism              0.000    21.263    
                         clock uncertainty           -0.173    21.091    
    SLICE_X15Y140        FDCE (Recov_fdce_C_CLR)     -0.331    20.760    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         20.760    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 11.260    

Slack (MET) :             11.260ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[30]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.484ns (5.947%)  route 7.654ns (94.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 21.263 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.093     9.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg_0
    SLICE_X15Y140        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.263    21.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/HCLK
    SLICE_X15Y140        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[30]/C
                         clock pessimism              0.000    21.263    
                         clock uncertainty           -0.173    21.091    
    SLICE_X15Y140        FDCE (Recov_fdce_C_CLR)     -0.331    20.760    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/base_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         20.760    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 11.260    

Slack (MET) :             11.279ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/base_addr_reg[24]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.484ns (5.962%)  route 7.634ns (94.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 21.263 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.073     9.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_tex_reg[0]_0
    SLICE_X9Y141         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/base_addr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.263    21.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/HCLK
    SLICE_X9Y141         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/base_addr_reg[24]/C
                         clock pessimism              0.000    21.263    
                         clock uncertainty           -0.173    21.091    
    SLICE_X9Y141         FDCE (Recov_fdce_C_CLR)     -0.331    20.760    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/base_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         20.760    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 11.279    

Slack (MET) :             11.291ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/base_addr_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 0.484ns (5.970%)  route 7.624ns (94.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 21.264 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.062     9.469    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/region_attrs_xn_reg_1
    SLICE_X15Y144        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/base_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.264    21.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/HCLK
    SLICE_X15Y144        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/base_addr_reg[7]/C
                         clock pessimism              0.000    21.264    
                         clock uncertainty           -0.173    21.092    
    SLICE_X15Y144        FDCE (Recov_fdce_C_CLR)     -0.331    20.761    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/base_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                 11.291    

Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_en_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 0.484ns (5.979%)  route 7.611ns (94.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 21.259 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.050     9.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_attrs_tex_reg[0]_1
    SLICE_X15Y135        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.259    21.259    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/HCLK
    SLICE_X15Y135        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_en_reg/C
                         clock pessimism              0.000    21.259    
                         clock uncertainty           -0.173    21.087    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.331    20.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_en_reg
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 0.484ns (5.979%)  route 7.611ns (94.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 21.259 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.050     9.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_attrs_tex_reg[0]_1
    SLICE_X15Y135        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.259    21.259    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/HCLK
    SLICE_X15Y135        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[2]/C
                         clock pessimism              0.000    21.259    
                         clock uncertainty           -0.173    21.087    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.331    20.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[2]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 0.484ns (5.979%)  route 7.611ns (94.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 21.259 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.050     9.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_attrs_tex_reg[0]_1
    SLICE_X15Y135        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.259    21.259    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/HCLK
    SLICE_X15Y135        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[3]/C
                         clock pessimism              0.000    21.259    
                         clock uncertainty           -0.173    21.087    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.331    20.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[3]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 0.484ns (5.979%)  route 7.611ns (94.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 21.259 - 20.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.362     1.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.379     1.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.302    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.105     2.407 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.050     9.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_attrs_tex_reg[0]_1
    SLICE_X15Y135        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000    20.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.439    21.439    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    18.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    19.923    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    20.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.259    21.259    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/HCLK
    SLICE_X15Y135        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[4]/C
                         clock pessimism              0.000    21.259    
                         clock uncertainty           -0.173    21.087    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.331    20.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/region_size_reg[4]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 11.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[12]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.314ns (19.031%)  route 1.335ns (80.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.174    
    R1                                                0.000    -0.174 r  reset (IN)
                         net (fo=0)                   0.000    -0.174    reset
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.095 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.008    reset_IBUF
    SLICE_X79Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.053 f  count[0]_i_3/O
                         net (fo=23, routed)          0.421     1.474    count[0]_i_3_n_0
    SLICE_X78Y81         FDCE                                         f  count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.861     0.861    ext_clock_OBUF
    SLICE_X78Y81         FDCE                                         r  count_reg[12]/C
                         clock pessimism              0.056     0.916    
                         clock uncertainty            0.173     1.089    
    SLICE_X78Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.022    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[13]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.314ns (19.031%)  route 1.335ns (80.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.174    
    R1                                                0.000    -0.174 r  reset (IN)
                         net (fo=0)                   0.000    -0.174    reset
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.095 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.008    reset_IBUF
    SLICE_X79Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.053 f  count[0]_i_3/O
                         net (fo=23, routed)          0.421     1.474    count[0]_i_3_n_0
    SLICE_X78Y81         FDCE                                         f  count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.861     0.861    ext_clock_OBUF
    SLICE_X78Y81         FDCE                                         r  count_reg[13]/C
                         clock pessimism              0.056     0.916    
                         clock uncertainty            0.173     1.089    
    SLICE_X78Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.022    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[14]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.314ns (19.031%)  route 1.335ns (80.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.174    
    R1                                                0.000    -0.174 r  reset (IN)
                         net (fo=0)                   0.000    -0.174    reset
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.095 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.008    reset_IBUF
    SLICE_X79Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.053 f  count[0]_i_3/O
                         net (fo=23, routed)          0.421     1.474    count[0]_i_3_n_0
    SLICE_X78Y81         FDCE                                         f  count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.861     0.861    ext_clock_OBUF
    SLICE_X78Y81         FDCE                                         r  count_reg[14]/C
                         clock pessimism              0.056     0.916    
                         clock uncertainty            0.173     1.089    
    SLICE_X78Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.022    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[15]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.314ns (19.031%)  route 1.335ns (80.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.174    
    R1                                                0.000    -0.174 r  reset (IN)
                         net (fo=0)                   0.000    -0.174    reset
    R1                   IBUF (Prop_ibuf_I_O)         0.269     0.095 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.008    reset_IBUF
    SLICE_X79Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.053 f  count[0]_i_3/O
                         net (fo=23, routed)          0.421     1.474    count[0]_i_3_n_0
    SLICE_X78Y81         FDCE                                         f  count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.861     0.861    ext_clock_OBUF
    SLICE_X78Y81         FDCE                                         r  count_reg[15]/C
                         clock pessimism              0.056     0.916    
                         clock uncertainty            0.173     1.089    
    SLICE_X78Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.022    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.323%)  route 0.287ns (60.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.556     0.556    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=2, routed)           0.146     0.842    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.887 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=854, routed)         0.141     1.029    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X65Y78         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.826     0.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X65Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[1]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X65Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.323%)  route 0.287ns (60.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.556     0.556    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=2, routed)           0.146     0.842    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.887 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=854, routed)         0.141     1.029    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X65Y78         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.826     0.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X65Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[2]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X65Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.323%)  route 0.287ns (60.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.556     0.556    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=2, routed)           0.146     0.842    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X63Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.887 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=854, routed)         0.141     1.029    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X65Y78         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.826     0.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X65Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[3]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X65Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.226ns (44.200%)  route 0.285ns (55.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.565     0.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X28Y83         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.128     0.693 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.098     0.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.098     0.888 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=82, routed)          0.188     1.076    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_out_idle_async_reg_0
    SLICE_X31Y84         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.834     0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X31Y84         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[4]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.508    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[5]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.226ns (44.200%)  route 0.285ns (55.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.565     0.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X28Y83         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.128     0.693 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.098     0.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.098     0.888 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=82, routed)          0.188     1.076    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_out_idle_async_reg_0
    SLICE_X31Y84         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.834     0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X31Y84         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[5]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.508    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[6]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.226ns (44.200%)  route 0.285ns (55.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.565     0.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X28Y83         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.128     0.693 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.098     0.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.098     0.888 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=82, routed)          0.188     1.076    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_out_idle_async_reg_0
    SLICE_X31Y84         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.896     0.896    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -0.029    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.834     0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X31Y84         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[6]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.508    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.568    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack       17.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.083ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.433ns (7.190%)  route 5.590ns (92.810%))
  Logic Levels:           0  
  Clock Path Skew:        3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 25.065 - 20.000 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.430     1.430    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X74Y74         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.433     1.863 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         5.590     7.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X14Y93         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.278    25.065    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000    25.065    
                         clock uncertainty           -0.271    24.794    
    SLICE_X14Y93         FDCE (Recov_fdce_C_CLR)     -0.258    24.536    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         24.536    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 17.083    

Slack (MET) :             17.083ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.433ns (7.190%)  route 5.590ns (92.810%))
  Logic Levels:           0  
  Clock Path Skew:        3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 25.065 - 20.000 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           1.549     1.549    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -0.081    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.430     1.430    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X74Y74         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.433     1.863 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         5.590     7.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X14Y93         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.278    25.065    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000    25.065    
                         clock uncertainty           -0.271    24.794    
    SLICE_X14Y93         FDCE (Recov_fdce_C_CLR)     -0.258    24.536    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         24.536    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 17.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.164ns (5.272%)  route 2.947ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.582     0.582    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X74Y74         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.164     0.746 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         2.947     3.692    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X14Y93         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.844     2.919    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000     2.919    
                         clock uncertainty            0.271     3.190    
    SLICE_X14Y93         FDCE (Remov_fdce_C_CLR)     -0.067     3.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.164ns (5.272%)  route 2.947ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFGCTRL                     0.000     0.000 r  CCLK_MUX/O
                         net (fo=1, routed)           0.622     0.622    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.026    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.582     0.582    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X74Y74         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.164     0.746 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         2.947     3.692    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X14Y93         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.844     2.919    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000     2.919    
                         clock uncertainty            0.271     3.190    
    SLICE_X14Y93         FDCE (Remov_fdce_C_CLR)     -0.067     3.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slow_out_clk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack       16.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.981ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.533ns (20.853%)  route 5.819ns (79.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 25.117 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.243     7.853    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X2Y138         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.330    25.117    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X2Y138         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]/C
                         clock pessimism              0.000    25.117    
                         clock uncertainty           -0.025    25.092    
    SLICE_X2Y138         FDCE (Recov_fdce_C_CLR)     -0.258    24.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                 16.981    

Slack (MET) :             16.981ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.533ns (20.853%)  route 5.819ns (79.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 25.117 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.243     7.853    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X2Y138         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.330    25.117    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X2Y138         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/C
                         clock pessimism              0.000    25.117    
                         clock uncertainty           -0.025    25.092    
    SLICE_X2Y138         FDCE (Recov_fdce_C_CLR)     -0.258    24.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                 16.981    

Slack (MET) :             16.981ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.533ns (20.853%)  route 5.819ns (79.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 25.117 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.243     7.853    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X2Y138         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.330    25.117    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X2Y138         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]/C
                         clock pessimism              0.000    25.117    
                         clock uncertainty           -0.025    25.092    
    SLICE_X2Y138         FDCE (Recov_fdce_C_CLR)     -0.258    24.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                 16.981    

Slack (MET) :             17.023ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 1.533ns (21.188%)  route 5.703ns (78.812%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 25.115 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.127     7.736    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X4Y137         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.328    25.115    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X4Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/C
                         clock pessimism              0.000    25.115    
                         clock uncertainty           -0.025    25.090    
    SLICE_X4Y137         FDCE (Recov_fdce_C_CLR)     -0.331    24.759    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 17.023    

Slack (MET) :             17.026ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 1.533ns (21.199%)  route 5.699ns (78.801%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 25.115 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.123     7.733    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X5Y137         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.328    25.115    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X5Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/C
                         clock pessimism              0.000    25.115    
                         clock uncertainty           -0.025    25.090    
    SLICE_X5Y137         FDCE (Recov_fdce_C_CLR)     -0.331    24.759    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 17.026    

Slack (MET) :             17.026ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[1]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 1.533ns (21.199%)  route 5.699ns (78.801%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 25.115 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.123     7.733    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X5Y137         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.328    25.115    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X5Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[1]/C
                         clock pessimism              0.000    25.115    
                         clock uncertainty           -0.025    25.090    
    SLICE_X5Y137         FDCE (Recov_fdce_C_CLR)     -0.331    24.759    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[1]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 17.026    

Slack (MET) :             17.062ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/PRE
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 1.533ns (21.188%)  route 5.703ns (78.812%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 25.115 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.127     7.736    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X4Y137         FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.328    25.115    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X4Y137         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/C
                         clock pessimism              0.000    25.115    
                         clock uncertainty           -0.025    25.090    
    SLICE_X4Y137         FDPE (Recov_fdpe_C_PRE)     -0.292    24.798    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 17.062    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 1.533ns (21.621%)  route 5.558ns (78.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 25.114 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.982     7.591    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X5Y136         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.327    25.114    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X5Y136         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/C
                         clock pessimism              0.000    25.114    
                         clock uncertainty           -0.025    25.089    
    SLICE_X5Y136         FDCE (Recov_fdce_C_CLR)     -0.331    24.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]
  -------------------------------------------------------------------
                         required time                         24.758    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.167ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[3]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 1.533ns (21.621%)  route 5.558ns (78.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 25.114 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.982     7.591    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X5Y136         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.327    25.114    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X5Y136         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[3]/C
                         clock pessimism              0.000    25.114    
                         clock uncertainty           -0.025    25.089    
    SLICE_X5Y136         FDCE (Recov_fdce_C_CLR)     -0.331    24.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[3]
  -------------------------------------------------------------------
                         required time                         24.758    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 17.167    

Slack (MET) :             17.173ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 1.533ns (21.630%)  route 5.555ns (78.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 25.117 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.576     5.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.979     7.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X1Y138         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.330    25.117    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y138         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/C
                         clock pessimism              0.000    25.117    
                         clock uncertainty           -0.025    25.092    
    SLICE_X1Y138         FDCE (Recov_fdce_C_CLR)     -0.331    24.761    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 17.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.310ns (10.399%)  route 2.670ns (89.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.986     3.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X1Y136         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.867     2.943    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y136         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.025     2.968    
    SLICE_X1Y136         FDCE (Remov_fdce_C_CLR)     -0.092     2.876    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.310ns (10.399%)  route 2.670ns (89.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.986     3.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X1Y136         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.867     2.943    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y136         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.025     2.968    
    SLICE_X1Y136         FDCE (Remov_fdce_C_CLR)     -0.092     2.876    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.310ns (10.386%)  route 2.674ns (89.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.990     3.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X0Y136         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.867     2.943    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X0Y136         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.025     2.968    
    SLICE_X0Y136         FDCE (Remov_fdce_C_CLR)     -0.092     2.876    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.310ns (10.386%)  route 2.674ns (89.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.990     3.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X0Y136         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.867     2.943    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X0Y136         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.025     2.968    
    SLICE_X0Y136         FDCE (Remov_fdce_C_CLR)     -0.092     2.876    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.310ns (10.325%)  route 2.692ns (89.675%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.007     3.502    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X1Y137         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.025     2.969    
    SLICE_X1Y137         FDCE (Remov_fdce_C_CLR)     -0.092     2.877    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.310ns (10.325%)  route 2.692ns (89.675%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.007     3.502    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X1Y137         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.025     2.969    
    SLICE_X1Y137         FDCE (Remov_fdce_C_CLR)     -0.092     2.877    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/PRE
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.310ns (10.325%)  route 2.692ns (89.675%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.007     3.502    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X1Y137         FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X1Y137         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.025     2.969    
    SLICE_X1Y137         FDPE (Remov_fdpe_C_PRE)     -0.095     2.874    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.310ns (10.312%)  route 2.695ns (89.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.011     3.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X0Y137         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X0Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.025     2.969    
    SLICE_X0Y137         FDCE (Remov_fdce_C_CLR)     -0.092     2.877    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.310ns (10.312%)  route 2.695ns (89.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.011     3.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X0Y137         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X0Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.025     2.969    
    SLICE_X0Y137         FDCE (Remov_fdce_C_CLR)     -0.092     2.877    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.310ns (10.312%)  route 2.695ns (89.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X0Y136         LUT1 (Prop_lut1_I0_O)        0.045     2.494 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.011     3.505    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X0Y137         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.868     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X0Y137         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.025     2.969    
    SLICE_X0Y137         FDCE (Remov_fdce_C_CLR)     -0.092     2.877    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.628    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  swclk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack        6.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (swclk fall@10.000ns - swclk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.538ns (18.414%)  route 2.384ns (81.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         1.689     8.560    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X0Y128         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk fall edge)     10.000    10.000 f  
    B15                                               0.000    10.000 f  swclk (IN)
                         net (fo=0)                   0.000    10.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    11.355 f  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    13.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.787 f  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.321    15.108    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X0Y128         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.464    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y128         FDCE (Recov_fdce_C_CLR)     -0.327    15.210    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             15.236ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.538ns (12.378%)  route 3.808ns (87.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.113     9.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X36Y52         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/C
                         clock pessimism              0.530    25.588    
                         clock uncertainty           -0.035    25.552    
    SLICE_X36Y52         FDCE (Recov_fdce_C_CLR)     -0.331    25.221    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]
  -------------------------------------------------------------------
                         required time                         25.221    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 15.236    

Slack (MET) :             15.236ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.538ns (12.378%)  route 3.808ns (87.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.113     9.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X36Y52         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/C
                         clock pessimism              0.530    25.588    
                         clock uncertainty           -0.035    25.552    
    SLICE_X36Y52         FDCE (Recov_fdce_C_CLR)     -0.331    25.221    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]
  -------------------------------------------------------------------
                         required time                         25.221    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 15.236    

Slack (MET) :             15.236ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.538ns (12.378%)  route 3.808ns (87.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.113     9.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X36Y52         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/C
                         clock pessimism              0.530    25.588    
                         clock uncertainty           -0.035    25.552    
    SLICE_X36Y52         FDCE (Recov_fdce_C_CLR)     -0.331    25.221    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]
  -------------------------------------------------------------------
                         required time                         25.221    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 15.236    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.538ns (12.450%)  route 3.783ns (87.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 25.059 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.088     9.960    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X32Y50         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.272    25.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y50         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]/C
                         clock pessimism              0.530    25.589    
                         clock uncertainty           -0.035    25.553    
    SLICE_X32Y50         FDCE (Recov_fdce_C_CLR)     -0.331    25.222    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 15.262    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[1]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.538ns (12.450%)  route 3.783ns (87.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 25.059 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.088     9.960    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X32Y50         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.272    25.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y50         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[1]/C
                         clock pessimism              0.530    25.589    
                         clock uncertainty           -0.035    25.553    
    SLICE_X32Y50         FDCE (Recov_fdce_C_CLR)     -0.331    25.222    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[1]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 15.262    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[2]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.538ns (12.450%)  route 3.783ns (87.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 25.059 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.088     9.960    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X32Y50         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.272    25.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y50         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[2]/C
                         clock pessimism              0.530    25.589    
                         clock uncertainty           -0.035    25.553    
    SLICE_X32Y50         FDCE (Recov_fdce_C_CLR)     -0.331    25.222    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[2]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 15.262    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[23]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.538ns (12.460%)  route 3.780ns (87.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 25.059 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.085     9.956    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X33Y50         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.272    25.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y50         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[23]/C
                         clock pessimism              0.530    25.589    
                         clock uncertainty           -0.035    25.553    
    SLICE_X33Y50         FDCE (Recov_fdce_C_CLR)     -0.331    25.222    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[23]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[7]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.538ns (12.460%)  route 3.780ns (87.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 25.059 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.085     9.956    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X33Y50         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.272    25.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y50         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[7]/C
                         clock pessimism              0.530    25.589    
                         clock uncertainty           -0.035    25.553    
    SLICE_X33Y50         FDCE (Recov_fdce_C_CLR)     -0.331    25.222    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[7]
  -------------------------------------------------------------------
                         required time                         25.222    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.301ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.538ns (12.354%)  route 3.817ns (87.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.170    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.251 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.388     5.639    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.433     6.072 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.695     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.105     6.872 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.122     9.993    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X34Y52         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.355    23.710    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.787 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    25.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/C
                         clock pessimism              0.530    25.588    
                         clock uncertainty           -0.035    25.552    
    SLICE_X34Y52         FDCE (Recov_fdce_C_CLR)     -0.258    25.294    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]
  -------------------------------------------------------------------
                         required time                         25.294    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                 15.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.023%)  route 1.019ns (82.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.736     3.467    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X29Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X29Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/C
                         clock pessimism             -0.643     2.266    
    SLICE_X29Y65         FDCE (Remov_fdce_C_CLR)     -0.092     2.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.209ns (16.971%)  route 1.022ns (83.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.739     3.471    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X28Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X28Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg/C
                         clock pessimism             -0.643     2.266    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     2.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Transapdp_reg/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.209ns (16.971%)  route 1.022ns (83.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.739     3.471    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X28Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Transapdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X28Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Transapdp_reg/C
                         clock pessimism             -0.643     2.266    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     2.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Transapdp_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[3]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.209ns (15.745%)  route 1.118ns (84.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.835     3.567    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X33Y61         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.838     2.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X33Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[3]/C
                         clock pessimism             -0.643     2.270    
    SLICE_X33Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.178    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[0]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.209ns (15.326%)  route 1.155ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.872     3.603    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X30Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X30Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[0]/C
                         clock pessimism             -0.643     2.266    
    SLICE_X30Y65         FDCE (Remov_fdce_C_CLR)     -0.067     2.199    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.209ns (15.326%)  route 1.155ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.872     3.603    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X30Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X30Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/C
                         clock pessimism             -0.643     2.266    
    SLICE_X30Y65         FDCE (Remov_fdce_C_CLR)     -0.067     2.199    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[2]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.209ns (15.326%)  route 1.155ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.872     3.603    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X30Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X30Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[2]/C
                         clock pessimism             -0.643     2.266    
    SLICE_X30Y65         FDCE (Remov_fdce_C_CLR)     -0.067     2.199    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[3]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.209ns (15.326%)  route 1.155ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.872     3.603    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X30Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X30Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[3]/C
                         clock pessimism             -0.643     2.266    
    SLICE_X30Y65         FDCE (Remov_fdce_C_CLR)     -0.067     2.199    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.209ns (15.326%)  route 1.155ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.872     3.603    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X30Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X30Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]/C
                         clock pessimism             -0.643     2.266    
    SLICE_X30Y65         FDCE (Remov_fdce_C_CLR)     -0.067     2.199    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[5]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.209ns (15.326%)  route 1.155ns (84.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.383     1.641    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.667 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.573     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X14Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.283     2.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X14Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.731 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.872     3.603    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X30Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     2.047    swclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.076 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X30Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[5]/C
                         clock pessimism             -0.643     2.266    
    SLICE_X30Y65         FDCE (Remov_fdce_C_CLR)     -0.067     2.199    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  1.404    





