Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 17:21:33 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 main/distance_calc/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_mults_out_reg[3][27]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 2.945ns (35.043%)  route 5.459ns (64.957%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1936, routed)        1.807     5.315    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  main/distance_calc/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  main/distance_calc/j_reg[0]/Q
                         net (fo=83, routed)          1.693     7.464    main/distance_calc/intermediate_subs_out_reg_0_3_0_5/ADDRC1
    SLICE_X2Y91          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.617 r  main/distance_calc/intermediate_subs_out_reg_0_3_0_5/RAMC/O
                         net (fo=8, routed)           1.170     8.787    main/distance_calc/intermediate_subs_out_reg_0_3_0_5_n_5
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.331     9.118 r  main/distance_calc/intermediate_mults_out[0][15]_i_21/O
                         net (fo=1, routed)           0.429     9.547    main/distance_calc/intermediate_mults_out[0][15]_i_21_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124     9.671 r  main/distance_calc/intermediate_mults_out[0][15]_i_17/O
                         net (fo=2, routed)           1.020    10.691    main/distance_calc/intermediate_mults_out[0][15]_i_17_n_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.152    10.843 r  main/distance_calc/intermediate_mults_out[0][15]_i_15/O
                         net (fo=2, routed)           0.453    11.297    main/distance_calc/intermediate_mults_out[0][15]_i_15_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.332    11.629 r  main/distance_calc/intermediate_mults_out[0][15]_i_11/O
                         net (fo=1, routed)           0.000    11.629    main/distance_calc/intermediate_mults_out[0][15]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.179 r  main/distance_calc/intermediate_mults_out_reg[0][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.179    main/distance_calc/intermediate_mults_out_reg[0][15]_i_3_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 r  main/distance_calc/intermediate_mults_out_reg[0][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    main/distance_calc/intermediate_mults_out_reg[0][19]_i_3_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.407 r  main/distance_calc/intermediate_mults_out_reg[0][23]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.407    main/distance_calc/intermediate_mults_out_reg[0][23]_i_3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.720 r  main/distance_calc/intermediate_mults_out_reg[0][27]_i_3/O[3]
                         net (fo=4, routed)           0.693    13.413    main/distance_calc/p_2_out[27]
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.306    13.719 r  main/distance_calc/intermediate_mults_out[3][27]_i_1/O
                         net (fo=1, routed)           0.000    13.719    main/distance_calc/intermediate_mults_out[123]
    SLICE_X9Y100         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1936, routed)        1.616    14.945    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[3][27]/C
                         clock pessimism              0.266    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.031    15.207    main/distance_calc/intermediate_mults_out_reg[3][27]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                  1.488    




