<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>brcmphy.h source code [linux-5.3.1/include/linux/brcmphy.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/include/linux/brcmphy.h'; var root_path = '../../..'; var data_path = '../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux-5.3.1</a>/<a href='..'>include</a>/<a href='./'>linux</a>/<a href='brcmphy.h.html'>brcmphy.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_LINUX_BRCMPHY_H">_LINUX_BRCMPHY_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_LINUX_BRCMPHY_H" data-ref="_M/_LINUX_BRCMPHY_H">_LINUX_BRCMPHY_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="phy.h.html">&lt;linux/phy.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/* All Broadcom Ethernet switches have a pseudo-PHY at address 30 which is used</i></td></tr>
<tr><th id="8">8</th><td><i> * to configure the switch internal registers via MDIO accesses.</i></td></tr>
<tr><th id="9">9</th><td><i> */</i></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/BRCM_PSEUDO_PHY_ADDR" data-ref="_M/BRCM_PSEUDO_PHY_ADDR">BRCM_PSEUDO_PHY_ADDR</dfn>           30</u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM50610" data-ref="_M/PHY_ID_BCM50610">PHY_ID_BCM50610</dfn>			0x0143bd60</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM50610M" data-ref="_M/PHY_ID_BCM50610M">PHY_ID_BCM50610M</dfn>		0x0143bd70</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM5241" data-ref="_M/PHY_ID_BCM5241">PHY_ID_BCM5241</dfn>			0x0143bc30</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCMAC131" data-ref="_M/PHY_ID_BCMAC131">PHY_ID_BCMAC131</dfn>			0x0143bc70</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM5481" data-ref="_M/PHY_ID_BCM5481">PHY_ID_BCM5481</dfn>			0x0143bca0</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM5395" data-ref="_M/PHY_ID_BCM5395">PHY_ID_BCM5395</dfn>			0x0143bcf0</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM54810" data-ref="_M/PHY_ID_BCM54810">PHY_ID_BCM54810</dfn>			0x03625d00</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM5482" data-ref="_M/PHY_ID_BCM5482">PHY_ID_BCM5482</dfn>			0x0143bcb0</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM5411" data-ref="_M/PHY_ID_BCM5411">PHY_ID_BCM5411</dfn>			0x00206070</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM5421" data-ref="_M/PHY_ID_BCM5421">PHY_ID_BCM5421</dfn>			0x002060e0</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM54210E" data-ref="_M/PHY_ID_BCM54210E">PHY_ID_BCM54210E</dfn>		0x600d84a0</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM5464" data-ref="_M/PHY_ID_BCM5464">PHY_ID_BCM5464</dfn>			0x002060b0</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM5461" data-ref="_M/PHY_ID_BCM5461">PHY_ID_BCM5461</dfn>			0x002060c0</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM54612E" data-ref="_M/PHY_ID_BCM54612E">PHY_ID_BCM54612E</dfn>		0x03625e60</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM54616S" data-ref="_M/PHY_ID_BCM54616S">PHY_ID_BCM54616S</dfn>		0x03625d10</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM57780" data-ref="_M/PHY_ID_BCM57780">PHY_ID_BCM57780</dfn>			0x03625d90</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM89610" data-ref="_M/PHY_ID_BCM89610">PHY_ID_BCM89610</dfn>			0x03625cd0</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7250" data-ref="_M/PHY_ID_BCM7250">PHY_ID_BCM7250</dfn>			0xae025280</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7255" data-ref="_M/PHY_ID_BCM7255">PHY_ID_BCM7255</dfn>			0xae025120</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7260" data-ref="_M/PHY_ID_BCM7260">PHY_ID_BCM7260</dfn>			0xae025190</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7268" data-ref="_M/PHY_ID_BCM7268">PHY_ID_BCM7268</dfn>			0xae025090</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7271" data-ref="_M/PHY_ID_BCM7271">PHY_ID_BCM7271</dfn>			0xae0253b0</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7278" data-ref="_M/PHY_ID_BCM7278">PHY_ID_BCM7278</dfn>			0xae0251a0</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7364" data-ref="_M/PHY_ID_BCM7364">PHY_ID_BCM7364</dfn>			0xae025260</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7366" data-ref="_M/PHY_ID_BCM7366">PHY_ID_BCM7366</dfn>			0x600d8490</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7346" data-ref="_M/PHY_ID_BCM7346">PHY_ID_BCM7346</dfn>			0x600d8650</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7362" data-ref="_M/PHY_ID_BCM7362">PHY_ID_BCM7362</dfn>			0x600d84b0</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7425" data-ref="_M/PHY_ID_BCM7425">PHY_ID_BCM7425</dfn>			0x600d86b0</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7429" data-ref="_M/PHY_ID_BCM7429">PHY_ID_BCM7429</dfn>			0x600d8730</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7435" data-ref="_M/PHY_ID_BCM7435">PHY_ID_BCM7435</dfn>			0x600d8750</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM74371" data-ref="_M/PHY_ID_BCM74371">PHY_ID_BCM74371</dfn>			0xae0252e0</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7439" data-ref="_M/PHY_ID_BCM7439">PHY_ID_BCM7439</dfn>			0x600d8480</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7439_2" data-ref="_M/PHY_ID_BCM7439_2">PHY_ID_BCM7439_2</dfn>		0xae025080</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM7445" data-ref="_M/PHY_ID_BCM7445">PHY_ID_BCM7445</dfn>			0x600d8510</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM_CYGNUS" data-ref="_M/PHY_ID_BCM_CYGNUS">PHY_ID_BCM_CYGNUS</dfn>		0xae025200</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_BCM_OMEGA" data-ref="_M/PHY_ID_BCM_OMEGA">PHY_ID_BCM_OMEGA</dfn>		0xae025100</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_OUI_MASK" data-ref="_M/PHY_BCM_OUI_MASK">PHY_BCM_OUI_MASK</dfn>		0xfffffc00</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_OUI_1" data-ref="_M/PHY_BCM_OUI_1">PHY_BCM_OUI_1</dfn>			0x00206000</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_OUI_2" data-ref="_M/PHY_BCM_OUI_2">PHY_BCM_OUI_2</dfn>			0x0143bc00</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_OUI_3" data-ref="_M/PHY_BCM_OUI_3">PHY_BCM_OUI_3</dfn>			0x03625c00</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_OUI_4" data-ref="_M/PHY_BCM_OUI_4">PHY_BCM_OUI_4</dfn>			0x600d8400</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_OUI_5" data-ref="_M/PHY_BCM_OUI_5">PHY_BCM_OUI_5</dfn>			0x03625e00</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_OUI_6" data-ref="_M/PHY_BCM_OUI_6">PHY_BCM_OUI_6</dfn>			0xae025000</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_FLAGS_MODE_COPPER" data-ref="_M/PHY_BCM_FLAGS_MODE_COPPER">PHY_BCM_FLAGS_MODE_COPPER</dfn>	0x00000001</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_FLAGS_MODE_1000BX" data-ref="_M/PHY_BCM_FLAGS_MODE_1000BX">PHY_BCM_FLAGS_MODE_1000BX</dfn>	0x00000002</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_FLAGS_INTF_SGMII" data-ref="_M/PHY_BCM_FLAGS_INTF_SGMII">PHY_BCM_FLAGS_INTF_SGMII</dfn>	0x00000010</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_FLAGS_INTF_XAUI" data-ref="_M/PHY_BCM_FLAGS_INTF_XAUI">PHY_BCM_FLAGS_INTF_XAUI</dfn>		0x00000020</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_WIRESPEED_ENABLE" data-ref="_M/PHY_BRCM_WIRESPEED_ENABLE">PHY_BRCM_WIRESPEED_ENABLE</dfn>	0x00000100</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_AUTO_PWRDWN_ENABLE" data-ref="_M/PHY_BRCM_AUTO_PWRDWN_ENABLE">PHY_BRCM_AUTO_PWRDWN_ENABLE</dfn>	0x00000200</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_RX_REFCLK_UNUSED" data-ref="_M/PHY_BRCM_RX_REFCLK_UNUSED">PHY_BRCM_RX_REFCLK_UNUSED</dfn>	0x00000400</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_STD_IBND_DISABLE" data-ref="_M/PHY_BRCM_STD_IBND_DISABLE">PHY_BRCM_STD_IBND_DISABLE</dfn>	0x00000800</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_EXT_IBND_RX_ENABLE" data-ref="_M/PHY_BRCM_EXT_IBND_RX_ENABLE">PHY_BRCM_EXT_IBND_RX_ENABLE</dfn>	0x00001000</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_EXT_IBND_TX_ENABLE" data-ref="_M/PHY_BRCM_EXT_IBND_TX_ENABLE">PHY_BRCM_EXT_IBND_TX_ENABLE</dfn>	0x00002000</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_CLEAR_RGMII_MODE" data-ref="_M/PHY_BRCM_CLEAR_RGMII_MODE">PHY_BRCM_CLEAR_RGMII_MODE</dfn>	0x00004000</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_DIS_TXCRXC_NOENRGY" data-ref="_M/PHY_BRCM_DIS_TXCRXC_NOENRGY">PHY_BRCM_DIS_TXCRXC_NOENRGY</dfn>	0x00008000</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_EN_MASTER_MODE" data-ref="_M/PHY_BRCM_EN_MASTER_MODE">PHY_BRCM_EN_MASTER_MODE</dfn>		0x00010000</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* Broadcom BCM7xxx specific workarounds */</i></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_7XXX_REV" data-ref="_M/PHY_BRCM_7XXX_REV">PHY_BRCM_7XXX_REV</dfn>(x)		(((x) &gt;&gt; 8) &amp; 0xff)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PHY_BRCM_7XXX_PATCH" data-ref="_M/PHY_BRCM_7XXX_PATCH">PHY_BRCM_7XXX_PATCH</dfn>(x)		((x) &amp; 0xff)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM_FLAGS_VALID" data-ref="_M/PHY_BCM_FLAGS_VALID">PHY_BCM_FLAGS_VALID</dfn>		0x80000000</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* Broadcom BCM54XX register definitions, common to most Broadcom PHYs */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_ECR" data-ref="_M/MII_BCM54XX_ECR">MII_BCM54XX_ECR</dfn>		0x10	/* BCM54xx extended control register */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_ECR_IM" data-ref="_M/MII_BCM54XX_ECR_IM">MII_BCM54XX_ECR_IM</dfn>	0x1000	/* Interrupt mask */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_ECR_IF" data-ref="_M/MII_BCM54XX_ECR_IF">MII_BCM54XX_ECR_IF</dfn>	0x0800	/* Interrupt force */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_ESR" data-ref="_M/MII_BCM54XX_ESR">MII_BCM54XX_ESR</dfn>		0x11	/* BCM54xx extended status register */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_ESR_IS" data-ref="_M/MII_BCM54XX_ESR_IS">MII_BCM54XX_ESR_IS</dfn>	0x1000	/* Interrupt status */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_DATA" data-ref="_M/MII_BCM54XX_EXP_DATA">MII_BCM54XX_EXP_DATA</dfn>	0x15	/* Expansion register data */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_SEL" data-ref="_M/MII_BCM54XX_EXP_SEL">MII_BCM54XX_EXP_SEL</dfn>	0x17	/* Expansion register select */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_SEL_SSD" data-ref="_M/MII_BCM54XX_EXP_SEL_SSD">MII_BCM54XX_EXP_SEL_SSD</dfn>	0x0e00	/* Secondary SerDes select */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_SEL_ER" data-ref="_M/MII_BCM54XX_EXP_SEL_ER">MII_BCM54XX_EXP_SEL_ER</dfn>	0x0f00	/* Expansion register select */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_SEL_ETC" data-ref="_M/MII_BCM54XX_EXP_SEL_ETC">MII_BCM54XX_EXP_SEL_ETC</dfn>	0x0d00	/* Expansion register spare + 2k mem */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUX_CTL" data-ref="_M/MII_BCM54XX_AUX_CTL">MII_BCM54XX_AUX_CTL</dfn>	0x18	/* Auxiliary control register */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_ISR" data-ref="_M/MII_BCM54XX_ISR">MII_BCM54XX_ISR</dfn>		0x1a	/* BCM54xx interrupt status register */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_IMR" data-ref="_M/MII_BCM54XX_IMR">MII_BCM54XX_IMR</dfn>		0x1b	/* BCM54xx interrupt mask register */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_CRCERR" data-ref="_M/MII_BCM54XX_INT_CRCERR">MII_BCM54XX_INT_CRCERR</dfn>	0x0001	/* CRC error */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_LINK" data-ref="_M/MII_BCM54XX_INT_LINK">MII_BCM54XX_INT_LINK</dfn>	0x0002	/* Link status changed */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_SPEED" data-ref="_M/MII_BCM54XX_INT_SPEED">MII_BCM54XX_INT_SPEED</dfn>	0x0004	/* Link speed change */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_DUPLEX" data-ref="_M/MII_BCM54XX_INT_DUPLEX">MII_BCM54XX_INT_DUPLEX</dfn>	0x0008	/* Duplex mode changed */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_LRS" data-ref="_M/MII_BCM54XX_INT_LRS">MII_BCM54XX_INT_LRS</dfn>	0x0010	/* Local receiver status changed */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_RRS" data-ref="_M/MII_BCM54XX_INT_RRS">MII_BCM54XX_INT_RRS</dfn>	0x0020	/* Remote receiver status changed */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_SSERR" data-ref="_M/MII_BCM54XX_INT_SSERR">MII_BCM54XX_INT_SSERR</dfn>	0x0040	/* Scrambler synchronization error */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_UHCD" data-ref="_M/MII_BCM54XX_INT_UHCD">MII_BCM54XX_INT_UHCD</dfn>	0x0080	/* Unsupported HCD negotiated */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_NHCD" data-ref="_M/MII_BCM54XX_INT_NHCD">MII_BCM54XX_INT_NHCD</dfn>	0x0100	/* No HCD */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_NHCDL" data-ref="_M/MII_BCM54XX_INT_NHCDL">MII_BCM54XX_INT_NHCDL</dfn>	0x0200	/* No HCD link */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_ANPR" data-ref="_M/MII_BCM54XX_INT_ANPR">MII_BCM54XX_INT_ANPR</dfn>	0x0400	/* Auto-negotiation page received */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_LC" data-ref="_M/MII_BCM54XX_INT_LC">MII_BCM54XX_INT_LC</dfn>	0x0800	/* All counters below 128 */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_HC" data-ref="_M/MII_BCM54XX_INT_HC">MII_BCM54XX_INT_HC</dfn>	0x1000	/* Counter above 32768 */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_MDIX" data-ref="_M/MII_BCM54XX_INT_MDIX">MII_BCM54XX_INT_MDIX</dfn>	0x2000	/* MDIX status change */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_INT_PSERR" data-ref="_M/MII_BCM54XX_INT_PSERR">MII_BCM54XX_INT_PSERR</dfn>	0x4000	/* Pair swap error */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_SHD" data-ref="_M/MII_BCM54XX_SHD">MII_BCM54XX_SHD</dfn>		0x1c	/* 0x1c shadow registers */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_SHD_WRITE" data-ref="_M/MII_BCM54XX_SHD_WRITE">MII_BCM54XX_SHD_WRITE</dfn>	0x8000</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_SHD_VAL" data-ref="_M/MII_BCM54XX_SHD_VAL">MII_BCM54XX_SHD_VAL</dfn>(x)	((x &amp; 0x1f) &lt;&lt; 10)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_SHD_DATA" data-ref="_M/MII_BCM54XX_SHD_DATA">MII_BCM54XX_SHD_DATA</dfn>(x)	((x &amp; 0x3ff) &lt;&lt; 0)</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/*</i></td></tr>
<tr><th id="117">117</th><td><i> * AUXILIARY CONTROL SHADOW ACCESS REGISTERS.  (PHY REG 0x18)</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_SHDWSEL_AUXCTL" data-ref="_M/MII_BCM54XX_AUXCTL_SHDWSEL_AUXCTL">MII_BCM54XX_AUXCTL_SHDWSEL_AUXCTL</dfn>	0x00</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_ACTL_TX_6DB" data-ref="_M/MII_BCM54XX_AUXCTL_ACTL_TX_6DB">MII_BCM54XX_AUXCTL_ACTL_TX_6DB</dfn>		0x0400</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_ACTL_SMDSP_ENA" data-ref="_M/MII_BCM54XX_AUXCTL_ACTL_SMDSP_ENA">MII_BCM54XX_AUXCTL_ACTL_SMDSP_ENA</dfn>	0x0800</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_SHDWSEL_MISC" data-ref="_M/MII_BCM54XX_AUXCTL_SHDWSEL_MISC">MII_BCM54XX_AUXCTL_SHDWSEL_MISC</dfn>			0x07</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_SHDWSEL_MISC_WIRESPEED_EN" data-ref="_M/MII_BCM54XX_AUXCTL_SHDWSEL_MISC_WIRESPEED_EN">MII_BCM54XX_AUXCTL_SHDWSEL_MISC_WIRESPEED_EN</dfn>	0x0010</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_SHDWSEL_MISC_RGMII_SKEW_EN" data-ref="_M/MII_BCM54XX_AUXCTL_SHDWSEL_MISC_RGMII_SKEW_EN">MII_BCM54XX_AUXCTL_SHDWSEL_MISC_RGMII_SKEW_EN</dfn>	0x0100</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_MISC_FORCE_AMDIX" data-ref="_M/MII_BCM54XX_AUXCTL_MISC_FORCE_AMDIX">MII_BCM54XX_AUXCTL_MISC_FORCE_AMDIX</dfn>		0x0200</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_MISC_WREN" data-ref="_M/MII_BCM54XX_AUXCTL_MISC_WREN">MII_BCM54XX_AUXCTL_MISC_WREN</dfn>			0x8000</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_SHDWSEL_READ_SHIFT" data-ref="_M/MII_BCM54XX_AUXCTL_SHDWSEL_READ_SHIFT">MII_BCM54XX_AUXCTL_SHDWSEL_READ_SHIFT</dfn>	12</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_AUXCTL_SHDWSEL_MASK" data-ref="_M/MII_BCM54XX_AUXCTL_SHDWSEL_MASK">MII_BCM54XX_AUXCTL_SHDWSEL_MASK</dfn>	0x0007</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/*</i></td></tr>
<tr><th id="133">133</th><td><i> * Broadcom LED source encodings.  These are used in BCM5461, BCM5481,</i></td></tr>
<tr><th id="134">134</th><td><i> * BCM5482, and possibly some others.</i></td></tr>
<tr><th id="135">135</th><td><i> */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_LINKSPD1" data-ref="_M/BCM_LED_SRC_LINKSPD1">BCM_LED_SRC_LINKSPD1</dfn>	0x0</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_LINKSPD2" data-ref="_M/BCM_LED_SRC_LINKSPD2">BCM_LED_SRC_LINKSPD2</dfn>	0x1</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_XMITLED" data-ref="_M/BCM_LED_SRC_XMITLED">BCM_LED_SRC_XMITLED</dfn>	0x2</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_ACTIVITYLED" data-ref="_M/BCM_LED_SRC_ACTIVITYLED">BCM_LED_SRC_ACTIVITYLED</dfn>	0x3</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_FDXLED" data-ref="_M/BCM_LED_SRC_FDXLED">BCM_LED_SRC_FDXLED</dfn>	0x4</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_SLAVE" data-ref="_M/BCM_LED_SRC_SLAVE">BCM_LED_SRC_SLAVE</dfn>	0x5</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_INTR" data-ref="_M/BCM_LED_SRC_INTR">BCM_LED_SRC_INTR</dfn>	0x6</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_QUALITY" data-ref="_M/BCM_LED_SRC_QUALITY">BCM_LED_SRC_QUALITY</dfn>	0x7</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_RCVLED" data-ref="_M/BCM_LED_SRC_RCVLED">BCM_LED_SRC_RCVLED</dfn>	0x8</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_WIRESPEED" data-ref="_M/BCM_LED_SRC_WIRESPEED">BCM_LED_SRC_WIRESPEED</dfn>	0x9</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_MULTICOLOR1" data-ref="_M/BCM_LED_SRC_MULTICOLOR1">BCM_LED_SRC_MULTICOLOR1</dfn>	0xa</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_OPENSHORT" data-ref="_M/BCM_LED_SRC_OPENSHORT">BCM_LED_SRC_OPENSHORT</dfn>	0xb</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_OFF" data-ref="_M/BCM_LED_SRC_OFF">BCM_LED_SRC_OFF</dfn>		0xe	/* Tied high */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_SRC_ON" data-ref="_M/BCM_LED_SRC_ON">BCM_LED_SRC_ON</dfn>		0xf	/* Tied low */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/*</i></td></tr>
<tr><th id="152">152</th><td><i> * Broadcom Multicolor LED configurations (expansion register 4)</i></td></tr>
<tr><th id="153">153</th><td><i> */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/BCM_EXP_MULTICOLOR" data-ref="_M/BCM_EXP_MULTICOLOR">BCM_EXP_MULTICOLOR</dfn>		(MII_BCM54XX_EXP_SEL_ER + 0x04)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_IN_PHASE" data-ref="_M/BCM_LED_MULTICOLOR_IN_PHASE">BCM_LED_MULTICOLOR_IN_PHASE</dfn>	BIT(8)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_LINK_ACT" data-ref="_M/BCM_LED_MULTICOLOR_LINK_ACT">BCM_LED_MULTICOLOR_LINK_ACT</dfn>	0x0</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_SPEED" data-ref="_M/BCM_LED_MULTICOLOR_SPEED">BCM_LED_MULTICOLOR_SPEED</dfn>	0x1</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_ACT_FLASH" data-ref="_M/BCM_LED_MULTICOLOR_ACT_FLASH">BCM_LED_MULTICOLOR_ACT_FLASH</dfn>	0x2</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_FDX" data-ref="_M/BCM_LED_MULTICOLOR_FDX">BCM_LED_MULTICOLOR_FDX</dfn>		0x3</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_OFF" data-ref="_M/BCM_LED_MULTICOLOR_OFF">BCM_LED_MULTICOLOR_OFF</dfn>		0x4</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_ON" data-ref="_M/BCM_LED_MULTICOLOR_ON">BCM_LED_MULTICOLOR_ON</dfn>		0x5</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_ALT" data-ref="_M/BCM_LED_MULTICOLOR_ALT">BCM_LED_MULTICOLOR_ALT</dfn>		0x6</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_FLASH" data-ref="_M/BCM_LED_MULTICOLOR_FLASH">BCM_LED_MULTICOLOR_FLASH</dfn>	0x7</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_LINK" data-ref="_M/BCM_LED_MULTICOLOR_LINK">BCM_LED_MULTICOLOR_LINK</dfn>		0x8</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_ACT" data-ref="_M/BCM_LED_MULTICOLOR_ACT">BCM_LED_MULTICOLOR_ACT</dfn>		0x9</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/BCM_LED_MULTICOLOR_PROGRAM" data-ref="_M/BCM_LED_MULTICOLOR_PROGRAM">BCM_LED_MULTICOLOR_PROGRAM</dfn>	0xa</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/*</i></td></tr>
<tr><th id="169">169</th><td><i> * BCM5482: Shadow registers</i></td></tr>
<tr><th id="170">170</th><td><i> * Shadow values go into bits [14:10] of register 0x1c to select a shadow</i></td></tr>
<tr><th id="171">171</th><td><i> * register to access.</i></td></tr>
<tr><th id="172">172</th><td><i> */</i></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* 00100: Reserved control register 2 */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/BCM54XX_SHD_SCR2" data-ref="_M/BCM54XX_SHD_SCR2">BCM54XX_SHD_SCR2</dfn>		0x04</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/BCM54XX_SHD_SCR2_WSPD_RTRY_DIS" data-ref="_M/BCM54XX_SHD_SCR2_WSPD_RTRY_DIS">BCM54XX_SHD_SCR2_WSPD_RTRY_DIS</dfn>	0x100</u></td></tr>
<tr><th id="177">177</th><td><u>#define  <dfn class="macro" id="_M/BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_SHIFT" data-ref="_M/BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_SHIFT">BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_SHIFT</dfn>	2</u></td></tr>
<tr><th id="178">178</th><td><u>#define  <dfn class="macro" id="_M/BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_OFFSET" data-ref="_M/BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_OFFSET">BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_OFFSET</dfn>	2</u></td></tr>
<tr><th id="179">179</th><td><u>#define  <dfn class="macro" id="_M/BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_MASK" data-ref="_M/BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_MASK">BCM54XX_SHD_SCR2_WSPD_RTRY_LMT_MASK</dfn>	0x7</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/* 00101: Spare Control Register 3 */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/BCM54XX_SHD_SCR3" data-ref="_M/BCM54XX_SHD_SCR3">BCM54XX_SHD_SCR3</dfn>		0x05</u></td></tr>
<tr><th id="183">183</th><td><u>#define  <dfn class="macro" id="_M/BCM54XX_SHD_SCR3_DEF_CLK125" data-ref="_M/BCM54XX_SHD_SCR3_DEF_CLK125">BCM54XX_SHD_SCR3_DEF_CLK125</dfn>	0x0001</u></td></tr>
<tr><th id="184">184</th><td><u>#define  <dfn class="macro" id="_M/BCM54XX_SHD_SCR3_DLLAPD_DIS" data-ref="_M/BCM54XX_SHD_SCR3_DLLAPD_DIS">BCM54XX_SHD_SCR3_DLLAPD_DIS</dfn>	0x0002</u></td></tr>
<tr><th id="185">185</th><td><u>#define  <dfn class="macro" id="_M/BCM54XX_SHD_SCR3_TRDDAPD" data-ref="_M/BCM54XX_SHD_SCR3_TRDDAPD">BCM54XX_SHD_SCR3_TRDDAPD</dfn>	0x0004</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/* 01010: Auto Power-Down */</i></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/BCM54XX_SHD_APD" data-ref="_M/BCM54XX_SHD_APD">BCM54XX_SHD_APD</dfn>			0x0a</u></td></tr>
<tr><th id="189">189</th><td><u>#define  <dfn class="macro" id="_M/BCM_APD_CLR_MASK" data-ref="_M/BCM_APD_CLR_MASK">BCM_APD_CLR_MASK</dfn>		0xFE9F /* clear bits 5, 6 &amp; 8 */</u></td></tr>
<tr><th id="190">190</th><td><u>#define  <dfn class="macro" id="_M/BCM54XX_SHD_APD_EN" data-ref="_M/BCM54XX_SHD_APD_EN">BCM54XX_SHD_APD_EN</dfn>		0x0020</u></td></tr>
<tr><th id="191">191</th><td><u>#define  <dfn class="macro" id="_M/BCM_NO_ANEG_APD_EN" data-ref="_M/BCM_NO_ANEG_APD_EN">BCM_NO_ANEG_APD_EN</dfn>		0x0060 /* bits 5 &amp; 6 */</u></td></tr>
<tr><th id="192">192</th><td><u>#define  <dfn class="macro" id="_M/BCM_APD_SINGLELP_EN" data-ref="_M/BCM_APD_SINGLELP_EN">BCM_APD_SINGLELP_EN</dfn>	0x0100 /* Bit 8 */</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SHD_LEDS1" data-ref="_M/BCM5482_SHD_LEDS1">BCM5482_SHD_LEDS1</dfn>	0x0d	/* 01101: LED Selector 1 */</u></td></tr>
<tr><th id="195">195</th><td>					<i>/* LED3 / ~LINKSPD[2] selector */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SHD_LEDS1_LED3" data-ref="_M/BCM5482_SHD_LEDS1_LED3">BCM5482_SHD_LEDS1_LED3</dfn>(src)	((src &amp; 0xf) &lt;&lt; 4)</u></td></tr>
<tr><th id="197">197</th><td>					<i>/* LED1 / ~LINKSPD[1] selector */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SHD_LEDS1_LED1" data-ref="_M/BCM5482_SHD_LEDS1_LED1">BCM5482_SHD_LEDS1_LED1</dfn>(src)	((src &amp; 0xf) &lt;&lt; 0)</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/BCM54XX_SHD_RGMII_MODE" data-ref="_M/BCM54XX_SHD_RGMII_MODE">BCM54XX_SHD_RGMII_MODE</dfn>	0x0b	/* 01011: RGMII Mode Selector */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SHD_SSD" data-ref="_M/BCM5482_SHD_SSD">BCM5482_SHD_SSD</dfn>		0x14	/* 10100: Secondary SerDes control */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SHD_SSD_LEDM" data-ref="_M/BCM5482_SHD_SSD_LEDM">BCM5482_SHD_SSD_LEDM</dfn>	0x0008	/* SSD LED Mode enable */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SHD_SSD_EN" data-ref="_M/BCM5482_SHD_SSD_EN">BCM5482_SHD_SSD_EN</dfn>	0x0001	/* SSD enable */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SHD_MODE" data-ref="_M/BCM5482_SHD_MODE">BCM5482_SHD_MODE</dfn>	0x1f	/* 11111: Mode Control Register */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SHD_MODE_1000BX" data-ref="_M/BCM5482_SHD_MODE_1000BX">BCM5482_SHD_MODE_1000BX</dfn>	0x0001	/* Enable 1000BASE-X registers */</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i>/*</i></td></tr>
<tr><th id="208">208</th><td><i> * EXPANSION SHADOW ACCESS REGISTERS.  (PHY REG 0x15, 0x16, and 0x17)</i></td></tr>
<tr><th id="209">209</th><td><i> */</i></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_AADJ1CH0" data-ref="_M/MII_BCM54XX_EXP_AADJ1CH0">MII_BCM54XX_EXP_AADJ1CH0</dfn>		0x001f</u></td></tr>
<tr><th id="211">211</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_AADJ1CH0_SWP_ABCD_OEN" data-ref="_M/MII_BCM54XX_EXP_AADJ1CH0_SWP_ABCD_OEN">MII_BCM54XX_EXP_AADJ1CH0_SWP_ABCD_OEN</dfn>	0x0200</u></td></tr>
<tr><th id="212">212</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_AADJ1CH0_SWSEL_THPF" data-ref="_M/MII_BCM54XX_EXP_AADJ1CH0_SWSEL_THPF">MII_BCM54XX_EXP_AADJ1CH0_SWSEL_THPF</dfn>	0x0100</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_AADJ1CH3" data-ref="_M/MII_BCM54XX_EXP_AADJ1CH3">MII_BCM54XX_EXP_AADJ1CH3</dfn>		0x601f</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_AADJ1CH3_ADCCKADJ" data-ref="_M/MII_BCM54XX_EXP_AADJ1CH3_ADCCKADJ">MII_BCM54XX_EXP_AADJ1CH3_ADCCKADJ</dfn>	0x0002</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP08" data-ref="_M/MII_BCM54XX_EXP_EXP08">MII_BCM54XX_EXP_EXP08</dfn>			0x0F08</u></td></tr>
<tr><th id="216">216</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP08_RJCT_2MHZ" data-ref="_M/MII_BCM54XX_EXP_EXP08_RJCT_2MHZ">MII_BCM54XX_EXP_EXP08_RJCT_2MHZ</dfn>	0x0001</u></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP08_EARLY_DAC_WAKE" data-ref="_M/MII_BCM54XX_EXP_EXP08_EARLY_DAC_WAKE">MII_BCM54XX_EXP_EXP08_EARLY_DAC_WAKE</dfn>	0x0200</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP75" data-ref="_M/MII_BCM54XX_EXP_EXP75">MII_BCM54XX_EXP_EXP75</dfn>			0x0f75</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP75_VDACCTRL" data-ref="_M/MII_BCM54XX_EXP_EXP75_VDACCTRL">MII_BCM54XX_EXP_EXP75_VDACCTRL</dfn>		0x003c</u></td></tr>
<tr><th id="220">220</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP75_CM_OSC" data-ref="_M/MII_BCM54XX_EXP_EXP75_CM_OSC">MII_BCM54XX_EXP_EXP75_CM_OSC</dfn>		0x0001</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP96" data-ref="_M/MII_BCM54XX_EXP_EXP96">MII_BCM54XX_EXP_EXP96</dfn>			0x0f96</u></td></tr>
<tr><th id="222">222</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP96_MYST" data-ref="_M/MII_BCM54XX_EXP_EXP96_MYST">MII_BCM54XX_EXP_EXP96_MYST</dfn>		0x0010</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP97" data-ref="_M/MII_BCM54XX_EXP_EXP97">MII_BCM54XX_EXP_EXP97</dfn>			0x0f97</u></td></tr>
<tr><th id="224">224</th><td><u>#define  <dfn class="macro" id="_M/MII_BCM54XX_EXP_EXP97_MYST" data-ref="_M/MII_BCM54XX_EXP_EXP97_MYST">MII_BCM54XX_EXP_EXP97_MYST</dfn>		0x0c0c</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/*</i></td></tr>
<tr><th id="227">227</th><td><i> * BCM5482: Secondary SerDes registers</i></td></tr>
<tr><th id="228">228</th><td><i> */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SSD_1000BX_CTL" data-ref="_M/BCM5482_SSD_1000BX_CTL">BCM5482_SSD_1000BX_CTL</dfn>		0x00	/* 1000BASE-X Control */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SSD_1000BX_CTL_PWRDOWN" data-ref="_M/BCM5482_SSD_1000BX_CTL_PWRDOWN">BCM5482_SSD_1000BX_CTL_PWRDOWN</dfn>	0x0800	/* Power-down SSD */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SSD_SGMII_SLAVE" data-ref="_M/BCM5482_SSD_SGMII_SLAVE">BCM5482_SSD_SGMII_SLAVE</dfn>		0x15	/* SGMII Slave Register */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SSD_SGMII_SLAVE_EN" data-ref="_M/BCM5482_SSD_SGMII_SLAVE_EN">BCM5482_SSD_SGMII_SLAVE_EN</dfn>	0x0002	/* Slave mode enable */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/BCM5482_SSD_SGMII_SLAVE_AD" data-ref="_M/BCM5482_SSD_SGMII_SLAVE_AD">BCM5482_SSD_SGMII_SLAVE_AD</dfn>	0x0001	/* Slave auto-detection */</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i>/* BCM54810 Registers */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/BCM54810_EXP_BROADREACH_LRE_MISC_CTL" data-ref="_M/BCM54810_EXP_BROADREACH_LRE_MISC_CTL">BCM54810_EXP_BROADREACH_LRE_MISC_CTL</dfn>	(MII_BCM54XX_EXP_SEL_ER + 0x90)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/BCM54810_EXP_BROADREACH_LRE_MISC_CTL_EN" data-ref="_M/BCM54810_EXP_BROADREACH_LRE_MISC_CTL_EN">BCM54810_EXP_BROADREACH_LRE_MISC_CTL_EN</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/BCM54810_SHD_CLK_CTL" data-ref="_M/BCM54810_SHD_CLK_CTL">BCM54810_SHD_CLK_CTL</dfn>			0x3</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/BCM54810_SHD_CLK_CTL_GTXCLK_EN" data-ref="_M/BCM54810_SHD_CLK_CTL_GTXCLK_EN">BCM54810_SHD_CLK_CTL_GTXCLK_EN</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><i>/* BCM54612E Registers */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/BCM54612E_EXP_SPARE0" data-ref="_M/BCM54612E_EXP_SPARE0">BCM54612E_EXP_SPARE0</dfn>		(MII_BCM54XX_EXP_SEL_ETC + 0x34)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/BCM54612E_LED4_CLK125OUT_EN" data-ref="_M/BCM54612E_LED4_CLK125OUT_EN">BCM54612E_LED4_CLK125OUT_EN</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/*****************************************************************************/</i></td></tr>
<tr><th id="246">246</th><td><i>/* Fast Ethernet Transceiver definitions. */</i></td></tr>
<tr><th id="247">247</th><td><i>/*****************************************************************************/</i></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_INTREG" data-ref="_M/MII_BRCM_FET_INTREG">MII_BRCM_FET_INTREG</dfn>		0x1a	/* Interrupt register */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_IR_MASK" data-ref="_M/MII_BRCM_FET_IR_MASK">MII_BRCM_FET_IR_MASK</dfn>		0x0100	/* Mask all interrupts */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_IR_LINK_EN" data-ref="_M/MII_BRCM_FET_IR_LINK_EN">MII_BRCM_FET_IR_LINK_EN</dfn>		0x0200	/* Link status change enable */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_IR_SPEED_EN" data-ref="_M/MII_BRCM_FET_IR_SPEED_EN">MII_BRCM_FET_IR_SPEED_EN</dfn>	0x0400	/* Link speed change enable */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_IR_DUPLEX_EN" data-ref="_M/MII_BRCM_FET_IR_DUPLEX_EN">MII_BRCM_FET_IR_DUPLEX_EN</dfn>	0x0800	/* Duplex mode change enable */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_IR_ENABLE" data-ref="_M/MII_BRCM_FET_IR_ENABLE">MII_BRCM_FET_IR_ENABLE</dfn>		0x4000	/* Interrupt enable */</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_BRCMTEST" data-ref="_M/MII_BRCM_FET_BRCMTEST">MII_BRCM_FET_BRCMTEST</dfn>		0x1f	/* Brcm test register */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_BT_SRE" data-ref="_M/MII_BRCM_FET_BT_SRE">MII_BRCM_FET_BT_SRE</dfn>		0x0080	/* Shadow register enable */</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>/*** Shadow register definitions ***/</i></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_SHDW_MISCCTRL" data-ref="_M/MII_BRCM_FET_SHDW_MISCCTRL">MII_BRCM_FET_SHDW_MISCCTRL</dfn>	0x10	/* Shadow misc ctrl */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_SHDW_MC_FAME" data-ref="_M/MII_BRCM_FET_SHDW_MC_FAME">MII_BRCM_FET_SHDW_MC_FAME</dfn>	0x4000	/* Force Auto MDIX enable */</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_SHDW_AUXMODE4" data-ref="_M/MII_BRCM_FET_SHDW_AUXMODE4">MII_BRCM_FET_SHDW_AUXMODE4</dfn>	0x1a	/* Auxiliary mode 4 */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_SHDW_AM4_LED_MASK" data-ref="_M/MII_BRCM_FET_SHDW_AM4_LED_MASK">MII_BRCM_FET_SHDW_AM4_LED_MASK</dfn>	0x0003</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_SHDW_AM4_LED_MODE1" data-ref="_M/MII_BRCM_FET_SHDW_AM4_LED_MODE1">MII_BRCM_FET_SHDW_AM4_LED_MODE1</dfn> 0x0001</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_SHDW_AUXSTAT2" data-ref="_M/MII_BRCM_FET_SHDW_AUXSTAT2">MII_BRCM_FET_SHDW_AUXSTAT2</dfn>	0x1b	/* Auxiliary status 2 */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_FET_SHDW_AS2_APDE" data-ref="_M/MII_BRCM_FET_SHDW_AS2_APDE">MII_BRCM_FET_SHDW_AS2_APDE</dfn>	0x0020	/* Auto power down enable */</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/BRCM_CL45VEN_EEE_CONTROL" data-ref="_M/BRCM_CL45VEN_EEE_CONTROL">BRCM_CL45VEN_EEE_CONTROL</dfn>	0x803d</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/LPI_FEATURE_EN" data-ref="_M/LPI_FEATURE_EN">LPI_FEATURE_EN</dfn>			0x8000</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/LPI_FEATURE_EN_DIG1000X" data-ref="_M/LPI_FEATURE_EN_DIG1000X">LPI_FEATURE_EN_DIG1000X</dfn>		0x4000</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><i>/* Core register definitions*/</i></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_CORE_BASE12" data-ref="_M/MII_BRCM_CORE_BASE12">MII_BRCM_CORE_BASE12</dfn>	0x12</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_CORE_BASE13" data-ref="_M/MII_BRCM_CORE_BASE13">MII_BRCM_CORE_BASE13</dfn>	0x13</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_CORE_BASE14" data-ref="_M/MII_BRCM_CORE_BASE14">MII_BRCM_CORE_BASE14</dfn>	0x14</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_CORE_BASE1E" data-ref="_M/MII_BRCM_CORE_BASE1E">MII_BRCM_CORE_BASE1E</dfn>	0x1E</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_CORE_EXPB0" data-ref="_M/MII_BRCM_CORE_EXPB0">MII_BRCM_CORE_EXPB0</dfn>	0xB0</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/MII_BRCM_CORE_EXPB1" data-ref="_M/MII_BRCM_CORE_EXPB1">MII_BRCM_CORE_EXPB1</dfn>	0xB1</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#<span data-ppcond="2">endif</span> /* _LINUX_BRCMPHY_H */</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../drivers/net/ethernet/broadcom/tg3.c.html'>linux-5.3.1/drivers/net/ethernet/broadcom/tg3.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
