
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003717                       # Number of seconds simulated
sim_ticks                                  3717270000                       # Number of ticks simulated
final_tick                                 3717270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  42403                       # Simulator instruction rate (inst/s)
host_op_rate                                    94607                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33106077                       # Simulator tick rate (ticks/s)
host_mem_usage                                 667172                       # Number of bytes of host memory used
host_seconds                                   112.28                       # Real time elapsed on the host
sim_insts                                     4761144                       # Number of instructions simulated
sim_ops                                      10622764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           86528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          157312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             243840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        86528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86528                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3810                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           23277298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           42319229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              65596526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      23277298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23277298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          23277298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42319229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65596526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 243840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  243840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3717186500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    413.110733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.744530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.603805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          168     28.62%     28.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          117     19.93%     48.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           60     10.22%     58.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      6.81%     65.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      4.94%     70.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      3.41%     73.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      3.24%     77.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      1.87%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          123     20.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          587                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     51714000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               123151500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19050000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13573.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32323.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        65.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     65.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3213                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     975639.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2463300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1297890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                15065400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             27072720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               694080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        88678320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         6209280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        827460840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              990454230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            266.446675                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3655995000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       521500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       9106000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3445452000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     16162000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      51543250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    194485250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1799280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   929775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12138000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22575420                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1499040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        73141830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7147200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        837467880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              975752265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            262.491631                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3663828750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2830500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8072000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3484847250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     18611750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      42491500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    160417000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3651722                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3651722                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            353672                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2518891                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  101294                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                602                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2518891                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2329922                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           188969                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        16760                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2299748                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      905082                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2097                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           168                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      753689                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           202                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7434541                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             845305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       15987950                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3651722                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2431216                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6135446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  707488                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           415                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          405                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    753599                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 25208                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7335518                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.907696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.182624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1648714     22.48%     22.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   141977      1.94%     24.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   334311      4.56%     28.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   204900      2.79%     31.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   131544      1.79%     33.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   957701     13.06%     46.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1010079     13.77%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    50294      0.69%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2855998     38.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7335518                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.491183                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.150496                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   939690                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1723771                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3786454                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                531859                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 353744                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               31907552                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 353744                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1252146                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1670844                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1993                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3745093                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                311698                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               29653586                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2189                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11983                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    590                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  37579                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            39493956                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              61857708                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         36704965                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             21743                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              13974886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 25519070                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                107                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             80                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1944492                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3032842                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1376235                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             19689                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16106                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   24716129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20116753                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            601161                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        14093519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     17419324                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7335518                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.742377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.957159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3510569     47.86%     47.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176271      2.40%     50.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              186629      2.54%     52.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              294055      4.01%     56.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              656722      8.95%     65.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              521662      7.11%     72.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              933555     12.73%     85.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              599909      8.18%     93.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              456146      6.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7335518                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1059142     94.10%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    47      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1916      0.17%     94.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 64390      5.72%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                33      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               50      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             13088      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16492123     81.98%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   46      0.00%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2931      0.01%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5428      0.03%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2578173     12.82%     94.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1021841      5.08%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2669      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            454      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20116753                       # Type of FU issued
system.cpu.iq.rate                           2.705850                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1125578                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.055952                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           49278076                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          38791223                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18598446                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               17687                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              18641                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7820                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21220412                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8831                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            36960                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1760178                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       827551                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           266                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 353744                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1614104                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12923                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            24716284                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               303                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3032842                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1376235                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 98                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    837                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11755                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            121                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         204517                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       249980                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               454497                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              19110219                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2299655                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1006534                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3204733                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1440560                       # Number of branches executed
system.cpu.iew.exec_stores                     905078                       # Number of stores executed
system.cpu.iew.exec_rate                     2.570464                       # Inst execution rate
system.cpu.iew.wb_sent                       18827428                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      18606266                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14107538                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17518128                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.502679                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.805311                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        14094256                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            353698                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5430242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.956223                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.812563                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2873383     52.91%     52.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       642258     11.83%     64.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       286942      5.28%     70.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       476241      8.77%     78.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       145766      2.68%     81.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        93007      1.71%     83.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        81989      1.51%     84.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       207382      3.82%     88.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       623274     11.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5430242                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4761144                       # Number of instructions committed
system.cpu.commit.committedOps               10622764                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1821348                       # Number of memory references committed
system.cpu.commit.loads                       1272664                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1085480                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4971                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10583195                       # Number of committed integer instructions.
system.cpu.commit.function_calls                36647                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1852      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8793799     82.78%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              22      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2450      0.02%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3293      0.03%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1271484     11.97%     94.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         548268      5.16%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1180      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10622764                       # Class of committed instruction
system.cpu.commit.bw_lim_events                623274                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29523988                       # The number of ROB reads
system.cpu.rob.rob_writes                    51352738                       # The number of ROB writes
system.cpu.timesIdled                             837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           99023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4761144                       # Number of Instructions Simulated
system.cpu.committedOps                      10622764                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.561503                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.561503                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.640409                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.640409                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21539613                       # number of integer regfile reads
system.cpu.int_regfile_writes                16431654                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12030                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6836                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   6267100                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8658457                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7516984                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1797                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1008.231390                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2796006                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2821                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            991.140021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1008.231390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          966                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5621171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5621171                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2247864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2247864                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       548142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548142                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2796006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2796006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2796006                       # number of overall hits
system.cpu.dcache.overall_hits::total         2796006                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        12626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12626                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          543                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13169                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13169                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13169                       # number of overall misses
system.cpu.dcache.overall_misses::total         13169                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    807079500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    807079500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     42296000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42296000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    849375500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    849375500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    849375500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    849375500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2260490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2260490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       548685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2809175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2809175                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2809175                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2809175                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000990                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004688                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63922.025978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63922.025978                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77893.186004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77893.186004                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64498.101602                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64498.101602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64498.101602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64498.101602                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15393                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               230                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.926087                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          591                       # number of writebacks
system.cpu.dcache.writebacks::total               591                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        10343                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10343                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10348                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10348                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2283                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          538                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2821                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2821                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    170193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    170193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     41414000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     41414000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    211607500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    211607500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    211607500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    211607500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74548.182216                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74548.182216                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76977.695167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76977.695167                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75011.520737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75011.520737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75011.520737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75011.520737                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1014                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.086641                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              751517                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            493.121391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.086641                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.988450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1508716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1508716                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       751517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751517                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        751517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       751517                       # number of overall hits
system.cpu.icache.overall_hits::total          751517                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2079                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2079                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2079                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2079                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2079                       # number of overall misses
system.cpu.icache.overall_misses::total          2079                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    153332994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    153332994                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    153332994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    153332994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    153332994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    153332994                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       753596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       753596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       753596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       753596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       753596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       753596                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002759                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002759                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002759                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002759                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002759                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73753.243867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73753.243867                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73753.243867                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73753.243867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73753.243867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73753.243867                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2337                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1014                       # number of writebacks
system.cpu.icache.writebacks::total              1014                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          554                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          554                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          554                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          554                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          554                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          554                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1525                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1525                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    118529994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118529994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    118529994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118529994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    118529994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118529994                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002024                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77724.586230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77724.586230                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77724.586230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77724.586230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77724.586230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77724.586230                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3622.371643                       # Cycle average of tags in use
system.l2.tags.total_refs                        3335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3810                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.875328                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1254.534767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2367.836875                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.038285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.072261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.110546                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3733                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.116272                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     60986                       # Number of tag accesses
system.l2.tags.data_accesses                    60986                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          591                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              591                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1011                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1011                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    46                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                172                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               316                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   172                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   362                       # number of demand (read+write) hits
system.l2.demand_hits::total                      534                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  172                       # number of overall hits
system.l2.overall_hits::cpu.data                  362                       # number of overall hits
system.l2.overall_hits::total                     534                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 492                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1967                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2459                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3812                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1353                       # number of overall misses
system.l2.overall_misses::cpu.data               2459                       # number of overall misses
system.l2.overall_misses::total                  3812                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     40113000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      40113000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    114379500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114379500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    163385500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    163385500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     114379500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     203498500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        317878000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    114379500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    203498500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       317878000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          591                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          591                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1011                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1011                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1525                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4346                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1525                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4346                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.914498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.914498                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.887213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.887213                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.861586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.861586                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.887213                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.871677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.877128                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.887213                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.871677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.877128                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81530.487805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81530.487805                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84537.694013                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84537.694013                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83063.294357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83063.294357                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84537.694013                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82756.608377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83388.772298                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84537.694013                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82756.608377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83388.772298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            492                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1966                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3811                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     35193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    100859500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100859500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    143652000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    143652000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    100859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    178845000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    279704500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    100859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    178845000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    279704500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.914498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.914498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.887213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.887213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.861148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.861148                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.887213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.871322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.876898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.887213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.871322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.876898                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71530.487805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71530.487805                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74545.084996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74545.084996                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73068.158698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73068.158698                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74545.084996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72760.374288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73393.991078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74545.084996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72760.374288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73393.991078                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3318                       # Transaction distribution
system.membus.trans_dist::ReadExReq               492                       # Transaction distribution
system.membus.trans_dist::ReadExResp              492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3318                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       243840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       243840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  243840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3810                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3810    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3810                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4645000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20146500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3717270000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1014                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             538                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       162432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       218368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 380800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4346                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4336     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4346                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5183500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2287497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4232498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
