;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit ALU : 
  module ALU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in_1 : UInt<32>, flip in_2 : UInt<32>, flip select : UInt<5>, output : UInt<32>}
    
    io.output <= UInt<1>("h00") @[ALUunit.scala 42:15]
    node _T = eq(UInt<1>("h00"), io.select) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _io_output_T = add(io.in_1, io.in_2) @[ALUunit.scala 45:34]
      node _io_output_T_1 = tail(_io_output_T, 1) @[ALUunit.scala 45:34]
      io.output <= _io_output_T_1 @[ALUunit.scala 45:23]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<1>("h01"), io.select) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        node _io_output_T_2 = bits(io.in_2, 4, 0) @[ALUunit.scala 57:44]
        node _io_output_T_3 = dshl(io.in_1, _io_output_T_2) @[ALUunit.scala 57:34]
        io.output <= _io_output_T_3 @[ALUunit.scala 57:23]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<2>("h02"), io.select) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          node _T_3 = lt(io.in_1, io.in_2) @[ALUunit.scala 61:26]
          when _T_3 : @[ALUunit.scala 61:36]
            io.output <= UInt<1>("h01") @[ALUunit.scala 62:26]
            skip @[ALUunit.scala 61:36]
          else : @[ALUunit.scala 63:24]
            io.output <= UInt<1>("h00") @[ALUunit.scala 64:26]
            skip @[ALUunit.scala 63:24]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_4 = eq(UInt<2>("h03"), io.select) @[Conditional.scala 37:30]
          when _T_4 : @[Conditional.scala 39:67]
            node _io_output_T_4 = bits(io.in_2, 4, 0) @[ALUunit.scala 70:46]
            node _io_output_T_5 = dshr(io.in_1, _io_output_T_4) @[ALUunit.scala 70:36]
            io.output <= _io_output_T_5 @[ALUunit.scala 70:26]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_5 = eq(UInt<3>("h04"), io.select) @[Conditional.scala 37:30]
            when _T_5 : @[Conditional.scala 39:67]
              node _io_output_T_6 = xor(io.in_1, io.in_2) @[ALUunit.scala 76:31]
              io.output <= _io_output_T_6 @[ALUunit.scala 76:22]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_6 = eq(UInt<3>("h05"), io.select) @[Conditional.scala 37:30]
              when _T_6 : @[Conditional.scala 39:67]
                node _io_output_T_7 = bits(io.in_2, 4, 0) @[ALUunit.scala 80:42]
                node _io_output_T_8 = dshr(io.in_1, _io_output_T_7) @[ALUunit.scala 80:32]
                io.output <= _io_output_T_8 @[ALUunit.scala 80:22]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_7 = eq(UInt<3>("h06"), io.select) @[Conditional.scala 37:30]
                when _T_7 : @[Conditional.scala 39:67]
                  node _io_output_T_9 = or(io.in_1, io.in_2) @[ALUunit.scala 84:32]
                  io.output <= _io_output_T_9 @[ALUunit.scala 84:22]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_8 = eq(UInt<3>("h07"), io.select) @[Conditional.scala 37:30]
                  when _T_8 : @[Conditional.scala 39:67]
                    node _io_output_T_10 = and(io.in_1, io.in_2) @[ALUunit.scala 89:32]
                    io.output <= _io_output_T_10 @[ALUunit.scala 89:22]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_9 = eq(UInt<4>("h08"), io.select) @[Conditional.scala 37:30]
                    when _T_9 : @[Conditional.scala 39:67]
                      node _io_output_T_11 = sub(io.in_1, io.in_2) @[ALUunit.scala 93:32]
                      node _io_output_T_12 = tail(_io_output_T_11, 1) @[ALUunit.scala 93:32]
                      io.output <= _io_output_T_12 @[ALUunit.scala 93:22]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_10 = eq(UInt<4>("h09"), io.select) @[Conditional.scala 37:30]
                      when _T_10 : @[Conditional.scala 39:67]
                        node _io_output_T_13 = bits(io.in_2, 4, 0) @[ALUunit.scala 97:42]
                        node _io_output_T_14 = dshr(io.in_1, _io_output_T_13) @[ALUunit.scala 97:32]
                        io.output <= _io_output_T_14 @[ALUunit.scala 97:22]
                        skip @[Conditional.scala 39:67]
    
