# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fulladder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/A50/Docs/UTD/UTDCE/FPGA/project1 {E:/A50/Docs/UTD/UTDCE/FPGA/project1/FullAdder4bit.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:26:55 on Aug 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/A50/Docs/UTD/UTDCE/FPGA/project1" E:/A50/Docs/UTD/UTDCE/FPGA/project1/FullAdder4bit.v 
# -- Compiling module FullAdder
# -- Compiling module FullAdder4bit
# 
# Top level modules:
# 	FullAdder4bit
# End time: 19:26:55 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work E:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa/FullAdder4bit.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:27:06 on Aug 30,2024
# vlog -reportprogress 300 -work work E:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa/FullAdder4bit.v 
# -- Compiling module tb_full_adder_4bit
# 
# Top level modules:
# 	tb_full_adder_4bit
# End time: 19:27:06 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/A50/Docs/UTD/UTDCE/FPGA/project1/FullAdder4bit.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:27:13 on Aug 30,2024
# vlog -reportprogress 300 -work work E:/A50/Docs/UTD/UTDCE/FPGA/project1/FullAdder4bit.v 
# -- Compiling module FullAdder
# -- Compiling module FullAdder4bit
# 
# Top level modules:
# 	FullAdder4bit
# End time: 19:27:13 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_full_adder_4bit
# vsim -voptargs="+acc" work.tb_full_adder_4bit 
# Start time: 19:27:19 on Aug 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_full_adder_4bit(fast)
# Loading work.FullAdder4bit(fast)
# Loading work.FullAdder(fast)
add wave -position insertpoint sim:/tb_full_adder_4bit/*
run
# A=0010 B=0101 Cin=0 | S=0111 Cout=0
# A=0000 B=0010 Cin=1 | S=0011 Cout=0
# A=0000 B=0011 Cin=0 | S=0011 Cout=0
# A=0100 B=0001 Cin=1 | S=0110 Cout=0
# A=0010 B=0000 Cin=0 | S=0010 Cout=0
# A=0101 B=0000 Cin=1 | S=0110 Cout=0
# A=0101 B=0001 Cin=0 | S=0110 Cout=0
# A=0110 B=0001 Cin=1 | S=1000 Cout=0
# ** Note: $finish    : E:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa/FullAdder4bit.v(75)
#    Time: 8 ns  Iteration: 0  Instance: /tb_full_adder_4bit
# 1
# Break in Module tb_full_adder_4bit at E:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa/FullAdder4bit.v line 75
# End time: 13:34:45 on Aug 31,2024, Elapsed time: 18:07:26
# Errors: 0, Warnings: 0
