m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/simulation/modelsim
T_opt
!s110 1752200679
Vmeh[@fJmR=Uz57gm;JG>E2
04 18 4 work vending_machine_tb fast 0
=1-a44cc82ba1b4-687075e7-195-78e8
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vvending_machine
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1752200677
!i10b 1
!s100 =g5`j_>W<NWn?mlfM3d;A3
Iea;]95]DH_R;0RYTaGQHN2
S1
R0
w1752200311
8D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src/vending_machine.sv
FD:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src/vending_machine.sv
!i122 0
L0 13 70
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2021.2;73
r1
!s85 0
31
!s108 1752200677.000000
!s107 D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src/vending_machine.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src|D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src/vending_machine.sv|
!i113 0
Z5 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -sv -work work +incdir+D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vvending_machine_tb
R2
!s110 1752200678
!i10b 1
!s100 0ZiLCUdf5K^IZSc=:]Sd32
IozQLi2C8dZ1b=FHK2h_>Z1
S1
R0
w1752200360
8D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv
FD:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv
!i122 1
L0 12 49
R3
R4
r1
!s85 0
31
!s108 1752200678.000000
!s107 D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb|D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv|
!i113 0
R5
!s92 -sv -work work +incdir+D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
