$date
	Sun Oct 23 00:14:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#498499
b10101 !
1"
#498502
b10101 &
b10101 %
1$
#498503
0"
#498506
b1000000 &
b1000000 %
#498510
b100000 &
b100000 %
#498514
b10000 &
b10000 %
#498518
b1000 &
b1000 %
#498522
b100 &
b100 %
#498526
b10 &
b10 %
#498530
b1 &
b1 %
1#
#498534
b0 &
0#
b0 %
0$
#1449588
b1011 !
1"
#1449590
b1011 &
b1011 %
1$
#1449591
0"
#1449594
b100010 &
b100010 %
#1449598
b10001 &
b10001 %
#1449602
b110100 &
b110100 %
#1449606
b11010 &
b11010 %
#1449610
b1101 &
b1101 %
#1449614
b101000 &
b101000 %
#1449618
b10100 &
b10100 %
#1449622
b1010 &
b1010 %
#1449626
b101 &
b101 %
#1449630
b10000 &
b10000 %
#1449634
b1000 &
b1000 %
#1449638
b100 &
b100 %
#1449642
b10 &
b10 %
#1449646
b1 &
1#
b1 %
#1449650
b0 &
b0 %
0#
0$
#2441922
b11000 &
b11000 %
1$
b11000 !
1"
#2441923
0"
#2441926
b1100 &
b1100 %
#2441930
b110 &
b110 %
#2441934
b11 &
b11 %
#2441938
b1010 &
b1010 %
#2441942
b101 &
b101 %
#2441946
b10000 &
b10000 %
#2441950
b1000 &
b1000 %
#2441954
b100 &
b100 %
#2441958
b10 &
b10 %
#2441962
b1 &
b1 %
1#
#2441966
b0 &
0#
b0 %
0$
#4500012
