`make` uses variables to reduce the amount of text in the `Makefile`. For example, `ARCH := $(system arch)` could hold armv7, x86_64, i686, or powerpc.

## Automatic variables

(like perl, if you ever used it) `make` defines its own variable shorthands. `$@` and `$^` might look like gobbledegook (and are pretty much impossible to google for), but they do save time.


Makefiles are structured like this:


main.out: main.o my_file.o
				net.o draw.o curses.o io.o

	gcc -Wl,map=main.map -I./inc -o main.out main.o net.o draw.o curses.o io.o




In the above, `main.out` is the `$(TARGET)`, and `main.o net.o draw.o curses.o io.o` are the `$(OBJS)`.

You can write `$@` instead of `main.out`. And write `$^` instead of `net.o draw.o curses.o io.o`.
