# CENG242

## Lab 1 
The goal is to create the code from the slides eq1 and eq2, run them and create a test bench and wave form 

## Lab 2
The purpose of this lab is to become familiar with manipulating VHDL arrays (slices, concatenation, etc.), and the numeric_std library. Your task is to create a 4-bit adder/subtractor with carry-out and twoâ€™s-complement overflow
detection.

