# RTL_design_using_Verilog_Sky130Tech

An extensive report on 5 day workshop on RTL design and synthesis using opensource tools - iverilog, gtkwave, yosys and sky130-130nm technology PDK and standard cell library.
