<module name="IPU_RW_TABLE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CORTEXM4_RW_PID1" acronym="CORTEXM4_RW_PID1" offset="0x0" width="32" description="Peripheral Identification register&#8211; allows the user software to differentiate between the two ARM Cortex-M4 processors (two CPUs). The same piece of code running on the two CPUs can result in different execution (for example, branch to different location) depending on the address stored in the register. The address is stored by the BIOS code. The register cannot be accessed when the BIOS code is running (used).">
    <bitfield id="BASEADD1" width="32" begin="31" end="0" resetval="0x0000 0000" description="ROM_IPU memory address" range="" rwaccess="RW"/>
  </register>
  <register id="CORTEXM4_RW_PID2" acronym="CORTEXM4_RW_PID2" offset="0x4" width="32" description="Peripheral Identification register &#8211; allows the user software to differentiate between the two ARM Cortex-M4 processors (two CPUs). The same piece of code running on the two CPUs can result in different execution (for example, branch to different location) depending on the address stored in the register. The address is stored by the BIOS code. The register cannot be accessed when the BIOS code is running (used).">
    <bitfield id="BASEADD2" width="32" begin="31" end="0" resetval="0x0000 0000" description="ROM_IPU memory address" range="" rwaccess="RW"/>
  </register>
</module>
