Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "/CMC/tools/xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /BS_TB/uut_01/d_in_r_reg[12]/TChk154_294 at time 104389 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/CMC/tools/xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /BS_TB/uut_01/d_in_r_reg[15]/TChk154_294 at time 104391 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/CMC/tools/xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /BS_TB/uut_01/d_in_r_reg[7]/TChk154_294 at time 104391 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
