Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 12 13:07:48 2020
| Host         : SHINRA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab7_control_sets_placed.rpt
| Design       : Lab7
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              54 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+-----------------------------------+------------------+----------------+
|   Clock Signal   |    Enable Signal   |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+--------------------+-----------------------------------+------------------+----------------+
|  selectClock/CLK |                    | resetALL_IBUF                     |                1 |              2 |
|  clock_IBUF_BUFG |                    |                                   |                2 |              2 |
|  timeClock/CLK   |                    | resetALL_IBUF                     |                2 |              6 |
|  timeClock/CLK   | pog/min[5]_i_1_n_0 | resetALL_IBUF                     |                2 |              6 |
|  clock_IBUF_BUFG |                    | timeClock/counter[0]_i_1_n_0      |                7 |             27 |
|  clock_IBUF_BUFG |                    | selectClock/counter[0]_i_1__0_n_0 |                7 |             27 |
+------------------+--------------------+-----------------------------------+------------------+----------------+


