<def f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='95' ll='104'/>
<use f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='100' c='_ZNK4llvm18MCReadAdvanceEntryeqERKS0_'/>
<use f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='375' c='_ZN4llvm12MCSchedModel24getForwardingDelayCyclesENS_8ArrayRefINS_18MCReadAdvanceEntryEEEj'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='85'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='99' c='_ZN4llvm15MCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProcR12513116'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='185' c='_ZNK4llvm15MCSubtargetInfo20getReadAdvanceCyclesEPKNS_16MCSchedClassDescEjj'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='185' c='_ZNK4llvm15MCSubtargetInfo20getReadAdvanceCyclesEPKNS_16MCSchedClassDescEjj'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='201' c='_ZNK4llvm15MCSubtargetInfo21getReadAdvanceEntriesERKNS_16MCSchedClassDescE'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='204' c='_ZNK4llvm15MCSubtargetInfo21getReadAdvanceEntriesERKNS_16MCSchedClassDescE'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='205' c='_ZNK4llvm15MCSubtargetInfo21getReadAdvanceEntriesERKNS_16MCSchedClassDescE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='66' c='_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteP12219875'/>
<size>12</size>
<doc f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='87'>/// Specify the number of cycles allowed after instruction issue before a
/// particular use operand reads its registers. This effectively reduces the
/// write&apos;s latency. Here we allow negative cycles for corner cases where
/// latency increases. This rule only applies when the entry&apos;s WriteResource
/// matches the write&apos;s WriteResource.
///
/// MCReadAdvanceEntries are sorted first by operand index (UseIdx), then by
/// WriteResourceIdx.</doc>
<mbr r='llvm::MCReadAdvanceEntry::UseIdx' o='0' t='unsigned int'/>
<mbr r='llvm::MCReadAdvanceEntry::WriteResourceID' o='32' t='unsigned int'/>
<mbr r='llvm::MCReadAdvanceEntry::Cycles' o='64' t='int'/>
<fun r='_ZNK4llvm18MCReadAdvanceEntryeqERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/TargetSubtargetInfo.cpp' l='21' c='_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteP12219875'/>
<size>12</size>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='154' c='_ZN4llvm12MCSchedModel24getForwardingDelayCyclesENS_8ArrayRefINS_18MCReadAdvanceEntryEEEj'/>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='160' c='_ZN4llvm12MCSchedModel24getForwardingDelayCyclesENS_8ArrayRefINS_18MCReadAdvanceEntryEEEj'/>
<size>12</size>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='227' c='_ZN4llvm15MCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProcR12513116'/>
<size>12</size>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc' l='111'/>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc' l='167' c='_ZN4llvm23NVPTXGenMCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWr1826414'/>
<size>12</size>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='52'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1065' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1172' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1279' c='_ZN12_GLOBAL__N_116SubtargetEmitter20EmitSchedClassTablesERNS0_16SchedClassTablesERN4llvm11raw_ostreamE'/>
<size>12</size>
