{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677664867820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677664867821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  1 11:01:07 2023 " "Processing started: Wed Mar  1 11:01:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677664867821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677664867821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677664867821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677664868095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677664868095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doria/onedrive - zhaw/semester 2/pm2 dt/quartus/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doria/onedrive - zhaw/semester 2/pm2 dt/quartus/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677664873880 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677664873880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677664873880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_top " "Elaborating entity \"uart_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677664873916 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_data uart_top.vhd(31) " "VHDL Signal Declaration warning at uart_top.vhd(31): used implicit default value for signal \"rx_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677664873922 "|uart_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_data_rdy uart_top.vhd(32) " "VHDL Signal Declaration warning at uart_top.vhd(32): used implicit default value for signal \"rx_data_rdy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677664873922 "|uart_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SYNTHESIZED_WIRE_15 uart_top.vhd(124) " "VHDL Signal Declaration warning at uart_top.vhd(124): used implicit default value for signal \"SYNTHESIZED_WIRE_15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677664873922 "|uart_top"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst flanken_detekt_vhdl " "Node instance \"b2v_inst\" instantiates undefined entity \"flanken_detekt_vhdl\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../source/uart_top.vhd" "b2v_inst" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 152 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677664874005 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst11 vhdl_hex2sevseg " "Node instance \"b2v_inst11\" instantiates undefined entity \"vhdl_hex2sevseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../source/uart_top.vhd" "b2v_inst11" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 159 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677664874005 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst12 vhdl_hex2sevseg " "Node instance \"b2v_inst12\" instantiates undefined entity \"vhdl_hex2sevseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../source/uart_top.vhd" "b2v_inst12" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 167 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677664874005 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst2 uart_controller_fsm " "Node instance \"b2v_inst2\" instantiates undefined entity \"uart_controller_fsm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../source/uart_top.vhd" "b2v_inst2" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 175 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677664874005 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst5 baud_tick " "Node instance \"b2v_inst5\" instantiates undefined entity \"baud_tick\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../source/uart_top.vhd" "b2v_inst5" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 187 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677664874005 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst6 bit_counter " "Node instance \"b2v_inst6\" instantiates undefined entity \"bit_counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../source/uart_top.vhd" "b2v_inst6" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 196 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677664874005 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst7 shiftreg_uart " "Node instance \"b2v_inst7\" instantiates undefined entity \"shiftreg_uart\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../source/uart_top.vhd" "b2v_inst7" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 206 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677664874005 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst8 output_register " "Node instance \"b2v_inst8\" instantiates undefined entity \"output_register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../source/uart_top.vhd" "b2v_inst8" { Text "C:/Users/doria/OneDrive - ZHAW/Semester 2/PM2 DT/Quartus/synthi_project/source/uart_top.vhd" 218 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677664874005 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677664874097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar  1 11:01:14 2023 " "Processing ended: Wed Mar  1 11:01:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677664874097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677664874097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677664874097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677664874097 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677664874734 ""}
