verilog xil_defaultlib --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/b193/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/5eb4/hdl/charROM.v" \
"../../../bd/design_1/ipshared/5eb4/hdl/delayGen.v" \
"../../../bd/design_1/ipshared/5eb4/hdl/oledControl.v" \
"../../../bd/design_1/ipshared/5eb4/hdl/oledControl_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/5eb4/hdl/spiControl.v" \
"../../../bd/design_1/ipshared/5eb4/hdl/top.v" \
"../../../bd/design_1/ipshared/5eb4/hdl/oledControl_v1_0.v" \
"../../../bd/design_1/ip/design_1_oled_controller_0_0/sim/design_1_oled_controller_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/3ab6/src/hdl/clock_generator.v" \
"../../../bd/design_1/ipshared/3ab6/src/hdl/controller.v" \
"../../../bd/design_1/ipshared/3ab6/src/hdl/core.v" \
"../../../bd/design_1/ipshared/3ab6/src/hdl/counter.v" \
"../../../bd/design_1/ipshared/3ab6/src/libs/dti_reg_blk/hdl/regs.v" \
"../../../bd/design_1/ipshared/3ab6/src/hdl/warm_up.v" \

sv xil_defaultlib --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/b193/hdl" \
"../../../bd/design_1/ipshared/3ab6/src/libs/dti_reg_blk/hdl/rb_apb_bridge.sv" \
"../../../bd/design_1/ipshared/3ab6/src/libs/dti_reg_blk/hdl/register_block.sv" \

verilog xil_defaultlib --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../smart_toilet_system_top.srcs/sources_1/bd/design_1/ipshared/b193/hdl" \
"../../../bd/design_1/ipshared/3ab6/src/hdl/smart_toilet_system_top.v" \
"../../../bd/design_1/ip/design_1_system_controller_0_0/sim/design_1_system_controller_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
