Synthesis report
Fri Nov 17 16:44:42 2023
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Partition "root_partition" Resource Utilization by Entity
  6. General Register Statistics for Partition "root_partition"
  7. Preserve for Debug Assignments for Partition "root_partition"
  8. Post-Synthesis Netlist Statistics for Partition "root_partition"
  9. Synthesis Resource Usage Summary for Partition "root_partition"
 10. General Warnings
 11. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Fri Nov 17 16:44:42 2023 ;
; Revision Name         ; fpga                                  ;
; Top-level Entity Name ; fpga                                  ;
; Family                ; Agilex                                ;
+-----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; AGFB014R24B2E2V         ;                         ;
; Top-level entity name                                                           ; fpga                    ; fpga                    ;
; Family name                                                                     ; Agilex                  ; Cyclone 10 GX           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Enable Design Assistant in the compilation flow                                 ; On                      ; On                      ;
; Design Assistant include IP blocks                                              ; Off                     ; Off                     ;
; High fanout net threshold for RAM inference                                     ; 15                      ; 15                      ;
; Design Assistant limit on reported violations per rule                          ; 5000                    ; 5000                    ;
; Optimization Mode                                                               ; Balanced                ; Balanced                ;
; Allow Register Retiming                                                         ; On                      ; On                      ;
; Allow RAM Retiming                                                              ; Off                     ; Off                     ;
; Allow DSP Retiming                                                              ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Auto                    ; Auto                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Physical Shift Register Inference                                               ; On                      ; On                      ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                     ; 100                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                     ; 100                     ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                      ; On                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Optimization and Constraint Precedence                                          ; Prioritize Optimization ; Prioritize Optimization ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
; Disable DSP Negate Inferencing                                                  ; Off                     ; Off                     ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Parameter Settings to ASCII                                              ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Source Assignments to ASCII                                              ; On                      ; On                      ;
; Report Resource Utilization by Entity to ASCII                                  ; On                      ; On                      ;
; Size of the Latch Report                                                        ; 100                     ; 100                     ;
; Enable VHDL static assertion support                                            ; Off                     ; Off                     ;
; Enable SystemVerilog static assertion support                                   ; Off                     ; Off                     ;
; Enable State Machines Inference                                                 ; On                      ; On                      ;
; Allow RAMs Inferred In Generate-For Loop For Verilog                            ; Off                     ; Off                     ;
; Enable formal verification support during compilation                           ; Off                     ; Off                     ;
; Size of the PR Initial Conditions Report                                        ; 100                     ; 100                     ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                     ; 500                     ;
; Report PR Initial Values as Errors                                              ; Off                     ; Off                     ;
; Fractal Synthesis                                                               ; Off                     ; Off                     ;
; Aggressive Multiplexer Area Optimization                                        ; Auto                    ; Auto                    ;
; 6LUT to Extended Mode Conversion                                                ; Auto                    ; Auto                    ;
; Synthesis Available Resource Multiplier                                         ; 1                       ; 1                       ;
; Message Level for Unconnected Output Ports                                      ; Warning                 ; Warning                 ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                    ; Auto                    ;
; Initialize Verilog enums to X                                                   ; Off                     ; Off                     ;
; Enable dynamic report                                                           ; Off                     ; Off                     ;
; Enable preserve for debug assignments                                           ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+--------------------------------------------------+----------------------------------+---------+----------------------------------+
; File Name with User-Entered Path ; File Type                                        ; File Name with Absolute Path     ; Library ; MD5                              ;
+----------------------------------+--------------------------------------------------+----------------------------------+---------+----------------------------------+
; fpga.v                           ; User-Specified Verilog HDL File                  ; /home/wisig321/Videos/7/fpga.v   ;         ; d8b1265f6532c217581044b202fa832e ;
; fpga.sdc                         ; User-Specified Synopsys Design Constraints File  ; /home/wisig321/Videos/7/fpga.sdc ;         ; f50009d3a2110b7a4feea208044aa671 ;
+----------------------------------+--------------------------------------------------+----------------------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                               ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+---------------------+-------------+--------------+
; |                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; |                   ; fpga        ; altera_work  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 0           ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 0           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+---------------------------------------------------------------+
; Preserve for Debug Assignments for Partition "root_partition" ;
+------+--------+-----------------------------------------------+
; Name ; Status ; Notes                                         ;
+------+--------+-----------------------------------------------+
Notes: Table created because there is an active PRESERVE_FOR_DEBUG_ENABLE in the project, even though there are no tagged names within the partition.


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 2                                       ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 0.00                                    ;
; Average LUT depth      ; 0.00                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                 ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 0                 ;
;     -- 8 input functions                    ; 0                 ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 0                 ;
;     -- 5 input functions                    ; 0                 ;
;     -- 4 input functions                    ; 0                 ;
;     -- <=3 input functions                  ; 0                 ;
;                                             ;                   ;
; Dedicated logic registers                   ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 2                 ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; BUTTON            ;
; Maximum fan-out                             ; 1                 ;
; Total fan-out                               ; 1                 ;
; Average fan-out                             ; 0.50              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; General Warnings                                                                                                                                                                                                                                          ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                                                                                                                    ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 20759      ; Critical Warning ; 1     ; Use the Reset Release IP in Intel Agilex FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Intel Agilex Configuration User Guide.                  ;
; 21620      ; Warning          ; 1     ; Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report '/home/wisig321/Videos/7/output_files/fpga.drc.partitioned.rpt' for more information ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Fri Nov 17 16:44:39 2023
    Info: System process ID: 7487
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off fpga -c fpga
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "fpga"
Info: Revision = "fpga"
Info: Analyzing source files
Critical Warning (20759): Use the Reset Release IP in Intel Agilex FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Intel Agilex Configuration User Guide.
Info: Elaborating from top-level entity "fpga"
Info: Found 1 design entities
Info: There are 1 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 9 of 10 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Warning (21620): Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report '/home/wisig321/Videos/7/output_files/fpga.drc.partitioned.rpt' for more information
Info (21621): Design Assistant Results: 0 of 1 Medium severity rules issued violations in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info (21615): Running Design Assistant Rules for snapshot 'synthesized'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 14 of 14 enabled rules passed, and 7 rules was disabled, in snapshot 'synthesized'
Info (21661): Design Assistant Results: 0 of 2 High severity rules issued violations in snapshot 'synthesized'
Info (21621): Design Assistant Results: 0 of 6 Medium severity rules issued violations in snapshot 'synthesized'
Info (21622): Design Assistant Results: 0 of 6 Low severity rules issued violations in snapshot 'synthesized'
Info: Quartus Prime Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1475 megabytes
    Info: Processing ended: Fri Nov 17 16:44:42 2023
    Info: Elapsed time: 00:00:03
    Info: System process ID: 7487


