0.7
2020.1
May 27 2020
20:09:33
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/myproject_test.sv,1675369685,systemVerilog,,,,myproject_test,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/Block_proc.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/compute_global_pool_array_array_ap_fixed_64u_config10_s.v,,Block_proc,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/compute_global_pool_array_array_ap_fixed_64u_config10_s.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v,,compute_global_pool_array_array_ap_fixed_64u_config10_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v,,conv_1d_cl_array_array_ap_fixed_16u_config2_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v,,conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx;conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v,,conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V;conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v,,conv_1d_cl_array_array_ap_fixed_32u_config5_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s.v,,conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V;conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v,,conv_1d_cl_array_array_ap_fixed_64u_config8_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v,1675034838,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.v,,conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V;conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v,,dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v,,dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v,,dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V;dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v,,fifo_w16_d11_A;fifo_w16_d11_A_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v,,fifo_w16_d11_A_x;fifo_w16_d11_A_x_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v,,fifo_w16_d1_A;fifo_w16_d1_A_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v,,fifo_w16_d23_A;fifo_w16_d23_A_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v,,fifo_w16_d23_A_x;fifo_w16_d23_A_x_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v,,fifo_w16_d3_A;fifo_w16_d3_A_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v,,fifo_w16_d3_A_x;fifo_w16_d3_A_x_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v,,fifo_w16_d49_A;fifo_w16_d49_A_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A.v,,fifo_w16_d49_A_x;fifo_w16_d49_A_x_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A_x.v,,fifo_w16_d99_A,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A_x.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.v,,fifo_w16_d99_A_x,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject.v,,global_pooling1d_cl_array_array_ap_fixed_64u_config10_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v,,myproject,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v,,myproject_mul_mul_16s_10s_26_3_1;myproject_mul_mul_16s_10s_26_3_1_DSP48_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_8s_24_3_1.v,,myproject_mul_mul_16s_16s_26_3_1;myproject_mul_mul_16s_16s_26_3_1_DSP48_0,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_8s_24_3_1.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_1287_16_1_1.v,,myproject_mul_mul_16s_8s_24_3_1;myproject_mul_mul_16s_8s_24_3_1_DSP48_2,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_1287_16_1_1.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_164_16_1_1.v,,myproject_mux_1287_16_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_164_16_1_1.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_164_5_1_1.v,,myproject_mux_164_16_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_164_5_1_1.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_325_9_1_1.v,,myproject_mux_164_5_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_325_9_1_1.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_32_16_1_1.v,,myproject_mux_325_9_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_32_16_1_1.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_42_16_1_1.v,,myproject_mux_32_16_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_42_16_1_1.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_646_16_1_1.v,,myproject_mux_42_16_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_646_16_1_1.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_83_16_1_1.v,,myproject_mux_646_16_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_83_16_1_1.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_83_3_1_1.v,,myproject_mux_83_16_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_83_3_1_1.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v,,myproject_mux_83_3_1_1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v,,pooling1d_cl_array_array_ap_fixed_16u_config4_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v,,pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb;pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v,1675034838,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v,,pooling1d_cl_array_array_ap_fixed_32u_config7_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/regslice_core.v,,pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud;pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/regslice_core.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v,,relu_array_array_ap_fixed_16u_relu_config3_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_64u_relu_config9_s.v,,relu_array_array_ap_fixed_32u_relu_config6_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_64u_relu_config9_s.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.v,,relu_array_array_ap_fixed_64u_relu_config9_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v,,sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v,1675034838,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v,,sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe;sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v,,start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0;start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v,,start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0;start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v,,start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi;start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v,,start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg;start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v,1675034841,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v,,start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0;start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v,,start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0;start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v,,start_for_relu_array_array_ap_fixed_16u_relu_config3_U0;start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v,1675034839,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v,,start_for_relu_array_array_ap_fixed_32u_relu_config6_U0;start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v,1675034838,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v,,start_for_relu_array_array_ap_fixed_64u_relu_config9_U0;start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v,1675034840,verilog,,C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject.v,,start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j;start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j_shiftReg,,,,,,,,
C:/Users/steph/Desktop/HLS4ML_NeutDetector/tools/xilinx/Neutrino12/Neutrino12.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
