set_min_delay 4.0 -rise -rise_from clk1 -fall_from [get_ports clk*] -through [get_pins flop_Q] -rise_through [get_ports clk1] -rise_to [get_pins flop_Q] -fall_to and1 -ignore_clock_latency -reset_path
