* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 21 2019 00:12:06

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 644/1280
Used Logic Tile: 108/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: latticehx1k_pll_inst.clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 259
Fanout to Tile: 87


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 1 0 4 4 0 0 0 0   
14|   0 0 0 0 3 3 5 8 6 0 0 0   
13|   1 5 0 0 3 4 8 6 4 0 0 0   
12|   5 8 0 1 4 8 8 8 7 0 0 0   
11|   7 8 0 1 8 7 8 7 4 0 0 0   
10|   2 6 0 7 5 1 7 7 7 0 0 0   
 9|   7 8 0 7 7 4 3 8 2 0 0 0   
 8|   8 8 0 1 8 6 4 6 8 0 0 0   
 7|   1 8 0 3 6 8 6 6 6 0 0 0   
 6|   4 7 0 3 4 7 7 8 6 0 0 0   
 5|   0 8 0 5 4 8 8 7 7 0 0 0   
 4|   0 2 0 2 4 7 8 8 2 0 0 0   
 3|   0 0 0 5 8 8 7 8 7 0 0 0   
 2|   0 8 0 8 8 8 7 7 8 0 7 8   
 1|   0 8 0 8 8 7 8 8 8 0 6 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.96

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  1  0  4  3  0  0  0  0    
14|     0  0  0  0  3  7 14 20 17  0  0  0    
13|     4 12  0  0  2  6 20 15 11  0  0  0    
12|    11 15  0  1  4 16 18 21 15  0  0  0    
11|    12 11  0  1 18 18 22 20  9  0  0  0    
10|     3 16  0 13  8  1 20 18 13  0  0  0    
 9|    17  9  0 17 16  4  3 14  7  0  0  0    
 8|    14 15  0  1 18 22 12 14 15  0  0  0    
 7|     3 12  0  3 13 20 22 15 10  0  0  0    
 6|     5 16  0  8  4 18 22 21 20  0  0  0    
 5|     0 11  0 12 10 18 16 16 21  0  0  0    
 4|     0  4  0  4  5 11 11 18  7  0  0  0    
 3|     0  0  0  7 21 15 19 19 11  0  0  0    
 2|     0 15  0 14 13 13 15 11 12  0 10 14    
 1|     0  8  0 16 18 11 10 11 16  0 13  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.31

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  1  0  4  4  0  0  0  0    
14|     0  0  0  0  3 10 15 30 21  0  0  0    
13|     4 13  0  0  3  7 27 20 14  0  0  0    
12|    11 27  0  1  4 27 26 31 25  0  0  0    
11|    22 25  0  1 30 25 31 25 13  0  0  0    
10|     3 18  0 24 14  1 26 28 23  0  0  0    
 9|    27 20  0 24 27  4  3 30  7  0  0  0    
 8|    29 30  0  1 28 24 14 21 26  0  0  0    
 7|     3 26  0  3 18 25 23 21 21  0  0  0    
 6|     6 26  0  9  4 26 27 30 23  0  0  0    
 5|     0 27  0 14 11 24 28 25 22  0  0  0    
 4|     0  4  0  4  5 25 31 23  7  0  0  0    
 3|     0  0  0 14 28 30 26 24 27  0  0  0    
 2|     0 22  0 28 29 23 25 16 32  0 18 23    
 1|     0  8  0 28 22 22 30 24 30  0 21  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.92

***** Run Time Info *****
Run Time:  0
