Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 23 16:11:37 2024
| Host         : secil7.siame.univ-tlse3.fr running 64-bit Fedora Linux 38 (Thirty Eight)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PmodENC_timing_summary_routed.rpt -pb PmodENC_timing_summary_routed.pb -rpx PmodENC_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodENC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.811        0.000                      0                   28        0.185        0.000                      0                   28        3.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.811        0.000                      0                   28        0.185        0.000                      0                   28        3.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.811ns  (required time - arrival time)
  Source:                 C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.930ns (34.132%)  route 1.795ns (65.868%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 105.633 - 100.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.039     6.137    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     6.593 r  C0/sclk_reg[5]/Q
                         net (fo=3, routed)           0.873     7.465    C0/sclk_reg[5]
    SLICE_X112Y123       LUT4 (Prop_lut4_I3_O)        0.146     7.611 f  C0/Bout_i_2/O
                         net (fo=3, routed)           0.317     7.928    C0/Bout_i_2_n_0
    SLICE_X113Y124       LUT4 (Prop_lut4_I3_O)        0.328     8.256 r  C0/sclk[6]_i_1/O
                         net (fo=7, routed)           0.605     8.862    C0/eqOp
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845   105.633    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[0]/C
                         clock pessimism              0.503   106.137    
                         clock uncertainty           -0.035   106.101    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429   105.672    C0/sclk_reg[0]
  -------------------------------------------------------------------
                         required time                        105.672    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 96.811    

Slack (MET) :             96.811ns  (required time - arrival time)
  Source:                 C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.930ns (34.132%)  route 1.795ns (65.868%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 105.633 - 100.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.039     6.137    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     6.593 r  C0/sclk_reg[5]/Q
                         net (fo=3, routed)           0.873     7.465    C0/sclk_reg[5]
    SLICE_X112Y123       LUT4 (Prop_lut4_I3_O)        0.146     7.611 f  C0/Bout_i_2/O
                         net (fo=3, routed)           0.317     7.928    C0/Bout_i_2_n_0
    SLICE_X113Y124       LUT4 (Prop_lut4_I3_O)        0.328     8.256 r  C0/sclk[6]_i_1/O
                         net (fo=7, routed)           0.605     8.862    C0/eqOp
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845   105.633    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[1]/C
                         clock pessimism              0.503   106.137    
                         clock uncertainty           -0.035   106.101    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429   105.672    C0/sclk_reg[1]
  -------------------------------------------------------------------
                         required time                        105.672    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 96.811    

Slack (MET) :             96.811ns  (required time - arrival time)
  Source:                 C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.930ns (34.132%)  route 1.795ns (65.868%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 105.633 - 100.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.039     6.137    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     6.593 r  C0/sclk_reg[5]/Q
                         net (fo=3, routed)           0.873     7.465    C0/sclk_reg[5]
    SLICE_X112Y123       LUT4 (Prop_lut4_I3_O)        0.146     7.611 f  C0/Bout_i_2/O
                         net (fo=3, routed)           0.317     7.928    C0/Bout_i_2_n_0
    SLICE_X113Y124       LUT4 (Prop_lut4_I3_O)        0.328     8.256 r  C0/sclk[6]_i_1/O
                         net (fo=7, routed)           0.605     8.862    C0/eqOp
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845   105.633    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[2]/C
                         clock pessimism              0.503   106.137    
                         clock uncertainty           -0.035   106.101    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429   105.672    C0/sclk_reg[2]
  -------------------------------------------------------------------
                         required time                        105.672    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 96.811    

Slack (MET) :             96.811ns  (required time - arrival time)
  Source:                 C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.930ns (34.132%)  route 1.795ns (65.868%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 105.633 - 100.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.039     6.137    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     6.593 r  C0/sclk_reg[5]/Q
                         net (fo=3, routed)           0.873     7.465    C0/sclk_reg[5]
    SLICE_X112Y123       LUT4 (Prop_lut4_I3_O)        0.146     7.611 f  C0/Bout_i_2/O
                         net (fo=3, routed)           0.317     7.928    C0/Bout_i_2_n_0
    SLICE_X113Y124       LUT4 (Prop_lut4_I3_O)        0.328     8.256 r  C0/sclk[6]_i_1/O
                         net (fo=7, routed)           0.605     8.862    C0/eqOp
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845   105.633    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[3]/C
                         clock pessimism              0.503   106.137    
                         clock uncertainty           -0.035   106.101    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429   105.672    C0/sclk_reg[3]
  -------------------------------------------------------------------
                         required time                        105.672    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 96.811    

Slack (MET) :             96.811ns  (required time - arrival time)
  Source:                 C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.930ns (34.132%)  route 1.795ns (65.868%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 105.633 - 100.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.039     6.137    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     6.593 r  C0/sclk_reg[5]/Q
                         net (fo=3, routed)           0.873     7.465    C0/sclk_reg[5]
    SLICE_X112Y123       LUT4 (Prop_lut4_I3_O)        0.146     7.611 f  C0/Bout_i_2/O
                         net (fo=3, routed)           0.317     7.928    C0/Bout_i_2_n_0
    SLICE_X113Y124       LUT4 (Prop_lut4_I3_O)        0.328     8.256 r  C0/sclk[6]_i_1/O
                         net (fo=7, routed)           0.605     8.862    C0/eqOp
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845   105.633    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[4]/C
                         clock pessimism              0.503   106.137    
                         clock uncertainty           -0.035   106.101    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429   105.672    C0/sclk_reg[4]
  -------------------------------------------------------------------
                         required time                        105.672    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 96.811    

Slack (MET) :             96.811ns  (required time - arrival time)
  Source:                 C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.930ns (34.132%)  route 1.795ns (65.868%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 105.633 - 100.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.039     6.137    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     6.593 r  C0/sclk_reg[5]/Q
                         net (fo=3, routed)           0.873     7.465    C0/sclk_reg[5]
    SLICE_X112Y123       LUT4 (Prop_lut4_I3_O)        0.146     7.611 f  C0/Bout_i_2/O
                         net (fo=3, routed)           0.317     7.928    C0/Bout_i_2_n_0
    SLICE_X113Y124       LUT4 (Prop_lut4_I3_O)        0.328     8.256 r  C0/sclk[6]_i_1/O
                         net (fo=7, routed)           0.605     8.862    C0/eqOp
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845   105.633    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
                         clock pessimism              0.503   106.137    
                         clock uncertainty           -0.035   106.101    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429   105.672    C0/sclk_reg[5]
  -------------------------------------------------------------------
                         required time                        105.672    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 96.811    

Slack (MET) :             96.811ns  (required time - arrival time)
  Source:                 C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.930ns (34.132%)  route 1.795ns (65.868%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 105.633 - 100.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.039     6.137    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     6.593 r  C0/sclk_reg[5]/Q
                         net (fo=3, routed)           0.873     7.465    C0/sclk_reg[5]
    SLICE_X112Y123       LUT4 (Prop_lut4_I3_O)        0.146     7.611 f  C0/Bout_i_2/O
                         net (fo=3, routed)           0.317     7.928    C0/Bout_i_2_n_0
    SLICE_X113Y124       LUT4 (Prop_lut4_I3_O)        0.328     8.256 r  C0/sclk[6]_i_1/O
                         net (fo=7, routed)           0.605     8.862    C0/eqOp
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845   105.633    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[6]/C
                         clock pessimism              0.503   106.137    
                         clock uncertainty           -0.035   106.101    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429   105.672    C0/sclk_reg[6]
  -------------------------------------------------------------------
                         required time                        105.672    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 96.811    

Slack (MET) :             97.072ns  (required time - arrival time)
  Source:                 C0/sclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/Bout_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.930ns (34.917%)  route 1.733ns (65.083%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 105.632 - 100.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.039     6.137    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     6.593 r  C0/sclk_reg[5]/Q
                         net (fo=3, routed)           0.873     7.465    C0/sclk_reg[5]
    SLICE_X112Y123       LUT4 (Prop_lut4_I3_O)        0.146     7.611 f  C0/Bout_i_2/O
                         net (fo=3, routed)           0.325     7.936    C0/Bout_i_2_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I0_O)        0.328     8.264 r  C0/Bout_i_1/O
                         net (fo=1, routed)           0.536     8.800    C0/Bout_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  C0/Bout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.843   105.632    C0/CLK
    SLICE_X111Y124       FDRE                                         r  C0/Bout_reg/C
                         clock pessimism              0.481   106.113    
                         clock uncertainty           -0.035   106.077    
    SLICE_X111Y124       FDRE (Setup_fdre_C_CE)      -0.205   105.872    C0/Bout_reg
  -------------------------------------------------------------------
                         required time                        105.872    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                 97.072    

Slack (MET) :             97.115ns  (required time - arrival time)
  Source:                 C1/FSM_sequential_curState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C1/LED_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.670ns (26.906%)  route 1.820ns (73.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 105.634 - 100.000 ) 
    Source Clock Delay      (SCD):    6.058ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.960     6.058    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y127       FDCE (Prop_fdce_C_Q)         0.518     6.576 r  C1/FSM_sequential_curState_reg[3]/Q
                         net (fo=6, routed)           0.890     7.466    C1/curState[3]
    SLICE_X103Y127       LUT4 (Prop_lut4_I3_O)        0.152     7.618 r  C1/LED[3]_i_1/O
                         net (fo=4, routed)           0.930     8.548    C1/LED[3]_i_1_n_0
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.846   105.634    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[0]/C
                         clock pessimism              0.441   106.076    
                         clock uncertainty           -0.035   106.040    
    SLICE_X112Y127       FDCE (Setup_fdce_C_CE)      -0.377   105.663    C1/LED_reg[0]
  -------------------------------------------------------------------
                         required time                        105.663    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 97.115    

Slack (MET) :             97.115ns  (required time - arrival time)
  Source:                 C1/FSM_sequential_curState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C1/LED_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.670ns (26.906%)  route 1.820ns (73.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 105.634 - 100.000 ) 
    Source Clock Delay      (SCD):    6.058ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.960     6.058    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y127       FDCE (Prop_fdce_C_Q)         0.518     6.576 r  C1/FSM_sequential_curState_reg[3]/Q
                         net (fo=6, routed)           0.890     7.466    C1/curState[3]
    SLICE_X103Y127       LUT4 (Prop_lut4_I3_O)        0.152     7.618 r  C1/LED[3]_i_1/O
                         net (fo=4, routed)           0.930     8.548    C1/LED[3]_i_1_n_0
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293   103.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.846   105.634    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[1]/C
                         clock pessimism              0.441   106.076    
                         clock uncertainty           -0.035   106.040    
    SLICE_X112Y127       FDCE (Setup_fdce_C_CE)      -0.377   105.663    C1/LED_reg[1]
  -------------------------------------------------------------------
                         required time                        105.663    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 97.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 C1/FSM_sequential_curState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C1/FSM_sequential_curState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.680     1.790    C1/CLK
    SLICE_X103Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y127       FDCE (Prop_fdce_C_Q)         0.141     1.931 r  C1/FSM_sequential_curState_reg[0]/Q
                         net (fo=6, routed)           0.132     2.063    C1/curState[0]
    SLICE_X102Y127       LUT6 (Prop_lut6_I0_O)        0.045     2.108 r  C1/FSM_sequential_curState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.108    C1/nextState__0[1]
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.318    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[1]/C
                         clock pessimism             -0.514     1.803    
    SLICE_X102Y127       FDCE (Hold_fdce_C_D)         0.120     1.923    C1/FSM_sequential_curState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C1/FSM_sequential_curState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.680     1.790    C1/CLK
    SLICE_X103Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y127       FDCE (Prop_fdce_C_Q)         0.141     1.931 r  C1/FSM_sequential_curState_reg[0]/Q
                         net (fo=6, routed)           0.136     2.067    C1/curState[0]
    SLICE_X102Y127       LUT6 (Prop_lut6_I4_O)        0.045     2.112 r  C1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     2.112    C1/nextState__0[2]
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.318    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[2]/C
                         clock pessimism             -0.514     1.803    
    SLICE_X102Y127       FDCE (Hold_fdce_C_D)         0.121     1.924    C1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C1/LED_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C1/LED_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.212ns (68.726%)  route 0.096ns (31.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.708     1.818    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDCE (Prop_fdce_C_Q)         0.164     1.982 r  C1/LED_reg[0]/Q
                         net (fo=5, routed)           0.096     2.079    C1/Q[0]
    SLICE_X113Y127       LUT5 (Prop_lut5_I3_O)        0.048     2.127 r  C1/LED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.127    C1/LED[3]_i_2_n_0
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.981     2.348    C1/CLK
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[3]/C
                         clock pessimism             -0.516     1.831    
    SLICE_X113Y127       FDCE (Hold_fdce_C_D)         0.107     1.938    C1/LED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 C1/LED_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C1/LED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.419%)  route 0.096ns (31.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.708     1.818    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDCE (Prop_fdce_C_Q)         0.164     1.982 r  C1/LED_reg[0]/Q
                         net (fo=5, routed)           0.096     2.079    C1/Q[0]
    SLICE_X113Y127       LUT4 (Prop_lut4_I2_O)        0.045     2.124 r  C1/LED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.124    C1/LED[2]_i_1_n_0
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.981     2.348    C1/CLK
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[2]/C
                         clock pessimism             -0.516     1.831    
    SLICE_X113Y127       FDCE (Hold_fdce_C_D)         0.091     1.922    C1/LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 C1/FSM_sequential_curState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.593%)  route 0.160ns (43.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.680     1.790    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y127       FDCE (Prop_fdce_C_Q)         0.164     1.954 f  C1/FSM_sequential_curState_reg[3]/Q
                         net (fo=6, routed)           0.160     2.115    C1/curState[3]
    SLICE_X102Y127       LUT6 (Prop_lut6_I0_O)        0.045     2.160 r  C1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     2.160    C1/nextState__0[3]
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.318    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[3]/C
                         clock pessimism             -0.527     1.790    
    SLICE_X102Y127       FDCE (Hold_fdce_C_D)         0.121     1.911    C1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C0/sclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.706     1.816    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  C0/sclk_reg[6]/Q
                         net (fo=2, routed)           0.169     2.127    C0/sclk_reg[6]
    SLICE_X113Y123       LUT3 (Prop_lut3_I2_O)        0.045     2.172 r  C0/sclk[6]_i_2/O
                         net (fo=1, routed)           0.000     2.172    C0/plusOp[6]
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.979     2.346    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[6]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.092     1.908    C0/sclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 C0/sclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.706     1.816    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  C0/sclk_reg[1]/Q
                         net (fo=9, routed)           0.190     2.148    C0/sclk_reg[1]
    SLICE_X113Y123       LUT4 (Prop_lut4_I0_O)        0.042     2.190 r  C0/sclk[3]_i_1/O
                         net (fo=1, routed)           0.000     2.190    C0/plusOp[3]
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.979     2.346    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[3]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.107     1.923    C0/sclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 C0/sclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.491%)  route 0.142ns (38.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.706     1.816    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.128     1.944 r  C0/sclk_reg[2]/Q
                         net (fo=6, routed)           0.142     2.086    C0/sclk_reg[2]
    SLICE_X113Y123       LUT6 (Prop_lut6_I3_O)        0.098     2.184 r  C0/sclk[5]_i_1/O
                         net (fo=1, routed)           0.000     2.184    C0/plusOp[5]
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.979     2.346    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[5]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.092     1.908    C0/sclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 C1/FSM_sequential_curState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C1/FSM_sequential_curState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.822%)  route 0.179ns (46.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.680     1.790    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y127       FDCE (Prop_fdce_C_Q)         0.164     1.954 r  C1/FSM_sequential_curState_reg[2]/Q
                         net (fo=6, routed)           0.179     2.134    C1/curState[2]
    SLICE_X103Y127       LUT6 (Prop_lut6_I3_O)        0.045     2.179 r  C1/FSM_sequential_curState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.179    C1/nextState__0[0]
    SLICE_X103Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.318    C1/CLK
    SLICE_X103Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[0]/C
                         clock pessimism             -0.514     1.803    
    SLICE_X103Y127       FDCE (Hold_fdce_C_D)         0.091     1.894    C1/FSM_sequential_curState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 C0/sclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            C0/sclk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.706     1.816    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  C0/sclk_reg[1]/Q
                         net (fo=9, routed)           0.190     2.148    C0/sclk_reg[1]
    SLICE_X113Y123       LUT2 (Prop_lut2_I1_O)        0.045     2.193 r  C0/sclk[1]_i_1/O
                         net (fo=1, routed)           0.000     2.193    C0/plusOp[1]
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.979     2.346    C0/CLK
    SLICE_X113Y123       FDRE                                         r  C0/sclk_reg[1]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.091     1.907    C0/sclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y124  C0/Aout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y124  C0/Bout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y123  C0/sampledA_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y123  C0/sampledB_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y123  C0/sclk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y123  C0/sclk_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y123  C0/sclk_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y123  C0/sclk_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y123  C0/sclk_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X112Y124  C0/Aout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X112Y124  C0/Aout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X111Y124  C0/Bout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X111Y124  C0/Bout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X112Y123  C0/sampledA_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X112Y123  C0/sampledA_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X112Y123  C0/sampledB_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X112Y123  C0/sampledB_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X113Y123  C0/sclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         96.000      95.500     SLICE_X113Y123  C0/sclk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y124  C0/Aout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y124  C0/Aout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  C0/Bout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  C0/Bout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y123  C0/sampledA_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y123  C0/sampledA_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y123  C0/sampledB_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y123  C0/sampledB_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  C0/sclk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  C0/sclk_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/LED_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            Led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 4.232ns (62.615%)  route 2.527ns (37.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.040     6.138    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDCE (Prop_fdce_C_Q)         0.478     6.616 r  C1/LED_reg[1]/Q
                         net (fo=4, routed)           2.527     9.142    Led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.754    12.896 r  Led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.896    Led[1]
    M15                                                               r  Led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/LED_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            Led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 4.099ns (61.811%)  route 2.533ns (38.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.040     6.138    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDCE (Prop_fdce_C_Q)         0.518     6.656 r  C1/LED_reg[0]/Q
                         net (fo=5, routed)           2.533     9.188    Led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.769 r  Led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.769    Led[0]
    M14                                                               r  Led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/LED_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            Led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 3.956ns (61.707%)  route 2.455ns (38.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.040     6.138    C1/CLK
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDCE (Prop_fdce_C_Q)         0.456     6.594 r  C1/LED_reg[2]/Q
                         net (fo=3, routed)           2.455     9.049    Led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.549 r  Led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.549    Led[2]
    G14                                                               r  Led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/LED_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            Led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.217ns  (logic 4.084ns (65.690%)  route 2.133ns (34.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.040     6.138    C1/CLK
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDCE (Prop_fdce_C_Q)         0.419     6.557 r  C1/LED_reg[3]/Q
                         net (fo=2, routed)           2.133     8.690    Led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.665    12.355 r  Led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.355    Led[3]
    D18                                                               r  Led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/LED_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            Led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.373ns (71.659%)  route 0.543ns (28.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.708     1.818    C1/CLK
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDCE (Prop_fdce_C_Q)         0.128     1.946 r  C1/LED_reg[3]/Q
                         net (fo=2, routed)           0.543     2.490    Led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.245     3.735 r  Led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.735    Led[3]
    D18                                                               r  Led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/LED_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            Led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.342ns (66.571%)  route 0.674ns (33.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.708     1.818    C1/CLK
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDCE (Prop_fdce_C_Q)         0.141     1.959 r  C1/LED_reg[2]/Q
                         net (fo=3, routed)           0.674     2.634    Led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.835 r  Led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.835    Led[2]
    G14                                                               r  Led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/LED_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            Led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.445ns (66.426%)  route 0.731ns (33.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.708     1.818    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDCE (Prop_fdce_C_Q)         0.164     1.982 r  C1/LED_reg[0]/Q
                         net (fo=5, routed)           0.731     2.713    Led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.994 r  Led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.994    Led[0]
    M14                                                               r  Led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/LED_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Destination:            Led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.484ns (67.162%)  route 0.726ns (32.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.708     1.818    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDCE (Prop_fdce_C_Q)         0.148     1.966 r  C1/LED_reg[1]/Q
                         net (fo=4, routed)           0.726     2.692    Led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.336     4.028 r  Led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.028    Led[1]
    M15                                                               r  Led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JE[1]
                            (input port)
  Destination:            C0/Bout_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 1.623ns (33.331%)  route 3.246ns (66.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  JE[1] (IN)
                         net (fo=0)                   0.000     0.000    JE[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  JE_IBUF[1]_inst/O
                         net (fo=3, routed)           2.710     4.208    C0/JE_IBUF[1]
    SLICE_X112Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.332 r  C0/Bout_i_1/O
                         net (fo=1, routed)           0.536     4.868    C0/Bout_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  C0/Bout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.843     5.631    C0/CLK
    SLICE_X111Y124       FDRE                                         r  C0/Bout_reg/C

Slack:                    inf
  Source:                 JE[0]
                            (input port)
  Destination:            C0/Aout_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.762ns  (logic 1.670ns (35.078%)  route 3.092ns (64.922%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  JE[0] (IN)
                         net (fo=0)                   0.000     0.000    JE[0]
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  JE_IBUF[0]_inst/O
                         net (fo=3, routed)           2.693     4.239    C0/JE_IBUF[0]
    SLICE_X112Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.363 r  C0/Aout_i_1/O
                         net (fo=1, routed)           0.399     4.762    C0/Aout_i_1_n_0
    SLICE_X112Y124       FDRE                                         r  C0/Aout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.843     5.631    C0/CLK
    SLICE_X112Y124       FDRE                                         r  C0/Aout_reg/C

Slack:                    inf
  Source:                 JE[1]
                            (input port)
  Destination:            C0/sampledB_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.499ns (37.981%)  route 2.447ns (62.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  JE[1] (IN)
                         net (fo=0)                   0.000     0.000    JE[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  JE_IBUF[1]_inst/O
                         net (fo=3, routed)           2.447     3.946    C0/JE_IBUF[1]
    SLICE_X112Y123       FDRE                                         r  C0/sampledB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845     5.633    C0/CLK
    SLICE_X112Y123       FDRE                                         r  C0/sampledB_reg/C

Slack:                    inf
  Source:                 JE[1]
                            (input port)
  Destination:            C0/Bout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 1.499ns (38.123%)  route 2.433ns (61.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  JE[1] (IN)
                         net (fo=0)                   0.000     0.000    JE[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  JE_IBUF[1]_inst/O
                         net (fo=3, routed)           2.433     3.931    C0/JE_IBUF[1]
    SLICE_X111Y124       FDRE                                         r  C0/Bout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.843     5.631    C0/CLK
    SLICE_X111Y124       FDRE                                         r  C0/Bout_reg/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/FSM_sequential_curState_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.624ns  (logic 1.502ns (41.432%)  route 2.123ns (58.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           2.123     3.624    C1/AR[0]
    SLICE_X103Y127       FDCE                                         f  C1/FSM_sequential_curState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.769     5.557    C1/CLK
    SLICE_X103Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[0]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/FSM_sequential_curState_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.624ns  (logic 1.502ns (41.432%)  route 2.123ns (58.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           2.123     3.624    C1/AR[0]
    SLICE_X102Y127       FDCE                                         f  C1/FSM_sequential_curState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.769     5.557    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[1]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/FSM_sequential_curState_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.624ns  (logic 1.502ns (41.432%)  route 2.123ns (58.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           2.123     3.624    C1/AR[0]
    SLICE_X102Y127       FDCE                                         f  C1/FSM_sequential_curState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.769     5.557    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[2]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/FSM_sequential_curState_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.624ns  (logic 1.502ns (41.432%)  route 2.123ns (58.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           2.123     3.624    C1/AR[0]
    SLICE_X102Y127       FDCE                                         f  C1/FSM_sequential_curState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.769     5.557    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[3]/C

Slack:                    inf
  Source:                 JE[0]
                            (input port)
  Destination:            C0/Aout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.559ns  (logic 1.546ns (43.445%)  route 2.013ns (56.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  JE[0] (IN)
                         net (fo=0)                   0.000     0.000    JE[0]
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  JE_IBUF[0]_inst/O
                         net (fo=3, routed)           2.013     3.559    C0/JE_IBUF[0]
    SLICE_X112Y124       FDRE                                         r  C0/Aout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.843     5.631    C0/CLK
    SLICE_X112Y124       FDRE                                         r  C0/Aout_reg/C

Slack:                    inf
  Source:                 JE[0]
                            (input port)
  Destination:            C0/sampledA_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 1.546ns (48.024%)  route 1.674ns (51.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  JE[0] (IN)
                         net (fo=0)                   0.000     0.000    JE[0]
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  JE_IBUF[0]_inst/O
                         net (fo=3, routed)           1.674     3.220    C0/JE_IBUF[0]
    SLICE_X112Y123       FDRE                                         r  C0/sampledA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.845     5.633    C0/CLK
    SLICE_X112Y123       FDRE                                         r  C0/sampledA_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JE[0]
                            (input port)
  Destination:            C0/sampledA_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.314ns (32.154%)  route 0.662ns (67.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  JE[0] (IN)
                         net (fo=0)                   0.000     0.000    JE[0]
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  JE_IBUF[0]_inst/O
                         net (fo=3, routed)           0.662     0.975    C0/JE_IBUF[0]
    SLICE_X112Y123       FDRE                                         r  C0/sampledA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.979     2.346    C0/CLK
    SLICE_X112Y123       FDRE                                         r  C0/sampledA_reg/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/LED_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.269ns (27.552%)  route 0.708ns (72.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           0.708     0.977    C1/AR[0]
    SLICE_X112Y127       FDCE                                         f  C1/LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.981     2.348    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[0]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/LED_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.269ns (27.552%)  route 0.708ns (72.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           0.708     0.977    C1/AR[0]
    SLICE_X112Y127       FDCE                                         f  C1/LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.981     2.348    C1/CLK
    SLICE_X112Y127       FDCE                                         r  C1/LED_reg[1]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/LED_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.269ns (27.552%)  route 0.708ns (72.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           0.708     0.977    C1/AR[0]
    SLICE_X113Y127       FDCE                                         f  C1/LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.981     2.348    C1/CLK
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[2]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/LED_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.269ns (27.552%)  route 0.708ns (72.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           0.708     0.977    C1/AR[0]
    SLICE_X113Y127       FDCE                                         f  C1/LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.981     2.348    C1/CLK
    SLICE_X113Y127       FDCE                                         r  C1/LED_reg[3]/C

Slack:                    inf
  Source:                 JE[0]
                            (input port)
  Destination:            C0/Aout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.314ns (28.516%)  route 0.786ns (71.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  JE[0] (IN)
                         net (fo=0)                   0.000     0.000    JE[0]
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  JE_IBUF[0]_inst/O
                         net (fo=3, routed)           0.786     1.100    C0/JE_IBUF[0]
    SLICE_X112Y124       FDRE                                         r  C0/Aout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.978     2.345    C0/CLK
    SLICE_X112Y124       FDRE                                         r  C0/Aout_reg/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/FSM_sequential_curState_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.269ns (22.628%)  route 0.921ns (77.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           0.921     1.190    C1/AR[0]
    SLICE_X103Y127       FDCE                                         f  C1/FSM_sequential_curState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.318    C1/CLK
    SLICE_X103Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[0]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/FSM_sequential_curState_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.269ns (22.628%)  route 0.921ns (77.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           0.921     1.190    C1/AR[0]
    SLICE_X102Y127       FDCE                                         f  C1/FSM_sequential_curState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.318    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[1]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/FSM_sequential_curState_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.269ns (22.628%)  route 0.921ns (77.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           0.921     1.190    C1/AR[0]
    SLICE_X102Y127       FDCE                                         f  C1/FSM_sequential_curState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.318    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[2]/C

Slack:                    inf
  Source:                 JE[2]
                            (input port)
  Destination:            C1/FSM_sequential_curState_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.269ns (22.628%)  route 0.921ns (77.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  JE[2] (IN)
                         net (fo=0)                   0.000     0.000    JE[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  JE_IBUF[2]_inst/O
                         net (fo=8, routed)           0.921     1.190    C1/AR[0]
    SLICE_X102Y127       FDCE                                         f  C1/FSM_sequential_curState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.318    C1/CLK
    SLICE_X102Y127       FDCE                                         r  C1/FSM_sequential_curState_reg[3]/C





