$date
	Mon Feb 03 09:16:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux41_udp_tb $end
$var wire 1 ! f $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module UDP $end
$var wire 1 ! f $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
1%
1$
0#
1"
1!
$end
