// Seed: 3988228406
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output logic id_5,
    input tri1 id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri1 id_9
);
  wire id_11;
  wire id_12;
  always @(negedge "" == 1)
    if (id_6) id_5 <= 1;
    else id_5 <= 1'b0;
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13
  );
  wire id_14;
  wire id_15;
endmodule
