// Seed: 2743399922
module module_0 (
    output wor id_0
    , id_11,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    input tri id_9
);
  wire id_12;
  assign module_1.id_5 = 0;
  final $clog2(21);
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4,
    input tri id_5,
    input supply0 id_6,
    input wor id_7,
    input tri0 id_8
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7,
      id_8,
      id_4,
      id_5,
      id_1,
      id_1,
      id_7,
      id_8
  );
endmodule
