#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  6 22:46:50 2024
# Process ID: 26076
# Current directory: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn
# Command line: vivado.exe -mode tcl -source script/create_prj.tcl
# Log file: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/vivado.log
# Journal file: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn\vivado.jou
#-----------------------------------------------------------
source script/create_prj.tcl
# set DESIGN_TOP hdmi_colorbar_top
# set XDC_FILE ./script/top.xdc
# create_project top -part xc7z020clg400-2
# read_xdc $XDC_FILE
# set_param general.maxThreads 8
# source ./script/read_src.tcl
## add_files ../src/video_driver.v
## add_files ../src/video_display.v
## add_files ../src/serializer_10_to_1.v
## add_files ../src/hdmi_colorbar_top.v
## add_files ../src/dvi_transmitter_top.v
## add_files ../src/asyn_rst_syn.v
# set_property top $DESIGN_TOP [current_fileset]
Vivado% start_gui
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {375} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {22.500} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {155.608} CONFIG.CLKOUT1_PHASE_ERROR {158.235} CONFIG.CLKOUT2_JITTER {117.790} CONFIG.CLKOUT2_PHASE_ERROR {158.235}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Sat Apr  6 22:54:13 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 22:56:59 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/synth_1/runme.log
[Sat Apr  6 22:56:59 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/runme.log
add_files -norecurse C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/dvi_encoder.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 22:59:48 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/synth_1/runme.log
[Sat Apr  6 22:59:48 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: hdmi_colorbar_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.570 ; gain = 111.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_colorbar_top' [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/hdmi_colorbar_top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/.Xil/Vivado-26076-LAPTOP-SC6EAKJG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/.Xil/Vivado-26076-LAPTOP-SC6EAKJG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'video_driver' [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/video_driver.v:24]
	Parameter H_SYNC bound to: 11'b00000101000 
	Parameter H_BACK bound to: 11'b00011011100 
	Parameter H_DISP bound to: 11'b10100000000 
	Parameter H_FRONT bound to: 11'b00001101110 
	Parameter H_TOTAL bound to: 11'b11001110010 
	Parameter V_SYNC bound to: 11'b00000000101 
	Parameter V_BACK bound to: 11'b00000010100 
	Parameter V_DISP bound to: 11'b01011010000 
	Parameter V_FRONT bound to: 11'b00000000101 
	Parameter V_TOTAL bound to: 11'b01011101110 
INFO: [Synth 8-256] done synthesizing module 'video_driver' (2#1) [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/video_driver.v:24]
INFO: [Synth 8-638] synthesizing module 'video_display' [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/video_display.v:23]
	Parameter H_DISP bound to: 11'b10100000000 
	Parameter V_DISP bound to: 11'b01011010000 
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000110000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
INFO: [Synth 8-256] done synthesizing module 'video_display' (3#1) [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/video_display.v:23]
INFO: [Synth 8-638] synthesizing module 'dvi_transmitter_top' [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/dvi_transmitter_top.v:23]
INFO: [Synth 8-638] synthesizing module 'asyn_rst_syn' [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/asyn_rst_syn.v:23]
INFO: [Synth 8-256] done synthesizing module 'asyn_rst_syn' (4#1) [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/asyn_rst_syn.v:23]
INFO: [Synth 8-638] synthesizing module 'dvi_encoder' [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/dvi_encoder.v:21]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'dvi_encoder' (5#1) [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/dvi_encoder.v:21]
INFO: [Synth 8-638] synthesizing module 'serializer_10_to_1' [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/serializer_10_to_1.v:25]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (6#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (6#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-256] done synthesizing module 'serializer_10_to_1' (7#1) [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/serializer_10_to_1.v:25]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (8#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'dvi_transmitter_top' (9#1) [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/dvi_transmitter_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'hdmi_colorbar_top' (10#1) [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/src/hdmi_colorbar_top.v:23]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[10]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[9]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[8]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[7]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[6]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[5]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[4]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[3]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[2]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[1]
WARNING: [Synth 8-3331] design video_display has unconnected port pixel_ypos[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1840.309 ; gain = 148.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1840.309 ; gain = 148.117
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_colorbar_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_colorbar_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/script/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/script/top.xdc:11]
Finished Parsing XDC File [C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/script/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2086.227 ; gain = 394.035
32 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2086.227 ; gain = 398.055
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 00:40:05 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr  7 00:40:05 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {750} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {15.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.CLKOUT1_JITTER {176.933} CONFIG.CLKOUT1_PHASE_ERROR {139.020} CONFIG.CLKOUT2_JITTER {134.087} CONFIG.CLKOUT2_PHASE_ERROR {139.020}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/clk_wiz_0_synth_1

launch_runs -jobs 8 clk_wiz_0_synth_1
[Sun Apr  7 01:01:21 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  7 01:03:26 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/synth_1/runme.log
[Sun Apr  7 01:03:26 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
close_project
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/code/zynq_pri/zynq_study/hdmi_output_test/rtl/syn/top.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr  7 01:07:50 2024...
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 01:07:56 2024...
