Simulator report for DE0_Default
Fri Nov 04 22:02:37 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 200.0 us     ;
; Simulation Netlist Size     ; 2672 nodes   ;
; Simulation Coverage         ;      48.00 % ;
; Total Number of Transitions ; 2739685      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C16F484C6 ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                           ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                                     ; Setting         ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Simulation mode                                                                            ; Timing          ; Timing        ;
; Start time                                                                                 ; 0 ns            ; 0 ns          ;
; Simulation results format                                                                  ; CVWF            ;               ;
; Vector input source                                                                        ; DE0_Default.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On              ; On            ;
; Check outputs                                                                              ; Off             ; Off           ;
; Report simulation coverage                                                                 ; On              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On              ; On            ;
; Display missing 1-value coverage report                                                    ; On              ; On            ;
; Display missing 0-value coverage report                                                    ; On              ; On            ;
; Detect setup and hold time violations                                                      ; Off             ; Off           ;
; Detect glitches                                                                            ; On              ; Off           ;
; Glitch interval                                                                            ; 1 ns            ; 1 ns          ;
; Disable timing delays in Timing Simulation                                                 ; Off             ; Off           ;
; Generate Signal Activity File                                                              ; Off             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off             ; Off           ;
; Group bus channels in simulation results                                                   ; Off             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto            ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport       ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport       ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      48.00 % ;
; Total nodes checked                                 ; 2672         ;
; Total output ports checked                          ; 3196         ;
; Total output ports with complete 1/0-value coverage ; 1534         ;
; Total output ports with no 1/0-value coverage       ; 1579         ;
; Total output ports with no 1-value coverage         ; 1617         ;
; Total output ports with no 0-value coverage         ; 1624         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                                         ; Output Port Name                                                                                                                                                                                                                      ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1                                                                                                      ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                              ; clk0             ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1                                                                                                      ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                              ; clk1             ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1                                                                                                      ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                              ; clk2             ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1                                                                                                      ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]                                                                                              ; clk3             ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1                                                                                                      ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[4]                                                                                              ; clk4             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a271                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a272                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a273                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a274                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a275                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a276                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a277                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a278                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a279                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a280                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a281                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a282                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a283                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a284                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a285                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a286                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a287                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                                 ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a15                                 ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a16                                 ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a17                                 ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a18                                 ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a19                                 ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a20                                 ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a21                                 ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a22                                 ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a23                                 ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a24                                 ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a25                                 ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a26                                 ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a27                                 ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a28                                 ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a29                                 ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a30                                 ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a31                                 ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a399                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a400                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a401                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a402                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a403                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a404                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a405                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a406                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a407                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a408                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a409                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a410                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a411                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a412                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a413                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a414                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a415                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a143                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a144                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a145                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a146                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a147                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a148                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a149                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a150                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a151                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a152                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a153                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a154                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a155                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a156                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a157                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a159                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a257                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a258                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a259                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a260                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a261                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a262                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a263                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a264                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a265                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a266                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a267                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a268                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a269                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a327                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a335                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a343                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a351                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                                  ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a1                                  ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a2                                  ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a3                                  ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a4                                  ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a5                                  ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6                                  ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a7                                  ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a8                                  ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a9                                  ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a10                                 ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a11                                 ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a12                                 ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a13                                 ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a71                                 ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a79                                 ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a87                                 ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a95                                 ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a386                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a387                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a388                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a389                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a390                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a391                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a392                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a393                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a394                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a395                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a396                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a397                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a455                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a463                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a471                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a479                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a129                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a130                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a132                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a133                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a134                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a135                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a136                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a137                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a138                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a139                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a140                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a141                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a199                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a207                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a215                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a223                                ; portbdataout17   ;
; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|pll1                                                                                                                                                 ; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                         ; clk0             ;
; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|pll1                                                                                                                                                 ; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                         ; clk1             ;
; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|pll1                                                                                                                             ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                     ; clk0             ;
; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|pll1                                                                                                                             ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                     ; clk1             ;
; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|pll1                                                                                                                             ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                     ; clk2             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT                                                                               ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10                                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10                                                                                   ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9~COUT                                                                                      ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10                                                                                      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10                                                                                          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita0                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita0~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita1                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita1                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita1                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita1~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita2                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita2                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita2                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita2~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita3                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita3                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita3                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita3~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a167                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a174                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a175                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a182                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a183                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a191                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a198                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a206                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a214                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a222                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a230                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a231                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a238                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a239                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a246                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a247                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a255                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                                 ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a39                                 ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a46                                 ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a47                                 ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a54                                 ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a55                                 ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a63                                 ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a70                                 ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a78                                 ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a86                                 ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a94                                 ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a102                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a103                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a110                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a111                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a118                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a119                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a127                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a423                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a430                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a431                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a438                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a439                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a447                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a454                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a462                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a470                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a478                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a486                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a487                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a494                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a495                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a502                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a503                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a511                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a295                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a302                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a303                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a310                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a311                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a319                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a326                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a334                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a342                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a350                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a358                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a359                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a366                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a367                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a374                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a375                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a383                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a300                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a301                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a309                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a317                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a318                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a325                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a332                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a333                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a340                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a341                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a349                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a357                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a364                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a365                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a373                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a381                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a382                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                                 ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a44                                 ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a45                                 ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a53                                 ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a61                                 ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a62                                 ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a69                                 ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a76                                 ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a77                                 ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a84                                 ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a85                                 ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a93                                 ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a101                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a108                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a109                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a117                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a125                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a126                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a428                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a429                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a437                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a445                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a446                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a453                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a460                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a461                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a468                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a469                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a477                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a485                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a492                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a493                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a501                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a509                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a510                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a172                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a173                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a181                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a189                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a190                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a197                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a204                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a205                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a212                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a213                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a221                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a229                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a236                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a237                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a245                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a253                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a254                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a164                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a171                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a179                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a180                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a187                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a188                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a195                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a196                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a203                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a211                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a219                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a220                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a228                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a235                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a243                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a244                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a252                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                                 ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a36                                 ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a43                                 ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a51                                 ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a52                                 ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a59                                 ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a60                                 ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a67                                 ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a68                                 ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a75                                 ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a83                                 ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a91                                 ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a92                                 ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a100                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a107                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a115                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a116                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a124                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a420                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a427                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a435                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a436                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a443                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a444                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a451                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a452                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a459                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a467                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a475                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a476                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a484                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a491                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a499                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a500                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a508                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a292                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a299                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a307                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a308                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a315                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a316                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a323                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a324                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a331                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a339                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a347                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a348                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a356                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a363                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a371                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a372                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a380                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a162                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a169                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a170                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a177                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a178                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a185                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a186                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a194                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a202                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a210                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a218                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a226                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a227                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a234                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a242                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a250                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a251                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                                 ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a34                                 ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a41                                 ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a42                                 ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a49                                 ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a50                                 ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a57                                 ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a58                                 ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a66                                 ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a74                                 ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a82                                 ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a90                                 ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a98                                 ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a99                                 ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a106                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a114                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a122                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a123                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a418                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a425                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a426                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a433                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a434                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a441                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a442                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a450                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a458                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a466                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a474                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a482                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a483                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a490                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a498                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a506                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a507                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a290                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a297                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a298                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a305                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a306                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a313                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a314                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a322                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a330                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a338                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a346                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a354                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a355                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a362                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a370                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a378                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a379                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a168                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a176                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a184                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a192                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a193                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a200                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a201                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a208                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a209                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a217                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a224                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a225                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a232                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a233                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a240                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a241                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a249                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                                 ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a40                                 ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a48                                 ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a56                                 ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a64                                 ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a65                                 ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a72                                 ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a73                                 ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a80                                 ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a81                                 ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a89                                 ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a96                                 ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a97                                 ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a104                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a105                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a112                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a113                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a121                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a424                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a432                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a440                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a448                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a449                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a456                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a457                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a464                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a465                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a473                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a480                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a481                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a488                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a489                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a496                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a497                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a505                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a296                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a304                                ; portbdataout2    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a312                                ; portbdataout3    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a320                                ; portbdataout4    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a321                                ; portbdataout5    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a328                                ; portbdataout6    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a329                                ; portbdataout7    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a336                                ; portbdataout8    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a337                                ; portbdataout9    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a345                                ; portbdataout10   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a352                                ; portbdataout11   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a353                                ; portbdataout12   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a360                                ; portbdataout13   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a361                                ; portbdataout14   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a368                                ; portbdataout15   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a369                                ; portbdataout16   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a377                                ; portbdataout17   ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a248                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a88                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a88                                 ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a88                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a120                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a472                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a472                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a472                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a504                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344                                ; portbdataout0    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a376                                ; portbdataout1    ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8~COUT                                                                                  ; cout             ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita9                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita9                                                                                       ; combout          ;
; |Block1|core:inst14|ClrFIFO~_Duplicate_1                                                                                                                                                                                          ; |Block1|core:inst14|ClrFIFO~_Duplicate_1                                                                                                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]                      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]                      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[31]~0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[31]~0                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[31]~1            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[31]~1                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[29]~4            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[29]~4                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[29]~5            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[29]~5                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[28]~6            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[28]~6                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[28]~7            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[28]~7                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[27]~8            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[27]~8                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[27]~9            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[27]~9                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[26]~10           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[26]~10               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[26]~11           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[26]~11               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[25]~12           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[25]~12               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[25]~13           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[25]~13               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[24]~14           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[24]~14               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[24]~15           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[24]~15               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[23]~16           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[23]~16               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[23]~17           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[23]~17               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[22]~18           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[22]~18               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[22]~19           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[22]~19               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[21]~20           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[21]~20               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[21]~21           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[21]~21               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[20]~22           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[20]~22               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[20]~23           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[20]~23               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[19]~24           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[19]~24               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[19]~25           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[19]~25               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[18]~26           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[18]~26               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[18]~27           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[18]~27               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[17]~28           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[17]~28               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[17]~29           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[17]~29               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[16]~30           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[16]~30               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[16]~31           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[16]~31               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[15]~32           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[15]~32               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[15]~33           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[15]~33               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[14]~34           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[14]~34               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[14]~35           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[14]~35               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[13]~36           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[13]~36               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[13]~37           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[13]~37               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[12]~38           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[12]~38               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[12]~39           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[12]~39               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[11]~40           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[11]~40               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[11]~41           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[11]~41               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[10]~42           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[10]~42               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[10]~43           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[10]~43               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[9]~44            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[9]~44                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[9]~45            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[9]~45                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[8]~46            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[8]~46                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[8]~47            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[8]~47                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[7]~48            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[7]~48                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[7]~49            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[7]~49                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[6]~50            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[6]~50                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[6]~51            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[6]~51                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[5]~52            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[5]~52                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[5]~53            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[5]~53                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[4]~54            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[4]~54                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[4]~55            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[4]~55                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[3]~56            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[3]~56                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[3]~57            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[3]~57                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[2]~58            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[2]~58                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[2]~59            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[2]~59                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[0]~62            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[0]~62                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[0]~63            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[0]~63                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                                                                      ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1                                                                       ; q                ;
; |Block1|OutputController:inst13|LessThan1~0                                                                                                                                                                                       ; |Block1|OutputController:inst13|LessThan1~0                                                                                                                                                                                           ; combout          ;
; |Block1|RandomSeq:inst8|TestOutput:inst4|Allout[12]                                                                                                                                                                               ; |Block1|RandomSeq:inst8|TestOutput:inst4|Allout[12]                                                                                                                                                                                   ; combout          ;
; |Block1|core:inst14|always3~0                                                                                                                                                                                                     ; |Block1|core:inst14|always3~0                                                                                                                                                                                                         ; combout          ;
; |Block1|core:inst14|always2~0                                                                                                                                                                                                     ; |Block1|core:inst14|always2~0                                                                                                                                                                                                         ; combout          ;
; |Block1|core:inst14|always2~1                                                                                                                                                                                                     ; |Block1|core:inst14|always2~1                                                                                                                                                                                                         ; combout          ;
; |Block1|core:inst14|always4~0                                                                                                                                                                                                     ; |Block1|core:inst14|always4~0                                                                                                                                                                                                         ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]                                                                                      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]                                                                                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4271w[2]~0      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4271w[2]~0          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0                                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0                                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~1                                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~1                                                                                                           ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                                                       ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                                                                   ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[0]~0                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[0]~0                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[1]~1                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[1]~1                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[2]~2                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[2]~2                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[3]~3                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[3]~3                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[4]~4                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[4]~4                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[5]~5                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[5]~5                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[6]~6                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[6]~6                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[7]~7                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[7]~7                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[8]~8                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[8]~8                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4250w[2]~0      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4250w[2]~0          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[0]                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[0]                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4279w[2]~0      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4279w[2]~0          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4263w[2]~0      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4263w[2]~0          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[1]                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[1]                              ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                                                                                                                                                  ; q                ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|core:inst14|always2~2                                                                                                                                                                                                     ; |Block1|core:inst14|always2~2                                                                                                                                                                                                         ; combout          ;
; |Block1|core:inst14|Mux4~1                                                                                                                                                                                                        ; |Block1|core:inst14|Mux4~1                                                                                                                                                                                                            ; combout          ;
; |Block1|core:inst14|Add0~0                                                                                                                                                                                                        ; |Block1|core:inst14|Add0~0                                                                                                                                                                                                            ; combout          ;
; |Block1|core:inst14|Add0~1                                                                                                                                                                                                        ; |Block1|core:inst14|Add0~1                                                                                                                                                                                                            ; combout          ;
; |Block1|core:inst14|Mux4~2                                                                                                                                                                                                        ; |Block1|core:inst14|Mux4~2                                                                                                                                                                                                            ; combout          ;
; |Block1|core:inst14|state[1]~0                                                                                                                                                                                                    ; |Block1|core:inst14|state[1]~0                                                                                                                                                                                                        ; combout          ;
; |Block1|core:inst14|state[1]~1                                                                                                                                                                                                    ; |Block1|core:inst14|state[1]~1                                                                                                                                                                                                        ; combout          ;
; |Block1|core:inst14|state[2]~2                                                                                                                                                                                                    ; |Block1|core:inst14|state[2]~2                                                                                                                                                                                                        ; combout          ;
; |Block1|core:inst14|state[2]~3                                                                                                                                                                                                    ; |Block1|core:inst14|state[2]~3                                                                                                                                                                                                        ; combout          ;
; |Block1|core:inst14|state[2]~4                                                                                                                                                                                                    ; |Block1|core:inst14|state[2]~4                                                                                                                                                                                                        ; combout          ;
; |Block1|core:inst14|state[1]~5                                                                                                                                                                                                    ; |Block1|core:inst14|state[1]~5                                                                                                                                                                                                        ; combout          ;
; |Block1|CLKD16:inst5|CLKout                                                                                                                                                                                                       ; |Block1|CLKD16:inst5|CLKout                                                                                                                                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3                                                                                                                      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3                                                                                                                          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4                                                                                                                      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4                                                                                                                          ; combout          ;
; |Block1|AllStore:inst2|21mux:inst16|5                                                                                                                                                                                             ; |Block1|AllStore:inst2|21mux:inst16|5                                                                                                                                                                                                 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~1                                                                                                                                     ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~1                                                                                                                                         ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~3                                                                                                                                     ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~3                                                                                                                                         ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_1~0                                                                                                        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_1~0                                                                                                            ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~6                                                                                                                      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~6                                                                                                                          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[9]~9                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[9]~9                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                                                                       ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                                                                             ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[10]~10                                                                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[10]~10                                                                                                      ; combout          ;
; |Block1|core:inst14|timecalc[3]~3                                                                                                                                                                                                 ; |Block1|core:inst14|timecalc[3]~3                                                                                                                                                                                                     ; combout          ;
; |Block1|core:inst14|timecalc[3]~4                                                                                                                                                                                                 ; |Block1|core:inst14|timecalc[3]~4                                                                                                                                                                                                     ; combout          ;
; |Block1|core:inst14|Mux2~0                                                                                                                                                                                                        ; |Block1|core:inst14|Mux2~0                                                                                                                                                                                                            ; combout          ;
; |Block1|core:inst14|Mux1~0                                                                                                                                                                                                        ; |Block1|core:inst14|Mux1~0                                                                                                                                                                                                            ; combout          ;
; |Block1|CLKD16:inst5|step[2]                                                                                                                                                                                                      ; |Block1|CLKD16:inst5|step[2]                                                                                                                                                                                                          ; q                ;
; |Block1|CLKD16:inst5|step[0]                                                                                                                                                                                                      ; |Block1|CLKD16:inst5|step[0]                                                                                                                                                                                                          ; q                ;
; |Block1|CLKD16:inst5|step[1]                                                                                                                                                                                                      ; |Block1|CLKD16:inst5|step[1]                                                                                                                                                                                                          ; q                ;
; |Block1|CLKD16:inst5|CLKout~0                                                                                                                                                                                                     ; |Block1|CLKD16:inst5|CLKout~0                                                                                                                                                                                                         ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri~0                                                                                                                                                                               ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri~0                                                                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]                                                                                                                                                                                  ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri~0                                                                                                                                                                               ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri~0                                                                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]                                                                                                                                                                                  ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri~0                                                                                                                                                                               ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri~0                                                                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]                                                                                                                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri~0                                                                                                                                                                              ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri~0                                                                                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]                                                                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]                                                                                                                                                                                ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri~0                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri~0                                                                                                                                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]                                                                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]                                                                                                                                                                                ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri~0                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri~0                                                                                                                                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]                                                                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]                                                                                                                                                                                ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri~0                                                                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri~0                                                                                                                                                                                 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[87]~64           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[87]~64               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[87]~65           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[87]~65               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[79]~66           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[79]~66               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[79]~67           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[79]~67               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[71]~68           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[71]~68               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[71]~69           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[71]~69               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[95]~70           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[95]~70               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[95]~71           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[95]~71               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[47]~72           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[47]~72               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[47]~73           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[47]~73               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[55]~74           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[55]~74               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[55]~75           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[55]~75               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[39]~76           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[39]~76               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[39]~77           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[39]~77               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[63]~78           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[63]~78               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[63]~79           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[63]~79               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[111]~80          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[111]~80              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[111]~81          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[111]~81              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[119]~82          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[119]~82              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[119]~83          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[119]~83              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[103]~84          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[103]~84              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[103]~85          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[103]~85              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[127]~86          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[127]~86              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[127]~87          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[127]~87              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~21                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~21                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~22                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~22                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|always2~2                                                                                                                                                                                         ; |Block1|OutputController:inst13|always2~2                                                                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~24                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~24                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~25                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~25                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~27                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~27                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~28                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~28                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~30                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~30                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~31                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~31                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~33                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~33                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~34                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~34                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~36                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~36                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~37                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~37                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~39                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~39                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~40                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~40                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~42                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~42                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~43                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~43                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~45                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~45                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~46                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~46                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~48                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~48                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~49                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~49                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~51                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~51                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~52                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~52                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~54                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~54                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~55                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~55                                                                                                                                                                                            ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[53]~88           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[53]~88               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[53]~89           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[53]~89               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[45]~90           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[45]~90               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[45]~91           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[45]~91               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[37]~92           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[37]~92               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[37]~93           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[37]~93               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[61]~94           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[61]~94               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[61]~95           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[61]~95               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[77]~96           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[77]~96               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[77]~97           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[77]~97               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[85]~98           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[85]~98               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[85]~99           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[85]~99               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[69]~100          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[69]~100              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[69]~101          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[69]~101              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[93]~102          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[93]~102              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[93]~103          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[93]~103              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[117]~104         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[117]~104             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[117]~105         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[117]~105             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[109]~106         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[109]~106             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[109]~107         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[109]~107             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[101]~108         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[101]~108             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[101]~109         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[101]~109             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[125]~110         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[125]~110             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[125]~111         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[125]~111             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~57                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~57                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~58                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~58                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~60                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~60                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~61                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~61                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~63                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~63                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~64                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~64                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~66                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~66                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~67                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~67                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~69                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~69                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~70                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~70                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~72                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~72                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~73                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~73                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~75                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~75                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~76                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~76                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~78                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~78                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~79                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~79                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~81                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~81                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~82                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~82                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~84                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~84                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~85                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~85                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~87                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~87                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~88                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~88                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~90                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~90                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~91                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~91                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~93                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~93                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~94                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~94                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~96                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~96                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~97                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~97                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~99                                                                                                                                                                                        ; |Block1|OutputController:inst13|tDataIn~99                                                                                                                                                                                            ; combout          ;
; |Block1|OutputController:inst13|tDataIn~100                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~100                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~102                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~102                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~103                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~103                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~105                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~105                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~106                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~106                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~108                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~108                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~109                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~109                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~111                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~111                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~112                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~112                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~114                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~114                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~115                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~115                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~117                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~117                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~118                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~118                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~120                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~120                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~121                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~121                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~123                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~123                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~124                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~124                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~126                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~126                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~127                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~127                                                                                                                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[50]~112          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[50]~112              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[50]~113          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[50]~113              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[82]~114          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[82]~114              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[82]~115          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[82]~115              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[114]~116         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[114]~116             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[114]~117         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[114]~117             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[74]~118          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[74]~118              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[74]~119          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[74]~119              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[42]~120          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[42]~120              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[42]~121          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[42]~121              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[106]~122         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[106]~122             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[106]~123         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[106]~123             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[34]~124          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[34]~124              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[34]~125          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[34]~125              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[66]~126          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[66]~126              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[66]~127          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[66]~127              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[98]~128          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[98]~128              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[98]~129          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[98]~129              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[90]~130          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[90]~130              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[90]~131          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[90]~131              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[58]~132          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[58]~132              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[58]~133          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[58]~133              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[122]~134         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[122]~134             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[122]~135         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[122]~135             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~129                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~129                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~130                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~130                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~132                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~132                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~133                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~133                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~135                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~135                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~136                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~136                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~138                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~138                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~139                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~139                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~141                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~141                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~142                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~142                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~144                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~144                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~145                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~145                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~147                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~147                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~148                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~148                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~150                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~150                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~151                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~151                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~153                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~153                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~154                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~154                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~156                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~156                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~157                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~157                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~159                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~159                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~160                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~160                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~162                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~162                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~163                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~163                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~165                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~165                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~166                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~166                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~168                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~168                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~169                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~169                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~171                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~171                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~172                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~172                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~174                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~174                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~175                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~175                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~177                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~177                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~178                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~178                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~180                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~180                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~181                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~181                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~183                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~183                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~184                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~184                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~186                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~186                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~187                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~187                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~189                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~189                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~190                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~190                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~192                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~192                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~193                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~193                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~195                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~195                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~196                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~196                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~198                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~198                                                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~199                                                                                                                                                                                       ; |Block1|OutputController:inst13|tDataIn~199                                                                                                                                                                                           ; combout          ;
; |Block1|CLKD16:inst5|Add0~0                                                                                                                                                                                                       ; |Block1|CLKD16:inst5|Add0~0                                                                                                                                                                                                           ; combout          ;
; |Block1|CLKD16:inst5|Add0~1                                                                                                                                                                                                       ; |Block1|CLKD16:inst5|Add0~1                                                                                                                                                                                                           ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                      ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                          ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                     ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                         ; q                ;
; |Block1|core:inst14|timecalc[3]~5                                                                                                                                                                                                 ; |Block1|core:inst14|timecalc[3]~5                                                                                                                                                                                                     ; combout          ;
; |Block1|CLKD16:inst5|step[0]~0                                                                                                                                                                                                    ; |Block1|CLKD16:inst5|step[0]~0                                                                                                                                                                                                        ; combout          ;
; |Block1|CLKP0~output                                                                                                                                                                                                              ; |Block1|CLKP0~output                                                                                                                                                                                                                  ; o                ;
; |Block1|CLKP0                                                                                                                                                                                                                     ; |Block1|CLKP0                                                                                                                                                                                                                         ; padout           ;
; |Block1|CLKP1~output                                                                                                                                                                                                              ; |Block1|CLKP1~output                                                                                                                                                                                                                  ; o                ;
; |Block1|CLKP1                                                                                                                                                                                                                     ; |Block1|CLKP1                                                                                                                                                                                                                         ; padout           ;
; |Block1|CLKD4P0~output                                                                                                                                                                                                            ; |Block1|CLKD4P0~output                                                                                                                                                                                                                ; o                ;
; |Block1|CLKD4P0                                                                                                                                                                                                                   ; |Block1|CLKD4P0                                                                                                                                                                                                                       ; padout           ;
; |Block1|CLKD4P1~output                                                                                                                                                                                                            ; |Block1|CLKD4P1~output                                                                                                                                                                                                                ; o                ;
; |Block1|CLKD4P1                                                                                                                                                                                                                   ; |Block1|CLKD4P1                                                                                                                                                                                                                       ; padout           ;
; |Block1|aclr~output                                                                                                                                                                                                               ; |Block1|aclr~output                                                                                                                                                                                                                   ; o                ;
; |Block1|aclr                                                                                                                                                                                                                      ; |Block1|aclr                                                                                                                                                                                                                          ; padout           ;
; |Block1|SOUT[31]~output                                                                                                                                                                                                           ; |Block1|SOUT[31]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[31]                                                                                                                                                                                                                  ; |Block1|SOUT[31]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[30]~output                                                                                                                                                                                                           ; |Block1|SOUT[30]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[30]                                                                                                                                                                                                                  ; |Block1|SOUT[30]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[29]~output                                                                                                                                                                                                           ; |Block1|SOUT[29]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[29]                                                                                                                                                                                                                  ; |Block1|SOUT[29]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[28]~output                                                                                                                                                                                                           ; |Block1|SOUT[28]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[28]                                                                                                                                                                                                                  ; |Block1|SOUT[28]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[27]~output                                                                                                                                                                                                           ; |Block1|SOUT[27]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[27]                                                                                                                                                                                                                  ; |Block1|SOUT[27]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[26]~output                                                                                                                                                                                                           ; |Block1|SOUT[26]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[26]                                                                                                                                                                                                                  ; |Block1|SOUT[26]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[25]~output                                                                                                                                                                                                           ; |Block1|SOUT[25]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[25]                                                                                                                                                                                                                  ; |Block1|SOUT[25]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[24]~output                                                                                                                                                                                                           ; |Block1|SOUT[24]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[24]                                                                                                                                                                                                                  ; |Block1|SOUT[24]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[23]~output                                                                                                                                                                                                           ; |Block1|SOUT[23]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[23]                                                                                                                                                                                                                  ; |Block1|SOUT[23]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[22]~output                                                                                                                                                                                                           ; |Block1|SOUT[22]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[22]                                                                                                                                                                                                                  ; |Block1|SOUT[22]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[21]~output                                                                                                                                                                                                           ; |Block1|SOUT[21]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[21]                                                                                                                                                                                                                  ; |Block1|SOUT[21]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[20]~output                                                                                                                                                                                                           ; |Block1|SOUT[20]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[20]                                                                                                                                                                                                                  ; |Block1|SOUT[20]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[19]~output                                                                                                                                                                                                           ; |Block1|SOUT[19]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[19]                                                                                                                                                                                                                  ; |Block1|SOUT[19]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[18]~output                                                                                                                                                                                                           ; |Block1|SOUT[18]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[18]                                                                                                                                                                                                                  ; |Block1|SOUT[18]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[17]~output                                                                                                                                                                                                           ; |Block1|SOUT[17]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[17]                                                                                                                                                                                                                  ; |Block1|SOUT[17]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[16]~output                                                                                                                                                                                                           ; |Block1|SOUT[16]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[16]                                                                                                                                                                                                                  ; |Block1|SOUT[16]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[15]~output                                                                                                                                                                                                           ; |Block1|SOUT[15]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[15]                                                                                                                                                                                                                  ; |Block1|SOUT[15]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[14]~output                                                                                                                                                                                                           ; |Block1|SOUT[14]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[14]                                                                                                                                                                                                                  ; |Block1|SOUT[14]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[13]~output                                                                                                                                                                                                           ; |Block1|SOUT[13]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[13]                                                                                                                                                                                                                  ; |Block1|SOUT[13]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[12]~output                                                                                                                                                                                                           ; |Block1|SOUT[12]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[12]                                                                                                                                                                                                                  ; |Block1|SOUT[12]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[11]~output                                                                                                                                                                                                           ; |Block1|SOUT[11]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[11]                                                                                                                                                                                                                  ; |Block1|SOUT[11]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[10]~output                                                                                                                                                                                                           ; |Block1|SOUT[10]~output                                                                                                                                                                                                               ; o                ;
; |Block1|SOUT[10]                                                                                                                                                                                                                  ; |Block1|SOUT[10]                                                                                                                                                                                                                      ; padout           ;
; |Block1|SOUT[9]~output                                                                                                                                                                                                            ; |Block1|SOUT[9]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[9]                                                                                                                                                                                                                   ; |Block1|SOUT[9]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[8]~output                                                                                                                                                                                                            ; |Block1|SOUT[8]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[8]                                                                                                                                                                                                                   ; |Block1|SOUT[8]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[7]~output                                                                                                                                                                                                            ; |Block1|SOUT[7]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[7]                                                                                                                                                                                                                   ; |Block1|SOUT[7]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[6]~output                                                                                                                                                                                                            ; |Block1|SOUT[6]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[6]                                                                                                                                                                                                                   ; |Block1|SOUT[6]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[5]~output                                                                                                                                                                                                            ; |Block1|SOUT[5]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[5]                                                                                                                                                                                                                   ; |Block1|SOUT[5]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[4]~output                                                                                                                                                                                                            ; |Block1|SOUT[4]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[4]                                                                                                                                                                                                                   ; |Block1|SOUT[4]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[3]~output                                                                                                                                                                                                            ; |Block1|SOUT[3]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[3]                                                                                                                                                                                                                   ; |Block1|SOUT[3]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[2]~output                                                                                                                                                                                                            ; |Block1|SOUT[2]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[2]                                                                                                                                                                                                                   ; |Block1|SOUT[2]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[1]~output                                                                                                                                                                                                            ; |Block1|SOUT[1]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[1]                                                                                                                                                                                                                   ; |Block1|SOUT[1]                                                                                                                                                                                                                       ; padout           ;
; |Block1|SOUT[0]~output                                                                                                                                                                                                            ; |Block1|SOUT[0]~output                                                                                                                                                                                                                ; o                ;
; |Block1|SOUT[0]                                                                                                                                                                                                                   ; |Block1|SOUT[0]                                                                                                                                                                                                                       ; padout           ;
; |Block1|Wrusedw0[10]~output                                                                                                                                                                                                       ; |Block1|Wrusedw0[10]~output                                                                                                                                                                                                           ; o                ;
; |Block1|Wrusedw0[10]                                                                                                                                                                                                              ; |Block1|Wrusedw0[10]                                                                                                                                                                                                                  ; padout           ;
; |Block1|Wrusedw0[9]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[9]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[9]                                                                                                                                                                                                               ; |Block1|Wrusedw0[9]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[8]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[8]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[8]                                                                                                                                                                                                               ; |Block1|Wrusedw0[8]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[7]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[7]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[7]                                                                                                                                                                                                               ; |Block1|Wrusedw0[7]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[6]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[6]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[6]                                                                                                                                                                                                               ; |Block1|Wrusedw0[6]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[5]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[5]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[5]                                                                                                                                                                                                               ; |Block1|Wrusedw0[5]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[4]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[4]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[4]                                                                                                                                                                                                               ; |Block1|Wrusedw0[4]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[3]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[3]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[3]                                                                                                                                                                                                               ; |Block1|Wrusedw0[3]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[2]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[2]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[2]                                                                                                                                                                                                               ; |Block1|Wrusedw0[2]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[1]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[1]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[1]                                                                                                                                                                                                               ; |Block1|Wrusedw0[1]                                                                                                                                                                                                                   ; padout           ;
; |Block1|Wrusedw0[0]~output                                                                                                                                                                                                        ; |Block1|Wrusedw0[0]~output                                                                                                                                                                                                            ; o                ;
; |Block1|Wrusedw0[0]                                                                                                                                                                                                               ; |Block1|Wrusedw0[0]                                                                                                                                                                                                                   ; padout           ;
; |Block1|OPC_FinishRD~output                                                                                                                                                                                                       ; |Block1|OPC_FinishRD~output                                                                                                                                                                                                           ; o                ;
; |Block1|OPC_FinishRD                                                                                                                                                                                                              ; |Block1|OPC_FinishRD                                                                                                                                                                                                                  ; padout           ;
; |Block1|CLKUN~output                                                                                                                                                                                                              ; |Block1|CLKUN~output                                                                                                                                                                                                                  ; o                ;
; |Block1|CLKUN                                                                                                                                                                                                                     ; |Block1|CLKUN                                                                                                                                                                                                                         ; padout           ;
; |Block1|TestOut[15]~output                                                                                                                                                                                                        ; |Block1|TestOut[15]~output                                                                                                                                                                                                            ; o                ;
; |Block1|TestOut[15]                                                                                                                                                                                                               ; |Block1|TestOut[15]                                                                                                                                                                                                                   ; padout           ;
; |Block1|TestOut[14]~output                                                                                                                                                                                                        ; |Block1|TestOut[14]~output                                                                                                                                                                                                            ; o                ;
; |Block1|TestOut[14]                                                                                                                                                                                                               ; |Block1|TestOut[14]                                                                                                                                                                                                                   ; padout           ;
; |Block1|TestOut[13]~output                                                                                                                                                                                                        ; |Block1|TestOut[13]~output                                                                                                                                                                                                            ; o                ;
; |Block1|TestOut[13]                                                                                                                                                                                                               ; |Block1|TestOut[13]                                                                                                                                                                                                                   ; padout           ;
; |Block1|TestOut[12]~output                                                                                                                                                                                                        ; |Block1|TestOut[12]~output                                                                                                                                                                                                            ; o                ;
; |Block1|TestOut[12]                                                                                                                                                                                                               ; |Block1|TestOut[12]                                                                                                                                                                                                                   ; padout           ;
; |Block1|TestOut[11]~output                                                                                                                                                                                                        ; |Block1|TestOut[11]~output                                                                                                                                                                                                            ; o                ;
; |Block1|TestOut[11]                                                                                                                                                                                                               ; |Block1|TestOut[11]                                                                                                                                                                                                                   ; padout           ;
; |Block1|TestOut[10]~output                                                                                                                                                                                                        ; |Block1|TestOut[10]~output                                                                                                                                                                                                            ; o                ;
; |Block1|TestOut[10]                                                                                                                                                                                                               ; |Block1|TestOut[10]                                                                                                                                                                                                                   ; padout           ;
; |Block1|TestOut[9]~output                                                                                                                                                                                                         ; |Block1|TestOut[9]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[9]                                                                                                                                                                                                                ; |Block1|TestOut[9]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[8]~output                                                                                                                                                                                                         ; |Block1|TestOut[8]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[8]                                                                                                                                                                                                                ; |Block1|TestOut[8]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[7]~output                                                                                                                                                                                                         ; |Block1|TestOut[7]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[7]                                                                                                                                                                                                                ; |Block1|TestOut[7]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[6]~output                                                                                                                                                                                                         ; |Block1|TestOut[6]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[6]                                                                                                                                                                                                                ; |Block1|TestOut[6]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[5]~output                                                                                                                                                                                                         ; |Block1|TestOut[5]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[5]                                                                                                                                                                                                                ; |Block1|TestOut[5]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[4]~output                                                                                                                                                                                                         ; |Block1|TestOut[4]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[4]                                                                                                                                                                                                                ; |Block1|TestOut[4]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[3]~output                                                                                                                                                                                                         ; |Block1|TestOut[3]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[3]                                                                                                                                                                                                                ; |Block1|TestOut[3]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[2]~output                                                                                                                                                                                                         ; |Block1|TestOut[2]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[2]                                                                                                                                                                                                                ; |Block1|TestOut[2]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[1]~output                                                                                                                                                                                                         ; |Block1|TestOut[1]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[1]                                                                                                                                                                                                                ; |Block1|TestOut[1]                                                                                                                                                                                                                    ; padout           ;
; |Block1|TestOut[0]~output                                                                                                                                                                                                         ; |Block1|TestOut[0]~output                                                                                                                                                                                                             ; o                ;
; |Block1|TestOut[0]                                                                                                                                                                                                                ; |Block1|TestOut[0]                                                                                                                                                                                                                    ; padout           ;
; |Block1|CLKIN~input                                                                                                                                                                                                               ; |Block1|CLKIN~input                                                                                                                                                                                                                   ; o                ;
; |Block1|CLKIN                                                                                                                                                                                                                     ; |Block1|CLKIN                                                                                                                                                                                                                         ; padout           ;
; |Block1|Reload2~input                                                                                                                                                                                                             ; |Block1|Reload2~input                                                                                                                                                                                                                 ; o                ;
; |Block1|Reload2                                                                                                                                                                                                                   ; |Block1|Reload2                                                                                                                                                                                                                       ; padout           ;
; |Block1|Xin[3]~input                                                                                                                                                                                                              ; |Block1|Xin[3]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[3]                                                                                                                                                                                                                    ; |Block1|Xin[3]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[1]~input                                                                                                                                                                                                              ; |Block1|Xin[1]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[1]                                                                                                                                                                                                                    ; |Block1|Xin[1]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[2]~input                                                                                                                                                                                                              ; |Block1|Xin[2]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[2]                                                                                                                                                                                                                    ; |Block1|Xin[2]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[0]~input                                                                                                                                                                                                              ; |Block1|Xin[0]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[0]                                                                                                                                                                                                                    ; |Block1|Xin[0]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[4]~input                                                                                                                                                                                                              ; |Block1|Xin[4]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[4]                                                                                                                                                                                                                    ; |Block1|Xin[4]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[5]~input                                                                                                                                                                                                              ; |Block1|Xin[5]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[5]                                                                                                                                                                                                                    ; |Block1|Xin[5]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[6]~input                                                                                                                                                                                                              ; |Block1|Xin[6]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[6]                                                                                                                                                                                                                    ; |Block1|Xin[6]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[7]~input                                                                                                                                                                                                              ; |Block1|Xin[7]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[7]                                                                                                                                                                                                                    ; |Block1|Xin[7]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[8]~input                                                                                                                                                                                                              ; |Block1|Xin[8]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[8]                                                                                                                                                                                                                    ; |Block1|Xin[8]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[9]~input                                                                                                                                                                                                              ; |Block1|Xin[9]~input                                                                                                                                                                                                                  ; o                ;
; |Block1|Xin[9]                                                                                                                                                                                                                    ; |Block1|Xin[9]                                                                                                                                                                                                                        ; padout           ;
; |Block1|Xin[10]~input                                                                                                                                                                                                             ; |Block1|Xin[10]~input                                                                                                                                                                                                                 ; o                ;
; |Block1|Xin[10]                                                                                                                                                                                                                   ; |Block1|Xin[10]                                                                                                                                                                                                                       ; padout           ;
; |Block1|Xin[11]~input                                                                                                                                                                                                             ; |Block1|Xin[11]~input                                                                                                                                                                                                                 ; o                ;
; |Block1|Xin[11]                                                                                                                                                                                                                   ; |Block1|Xin[11]                                                                                                                                                                                                                       ; padout           ;
; |Block1|Xin[12]~input                                                                                                                                                                                                             ; |Block1|Xin[12]~input                                                                                                                                                                                                                 ; o                ;
; |Block1|Xin[12]                                                                                                                                                                                                                   ; |Block1|Xin[12]                                                                                                                                                                                                                       ; padout           ;
; |Block1|Xin[13]~input                                                                                                                                                                                                             ; |Block1|Xin[13]~input                                                                                                                                                                                                                 ; o                ;
; |Block1|Xin[13]                                                                                                                                                                                                                   ; |Block1|Xin[13]                                                                                                                                                                                                                       ; padout           ;
; |Block1|Xin[14]~input                                                                                                                                                                                                             ; |Block1|Xin[14]~input                                                                                                                                                                                                                 ; o                ;
; |Block1|Xin[14]                                                                                                                                                                                                                   ; |Block1|Xin[14]                                                                                                                                                                                                                       ; padout           ;
; |Block1|Xin[15]~input                                                                                                                                                                                                             ; |Block1|Xin[15]~input                                                                                                                                                                                                                 ; o                ;
; |Block1|Xin[15]                                                                                                                                                                                                                   ; |Block1|Xin[15]                                                                                                                                                                                                                       ; padout           ;
; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                             ; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                 ; outclk           ;
; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                             ; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                 ; outclk           ;
; |Block1|AllStore:inst2|21mux:inst16|5~clkctrl                                                                                                                                                                                     ; |Block1|AllStore:inst2|21mux:inst16|5~clkctrl                                                                                                                                                                                         ; outclk           ;
; |Block1|CLKD16:inst5|CLKout~clkctrl                                                                                                                                                                                               ; |Block1|CLKD16:inst5|CLKout~clkctrl                                                                                                                                                                                                   ; outclk           ;
; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl                                                                                                         ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl                                                                                                             ; outclk           ;
; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                         ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                             ; outclk           ;
; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                         ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                             ; outclk           ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl                                                                                  ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl                                                                                      ; outclk           ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl                                                                                  ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl                                                                                      ; outclk           ;
; |Block1|CLKUN~outputclkctrl_e                                                                                                                                                                                                     ; |Block1|CLKUN~outputclkctrl_e                                                                                                                                                                                                         ; outclk           ;
; |Block1|CLKIN~inputclkctrl                                                                                                                                                                                                        ; |Block1|CLKIN~inputclkctrl                                                                                                                                                                                                            ; outclk           ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                  ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                      ; outclk           ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                  ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                      ; outclk           ;
; |Block1|core:inst14|ClrFIFO                                                                                                                                                                                                       ; |Block1|core:inst14|ClrFIFO                                                                                                                                                                                                           ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                                   ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a287~RAM_ENABLE_AND             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a287~RAM_ENABLE_AND                 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a31~RAM_ENABLE_AND              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a31~RAM_ENABLE_AND                  ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a415~RAM_ENABLE_AND             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a415~RAM_ENABLE_AND                 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a159~RAM_ENABLE_AND             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a159~RAM_ENABLE_AND                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_NEW_REG2                                                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_OTERM3                                                                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_NEW_REG8                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_OTERM9                                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_NEW_REG14                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_OTERM15                                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_NEW_REG20                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_OTERM21                                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_NEW_REG26                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_OTERM27                                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_NEW_REG32                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_OTERM33                                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_NEW_REG38                                                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_OTERM39                                                                                                                                                                           ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_NEW_REG44                                                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_OTERM45                                                                                                                                                                           ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_NEW_REG50                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_OTERM51                                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_NEW_REG56                                                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_OTERM57                                                                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_NEW_REG62                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_OTERM63                                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_NEW_REG68                                                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_OTERM69                                                                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_NEW_REG74                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_OTERM75                                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_NEW_REG132                                                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_OTERM133                                                                                                                                                                           ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_NEW_REG170                                                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_OTERM171                                                                                                                                                                           ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_NEW_REG188                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_OTERM189                                                                                                                                                                            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_NEW_REG364                                                                                                           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM365                                                                                                                 ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367                                                                                                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG368                                                                                                           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM369                                                                                                                 ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0371                                                                                                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0371                                                                                                                  ; combout          ;
; |Block1|core:inst14|state[2]~4_Duplicate                                                                                                                                                                                          ; |Block1|core:inst14|state[2]~4_Duplicate_30                                                                                                                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[26]~11_Duplicate ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[26]~11_Duplicate_137 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[29]~5_Duplicate  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[29]~5_Duplicate_138  ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[31]~1_Duplicate  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[31]~1_Duplicate_139  ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[13]~37_Duplicate ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[13]~37_Duplicate_140 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[23]~17_Duplicate ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[23]~17_Duplicate_141 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[18]~27_Duplicate ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[18]~27_Duplicate_142 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[21]~21_Duplicate ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[21]~21_Duplicate_143 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[10]~43_Duplicate ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[10]~43_Duplicate_144 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[15]~33_Duplicate ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[15]~33_Duplicate_145 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[2]~59_Duplicate  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[2]~59_Duplicate_146  ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[5]~53_Duplicate  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[5]~53_Duplicate_147  ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[7]~49_Duplicate  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[7]~49_Duplicate_148  ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_NEW372                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_OTERM373                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]_NEW374                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]_OTERM375                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]_NEW376                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]_OTERM377                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]_NEW378                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]_OTERM379                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]_NEW380                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]_OTERM381                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]_NEW382                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]_OTERM383                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]_NEW384                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]_OTERM385                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]_NEW386                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]_OTERM387                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]_NEW388                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]_OTERM389                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]_NEW390                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]_OTERM391                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb_NEW392                                                                                                        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb_OTERM393                                                                                                          ; combout          ;
; |Block1|core:inst14|timecalc[0]_NEW554                                                                                                                                                                                            ; |Block1|core:inst14|timecalc[0]_OTERM555                                                                                                                                                                                              ; combout          ;
; |Block1|core:inst14|timecalc[1]_NEW556                                                                                                                                                                                            ; |Block1|core:inst14|timecalc[1]_OTERM557                                                                                                                                                                                              ; combout          ;
; |Block1|core:inst14|timecalc[2]_NEW558                                                                                                                                                                                            ; |Block1|core:inst14|timecalc[2]_OTERM559                                                                                                                                                                                              ; combout          ;
; |Block1|core:inst14|timecalc[3]_NEW560                                                                                                                                                                                            ; |Block1|core:inst14|timecalc[3]_OTERM561                                                                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tIndex[0]~_Duplicate_1_NEW562                                                                                                                                                                     ; |Block1|OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM563                                                                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tIndex[1]~_Duplicate_1_NEW564                                                                                                                                                                     ; |Block1|OutputController:inst13|tIndex[1]~_Duplicate_1_OTERM565                                                                                                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]_NEW572               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]_OTERM573                 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]_NEW574               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]_OTERM575                 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_NEW680                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM681                                                                                                      ; combout          ;
; |Block1|core:inst14|timecalc[2]_NEW_REG684                                                                                                                                                                                        ; |Block1|core:inst14|timecalc[2]_OTERM685                                                                                                                                                                                              ; q                ;
; |Block1|core:inst14|timecalc[2]_NEW_REG686                                                                                                                                                                                        ; |Block1|core:inst14|timecalc[2]_OTERM687                                                                                                                                                                                              ; q                ;
; |Block1|core:inst14|timecalc[2]_NEW_REG688                                                                                                                                                                                        ; |Block1|core:inst14|timecalc[2]_OTERM689                                                                                                                                                                                              ; q                ;
; |Block1|core:inst14|timecalc[1]_NEW_REG690                                                                                                                                                                                        ; |Block1|core:inst14|timecalc[1]_OTERM691                                                                                                                                                                                              ; q                ;
; |Block1|core:inst14|timecalc[1]_NEW_REG692                                                                                                                                                                                        ; |Block1|core:inst14|timecalc[1]_OTERM693                                                                                                                                                                                              ; q                ;
; |Block1|core:inst14|timecalc[3]_NEW_REG696                                                                                                                                                                                        ; |Block1|core:inst14|timecalc[3]_OTERM697                                                                                                                                                                                              ; q                ;
; |Block1|core:inst14|timecalc[3]_NEW_REG698                                                                                                                                                                                        ; |Block1|core:inst14|timecalc[3]_OTERM699                                                                                                                                                                                              ; q                ;
; |Block1|core:inst14|timecalc[0]_NEW_REG700                                                                                                                                                                                        ; |Block1|core:inst14|timecalc[0]_OTERM701                                                                                                                                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_NEW_REG734                                                                           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_OTERM735                                                                                 ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_NEW_REG736                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_OTERM737                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_NEW_REG738                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_OTERM739                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_NEW_REG740                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM741                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_NEW_REG742                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_OTERM743                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_NEW_REG744                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_OTERM745                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_NEW_REG746                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM747                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_NEW_REG748                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM749                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_NEW_REG750                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM751                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_NEW_REG752                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM753                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_NEW_REG754                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM755                                                                                  ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_NEW_REG754_RTM0756                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_NEW_REG754_RTM0756                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_RTM0757                                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_RTM0757                                                                                   ; combout          ;
; |Block1|core:inst14|state[2]~_Duplicate_2_NEW_REG816                                                                                                                                                                              ; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM817                                                                                                                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_NEW818                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_OTERM819                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_OTERM821                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_OTERM823                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_OTERM825                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_NEW826                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_OTERM827                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_OTERM829                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_OTERM831                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_NEW832                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_OTERM833                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34                                                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_35                                                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_36                                                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_1             ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_2             ; q                ;
; |Block1|OutputController:inst13|LessThan1~0_Duplicate                                                                                                                                                                             ; |Block1|OutputController:inst13|LessThan1~0_Duplicate_2                                                                                                                                                                               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_3         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4             ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_5         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6             ; q                ;
; |Block1|OutputController:inst13|LessThan1~0_Duplicate_3                                                                                                                                                                           ; |Block1|OutputController:inst13|LessThan1~0_Duplicate_4                                                                                                                                                                               ; combout          ;
; |Block1|RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate                                                                                                                                                                    ; |Block1|RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1                                                                                                                                                                      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate                                                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_9                                                                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate                                                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_10                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_7         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_8             ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_9         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_10            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_11        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_12            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_13        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_14            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_15        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_16            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_17        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_18            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_19        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_20            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_21        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_22            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_23        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_24            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_25        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_26            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_27        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_28            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_29        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_30            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_31        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_32            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_33        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_34            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_35        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_36            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_37        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_38            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_39        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_40            ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_41        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_42            ; q                ;
; |Block1|RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_2                                                                                                                                                                  ; |Block1|RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_3                                                                                                                                                                      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_12                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_13                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_14                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|LessThan1~0_Duplicate_5                                                                                                                                                                           ; |Block1|OutputController:inst13|LessThan1~0_Duplicate_6                                                                                                                                                                               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_15                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_16                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_17                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_18                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_19                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_20                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_21                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_22                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_23                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_24                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_25                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_26                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|LessThan1~0_Duplicate_7                                                                                                                                                                           ; |Block1|OutputController:inst13|LessThan1~0_Duplicate_8                                                                                                                                                                               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]~_Duplicate                                                                        ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]~_Duplicate_1                                                                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate                                                                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_9_Duplicate                                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_Duplicate                                                                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_10_Duplicate                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_13_Duplicate                                                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_14_Duplicate                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate                                                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_12_Duplicate                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]~_Duplicate                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]~_Duplicate_1                                                                              ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]~_Duplicate                                                                           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]~_Duplicate_2                                                                             ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820_Duplicate                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_OTERM821_Duplicate                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_39                                                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_40                                                          ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_OTERM825_Duplicate                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_Duplicate                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_37_Duplicate                                                ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_Duplicate                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate                                                ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_13_Duplicate_38                                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_14_Duplicate_39                                                                                                ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate_27_Duplicate                                                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_12_Duplicate_28_Duplicate                                                                                      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_13_Duplicate_29_Duplicate                                                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_14_Duplicate_30_Duplicate                                                                                      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_40                                                                                                         ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_41                                                                                                             ; combout          ;
; |Block1|core:inst14|ClrFIFO~_Duplicate_1feeder                                                                                                                                                                                    ; |Block1|core:inst14|ClrFIFO~_Duplicate_1feeder                                                                                                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                               ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                   ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                              ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]~feeder                                                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]~feeder                                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]~feeder                                                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]~feeder                                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]~feeder                                                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]~feeder                                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]~feeder                                                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]~feeder                                                                                                                                                                          ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]~feeder                                                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]~feeder                                                                                                                                                                         ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]~feeder                                                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]~feeder                                                                                                                                                                         ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]~feeder                                                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]~feeder                                                                                                                                                                         ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_36feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_36feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_24feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_24feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_12feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_12feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_1feeder   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_1feeder       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_16feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_16feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_28feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_28feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_8feeder   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_8feeder       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_20feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_20feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_14feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_14feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_38feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_38feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_42feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_42feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_26feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_26feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_10feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_10feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_30feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_30feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_22feeder  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_22feeder      ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff~feeder                                                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff~feeder                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]~_Duplicate_2feeder                                                                   ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]~_Duplicate_2feeder                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]~feeder                                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]~feeder                                                                                   ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]~_Duplicate_1feeder                                                                    ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]~_Duplicate_1feeder                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]~feeder                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]~feeder                                                                                    ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_40feeder                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_40feeder                                                    ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                               ; Output Port Name                                                                                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1                                                            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone                                              ; scandone         ;
; |Block1|OutputController:inst13|DataOut[7]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[7]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[6]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[6]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[5]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[5]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[4]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[4]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[3]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[3]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[2]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[2]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[1]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[1]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[0]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[0]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|tDataIn[31]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[31]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[29]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[29]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[26]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[26]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[23]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[23]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[21]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[21]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[18]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[18]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[15]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[15]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[13]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[13]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[10]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[10]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[7]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|tDataIn[7]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|tDataIn[5]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|tDataIn[5]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|tDataIn[2]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|tDataIn[2]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|MyUart:inst15|index[1]                                                                                                                                                          ; |Block1|MyUart:inst15|index[1]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|index[2]                                                                                                                                                          ; |Block1|MyUart:inst15|index[2]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|index[0]                                                                                                                                                          ; |Block1|MyUart:inst15|index[0]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|index[3]                                                                                                                                                          ; |Block1|MyUart:inst15|index[3]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|index[4]                                                                                                                                                          ; |Block1|MyUart:inst15|index[4]                                                                                                                                                          ; q                ;
; |Block1|OutputController:inst13|tDataIn[87]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[87]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[79]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[79]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[71]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[71]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[95]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[95]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[47]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[47]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[55]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[55]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[39]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[39]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[63]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[63]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[111]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[111]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[119]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[119]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[103]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[103]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[127]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[127]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[53]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[53]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[45]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[45]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[37]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[37]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[61]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[61]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[77]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[77]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[85]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[85]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[69]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[69]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[93]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[93]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[117]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[117]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[109]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[109]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[101]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[101]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[125]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[125]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[50]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[50]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[82]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[82]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[114]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[114]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[74]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[74]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[42]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[42]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[106]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[106]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[34]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[34]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[66]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[66]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[98]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[98]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[90]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[90]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[58]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[58]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[122]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[122]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|Add0~2                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~2                                                                                                                                                  ; cout             ;
; |Block1|OutputController:inst13|Add0~3                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~3                                                                                                                                                  ; combout          ;
; |Block1|OutputController:inst13|Add0~3                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~4                                                                                                                                                  ; cout             ;
; |Block1|OutputController:inst13|Add0~5                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~5                                                                                                                                                  ; combout          ;
; |Block1|OutputController:inst13|Add0~5                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~6                                                                                                                                                  ; cout             ;
; |Block1|OutputController:inst13|Add0~7                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~7                                                                                                                                                  ; combout          ;
; |Block1|OutputController:inst13|Add0~7                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~8                                                                                                                                                  ; cout             ;
; |Block1|OutputController:inst13|Add0~9                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~9                                                                                                                                                  ; combout          ;
; |Block1|MyUart:inst15|index[0]~5                                                                                                                                                        ; |Block1|MyUart:inst15|index[0]~5                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|index[0]~5                                                                                                                                                        ; |Block1|MyUart:inst15|index[0]~6                                                                                                                                                        ; cout             ;
; |Block1|MyUart:inst15|index[1]~7                                                                                                                                                        ; |Block1|MyUart:inst15|index[1]~7                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|index[1]~7                                                                                                                                                        ; |Block1|MyUart:inst15|index[1]~8                                                                                                                                                        ; cout             ;
; |Block1|MyUart:inst15|index[2]~11                                                                                                                                                       ; |Block1|MyUart:inst15|index[2]~11                                                                                                                                                       ; combout          ;
; |Block1|MyUart:inst15|index[2]~11                                                                                                                                                       ; |Block1|MyUart:inst15|index[2]~12                                                                                                                                                       ; cout             ;
; |Block1|MyUart:inst15|index[3]~13                                                                                                                                                       ; |Block1|MyUart:inst15|index[3]~13                                                                                                                                                       ; combout          ;
; |Block1|MyUart:inst15|index[3]~13                                                                                                                                                       ; |Block1|MyUart:inst15|index[3]~14                                                                                                                                                       ; cout             ;
; |Block1|MyUart:inst15|index[4]~15                                                                                                                                                       ; |Block1|MyUart:inst15|index[4]~15                                                                                                                                                       ; combout          ;
; |Block1|core:inst14|ENOUT~_Duplicate_1                                                                                                                                                  ; |Block1|core:inst14|ENOUT~_Duplicate_1                                                                                                                                                  ; q                ;
; |Block1|MyUart:inst15|RdCLK                                                                                                                                                             ; |Block1|MyUart:inst15|RdCLK                                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|adden~_Duplicate_1                                                                                                                                                 ; |Block1|Decode:inst3|adden~_Duplicate_1                                                                                                                                                 ; q                ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1                                                                                                                                                ; |Block1|Decode:inst3|TrigEN~_Duplicate_1                                                                                                                                                ; q                ;
; |Block1|Decode:inst3|SetInit_S                                                                                                                                                          ; |Block1|Decode:inst3|SetInit_S                                                                                                                                                          ; q                ;
; |Block1|Decode:inst3|SetInit                                                                                                                                                            ; |Block1|Decode:inst3|SetInit                                                                                                                                                            ; combout          ;
; |Block1|Decode:inst3|SetTrigTime                                                                                                                                                        ; |Block1|Decode:inst3|SetTrigTime                                                                                                                                                        ; q                ;
; |Block1|MyUart:inst15|Tx~_Duplicate_1                                                                                                                                                   ; |Block1|MyUart:inst15|Tx~_Duplicate_1                                                                                                                                                   ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~0                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~0                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~1                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~1                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~2                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~2                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~3                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~3                                                                                                                            ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~4                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~4                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~5                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~5                                                                                                                            ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~6                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~6                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~8                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~8                                                                                                                            ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~9                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~9                                                                                                                            ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~10                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~10                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~0                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~0                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~11                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~11                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~12                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~12                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~13                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~13                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~14                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~14                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~1                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~1                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~2                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~2                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~3                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~3                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~5                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~5                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~6                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~6                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~7                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~7                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~15                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~15                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~16                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~16                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~19                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~19                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~22                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~22                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~23                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~23                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~24                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~24                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~25                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~25                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~8                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~8                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~9                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~9                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~10                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~10                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~11                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~11                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~12                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~12                                                                                                              ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~26                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~26                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~27                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~27                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~28                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~28                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~29                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~29                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~13                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~13                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~14                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~14                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~15                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~15                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|RD                                                                                                                                                      ; |Block1|OutputController:inst13|RD                                                                                                                                                      ; q                ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_state               ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_state               ; q                ;
; |Block1|MyRx:inst1|DataOut[0]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[0]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[1]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[1]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[2]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[2]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[3]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[3]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr0~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr0~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr1~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr1~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr2~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr2~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr3~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr3~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr4~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr4~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr5~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr5~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr6~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr6~0                                                                                                                                                       ; combout          ;
; |Block1|MyRx:inst1|DataOut[4]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[4]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[5]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[5]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[6]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[6]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[7]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[7]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr0~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr0~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr1~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr1~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr2~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr2~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr3~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr3~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr4~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr4~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr5~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr5~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr6~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr6~0                                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|Order[0]                                                                                                                                                           ; |Block1|Decode:inst3|Order[0]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[1]                                                                                                                                                           ; |Block1|Decode:inst3|Order[1]                                                                                                                                                           ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr0~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr0~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr1~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr1~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr2~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr2~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr3~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr3~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr4~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr4~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr5~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr5~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr6~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr6~0                                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|Order[4]                                                                                                                                                           ; |Block1|Decode:inst3|Order[4]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[5]                                                                                                                                                           ; |Block1|Decode:inst3|Order[5]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[6]                                                                                                                                                           ; |Block1|Decode:inst3|Order[6]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[7]                                                                                                                                                           ; |Block1|Decode:inst3|Order[7]                                                                                                                                                           ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr0~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr0~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr1~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr1~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr2~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr2~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr3~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr3~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr4~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr4~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr5~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr5~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr6~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr6~0                                                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tIndex[4]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[4]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|OutputController:inst13|tIndex[3]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[3]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|OutputController:inst13|tIndex[2]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[2]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|OutputController:inst13|tIndex[1]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[1]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|OutputController:inst13|tIndex[0]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[0]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|MyUart:inst15|Tx~0                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~0                                                                                                                                                              ; combout          ;
; |Block1|MyUart:inst15|LessThan1~0                                                                                                                                                       ; |Block1|MyUart:inst15|LessThan1~0                                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|inst40~0                                                                                                                                                           ; |Block1|16Trig:inst4|inst40~0                                                                                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                 ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                 ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                 ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                 ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2                                                                            ; combout          ;
; |Block1|Decode:inst3|state[1]                                                                                                                                                           ; |Block1|Decode:inst3|state[1]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|adden~0                                                                                                                                                            ; |Block1|Decode:inst3|adden~0                                                                                                                                                            ; combout          ;
; |Block1|Decode:inst3|state[0]                                                                                                                                                           ; |Block1|Decode:inst3|state[0]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|adden~1                                                                                                                                                            ; |Block1|Decode:inst3|adden~1                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|DataReady                                                                                                                                                            ; |Block1|MyRx:inst1|DataReady                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Equal1~0                                                                                                                                                           ; |Block1|Decode:inst3|Equal1~0                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|TrigEN~0                                                                                                                                                           ; |Block1|Decode:inst3|TrigEN~0                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|TrigEN~1                                                                                                                                                           ; |Block1|Decode:inst3|TrigEN~1                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|SetInit_S~0                                                                                                                                                        ; |Block1|Decode:inst3|SetInit_S~0                                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|SetInit_S~1                                                                                                                                                        ; |Block1|Decode:inst3|SetInit_S~1                                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|SetTrigTime~0                                                                                                                                                      ; |Block1|Decode:inst3|SetTrigTime~0                                                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|SetTrigTime~1                                                                                                                                                      ; |Block1|Decode:inst3|SetTrigTime~1                                                                                                                                                      ; combout          ;
; |Block1|core:inst14|Mux4~0                                                                                                                                                              ; |Block1|core:inst14|Mux4~0                                                                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16                                                                                                              ; combout          ;
; |Block1|MyUart:inst15|Tx~1                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~1                                                                                                                                                              ; combout          ;
; |Block1|MyUart:inst15|store[0]                                                                                                                                                          ; |Block1|MyUart:inst15|store[0]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|store[3]                                                                                                                                                          ; |Block1|MyUart:inst15|store[3]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|store[1]                                                                                                                                                          ; |Block1|MyUart:inst15|store[1]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|Mux0~0                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~0                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|store[2]                                                                                                                                                          ; |Block1|MyUart:inst15|store[2]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|Mux0~1                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~1                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|store[4]                                                                                                                                                          ; |Block1|MyUart:inst15|store[4]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|store[7]                                                                                                                                                          ; |Block1|MyUart:inst15|store[7]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|store[5]                                                                                                                                                          ; |Block1|MyUart:inst15|store[5]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|Mux0~2                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~2                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|store[6]                                                                                                                                                          ; |Block1|MyUart:inst15|store[6]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|Mux0~3                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~3                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|Mux0~4                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~4                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|Tx~2                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~2                                                                                                                                                              ; combout          ;
; |Block1|16Trig:inst4|inst6~0                                                                                                                                                            ; |Block1|16Trig:inst4|inst6~0                                                                                                                                                            ; combout          ;
; |Block1|inst7                                                                                                                                                                           ; |Block1|inst7                                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Data[1]                                                                                                                                                            ; |Block1|Decode:inst3|Data[1]                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Data[0]                                                                                                                                                            ; |Block1|Decode:inst3|Data[0]                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Data[2]                                                                                                                                                            ; |Block1|Decode:inst3|Data[2]                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Data[3]                                                                                                                                                            ; |Block1|Decode:inst3|Data[3]                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|inst12~0                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~0                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|inst12~1                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~1                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|inst12~2                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~2                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|inst12~3                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~3                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|inst12~4                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~4                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Data[4]                                                                                                                                                            ; |Block1|Decode:inst3|Data[4]                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Data[5]                                                                                                                                                            ; |Block1|Decode:inst3|Data[5]                                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|always1~0                                                                                                                                               ; |Block1|OutputController:inst13|always1~0                                                                                                                                               ; combout          ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1        ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1        ; q                ;
; |Block1|MyRx:inst1|Data[3]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[3]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|num[3]                                                                                                                                                               ; |Block1|MyRx:inst1|num[3]                                                                                                                                                               ; q                ;
; |Block1|MyRx:inst1|num[1]                                                                                                                                                               ; |Block1|MyRx:inst1|num[1]                                                                                                                                                               ; q                ;
; |Block1|MyRx:inst1|num[2]                                                                                                                                                               ; |Block1|MyRx:inst1|num[2]                                                                                                                                                               ; q                ;
; |Block1|MyRx:inst1|num[0]                                                                                                                                                               ; |Block1|MyRx:inst1|num[0]                                                                                                                                                               ; q                ;
; |Block1|MyRx:inst1|Decoder0~0                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~0                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|state[2]                                                                                                                                                             ; |Block1|MyRx:inst1|state[2]                                                                                                                                                             ; q                ;
; |Block1|MyRx:inst1|state[0]                                                                                                                                                             ; |Block1|MyRx:inst1|state[0]                                                                                                                                                             ; q                ;
; |Block1|MyRx:inst1|state[1]                                                                                                                                                             ; |Block1|MyRx:inst1|state[1]                                                                                                                                                             ; q                ;
; |Block1|MyRx:inst1|DataOut[0]~0                                                                                                                                                         ; |Block1|MyRx:inst1|DataOut[0]~0                                                                                                                                                         ; combout          ;
; |Block1|MyRx:inst1|Data[4]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[4]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[5]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[5]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[6]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[6]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[7]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[7]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[8]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[8]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[9]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[9]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[10]                                                                                                                                                             ; |Block1|MyRx:inst1|Data[10]                                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|Equal0~0                                                                                                                                                           ; |Block1|Decode:inst3|Equal0~0                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Equal0~1                                                                                                                                                           ; |Block1|Decode:inst3|Equal0~1                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Order[0]~0                                                                                                                                                         ; |Block1|Decode:inst3|Order[0]~0                                                                                                                                                         ; combout          ;
; |Block1|OutputController:inst13|DataOut~0                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~0                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~1                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~1                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~2                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~2                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~3                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~3                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~4                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~4                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~5                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~5                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~6                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~6                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~7                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~7                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~8                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~8                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~9                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~9                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut[7]~10                                                                                                                                           ; |Block1|OutputController:inst13|DataOut[7]~10                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn[54]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[54]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[86]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[86]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~11                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~11                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[118]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[118]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~12                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~12                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[78]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[78]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[46]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[46]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~13                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~13                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[110]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[110]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~14                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~14                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[38]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[38]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[70]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[70]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~15                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~15                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[102]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[102]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~16                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~16                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~17                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~17                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[94]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[94]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[62]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[62]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~18                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~18                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[126]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[126]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~19                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~19                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~20                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~20                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~21                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~21                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~22                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~22                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~23                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~23                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~24                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~24                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~25                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~25                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~26                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~26                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~27                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~27                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~28                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~28                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~29                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~29                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~30                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~30                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[44]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[44]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[76]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[76]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~31                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~31                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[108]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[108]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~32                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~32                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[84]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[84]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[52]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[52]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~33                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~33                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[116]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[116]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~34                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~34                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[68]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[68]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[36]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[36]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~35                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~35                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[100]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[100]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~36                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~36                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~37                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~37                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[60]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[60]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[92]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[92]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~38                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~38                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[124]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[124]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~39                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~39                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~40                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~40                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[83]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[83]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[75]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[75]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[67]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[67]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~41                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~41                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[91]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[91]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~42                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~42                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[43]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[43]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[51]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[51]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[35]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[35]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~43                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~43                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[59]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[59]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~44                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~44                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~45                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~45                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~46                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~46                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~47                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~47                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[107]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[107]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[115]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[115]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[99]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[99]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~48                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~48                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[123]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[123]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~49                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~49                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~50                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~50                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~51                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~51                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~52                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~52                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~53                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~53                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~54                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~54                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~55                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~55                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~56                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~56                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~57                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~57                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~58                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~58                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~59                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~59                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~60                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~60                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[49]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[49]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[41]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[41]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[33]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[33]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~61                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~61                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[57]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[57]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~62                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~62                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[73]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[73]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[81]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[81]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[65]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[65]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~63                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~63                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[89]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[89]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~64                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~64                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~65                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~65                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~66                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~66                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~67                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~67                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[113]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[113]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[105]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[105]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[97]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[97]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~68                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~68                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[121]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[121]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~69                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~69                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~70                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~70                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[40]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[40]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[72]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[72]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~71                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~71                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[104]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[104]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~72                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~72                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[80]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[80]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[48]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[48]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~73                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~73                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[112]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[112]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~74                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~74                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[64]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[64]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[32]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[32]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~75                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~75                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[96]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[96]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~76                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~76                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~77                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~77                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[56]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[56]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[88]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[88]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~78                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~78                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[120]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[120]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~79                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~79                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~80                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~80                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|Add0~0                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~0                                                                                                                                                  ; combout          ;
; |Block1|OutputController:inst13|always2~0                                                                                                                                               ; |Block1|OutputController:inst13|always2~0                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|always2~1                                                                                                                                               ; |Block1|OutputController:inst13|always2~1                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn[45]~0                                                                                                                                           ; |Block1|OutputController:inst13|tDataIn[45]~0                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~1                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~1                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~2                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~2                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~3                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~3                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~4                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~4                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~5                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~5                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~6                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~6                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~7                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~7                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~8                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~8                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~9                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~9                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~10                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~10                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~11                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~11                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~12                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~12                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~13                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~13                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~14                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~14                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~15                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~15                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~16                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~16                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~17                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~17                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~18                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~18                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~19                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~19                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~20                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~20                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|Add0~11                                                                                                                                                 ; |Block1|OutputController:inst13|Add0~11                                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|Add0~12                                                                                                                                                 ; |Block1|OutputController:inst13|Add0~12                                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|Add0~13                                                                                                                                                 ; |Block1|OutputController:inst13|Add0~13                                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|Add0~14                                                                                                                                                 ; |Block1|OutputController:inst13|Add0~14                                                                                                                                                 ; combout          ;
; |Block1|MyUart:inst15|index~9                                                                                                                                                           ; |Block1|MyUart:inst15|index~9                                                                                                                                                           ; combout          ;
; |Block1|MyUart:inst15|index~10                                                                                                                                                          ; |Block1|MyUart:inst15|index~10                                                                                                                                                          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~5                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~5                                                                            ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~0                                                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~0                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~1                                                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~1                                                              ; combout          ;
; |Block1|Decode:inst3|state~0                                                                                                                                                            ; |Block1|Decode:inst3|state~0                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[3]                                                                                                                                                        ; |Block1|MyRx:inst1|ReadyDelay[3]                                                                                                                                                        ; q                ;
; |Block1|MyRx:inst1|ReadyDelay[2]                                                                                                                                                        ; |Block1|MyRx:inst1|ReadyDelay[2]                                                                                                                                                        ; q                ;
; |Block1|MyRx:inst1|ReadyDelay[0]                                                                                                                                                        ; |Block1|MyRx:inst1|ReadyDelay[0]                                                                                                                                                        ; q                ;
; |Block1|MyRx:inst1|ReadyDelay[1]                                                                                                                                                        ; |Block1|MyRx:inst1|ReadyDelay[1]                                                                                                                                                        ; q                ;
; |Block1|MyRx:inst1|ReadyDelay[3]~0                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[3]~0                                                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|SoftReload                                                                                                                                                         ; |Block1|Decode:inst3|SoftReload                                                                                                                                                         ; q                ;
; |Block1|MyUart:inst15|always0~0                                                                                                                                                         ; |Block1|MyUart:inst15|always0~0                                                                                                                                                         ; combout          ;
; |Block1|MyUart:inst15|always0~1                                                                                                                                                         ; |Block1|MyUart:inst15|always0~1                                                                                                                                                         ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri~1                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri~1                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri~1                                                                                                                                   ; combout          ;
; |Block1|MyRx:inst1|Decoder0~1                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~1                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Decoder1~0                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder1~0                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Decoder0~2                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~2                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Data[3]~0                                                                                                                                                            ; |Block1|MyRx:inst1|Data[3]~0                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|LessThan2~0                                                                                                                                                          ; |Block1|MyRx:inst1|LessThan2~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|Add2~0                                                                                                                                                               ; |Block1|MyRx:inst1|Add2~0                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|Selector0~0                                                                                                                                                          ; |Block1|MyRx:inst1|Selector0~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|num[1]~0                                                                                                                                                             ; |Block1|MyRx:inst1|num[1]~0                                                                                                                                                             ; combout          ;
; |Block1|MyRx:inst1|Selector2~0                                                                                                                                                          ; |Block1|MyRx:inst1|Selector2~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|Add2~1                                                                                                                                                               ; |Block1|MyRx:inst1|Add2~1                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|Selector1~0                                                                                                                                                          ; |Block1|MyRx:inst1|Selector1~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|Selector3~0                                                                                                                                                          ; |Block1|MyRx:inst1|Selector3~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|state[2]~0                                                                                                                                                           ; |Block1|MyRx:inst1|state[2]~0                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Mux2~0                                                                                                                                                               ; |Block1|MyRx:inst1|Mux2~0                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|Mux2~1                                                                                                                                                               ; |Block1|MyRx:inst1|Mux2~1                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|state[1]~1                                                                                                                                                           ; |Block1|MyRx:inst1|state[1]~1                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Decoder0~3                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~3                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Decoder0~4                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~4                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Data[4]~1                                                                                                                                                            ; |Block1|MyRx:inst1|Data[4]~1                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Data[5]~2                                                                                                                                                            ; |Block1|MyRx:inst1|Data[5]~2                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Decoder0~5                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~5                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Data[6]~3                                                                                                                                                            ; |Block1|MyRx:inst1|Data[6]~3                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Data[7]~4                                                                                                                                                            ; |Block1|MyRx:inst1|Data[7]~4                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Decoder0~6                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~6                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Data[8]~5                                                                                                                                                            ; |Block1|MyRx:inst1|Data[8]~5                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Data[9]~6                                                                                                                                                            ; |Block1|MyRx:inst1|Data[9]~6                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Data[10]~7                                                                                                                                                           ; |Block1|MyRx:inst1|Data[10]~7                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~23                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~23                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~26                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~26                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~29                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~29                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~32                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~32                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~35                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~35                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~38                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~38                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~41                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~41                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~44                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~44                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~47                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~47                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~50                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~50                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~53                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~53                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~56                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~56                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~59                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~59                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~62                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~62                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~65                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~65                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~68                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~68                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~71                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~71                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~74                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~74                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~77                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~77                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~80                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~80                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~83                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~83                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~86                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~86                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~89                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~89                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~92                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~92                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~95                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~95                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~98                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~98                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~101                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~101                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~104                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~104                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~107                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~107                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~110                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~110                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~113                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~113                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~116                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~116                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~119                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~119                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~122                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~122                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~125                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~125                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~128                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~128                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~131                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~131                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~134                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~134                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~137                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~137                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~140                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~140                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~143                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~143                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~146                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~146                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~149                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~149                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~152                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~152                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~155                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~155                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~158                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~158                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~161                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~161                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~164                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~164                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~167                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~167                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~170                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~170                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~173                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~173                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~176                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~176                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~179                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~179                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~182                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~182                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~185                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~185                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~188                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~188                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~191                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~191                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~194                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~194                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~197                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~197                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~200                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~200                                                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~7                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~7                                                                            ; combout          ;
; |Block1|MyRx:inst1|Add0~0                                                                                                                                                               ; |Block1|MyRx:inst1|Add0~0                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[3]~1                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[3]~1                                                                                                                                                      ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[3]~2                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[3]~2                                                                                                                                                      ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[2]~3                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[2]~3                                                                                                                                                      ; combout          ;
; |Block1|MyRx:inst1|DataOut[0]~1                                                                                                                                                         ; |Block1|MyRx:inst1|DataOut[0]~1                                                                                                                                                         ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[0]~4                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[0]~4                                                                                                                                                      ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[1]~5                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[1]~5                                                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|SoftReload~0                                                                                                                                                       ; |Block1|Decode:inst3|SoftReload~0                                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~3                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~3                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~4                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~4                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~3                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~3                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~4                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~4                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~3                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~3                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~4                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~4                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]~1                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~3                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~3                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~4                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~4                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]~1                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~3                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~3                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~4                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~4                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]~1                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~3                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~3                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~4                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~4                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                                                                                 ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]                                                                                 ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]                                                                                 ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]                                                                                 ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                              ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                              ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                             ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                             ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                             ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                             ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                             ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                             ; combout          ;
; |Block1|MyUart:inst15|Tx~3                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~3                                                                                                                                                              ; combout          ;
; |Block1|MyUart:inst15|Tx~4                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~4                                                                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31                                                                                                                           ; combout          ;
; |Block1|MyUart:inst15|store[0]~0                                                                                                                                                        ; |Block1|MyUart:inst15|store[0]~0                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[3]~1                                                                                                                                                        ; |Block1|MyUart:inst15|store[3]~1                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[1]~2                                                                                                                                                        ; |Block1|MyUart:inst15|store[1]~2                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[2]~3                                                                                                                                                        ; |Block1|MyUart:inst15|store[2]~3                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[4]~4                                                                                                                                                        ; |Block1|MyUart:inst15|store[4]~4                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[7]~5                                                                                                                                                        ; |Block1|MyUart:inst15|store[7]~5                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[5]~6                                                                                                                                                        ; |Block1|MyUart:inst15|store[5]~6                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[6]~7                                                                                                                                                        ; |Block1|MyUart:inst15|store[6]~7                                                                                                                                                        ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                       ; combout          ;
; |Block1|ENOUT~output                                                                                                                                                                    ; |Block1|ENOUT~output                                                                                                                                                                    ; o                ;
; |Block1|ENOUT                                                                                                                                                                           ; |Block1|ENOUT                                                                                                                                                                           ; padout           ;
; |Block1|OutCLK~output                                                                                                                                                                   ; |Block1|OutCLK~output                                                                                                                                                                   ; o                ;
; |Block1|OutCLK                                                                                                                                                                          ; |Block1|OutCLK                                                                                                                                                                          ; padout           ;
; |Block1|addEN~output                                                                                                                                                                    ; |Block1|addEN~output                                                                                                                                                                    ; o                ;
; |Block1|addEN                                                                                                                                                                           ; |Block1|addEN                                                                                                                                                                           ; padout           ;
; |Block1|TrigEN_CMD~output                                                                                                                                                               ; |Block1|TrigEN_CMD~output                                                                                                                                                               ; o                ;
; |Block1|TrigEN_CMD                                                                                                                                                                      ; |Block1|TrigEN_CMD                                                                                                                                                                      ; padout           ;
; |Block1|SetInit~output                                                                                                                                                                  ; |Block1|SetInit~output                                                                                                                                                                  ; o                ;
; |Block1|SetInit                                                                                                                                                                         ; |Block1|SetInit                                                                                                                                                                         ; padout           ;
; |Block1|SetTrigTime~output                                                                                                                                                              ; |Block1|SetTrigTime~output                                                                                                                                                              ; o                ;
; |Block1|SetTrigTime                                                                                                                                                                     ; |Block1|SetTrigTime                                                                                                                                                                     ; padout           ;
; |Block1|state[3]~output                                                                                                                                                                 ; |Block1|state[3]~output                                                                                                                                                                 ; o                ;
; |Block1|state[3]                                                                                                                                                                        ; |Block1|state[3]                                                                                                                                                                        ; padout           ;
; |Block1|state[2]~output                                                                                                                                                                 ; |Block1|state[2]~output                                                                                                                                                                 ; o                ;
; |Block1|state[2]                                                                                                                                                                        ; |Block1|state[2]                                                                                                                                                                        ; padout           ;
; |Block1|state[0]~output                                                                                                                                                                 ; |Block1|state[0]~output                                                                                                                                                                 ; o                ;
; |Block1|state[0]                                                                                                                                                                        ; |Block1|state[0]                                                                                                                                                                        ; padout           ;
; |Block1|TxOut~output                                                                                                                                                                    ; |Block1|TxOut~output                                                                                                                                                                    ; o                ;
; |Block1|TxOut                                                                                                                                                                           ; |Block1|TxOut                                                                                                                                                                           ; padout           ;
; |Block1|ResTri~output                                                                                                                                                                   ; |Block1|ResTri~output                                                                                                                                                                   ; o                ;
; |Block1|ResTri                                                                                                                                                                          ; |Block1|ResTri                                                                                                                                                                          ; padout           ;
; |Block1|HEX0_DP~output                                                                                                                                                                  ; |Block1|HEX0_DP~output                                                                                                                                                                  ; o                ;
; |Block1|HEX0_DP                                                                                                                                                                         ; |Block1|HEX0_DP                                                                                                                                                                         ; padout           ;
; |Block1|HEX2_DP~output                                                                                                                                                                  ; |Block1|HEX2_DP~output                                                                                                                                                                  ; o                ;
; |Block1|HEX2_DP                                                                                                                                                                         ; |Block1|HEX2_DP                                                                                                                                                                         ; padout           ;
; |Block1|HEX3_DP~output                                                                                                                                                                  ; |Block1|HEX3_DP~output                                                                                                                                                                  ; o                ;
; |Block1|HEX3_DP                                                                                                                                                                         ; |Block1|HEX3_DP                                                                                                                                                                         ; padout           ;
; |Block1|OPC_RD~output                                                                                                                                                                   ; |Block1|OPC_RD~output                                                                                                                                                                   ; o                ;
; |Block1|OPC_RD                                                                                                                                                                          ; |Block1|OPC_RD                                                                                                                                                                          ; padout           ;
; |Block1|PLLbusy~output                                                                                                                                                                  ; |Block1|PLLbusy~output                                                                                                                                                                  ; o                ;
; |Block1|PLLbusy                                                                                                                                                                         ; |Block1|PLLbusy                                                                                                                                                                         ; padout           ;
; |Block1|HEX0_D[6]~output                                                                                                                                                                ; |Block1|HEX0_D[6]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[6]                                                                                                                                                                       ; |Block1|HEX0_D[6]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[5]~output                                                                                                                                                                ; |Block1|HEX0_D[5]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[5]                                                                                                                                                                       ; |Block1|HEX0_D[5]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[4]~output                                                                                                                                                                ; |Block1|HEX0_D[4]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[4]                                                                                                                                                                       ; |Block1|HEX0_D[4]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[3]~output                                                                                                                                                                ; |Block1|HEX0_D[3]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[3]                                                                                                                                                                       ; |Block1|HEX0_D[3]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[2]~output                                                                                                                                                                ; |Block1|HEX0_D[2]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[2]                                                                                                                                                                       ; |Block1|HEX0_D[2]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[1]~output                                                                                                                                                                ; |Block1|HEX0_D[1]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[1]                                                                                                                                                                       ; |Block1|HEX0_D[1]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[0]~output                                                                                                                                                                ; |Block1|HEX0_D[0]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[0]                                                                                                                                                                       ; |Block1|HEX0_D[0]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[6]~output                                                                                                                                                                ; |Block1|HEX1_D[6]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[6]                                                                                                                                                                       ; |Block1|HEX1_D[6]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[5]~output                                                                                                                                                                ; |Block1|HEX1_D[5]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[5]                                                                                                                                                                       ; |Block1|HEX1_D[5]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[4]~output                                                                                                                                                                ; |Block1|HEX1_D[4]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[4]                                                                                                                                                                       ; |Block1|HEX1_D[4]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[3]~output                                                                                                                                                                ; |Block1|HEX1_D[3]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[3]                                                                                                                                                                       ; |Block1|HEX1_D[3]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[2]~output                                                                                                                                                                ; |Block1|HEX1_D[2]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[2]                                                                                                                                                                       ; |Block1|HEX1_D[2]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[1]~output                                                                                                                                                                ; |Block1|HEX1_D[1]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[1]                                                                                                                                                                       ; |Block1|HEX1_D[1]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[0]~output                                                                                                                                                                ; |Block1|HEX1_D[0]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[0]                                                                                                                                                                       ; |Block1|HEX1_D[0]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[6]~output                                                                                                                                                                ; |Block1|HEX2_D[6]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[6]                                                                                                                                                                       ; |Block1|HEX2_D[6]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[5]~output                                                                                                                                                                ; |Block1|HEX2_D[5]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[5]                                                                                                                                                                       ; |Block1|HEX2_D[5]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[4]~output                                                                                                                                                                ; |Block1|HEX2_D[4]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[4]                                                                                                                                                                       ; |Block1|HEX2_D[4]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[3]~output                                                                                                                                                                ; |Block1|HEX2_D[3]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[3]                                                                                                                                                                       ; |Block1|HEX2_D[3]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[2]~output                                                                                                                                                                ; |Block1|HEX2_D[2]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[2]                                                                                                                                                                       ; |Block1|HEX2_D[2]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[1]~output                                                                                                                                                                ; |Block1|HEX2_D[1]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[1]                                                                                                                                                                       ; |Block1|HEX2_D[1]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[0]~output                                                                                                                                                                ; |Block1|HEX2_D[0]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[0]                                                                                                                                                                       ; |Block1|HEX2_D[0]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[6]~output                                                                                                                                                                ; |Block1|HEX3_D[6]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[6]                                                                                                                                                                       ; |Block1|HEX3_D[6]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[5]~output                                                                                                                                                                ; |Block1|HEX3_D[5]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[5]                                                                                                                                                                       ; |Block1|HEX3_D[5]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[4]~output                                                                                                                                                                ; |Block1|HEX3_D[4]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[4]                                                                                                                                                                       ; |Block1|HEX3_D[4]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[3]~output                                                                                                                                                                ; |Block1|HEX3_D[3]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[3]                                                                                                                                                                       ; |Block1|HEX3_D[3]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[2]~output                                                                                                                                                                ; |Block1|HEX3_D[2]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[2]                                                                                                                                                                       ; |Block1|HEX3_D[2]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[1]~output                                                                                                                                                                ; |Block1|HEX3_D[1]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[1]                                                                                                                                                                       ; |Block1|HEX3_D[1]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[0]~output                                                                                                                                                                ; |Block1|HEX3_D[0]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[0]                                                                                                                                                                       ; |Block1|HEX3_D[0]                                                                                                                                                                       ; padout           ;
; |Block1|LED[9]~output                                                                                                                                                                   ; |Block1|LED[9]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[9]                                                                                                                                                                          ; |Block1|LED[9]                                                                                                                                                                          ; padout           ;
; |Block1|LED[8]~output                                                                                                                                                                   ; |Block1|LED[8]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[8]                                                                                                                                                                          ; |Block1|LED[8]                                                                                                                                                                          ; padout           ;
; |Block1|LED[7]~output                                                                                                                                                                   ; |Block1|LED[7]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[7]                                                                                                                                                                          ; |Block1|LED[7]                                                                                                                                                                          ; padout           ;
; |Block1|LED[6]~output                                                                                                                                                                   ; |Block1|LED[6]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[6]                                                                                                                                                                          ; |Block1|LED[6]                                                                                                                                                                          ; padout           ;
; |Block1|LED[5]~output                                                                                                                                                                   ; |Block1|LED[5]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[5]                                                                                                                                                                          ; |Block1|LED[5]                                                                                                                                                                          ; padout           ;
; |Block1|LED[4]~output                                                                                                                                                                   ; |Block1|LED[4]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[4]                                                                                                                                                                          ; |Block1|LED[4]                                                                                                                                                                          ; padout           ;
; |Block1|LED[3]~output                                                                                                                                                                   ; |Block1|LED[3]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[3]                                                                                                                                                                          ; |Block1|LED[3]                                                                                                                                                                          ; padout           ;
; |Block1|LED[2]~output                                                                                                                                                                   ; |Block1|LED[2]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[2]                                                                                                                                                                          ; |Block1|LED[2]                                                                                                                                                                          ; padout           ;
; |Block1|LED[1]~output                                                                                                                                                                   ; |Block1|LED[1]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[1]                                                                                                                                                                          ; |Block1|LED[1]                                                                                                                                                                          ; padout           ;
; |Block1|LED[0]~output                                                                                                                                                                   ; |Block1|LED[0]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[0]                                                                                                                                                                          ; |Block1|LED[0]                                                                                                                                                                          ; padout           ;
; |Block1|OPC_Data_For_TXOUT[7]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[7]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[7]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[7]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[6]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[6]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[6]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[6]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[5]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[5]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[5]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[5]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[4]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[4]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[4]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[4]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[3]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[3]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[3]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[3]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[2]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[2]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[2]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[2]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[1]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[1]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[1]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[1]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[0]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[0]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[0]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[0]                                                                                                                                                           ; padout           ;
; |Block1|OPC_TDataOut[31]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[31]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[31]                                                                                                                                                                ; |Block1|OPC_TDataOut[31]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[30]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[30]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[30]                                                                                                                                                                ; |Block1|OPC_TDataOut[30]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[29]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[29]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[29]                                                                                                                                                                ; |Block1|OPC_TDataOut[29]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[28]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[28]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[28]                                                                                                                                                                ; |Block1|OPC_TDataOut[28]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[27]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[27]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[27]                                                                                                                                                                ; |Block1|OPC_TDataOut[27]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[26]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[26]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[26]                                                                                                                                                                ; |Block1|OPC_TDataOut[26]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[25]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[25]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[25]                                                                                                                                                                ; |Block1|OPC_TDataOut[25]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[24]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[24]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[24]                                                                                                                                                                ; |Block1|OPC_TDataOut[24]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[23]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[23]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[23]                                                                                                                                                                ; |Block1|OPC_TDataOut[23]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[22]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[22]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[22]                                                                                                                                                                ; |Block1|OPC_TDataOut[22]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[21]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[21]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[21]                                                                                                                                                                ; |Block1|OPC_TDataOut[21]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[20]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[20]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[20]                                                                                                                                                                ; |Block1|OPC_TDataOut[20]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[19]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[19]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[19]                                                                                                                                                                ; |Block1|OPC_TDataOut[19]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[18]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[18]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[18]                                                                                                                                                                ; |Block1|OPC_TDataOut[18]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[17]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[17]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[17]                                                                                                                                                                ; |Block1|OPC_TDataOut[17]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[16]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[16]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[16]                                                                                                                                                                ; |Block1|OPC_TDataOut[16]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[15]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[15]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[15]                                                                                                                                                                ; |Block1|OPC_TDataOut[15]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[14]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[14]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[14]                                                                                                                                                                ; |Block1|OPC_TDataOut[14]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[13]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[13]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[13]                                                                                                                                                                ; |Block1|OPC_TDataOut[13]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[12]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[12]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[12]                                                                                                                                                                ; |Block1|OPC_TDataOut[12]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[11]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[11]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[11]                                                                                                                                                                ; |Block1|OPC_TDataOut[11]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[10]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[10]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[10]                                                                                                                                                                ; |Block1|OPC_TDataOut[10]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[9]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[9]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[9]                                                                                                                                                                 ; |Block1|OPC_TDataOut[9]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[8]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[8]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[8]                                                                                                                                                                 ; |Block1|OPC_TDataOut[8]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[7]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[7]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[7]                                                                                                                                                                 ; |Block1|OPC_TDataOut[7]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[6]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[6]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[6]                                                                                                                                                                 ; |Block1|OPC_TDataOut[6]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[5]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[5]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[5]                                                                                                                                                                 ; |Block1|OPC_TDataOut[5]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[4]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[4]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[4]                                                                                                                                                                 ; |Block1|OPC_TDataOut[4]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[3]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[3]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[3]                                                                                                                                                                 ; |Block1|OPC_TDataOut[3]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[2]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[2]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[2]                                                                                                                                                                 ; |Block1|OPC_TDataOut[2]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[1]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[1]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[1]                                                                                                                                                                 ; |Block1|OPC_TDataOut[1]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[0]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[0]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[0]                                                                                                                                                                 ; |Block1|OPC_TDataOut[0]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_tIndex[4]~output                                                                                                                                                            ; |Block1|OPC_tIndex[4]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[4]                                                                                                                                                                   ; |Block1|OPC_tIndex[4]                                                                                                                                                                   ; padout           ;
; |Block1|OPC_tIndex[3]~output                                                                                                                                                            ; |Block1|OPC_tIndex[3]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[3]                                                                                                                                                                   ; |Block1|OPC_tIndex[3]                                                                                                                                                                   ; padout           ;
; |Block1|OPC_tIndex[2]~output                                                                                                                                                            ; |Block1|OPC_tIndex[2]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[2]                                                                                                                                                                   ; |Block1|OPC_tIndex[2]                                                                                                                                                                   ; padout           ;
; |Block1|OPC_tIndex[1]~output                                                                                                                                                            ; |Block1|OPC_tIndex[1]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[1]                                                                                                                                                                   ; |Block1|OPC_tIndex[1]                                                                                                                                                                   ; padout           ;
; |Block1|OPC_tIndex[0]~output                                                                                                                                                            ; |Block1|OPC_tIndex[0]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[0]                                                                                                                                                                   ; |Block1|OPC_tIndex[0]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[7]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[7]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[7]                                                                                                                                                                   ; |Block1|TX_DATAOUT[7]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[6]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[6]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[6]                                                                                                                                                                   ; |Block1|TX_DATAOUT[6]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[5]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[5]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[5]                                                                                                                                                                   ; |Block1|TX_DATAOUT[5]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[4]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[4]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[4]                                                                                                                                                                   ; |Block1|TX_DATAOUT[4]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[3]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[3]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[3]                                                                                                                                                                   ; |Block1|TX_DATAOUT[3]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[2]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[2]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[2]                                                                                                                                                                   ; |Block1|TX_DATAOUT[2]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[1]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[1]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[1]                                                                                                                                                                   ; |Block1|TX_DATAOUT[1]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[0]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[0]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[0]                                                                                                                                                                   ; |Block1|TX_DATAOUT[0]                                                                                                                                                                   ; padout           ;
; |Block1|Reload1~input                                                                                                                                                                   ; |Block1|Reload1~input                                                                                                                                                                   ; o                ;
; |Block1|Reload1                                                                                                                                                                         ; |Block1|Reload1                                                                                                                                                                         ; padout           ;
; |Block1|TrigEN_SW~input                                                                                                                                                                 ; |Block1|TrigEN_SW~input                                                                                                                                                                 ; o                ;
; |Block1|TrigEN_SW                                                                                                                                                                       ; |Block1|TrigEN_SW                                                                                                                                                                       ; padout           ;
; |Block1|Rx~input                                                                                                                                                                        ; |Block1|Rx~input                                                                                                                                                                        ; o                ;
; |Block1|Rx                                                                                                                                                                              ; |Block1|Rx                                                                                                                                                                              ; padout           ;
; |Block1|MyUart:inst15|RdCLK~clkctrl                                                                                                                                                     ; |Block1|MyUart:inst15|RdCLK~clkctrl                                                                                                                                                     ; outclk           ;
; |Block1|Decode:inst3|SetTrigTime~clkctrl                                                                                                                                                ; |Block1|Decode:inst3|SetTrigTime~clkctrl                                                                                                                                                ; outclk           ;
; |Block1|16Trig:inst4|inst40~0clkctrl                                                                                                                                                    ; |Block1|16Trig:inst4|inst40~0clkctrl                                                                                                                                                    ; outclk           ;
; |Block1|MyRx:inst1|DataReady~clkctrl                                                                                                                                                    ; |Block1|MyRx:inst1|DataReady~clkctrl                                                                                                                                                    ; outclk           ;
; |Block1|core:inst14|ENOUT~clkctrl                                                                                                                                                       ; |Block1|core:inst14|ENOUT~clkctrl                                                                                                                                                       ; outclk           ;
; |Block1|core:inst14|ENOUT                                                                                                                                                               ; |Block1|core:inst14|ENOUT                                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|adden                                                                                                                                                              ; |Block1|Decode:inst3|adden                                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|TrigEN                                                                                                                                                             ; |Block1|Decode:inst3|TrigEN                                                                                                                                                             ; q                ;
; |Block1|core:inst14|state[3]                                                                                                                                                            ; |Block1|core:inst14|state[3]                                                                                                                                                            ; q                ;
; |Block1|core:inst14|state[2]                                                                                                                                                            ; |Block1|core:inst14|state[2]                                                                                                                                                            ; q                ;
; |Block1|core:inst14|state[2]~_Duplicate_1                                                                                                                                               ; |Block1|core:inst14|state[2]~_Duplicate_1                                                                                                                                               ; q                ;
; |Block1|core:inst14|state[3]~_Duplicate_1                                                                                                                                               ; |Block1|core:inst14|state[3]~_Duplicate_1                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|DataOut[7]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[7]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[6]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[6]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[5]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[5]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[4]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[4]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[3]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[3]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[2]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[2]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[1]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[1]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[0]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[0]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[31]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[31]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[30]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[30]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[29]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[29]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[28]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[28]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[27]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[27]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[26]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[26]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[25]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[25]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[24]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[24]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[23]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[23]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[22]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[22]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[21]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[21]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[20]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[20]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[19]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[19]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[18]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[18]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[17]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[17]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[16]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[16]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[15]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[15]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[14]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[14]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[13]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[13]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[12]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[12]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[11]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[11]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[10]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[10]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[9]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[9]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[8]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[8]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[7]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[7]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[6]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[6]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[5]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[5]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[4]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[4]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[3]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[3]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[2]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[2]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[1]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[1]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[0]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[0]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tIndex[4]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[4]                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|tIndex[3]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[3]                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|tIndex[2]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[2]                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|tIndex[1]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[1]                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|tIndex[0]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[0]                                                                                                                                               ; q                ;
; |Block1|MyUart:inst15|Tx                                                                                                                                                                ; |Block1|MyUart:inst15|Tx                                                                                                                                                                ; q                ;
; |Block1|MyRx:inst1|DataOut[7]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[7]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[6]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[6]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[5]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[5]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[4]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[4]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[3]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[3]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[2]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[2]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[1]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[1]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[0]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[0]                                                                                                                                                           ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_NEW_REG0                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_OTERM1                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_NEW_REG4                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_OTERM5                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_NEW_REG6                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_OTERM7                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_NEW_REG10                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_OTERM11                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_NEW_REG12                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_OTERM13                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_NEW_REG16                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_OTERM17                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_NEW_REG18                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_OTERM19                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_NEW_REG22                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_OTERM23                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_NEW_REG24                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_OTERM25                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_NEW_REG28                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_OTERM29                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_NEW_REG30                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_OTERM31                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_NEW_REG34                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_OTERM35                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_NEW_REG36                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_OTERM37                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_NEW_REG40                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_OTERM41                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_NEW_REG42                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_OTERM43                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_NEW_REG46                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_OTERM47                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_NEW_REG48                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_OTERM49                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_NEW_REG52                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_OTERM53                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_NEW_REG54                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_OTERM55                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_NEW_REG58                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_OTERM59                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_NEW_REG60                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_OTERM61                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_NEW_REG64                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_OTERM65                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_NEW_REG66                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_OTERM67                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_NEW_REG70                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_OTERM71                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_NEW_REG72                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_OTERM73                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_NEW_REG76                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_OTERM77                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_NEW_REG78                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_OTERM79                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_NEW_REG80                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM81                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_NEW_REG82                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM83                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_NEW_REG84                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_OTERM85                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_NEW_REG86                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_OTERM87                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_NEW_REG88                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM89                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_NEW_REG90                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM91                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_NEW_REG92                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM93                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_NEW_REG94                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM95                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_NEW_REG96                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM97                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_NEW_REG98                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM99                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_NEW_REG100                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM101                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_NEW_REG102                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM103                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_NEW_REG104                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM105                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_NEW_REG106                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM107                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_NEW_REG108                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM109                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_NEW_REG110                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM111                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_NEW_REG112                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM113                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_NEW_REG114                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM115                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_NEW_REG116                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_OTERM117                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_NEW_REG118                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_OTERM119                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_NEW_REG120                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM121                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_NEW_REG122                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM123                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_NEW_REG124                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM125                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_NEW_REG126                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM127                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_NEW_REG128                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM129                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_NEW_REG130                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM131                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_NEW_REG134                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_OTERM135                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_NEW_REG136                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_OTERM137                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_NEW_REG138                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_OTERM139                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_NEW_REG140                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_OTERM141                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_NEW_REG142                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_OTERM143                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_NEW_REG144                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM145                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_NEW_REG146                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM147                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_NEW_REG148                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM149                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_NEW_REG150                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM151                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_NEW_REG152                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_OTERM153                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_NEW_REG154                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_OTERM155                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_NEW_REG156                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_OTERM157                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]_NEW_REG158                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]_OTERM159                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_NEW_REG160                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_OTERM161                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[2]_NEW_REG162                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[2]_OTERM163                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_NEW_REG164                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_OTERM165                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_NEW_REG166                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_OTERM167                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_NEW_REG168                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_OTERM169                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_NEW_REG172                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_OTERM173                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_NEW_REG174                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_OTERM175                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_NEW_REG176                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_OTERM177                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_NEW_REG178                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_OTERM179                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_NEW_REG180                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_OTERM181                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_NEW_REG182                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_OTERM183                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_NEW_REG184                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_OTERM185                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_NEW_REG186                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_OTERM187                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_NEW_REG190                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_OTERM191                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_NEW_REG192                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_OTERM193                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_NEW_REG194                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_OTERM195                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_NEW_REG196                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_OTERM197                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_NEW_REG198                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_OTERM199                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_NEW_REG200                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_OTERM201                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_NEW_REG202                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_OTERM203                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_NEW_REG204                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_OTERM205                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_NEW_REG206                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_OTERM207                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_NEW_REG208                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_OTERM209                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_NEW_REG210                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_OTERM211                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_NEW_REG212                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_OTERM213                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_NEW_REG214                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_OTERM215                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_NEW_REG216                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM217                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_NEW_REG218                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_OTERM219                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_NEW_REG220                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_OTERM221                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_NEW_REG222                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_OTERM223                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_NEW_REG224                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_OTERM225                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_NEW_REG226                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_OTERM227                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_NEW_REG228                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_OTERM229                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_NEW_REG230                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_OTERM231                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_NEW_REG232                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_OTERM233                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_NEW_REG234                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_OTERM235                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_NEW_REG236                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_OTERM237                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_NEW_REG238                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_OTERM239                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_NEW_REG240                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_OTERM241                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_NEW_REG242                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_OTERM243                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_NEW_REG244                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_OTERM245                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_NEW_REG246                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_OTERM247                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_NEW_REG248                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_OTERM249                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_NEW_REG250                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_OTERM251                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_NEW_REG252                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_OTERM253                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_NEW_REG254                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_OTERM255                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_NEW_REG256                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_OTERM257                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Equal1~0_NEW_REG258                                                                                                                                                ; |Block1|Decode:inst3|Equal1~0_OTERM259                                                                                                                                                  ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_NEW_REG260                                                          ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM261                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_NEW_REG262                                                          ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM263                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_NEW_REG264                                                          ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM265                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_NEW_REG266                                                         ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM267                                                           ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_NEW_REG268                                                          ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM269                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_NEW_REG270                                                          ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM271                                                            ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr0~0_NEW_REG272                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr0~0_OTERM273                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr1~0_NEW_REG274                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr1~0_OTERM275                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr2~0_NEW_REG276                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr2~0_OTERM277                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr3~0_NEW_REG278                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr3~0_OTERM279                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr4~0_NEW_REG280                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr4~0_OTERM281                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr5~0_NEW_REG282                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr5~0_OTERM283                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr6~0_NEW_REG284                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr6~0_OTERM285                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~0_NEW_REG286                                                                                                                                             ; |Block1|Decode:inst3|SetInit_S~0_OTERM287                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|SetTrigTime~0_NEW_REG288                                                                                                                                           ; |Block1|Decode:inst3|SetTrigTime~0_OTERM289                                                                                                                                             ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr0~0_NEW_REG290                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr0~0_OTERM291                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr1~0_NEW_REG292                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr1~0_OTERM293                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr2~0_NEW_REG294                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr2~0_OTERM295                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr3~0_NEW_REG296                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr3~0_OTERM297                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr4~0_NEW_REG298                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr4~0_OTERM299                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr5~0_NEW_REG300                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr5~0_OTERM301                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr6~0_NEW_REG302                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr6~0_OTERM303                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr0~0_NEW_REG304                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr0~0_OTERM305                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr1~0_NEW_REG306                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr1~0_OTERM307                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr2~0_NEW_REG308                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr2~0_OTERM309                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr3~0_NEW_REG310                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr3~0_OTERM311                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr4~0_NEW_REG312                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr4~0_OTERM313                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr6~0_NEW_REG316                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr6~0_OTERM317                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr0~0_NEW_REG318                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr0~0_OTERM319                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr1~0_NEW_REG320                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr1~0_OTERM321                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr2~0_NEW_REG322                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr2~0_OTERM323                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr3~0_NEW_REG324                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr3~0_OTERM325                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr4~0_NEW_REG326                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr4~0_OTERM327                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr5~0_NEW_REG328                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr5~0_OTERM329                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr6~0_NEW_REG330                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr6~0_OTERM331                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~0_NEW_REG332                                                                                                                                             ; |Block1|Decode:inst3|SetInit_S~0_OTERM333                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|SetTrigTime~0_NEW_REG334                                                                                                                                           ; |Block1|Decode:inst3|SetTrigTime~0_OTERM335                                                                                                                                             ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr0~0_NEW_REG336                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr0~0_OTERM337                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr1~0_NEW_REG338                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr1~0_OTERM339                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr2~0_NEW_REG340                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr2~0_OTERM341                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr3~0_NEW_REG342                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr3~0_OTERM343                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr4~0_NEW_REG344                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr4~0_OTERM345                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr5~0_NEW_REG346                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr5~0_OTERM347                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr6~0_NEW_REG348                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr6~0_OTERM349                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr0~0_NEW_REG350                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr0~0_OTERM351                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr1~0_NEW_REG352                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr1~0_OTERM353                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr2~0_NEW_REG354                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr2~0_OTERM355                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr3~0_NEW_REG356                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr3~0_OTERM357                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr4~0_NEW_REG358                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr4~0_OTERM359                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr5~0_NEW_REG360                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr5~0_OTERM361                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr6~0_NEW_REG362                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr6~0_OTERM363                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[120]_NEW394                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[120]_OTERM395                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[88]_NEW396                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[88]_OTERM397                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[56]_NEW398                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[56]_OTERM399                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[96]_NEW400                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[96]_OTERM401                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[32]_NEW402                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[32]_OTERM403                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[64]_NEW404                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[64]_OTERM405                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[112]_NEW406                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[112]_OTERM407                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[48]_NEW408                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[48]_OTERM409                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[80]_NEW410                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[80]_OTERM411                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[104]_NEW412                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[104]_OTERM413                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[72]_NEW414                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[72]_OTERM415                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[40]_NEW416                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[40]_OTERM417                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[121]_NEW418                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[121]_OTERM419                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[97]_NEW420                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[97]_OTERM421                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[105]_NEW422                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[105]_OTERM423                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[113]_NEW424                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[113]_OTERM425                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[89]_NEW426                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[89]_OTERM427                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[65]_NEW428                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[65]_OTERM429                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[81]_NEW430                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[81]_OTERM431                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[73]_NEW432                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[73]_OTERM433                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[57]_NEW434                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[57]_OTERM435                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[33]_NEW436                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[33]_OTERM437                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[41]_NEW438                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[41]_OTERM439                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[49]_NEW440                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[49]_OTERM441                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[123]_NEW442                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[123]_OTERM443                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[99]_NEW444                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[99]_OTERM445                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[115]_NEW446                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[115]_OTERM447                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[107]_NEW448                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[107]_OTERM449                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[59]_NEW450                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[59]_OTERM451                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[35]_NEW452                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[35]_OTERM453                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[51]_NEW454                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[51]_OTERM455                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[43]_NEW456                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[43]_OTERM457                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[91]_NEW458                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[91]_OTERM459                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[67]_NEW460                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[67]_OTERM461                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[75]_NEW462                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[75]_OTERM463                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[83]_NEW464                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[83]_OTERM465                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[124]_NEW466                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[124]_OTERM467                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[92]_NEW468                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[92]_OTERM469                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[60]_NEW470                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[60]_OTERM471                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[100]_NEW472                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[100]_OTERM473                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[36]_NEW474                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[36]_OTERM475                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[68]_NEW476                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[68]_OTERM477                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[116]_NEW478                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[116]_OTERM479                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[52]_NEW480                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[52]_OTERM481                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[84]_NEW482                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[84]_OTERM483                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[108]_NEW484                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[108]_OTERM485                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[76]_NEW486                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[76]_OTERM487                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[44]_NEW488                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[44]_OTERM489                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[126]_NEW490                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[126]_OTERM491                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[62]_NEW492                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[62]_OTERM493                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[94]_NEW494                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[94]_OTERM495                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[102]_NEW496                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[102]_OTERM497                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[70]_NEW498                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[70]_OTERM499                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[38]_NEW500                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[38]_OTERM501                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[110]_NEW502                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[110]_OTERM503                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[46]_NEW504                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[46]_OTERM505                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[78]_NEW506                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[78]_OTERM507                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[118]_NEW508                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[118]_OTERM509                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[86]_NEW510                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[86]_OTERM511                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[54]_NEW512                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[54]_OTERM513                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_NEW514                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_OTERM515                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_NEW516                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM517                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_NEW518                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_OTERM519                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_NEW520                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_OTERM521                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_NEW522                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_OTERM523                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_NEW524                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_OTERM525                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_NEW526                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_OTERM527                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_NEW528                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_OTERM529                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_NEW530                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_OTERM531                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_NEW532                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_OTERM533                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_NEW534                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_OTERM535                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_NEW536                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_OTERM537                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_NEW538                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_OTERM539                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_NEW540                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_OTERM541                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_NEW542                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_OTERM543                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_NEW544                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_OTERM545                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_NEW546                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM547                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_NEW548                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_OTERM549                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_NEW550                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_OTERM551                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_NEW552                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM553                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tIndex[2]~_Duplicate_1_NEW566                                                                                                                           ; |Block1|OutputController:inst13|tIndex[2]~_Duplicate_1_OTERM567                                                                                                                         ; combout          ;
; |Block1|OutputController:inst13|tIndex[3]~_Duplicate_1_NEW568                                                                                                                           ; |Block1|OutputController:inst13|tIndex[3]~_Duplicate_1_OTERM569                                                                                                                         ; combout          ;
; |Block1|OutputController:inst13|tIndex[4]~_Duplicate_1_NEW570                                                                                                                           ; |Block1|OutputController:inst13|tIndex[4]~_Duplicate_1_OTERM571                                                                                                                         ; combout          ;
; |Block1|OutputController:inst13|tDataIn[122]_NEW576                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[122]_OTERM577                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[58]_NEW578                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[58]_OTERM579                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[90]_NEW580                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[90]_OTERM581                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[98]_NEW582                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[98]_OTERM583                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[66]_NEW584                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[66]_OTERM585                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[34]_NEW586                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[34]_OTERM587                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[106]_NEW588                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[106]_OTERM589                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[42]_NEW590                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[42]_OTERM591                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[74]_NEW592                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[74]_OTERM593                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[114]_NEW594                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[114]_OTERM595                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[82]_NEW596                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[82]_OTERM597                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[50]_NEW598                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[50]_OTERM599                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[125]_NEW600                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[125]_OTERM601                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[101]_NEW602                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[101]_OTERM603                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[109]_NEW604                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[109]_OTERM605                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[117]_NEW606                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[117]_OTERM607                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[93]_NEW608                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[93]_OTERM609                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[69]_NEW610                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[69]_OTERM611                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[85]_NEW612                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[85]_OTERM613                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[77]_NEW614                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[77]_OTERM615                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[61]_NEW616                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[61]_OTERM617                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[37]_NEW618                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[37]_OTERM619                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[45]_NEW620                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[45]_OTERM621                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[53]_NEW622                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[53]_OTERM623                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[127]_NEW624                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[127]_OTERM625                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[103]_NEW626                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[103]_OTERM627                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[119]_NEW628                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[119]_OTERM629                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[111]_NEW630                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[111]_OTERM631                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[63]_NEW632                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[63]_OTERM633                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[39]_NEW634                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[39]_OTERM635                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[55]_NEW636                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[55]_OTERM637                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[47]_NEW638                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[47]_OTERM639                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[95]_NEW640                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[95]_OTERM641                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[71]_NEW642                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[71]_OTERM643                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[79]_NEW644                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[79]_OTERM645                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[87]_NEW646                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[87]_OTERM647                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[2]~_Duplicate_1_NEW648                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[2]~_Duplicate_1_OTERM649                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[5]~_Duplicate_1_NEW650                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[5]~_Duplicate_1_OTERM651                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[7]~_Duplicate_1_NEW652                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[7]~_Duplicate_1_OTERM653                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[10]~_Duplicate_1_NEW654                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[10]~_Duplicate_1_OTERM655                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[13]~_Duplicate_1_NEW656                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[13]~_Duplicate_1_OTERM657                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[15]~_Duplicate_1_NEW658                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[15]~_Duplicate_1_OTERM659                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[18]~_Duplicate_1_NEW660                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[18]~_Duplicate_1_OTERM661                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[21]~_Duplicate_1_NEW662                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[21]~_Duplicate_1_OTERM663                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[23]~_Duplicate_1_NEW664                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[23]~_Duplicate_1_OTERM665                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[26]~_Duplicate_1_NEW666                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[26]~_Duplicate_1_OTERM667                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[29]~_Duplicate_1_NEW668                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[29]~_Duplicate_1_OTERM669                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[31]~_Duplicate_1_NEW670                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[31]~_Duplicate_1_OTERM671                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|DataOut[1]~_Duplicate_1_NEW672                                                                                                                          ; |Block1|OutputController:inst13|DataOut[1]~_Duplicate_1_OTERM673                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|DataOut[3]~_Duplicate_1_NEW674                                                                                                                          ; |Block1|OutputController:inst13|DataOut[3]~_Duplicate_1_OTERM675                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|DataOut[4]~_Duplicate_1_NEW676                                                                                                                          ; |Block1|OutputController:inst13|DataOut[4]~_Duplicate_1_OTERM677                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|DataOut[6]~_Duplicate_1_NEW678                                                                                                                          ; |Block1|OutputController:inst13|DataOut[6]~_Duplicate_1_OTERM679                                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_NEW_REG682                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM683                                                    ; q                ;
; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_NEW_REG704                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM705                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_NEW_REG706                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM707                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_NEW_REG708                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM709                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_NEW_REG710                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_OTERM711                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_NEW_REG712                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_OTERM713                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_NEW_REG714                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_OTERM715                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_NEW_REG716                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_OTERM717                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_NEW_REG718                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_OTERM719                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_NEW_REG720                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_OTERM721                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_NEW_REG722                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_OTERM723                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_NEW_REG724                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_OTERM725                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_NEW_REG726                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_OTERM727                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_NEW_REG728                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_OTERM729                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_NEW_REG730                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM731                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_NEW_REG732                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM733                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_NEW_REG758                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM759                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_NEW_REG760                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM761                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_NEW_REG762                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_OTERM763                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_NEW_REG764                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_OTERM765                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_NEW_REG766                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_OTERM767                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_NEW_REG768                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_OTERM769                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_NEW_REG770                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_OTERM771                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_NEW_REG772                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_OTERM773                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_NEW_REG774                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_OTERM775                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_NEW_REG776                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_OTERM777                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_NEW_REG778                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_OTERM779                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_NEW_REG780                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_OTERM781                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_NEW_REG782                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_OTERM783                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_NEW_REG784                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_OTERM785                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_NEW_REG786                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_OTERM787                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_NEW_REG788                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_OTERM789                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_NEW_REG790                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_OTERM791                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_NEW_REG792                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_OTERM793                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_NEW_REG794                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_OTERM795                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_NEW_REG796                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_OTERM797                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_NEW_REG798                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_OTERM799                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_NEW_REG800                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_OTERM801                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_NEW_REG802                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_OTERM803                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_NEW_REG804                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_OTERM805                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_NEW_REG806                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_OTERM807                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_NEW_REG808                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_OTERM809                                                                                                                        ; q                ;
; |Block1|core:inst14|state[2]~_Duplicate_2_NEW_REG812                                                                                                                                    ; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM813                                                                                                                                      ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_NEW_REG150_NEW834                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_NEW_REG150_OTERM835                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_NEW_REG130_NEW836                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_NEW_REG130_OTERM837                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_NEW_REG146_NEW838                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_NEW_REG146_OTERM839                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_NEW_REG142_NEW840                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_NEW_REG142_OTERM841                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_NEW_REG126_NEW842                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_NEW_REG126_OTERM843                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_NEW_REG98_NEW844                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_NEW_REG98_OTERM845                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_NEW_REG94_NEW846                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_NEW_REG94_OTERM847                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_NEW_REG90_NEW848                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_NEW_REG90_OTERM849                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_NEW_REG122_NEW850                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_NEW_REG122_OTERM851                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_NEW_REG86_NEW852                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_NEW_REG86_OTERM853                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_NEW_REG118_NEW854                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_NEW_REG118_OTERM855                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_NEW_REG114_NEW856                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_NEW_REG114_OTERM857                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_NEW_REG110_NEW858                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_NEW_REG110_OTERM859                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_NEW_REG82_NEW860                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_NEW_REG82_OTERM861                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_NEW_REG106_NEW862                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_NEW_REG106_OTERM863                                                                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_NEW_REG102_NEW864                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_NEW_REG102_OTERM865                                                                                                                 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff_NEW866                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff_OTERM867                                                        ; combout          ;
; |Block1|inst7_RESYN948                                                                                                                                                                  ; |Block1|inst7_RESYN948_BDD949                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate                                                                                                                                               ; |Block1|Decode:inst3|SetInit_S~_Duplicate_3                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_4                                                                                                                                             ; |Block1|Decode:inst3|SetInit_S~_Duplicate_5                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9                                                                                                                                    ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~20_Duplicate                                                                                                                 ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~20_Duplicate_33                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~7_Duplicate                                                                                                                  ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~7_Duplicate_34                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~4_Duplicate                                                                                                     ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~4_Duplicate_18                                                                                                  ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_10                                                                                                                                   ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_11                                                                                                                                   ; q                ;
; |Block1|Decode:inst3|Order[3]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|Order[3]~_Duplicate_2                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Order[2]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|Order[2]~_Duplicate_3                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr5~0_NEW_REG314_Duplicate                                                                                                                                  ; |Block1|SEG7_LUT:inst29|WideOr5~0_OTERM315_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Order[7]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|Order[7]~_Duplicate_4                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|TrigEN~1_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|TrigEN~1_Duplicate_12                                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|Data[3]~_Duplicate_1                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|Data[2]~_Duplicate_2                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|Data[1]~_Duplicate_3                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|Data[0]~_Duplicate_4                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_11                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_12                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_15                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_16                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_21                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_22                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_23                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_24                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_25                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_26                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_27                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_28                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_29                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_30                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_31                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_32                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_33                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_34                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_35                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_36                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_41                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_42                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_51                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_52                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_53                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_54                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn~13_Duplicate                                                                                                                                    ; |Block1|OutputController:inst13|tDataIn~13_Duplicate_419                                                                                                                                ; combout          ;
; |Block1|OutputController:inst13|tDataIn~14_Duplicate                                                                                                                                    ; |Block1|OutputController:inst13|tDataIn~14_Duplicate_420                                                                                                                                ; combout          ;
; |Block1|OutputController:inst13|tDataIn~16_Duplicate                                                                                                                                    ; |Block1|OutputController:inst13|tDataIn~16_Duplicate_421                                                                                                                                ; combout          ;
; |Block1|OutputController:inst13|tDataIn~1_Duplicate                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn~1_Duplicate_422                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|tDataIn~9_Duplicate                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn~9_Duplicate_423                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|tDataIn~2_Duplicate                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn~2_Duplicate_424                                                                                                                                 ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_59                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_60                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_10                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_11                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_16                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_17                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_18                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_19                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_Duplicate                                                                                                                            ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9_Duplicate                                                                                                                          ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_6_Duplicate                                                                                                                                   ; |Block1|Decode:inst3|SetInit_S~_Duplicate_7_Duplicate                                                                                                                                   ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_12_Duplicate                                                                                                                                  ; |Block1|Decode:inst3|SetInit_S~_Duplicate_13_Duplicate                                                                                                                                  ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_20                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_21                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_8_Duplicate                                                                                                                                   ; |Block1|Decode:inst3|SetInit_S~_Duplicate_9_Duplicate                                                                                                                                   ; q                ;
; |Block1|Decode:inst3|state[0]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|state[0]~_Duplicate_3                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|state[1]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|state[1]~_Duplicate_4                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|adden~1_Duplicate                                                                                                                                                  ; |Block1|Decode:inst3|adden~1_Duplicate_7                                                                                                                                                ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_37_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[3]~_Duplicate_38_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_61                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_62                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_5_Duplicate                                                                                                                                     ; |Block1|Decode:inst3|Data[3]~_Duplicate_6_Duplicate                                                                                                                                     ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_39_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[3]~_Duplicate_40_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_7_Duplicate                                                                                                                                     ; |Block1|Decode:inst3|Data[3]~_Duplicate_8_Duplicate                                                                                                                                     ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_43_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[2]~_Duplicate_44_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_9_Duplicate                                                                                                                                     ; |Block1|Decode:inst3|Data[2]~_Duplicate_10_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_65                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_66                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_47_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[1]~_Duplicate_48_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_49_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[1]~_Duplicate_50_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_17_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_18_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_67                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_68                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_55_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_56_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_69                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_70                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_57_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_58_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_71                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_72                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_73                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_74                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_75                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_76                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_77                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_78                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_79                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_80                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_81                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_82                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_83                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_84                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_85                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_86                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_89                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_90                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_22                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_23                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Order[7]~_Duplicate_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|Order[7]~_Duplicate_4_Duplicate                                                                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate                                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate_31                                                               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate_32                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate_33                                                               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate_34                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate_35                                                               ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate_36                                                               ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate_37                                                               ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_95                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_96                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_24                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_25                                                                                                                                            ; q                ;
; |Block1|inst49~_Duplicate_Duplicate_Duplicate                                                                                                                                           ; |Block1|inst49~_Duplicate_1_Duplicate_Duplicate                                                                                                                                         ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_14_Duplicate                                                                                                                                  ; |Block1|Decode:inst3|SetInit_S~_Duplicate_15_Duplicate                                                                                                                                  ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_26                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_27                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|adden~_Duplicate_1_Duplicate_Duplicate                                                                                                                             ; |Block1|Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Equal1~0_NEW_REG258_Duplicate_Duplicate                                                                                                                            ; |Block1|Decode:inst3|Equal1~0_OTERM259_Duplicate_Duplicate                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn~11_Duplicate_Duplicate_Duplicate                                                                                                                ; |Block1|OutputController:inst13|tDataIn~11_Duplicate_418_Duplicate_Duplicate                                                                                                            ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_97                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_98                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_63_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[2]~_Duplicate_64_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_45_Duplicate_Duplicate                                                                                                                          ; |Block1|Decode:inst3|Data[2]~_Duplicate_46_Duplicate_Duplicate                                                                                                                          ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_99                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_100                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_101                                                                                                                                             ; |Block1|Decode:inst3|Data[1]~_Duplicate_102                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_91_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[1]~_Duplicate_92_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_13_Duplicate_Duplicate                                                                                                                          ; |Block1|Decode:inst3|Data[1]~_Duplicate_14_Duplicate_Duplicate                                                                                                                          ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_103                                                                                                                                             ; |Block1|Decode:inst3|Data[0]~_Duplicate_104                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_93_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_94_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_87_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_88_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_19_Duplicate_Duplicate                                                                                                                          ; |Block1|Decode:inst3|Data[0]~_Duplicate_20_Duplicate_Duplicate                                                                                                                          ; q                ;
; |Block1|OutputController:inst13|tDataIn~15_Duplicate_Duplicate                                                                                                                          ; |Block1|OutputController:inst13|tDataIn~15_Duplicate_425_Duplicate                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|state[0]~_Duplicate_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|state[0]~_Duplicate_3_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|state[1]~_Duplicate_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|state[1]~_Duplicate_4_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|SetInit_S~0_NEW_REG286_Duplicate_Duplicate                                                                                                                         ; |Block1|Decode:inst3|SetInit_S~0_OTERM287_Duplicate_Duplicate                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[6]~_Duplicate_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|Order[6]~_Duplicate_5_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Equal1~0_NEW_REG258_Duplicate_2_Duplicate                                                                                                                          ; |Block1|Decode:inst3|Equal1~0_OTERM259_Duplicate_3_Duplicate                                                                                                                            ; q                ;
; |Block1|Decode:inst3|TrigEN~1_Duplicate_13                                                                                                                                              ; |Block1|Decode:inst3|TrigEN~1_Duplicate_14                                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_105                                                                                                                                             ; |Block1|Decode:inst3|Data[3]~_Duplicate_106                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_28                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_29                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_30                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_31                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_32                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_33                                                                                                                                            ; q                ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder                                                                                                                ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder                                                                                                                ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~feeder                                                                                                               ; combout          ;
; |Block1|Decode:inst3|Order[0]~feeder                                                                                                                                                    ; |Block1|Decode:inst3|Order[0]~feeder                                                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_36feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_36feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_104feeder                                                                                                                                       ; |Block1|Decode:inst3|Data[0]~_Duplicate_104feeder                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_18_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_18_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_68feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_68feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_4feeder                                                                                                                                         ; |Block1|Decode:inst3|Data[0]~_Duplicate_4feeder                                                                                                                                         ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_70feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_70feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_20_Duplicate_Duplicatefeeder                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_20_Duplicate_Duplicatefeeder                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_86feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_86feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_34feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_34feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_54feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_54feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_88_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_88_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_56_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_56_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_58_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_58_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_94_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_94_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_102feeder                                                                                                                                       ; |Block1|Decode:inst3|Data[1]~_Duplicate_102feeder                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_3feeder                                                                                                                                         ; |Block1|Decode:inst3|Data[1]~_Duplicate_3feeder                                                                                                                                         ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_66feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_66feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_14_Duplicate_Duplicatefeeder                                                                                                                    ; |Block1|Decode:inst3|Data[1]~_Duplicate_14_Duplicate_Duplicatefeeder                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_78feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_78feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_30feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_30feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_32feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_32feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_52feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_52feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_48_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_48_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_50_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_50_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_80feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_80feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_92_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_92_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Order[2]~_Duplicate_3feeder                                                                                                                                        ; |Block1|Decode:inst3|Order[2]~_Duplicate_3feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[2]~feeder                                                                                                                                                     ; |Block1|Decode:inst3|Data[2]~feeder                                                                                                                                                     ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_46_Duplicate_Duplicatefeeder                                                                                                                    ; |Block1|Decode:inst3|Data[2]~_Duplicate_46_Duplicate_Duplicatefeeder                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_10_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_10_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_44_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_44_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_26feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[2]~_Duplicate_26feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_60feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[2]~_Duplicate_60feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_38_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_38_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_24feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[3]~_Duplicate_24feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_42feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[3]~_Duplicate_42feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_40_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_40_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_22feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[3]~_Duplicate_22feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_74feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[3]~_Duplicate_74feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Order[5]~feeder                                                                                                                                                    ; |Block1|Decode:inst3|Order[5]~feeder                                                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Order[7]~_Duplicate_4feeder                                                                                                                                        ; |Block1|Decode:inst3|Order[7]~_Duplicate_4feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr5~0_OTERM315_Duplicatefeeder                                                                                                                              ; |Block1|SEG7_LUT:inst29|WideOr5~0_OTERM315_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr6~0_OTERM317feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst29|WideOr6~0_OTERM317feeder                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM261~feeder                                                     ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM261~feeder                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM263~feeder                                                     ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM263~feeder                                                     ; combout          ;
; |Block1|Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicatefeeder                                                                                                                     ; |Block1|Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicatefeeder                                                                                                                     ; combout          ;
; |Block1|Decode:inst3|adden~_Duplicate_1feeder                                                                                                                                           ; |Block1|Decode:inst3|adden~_Duplicate_1feeder                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Equal1~0_OTERM259_Duplicate_3_Duplicatefeeder                                                                                                                      ; |Block1|Decode:inst3|Equal1~0_OTERM259_Duplicate_3_Duplicatefeeder                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1feeder                                                                                                                                          ; |Block1|Decode:inst3|TrigEN~_Duplicate_1feeder                                                                                                                                          ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9feeder                                                                                                                              ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9feeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_11feeder                                                                                                                             ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_11feeder                                                                                                                             ; combout          ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_31feeder                                                                                                                                      ; |Block1|Decode:inst3|SetInit_S~_Duplicate_31feeder                                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|SetInit_S~feeder                                                                                                                                                   ; |Block1|Decode:inst3|SetInit_S~feeder                                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_OTERM205~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_OTERM205~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_OTERM251~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_OTERM251~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_OTERM161~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_OTERM161~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]_OTERM159~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]_OTERM159~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_OTERM155~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_OTERM155~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_OTERM139~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_OTERM139~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[2]_OTERM163~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[2]_OTERM163~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_OTERM157~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_OTERM157~feeder                                                                                                                     ; combout          ;
; |Block1|MyRx:inst1|DataOut[0]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[0]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|MyRx:inst1|DataOut[1]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[1]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|MyRx:inst1|DataOut[4]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[4]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|MyRx:inst1|DataOut[5]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[5]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|MyRx:inst1|DataOut[7]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[7]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|DataOut[7]~_Duplicate_1feeder                                                                                                                           ; |Block1|OutputController:inst13|DataOut[7]~_Duplicate_1feeder                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|DataOut[5]~_Duplicate_1feeder                                                                                                                           ; |Block1|OutputController:inst13|DataOut[5]~_Duplicate_1feeder                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|DataOut[2]~_Duplicate_1feeder                                                                                                                           ; |Block1|OutputController:inst13|DataOut[2]~_Duplicate_1feeder                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|DataOut[0]~_Duplicate_1feeder                                                                                                                           ; |Block1|OutputController:inst13|DataOut[0]~_Duplicate_1feeder                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM265~feeder                                                     ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM265~feeder                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM271~feeder                                                     ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM271~feeder                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM267~feeder                                                    ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM267~feeder                                                    ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr0~0_OTERM273feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr0~0_OTERM273feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr1~0_OTERM275feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr1~0_OTERM275feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr2~0_OTERM277feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr2~0_OTERM277feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr3~0_OTERM279feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr3~0_OTERM279feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr4~0_OTERM281feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr4~0_OTERM281feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr5~0_OTERM283feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr5~0_OTERM283feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|SetInit_S~0_OTERM287_Duplicate_Duplicatefeeder                                                                                                                     ; |Block1|Decode:inst3|SetInit_S~0_OTERM287_Duplicate_Duplicatefeeder                                                                                                                     ; combout          ;
; |Block1|Decode:inst3|SetInit_S~0_OTERM287feeder                                                                                                                                         ; |Block1|Decode:inst3|SetInit_S~0_OTERM287feeder                                                                                                                                         ; combout          ;
; |Block1|Decode:inst3|SetTrigTime~0_OTERM289feeder                                                                                                                                       ; |Block1|Decode:inst3|SetTrigTime~0_OTERM289feeder                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr0~0_OTERM291feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst42|WideOr0~0_OTERM291feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr1~0_OTERM293feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst42|WideOr1~0_OTERM293feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr2~0_OTERM295feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst42|WideOr2~0_OTERM295feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr4~0_OTERM299feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst42|WideOr4~0_OTERM299feeder                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM145~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM145~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_OTERM181~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_OTERM181~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_OTERM221~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_OTERM221~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_OTERM229~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_OTERM229~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_OTERM187~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_OTERM187~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_OTERM223~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_OTERM223~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM121~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM121~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_OTERM179~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_OTERM179~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_OTERM183~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_OTERM183~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_OTERM215~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_OTERM215~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_OTERM219~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_OTERM219~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_OTERM227~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_OTERM227~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_OTERM257~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_OTERM257~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM149~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM149~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_OTERM225~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_OTERM225~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_OTERM233~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_OTERM233~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_OTERM153~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_OTERM153~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM89~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM89~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM105~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM105~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM109~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM109~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM125~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM125~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM129~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM129~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_OTERM165~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_OTERM165~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_OTERM169~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_OTERM169~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_OTERM199~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_OTERM199~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_OTERM209~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_OTERM209~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM217~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM217~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_OTERM231~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_OTERM231~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_OTERM237~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_OTERM237~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_OTERM241~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_OTERM241~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_OTERM247~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_OTERM247~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_OTERM253~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_OTERM253~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM97~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM97~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM101~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM101~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM113~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM113~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_OTERM195~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_OTERM195~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_OTERM197~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_OTERM197~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_OTERM201~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_OTERM201~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_OTERM203~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_OTERM203~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_OTERM235~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_OTERM235~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_OTERM249~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_OTERM249~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM81~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM81~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM93~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM93~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_OTERM167~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_OTERM167~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_OTERM177~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_OTERM177~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_OTERM185~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_OTERM185~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_OTERM207~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_OTERM207~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_OTERM211~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_OTERM211~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_OTERM213~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_OTERM213~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_OTERM239~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_OTERM239~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_OTERM243~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_OTERM243~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_OTERM245~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_OTERM245~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_OTERM255~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_OTERM255~feeder                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9_Duplicatefeeder                                                                                                                    ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9_Duplicatefeeder                                                                                                                    ; combout          ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll_lock_sync~feeder                                            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll_lock_sync~feeder                                            ; combout          ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state~feeder          ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state~feeder          ; combout          ;
; |Block1|inst49~_Duplicate_1_Duplicate_Duplicatefeeder                                                                                                                                   ; |Block1|inst49~_Duplicate_1_Duplicate_Duplicatefeeder                                                                                                                                   ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                               ; Output Port Name                                                                                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1                                                            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone                                              ; scandone         ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1                                                            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_locked                                                ; locked           ;
; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|pll1                                                                                                       ; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_locked                                                                                           ; locked           ;
; |Block1|OutputController:inst13|DataOut[7]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[7]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[6]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[6]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[5]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[5]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[4]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[4]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[3]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[3]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[2]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[2]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[1]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[1]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|DataOut[0]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|DataOut[0]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|tDataIn[31]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[31]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[29]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[29]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[26]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[26]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[23]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[23]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[21]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[21]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[18]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[18]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[15]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[15]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[13]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[13]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[10]~_Duplicate_1                                                                                                                                ; |Block1|OutputController:inst13|tDataIn[10]~_Duplicate_1                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[7]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|tDataIn[7]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|tDataIn[5]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|tDataIn[5]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|OutputController:inst13|tDataIn[2]~_Duplicate_1                                                                                                                                 ; |Block1|OutputController:inst13|tDataIn[2]~_Duplicate_1                                                                                                                                 ; q                ;
; |Block1|MyUart:inst15|index[1]                                                                                                                                                          ; |Block1|MyUart:inst15|index[1]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|index[2]                                                                                                                                                          ; |Block1|MyUart:inst15|index[2]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|index[0]                                                                                                                                                          ; |Block1|MyUart:inst15|index[0]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|index[3]                                                                                                                                                          ; |Block1|MyUart:inst15|index[3]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|index[4]                                                                                                                                                          ; |Block1|MyUart:inst15|index[4]                                                                                                                                                          ; q                ;
; |Block1|OutputController:inst13|tDataIn[87]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[87]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[79]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[79]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[71]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[71]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[95]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[95]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[47]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[47]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[55]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[55]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[39]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[39]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[63]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[63]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[111]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[111]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[119]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[119]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[103]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[103]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[127]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[127]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[53]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[53]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[45]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[45]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[37]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[37]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[61]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[61]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[77]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[77]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[85]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[85]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[69]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[69]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[93]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[93]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[117]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[117]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[109]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[109]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[101]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[101]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[125]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[125]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[50]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[50]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[82]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[82]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[114]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[114]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[74]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[74]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[42]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[42]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[106]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[106]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[34]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[34]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[66]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[66]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[98]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[98]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[90]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[90]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[58]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[58]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[122]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[122]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|Add0~2                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~2                                                                                                                                                  ; cout             ;
; |Block1|OutputController:inst13|Add0~3                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~3                                                                                                                                                  ; combout          ;
; |Block1|OutputController:inst13|Add0~3                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~4                                                                                                                                                  ; cout             ;
; |Block1|OutputController:inst13|Add0~5                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~5                                                                                                                                                  ; combout          ;
; |Block1|OutputController:inst13|Add0~5                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~6                                                                                                                                                  ; cout             ;
; |Block1|OutputController:inst13|Add0~7                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~7                                                                                                                                                  ; combout          ;
; |Block1|OutputController:inst13|Add0~7                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~8                                                                                                                                                  ; cout             ;
; |Block1|OutputController:inst13|Add0~9                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~9                                                                                                                                                  ; combout          ;
; |Block1|MyUart:inst15|index[0]~5                                                                                                                                                        ; |Block1|MyUart:inst15|index[0]~5                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|index[0]~5                                                                                                                                                        ; |Block1|MyUart:inst15|index[0]~6                                                                                                                                                        ; cout             ;
; |Block1|MyUart:inst15|index[1]~7                                                                                                                                                        ; |Block1|MyUart:inst15|index[1]~7                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|index[1]~7                                                                                                                                                        ; |Block1|MyUart:inst15|index[1]~8                                                                                                                                                        ; cout             ;
; |Block1|MyUart:inst15|index[2]~11                                                                                                                                                       ; |Block1|MyUart:inst15|index[2]~11                                                                                                                                                       ; combout          ;
; |Block1|MyUart:inst15|index[2]~11                                                                                                                                                       ; |Block1|MyUart:inst15|index[2]~12                                                                                                                                                       ; cout             ;
; |Block1|MyUart:inst15|index[3]~13                                                                                                                                                       ; |Block1|MyUart:inst15|index[3]~13                                                                                                                                                       ; combout          ;
; |Block1|MyUart:inst15|index[3]~13                                                                                                                                                       ; |Block1|MyUart:inst15|index[3]~14                                                                                                                                                       ; cout             ;
; |Block1|MyUart:inst15|index[4]~15                                                                                                                                                       ; |Block1|MyUart:inst15|index[4]~15                                                                                                                                                       ; combout          ;
; |Block1|core:inst14|ENOUT~_Duplicate_1                                                                                                                                                  ; |Block1|core:inst14|ENOUT~_Duplicate_1                                                                                                                                                  ; q                ;
; |Block1|MyUart:inst15|RdCLK                                                                                                                                                             ; |Block1|MyUart:inst15|RdCLK                                                                                                                                                             ; q                ;
; |Block1|core:inst14|ENWFIFO                                                                                                                                                             ; |Block1|core:inst14|ENWFIFO                                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|adden~_Duplicate_1                                                                                                                                                 ; |Block1|Decode:inst3|adden~_Duplicate_1                                                                                                                                                 ; q                ;
; |Block1|core:inst14|ENTrig~_Duplicate_1                                                                                                                                                 ; |Block1|core:inst14|ENTrig~_Duplicate_1                                                                                                                                                 ; q                ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1                                                                                                                                                ; |Block1|Decode:inst3|TrigEN~_Duplicate_1                                                                                                                                                ; q                ;
; |Block1|Decode:inst3|SetInit_S                                                                                                                                                          ; |Block1|Decode:inst3|SetInit_S                                                                                                                                                          ; q                ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll_lock_sync                                                   ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll_lock_sync                                                   ; q                ;
; |Block1|Decode:inst3|SetTrigTime                                                                                                                                                        ; |Block1|Decode:inst3|SetTrigTime                                                                                                                                                        ; q                ;
; |Block1|core:inst14|state[3]~_Duplicate_2                                                                                                                                               ; |Block1|core:inst14|state[3]~_Duplicate_2                                                                                                                                               ; q                ;
; |Block1|core:inst14|state[1]~_Duplicate_2                                                                                                                                               ; |Block1|core:inst14|state[1]~_Duplicate_2                                                                                                                                               ; q                ;
; |Block1|MyUart:inst15|Tx~_Duplicate_1                                                                                                                                                   ; |Block1|MyUart:inst15|Tx~_Duplicate_1                                                                                                                                                   ; q                ;
; |Block1|AllStore:inst2|inst2~0                                                                                                                                                          ; |Block1|AllStore:inst2|inst2~0                                                                                                                                                          ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~0                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~0                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~1                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~1                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~2                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~2                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~3                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~3                                                                                                                            ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~4                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~4                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~5                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~5                                                                                                                            ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~6                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~6                                                                                                                            ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~8                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~8                                                                                                                            ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~9                                                                                                                            ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~9                                                                                                                            ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~10                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~10                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~0                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~0                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~11                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~11                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~12                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~12                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~13                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~13                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~14                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~14                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~1                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~1                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                                       ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                                       ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                                       ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~2                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~2                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~3                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~3                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~5                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~5                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~6                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~6                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~7                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~7                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~15                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~15                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~16                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~16                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~19                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~19                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~22                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~22                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~23                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~23                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~24                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~24                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~25                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~25                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~8                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~8                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~9                                                                                                               ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~9                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~10                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~10                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~11                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~11                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~12                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~12                                                                                                              ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~26                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~26                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~27                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~27                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                                                                                      ; q                ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~28                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~28                                                                                                                           ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                                                                                      ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                                                                                      ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~29                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~29                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~13                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~13                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~14                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~14                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~15                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~15                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|RD                                                                                                                                                      ; |Block1|OutputController:inst13|RD                                                                                                                                                      ; q                ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state                 ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state                 ; q                ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_state               ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_state               ; q                ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|busy                       ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|busy                       ; combout          ;
; |Block1|MyRx:inst1|DataOut[0]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[0]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[1]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[1]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[2]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[2]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[3]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[3]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr0~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr0~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr1~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr1~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr2~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr2~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr3~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr3~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr4~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr4~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr5~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr5~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst28|WideOr6~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst28|WideOr6~0                                                                                                                                                       ; combout          ;
; |Block1|MyRx:inst1|DataOut[4]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[4]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[5]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[5]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[6]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[6]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|DataOut[7]~_Duplicate_1                                                                                                                                              ; |Block1|MyRx:inst1|DataOut[7]~_Duplicate_1                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr0~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr0~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr1~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr1~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr2~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr2~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr3~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr3~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr4~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr4~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr5~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr5~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr6~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst29|WideOr6~0                                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|Order[0]                                                                                                                                                           ; |Block1|Decode:inst3|Order[0]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[1]                                                                                                                                                           ; |Block1|Decode:inst3|Order[1]                                                                                                                                                           ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr0~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr0~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr1~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr1~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr2~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr2~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr3~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr3~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr4~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr4~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr5~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr5~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr6~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst42|WideOr6~0                                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|Order[4]                                                                                                                                                           ; |Block1|Decode:inst3|Order[4]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[5]                                                                                                                                                           ; |Block1|Decode:inst3|Order[5]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[6]                                                                                                                                                           ; |Block1|Decode:inst3|Order[6]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[7]                                                                                                                                                           ; |Block1|Decode:inst3|Order[7]                                                                                                                                                           ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr0~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr0~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr1~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr1~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr2~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr2~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr3~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr3~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr4~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr4~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr5~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr5~0                                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr6~0                                                                                                                                                       ; |Block1|SEG7_LUT:inst43|WideOr6~0                                                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tIndex[4]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[4]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|OutputController:inst13|tIndex[3]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[3]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|OutputController:inst13|tIndex[2]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[2]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|OutputController:inst13|tIndex[1]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[1]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|OutputController:inst13|tIndex[0]~_Duplicate_1                                                                                                                                  ; |Block1|OutputController:inst13|tIndex[0]~_Duplicate_1                                                                                                                                  ; q                ;
; |Block1|MyUart:inst15|Tx~0                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~0                                                                                                                                                              ; combout          ;
; |Block1|MyUart:inst15|LessThan1~0                                                                                                                                                       ; |Block1|MyUart:inst15|LessThan1~0                                                                                                                                                       ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af                                                                                             ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af                                                                                             ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[0]                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[0]                                                                ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                 ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                 ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                 ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                 ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                                ; q                ;
; |Block1|Decode:inst3|state[1]                                                                                                                                                           ; |Block1|Decode:inst3|state[1]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|adden~0                                                                                                                                                            ; |Block1|Decode:inst3|adden~0                                                                                                                                                            ; combout          ;
; |Block1|Decode:inst3|state[0]                                                                                                                                                           ; |Block1|Decode:inst3|state[0]                                                                                                                                                           ; q                ;
; |Block1|Decode:inst3|adden~1                                                                                                                                                            ; |Block1|Decode:inst3|adden~1                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|DataReady                                                                                                                                                            ; |Block1|MyRx:inst1|DataReady                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Equal1~0                                                                                                                                                           ; |Block1|Decode:inst3|Equal1~0                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|TrigEN~0                                                                                                                                                           ; |Block1|Decode:inst3|TrigEN~0                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|TrigEN~1                                                                                                                                                           ; |Block1|Decode:inst3|TrigEN~1                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|SetInit_S~0                                                                                                                                                        ; |Block1|Decode:inst3|SetInit_S~0                                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|SetInit_S~1                                                                                                                                                        ; |Block1|Decode:inst3|SetInit_S~1                                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|SetTrigTime~0                                                                                                                                                      ; |Block1|Decode:inst3|SetTrigTime~0                                                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|SetTrigTime~1                                                                                                                                                      ; |Block1|Decode:inst3|SetTrigTime~1                                                                                                                                                      ; combout          ;
; |Block1|core:inst14|Mux4~0                                                                                                                                                              ; |Block1|core:inst14|Mux4~0                                                                                                                                                              ; combout          ;
; |Block1|inst54~0                                                                                                                                                                        ; |Block1|inst54~0                                                                                                                                                                        ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16                                                                                                              ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16                                                                                                              ; combout          ;
; |Block1|MyUart:inst15|Tx~1                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~1                                                                                                                                                              ; combout          ;
; |Block1|MyUart:inst15|store[0]                                                                                                                                                          ; |Block1|MyUart:inst15|store[0]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|store[3]                                                                                                                                                          ; |Block1|MyUart:inst15|store[3]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|store[1]                                                                                                                                                          ; |Block1|MyUart:inst15|store[1]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|Mux0~0                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~0                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|store[2]                                                                                                                                                          ; |Block1|MyUart:inst15|store[2]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|Mux0~1                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~1                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|store[4]                                                                                                                                                          ; |Block1|MyUart:inst15|store[4]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|store[7]                                                                                                                                                          ; |Block1|MyUart:inst15|store[7]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|store[5]                                                                                                                                                          ; |Block1|MyUart:inst15|store[5]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|Mux0~2                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~2                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|store[6]                                                                                                                                                          ; |Block1|MyUart:inst15|store[6]                                                                                                                                                          ; q                ;
; |Block1|MyUart:inst15|Mux0~3                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~3                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|Mux0~4                                                                                                                                                            ; |Block1|MyUart:inst15|Mux0~4                                                                                                                                                            ; combout          ;
; |Block1|MyUart:inst15|Tx~2                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~2                                                                                                                                                              ; combout          ;
; |Block1|16Trig:inst4|inst6~0                                                                                                                                                            ; |Block1|16Trig:inst4|inst6~0                                                                                                                                                            ; combout          ;
; |Block1|inst7                                                                                                                                                                           ; |Block1|inst7                                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Data[1]                                                                                                                                                            ; |Block1|Decode:inst3|Data[1]                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Data[0]                                                                                                                                                            ; |Block1|Decode:inst3|Data[0]                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Data[2]                                                                                                                                                            ; |Block1|Decode:inst3|Data[2]                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Data[3]                                                                                                                                                            ; |Block1|Decode:inst3|Data[3]                                                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|inst12~0                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~0                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|inst12~1                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~1                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|inst12~2                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~2                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|inst12~3                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~3                                                                                                                                                           ; combout          ;
; |Block1|16Trig:inst4|inst12~4                                                                                                                                                           ; |Block1|16Trig:inst4|inst12~4                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Data[4]                                                                                                                                                            ; |Block1|Decode:inst3|Data[4]                                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Data[5]                                                                                                                                                            ; |Block1|Decode:inst3|Data[5]                                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|always1~0                                                                                                                                               ; |Block1|OutputController:inst13|always1~0                                                                                                                                               ; combout          ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1        ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1        ; q                ;
; |Block1|MyRx:inst1|Data[3]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[3]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|num[3]                                                                                                                                                               ; |Block1|MyRx:inst1|num[3]                                                                                                                                                               ; q                ;
; |Block1|MyRx:inst1|num[1]                                                                                                                                                               ; |Block1|MyRx:inst1|num[1]                                                                                                                                                               ; q                ;
; |Block1|MyRx:inst1|num[2]                                                                                                                                                               ; |Block1|MyRx:inst1|num[2]                                                                                                                                                               ; q                ;
; |Block1|MyRx:inst1|num[0]                                                                                                                                                               ; |Block1|MyRx:inst1|num[0]                                                                                                                                                               ; q                ;
; |Block1|MyRx:inst1|Decoder0~0                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~0                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|state[2]                                                                                                                                                             ; |Block1|MyRx:inst1|state[2]                                                                                                                                                             ; q                ;
; |Block1|MyRx:inst1|state[0]                                                                                                                                                             ; |Block1|MyRx:inst1|state[0]                                                                                                                                                             ; q                ;
; |Block1|MyRx:inst1|state[1]                                                                                                                                                             ; |Block1|MyRx:inst1|state[1]                                                                                                                                                             ; q                ;
; |Block1|MyRx:inst1|DataOut[0]~0                                                                                                                                                         ; |Block1|MyRx:inst1|DataOut[0]~0                                                                                                                                                         ; combout          ;
; |Block1|MyRx:inst1|Data[4]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[4]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[5]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[5]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[6]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[6]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[7]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[7]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[8]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[8]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[9]                                                                                                                                                              ; |Block1|MyRx:inst1|Data[9]                                                                                                                                                              ; q                ;
; |Block1|MyRx:inst1|Data[10]                                                                                                                                                             ; |Block1|MyRx:inst1|Data[10]                                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|Equal0~0                                                                                                                                                           ; |Block1|Decode:inst3|Equal0~0                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Equal0~1                                                                                                                                                           ; |Block1|Decode:inst3|Equal0~1                                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Order[0]~0                                                                                                                                                         ; |Block1|Decode:inst3|Order[0]~0                                                                                                                                                         ; combout          ;
; |Block1|OutputController:inst13|DataOut~0                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~0                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~1                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~1                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~2                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~2                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~3                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~3                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~4                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~4                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~5                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~5                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~6                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~6                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~7                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~7                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~8                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~8                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut~9                                                                                                                                               ; |Block1|OutputController:inst13|DataOut~9                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|DataOut[7]~10                                                                                                                                           ; |Block1|OutputController:inst13|DataOut[7]~10                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn[54]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[54]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[86]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[86]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~11                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~11                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[118]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[118]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~12                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~12                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[78]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[78]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[46]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[46]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~13                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~13                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[110]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[110]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~14                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~14                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[38]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[38]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[70]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[70]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~15                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~15                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[102]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[102]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~16                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~16                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~17                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~17                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[94]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[94]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[62]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[62]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~18                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~18                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[126]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[126]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~19                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~19                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~20                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~20                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~21                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~21                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~22                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~22                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~23                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~23                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~24                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~24                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~25                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~25                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~26                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~26                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~27                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~27                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~28                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~28                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~29                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~29                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~30                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~30                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[44]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[44]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[76]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[76]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~31                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~31                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[108]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[108]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~32                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~32                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[84]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[84]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[52]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[52]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~33                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~33                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[116]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[116]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~34                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~34                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[68]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[68]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[36]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[36]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~35                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~35                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[100]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[100]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~36                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~36                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~37                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~37                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[60]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[60]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[92]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[92]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~38                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~38                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[124]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[124]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~39                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~39                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~40                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~40                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[83]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[83]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[75]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[75]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[67]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[67]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~41                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~41                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[91]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[91]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~42                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~42                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[43]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[43]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[51]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[51]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[35]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[35]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~43                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~43                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[59]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[59]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~44                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~44                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~45                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~45                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~46                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~46                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~47                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~47                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[107]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[107]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[115]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[115]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[99]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[99]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~48                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~48                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[123]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[123]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~49                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~49                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~50                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~50                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~51                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~51                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~52                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~52                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~53                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~53                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~54                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~54                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~55                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~55                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~56                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~56                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~57                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~57                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~58                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~58                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~59                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~59                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~60                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~60                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[49]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[49]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[41]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[41]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[33]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[33]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~61                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~61                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[57]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[57]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~62                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~62                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[73]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[73]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[81]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[81]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[65]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[65]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~63                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~63                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[89]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[89]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~64                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~64                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~65                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~65                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~66                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~66                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~67                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~67                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[113]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[113]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[105]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[105]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|tDataIn[97]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[97]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~68                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~68                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[121]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[121]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~69                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~69                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~70                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~70                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[40]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[40]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[72]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[72]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~71                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~71                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[104]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[104]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~72                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~72                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[80]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[80]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[48]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[48]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~73                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~73                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[112]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[112]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~74                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~74                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[64]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[64]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[32]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[32]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~75                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~75                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[96]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[96]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~76                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~76                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~77                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~77                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[56]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[56]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[88]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[88]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|DataOut~78                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~78                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn[120]                                                                                                                                            ; |Block1|OutputController:inst13|tDataIn[120]                                                                                                                                            ; q                ;
; |Block1|OutputController:inst13|DataOut~79                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~79                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|DataOut~80                                                                                                                                              ; |Block1|OutputController:inst13|DataOut~80                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|Add0~0                                                                                                                                                  ; |Block1|OutputController:inst13|Add0~0                                                                                                                                                  ; combout          ;
; |Block1|OutputController:inst13|always2~0                                                                                                                                               ; |Block1|OutputController:inst13|always2~0                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|always2~1                                                                                                                                               ; |Block1|OutputController:inst13|always2~1                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn[45]~0                                                                                                                                           ; |Block1|OutputController:inst13|tDataIn[45]~0                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~1                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~1                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~2                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~2                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~3                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~3                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~4                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~4                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~5                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~5                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~6                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~6                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~7                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~7                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~8                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~8                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~9                                                                                                                                               ; |Block1|OutputController:inst13|tDataIn~9                                                                                                                                               ; combout          ;
; |Block1|OutputController:inst13|tDataIn~10                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~10                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~11                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~11                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~12                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~12                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~13                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~13                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~14                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~14                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~15                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~15                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~16                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~16                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~17                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~17                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~18                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~18                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~19                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~19                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~20                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~20                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|Add0~11                                                                                                                                                 ; |Block1|OutputController:inst13|Add0~11                                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|Add0~12                                                                                                                                                 ; |Block1|OutputController:inst13|Add0~12                                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|Add0~13                                                                                                                                                 ; |Block1|OutputController:inst13|Add0~13                                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|Add0~14                                                                                                                                                 ; |Block1|OutputController:inst13|Add0~14                                                                                                                                                 ; combout          ;
; |Block1|MyUart:inst15|index~9                                                                                                                                                           ; |Block1|MyUart:inst15|index~9                                                                                                                                                           ; combout          ;
; |Block1|MyUart:inst15|index~10                                                                                                                                                          ; |Block1|MyUart:inst15|index~10                                                                                                                                                          ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~0                                                                                           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~0                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~4                                                                                           ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~4                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                 ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                 ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~0                                                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~0                                                              ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~1                                                              ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~1                                                              ; combout          ;
; |Block1|Decode:inst3|state~0                                                                                                                                                            ; |Block1|Decode:inst3|state~0                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[3]                                                                                                                                                        ; |Block1|MyRx:inst1|ReadyDelay[3]                                                                                                                                                        ; q                ;
; |Block1|MyRx:inst1|ReadyDelay[2]                                                                                                                                                        ; |Block1|MyRx:inst1|ReadyDelay[2]                                                                                                                                                        ; q                ;
; |Block1|MyRx:inst1|ReadyDelay[0]                                                                                                                                                        ; |Block1|MyRx:inst1|ReadyDelay[0]                                                                                                                                                        ; q                ;
; |Block1|MyRx:inst1|ReadyDelay[1]                                                                                                                                                        ; |Block1|MyRx:inst1|ReadyDelay[1]                                                                                                                                                        ; q                ;
; |Block1|MyRx:inst1|ReadyDelay[3]~0                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[3]~0                                                                                                                                                      ; combout          ;
; |Block1|core:inst14|timecalc[3]~2                                                                                                                                                       ; |Block1|core:inst14|timecalc[3]~2                                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|SoftReload                                                                                                                                                         ; |Block1|Decode:inst3|SoftReload                                                                                                                                                         ; q                ;
; |Block1|MyUart:inst15|always0~0                                                                                                                                                         ; |Block1|MyUart:inst15|always0~0                                                                                                                                                         ; combout          ;
; |Block1|MyUart:inst15|always0~1                                                                                                                                                         ; |Block1|MyUart:inst15|always0~1                                                                                                                                                         ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri~1                                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri~1                                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri~1                                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri~1                                                                                                                                    ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri~1                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri~1                                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri~1                                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri~1                                                                                                                                   ; combout          ;
; |Block1|MyRx:inst1|Decoder0~1                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~1                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Decoder1~0                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder1~0                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Decoder0~2                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~2                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Data[3]~0                                                                                                                                                            ; |Block1|MyRx:inst1|Data[3]~0                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|LessThan2~0                                                                                                                                                          ; |Block1|MyRx:inst1|LessThan2~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|Add2~0                                                                                                                                                               ; |Block1|MyRx:inst1|Add2~0                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|Selector0~0                                                                                                                                                          ; |Block1|MyRx:inst1|Selector0~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|num[1]~0                                                                                                                                                             ; |Block1|MyRx:inst1|num[1]~0                                                                                                                                                             ; combout          ;
; |Block1|MyRx:inst1|Selector2~0                                                                                                                                                          ; |Block1|MyRx:inst1|Selector2~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|Add2~1                                                                                                                                                               ; |Block1|MyRx:inst1|Add2~1                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|Selector1~0                                                                                                                                                          ; |Block1|MyRx:inst1|Selector1~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|Selector3~0                                                                                                                                                          ; |Block1|MyRx:inst1|Selector3~0                                                                                                                                                          ; combout          ;
; |Block1|MyRx:inst1|state[2]~0                                                                                                                                                           ; |Block1|MyRx:inst1|state[2]~0                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Mux2~0                                                                                                                                                               ; |Block1|MyRx:inst1|Mux2~0                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|Mux2~1                                                                                                                                                               ; |Block1|MyRx:inst1|Mux2~1                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|state[1]~1                                                                                                                                                           ; |Block1|MyRx:inst1|state[1]~1                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Decoder0~3                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~3                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Decoder0~4                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~4                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Data[4]~1                                                                                                                                                            ; |Block1|MyRx:inst1|Data[4]~1                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Data[5]~2                                                                                                                                                            ; |Block1|MyRx:inst1|Data[5]~2                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Decoder0~5                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~5                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Data[6]~3                                                                                                                                                            ; |Block1|MyRx:inst1|Data[6]~3                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Data[7]~4                                                                                                                                                            ; |Block1|MyRx:inst1|Data[7]~4                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Decoder0~6                                                                                                                                                           ; |Block1|MyRx:inst1|Decoder0~6                                                                                                                                                           ; combout          ;
; |Block1|MyRx:inst1|Data[8]~5                                                                                                                                                            ; |Block1|MyRx:inst1|Data[8]~5                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Data[9]~6                                                                                                                                                            ; |Block1|MyRx:inst1|Data[9]~6                                                                                                                                                            ; combout          ;
; |Block1|MyRx:inst1|Data[10]~7                                                                                                                                                           ; |Block1|MyRx:inst1|Data[10]~7                                                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|tDataIn~23                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~23                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~26                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~26                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~29                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~29                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~32                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~32                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~35                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~35                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~38                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~38                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~41                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~41                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~44                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~44                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~47                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~47                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~50                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~50                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~53                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~53                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~56                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~56                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~59                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~59                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~62                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~62                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~65                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~65                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~68                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~68                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~71                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~71                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~74                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~74                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~77                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~77                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~80                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~80                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~83                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~83                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~86                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~86                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~89                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~89                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~92                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~92                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~95                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~95                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~98                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn~98                                                                                                                                              ; combout          ;
; |Block1|OutputController:inst13|tDataIn~101                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~101                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~104                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~104                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~107                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~107                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~110                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~110                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~113                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~113                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~116                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~116                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~119                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~119                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~122                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~122                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~125                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~125                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~128                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~128                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~131                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~131                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~134                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~134                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~137                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~137                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~140                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~140                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~143                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~143                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~146                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~146                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~149                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~149                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~152                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~152                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~155                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~155                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~158                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~158                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~161                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~161                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~164                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~164                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~167                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~167                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~170                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~170                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~173                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~173                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~176                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~176                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~179                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~179                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~182                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~182                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~185                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~185                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~188                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~188                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~191                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~191                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~194                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~194                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~197                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~197                                                                                                                                             ; combout          ;
; |Block1|OutputController:inst13|tDataIn~200                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn~200                                                                                                                                             ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~7                                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~7                                                                            ; combout          ;
; |Block1|MyRx:inst1|Add0~0                                                                                                                                                               ; |Block1|MyRx:inst1|Add0~0                                                                                                                                                               ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[3]~1                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[3]~1                                                                                                                                                      ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[3]~2                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[3]~2                                                                                                                                                      ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[2]~3                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[2]~3                                                                                                                                                      ; combout          ;
; |Block1|MyRx:inst1|DataOut[0]~1                                                                                                                                                         ; |Block1|MyRx:inst1|DataOut[0]~1                                                                                                                                                         ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[0]~4                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[0]~4                                                                                                                                                      ; combout          ;
; |Block1|MyRx:inst1|ReadyDelay[1]~5                                                                                                                                                      ; |Block1|MyRx:inst1|ReadyDelay[1]~5                                                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|SoftReload~0                                                                                                                                                       ; |Block1|Decode:inst3|SoftReload~0                                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~3                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~3                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~4                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~4                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~3                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~3                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~4                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~4                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~3                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~3                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~4                                                                                                                                        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~4                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~3                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~3                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~4                                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~4                                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~3                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~3                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~4                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~4                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~3                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~3                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~4                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~4                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~3                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~3                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~4                                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~4                                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                                                                                 ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]                                                                                 ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]                                                                                 ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]                                                                                 ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]                                                                                 ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                 ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                              ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]                                                                              ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                             ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]                                                                             ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                             ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]                                                                             ; combout          ;
; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                             ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]                                                                             ; combout          ;
; |Block1|MyUart:inst15|Tx~3                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~3                                                                                                                                                              ; combout          ;
; |Block1|MyUart:inst15|Tx~4                                                                                                                                                              ; |Block1|MyUart:inst15|Tx~4                                                                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30                                                                                                                           ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31                                                                                                                           ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31                                                                                                                           ; combout          ;
; |Block1|MyUart:inst15|store[0]~0                                                                                                                                                        ; |Block1|MyUart:inst15|store[0]~0                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[3]~1                                                                                                                                                        ; |Block1|MyUart:inst15|store[3]~1                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[1]~2                                                                                                                                                        ; |Block1|MyUart:inst15|store[1]~2                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[2]~3                                                                                                                                                        ; |Block1|MyUart:inst15|store[2]~3                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[4]~4                                                                                                                                                        ; |Block1|MyUart:inst15|store[4]~4                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[7]~5                                                                                                                                                        ; |Block1|MyUart:inst15|store[7]~5                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[5]~6                                                                                                                                                        ; |Block1|MyUart:inst15|store[5]~6                                                                                                                                                        ; combout          ;
; |Block1|MyUart:inst15|store[6]~7                                                                                                                                                        ; |Block1|MyUart:inst15|store[6]~7                                                                                                                                                        ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                       ; combout          ;
; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                       ; |Block1|ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                       ; combout          ;
; |Block1|ENOUT~output                                                                                                                                                                    ; |Block1|ENOUT~output                                                                                                                                                                    ; o                ;
; |Block1|ENOUT                                                                                                                                                                           ; |Block1|ENOUT                                                                                                                                                                           ; padout           ;
; |Block1|OutCLK~output                                                                                                                                                                   ; |Block1|OutCLK~output                                                                                                                                                                   ; o                ;
; |Block1|OutCLK                                                                                                                                                                          ; |Block1|OutCLK                                                                                                                                                                          ; padout           ;
; |Block1|ENWFIFO~output                                                                                                                                                                  ; |Block1|ENWFIFO~output                                                                                                                                                                  ; o                ;
; |Block1|ENWFIFO                                                                                                                                                                         ; |Block1|ENWFIFO                                                                                                                                                                         ; padout           ;
; |Block1|addEN~output                                                                                                                                                                    ; |Block1|addEN~output                                                                                                                                                                    ; o                ;
; |Block1|addEN                                                                                                                                                                           ; |Block1|addEN                                                                                                                                                                           ; padout           ;
; |Block1|ENTrig~output                                                                                                                                                                   ; |Block1|ENTrig~output                                                                                                                                                                   ; o                ;
; |Block1|ENTrig                                                                                                                                                                          ; |Block1|ENTrig                                                                                                                                                                          ; padout           ;
; |Block1|TrigEN_CMD~output                                                                                                                                                               ; |Block1|TrigEN_CMD~output                                                                                                                                                               ; o                ;
; |Block1|TrigEN_CMD                                                                                                                                                                      ; |Block1|TrigEN_CMD                                                                                                                                                                      ; padout           ;
; |Block1|SetTrigTime~output                                                                                                                                                              ; |Block1|SetTrigTime~output                                                                                                                                                              ; o                ;
; |Block1|SetTrigTime                                                                                                                                                                     ; |Block1|SetTrigTime                                                                                                                                                                     ; padout           ;
; |Block1|state[2]~output                                                                                                                                                                 ; |Block1|state[2]~output                                                                                                                                                                 ; o                ;
; |Block1|state[2]                                                                                                                                                                        ; |Block1|state[2]                                                                                                                                                                        ; padout           ;
; |Block1|state[1]~output                                                                                                                                                                 ; |Block1|state[1]~output                                                                                                                                                                 ; o                ;
; |Block1|state[1]                                                                                                                                                                        ; |Block1|state[1]                                                                                                                                                                        ; padout           ;
; |Block1|state[0]~output                                                                                                                                                                 ; |Block1|state[0]~output                                                                                                                                                                 ; o                ;
; |Block1|state[0]                                                                                                                                                                        ; |Block1|state[0]                                                                                                                                                                        ; padout           ;
; |Block1|TxOut~output                                                                                                                                                                    ; |Block1|TxOut~output                                                                                                                                                                    ; o                ;
; |Block1|TxOut                                                                                                                                                                           ; |Block1|TxOut                                                                                                                                                                           ; padout           ;
; |Block1|EN_FIFO~output                                                                                                                                                                  ; |Block1|EN_FIFO~output                                                                                                                                                                  ; o                ;
; |Block1|EN_FIFO                                                                                                                                                                         ; |Block1|EN_FIFO                                                                                                                                                                         ; padout           ;
; |Block1|ResTri~output                                                                                                                                                                   ; |Block1|ResTri~output                                                                                                                                                                   ; o                ;
; |Block1|ResTri                                                                                                                                                                          ; |Block1|ResTri                                                                                                                                                                          ; padout           ;
; |Block1|HEX0_DP~output                                                                                                                                                                  ; |Block1|HEX0_DP~output                                                                                                                                                                  ; o                ;
; |Block1|HEX0_DP                                                                                                                                                                         ; |Block1|HEX0_DP                                                                                                                                                                         ; padout           ;
; |Block1|HEX1_DP~output                                                                                                                                                                  ; |Block1|HEX1_DP~output                                                                                                                                                                  ; o                ;
; |Block1|HEX1_DP                                                                                                                                                                         ; |Block1|HEX1_DP                                                                                                                                                                         ; padout           ;
; |Block1|HEX2_DP~output                                                                                                                                                                  ; |Block1|HEX2_DP~output                                                                                                                                                                  ; o                ;
; |Block1|HEX2_DP                                                                                                                                                                         ; |Block1|HEX2_DP                                                                                                                                                                         ; padout           ;
; |Block1|OPC_RD~output                                                                                                                                                                   ; |Block1|OPC_RD~output                                                                                                                                                                   ; o                ;
; |Block1|OPC_RD                                                                                                                                                                          ; |Block1|OPC_RD                                                                                                                                                                          ; padout           ;
; |Block1|HEX0_D[6]~output                                                                                                                                                                ; |Block1|HEX0_D[6]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[6]                                                                                                                                                                       ; |Block1|HEX0_D[6]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[5]~output                                                                                                                                                                ; |Block1|HEX0_D[5]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[5]                                                                                                                                                                       ; |Block1|HEX0_D[5]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[4]~output                                                                                                                                                                ; |Block1|HEX0_D[4]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[4]                                                                                                                                                                       ; |Block1|HEX0_D[4]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[3]~output                                                                                                                                                                ; |Block1|HEX0_D[3]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[3]                                                                                                                                                                       ; |Block1|HEX0_D[3]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[2]~output                                                                                                                                                                ; |Block1|HEX0_D[2]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[2]                                                                                                                                                                       ; |Block1|HEX0_D[2]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[1]~output                                                                                                                                                                ; |Block1|HEX0_D[1]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[1]                                                                                                                                                                       ; |Block1|HEX0_D[1]                                                                                                                                                                       ; padout           ;
; |Block1|HEX0_D[0]~output                                                                                                                                                                ; |Block1|HEX0_D[0]~output                                                                                                                                                                ; o                ;
; |Block1|HEX0_D[0]                                                                                                                                                                       ; |Block1|HEX0_D[0]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[6]~output                                                                                                                                                                ; |Block1|HEX1_D[6]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[6]                                                                                                                                                                       ; |Block1|HEX1_D[6]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[5]~output                                                                                                                                                                ; |Block1|HEX1_D[5]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[5]                                                                                                                                                                       ; |Block1|HEX1_D[5]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[4]~output                                                                                                                                                                ; |Block1|HEX1_D[4]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[4]                                                                                                                                                                       ; |Block1|HEX1_D[4]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[3]~output                                                                                                                                                                ; |Block1|HEX1_D[3]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[3]                                                                                                                                                                       ; |Block1|HEX1_D[3]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[2]~output                                                                                                                                                                ; |Block1|HEX1_D[2]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[2]                                                                                                                                                                       ; |Block1|HEX1_D[2]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[1]~output                                                                                                                                                                ; |Block1|HEX1_D[1]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[1]                                                                                                                                                                       ; |Block1|HEX1_D[1]                                                                                                                                                                       ; padout           ;
; |Block1|HEX1_D[0]~output                                                                                                                                                                ; |Block1|HEX1_D[0]~output                                                                                                                                                                ; o                ;
; |Block1|HEX1_D[0]                                                                                                                                                                       ; |Block1|HEX1_D[0]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[6]~output                                                                                                                                                                ; |Block1|HEX2_D[6]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[6]                                                                                                                                                                       ; |Block1|HEX2_D[6]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[5]~output                                                                                                                                                                ; |Block1|HEX2_D[5]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[5]                                                                                                                                                                       ; |Block1|HEX2_D[5]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[4]~output                                                                                                                                                                ; |Block1|HEX2_D[4]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[4]                                                                                                                                                                       ; |Block1|HEX2_D[4]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[3]~output                                                                                                                                                                ; |Block1|HEX2_D[3]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[3]                                                                                                                                                                       ; |Block1|HEX2_D[3]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[2]~output                                                                                                                                                                ; |Block1|HEX2_D[2]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[2]                                                                                                                                                                       ; |Block1|HEX2_D[2]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[1]~output                                                                                                                                                                ; |Block1|HEX2_D[1]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[1]                                                                                                                                                                       ; |Block1|HEX2_D[1]                                                                                                                                                                       ; padout           ;
; |Block1|HEX2_D[0]~output                                                                                                                                                                ; |Block1|HEX2_D[0]~output                                                                                                                                                                ; o                ;
; |Block1|HEX2_D[0]                                                                                                                                                                       ; |Block1|HEX2_D[0]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[6]~output                                                                                                                                                                ; |Block1|HEX3_D[6]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[6]                                                                                                                                                                       ; |Block1|HEX3_D[6]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[5]~output                                                                                                                                                                ; |Block1|HEX3_D[5]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[5]                                                                                                                                                                       ; |Block1|HEX3_D[5]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[4]~output                                                                                                                                                                ; |Block1|HEX3_D[4]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[4]                                                                                                                                                                       ; |Block1|HEX3_D[4]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[3]~output                                                                                                                                                                ; |Block1|HEX3_D[3]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[3]                                                                                                                                                                       ; |Block1|HEX3_D[3]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[2]~output                                                                                                                                                                ; |Block1|HEX3_D[2]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[2]                                                                                                                                                                       ; |Block1|HEX3_D[2]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[1]~output                                                                                                                                                                ; |Block1|HEX3_D[1]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[1]                                                                                                                                                                       ; |Block1|HEX3_D[1]                                                                                                                                                                       ; padout           ;
; |Block1|HEX3_D[0]~output                                                                                                                                                                ; |Block1|HEX3_D[0]~output                                                                                                                                                                ; o                ;
; |Block1|HEX3_D[0]                                                                                                                                                                       ; |Block1|HEX3_D[0]                                                                                                                                                                       ; padout           ;
; |Block1|LED[9]~output                                                                                                                                                                   ; |Block1|LED[9]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[9]                                                                                                                                                                          ; |Block1|LED[9]                                                                                                                                                                          ; padout           ;
; |Block1|LED[8]~output                                                                                                                                                                   ; |Block1|LED[8]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[8]                                                                                                                                                                          ; |Block1|LED[8]                                                                                                                                                                          ; padout           ;
; |Block1|LED[7]~output                                                                                                                                                                   ; |Block1|LED[7]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[7]                                                                                                                                                                          ; |Block1|LED[7]                                                                                                                                                                          ; padout           ;
; |Block1|LED[6]~output                                                                                                                                                                   ; |Block1|LED[6]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[6]                                                                                                                                                                          ; |Block1|LED[6]                                                                                                                                                                          ; padout           ;
; |Block1|LED[5]~output                                                                                                                                                                   ; |Block1|LED[5]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[5]                                                                                                                                                                          ; |Block1|LED[5]                                                                                                                                                                          ; padout           ;
; |Block1|LED[4]~output                                                                                                                                                                   ; |Block1|LED[4]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[4]                                                                                                                                                                          ; |Block1|LED[4]                                                                                                                                                                          ; padout           ;
; |Block1|LED[3]~output                                                                                                                                                                   ; |Block1|LED[3]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[3]                                                                                                                                                                          ; |Block1|LED[3]                                                                                                                                                                          ; padout           ;
; |Block1|LED[2]~output                                                                                                                                                                   ; |Block1|LED[2]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[2]                                                                                                                                                                          ; |Block1|LED[2]                                                                                                                                                                          ; padout           ;
; |Block1|LED[1]~output                                                                                                                                                                   ; |Block1|LED[1]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[1]                                                                                                                                                                          ; |Block1|LED[1]                                                                                                                                                                          ; padout           ;
; |Block1|LED[0]~output                                                                                                                                                                   ; |Block1|LED[0]~output                                                                                                                                                                   ; o                ;
; |Block1|LED[0]                                                                                                                                                                          ; |Block1|LED[0]                                                                                                                                                                          ; padout           ;
; |Block1|OPC_Data_For_TXOUT[7]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[7]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[7]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[7]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[6]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[6]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[6]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[6]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[5]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[5]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[5]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[5]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[4]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[4]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[4]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[4]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[3]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[3]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[3]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[3]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[2]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[2]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[2]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[2]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[1]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[1]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[1]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[1]                                                                                                                                                           ; padout           ;
; |Block1|OPC_Data_For_TXOUT[0]~output                                                                                                                                                    ; |Block1|OPC_Data_For_TXOUT[0]~output                                                                                                                                                    ; o                ;
; |Block1|OPC_Data_For_TXOUT[0]                                                                                                                                                           ; |Block1|OPC_Data_For_TXOUT[0]                                                                                                                                                           ; padout           ;
; |Block1|OPC_TDataOut[31]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[31]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[31]                                                                                                                                                                ; |Block1|OPC_TDataOut[31]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[30]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[30]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[30]                                                                                                                                                                ; |Block1|OPC_TDataOut[30]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[29]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[29]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[29]                                                                                                                                                                ; |Block1|OPC_TDataOut[29]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[28]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[28]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[28]                                                                                                                                                                ; |Block1|OPC_TDataOut[28]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[27]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[27]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[27]                                                                                                                                                                ; |Block1|OPC_TDataOut[27]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[26]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[26]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[26]                                                                                                                                                                ; |Block1|OPC_TDataOut[26]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[25]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[25]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[25]                                                                                                                                                                ; |Block1|OPC_TDataOut[25]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[24]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[24]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[24]                                                                                                                                                                ; |Block1|OPC_TDataOut[24]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[23]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[23]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[23]                                                                                                                                                                ; |Block1|OPC_TDataOut[23]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[22]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[22]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[22]                                                                                                                                                                ; |Block1|OPC_TDataOut[22]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[21]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[21]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[21]                                                                                                                                                                ; |Block1|OPC_TDataOut[21]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[20]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[20]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[20]                                                                                                                                                                ; |Block1|OPC_TDataOut[20]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[19]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[19]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[19]                                                                                                                                                                ; |Block1|OPC_TDataOut[19]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[18]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[18]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[18]                                                                                                                                                                ; |Block1|OPC_TDataOut[18]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[17]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[17]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[17]                                                                                                                                                                ; |Block1|OPC_TDataOut[17]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[16]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[16]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[16]                                                                                                                                                                ; |Block1|OPC_TDataOut[16]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[15]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[15]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[15]                                                                                                                                                                ; |Block1|OPC_TDataOut[15]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[14]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[14]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[14]                                                                                                                                                                ; |Block1|OPC_TDataOut[14]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[13]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[13]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[13]                                                                                                                                                                ; |Block1|OPC_TDataOut[13]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[12]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[12]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[12]                                                                                                                                                                ; |Block1|OPC_TDataOut[12]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[11]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[11]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[11]                                                                                                                                                                ; |Block1|OPC_TDataOut[11]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[10]~output                                                                                                                                                         ; |Block1|OPC_TDataOut[10]~output                                                                                                                                                         ; o                ;
; |Block1|OPC_TDataOut[10]                                                                                                                                                                ; |Block1|OPC_TDataOut[10]                                                                                                                                                                ; padout           ;
; |Block1|OPC_TDataOut[9]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[9]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[9]                                                                                                                                                                 ; |Block1|OPC_TDataOut[9]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[8]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[8]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[8]                                                                                                                                                                 ; |Block1|OPC_TDataOut[8]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[7]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[7]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[7]                                                                                                                                                                 ; |Block1|OPC_TDataOut[7]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[6]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[6]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[6]                                                                                                                                                                 ; |Block1|OPC_TDataOut[6]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[5]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[5]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[5]                                                                                                                                                                 ; |Block1|OPC_TDataOut[5]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[4]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[4]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[4]                                                                                                                                                                 ; |Block1|OPC_TDataOut[4]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[3]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[3]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[3]                                                                                                                                                                 ; |Block1|OPC_TDataOut[3]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[2]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[2]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[2]                                                                                                                                                                 ; |Block1|OPC_TDataOut[2]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[1]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[1]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[1]                                                                                                                                                                 ; |Block1|OPC_TDataOut[1]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_TDataOut[0]~output                                                                                                                                                          ; |Block1|OPC_TDataOut[0]~output                                                                                                                                                          ; o                ;
; |Block1|OPC_TDataOut[0]                                                                                                                                                                 ; |Block1|OPC_TDataOut[0]                                                                                                                                                                 ; padout           ;
; |Block1|OPC_tIndex[4]~output                                                                                                                                                            ; |Block1|OPC_tIndex[4]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[4]                                                                                                                                                                   ; |Block1|OPC_tIndex[4]                                                                                                                                                                   ; padout           ;
; |Block1|OPC_tIndex[3]~output                                                                                                                                                            ; |Block1|OPC_tIndex[3]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[3]                                                                                                                                                                   ; |Block1|OPC_tIndex[3]                                                                                                                                                                   ; padout           ;
; |Block1|OPC_tIndex[2]~output                                                                                                                                                            ; |Block1|OPC_tIndex[2]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[2]                                                                                                                                                                   ; |Block1|OPC_tIndex[2]                                                                                                                                                                   ; padout           ;
; |Block1|OPC_tIndex[1]~output                                                                                                                                                            ; |Block1|OPC_tIndex[1]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[1]                                                                                                                                                                   ; |Block1|OPC_tIndex[1]                                                                                                                                                                   ; padout           ;
; |Block1|OPC_tIndex[0]~output                                                                                                                                                            ; |Block1|OPC_tIndex[0]~output                                                                                                                                                            ; o                ;
; |Block1|OPC_tIndex[0]                                                                                                                                                                   ; |Block1|OPC_tIndex[0]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[7]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[7]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[7]                                                                                                                                                                   ; |Block1|TX_DATAOUT[7]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[6]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[6]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[6]                                                                                                                                                                   ; |Block1|TX_DATAOUT[6]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[5]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[5]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[5]                                                                                                                                                                   ; |Block1|TX_DATAOUT[5]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[4]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[4]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[4]                                                                                                                                                                   ; |Block1|TX_DATAOUT[4]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[3]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[3]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[3]                                                                                                                                                                   ; |Block1|TX_DATAOUT[3]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[2]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[2]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[2]                                                                                                                                                                   ; |Block1|TX_DATAOUT[2]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[1]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[1]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[1]                                                                                                                                                                   ; |Block1|TX_DATAOUT[1]                                                                                                                                                                   ; padout           ;
; |Block1|TX_DATAOUT[0]~output                                                                                                                                                            ; |Block1|TX_DATAOUT[0]~output                                                                                                                                                            ; o                ;
; |Block1|TX_DATAOUT[0]                                                                                                                                                                   ; |Block1|TX_DATAOUT[0]                                                                                                                                                                   ; padout           ;
; |Block1|TrigEN_SW~input                                                                                                                                                                 ; |Block1|TrigEN_SW~input                                                                                                                                                                 ; o                ;
; |Block1|TrigEN_SW                                                                                                                                                                       ; |Block1|TrigEN_SW                                                                                                                                                                       ; padout           ;
; |Block1|Rx~input                                                                                                                                                                        ; |Block1|Rx~input                                                                                                                                                                        ; o                ;
; |Block1|Rx                                                                                                                                                                              ; |Block1|Rx                                                                                                                                                                              ; padout           ;
; |Block1|MyUart:inst15|RdCLK~clkctrl                                                                                                                                                     ; |Block1|MyUart:inst15|RdCLK~clkctrl                                                                                                                                                     ; outclk           ;
; |Block1|Decode:inst3|SetTrigTime~clkctrl                                                                                                                                                ; |Block1|Decode:inst3|SetTrigTime~clkctrl                                                                                                                                                ; outclk           ;
; |Block1|MyRx:inst1|DataReady~clkctrl                                                                                                                                                    ; |Block1|MyRx:inst1|DataReady~clkctrl                                                                                                                                                    ; outclk           ;
; |Block1|core:inst14|ENOUT~clkctrl                                                                                                                                                       ; |Block1|core:inst14|ENOUT~clkctrl                                                                                                                                                       ; outclk           ;
; |Block1|core:inst14|ENOUT                                                                                                                                                               ; |Block1|core:inst14|ENOUT                                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|adden                                                                                                                                                              ; |Block1|Decode:inst3|adden                                                                                                                                                              ; q                ;
; |Block1|core:inst14|ENTrig                                                                                                                                                              ; |Block1|core:inst14|ENTrig                                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|TrigEN                                                                                                                                                             ; |Block1|Decode:inst3|TrigEN                                                                                                                                                             ; q                ;
; |Block1|core:inst14|state[2]                                                                                                                                                            ; |Block1|core:inst14|state[2]                                                                                                                                                            ; q                ;
; |Block1|core:inst14|state[1]                                                                                                                                                            ; |Block1|core:inst14|state[1]                                                                                                                                                            ; q                ;
; |Block1|core:inst14|state[1]~_Duplicate_1                                                                                                                                               ; |Block1|core:inst14|state[1]~_Duplicate_1                                                                                                                                               ; q                ;
; |Block1|core:inst14|state[2]~_Duplicate_1                                                                                                                                               ; |Block1|core:inst14|state[2]~_Duplicate_1                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|DataOut[7]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[7]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[6]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[6]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[5]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[5]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[4]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[4]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[3]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[3]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[2]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[2]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[1]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[1]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|DataOut[0]                                                                                                                                              ; |Block1|OutputController:inst13|DataOut[0]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[31]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[31]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[30]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[30]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[29]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[29]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[28]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[28]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[27]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[27]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[26]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[26]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[25]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[25]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[24]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[24]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[23]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[23]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[22]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[22]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[21]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[21]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[20]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[20]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[19]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[19]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[18]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[18]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[17]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[17]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[16]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[16]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[15]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[15]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[14]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[14]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[13]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[13]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[12]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[12]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[11]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[11]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[10]                                                                                                                                             ; |Block1|OutputController:inst13|tDataIn[10]                                                                                                                                             ; q                ;
; |Block1|OutputController:inst13|tDataIn[9]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[9]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[8]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[8]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[7]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[7]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[6]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[6]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[5]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[5]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[4]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[4]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[3]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[3]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[2]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[2]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[1]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[1]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[0]                                                                                                                                              ; |Block1|OutputController:inst13|tDataIn[0]                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tIndex[4]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[4]                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|tIndex[3]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[3]                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|tIndex[2]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[2]                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|tIndex[1]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[1]                                                                                                                                               ; q                ;
; |Block1|OutputController:inst13|tIndex[0]                                                                                                                                               ; |Block1|OutputController:inst13|tIndex[0]                                                                                                                                               ; q                ;
; |Block1|MyUart:inst15|Tx                                                                                                                                                                ; |Block1|MyUart:inst15|Tx                                                                                                                                                                ; q                ;
; |Block1|MyRx:inst1|DataOut[7]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[7]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[6]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[6]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[5]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[5]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[4]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[4]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[3]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[3]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[2]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[2]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[1]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[1]                                                                                                                                                           ; q                ;
; |Block1|MyRx:inst1|DataOut[0]                                                                                                                                                           ; |Block1|MyRx:inst1|DataOut[0]                                                                                                                                                           ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_NEW_REG0                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_OTERM1                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_NEW_REG4                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_OTERM5                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_NEW_REG6                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|ResTri_OTERM7                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_NEW_REG10                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_OTERM11                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_NEW_REG12                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri_OTERM13                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_NEW_REG16                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_OTERM17                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_NEW_REG18                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri_OTERM19                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_NEW_REG22                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_OTERM23                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_NEW_REG24                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|ResTri_OTERM25                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_NEW_REG28                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_OTERM29                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_NEW_REG30                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|ResTri_OTERM31                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_NEW_REG34                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_OTERM35                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_NEW_REG36                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri_OTERM37                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_NEW_REG40                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_OTERM41                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_NEW_REG42                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri_OTERM43                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_NEW_REG46                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_OTERM47                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_NEW_REG48                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|ResTri_OTERM49                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_NEW_REG52                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_OTERM53                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_NEW_REG54                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|ResTri_OTERM55                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_NEW_REG58                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_OTERM59                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_NEW_REG60                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri_OTERM61                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_NEW_REG64                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_OTERM65                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_NEW_REG66                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri_OTERM67                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_NEW_REG70                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_OTERM71                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_NEW_REG72                                                                                                                             ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|ResTri_OTERM73                                                                                                                               ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_NEW_REG76                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_OTERM77                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_NEW_REG78                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|ResTri_OTERM79                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_NEW_REG80                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM81                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_NEW_REG82                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM83                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_NEW_REG84                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_OTERM85                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_NEW_REG86                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_OTERM87                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_NEW_REG88                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM89                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_NEW_REG90                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM91                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_NEW_REG92                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM93                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_NEW_REG94                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM95                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_NEW_REG96                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM97                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_NEW_REG98                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM99                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_NEW_REG100                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM101                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_NEW_REG102                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM103                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_NEW_REG104                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM105                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_NEW_REG106                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM107                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_NEW_REG108                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM109                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_NEW_REG110                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM111                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_NEW_REG112                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM113                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_NEW_REG114                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM115                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_NEW_REG116                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_OTERM117                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_NEW_REG118                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_OTERM119                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_NEW_REG120                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM121                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_NEW_REG122                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM123                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_NEW_REG124                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM125                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_NEW_REG126                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM127                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_NEW_REG128                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM129                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_NEW_REG130                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM131                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_NEW_REG134                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_OTERM135                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_NEW_REG136                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri_OTERM137                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_NEW_REG138                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_OTERM139                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_NEW_REG140                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_OTERM141                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_NEW_REG142                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_OTERM143                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_NEW_REG144                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM145                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_NEW_REG146                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM147                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_NEW_REG148                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM149                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_NEW_REG150                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM151                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_NEW_REG152                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_OTERM153                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_NEW_REG154                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_OTERM155                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_NEW_REG156                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_OTERM157                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]_NEW_REG158                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]_OTERM159                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_NEW_REG160                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_OTERM161                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[2]_NEW_REG162                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[2]_OTERM163                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_NEW_REG164                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_OTERM165                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_NEW_REG166                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_OTERM167                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_NEW_REG168                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_OTERM169                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_NEW_REG172                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_OTERM173                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_NEW_REG174                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri_OTERM175                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_NEW_REG176                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_OTERM177                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_NEW_REG178                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_OTERM179                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_NEW_REG180                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_OTERM181                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_NEW_REG182                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_OTERM183                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_NEW_REG184                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_OTERM185                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_NEW_REG186                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_OTERM187                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_NEW_REG190                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_OTERM191                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_NEW_REG192                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri_OTERM193                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_NEW_REG194                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_OTERM195                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_NEW_REG196                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_OTERM197                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_NEW_REG198                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_OTERM199                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_NEW_REG200                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_OTERM201                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_NEW_REG202                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_OTERM203                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_NEW_REG204                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_OTERM205                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_NEW_REG206                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_OTERM207                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_NEW_REG208                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_OTERM209                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_NEW_REG210                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_OTERM211                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_NEW_REG212                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_OTERM213                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_NEW_REG214                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_OTERM215                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_NEW_REG216                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM217                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_NEW_REG218                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_OTERM219                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_NEW_REG220                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_OTERM221                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_NEW_REG222                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_OTERM223                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_NEW_REG224                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_OTERM225                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_NEW_REG226                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_OTERM227                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_NEW_REG228                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_OTERM229                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_NEW_REG230                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_OTERM231                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_NEW_REG232                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_OTERM233                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_NEW_REG234                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_OTERM235                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_NEW_REG236                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_OTERM237                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_NEW_REG238                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_OTERM239                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_NEW_REG240                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_OTERM241                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_NEW_REG242                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_OTERM243                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_NEW_REG244                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_OTERM245                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_NEW_REG246                                                                                                                          ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_OTERM247                                                                                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_NEW_REG248                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_OTERM249                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_NEW_REG250                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_OTERM251                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_NEW_REG252                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_OTERM253                                                                                                                              ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_NEW_REG254                                                                                                                           ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_OTERM255                                                                                                                             ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_NEW_REG256                                                                                                                            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_OTERM257                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Equal1~0_NEW_REG258                                                                                                                                                ; |Block1|Decode:inst3|Equal1~0_OTERM259                                                                                                                                                  ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_NEW_REG260                                                          ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM261                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_NEW_REG262                                                          ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM263                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_NEW_REG264                                                          ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM265                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_NEW_REG266                                                         ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM267                                                           ; q                ;
; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_NEW_REG268                                                          ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM269                                                            ; q                ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_NEW_REG270                                                          ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM271                                                            ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr0~0_NEW_REG272                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr0~0_OTERM273                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr1~0_NEW_REG274                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr1~0_OTERM275                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr2~0_NEW_REG276                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr2~0_OTERM277                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr3~0_NEW_REG278                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr3~0_OTERM279                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr4~0_NEW_REG280                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr4~0_OTERM281                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr5~0_NEW_REG282                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr5~0_OTERM283                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr6~0_NEW_REG284                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr6~0_OTERM285                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~0_NEW_REG286                                                                                                                                             ; |Block1|Decode:inst3|SetInit_S~0_OTERM287                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|SetTrigTime~0_NEW_REG288                                                                                                                                           ; |Block1|Decode:inst3|SetTrigTime~0_OTERM289                                                                                                                                             ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr0~0_NEW_REG290                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr0~0_OTERM291                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr1~0_NEW_REG292                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr1~0_OTERM293                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr2~0_NEW_REG294                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr2~0_OTERM295                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr3~0_NEW_REG296                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr3~0_OTERM297                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr4~0_NEW_REG298                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr4~0_OTERM299                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr5~0_NEW_REG300                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr5~0_OTERM301                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr6~0_NEW_REG302                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr6~0_OTERM303                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr0~0_NEW_REG304                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr0~0_OTERM305                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr1~0_NEW_REG306                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr1~0_OTERM307                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr2~0_NEW_REG308                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr2~0_OTERM309                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr3~0_NEW_REG310                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr3~0_OTERM311                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr4~0_NEW_REG312                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr4~0_OTERM313                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr6~0_NEW_REG316                                                                                                                                            ; |Block1|SEG7_LUT:inst29|WideOr6~0_OTERM317                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr0~0_NEW_REG318                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr0~0_OTERM319                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr1~0_NEW_REG320                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr1~0_OTERM321                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr2~0_NEW_REG322                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr2~0_OTERM323                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr3~0_NEW_REG324                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr3~0_OTERM325                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr4~0_NEW_REG326                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr4~0_OTERM327                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr5~0_NEW_REG328                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr5~0_OTERM329                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst43|WideOr6~0_NEW_REG330                                                                                                                                            ; |Block1|SEG7_LUT:inst43|WideOr6~0_OTERM331                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~0_NEW_REG332                                                                                                                                             ; |Block1|Decode:inst3|SetInit_S~0_OTERM333                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|SetTrigTime~0_NEW_REG334                                                                                                                                           ; |Block1|Decode:inst3|SetTrigTime~0_OTERM335                                                                                                                                             ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr0~0_NEW_REG336                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr0~0_OTERM337                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr1~0_NEW_REG338                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr1~0_OTERM339                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr2~0_NEW_REG340                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr2~0_OTERM341                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr3~0_NEW_REG342                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr3~0_OTERM343                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr4~0_NEW_REG344                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr4~0_OTERM345                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr5~0_NEW_REG346                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr5~0_OTERM347                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst28|WideOr6~0_NEW_REG348                                                                                                                                            ; |Block1|SEG7_LUT:inst28|WideOr6~0_OTERM349                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr0~0_NEW_REG350                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr0~0_OTERM351                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr1~0_NEW_REG352                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr1~0_OTERM353                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr2~0_NEW_REG354                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr2~0_OTERM355                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr3~0_NEW_REG356                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr3~0_OTERM357                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr4~0_NEW_REG358                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr4~0_OTERM359                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr5~0_NEW_REG360                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr5~0_OTERM361                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst42|WideOr6~0_NEW_REG362                                                                                                                                            ; |Block1|SEG7_LUT:inst42|WideOr6~0_OTERM363                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn[120]_NEW394                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[120]_OTERM395                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[88]_NEW396                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[88]_OTERM397                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[56]_NEW398                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[56]_OTERM399                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[96]_NEW400                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[96]_OTERM401                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[32]_NEW402                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[32]_OTERM403                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[64]_NEW404                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[64]_OTERM405                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[112]_NEW406                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[112]_OTERM407                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[48]_NEW408                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[48]_OTERM409                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[80]_NEW410                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[80]_OTERM411                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[104]_NEW412                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[104]_OTERM413                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[72]_NEW414                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[72]_OTERM415                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[40]_NEW416                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[40]_OTERM417                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[121]_NEW418                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[121]_OTERM419                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[97]_NEW420                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[97]_OTERM421                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[105]_NEW422                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[105]_OTERM423                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[113]_NEW424                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[113]_OTERM425                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[89]_NEW426                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[89]_OTERM427                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[65]_NEW428                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[65]_OTERM429                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[81]_NEW430                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[81]_OTERM431                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[73]_NEW432                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[73]_OTERM433                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[57]_NEW434                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[57]_OTERM435                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[33]_NEW436                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[33]_OTERM437                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[41]_NEW438                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[41]_OTERM439                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[49]_NEW440                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[49]_OTERM441                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[123]_NEW442                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[123]_OTERM443                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[99]_NEW444                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[99]_OTERM445                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[115]_NEW446                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[115]_OTERM447                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[107]_NEW448                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[107]_OTERM449                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[59]_NEW450                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[59]_OTERM451                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[35]_NEW452                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[35]_OTERM453                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[51]_NEW454                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[51]_OTERM455                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[43]_NEW456                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[43]_OTERM457                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[91]_NEW458                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[91]_OTERM459                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[67]_NEW460                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[67]_OTERM461                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[75]_NEW462                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[75]_OTERM463                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[83]_NEW464                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[83]_OTERM465                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[124]_NEW466                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[124]_OTERM467                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[92]_NEW468                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[92]_OTERM469                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[60]_NEW470                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[60]_OTERM471                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[100]_NEW472                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[100]_OTERM473                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[36]_NEW474                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[36]_OTERM475                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[68]_NEW476                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[68]_OTERM477                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[116]_NEW478                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[116]_OTERM479                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[52]_NEW480                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[52]_OTERM481                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[84]_NEW482                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[84]_OTERM483                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[108]_NEW484                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[108]_OTERM485                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[76]_NEW486                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[76]_OTERM487                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[44]_NEW488                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[44]_OTERM489                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[126]_NEW490                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[126]_OTERM491                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[62]_NEW492                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[62]_OTERM493                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[94]_NEW494                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[94]_OTERM495                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[102]_NEW496                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[102]_OTERM497                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[70]_NEW498                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[70]_OTERM499                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[38]_NEW500                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[38]_OTERM501                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[110]_NEW502                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[110]_OTERM503                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[46]_NEW504                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[46]_OTERM505                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[78]_NEW506                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[78]_OTERM507                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[118]_NEW508                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[118]_OTERM509                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[86]_NEW510                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[86]_OTERM511                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[54]_NEW512                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[54]_OTERM513                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_NEW514                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_OTERM515                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_NEW516                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM517                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_NEW518                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_OTERM519                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_NEW520                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_OTERM521                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_NEW522                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_OTERM523                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_NEW524                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_OTERM525                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_NEW526                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_OTERM527                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_NEW528                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_OTERM529                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_NEW530                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_OTERM531                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_NEW532                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_OTERM533                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_NEW534                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_OTERM535                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_NEW536                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_OTERM537                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_NEW538                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_OTERM539                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_NEW540                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_OTERM541                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_NEW542                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_OTERM543                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_NEW544                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_OTERM545                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_NEW546                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM547                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_NEW548                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_OTERM549                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_NEW550                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_OTERM551                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_NEW552                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM553                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tIndex[2]~_Duplicate_1_NEW566                                                                                                                           ; |Block1|OutputController:inst13|tIndex[2]~_Duplicate_1_OTERM567                                                                                                                         ; combout          ;
; |Block1|OutputController:inst13|tIndex[3]~_Duplicate_1_NEW568                                                                                                                           ; |Block1|OutputController:inst13|tIndex[3]~_Duplicate_1_OTERM569                                                                                                                         ; combout          ;
; |Block1|OutputController:inst13|tIndex[4]~_Duplicate_1_NEW570                                                                                                                           ; |Block1|OutputController:inst13|tIndex[4]~_Duplicate_1_OTERM571                                                                                                                         ; combout          ;
; |Block1|OutputController:inst13|tDataIn[122]_NEW576                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[122]_OTERM577                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[58]_NEW578                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[58]_OTERM579                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[90]_NEW580                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[90]_OTERM581                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[98]_NEW582                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[98]_OTERM583                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[66]_NEW584                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[66]_OTERM585                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[34]_NEW586                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[34]_OTERM587                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[106]_NEW588                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[106]_OTERM589                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[42]_NEW590                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[42]_OTERM591                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[74]_NEW592                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[74]_OTERM593                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[114]_NEW594                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[114]_OTERM595                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[82]_NEW596                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[82]_OTERM597                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[50]_NEW598                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[50]_OTERM599                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[125]_NEW600                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[125]_OTERM601                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[101]_NEW602                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[101]_OTERM603                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[109]_NEW604                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[109]_OTERM605                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[117]_NEW606                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[117]_OTERM607                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[93]_NEW608                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[93]_OTERM609                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[69]_NEW610                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[69]_OTERM611                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[85]_NEW612                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[85]_OTERM613                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[77]_NEW614                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[77]_OTERM615                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[61]_NEW616                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[61]_OTERM617                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[37]_NEW618                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[37]_OTERM619                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[45]_NEW620                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[45]_OTERM621                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[53]_NEW622                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[53]_OTERM623                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[127]_NEW624                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[127]_OTERM625                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[103]_NEW626                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[103]_OTERM627                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[119]_NEW628                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[119]_OTERM629                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[111]_NEW630                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[111]_OTERM631                                                                                                                                   ; combout          ;
; |Block1|OutputController:inst13|tDataIn[63]_NEW632                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[63]_OTERM633                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[39]_NEW634                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[39]_OTERM635                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[55]_NEW636                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[55]_OTERM637                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[47]_NEW638                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[47]_OTERM639                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[95]_NEW640                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[95]_OTERM641                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[71]_NEW642                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[71]_OTERM643                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[79]_NEW644                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[79]_OTERM645                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[87]_NEW646                                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[87]_OTERM647                                                                                                                                    ; combout          ;
; |Block1|OutputController:inst13|tDataIn[2]~_Duplicate_1_NEW648                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[2]~_Duplicate_1_OTERM649                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[5]~_Duplicate_1_NEW650                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[5]~_Duplicate_1_OTERM651                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[7]~_Duplicate_1_NEW652                                                                                                                          ; |Block1|OutputController:inst13|tDataIn[7]~_Duplicate_1_OTERM653                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|tDataIn[10]~_Duplicate_1_NEW654                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[10]~_Duplicate_1_OTERM655                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[13]~_Duplicate_1_NEW656                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[13]~_Duplicate_1_OTERM657                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[15]~_Duplicate_1_NEW658                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[15]~_Duplicate_1_OTERM659                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[18]~_Duplicate_1_NEW660                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[18]~_Duplicate_1_OTERM661                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[21]~_Duplicate_1_NEW662                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[21]~_Duplicate_1_OTERM663                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[23]~_Duplicate_1_NEW664                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[23]~_Duplicate_1_OTERM665                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[26]~_Duplicate_1_NEW666                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[26]~_Duplicate_1_OTERM667                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[29]~_Duplicate_1_NEW668                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[29]~_Duplicate_1_OTERM669                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|tDataIn[31]~_Duplicate_1_NEW670                                                                                                                         ; |Block1|OutputController:inst13|tDataIn[31]~_Duplicate_1_OTERM671                                                                                                                       ; combout          ;
; |Block1|OutputController:inst13|DataOut[1]~_Duplicate_1_NEW672                                                                                                                          ; |Block1|OutputController:inst13|DataOut[1]~_Duplicate_1_OTERM673                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|DataOut[3]~_Duplicate_1_NEW674                                                                                                                          ; |Block1|OutputController:inst13|DataOut[3]~_Duplicate_1_OTERM675                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|DataOut[4]~_Duplicate_1_NEW676                                                                                                                          ; |Block1|OutputController:inst13|DataOut[4]~_Duplicate_1_OTERM677                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|DataOut[6]~_Duplicate_1_NEW678                                                                                                                          ; |Block1|OutputController:inst13|DataOut[6]~_Duplicate_1_OTERM679                                                                                                                        ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_NEW_REG682                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM683                                                    ; q                ;
; |Block1|core:inst14|timecalc[3]_NEW_REG694                                                                                                                                              ; |Block1|core:inst14|timecalc[3]_OTERM695                                                                                                                                                ; q                ;
; |Block1|core:inst14|timecalc[0]_NEW_REG702                                                                                                                                              ; |Block1|core:inst14|timecalc[0]_OTERM703                                                                                                                                                ; q                ;
; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_NEW_REG704                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM705                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_NEW_REG706                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM707                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_NEW_REG708                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM709                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_NEW_REG710                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_OTERM711                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_NEW_REG712                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_OTERM713                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_NEW_REG714                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_OTERM715                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_NEW_REG716                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_OTERM717                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_NEW_REG718                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_OTERM719                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_NEW_REG720                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_OTERM721                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_NEW_REG722                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_OTERM723                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_NEW_REG724                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[27]~_Duplicate_1_OTERM725                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_NEW_REG726                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_OTERM727                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_NEW_REG728                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_OTERM729                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_NEW_REG730                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM731                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_NEW_REG732                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM733                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_NEW_REG758                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM759                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_NEW_REG760                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM761                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_NEW_REG762                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_OTERM763                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_NEW_REG764                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_OTERM765                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_NEW_REG766                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_OTERM767                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_NEW_REG768                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_OTERM769                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_NEW_REG770                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_OTERM771                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_NEW_REG772                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_OTERM773                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_NEW_REG774                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_OTERM775                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_NEW_REG776                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_OTERM777                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_NEW_REG778                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_OTERM779                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_NEW_REG780                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_OTERM781                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_NEW_REG782                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_OTERM783                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_NEW_REG784                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_OTERM785                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_NEW_REG786                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_OTERM787                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_NEW_REG788                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_OTERM789                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_NEW_REG790                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_OTERM791                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_NEW_REG792                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_OTERM793                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_NEW_REG794                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_OTERM795                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_NEW_REG796                                                                                                                     ; |Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_OTERM797                                                                                                                       ; q                ;
; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_NEW_REG798                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_OTERM799                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_NEW_REG800                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[3]~_Duplicate_1_OTERM801                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_NEW_REG802                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_OTERM803                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_NEW_REG804                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[4]~_Duplicate_1_OTERM805                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_NEW_REG806                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_OTERM807                                                                                                                        ; q                ;
; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_NEW_REG808                                                                                                                      ; |Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_OTERM809                                                                                                                        ; q                ;
; |Block1|core:inst14|state[2]~_Duplicate_2_NEW_REG810                                                                                                                                    ; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM811                                                                                                                                      ; q                ;
; |Block1|core:inst14|state[2]~_Duplicate_2_NEW_REG812                                                                                                                                    ; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM813                                                                                                                                      ; q                ;
; |Block1|core:inst14|state[2]~_Duplicate_2_NEW_REG814                                                                                                                                    ; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM815                                                                                                                                      ; q                ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_NEW_REG150_NEW834                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_NEW_REG150_OTERM835                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_NEW_REG130_NEW836                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_NEW_REG130_OTERM837                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_NEW_REG146_NEW838                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_NEW_REG146_OTERM839                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_NEW_REG142_NEW840                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]_NEW_REG142_OTERM841                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_NEW_REG126_NEW842                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_NEW_REG126_OTERM843                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_NEW_REG98_NEW844                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_NEW_REG98_OTERM845                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_NEW_REG94_NEW846                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_NEW_REG94_OTERM847                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_NEW_REG90_NEW848                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_NEW_REG90_OTERM849                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_NEW_REG122_NEW850                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_NEW_REG122_OTERM851                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_NEW_REG86_NEW852                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]_NEW_REG86_OTERM853                                                                                                                   ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_NEW_REG118_NEW854                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]_NEW_REG118_OTERM855                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_NEW_REG114_NEW856                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_NEW_REG114_OTERM857                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_NEW_REG110_NEW858                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_NEW_REG110_OTERM859                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_NEW_REG82_NEW860                                                                                                                    ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_NEW_REG82_OTERM861                                                                                                                  ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_NEW_REG106_NEW862                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_NEW_REG106_OTERM863                                                                                                                 ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_NEW_REG102_NEW864                                                                                                                   ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_NEW_REG102_OTERM865                                                                                                                 ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff_NEW866                                                          ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff_OTERM867                                                        ; combout          ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate                                                                                                                                               ; |Block1|Decode:inst3|SetInit_S~_Duplicate_3                                                                                                                                             ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate                                                                                  ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6                                                                                ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_4                                                                                                                                             ; |Block1|Decode:inst3|SetInit_S~_Duplicate_5                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9                                                                                                                                    ; q                ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~20_Duplicate                                                                                                                 ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~20_Duplicate_33                                                                                                              ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~7_Duplicate                                                                                                                  ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~7_Duplicate_34                                                                                                               ; combout          ;
; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~4_Duplicate                                                                                                     ; |Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~4_Duplicate_18                                                                                                  ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_7                                                                                ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_8                                                                                ; q                ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_10                                                                                                                                   ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_11                                                                                                                                   ; q                ;
; |Block1|Decode:inst3|Order[3]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|Order[3]~_Duplicate_2                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Order[2]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|Order[2]~_Duplicate_3                                                                                                                                              ; q                ;
; |Block1|SEG7_LUT:inst29|WideOr5~0_NEW_REG314_Duplicate                                                                                                                                  ; |Block1|SEG7_LUT:inst29|WideOr5~0_OTERM315_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Order[7]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|Order[7]~_Duplicate_4                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|TrigEN~1_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|TrigEN~1_Duplicate_12                                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|Data[3]~_Duplicate_1                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|Data[2]~_Duplicate_2                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|Data[1]~_Duplicate_3                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate                                                                                                                                                 ; |Block1|Decode:inst3|Data[0]~_Duplicate_4                                                                                                                                               ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_11                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_12                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_15                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_16                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_21                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_22                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_23                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_24                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_25                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_26                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_27                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_28                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_29                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_30                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_31                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_32                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_33                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_34                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_35                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_36                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_41                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_42                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_51                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_52                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_53                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_54                                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn~13_Duplicate                                                                                                                                    ; |Block1|OutputController:inst13|tDataIn~13_Duplicate_419                                                                                                                                ; combout          ;
; |Block1|OutputController:inst13|tDataIn~14_Duplicate                                                                                                                                    ; |Block1|OutputController:inst13|tDataIn~14_Duplicate_420                                                                                                                                ; combout          ;
; |Block1|OutputController:inst13|tDataIn~16_Duplicate                                                                                                                                    ; |Block1|OutputController:inst13|tDataIn~16_Duplicate_421                                                                                                                                ; combout          ;
; |Block1|OutputController:inst13|tDataIn~1_Duplicate                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn~1_Duplicate_422                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|tDataIn~9_Duplicate                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn~9_Duplicate_423                                                                                                                                 ; combout          ;
; |Block1|OutputController:inst13|tDataIn~2_Duplicate                                                                                                                                     ; |Block1|OutputController:inst13|tDataIn~2_Duplicate_424                                                                                                                                 ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_59                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_60                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_10                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_11                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_16                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_17                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_18                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_19                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_Duplicate                                                                                                                            ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9_Duplicate                                                                                                                          ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_6_Duplicate                                                                                                                                   ; |Block1|Decode:inst3|SetInit_S~_Duplicate_7_Duplicate                                                                                                                                   ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_12_Duplicate                                                                                                                                  ; |Block1|Decode:inst3|SetInit_S~_Duplicate_13_Duplicate                                                                                                                                  ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_20                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_21                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_8_Duplicate                                                                                                                                   ; |Block1|Decode:inst3|SetInit_S~_Duplicate_9_Duplicate                                                                                                                                   ; q                ;
; |Block1|Decode:inst3|state[0]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|state[0]~_Duplicate_3                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|state[1]~_Duplicate                                                                                                                                                ; |Block1|Decode:inst3|state[1]~_Duplicate_4                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|adden~1_Duplicate                                                                                                                                                  ; |Block1|Decode:inst3|adden~1_Duplicate_7                                                                                                                                                ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_37_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[3]~_Duplicate_38_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_61                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_62                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_5_Duplicate                                                                                                                                     ; |Block1|Decode:inst3|Data[3]~_Duplicate_6_Duplicate                                                                                                                                     ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_39_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[3]~_Duplicate_40_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_7_Duplicate                                                                                                                                     ; |Block1|Decode:inst3|Data[3]~_Duplicate_8_Duplicate                                                                                                                                     ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_43_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[2]~_Duplicate_44_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_9_Duplicate                                                                                                                                     ; |Block1|Decode:inst3|Data[2]~_Duplicate_10_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_65                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_66                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_47_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[1]~_Duplicate_48_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_49_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[1]~_Duplicate_50_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_17_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_18_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_67                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_68                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_55_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_56_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_69                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_70                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_57_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_58_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_71                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_72                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_73                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_74                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_75                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_76                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_77                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_78                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_79                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_80                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_81                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_82                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_83                                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_84                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_85                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_86                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_89                                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_90                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_22                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_23                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|Order[7]~_Duplicate_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|Order[7]~_Duplicate_4_Duplicate                                                                                                                                    ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~2_Duplicate                                                                                 ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~2_Duplicate_9                                                                               ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_95                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_96                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_24                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_25                                                                                                                                            ; q                ;
; |Block1|inst49~_Duplicate_Duplicate_Duplicate                                                                                                                                           ; |Block1|inst49~_Duplicate_1_Duplicate_Duplicate                                                                                                                                         ; q                ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_7_Duplicate_Duplicate                                                            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_8_Duplicate_Duplicate                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_14_Duplicate                                                                                                                                  ; |Block1|Decode:inst3|SetInit_S~_Duplicate_15_Duplicate                                                                                                                                  ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_26                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_27                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|adden~_Duplicate_1_Duplicate_Duplicate                                                                                                                             ; |Block1|Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Equal1~0_NEW_REG258_Duplicate_Duplicate                                                                                                                            ; |Block1|Decode:inst3|Equal1~0_OTERM259_Duplicate_Duplicate                                                                                                                              ; q                ;
; |Block1|OutputController:inst13|tDataIn~11_Duplicate_Duplicate_Duplicate                                                                                                                ; |Block1|OutputController:inst13|tDataIn~11_Duplicate_418_Duplicate_Duplicate                                                                                                            ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_97                                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_98                                                                                                                                              ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_63_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[2]~_Duplicate_64_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_45_Duplicate_Duplicate                                                                                                                          ; |Block1|Decode:inst3|Data[2]~_Duplicate_46_Duplicate_Duplicate                                                                                                                          ; q                ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_99                                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_100                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_101                                                                                                                                             ; |Block1|Decode:inst3|Data[1]~_Duplicate_102                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_91_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[1]~_Duplicate_92_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_13_Duplicate_Duplicate                                                                                                                          ; |Block1|Decode:inst3|Data[1]~_Duplicate_14_Duplicate_Duplicate                                                                                                                          ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_103                                                                                                                                             ; |Block1|Decode:inst3|Data[0]~_Duplicate_104                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_93_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_94_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_87_Duplicate                                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_88_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_19_Duplicate_Duplicate                                                                                                                          ; |Block1|Decode:inst3|Data[0]~_Duplicate_20_Duplicate_Duplicate                                                                                                                          ; q                ;
; |Block1|OutputController:inst13|tDataIn~15_Duplicate_Duplicate                                                                                                                          ; |Block1|OutputController:inst13|tDataIn~15_Duplicate_425_Duplicate                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|state[0]~_Duplicate_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|state[0]~_Duplicate_3_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|state[1]~_Duplicate_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|state[1]~_Duplicate_4_Duplicate                                                                                                                                    ; q                ;
; |Block1|core:inst14|state[1]~5_Duplicate_Duplicate                                                                                                                                      ; |Block1|core:inst14|state[1]~5_Duplicate_31_Duplicate                                                                                                                                   ; combout          ;
; |Block1|Decode:inst3|SetInit_S~0_NEW_REG286_Duplicate_Duplicate                                                                                                                         ; |Block1|Decode:inst3|SetInit_S~0_OTERM287_Duplicate_Duplicate                                                                                                                           ; q                ;
; |Block1|Decode:inst3|Order[6]~_Duplicate_Duplicate                                                                                                                                      ; |Block1|Decode:inst3|Order[6]~_Duplicate_5_Duplicate                                                                                                                                    ; q                ;
; |Block1|Decode:inst3|Equal1~0_NEW_REG258_Duplicate_2_Duplicate                                                                                                                          ; |Block1|Decode:inst3|Equal1~0_OTERM259_Duplicate_3_Duplicate                                                                                                                            ; q                ;
; |Block1|core:inst14|state[1]~5_Duplicate_Duplicate_32                                                                                                                                   ; |Block1|core:inst14|state[1]~5_Duplicate_31_Duplicate_33                                                                                                                                ; combout          ;
; |Block1|Decode:inst3|TrigEN~1_Duplicate_13                                                                                                                                              ; |Block1|Decode:inst3|TrigEN~1_Duplicate_14                                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_105                                                                                                                                             ; |Block1|Decode:inst3|Data[3]~_Duplicate_106                                                                                                                                             ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_28                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_29                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_30                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_31                                                                                                                                            ; q                ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_32                                                                                                                                            ; |Block1|Decode:inst3|SetInit_S~_Duplicate_33                                                                                                                                            ; q                ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder ; combout          ;
; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM811feeder                                                                                                                                ; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM811feeder                                                                                                                                ; combout          ;
; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM815feeder                                                                                                                                ; |Block1|core:inst14|state[2]~_Duplicate_2_OTERM815feeder                                                                                                                                ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder                                                                                                                ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder                                                                                                                ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                                                                                                ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~feeder                                                                                                               ; combout          ;
; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~feeder                                                                                                               ; |Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~feeder                                                                                                               ; combout          ;
; |Block1|Decode:inst3|Order[0]~feeder                                                                                                                                                    ; |Block1|Decode:inst3|Order[0]~feeder                                                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_36feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_36feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_104feeder                                                                                                                                       ; |Block1|Decode:inst3|Data[0]~_Duplicate_104feeder                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_18_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_18_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_68feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_68feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_4feeder                                                                                                                                         ; |Block1|Decode:inst3|Data[0]~_Duplicate_4feeder                                                                                                                                         ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_70feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_70feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_20_Duplicate_Duplicatefeeder                                                                                                                    ; |Block1|Decode:inst3|Data[0]~_Duplicate_20_Duplicate_Duplicatefeeder                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_86feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_86feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_34feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_34feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_54feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[0]~_Duplicate_54feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_88_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_88_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_56_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_56_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_58_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_58_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[0]~_Duplicate_94_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[0]~_Duplicate_94_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_102feeder                                                                                                                                       ; |Block1|Decode:inst3|Data[1]~_Duplicate_102feeder                                                                                                                                       ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_3feeder                                                                                                                                         ; |Block1|Decode:inst3|Data[1]~_Duplicate_3feeder                                                                                                                                         ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_66feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_66feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_14_Duplicate_Duplicatefeeder                                                                                                                    ; |Block1|Decode:inst3|Data[1]~_Duplicate_14_Duplicate_Duplicatefeeder                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_78feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_78feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_30feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_30feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_32feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_32feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_52feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_52feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_48_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_48_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_50_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_50_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_80feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[1]~_Duplicate_80feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[1]~_Duplicate_92_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[1]~_Duplicate_92_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Order[2]~_Duplicate_3feeder                                                                                                                                        ; |Block1|Decode:inst3|Order[2]~_Duplicate_3feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[2]~feeder                                                                                                                                                     ; |Block1|Decode:inst3|Data[2]~feeder                                                                                                                                                     ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_46_Duplicate_Duplicatefeeder                                                                                                                    ; |Block1|Decode:inst3|Data[2]~_Duplicate_46_Duplicate_Duplicatefeeder                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_10_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_10_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_44_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[2]~_Duplicate_44_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_26feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[2]~_Duplicate_26feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[2]~_Duplicate_60feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[2]~_Duplicate_60feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_38_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_38_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_24feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[3]~_Duplicate_24feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_42feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[3]~_Duplicate_42feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_40_Duplicatefeeder                                                                                                                              ; |Block1|Decode:inst3|Data[3]~_Duplicate_40_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_22feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[3]~_Duplicate_22feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Data[3]~_Duplicate_74feeder                                                                                                                                        ; |Block1|Decode:inst3|Data[3]~_Duplicate_74feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|Order[5]~feeder                                                                                                                                                    ; |Block1|Decode:inst3|Order[5]~feeder                                                                                                                                                    ; combout          ;
; |Block1|Decode:inst3|Order[7]~_Duplicate_4feeder                                                                                                                                        ; |Block1|Decode:inst3|Order[7]~_Duplicate_4feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr5~0_OTERM315_Duplicatefeeder                                                                                                                              ; |Block1|SEG7_LUT:inst29|WideOr5~0_OTERM315_Duplicatefeeder                                                                                                                              ; combout          ;
; |Block1|SEG7_LUT:inst29|WideOr6~0_OTERM317feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst29|WideOr6~0_OTERM317feeder                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM261~feeder                                                     ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM261~feeder                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM263~feeder                                                     ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM263~feeder                                                     ; combout          ;
; |Block1|Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicatefeeder                                                                                                                     ; |Block1|Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicatefeeder                                                                                                                     ; combout          ;
; |Block1|Decode:inst3|adden~_Duplicate_1feeder                                                                                                                                           ; |Block1|Decode:inst3|adden~_Duplicate_1feeder                                                                                                                                           ; combout          ;
; |Block1|Decode:inst3|Equal1~0_OTERM259_Duplicate_3_Duplicatefeeder                                                                                                                      ; |Block1|Decode:inst3|Equal1~0_OTERM259_Duplicate_3_Duplicatefeeder                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1feeder                                                                                                                                          ; |Block1|Decode:inst3|TrigEN~_Duplicate_1feeder                                                                                                                                          ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9feeder                                                                                                                              ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9feeder                                                                                                                              ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_11feeder                                                                                                                             ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_11feeder                                                                                                                             ; combout          ;
; |Block1|Decode:inst3|SetInit_S~_Duplicate_31feeder                                                                                                                                      ; |Block1|Decode:inst3|SetInit_S~_Duplicate_31feeder                                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|SetInit_S~feeder                                                                                                                                                   ; |Block1|Decode:inst3|SetInit_S~feeder                                                                                                                                                   ; combout          ;
; |Block1|core:inst14|timecalc[0]_OTERM703~feeder                                                                                                                                         ; |Block1|core:inst14|timecalc[0]_OTERM703~feeder                                                                                                                                         ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_OTERM205~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_OTERM205~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_OTERM251~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_OTERM251~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_OTERM161~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_OTERM161~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]_OTERM159~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[2]_OTERM159~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_OTERM155~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_OTERM155~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_OTERM139~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_OTERM139~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[2]_OTERM163~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[2]_OTERM163~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_OTERM157~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_OTERM157~feeder                                                                                                                     ; combout          ;
; |Block1|MyRx:inst1|DataOut[0]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[0]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|MyRx:inst1|DataOut[1]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[1]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|MyRx:inst1|DataOut[4]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[4]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|MyRx:inst1|DataOut[5]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[5]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|MyRx:inst1|DataOut[7]~_Duplicate_1feeder                                                                                                                                        ; |Block1|MyRx:inst1|DataOut[7]~_Duplicate_1feeder                                                                                                                                        ; combout          ;
; |Block1|OutputController:inst13|DataOut[7]~_Duplicate_1feeder                                                                                                                           ; |Block1|OutputController:inst13|DataOut[7]~_Duplicate_1feeder                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|DataOut[5]~_Duplicate_1feeder                                                                                                                           ; |Block1|OutputController:inst13|DataOut[5]~_Duplicate_1feeder                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|DataOut[2]~_Duplicate_1feeder                                                                                                                           ; |Block1|OutputController:inst13|DataOut[2]~_Duplicate_1feeder                                                                                                                           ; combout          ;
; |Block1|OutputController:inst13|DataOut[0]~_Duplicate_1feeder                                                                                                                           ; |Block1|OutputController:inst13|DataOut[0]~_Duplicate_1feeder                                                                                                                           ; combout          ;
; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_8_Duplicate_Duplicatefeeder                                                      ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_8_Duplicate_Duplicatefeeder                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM265~feeder                                                     ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM265~feeder                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM271~feeder                                                     ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM271~feeder                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM267~feeder                                                    ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM267~feeder                                                    ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr0~0_OTERM273feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr0~0_OTERM273feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr1~0_OTERM275feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr1~0_OTERM275feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr2~0_OTERM277feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr2~0_OTERM277feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr3~0_OTERM279feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr3~0_OTERM279feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr4~0_OTERM281feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr4~0_OTERM281feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst43|WideOr5~0_OTERM283feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst43|WideOr5~0_OTERM283feeder                                                                                                                                        ; combout          ;
; |Block1|Decode:inst3|SetInit_S~0_OTERM287_Duplicate_Duplicatefeeder                                                                                                                     ; |Block1|Decode:inst3|SetInit_S~0_OTERM287_Duplicate_Duplicatefeeder                                                                                                                     ; combout          ;
; |Block1|Decode:inst3|SetInit_S~0_OTERM287feeder                                                                                                                                         ; |Block1|Decode:inst3|SetInit_S~0_OTERM287feeder                                                                                                                                         ; combout          ;
; |Block1|Decode:inst3|SetTrigTime~0_OTERM289feeder                                                                                                                                       ; |Block1|Decode:inst3|SetTrigTime~0_OTERM289feeder                                                                                                                                       ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr0~0_OTERM291feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst42|WideOr0~0_OTERM291feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr1~0_OTERM293feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst42|WideOr1~0_OTERM293feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr2~0_OTERM295feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst42|WideOr2~0_OTERM295feeder                                                                                                                                        ; combout          ;
; |Block1|SEG7_LUT:inst42|WideOr4~0_OTERM299feeder                                                                                                                                        ; |Block1|SEG7_LUT:inst42|WideOr4~0_OTERM299feeder                                                                                                                                        ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM145~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM145~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_OTERM181~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_OTERM181~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_OTERM221~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_OTERM221~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_OTERM229~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_OTERM229~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_OTERM187~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_OTERM187~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_OTERM223~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_OTERM223~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM121~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM121~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_OTERM179~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_OTERM179~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_OTERM183~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_OTERM183~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_OTERM215~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_OTERM215~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_OTERM219~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_OTERM219~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_OTERM227~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_OTERM227~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_OTERM257~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_OTERM257~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM149~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM149~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_OTERM225~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_OTERM225~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_OTERM233~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_OTERM233~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_OTERM153~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_OTERM153~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM89~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM89~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM105~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM105~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM109~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM109~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM125~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM125~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM129~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM129~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_OTERM165~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_OTERM165~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_OTERM169~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_OTERM169~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_OTERM199~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_OTERM199~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_OTERM209~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_OTERM209~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM217~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM217~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_OTERM231~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_OTERM231~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_OTERM237~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_OTERM237~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_OTERM241~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_OTERM241~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_OTERM247~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_OTERM247~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_OTERM253~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_OTERM253~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM97~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM97~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM101~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM101~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM113~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM113~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_OTERM195~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_OTERM195~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_OTERM197~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_OTERM197~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_OTERM201~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_OTERM201~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_OTERM203~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_OTERM203~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_OTERM235~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_OTERM235~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_OTERM249~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_OTERM249~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM81~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM81~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM93~feeder                                                                                                                       ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM93~feeder                                                                                                                       ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_OTERM167~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_OTERM167~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_OTERM177~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_OTERM177~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_OTERM185~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_OTERM185~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_OTERM207~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_OTERM207~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_OTERM211~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_OTERM211~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_OTERM213~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_OTERM213~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_OTERM239~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_OTERM239~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_OTERM243~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_OTERM243~feeder                                                                                                                      ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_OTERM245~feeder                                                                                                                     ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_OTERM245~feeder                                                                                                                     ; combout          ;
; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_OTERM255~feeder                                                                                                                      ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_OTERM255~feeder                                                                                                                      ; combout          ;
; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9_Duplicatefeeder                                                                                                                    ; |Block1|Decode:inst3|TrigEN~_Duplicate_1_Duplicate_9_Duplicatefeeder                                                                                                                    ; combout          ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll_lock_sync~feeder                                            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll_lock_sync~feeder                                            ; combout          ;
; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state~feeder          ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state~feeder          ; combout          ;
; |Block1|inst49~_Duplicate_1_Duplicate_Duplicatefeeder                                                                                                                                   ; |Block1|inst49~_Duplicate_1_Duplicate_Duplicatefeeder                                                                                                                                   ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Nov 04 21:58:49 2011
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default
Info: Using vector source file "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/DE0_Default.vwf"
Warning: Can't display state machine states -- register holding state machine bit "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u8|state.state_6" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u8|state.state_5" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u8|state.state_4" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u8|state.state_3" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u8|state.state_2" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u8|state.state_1" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u8|state.state_0" was synthesized away
Warning: Signal CLKO[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal CLKO[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal CLKO[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal CLKO[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal CLKO[4] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[10] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[11] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[12] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[13] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[14] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[15] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[16] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[17] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[18] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[19] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[20] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[21] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[22] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[23] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[24] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[25] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[26] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[27] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[28] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[29] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[30] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[31] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[4] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[5] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[6] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[7] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[8] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT2[9] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[10] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[11] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[12] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[13] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[14] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[15] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[16] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[17] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[18] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[19] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[20] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[21] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[22] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[23] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[24] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[25] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[26] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[27] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[28] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[29] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[30] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[31] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[4] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[5] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[6] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[7] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[8] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT3[9] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[10] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[11] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[12] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[13] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[14] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[15] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[16] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[17] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[18] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[19] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[20] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[21] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[22] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[23] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[24] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[25] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[26] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[27] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[28] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[29] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[30] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[31] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[4] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[5] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[6] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[7] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[8] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal SOUT4[9] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[10] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[4] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[5] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[6] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[7] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[8] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal Wrusedw[9] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[63]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[62]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[61]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[60]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[59]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[58]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[57]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[56]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[55]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[54]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[53]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[52]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[51]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[50]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[49]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[48]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[47]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[46]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[45]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[44]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[43]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[42]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[41]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[40]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[39]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[38]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[37]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[36]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[35]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[34]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[33]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "Debug_Xout[32]" in design.
Info: Inverted registers were found during simulation
    Info: Register: |Block1|core:inst14|state[3]~_Duplicate_2
    Info: Register: |Block1|MyUart:inst15|store[0]
    Info: Register: |Block1|MyUart:inst15|store[3]
    Info: Register: |Block1|MyUart:inst15|store[1]
    Info: Register: |Block1|MyUart:inst15|store[2]
    Info: Register: |Block1|MyUart:inst15|store[4]
    Info: Register: |Block1|MyUart:inst15|store[7]
    Info: Register: |Block1|MyUart:inst15|store[5]
    Info: Register: |Block1|MyUart:inst15|store[6]
    Info: Register: |Block1|OutputController:inst13|tDataIn[54]
    Info: Register: |Block1|OutputController:inst13|tDataIn[86]
    Info: Register: |Block1|OutputController:inst13|tDataIn[118]
    Info: Register: |Block1|OutputController:inst13|tDataIn[78]
    Info: Register: |Block1|OutputController:inst13|tDataIn[46]
    Info: Register: |Block1|OutputController:inst13|tDataIn[110]
    Info: Register: |Block1|OutputController:inst13|tDataIn[38]
    Info: Register: |Block1|OutputController:inst13|tDataIn[70]
    Info: Register: |Block1|OutputController:inst13|tDataIn[102]
    Info: Register: |Block1|OutputController:inst13|tDataIn[94]
    Info: Register: |Block1|OutputController:inst13|tDataIn[62]
    Info: Register: |Block1|OutputController:inst13|tDataIn[126]
    Info: Register: |Block1|OutputController:inst13|tDataIn[44]
    Info: Register: |Block1|OutputController:inst13|tDataIn[76]
    Info: Register: |Block1|OutputController:inst13|tDataIn[108]
    Info: Register: |Block1|OutputController:inst13|tDataIn[84]
    Info: Register: |Block1|OutputController:inst13|tDataIn[52]
    Info: Register: |Block1|OutputController:inst13|tDataIn[116]
    Info: Register: |Block1|OutputController:inst13|tDataIn[68]
    Info: Register: |Block1|OutputController:inst13|tDataIn[36]
    Info: Register: |Block1|OutputController:inst13|tDataIn[100]
    Info: Register: |Block1|OutputController:inst13|tDataIn[60]
    Info: Register: |Block1|OutputController:inst13|tDataIn[92]
    Info: Register: |Block1|OutputController:inst13|tDataIn[124]
    Info: Register: |Block1|OutputController:inst13|tDataIn[83]
    Info: Register: |Block1|OutputController:inst13|tDataIn[75]
    Info: Register: |Block1|OutputController:inst13|tDataIn[67]
    Info: Register: |Block1|OutputController:inst13|tDataIn[91]
    Info: Register: |Block1|OutputController:inst13|tDataIn[43]
    Info: Register: |Block1|OutputController:inst13|tDataIn[51]
    Info: Register: |Block1|OutputController:inst13|tDataIn[35]
    Info: Register: |Block1|OutputController:inst13|tDataIn[59]
    Info: Register: |Block1|OutputController:inst13|tDataIn[107]
    Info: Register: |Block1|OutputController:inst13|tDataIn[115]
    Info: Register: |Block1|OutputController:inst13|tDataIn[99]
    Info: Register: |Block1|OutputController:inst13|tDataIn[123]
    Info: Register: |Block1|OutputController:inst13|tDataIn[49]
    Info: Register: |Block1|OutputController:inst13|tDataIn[41]
    Info: Register: |Block1|OutputController:inst13|tDataIn[33]
    Info: Register: |Block1|OutputController:inst13|tDataIn[57]
    Info: Register: |Block1|OutputController:inst13|tDataIn[73]
    Info: Register: |Block1|OutputController:inst13|tDataIn[81]
    Info: Register: |Block1|OutputController:inst13|tDataIn[65]
    Info: Register: |Block1|OutputController:inst13|tDataIn[89]
    Info: Register: |Block1|OutputController:inst13|tDataIn[113]
    Info: Register: |Block1|OutputController:inst13|tDataIn[105]
    Info: Register: |Block1|OutputController:inst13|tDataIn[97]
    Info: Register: |Block1|OutputController:inst13|tDataIn[121]
    Info: Register: |Block1|OutputController:inst13|tDataIn[40]
    Info: Register: |Block1|OutputController:inst13|tDataIn[72]
    Info: Register: |Block1|OutputController:inst13|tDataIn[104]
    Info: Register: |Block1|OutputController:inst13|tDataIn[80]
    Info: Register: |Block1|OutputController:inst13|tDataIn[48]
    Info: Register: |Block1|OutputController:inst13|tDataIn[112]
    Info: Register: |Block1|OutputController:inst13|tDataIn[64]
    Info: Register: |Block1|OutputController:inst13|tDataIn[32]
    Info: Register: |Block1|OutputController:inst13|tDataIn[96]
    Info: Register: |Block1|OutputController:inst13|tDataIn[56]
    Info: Register: |Block1|OutputController:inst13|tDataIn[88]
    Info: Register: |Block1|OutputController:inst13|tDataIn[120]
    Info: Register: |Block1|Decode:inst3|TrigEN
    Info: Register: |Block1|core:inst14|state[3]
    Info: Register: |Block1|OutputController:inst13|tDataIn[30]
    Info: Register: |Block1|OutputController:inst13|tDataIn[28]
    Info: Register: |Block1|OutputController:inst13|tDataIn[27]
    Info: Register: |Block1|OutputController:inst13|tDataIn[25]
    Info: Register: |Block1|OutputController:inst13|tDataIn[24]
    Info: Register: |Block1|OutputController:inst13|tDataIn[22]
    Info: Register: |Block1|OutputController:inst13|tDataIn[20]
    Info: Register: |Block1|OutputController:inst13|tDataIn[19]
    Info: Register: |Block1|OutputController:inst13|tDataIn[17]
    Info: Register: |Block1|OutputController:inst13|tDataIn[16]
    Info: Register: |Block1|OutputController:inst13|tDataIn[14]
    Info: Register: |Block1|OutputController:inst13|tDataIn[12]
    Info: Register: |Block1|OutputController:inst13|tDataIn[11]
    Info: Register: |Block1|OutputController:inst13|tDataIn[9]
    Info: Register: |Block1|OutputController:inst13|tDataIn[8]
    Info: Register: |Block1|OutputController:inst13|tDataIn[6]
    Info: Register: |Block1|OutputController:inst13|tDataIn[4]
    Info: Register: |Block1|OutputController:inst13|tDataIn[3]
    Info: Register: |Block1|OutputController:inst13|tDataIn[1]
    Info: Register: |Block1|OutputController:inst13|tDataIn[0]
    Info: Register: |Block1|OutputController:inst13|tIndex[0]
    Info: Register: |Block1|MyUart:inst15|Tx
Info: System task:  Note : Cyclone III PLL self reset due to loss of lock
Info: System task: Time: 0  Instance: inst19|altpll_component|auto_generated|pll1
Info: System task:  Note : Cyclone III PLL self reset due to loss of lock
Info: System task: Time: 0  Instance: inst8|inst|altpll_component|auto_generated|pll1
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|OutputController:inst13|Add0~3"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|OutputController:inst13|Add0~5"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|OutputController:inst13|Add0~7"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|MyUart:inst15|index[1]~7"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|MyUart:inst15|index[2]~11"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|MyUart:inst15|index[3]~13"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita1"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita2"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita3"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7"
Warning: Found glitch at time 0.06 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|OutputController:inst13|Add0~5"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|OutputController:inst13|Add0~7"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|MyUart:inst15|index[2]~11"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|MyUart:inst15|index[3]~13"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita2"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita3"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7"
Warning: Found glitch at time 0.12 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8"
Warning: Found glitch at time 0.15 ns of duration 0.15 ns on node "|Block1|CLKIN~inputclkctrl"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|OutputController:inst13|Add0~7"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|MyUart:inst15|index[3]~13"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita3"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7"
Warning: Found glitch at time 0.17 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7"
Warning: Found glitch at time 0.23 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7"
Warning: Found glitch at time 0.29 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8"
Warning: Found glitch at time 0.35 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 0.35 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.35 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.35 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.35 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7"
Warning: Found glitch at time 0.35 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9"
Warning: Found glitch at time 0.35 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6"
Warning: Found glitch at time 0.35 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7"
Warning: Found glitch at time 0.35 ns of duration 0.35 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~5"
Warning: Found glitch at time 0.35 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|step[0]~0"
Warning: Found glitch at time 0.35 ns of duration 0.35 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_RTM0757"
Warning: Found glitch at time 0.35 ns of duration 0.35 ns on node "|Block1|inst7"
Warning: Found glitch at time 0.37 ns of duration 0.37 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~0"
Warning: Found glitch at time 0.37 ns of duration 0.37 ns on node "|Block1|Decode:inst3|adden~0"
Warning: Found glitch at time 0.37 ns of duration 0.37 ns on node "|Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]"
Warning: Found glitch at time 0.37 ns of duration 0.37 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~1"
Warning: Found glitch at time 0.37 ns of duration 0.37 ns on node "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder"
Warning: Found glitch at time 0.4 ns of duration 0.4 ns on node "|Block1|OutputController:inst13|tDataIn[8]~_Duplicate_1_NEW524"
Warning: Found glitch at time 0.4 ns of duration 0.4 ns on node "|Block1|OutputController:inst13|tDataIn[11]~_Duplicate_1_NEW528"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|OutputController:inst13|tDataIn[6]~_Duplicate_1_NEW522"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[2]_OTERM183~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]_OTERM233~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]_OTERM109~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]_OTERM237~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]_OTERM101~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.41 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.41 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.41 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~4"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|OutputController:inst13|tDataIn[17]~_Duplicate_1_NEW536"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]_OTERM145~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]_OTERM221~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]_OTERM229~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[2]_OTERM187~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]_OTERM149~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]_OTERM129~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]_OTERM195~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]_OTERM81~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]_OTERM213~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|busy"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~3"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~3"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~4"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~4"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]_OTERM223~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]_OTERM89~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]_OTERM197~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[2]_OTERM177~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]_OTERM207~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD~4"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]_OTERM225~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[2]_OTERM165~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]_OTERM231~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]_OTERM239~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[2]_OTERM153~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]_OTERM209~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]_OTERM241~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]_OTERM201~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]_OTERM255~feeder"
Warning: Found glitch at time 0.41 ns of duration 0.41 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4263w[2]~0"
Warning: Found glitch at time 0.42 ns of duration 0.42 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4279w[2]~0"
Warning: Found glitch at time 0.42 ns of duration 0.42 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~feeder"
Warning: Found glitch at time 0.42 ns of duration 0.42 ns on node "|Block1|CLKD16:inst5|CLKout~0"
Warning: Found glitch at time 0.42 ns of duration 0.42 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 0.42 ns of duration 0.42 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52]~feeder"
Warning: Found glitch at time 0.42 ns of duration 0.42 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60]~feeder"
Warning: Found glitch at time 0.42 ns of duration 0.42 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]~feeder"
Warning: Found glitch at time 0.42 ns of duration 0.42 ns on node "|Block1|AllStore:inst2|inst2~0"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_2~0"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~3"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita9"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~3"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~4"
Warning: Found glitch at time 0.43 ns of duration 0.43 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~3"
Warning: Found glitch at time 0.44 ns of duration 0.44 ns on node "|Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]"
Warning: Found glitch at time 0.44 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~7"
Warning: Found glitch at time 0.44 ns of duration 0.44 ns on node "|Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]"
Warning: Found glitch at time 0.44 ns of duration 0.44 ns on node "|Block1|Decode:inst3|state~0"
Warning: Found glitch at time 0.44 ns of duration 0.44 ns on node "|Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]"
Warning: Found glitch at time 0.44 ns of duration 0.44 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~4"
Warning: Found glitch at time 0.44 ns of duration 0.44 ns on node "|Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]"
Warning: Found glitch at time 0.45 ns of duration 0.45 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[2]_OTERM157~feeder"
Warning: Found glitch at time 0.46 ns of duration 0.46 ns on node "|Block1|MyUart:inst15|Tx~2"
Warning: Found glitch at time 0.46 ns of duration 0.46 ns on node "|Block1|MyUart:inst15|always0~1"
Warning: Found glitch at time 0.46 ns of duration 0.46 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a287~RAM_ENABLE_AND"
Warning: Found glitch at time 0.46 ns of duration 0.46 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a415~RAM_ENABLE_AND"
Warning: Found glitch at time 0.46 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.46 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.47 ns of duration 0.47 ns on node "|Block1|MyUart:inst15|Tx~3"
Warning: Found glitch at time 0.47 ns of duration 0.47 ns on node "|Block1|MyRx:inst1|state[1]~1"
Warning: Found glitch at time 0.47 ns of duration 0.47 ns on node "|Block1|core:inst14|always4~0"
Warning: Found glitch at time 0.47 ns of duration 0.47 ns on node "|Block1|core:inst14|always2~1"
Warning: Found glitch at time 0.47 ns of duration 0.47 ns on node "|Block1|MyUart:inst15|index~10"
Warning: Found glitch at time 0.47 ns of duration 0.47 ns on node "|Block1|MyRx:inst1|state[2]~0"
Warning: Found glitch at time 0.47 ns of duration 0.47 ns on node "|Block1|core:inst14|always3~0"
Warning: Found glitch at time 0.48 ns of duration 0.48 ns on node "|Block1|MyRx:inst1|Decoder0~1"
Warning: Found glitch at time 0.48 ns of duration 0.48 ns on node "|Block1|MyRx:inst1|Add2~0"
Warning: Found glitch at time 0.48 ns of duration 0.48 ns on node "|Block1|MyRx:inst1|Add2~1"
Warning: Found glitch at time 0.48 ns of duration 0.48 ns on node "|Block1|core:inst14|always2~2"
Warning: Found glitch at time 0.48 ns of duration 0.48 ns on node "|Block1|core:inst14|state[2]~_Duplicate_2_OTERM815feeder"
Warning: Found glitch at time 0.49 ns of duration 0.49 ns on node "|Block1|MyRx:inst1|Selector2~0"
Warning: Found glitch at time 0.5 ns of duration 0.5 ns on node "|Block1|MyRx:inst1|Decoder0~3"
Warning: Found glitch at time 0.52 ns of duration 0.06 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.52 ns of duration 0.52 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~4"
Warning: Found glitch at time 0.53 ns of duration 0.53 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD~3"
Warning: Found glitch at time 0.53 ns of duration 0.53 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[2]_OTERM185~feeder"
Warning: Found glitch at time 0.53 ns of duration 0.53 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]_OTERM199~feeder"
Warning: Found glitch at time 0.53 ns of duration 0.53 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]_OTERM219~feeder"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD~3"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|core:inst14|timecalc[2]_NEW558"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD~3"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD~4"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~4"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|16Trig:inst4|inst6~0"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|MyUart:inst15|store[7]~5"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|Decode:inst3|SetTrigTime~1"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]_OTERM113~feeder"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~feeder"
Warning: Found glitch at time 0.54 ns of duration 0.54 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]_OTERM235~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]_OTERM251~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_NEW_REG754_RTM0756"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]_OTERM203~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[2]_OTERM169~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]_OTERM227~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM217~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[2]_OTERM181~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]_OTERM105~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[2]_OTERM167~feeder"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|Decode:inst3|TrigEN~0"
Warning: Found glitch at time 0.55 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]_OTERM247~feeder"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD~3"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD~4"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~4"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]_OTERM205~feeder"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]~feeder"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|MyUart:inst15|store[2]~3"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|MyUart:inst15|store[0]~0"
Warning: Found glitch at time 0.56 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]~feeder"
Warning: Found glitch at time 0.57 ns of duration 0.57 ns on node "|Block1|OutputController:inst13|Add0~0"
Warning: Found glitch at time 0.57 ns of duration 0.57 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]_OTERM253~feeder"
Warning: Found glitch at time 0.57 ns of duration 0.57 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~feeder"
Warning: Found glitch at time 0.57 ns of duration 0.57 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]_OTERM97~feeder"
Warning: Found glitch at time 0.57 ns of duration 0.57 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]_OTERM125~feeder"
Warning: Found glitch at time 0.57 ns of duration 0.57 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]_OTERM249~feeder"
Warning: Found glitch at time 0.58 ns of duration 0.58 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46]~feeder"
Warning: Found glitch at time 0.58 ns of duration 0.58 ns on node "|Block1|MyRx:inst1|Decoder1~0"
Warning: Found glitch at time 0.59 ns of duration 0.59 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]~feeder"
Warning: Found glitch at time 0.59 ns of duration 0.59 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]~feeder"
Warning: Found glitch at time 0.59 ns of duration 0.59 ns on node "|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM261~feeder"
Warning: Found glitch at time 0.59 ns of duration 0.59 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]_OTERM257~feeder"
Warning: Found glitch at time 0.6 ns of duration 0.6 ns on node "|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM263~feeder"
Warning: Found glitch at time 0.6 ns of duration 0.6 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a159~RAM_ENABLE_AND"
Warning: Found glitch at time 0.6 ns of duration 0.6 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]_OTERM215~feeder"
Warning: Found glitch at time 0.6 ns of duration 0.6 ns on node "|Block1|MyRx:inst1|DataOut[0]~1"
Warning: Found glitch at time 0.6 ns of duration 0.6 ns on node "|Block1|MyRx:inst1|DataOut[0]~_Duplicate_1feeder"
Warning: Found glitch at time 0.6 ns of duration 0.6 ns on node "|Block1|MyRx:inst1|ReadyDelay[3]~1"
Warning: Found glitch at time 0.6 ns of duration 0.6 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]_OTERM121~feeder"
Warning: Found glitch at time 0.6 ns of duration 0.6 ns on node "|Block1|MyRx:inst1|Decoder0~6"
Warning: Found glitch at time 0.61 ns of duration 0.61 ns on node "|Block1|MyRx:inst1|Selector1~0"
Warning: Found glitch at time 0.61 ns of duration 0.61 ns on node "|Block1|MyRx:inst1|Selector3~0"
Warning: Found glitch at time 0.61 ns of duration 0.61 ns on node "|Block1|MyRx:inst1|Decoder0~4"
Warning: Found glitch at time 0.61 ns of duration 0.61 ns on node "|Block1|MyRx:inst1|DataOut[7]~_Duplicate_1feeder"
Warning: Found glitch at time 0.62 ns of duration 0.62 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[2]_OTERM179~feeder"
Warning: Found glitch at time 0.62 ns of duration 0.62 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[21]~20"
Warning: Found glitch at time 0.62 ns of duration 0.62 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[74]~118"
Warning: Found glitch at time 0.62 ns of duration 0.62 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[106]~122"
Warning: Found glitch at time 0.63 ns of duration 0.63 ns on node "|Block1|MyUart:inst15|LessThan1~0"
Warning: Found glitch at time 0.63 ns of duration 0.63 ns on node "|Block1|core:inst14|state[2]~4"
Warning: Found glitch at time 0.64 ns of duration 0.64 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[1]~1"
Warning: Found glitch at time 0.64 ns of duration 0.64 ns on node "|Block1|OutputController:inst13|tDataIn[12]~_Duplicate_1_NEW530"
Warning: Found glitch at time 0.65 ns of duration 0.65 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita0"
Warning: Found glitch at time 0.65 ns of duration 0.65 ns on node "|Block1|MyRx:inst1|ReadyDelay[2]~3"
Warning: Found glitch at time 0.66 ns of duration 0.66 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[7]~7"
Warning: Found glitch at time 0.66 ns of duration 0.66 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[5]~5"
Warning: Found glitch at time 0.66 ns of duration 0.66 ns on node "|Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~8"
Warning: Found glitch at time 0.66 ns of duration 0.66 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[4]~4"
Warning: Found glitch at time 0.66 ns of duration 0.66 ns on node "|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]"
Warning: Found glitch at time 0.66 ns of duration 0.66 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD~4"
Warning: Found glitch at time 0.67 ns of duration 0.67 ns on node "|Block1|MyUart:inst15|index[0]~5"
Warning: Found glitch at time 0.67 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita2"
Warning: Found glitch at time 0.67 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 0.67 ns of duration 0.67 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD~4"
Warning: Found glitch at time 0.67 ns of duration 0.67 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD~3"
Warning: Found glitch at time 0.67 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 0.67 ns of duration 0.67 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~3"
Warning: Found glitch at time 0.67 ns of duration 0.67 ns on node "|Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]"
Warning: Found glitch at time 0.67 ns of duration 0.67 ns on node "|Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]"
Warning: Found glitch at time 0.67 ns of duration 0.56 ns on node "|Block1|OutputController:inst13|Add0~5"
Warning: Found glitch at time 0.67 ns of duration 0.67 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD~3"
Warning: Found glitch at time 0.68 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0"
Warning: Found glitch at time 0.69 ns of duration 0.69 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst|ResTri~0"
Warning: Found glitch at time 0.69 ns of duration 0.57 ns on node "|Block1|MyUart:inst15|index[2]~11"
Warning: Found glitch at time 0.69 ns of duration 0.69 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD~3"
Warning: Found glitch at time 0.69 ns of duration 0.69 ns on node "|Block1|Decode:inst3|adden~1"
Warning: Found glitch at time 0.7 ns of duration 0.7 ns on node "|Block1|Decode:inst3|SoftReload~0"
Warning: Found glitch at time 0.7 ns of duration 0.7 ns on node "|Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]"
Warning: Found glitch at time 0.7 ns of duration 0.7 ns on node "|Block1|MyUart:inst15|index[0]~5"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[2]~2"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD~4"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst2|ResTri~0"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|MyRx:inst1|ReadyDelay[3]~0"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[0]~62"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]"
Warning: Found glitch at time 0.71 ns of duration 0.71 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD~3"
Warning: Found glitch at time 0.72 ns of duration 0.72 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]~feeder"
Warning: Found glitch at time 0.72 ns of duration 0.72 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[8]~8"
Warning: Found glitch at time 0.72 ns of duration 0.72 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7"
Warning: Found glitch at time 0.72 ns of duration 0.72 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9"
Warning: Found glitch at time 0.72 ns of duration 0.72 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 0.72 ns of duration 0.72 ns on node "|Block1|core:inst14|Mux4~0"
Warning: Found glitch at time 0.72 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita3"
Warning: Found glitch at time 0.73 ns of duration 0.73 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[10]~42"
Warning: Found glitch at time 0.73 ns of duration 0.73 ns on node "|Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]"
Warning: Found glitch at time 0.73 ns of duration 0.73 ns on node "|Block1|MyRx:inst1|Decoder0~0"
Warning: Found glitch at time 0.73 ns of duration 0.73 ns on node "|Block1|OutputController:inst13|tDataIn~124"
Warning: Found glitch at time 0.73 ns of duration 0.73 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10"
Warning: Found glitch at time 0.73 ns of duration 0.73 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[2]~58"
Warning: Found glitch at time 0.73 ns of duration 0.73 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[28]~6"
Warning: Found glitch at time 0.74 ns of duration 0.74 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[17]~28"
Warning: Found glitch at time 0.74 ns of duration 0.74 ns on node "|Block1|SEG7_LUT:inst29|WideOr6~0"
Warning: Found glitch at time 0.74 ns of duration 0.74 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[18]~26"
Warning: Found glitch at time 0.75 ns of duration 0.75 ns on node "|Block1|OutputController:inst13|tDataIn[0]~_Duplicate_1_NEW514"
Warning: Found glitch at time 0.75 ns of duration 0.75 ns on node "|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]"
Warning: Found glitch at time 0.75 ns of duration 0.75 ns on node "|Block1|16Trig:inst4|inst40~0"
Warning: Found glitch at time 0.75 ns of duration 0.75 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2|w_anode4271w[2]~0"
Warning: Found glitch at time 0.75 ns of duration 0.75 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]_NEW574"
Warning: Found glitch at time 0.75 ns of duration 0.75 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[71]~68"
Warning: Found glitch at time 0.75 ns of duration 0.75 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]_NEW572"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|SEG7_LUT:inst29|WideOr4~0"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~3"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[26]~10"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[8]~46"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|MyRx:inst1|LessThan2~0"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|SEG7_LUT:inst29|WideOr2~0"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|SEG7_LUT:inst29|WideOr5~0"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[7]~48"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[14]~34"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|CLKD16:inst5|CLKout~clkctrl"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[24]~14"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]_OTERM245~feeder"
Warning: Found glitch at time 0.76 ns of duration 0.76 ns on node "|Block1|MyRx:inst1|Decoder0~5"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|SEG7_LUT:inst29|WideOr3~0"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[87]~64"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|core:inst14|timecalc[1]_NEW556"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48]~feeder"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56]~feeder"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[79]~66"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|MyRx:inst1|DataOut[1]~_Duplicate_1feeder"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]~feeder"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|MyUart:inst15|store[4]~4"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|OutputController:inst13|tDataIn~183"
Warning: Found glitch at time 0.77 ns of duration 0.77 ns on node "|Block1|MyUart:inst15|store[1]~2"
Warning: Found glitch at time 0.78 ns of duration 0.78 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[30]~2"
Warning: Found glitch at time 0.78 ns of duration 0.78 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31]~feeder"
Warning: Found glitch at time 0.78 ns of duration 0.78 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]~feeder"
Warning: Found glitch at time 0.78 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 0.78 ns of duration 0.78 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[31]~0"
Warning: Found glitch at time 0.78 ns of duration 0.72 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita1"
Warning: Found glitch at time 0.78 ns of duration 0.78 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0"
Warning: Found glitch at time 0.78 ns of duration 0.78 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[19]~24"
Warning: Found glitch at time 0.78 ns of duration 0.78 ns on node "|Block1|MyUart:inst15|store[3]~1"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|MyUart:inst15|store[5]~6"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[31]~1_Duplicate"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|core:inst14|timecalc[0]_NEW554"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33]~feeder"
Warning: Found glitch at time 0.79 ns of duration 0.73 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 0.79 ns of duration 0.62 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]~feeder"
Warning: Found glitch at time 0.79 ns of duration 0.5 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita5"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[23]~16"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[15]~32"
Warning: Found glitch at time 0.79 ns of duration 0.79 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[11]~40"
Warning: Found glitch at time 0.8 ns of duration 0.8 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst2|ResTri~1"
Warning: Found glitch at time 0.8 ns of duration 0.8 ns on node "|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]"
Warning: Found glitch at time 0.8 ns of duration 0.8 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[9]~44"
Warning: Found glitch at time 0.8 ns of duration 0.63 ns on node "|Block1|OutputController:inst13|Add0~7"
Warning: Found glitch at time 0.8 ns of duration 0.8 ns on node "|Block1|OutputController:inst13|Add0~2"
Warning: Found glitch at time 0.8 ns of duration 0.8 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[12]~38"
Warning: Found glitch at time 0.8 ns of duration 0.74 ns on node "|Block1|OutputController:inst13|Add0~3"
Warning: Found glitch at time 0.8 ns of duration 0.8 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]_OTERM211~feeder"
Warning: Found glitch at time 0.8 ns of duration 0.09 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 0.8 ns of duration 0.1 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.8 ns of duration 0.8 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[5]~52"
Warning: Found glitch at time 0.8 ns of duration 0.75 ns on node "|Block1|MyUart:inst15|index[1]~7"
Warning: Found glitch at time 0.81 ns of duration 0.81 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[6]~50"
Warning: Found glitch at time 0.81 ns of duration 0.81 ns on node "|Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~23"
Warning: Found glitch at time 0.81 ns of duration 0.64 ns on node "|Block1|MyUart:inst15|index[3]~13"
Warning: Found glitch at time 0.81 ns of duration 0.81 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[8]~47"
Warning: Found glitch at time 0.81 ns of duration 0.81 ns on node "|Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~7_Duplicate"
Warning: Found glitch at time 0.82 ns of duration 0.82 ns on node "|Block1|OutputController:inst13|tDataIn[19]~_Duplicate_1_NEW538"
Warning: Found glitch at time 0.82 ns of duration 0.82 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[23]~17"
Warning: Found glitch at time 0.82 ns of duration 0.82 ns on node "|Block1|OutputController:inst13|tDataIn~142"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|OutputController:inst13|tDataIn~69"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|OutputController:inst13|tDataIn~22"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|Decode:inst3|TrigEN~1_Duplicate_13"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst|ResTri~1"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst1|ResTri~1"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst3|ResTri~1"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst1|ResTri~1"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2_Duplicate_36"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_17"
Warning: Found glitch at time 0.83 ns of duration 0.83 ns on node "|Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM271~feeder"
Warning: Found glitch at time 0.84 ns of duration 0.84 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate"
Warning: Found glitch at time 0.84 ns of duration 0.84 ns on node "|Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[2]_OTERM161~feeder"
Warning: Found glitch at time 0.84 ns of duration 0.84 ns on node "|Block1|OutputController:inst13|tDataIn[24]~_Duplicate_1_NEW544"
Warning: Found glitch at time 0.84 ns of duration 0.84 ns on node "|Block1|Decode:inst3|SetTrigTime~0"
Warning: Found glitch at time 0.84 ns of duration 0.84 ns on node "|Block1|OutputController:inst13|tDataIn[28]~_Duplicate_1_NEW550"
Warning: Found glitch at time 0.84 ns of duration 0.04 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.85 ns of duration 0.85 ns on node "|Block1|MyRx:inst1|Selector0~0"
Warning: Found glitch at time 0.85 ns of duration 0.85 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]_OTERM93~feeder"
Warning: Found glitch at time 0.85 ns of duration 0.5 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita6"
Warning: Found glitch at time 0.85 ns of duration 0.85 ns on node "|Block1|OutputController:inst13|tDataIn[14]~_Duplicate_1_NEW532"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~3"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM265~feeder"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[4]~54"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]_OTERM243~feeder"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.86 ns of duration 0.08 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 0.86 ns of duration 0.08 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10"
Warning: Found glitch at time 0.86 ns of duration 0.08 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|OutputController:inst13|tDataIn[20]~_Duplicate_1_NEW540"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|OutputController:inst13|tDataIn[9]~_Duplicate_1_NEW526"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|MyRx:inst1|DataOut[5]~_Duplicate_1feeder"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[3]~56"
Warning: Found glitch at time 0.86 ns of duration 0.86 ns on node "|Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]_OTERM267~feeder"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|OutputController:inst13|tDataIn[16]~_Duplicate_1_NEW534"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|OutputController:inst13|tDataIn~139"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|MyRx:inst1|Data[7]~4"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~4"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|MyRx:inst1|Data[9]~6"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|OutputController:inst13|tDataIn[22]~_Duplicate_1_NEW542"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|MyRx:inst1|DataOut[4]~_Duplicate_1feeder"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|Decode:inst3|adden~1_Duplicate"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[16]~30"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst1|ResTri~0"
Warning: Found glitch at time 0.87 ns of duration 0.87 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri~1"
Warning: Found glitch at time 0.88 ns of duration 0.88 ns on node "|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder"
Warning: Found glitch at time 0.88 ns of duration 0.88 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~2"
Warning: Found glitch at time 0.88 ns of duration 0.88 ns on node "|Block1|MyUart:inst15|Tx~4"
Warning: Found glitch at time 0.89 ns of duration 0.89 ns on node "|Block1|MyRx:inst1|Add0~0"
Warning: Found glitch at time 0.89 ns of duration 0.89 ns on node "|Block1|OutputController:inst13|tDataIn~21"
Warning: Found glitch at time 0.89 ns of duration 0.89 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD~3"
Warning: Found glitch at time 0.89 ns of duration 0.89 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60"
Warning: Found glitch at time 0.9 ns of duration 0.9 ns on node "|Block1|OutputController:inst13|always2~2"
Warning: Found glitch at time 0.9 ns of duration 0.9 ns on node "|Block1|Decode:inst3|SetInit_S~0"
Warning: Found glitch at time 0.9 ns of duration 0.04 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10"
Warning: Found glitch at time 0.9 ns of duration 0.9 ns on node "|Block1|MyRx:inst1|DataOut[0]~0"
Warning: Found glitch at time 0.9 ns of duration 0.9 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[34]~124"
Warning: Found glitch at time 0.91 ns of duration 0.91 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[25]~12"
Warning: Found glitch at time 0.91 ns of duration 0.91 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[22]~18"
Warning: Found glitch at time 0.91 ns of duration 0.91 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[20]~22"
Warning: Found glitch at time 0.92 ns of duration 0.92 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[27]~8"
Warning: Found glitch at time 0.92 ns of duration 0.92 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate"
Warning: Found glitch at time 0.92 ns of duration 0.92 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_40"
Warning: Found glitch at time 0.92 ns of duration 0.08 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 0.92 ns of duration 0.51 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita7"
Warning: Found glitch at time 0.92 ns of duration 0.92 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[11]~41"
Warning: Found glitch at time 0.92 ns of duration 0.92 ns on node "|Block1|MyUart:inst15|index~9"
Warning: Found glitch at time 0.92 ns of duration 0.92 ns on node "|Block1|AllStore:inst2|21mux:inst16|5"
Warning: Found glitch at time 0.92 ns of duration 0.92 ns on node "|Block1|MyUart:inst15|store[6]~7"
Warning: Found glitch at time 0.93 ns of duration 0.93 ns on node "|Block1|MyUart:inst15|Tx~0"
Warning: Found glitch at time 0.93 ns of duration 0.93 ns on node "|Block1|MyUart:inst15|always0~0"
Warning: Found glitch at time 0.94 ns of duration 0.94 ns on node "|Block1|OutputController:inst13|tDataIn~36"
Warning: Found glitch at time 0.95 ns of duration 0.95 ns on node "|Block1|Decode:inst3|TrigEN~1"
Warning: Found glitch at time 0.95 ns of duration 0.95 ns on node "|Block1|MyRx:inst1|Decoder0~2"
Warning: Found glitch at time 0.95 ns of duration 0.95 ns on node "|Block1|OutputController:inst13|tDataIn~54"
Warning: Found glitch at time 0.96 ns of duration 0.96 ns on node "|Block1|OutputController:inst13|tDataIn~87"
Warning: Found glitch at time 0.96 ns of duration 0.96 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[20]~23"
Warning: Found glitch at time 0.97 ns of duration 0.97 ns on node "|Block1|SEG7_LUT:inst28|WideOr5~0"
Warning: Found glitch at time 0.97 ns of duration 0.97 ns on node "|Block1|Decode:inst3|SetInit_S~1"
Warning: Found glitch at time 0.97 ns of duration 0.97 ns on node "|Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[2]_OTERM155~feeder"
Warning: Found glitch at time 0.97 ns of duration 0.97 ns on node "|Block1|MyRx:inst1|Data[3]~0"
Warning: Found glitch at time 0.98 ns of duration 0.98 ns on node "|Block1|16Trig:inst4|QTrig:inst7|trig:inst2|ResTri~0"
Warning: Found glitch at time 0.98 ns of duration 0.98 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[2]_OTERM139~feeder"
Warning: Found glitch at time 0.98 ns of duration 0.98 ns on node "|Block1|MyRx:inst1|Data[5]~2"
Warning: Found glitch at time 0.98 ns of duration 0.08 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10"
Warning: Found glitch at time 0.98 ns of duration 0.98 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[21]~21_Duplicate"
Warning: Found glitch at time 0.98 ns of duration 0.98 ns on node "|Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD~4"
Warning: Found glitch at time 0.98 ns of duration 0.98 ns on node "|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]"
Warning: Found glitch at time 0.98 ns of duration 0.98 ns on node "|Block1|mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~5"
Warning: Found glitch at time 0.99 ns of duration 0.99 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_NEW372"
Warning: Found glitch at time 0.99 ns of duration 0.99 ns on node "|Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2]"
Warning: Found glitch at time 0.99 ns of duration 0.99 ns on node "|Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode22w[2]"
Warning: Found glitch at time 0.99 ns of duration 0.99 ns on node "|Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2]"
Warning: Found glitch at time 0.99 ns of duration 0.99 ns on node "|Block1|TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder"
Warning: Found glitch at time 0.99 ns of duration 0.99 ns on node "|Block1|OutputController:inst13|tDataIn~133"
Warning: Found glitch at time 1.0 ns of duration 1.0 ns on node "|Block1|OutputController:inst13|tDataIn~46"
Warning: Found glitch at time 1.0 ns of duration 0.77 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita4"
Warning: Found glitch at time 1.36 ns of duration 0.5 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_comb_bita8"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: System task:  Note : Cyclone III PLL locked to incoming clock
Info: System task: Time: 92597  Instance: inst|inst|u1|altpll_component|auto_generated|pll1
Warning: Found glitch at time 114.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 146.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 178.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 178.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 210.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 242.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 274.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 306.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|CLKout~0"
Warning: Found glitch at time 306.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 306.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 338.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 370.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 402.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Info: System task:  Note : Cyclone III PLL locked to incoming clock
Info: System task: Time: 411857  Instance: inst19|altpll_component|auto_generated|pll1
Warning: Found glitch at time 412.13 ns of duration 0.27 ns on node "|Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|pll1"
Info: System task:  Note : Cyclone III PLL locked to incoming clock
Info: System task: Time: 413012  Instance: inst8|inst|altpll_component|auto_generated|pll1
Warning: Found glitch at time 414.0 ns of duration 0.29 ns on node "|Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
Warning: Found glitch at time 434.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 434.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 453.88 ns of duration 0.37 ns on node "|Block1|core:inst14|Mux2~0"
Warning: Found glitch at time 466.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 493.91 ns of duration 0.43 ns on node "|Block1|core:inst14|Mux1~0"
Warning: Found glitch at time 493.94 ns of duration 0.46 ns on node "|Block1|core:inst14|Add0~1"
Warning: Found glitch at time 494.0 ns of duration 0.49 ns on node "|Block1|core:inst14|Mux2~0"
Warning: Found glitch at time 494.27 ns of duration 0.48 ns on node "|Block1|core:inst14|Mux4~2"
Warning: Found glitch at time 494.28 ns of duration 0.49 ns on node "|Block1|core:inst14|state[1]~1"
Warning: Found glitch at time 495.15 ns of duration 0.46 ns on node "|Block1|core:inst14|state[2]~3"
Warning: Found glitch at time 498.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 530.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 533.88 ns of duration 0.37 ns on node "|Block1|core:inst14|Mux2~0"
Warning: Found glitch at time 562.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|CLKout~0"
Warning: Found glitch at time 562.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 562.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 573.9 ns of duration 0.33 ns on node "|Block1|core:inst14|Mux1~0"
Warning: Found glitch at time 573.99 ns of duration 0.4 ns on node "|Block1|core:inst14|Mux4~1"
Warning: Found glitch at time 574.0 ns of duration 0.49 ns on node "|Block1|core:inst14|Mux2~0"
Warning: Found glitch at time 574.09 ns of duration 0.52 ns on node "|Block1|core:inst14|Add0~1"
Warning: Found glitch at time 594.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 613.88 ns of duration 0.37 ns on node "|Block1|core:inst14|Mux2~0"
Warning: Found glitch at time 626.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 653.47 ns of duration 0.13 ns on node "|Block1|core:inst14|timecalc[1]_NEW556"
Warning: Found glitch at time 653.47 ns of duration 0.53 ns on node "|Block1|core:inst14|timecalc[0]_NEW554"
Warning: Found glitch at time 654.04 ns of duration 0.47 ns on node "|Block1|core:inst14|Add0~0"
Warning: Found glitch at time 654.08 ns of duration 0.09 ns on node "|Block1|core:inst14|Mux4~1"
Warning: Found glitch at time 654.37 ns of duration 0.35 ns on node "|Block1|core:inst14|timecalc[3]_NEW560"
Warning: Found glitch at time 654.92 ns of duration 0.3 ns on node "|Block1|core:inst14|Add0~1"
Warning: Found glitch at time 657.04 ns of duration 0.9 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_will_be_1~0"
Warning: Found glitch at time 657.3 ns of duration 0.27 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 657.3 ns of duration 0.27 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 657.3 ns of duration 0.35 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 657.3 ns of duration 0.22 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 657.3 ns of duration 0.41 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 657.31 ns of duration 0.23 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 657.32 ns of duration 0.31 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 657.32 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 657.33 ns of duration 0.26 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10"
Warning: Found glitch at time 657.38 ns of duration 0.93 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0"
Warning: Found glitch at time 657.44 ns of duration 0.86 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 657.5 ns of duration 0.86 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 657.5 ns of duration 0.19 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 657.56 ns of duration 0.97 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 657.59 ns of duration 0.34 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[1]~1"
Warning: Found glitch at time 657.6 ns of duration 0.31 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|ram_read_address[0]~0"
Warning: Found glitch at time 657.6 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb_NEW392"
Warning: Found glitch at time 657.62 ns of duration 0.97 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 657.64 ns of duration 0.22 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822"
Warning: Found glitch at time 657.65 ns of duration 0.58 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]_NEW390"
Warning: Found glitch at time 657.65 ns of duration 0.96 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_NEW680"
Warning: Found glitch at time 657.66 ns of duration 0.41 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_NEW818"
Warning: Found glitch at time 657.67 ns of duration 0.63 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 657.73 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 657.79 ns of duration 0.26 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 657.8 ns of duration 0.25 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 657.82 ns of duration 0.52 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 657.88 ns of duration 0.58 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 657.89 ns of duration 0.25 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 657.94 ns of duration 0.63 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 657.98 ns of duration 0.98 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff~feeder"
Warning: Found glitch at time 657.98 ns of duration 0.98 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0"
Warning: Found glitch at time 658.0 ns of duration 0.7 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 658.0 ns of duration 0.17 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820_Duplicate"
Warning: Found glitch at time 658.01 ns of duration 0.17 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820"
Warning: Found glitch at time 658.05 ns of duration 0.74 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 658.11 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 658.17 ns of duration 0.85 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 658.23 ns of duration 0.93 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 658.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 658.27 ns of duration 0.37 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 658.29 ns of duration 0.97 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 658.4 ns of duration 0.76 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822"
Warning: Found glitch at time 658.5 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 658.5 ns of duration 0.71 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 658.52 ns of duration 0.72 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 658.52 ns of duration 0.87 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_NEW818"
Warning: Found glitch at time 658.61 ns of duration 0.27 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]_NEW388"
Warning: Found glitch at time 658.62 ns of duration 0.62 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820_Duplicate"
Warning: Found glitch at time 658.63 ns of duration 0.63 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820"
Warning: Found glitch at time 658.84 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 669.18 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 669.18 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 669.19 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9"
Warning: Found glitch at time 669.19 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7"
Warning: Found glitch at time 669.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 669.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 669.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 669.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 669.32 ns of duration 0.5 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10"
Warning: Found glitch at time 669.32 ns of duration 0.54 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8"
Warning: Found glitch at time 669.53 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822"
Warning: Found glitch at time 669.54 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_NEW818"
Warning: Found glitch at time 669.75 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_NEW826"
Warning: Found glitch at time 669.82 ns of duration 0.54 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 669.83 ns of duration 0.54 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820_Duplicate"
Warning: Found glitch at time 669.83 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 669.83 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820"
Warning: Found glitch at time 669.93 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 670.06 ns of duration 0.92 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0371"
Warning: Found glitch at time 670.16 ns of duration 0.43 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_40feeder"
Warning: Found glitch at time 670.17 ns of duration 0.88 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367"
Warning: Found glitch at time 670.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 684.95 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 685.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 685.35 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 685.39 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 690.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 690.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 700.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 701.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 701.25 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 701.51 ns of duration 0.07 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~3"
Warning: Found glitch at time 701.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 702.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 702.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 717.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 722.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 732.93 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 733.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 733.33 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 733.37 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 733.78 ns of duration 0.12 ns on node "|Block1|OutputController:inst13|LessThan1~0_Duplicate_5"
Warning: Found glitch at time 733.82 ns of duration 0.15 ns on node "|Block1|OutputController:inst13|LessThan1~0_Duplicate_7"
Warning: Found glitch at time 733.92 ns of duration 0.58 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 734.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 748.83 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 749.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 749.22 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 749.26 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 749.33 ns of duration 0.52 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 754.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 764.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 764.87 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 765.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 765.26 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 765.3 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 765.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 766.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 766.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 781.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 786.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 796.8 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 797.07 ns of duration 0.25 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3"
Warning: Found glitch at time 797.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 797.2 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 797.22 ns of duration 0.5 ns on node "|Block1|OutputController:inst13|LessThan1~0"
Warning: Found glitch at time 797.24 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 797.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 797.73 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_NEW826"
Warning: Found glitch at time 797.75 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 797.77 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 797.78 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3_Duplicate_21"
Warning: Found glitch at time 797.88 ns of duration 0.48 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367"
Warning: Found glitch at time 797.93 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 798.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 812.95 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 813.01 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 813.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 813.35 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 813.41 ns of duration 0.17 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 813.45 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 818.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|CLKout~0"
Warning: Found glitch at time 818.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 818.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 828.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 829.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 829.25 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 829.51 ns of duration 0.07 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~3"
Warning: Found glitch at time 829.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 830.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 830.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 845.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 850.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 860.93 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 860.99 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 861.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 861.33 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 861.38 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 861.42 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 861.92 ns of duration 0.58 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 861.93 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 861.95 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 862.06 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367"
Warning: Found glitch at time 862.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 876.95 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 877.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 877.21 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 877.33 ns of duration 0.52 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 877.35 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 877.39 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 882.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 892.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 892.87 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 892.92 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 893.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 893.26 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 893.32 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 893.36 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 893.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 893.87 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 893.89 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 893.99 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367"
Warning: Found glitch at time 894.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 894.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 909.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 910.17 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367"
Warning: Found glitch at time 914.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 924.93 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 925.18 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 925.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 925.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 925.33 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 925.37 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 925.71 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822"
Warning: Found glitch at time 925.75 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_NEW826"
Warning: Found glitch at time 925.82 ns of duration 0.6 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 925.83 ns of duration 0.59 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 925.93 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 926.08 ns of duration 0.22 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367"
Warning: Found glitch at time 926.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 940.95 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 941.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 941.35 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 941.39 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 946.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 946.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 956.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 957.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 957.25 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 957.51 ns of duration 0.07 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~3"
Warning: Found glitch at time 957.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 958.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 958.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 973.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 978.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 988.93 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 989.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 989.33 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 989.37 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 989.92 ns of duration 0.58 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 990.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1004.83 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1004.88 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 1005.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1005.22 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1005.28 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 1005.32 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 1005.33 ns of duration 0.52 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1010.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1020.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1020.87 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1021.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1021.26 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1021.3 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1021.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 1022.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 1022.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1037.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1042.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1052.8 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1052.86 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1053.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1053.2 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1053.26 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1053.3 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 1053.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1053.64 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822"
Warning: Found glitch at time 1053.73 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_NEW826"
Warning: Found glitch at time 1053.76 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 1053.76 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 1053.93 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 1054.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1068.95 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1069.01 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1069.07 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 1069.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1069.35 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1069.41 ns of duration 0.17 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1069.46 ns of duration 0.17 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 1069.5 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 1074.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|CLKout~0"
Warning: Found glitch at time 1074.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 1074.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1084.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1085.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1085.25 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1085.51 ns of duration 0.07 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~3"
Warning: Found glitch at time 1085.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 1086.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 1086.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1101.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1106.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1116.93 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1116.99 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1117.05 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1117.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1117.33 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1117.38 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1117.44 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1117.48 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 1117.82 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822"
Warning: Found glitch at time 1117.92 ns of duration 0.58 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 1117.94 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 1117.95 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 1118.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1132.83 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 1133.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1133.21 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1133.23 ns of duration 0.5 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 1133.27 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6"
Warning: Found glitch at time 1133.33 ns of duration 0.52 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1133.33 ns of duration 0.52 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 1138.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1148.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1148.87 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1148.92 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1148.98 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1149.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1149.26 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1149.32 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1149.38 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1149.42 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 1149.76 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822"
Warning: Found glitch at time 1149.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 1149.88 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 1149.88 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 1150.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 1150.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1165.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1166.45 ns of duration 0.26 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367"
Warning: Found glitch at time 1170.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1180.81 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 1181.18 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1181.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1181.2 ns of duration 0.48 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5"
Warning: Found glitch at time 1181.24 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6"
Warning: Found glitch at time 1181.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1181.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1181.53 ns of duration 0.47 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_NEW822"
Warning: Found glitch at time 1181.75 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_NEW826"
Warning: Found glitch at time 1181.75 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820_Duplicate"
Warning: Found glitch at time 1181.76 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_NEW820"
Warning: Found glitch at time 1181.82 ns of duration 0.54 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 1181.83 ns of duration 0.55 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 1181.93 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 1182.14 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_40feeder"
Warning: Found glitch at time 1182.18 ns of duration 0.08 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_RTM0367"
Warning: Found glitch at time 1182.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1196.95 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1197.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1197.35 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1197.39 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1202.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 1202.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1212.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1213.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1213.25 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1213.51 ns of duration 0.07 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~3"
Warning: Found glitch at time 1213.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 1214.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 1214.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1229.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1234.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1244.93 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1245.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1245.33 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1245.37 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1245.92 ns of duration 0.58 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 1246.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1260.83 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1261.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1261.22 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1261.26 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 1261.33 ns of duration 0.52 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1266.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1276.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1276.87 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1277.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1277.26 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1277.3 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1277.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 1278.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 1278.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1293.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1298.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1308.8 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1309.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1309.2 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1309.24 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1309.31 ns of duration 0.53 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1309.73 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_NEW826"
Warning: Found glitch at time 1309.75 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 1309.77 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 1309.93 ns of duration 0.56 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 1310.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1324.95 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1325.01 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1325.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1325.35 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1325.41 ns of duration 0.17 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1325.45 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 1330.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|CLKout~0"
Warning: Found glitch at time 1330.23 ns of duration 0.34 ns on node "|Block1|CLKD16:inst5|Add0~0"
Warning: Found glitch at time 1330.26 ns of duration 0.35 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1340.81 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1341.21 ns of duration 0.49 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1341.25 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1341.51 ns of duration 0.07 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~3"
Warning: Found glitch at time 1341.85 ns of duration 0.38 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_Duplicate"
Warning: Found glitch at time 1342.14 ns of duration 0.68 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_Duplicate_11_Duplicate"
Warning: Found glitch at time 1342.18 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1357.13 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1362.27 ns of duration 0.37 ns on node "|Block1|CLKD16:inst5|Add0~1"
Warning: Found glitch at time 1372.93 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1372.99 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1373.19 ns of duration 0.4 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1"
Warning: Found glitch at time 1373.33 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2"
Warning: Found glitch at time 1373.38 ns of duration 0.16 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3"
Warning: Found glitch at time 1373.42 ns of duration 0.12 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4"
Warning: Found glitch at time 1373.92 ns of duration 0.58 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_NEW828"
Warning: Found glitch at time 1373.93 ns of duration 0.13 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824_Duplicate"
Warning: Found glitch at time 1373.95 ns of duration 0.14 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_NEW824"
Warning: Found glitch at time 1374.2 ns of duration 0.44 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_NEW830"
Warning: Found glitch at time 1388.95 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Warning: Found glitch at time 1389.01 ns of duration 0.15 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5"
Warning: Found glitch at time 1389.11 ns of duration 0.3 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1"
Warning: Found glitch at time 1389.21 ns of duration 0.39 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3"
Warning: Found glitch at time 1389.33 ns of duration 0.52 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2"
Warning: Found glitch at time 1389.35 ns of duration 0.61 ns on node "|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4"
Info: Detected more than 1000 glitches -- stopped glitch detection
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      48.00 %
Info: Number of transitions in simulation is 2739685
Info: Quartus II Simulator was successful. 0 errors, 1185 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Fri Nov 04 22:02:38 2011
    Info: Elapsed time: 00:03:49
    Info: Total CPU time (on all processors): 00:04:17


