# PSoC5_SPI_Master
# 2016-05-13 12:44:41Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "SCLK(0)" iocell 2 7
set_io "\USBUART:Dm(0)\" iocell 15 7
set_location "\USBUART:Dp\" logicalport -1 -1 15
set_io "\USBUART:Dp(0)\" iocell 15 6
set_io "SS(0)" iocell 3 3
set_io "MISO(0)" iocell 3 0
set_io "MOSI(0)" iocell 3 1
set_io "Clock_out(0)" iocell 3 4
set_location "\SPIM:BSPIM:load_rx_data\" 2 0 0 0
set_location "\SPIM:BSPIM:tx_status_0\" 3 0 0 0
set_location "\SPIM:BSPIM:tx_status_4\" 2 1 0 3
set_location "\SPIM:BSPIM:rx_status_6\" 2 1 1 2
set_location "\SPIM:BSPIM:BitCounter\" 2 0 7
set_location "\SPIM:BSPIM:TxStsReg\" 3 1 4
set_location "\SPIM:BSPIM:RxStsReg\" 2 1 4
set_location "\SPIM:BSPIM:sR16:Dp:u0\" 2 0 2
set_location "\SPIM:BSPIM:sR16:Dp:u1\" 3 0 2
set_location "\USBUART:dp_int\" interrupt -1 -1 12
set_location "\USBUART:USB\" usbcell -1 -1 0
set_location "\USBUART:ord_int\" interrupt -1 -1 25
set_location "\USBUART:ep_3\" interrupt -1 -1 2
set_location "\USBUART:ep_2\" interrupt -1 -1 1
set_location "\USBUART:ep_1\" interrupt -1 -1 0
set_location "\USBUART:ep_0\" interrupt -1 -1 24
set_location "\USBUART:bus_reset\" interrupt -1 -1 23
set_location "\USBUART:arb_int\" interrupt -1 -1 22
set_location "\USBUART:sof_int\" interrupt -1 -1 21
set_location "Net_337" 2 1 0 0
set_location "\SPIM:BSPIM:state_2\" 2 0 0 2
set_location "\SPIM:BSPIM:state_1\" 2 0 0 1
set_location "\SPIM:BSPIM:state_0\" 3 0 0 1
set_location "Net_339" 3 1 1 0
set_location "\SPIM:BSPIM:load_cond\" 2 1 1 1
set_location "\SPIM:BSPIM:ld_ident\" 2 1 1 0
set_location "\SPIM:BSPIM:cnt_enable\" 3 1 1 1
set_location "Net_338" 2 0 0 3
