# Overview
This repository contains digital system design implementations. In this repository I use a VHDL based methodology to design each module. Also I Implemented these modules in a practical FPGA design 
environment using Quartus-II from Intel and Modelsim. 
##Modeules
###D Flip Flop
###Fifo Controller
###Free Running Binary Counter
###FullAdder
###Partial FullDdder
###Programmable Counter
###Pulse with Modulation
###Right Shift Register
###Universal Shift Register
###Watch
