$date
	Thu Jun  2 11:53:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2_tb $end
$var wire 4 ! l_out [3:0] $end
$var reg 4 " l_in0 [3:0] $end
$var reg 4 # l_in1 [3:0] $end
$var reg 1 $ l_s $end
$scope module dut $end
$var wire 4 % i_in0 [3:0] $end
$var wire 4 & i_in1 [3:0] $end
$var wire 1 $ i_s $end
$var wire 4 ' o_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 '
b101 &
b1010 %
0$
b101 #
b1010 "
b1010 !
$end
#10
b101 !
b101 '
1$
#20
