<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Running tests on the Zedboard FPGA &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Running tests on the Zedboard FPGA</h1><h2 id=introduction:8be5b29bcd9c8bce8f95b4fe57d80ebb>Introduction</h2><p>The Berkeley Rocket Chip can be run on various Zynq FPGA
boards. Details of how to do this can be found <a href=https://github.com/ucb-bar/fpga-zynq>here</a>. For
convenience, we step through a very similar process and describe
how to run simple tagged memory tests.</p><p>The <a href=http://zedboard.org/product/zedboard>ZedBoard</a> is a low-cost (~$300-$400) development board
built around the Xilinx Zynq-7000. The Zynq-7000 architecture consists
of a dual-core ARM Cortex-A9 based &ldquo;processing system&rdquo; (PS) and
programmable logic (PL), i.e. ARM cores, I/O, caches, memory
controllers etc. integrated with and interconnected to an FPGA. 512MB
of DDR3 memory and 256MB Quad-SPI flash is also provided.</p><p>The ARM side of the system provides a way to bootstrap the RISC-V
cores and, when running, services I/O related system calls via the
Host-Target Interface Bus (HTIF).</p><p><img src=../figures/zynq_struct.png alt=Drawing style=width:500px></p><p>Main memory is shared between the ARM and RISC-V cores. The lower
256MB is allocated to the ARM side and the upper 256MB to the RISC-V
side. The top 16MB of the RISC-V memory is reserved for storing tags.</p><p><img src=../figures/mem_map.png alt=Drawing style=width:500px></p><p>Note: It is possible to change the amount of memory available to the
RISC-V system by modifying the <code>htif_zedbaord_t::mem_mb()</code> function
defined in <code>riscv-tools/riscv-fesvr/fesvr/htif_zedboard.h</code>.</p><p>FPGA bitstreams are loaded via the SD card. The ARM side of the board
can also be accessed via the board&rsquo;s ethernet interface using an SSH
connection.</p><h2 id=the-prebuilt-boot-image:8be5b29bcd9c8bce8f95b4fe57d80ebb>The prebuilt boot image</h2><p>A prebuilt FPGA image is provided at
<code>lowrisc-chip/fpga-zynq/zedboard/fpga-images-zedboard</code>.</p><p>The contents of this SD card are described <a href=https://github.com/ucb-bar/fpga-zynq#e--contents-of-the-sd-card>here</a>
and below. We add some additional scripts and the preloaded tagged
memory test cases.</p><ul><li><code>boot.bin</code>: <a href=http://www.wiki.xilinx.com/Prepare+boot+image>boot image</a> for the Zynq</li><li><code>boot_image/</code>: These files are used to generate <code>boot.bin</code>. They are not
used directly by the FPGA.<ul><li><code>system.bit</code>: FPGA bitstream</li><li><code>u-boot.elf</code>: The ARM u-boot bootloader</li><li><code>zynq_fsbl.elf</code>: <a href=http://www.xilinx.com/support/documentation/user_guides/ug821-zynq-7000-swdev.pdf#M5.9.23265.ChapterTitle.Boot.and.Configuration>First Stage Boot Loader (FSBL)</a></li></ul></li><li><code>uImage</code>: ARM Linux</li><li><code>uramdisk.image.gz</code>: the RAMDisk containing the root filesystem</li><li><code>devicetree.dtb</code>: Device map for the ARM&rsquo;s peripherals</li><li><code>riscv/</code>: RISC-V Linux<ul><li><code>vmlimux</code>: The RISC-V Linux kernel</li><li><code>root.bin</code>: the RAMDisk containing the root filesystem for RISC-V Linux</li></ul></li><li><code>script/</code>: Various scripts to help run our tagged memory tests</li><li><code>tests/</code>: The preloaded tagged memory tests</li></ul><h2 id=booting-the-zedboard:8be5b29bcd9c8bce8f95b4fe57d80ebb>Booting the Zedboard</h2><p>Format a SD card to FAT32.</p><p>To use the prebuilt image simply copy the files to the SD card:</p><pre><code>cd $TOP/fpga-zynq/zedboard
# in case the pre-compiled image is not downloaded
git submodule update --init fpga-images-zedboard
sudo cp -r fpga-images-zedboard/* /PATH/TO/SD
</code></pre><p>Note: It is safe to ignore the two warnings about symbolic links</p><p>To boot the FPGA demo simply:</p><ul><li>Turn off the board&rsquo;s power (<code>SW8</code>)</li><li>Insert the SD card (<code>J12</code>)</li><li>Set jumpers <code>M02-M06</code> to <code>5'b00110</code></li><li>Connect power (<code>J20</code>)</li><li>Turn the board on (<code>SW8</code>)</li><li>If all goes well and the image loads, the blue LED (<code>LD12</code>) should light</li></ul><p><img src=../figures/zedboard.jpg alt=Drawing style=width:500px></p><h2 id=communication-with-arm-linux-via-ssh:8be5b29bcd9c8bce8f95b4fe57d80ebb>Communication with ARM Linux via SSH</h2><p>The Zedboard is configured to use the IP address <code>192.168.1.5</code>.
<a href=http://zedboard.org/sites/default/files/GS-AES-Z7EV-7Z020-G-14.1-V1.pdf#23>Manually configure</a> your host PC with an IP
address on the <code>192.168.1.x</code> subnet (e.g. <code>192.168.1.1</code>).</p><p>After setting the IPv4 address, the host PC can access the ZedBoard via SSH (assuming that the ARM Linux has booted successfully):</p><pre><code>  ssh root@192.168.1.5
</code></pre><p>SSH is setup on the ramdisk to use <code>root</code> as the user and <code>root</code> as
the password.</p><p>Once your have logged in you should see a shell provided by the ARM
Linux. It is also possible to use <code>scp</code> to copy files between the host
PC and ARM Linux filesystem.</p><h2 id=hello-world:8be5b29bcd9c8bce8f95b4fe57d80ebb>&ldquo;Hello World&rdquo;</h2><p>The initial shell you have logged in runs on the ARM Linux rather than
the RISC-V Linux. In this environment you can launch bare metal
programs and those that run with the help of the proxy kernel. Three
executables are pre-loaded in the root home directory (<code>/home/root</code>)
to make this possible:</p><ul><li><code>fesvr-zynq</code>: The front-end server which runs on the ARM core and
interfaces to the rocket chip</li><li><code>pk</code>: The <a href=https://github.com/riscv/riscv-pk>RISC-V proxy kernel</a></li><li><code>hello</code>: A hello world test program that uses the newlib library</li></ul><p>To run the test program type:</p><pre><code>./fesvr-zynq pk hello
</code></pre><p>If you see</p><pre><code>hello!
</code></pre><p>Great! The Rocket core is running.</p><h2 id=running-more-tests:8be5b29bcd9c8bce8f95b4fe57d80ebb>Running more tests</h2><p>To run more tests the content on the SD card must be mounted into the
ARM Linux. A script is provided for this job:</p><pre><code>~/setup_env.sh
</code></pre><p>This script mounts the SD card and copies additional scripts to the
root home directory (see script for details).</p><p>The bare metal test programs in <code>lowrisc-chip/riscv-tools/riscv-tests</code>
and the proxy kernel test programs in
<code>lowrisc-chip/riscv-tools/lowrisc-tag-tests</code> (used for testing the tag
cache) are pre-loaded to the <code>tests/</code> directory in the SD card. After
running the setup_env.sh, it is also linked to <code>/home/root/tests</code>.</p><p>The tests are stored in four subdirectories, where <code>benchmark</code>, <code>isa</code>, and
<code>mt</code> are the original test cases from <code>riscv-tools/riscv-tests</code> and <code>tag</code>
holds the new tagged memory tests (<code>riscv-tools/lowrisc-tag-tests</code>).</p><p>A script (<code>test.sh</code>) is provided to run all tests in a particular
directory. This script is copied from <code>/sdcard/scripts</code> to
<code>/home/root/</code> after running <code>setup_env.sh</code>.</p><p>e.g. to run all tagged memory tests:</p><pre><code> cd ~/tests/tag
 ~/test.sh
</code></pre><h2 id=running-tests-under-risc-v-linux:8be5b29bcd9c8bce8f95b4fe57d80ebb>Running tests under RISC-V Linux</h2><p>To run and test the RISC-V Linux on the Rocket core:</p><pre><code>~/boot_linux.sh
</code></pre><p>RISC-V Linux should boot in around 5 seconds, a shell should then be
provided on the host PC.</p><p>Three test programs are pre-loaded in <code>/tests</code>:</p><ul><li><code>hello</code>: Hello World test</li><li><code>parity.linux</code>: tag cache test</li><li><code>tag_ld_st.linux</code>: tag cache test</li></ul><p>These binaries can be run directly, e.g.</p><pre><code>  /tests/tag_ld_st.linux
</code></pre><h2 id=going-further:8be5b29bcd9c8bce8f95b4fe57d80ebb>Going further</h2><ul><li><a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-bootimage/>Rebuilding the boot image</a></li><li><a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-ramdisk/>Modifying the contents of the RAMDisk</a></li><li><a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-fesvr/>Building the front-end server</a></li><li><a href=https://github.com/ucb-bar/fpga-zynq#36--building-linux-for-the-arm-ps>Building the ARM Linux kernel</a></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>