/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 360 160)
	(text "ramVerilog" (rect 5 0 49 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "address[ADDR_WIDTH-1..0]" (rect 0 0 122 12)(font "Arial" ))
		(text "address[ADDR_WIDTH-1..0]" (rect 21 43 143 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "data_in[DATA_WIDTH-1..0]" (rect 0 0 118 12)(font "Arial" ))
		(text "data_in[DATA_WIDTH-1..0]" (rect 21 59 139 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "cs" (rect 0 0 9 12)(font "Arial" ))
		(text "cs" (rect 21 75 30 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "we" (rect 0 0 10 12)(font "Arial" ))
		(text "we" (rect 21 91 31 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "oe" (rect 0 0 9 12)(font "Arial" ))
		(text "oe" (rect 21 107 30 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 344 32)
		(output)
		(text "data_out[DATA_WIDTH-1..0]" (rect 0 0 123 12)(font "Arial" ))
		(text "data_out[DATA_WIDTH-1..0]" (rect 200 27 323 39)(font "Arial" ))
		(line (pt 344 32)(pt 328 32)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_WIDTH"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"RAM_DEPTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 328 128)(line_width 1))
	)
	(annotation_block (parameter)(rect 360 -64 460 16))
)
