
****** PlanAhead v13.1 (64-bit)
  **** Build 117799 by hdbuild on Thu Feb 17 11:42:17 PST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -1580 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source C:/Xilinx/DOE/pa.fromNetlist.tcl
starting gui ...
# create_project -name DOE -dir "C:/Xilinx/DOE/planAhead_run_1" -part xc3s500eft256-4
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Time (s): 5.991w
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Xilinx/DOE/BINARYTOGRAY.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Xilinx/DOE} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "BINARYTOGRAY.ucf"
# add_files "BINARYTOGRAY.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to constrset part: xc3s500eft256-4
Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design BINARYTOGRAY.ngc ...
WARNING:NetListWriters:298 - No output is written to BINARYTOGRAY.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file BINARYTOGRAY.edif ...
ngc2edif: Total memory usage is 69832 kilobytes

Parsing EDIF File [.\.Xil-PlanAhead-2148-Admin-PC\ngc2edif\BINARYTOGRAY.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-2148-Admin-PC\ngc2edif\BINARYTOGRAY.edif]
INFO: [HD-ArchReader 18] Reading macro library C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s500e/ft256/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s500e/ft256/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
Parsing UCF File [C:\Xilinx\DOE\BINARYTOGRAY.ucf]
Finished Parsing UCF File [C:\Xilinx\DOE\BINARYTOGRAY.ucf]
Time (s): 9.457w
Time (s): 16.222w
set_property loc "" [get_ports {binary[1]}]
set_property loc "" [get_ports {binary[2]}]
set_property loc "" [get_ports {binary[3]}]
startgroup
set_property loc IPAD93 [get_ports {binary[0]}]
endgroup
startgroup
set_property loc IPAD88 [get_ports {binary[1]}]
endgroup
startgroup
set_property loc IPAD83 [get_ports {binary[2]}]
endgroup
startgroup
set_property loc IPAD98 [get_ports rst]
endgroup
startgroup
set_property loc IPAD78 [get_ports {binary[3]}]
endgroup
save_design
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
