$date
	Sun Aug 16 11:29:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TESTBENCH $end
$var wire 1 ! Pz6 $end
$var wire 1 " Pz5 $end
$var wire 1 # Pz4 $end
$var wire 1 $ Pz3 $end
$var wire 1 % Pz2 $end
$var wire 1 & Pz1 $end
$var reg 1 ' t1 $end
$var reg 1 ( t10 $end
$var reg 1 ) t11 $end
$var reg 1 * t12 $end
$var reg 1 + t13 $end
$var reg 1 , t14 $end
$var reg 1 - t15 $end
$var reg 1 . t16 $end
$var reg 1 / t17 $end
$var reg 1 0 t18 $end
$var reg 1 1 t2 $end
$var reg 1 2 t3 $end
$var reg 1 3 t4 $end
$var reg 1 4 t5 $end
$var reg 1 5 t6 $end
$var reg 1 6 t7 $end
$var reg 1 7 t8 $end
$var reg 1 8 t9 $end
$scope module M21 $end
$var wire 1 ' A $end
$var wire 1 1 B $end
$var wire 1 2 C $end
$var wire 1 9 O1 $end
$var wire 1 : O2 $end
$var wire 1 ; R1 $end
$var wire 1 < R2 $end
$var wire 1 & Y $end
$scope module M2a11 $end
$var wire 1 9 D0 $end
$var wire 1 : D1 $end
$var wire 1 ' S $end
$var wire 1 & Y $end
$upscope $end
$upscope $end
$scope module M22 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 = Not1 $end
$var wire 1 > Not2 $end
$var wire 1 ? O1 $end
$var wire 1 @ O2 $end
$var wire 1 A R3 $end
$var wire 1 # Y $end
$scope module M2a12 $end
$var wire 1 ? D0 $end
$var wire 1 @ D1 $end
$var wire 1 ( S $end
$var wire 1 # Y $end
$upscope $end
$upscope $end
$scope module M41 $end
$var wire 1 3 C $end
$var wire 1 B N1 $end
$var wire 1 C N2 $end
$var wire 1 D No1 $end
$var wire 1 4 S $end
$var wire 1 5 S1 $end
$var wire 1 % Y $end
$scope module M4a11 $end
$var wire 1 3 D0 $end
$var wire 1 B D1 $end
$var wire 1 C D2 $end
$var wire 1 3 D3 $end
$var wire 1 4 S0 $end
$var wire 1 5 S1 $end
$var wire 1 E low $end
$var wire 1 F hig $end
$var wire 1 % Y $end
$scope module higmux $end
$var wire 1 C D0 $end
$var wire 1 3 D1 $end
$var wire 1 4 S $end
$var wire 1 F Y $end
$upscope $end
$scope module lowmux $end
$var wire 1 3 D0 $end
$var wire 1 B D1 $end
$var wire 1 4 S $end
$var wire 1 E Y $end
$upscope $end
$scope module outmux $end
$var wire 1 E D0 $end
$var wire 1 F D1 $end
$var wire 1 5 S $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module M42 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - C $end
$var wire 1 G G $end
$var wire 1 H N1 $end
$var wire 1 I V $end
$var wire 1 " Y $end
$scope module M4a12 $end
$var wire 1 I D0 $end
$var wire 1 G D1 $end
$var wire 1 I D2 $end
$var wire 1 H D3 $end
$var wire 1 , S0 $end
$var wire 1 + S1 $end
$var wire 1 J low $end
$var wire 1 K hig $end
$var wire 1 " Y $end
$scope module higmux $end
$var wire 1 I D0 $end
$var wire 1 H D1 $end
$var wire 1 , S $end
$var wire 1 K Y $end
$upscope $end
$scope module lowmux $end
$var wire 1 I D0 $end
$var wire 1 G D1 $end
$var wire 1 , S $end
$var wire 1 J Y $end
$upscope $end
$scope module outmux $end
$var wire 1 J D0 $end
$var wire 1 K D1 $end
$var wire 1 + S $end
$var wire 1 " Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module M81 $end
$var wire 1 6 A $end
$var wire 1 7 B $end
$var wire 1 8 C $end
$var wire 1 L G $end
$var wire 1 M V $end
$var wire 1 $ Y $end
$scope module M8a11 $end
$var wire 1 L D0 $end
$var wire 1 M D1 $end
$var wire 1 M D2 $end
$var wire 1 L D3 $end
$var wire 1 M D4 $end
$var wire 1 L D5 $end
$var wire 1 L D6 $end
$var wire 1 M D7 $end
$var wire 1 8 S0 $end
$var wire 1 7 S1 $end
$var wire 1 6 S2 $end
$var wire 1 $ Y $end
$var wire 1 N SB $end
$var wire 1 O SA $end
$scope module Tig1 $end
$var wire 1 L D0 $end
$var wire 1 M D1 $end
$var wire 1 M D2 $end
$var wire 1 L D3 $end
$var wire 1 8 S0 $end
$var wire 1 7 S1 $end
$var wire 1 P low $end
$var wire 1 Q hig $end
$var wire 1 O Y $end
$scope module higmux $end
$var wire 1 M D0 $end
$var wire 1 L D1 $end
$var wire 1 8 S $end
$var wire 1 Q Y $end
$upscope $end
$scope module lowmux $end
$var wire 1 L D0 $end
$var wire 1 M D1 $end
$var wire 1 8 S $end
$var wire 1 P Y $end
$upscope $end
$scope module outmux $end
$var wire 1 P D0 $end
$var wire 1 Q D1 $end
$var wire 1 7 S $end
$var wire 1 O Y $end
$upscope $end
$upscope $end
$scope module Tig2 $end
$var wire 1 M D0 $end
$var wire 1 L D1 $end
$var wire 1 L D2 $end
$var wire 1 M D3 $end
$var wire 1 8 S0 $end
$var wire 1 7 S1 $end
$var wire 1 R low $end
$var wire 1 S hig $end
$var wire 1 N Y $end
$scope module higmux $end
$var wire 1 L D0 $end
$var wire 1 M D1 $end
$var wire 1 8 S $end
$var wire 1 S Y $end
$upscope $end
$scope module lowmux $end
$var wire 1 M D0 $end
$var wire 1 L D1 $end
$var wire 1 8 S $end
$var wire 1 R Y $end
$upscope $end
$scope module outmux $end
$var wire 1 R D0 $end
$var wire 1 S D1 $end
$var wire 1 7 S $end
$var wire 1 N Y $end
$upscope $end
$upscope $end
$scope module Tig3 $end
$var wire 1 O D0 $end
$var wire 1 N D1 $end
$var wire 1 6 S $end
$var wire 1 $ Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module M82 $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 T G $end
$var wire 1 U V $end
$var wire 1 ! Y $end
$scope module M8a12 $end
$var wire 1 U D0 $end
$var wire 1 U D1 $end
$var wire 1 T D2 $end
$var wire 1 T D3 $end
$var wire 1 U D4 $end
$var wire 1 U D5 $end
$var wire 1 U D6 $end
$var wire 1 T D7 $end
$var wire 1 0 S0 $end
$var wire 1 / S1 $end
$var wire 1 . S2 $end
$var wire 1 ! Y $end
$var wire 1 V SB $end
$var wire 1 W SA $end
$scope module Tig1 $end
$var wire 1 U D0 $end
$var wire 1 U D1 $end
$var wire 1 T D2 $end
$var wire 1 T D3 $end
$var wire 1 0 S0 $end
$var wire 1 / S1 $end
$var wire 1 X low $end
$var wire 1 Y hig $end
$var wire 1 W Y $end
$scope module higmux $end
$var wire 1 T D0 $end
$var wire 1 T D1 $end
$var wire 1 0 S $end
$var wire 1 Y Y $end
$upscope $end
$scope module lowmux $end
$var wire 1 U D0 $end
$var wire 1 U D1 $end
$var wire 1 0 S $end
$var wire 1 X Y $end
$upscope $end
$scope module outmux $end
$var wire 1 X D0 $end
$var wire 1 Y D1 $end
$var wire 1 / S $end
$var wire 1 W Y $end
$upscope $end
$upscope $end
$scope module Tig2 $end
$var wire 1 U D0 $end
$var wire 1 U D1 $end
$var wire 1 U D2 $end
$var wire 1 T D3 $end
$var wire 1 0 S0 $end
$var wire 1 / S1 $end
$var wire 1 Z low $end
$var wire 1 [ hig $end
$var wire 1 V Y $end
$scope module higmux $end
$var wire 1 U D0 $end
$var wire 1 T D1 $end
$var wire 1 0 S $end
$var wire 1 [ Y $end
$upscope $end
$scope module lowmux $end
$var wire 1 U D0 $end
$var wire 1 U D1 $end
$var wire 1 0 S $end
$var wire 1 Z Y $end
$upscope $end
$scope module outmux $end
$var wire 1 Z D0 $end
$var wire 1 [ D1 $end
$var wire 1 / S $end
$var wire 1 V Y $end
$upscope $end
$upscope $end
$scope module Tig3 $end
$var wire 1 W D0 $end
$var wire 1 V D1 $end
$var wire 1 . S $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x[
1Z
0Y
1X
xW
xV
1U
0T
xS
xR
xQ
xP
xO
xN
1M
0L
xK
xJ
1I
xH
0G
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
1<
0;
1:
09
x8
x7
x6
x5
x4
x3
02
01
x0
x/
x.
x-
x,
x+
x*
x)
x(
0'
0&
x%
x$
x#
x"
x!
$end
#1
1&
19
1;
0:
0<
12
#2
02
11
#3
0&
09
0;
1:
1<
12
#4
1&
02
01
1'
#5
0&
19
1;
0:
0<
12
#6
02
11
#7
1&
09
0;
1:
1<
12
#9
1F
0%
1B
1C
1D
0E
05
04
03
#10
1%
15
#11
0F
1E
05
14
#12
0%
15
#13
1%
0B
0C
0D
0F
05
04
13
#14
0%
15
#15
1F
0E
05
14
#16
1%
15
#17
0$
0O
1N
1Q
0P
0S
1R
08
07
06
#18
1$
1O
0N
0Q
1P
1S
0R
18
#19
1$
1Q
0P
0S
1R
1O
0N
08
17
#20
0$
0O
1N
0Q
1P
1S
0R
18
#21
1Q
0P
0S
1R
0O
1N
1$
08
07
16
#22
0$
1O
0N
0Q
1P
1S
0R
18
#23
0$
1Q
0P
0S
1R
1O
0N
08
17
#24
1$
0O
1N
0Q
1P
1S
0R
18
#25
0@
0A
1#
1>
1?
1=
0*
0)
0(
#26
1@
1A
0>
1*
#27
0#
1>
0?
0=
1@
1A
0*
1)
#28
0@
0A
0>
1*
#29
0#
1>
1?
1=
0@
0A
0*
0)
1(
#30
1#
1@
1A
0>
1*
#31
1#
1>
0?
0=
1@
1A
0*
1)
#32
0#
0@
0A
0>
1*
#33
1"
1H
1K
1J
0-
0,
0+
#34
0H
1-
#35
0"
1H
1K
0J
0-
1,
#36
0K
0H
1-
#37
1"
1H
1K
1J
0-
0,
1+
#38
0H
1-
#39
1"
1H
1K
0J
0-
1,
#40
0"
0K
0H
1-
#41
1!
1[
1W
1V
00
0/
0.
#42
0[
10
#43
0!
1[
0W
1V
00
1/
#44
0V
0[
10
#45
1!
1[
1W
1V
00
0/
1.
#46
0[
10
#47
1!
1[
0W
1V
00
1/
#48
0!
0V
0[
10
#49
