Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_processor_behav xil_defaultlib.tb_top_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs/sources_1/new/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM_1024x32b
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM_1024x16b
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top_processor
Compiling module xil_defaultlib.tb_top_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_processor_behav
