Analysis & Synthesis report for RAMCore2
Mon Jun 10 16:31:57 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated
 14. Source assignments for RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated
 15. Source assignments for RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated
 16. Parameter Settings for User Entity Instance: pll1:CLK_24M|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: pll2:CLK25|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "VGA_generator:VGA_controller"
 24. Port Connectivity Checks: "pll1:CLK_24M"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 10 16:31:57 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; RAMCore2                                   ;
; Top-level Entity Name              ; RAMCore2                                   ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 1,923                                      ;
;     Total combinational functions  ; 1,897                                      ;
;     Dedicated logic registers      ; 89                                         ;
; Total registers                    ; 89                                         ;
; Total pins                         ; 22                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 458,752                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; RAMCore2           ; RAMCore2           ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_generator.vhd                ; yes             ; User VHDL File               ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd      ;         ;
; pll2.vhd                         ; yes             ; User Wizard-Generated File   ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/pll2.vhd               ;         ;
; pll1.vhd                         ; yes             ; User Wizard-Generated File   ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/pll1.vhd               ;         ;
; RAMdevice_8.vhd                  ; yes             ; User Wizard-Generated File   ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd        ;         ;
; RAMdevice_32.vhd                 ; yes             ; User Wizard-Generated File   ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd       ;         ;
; RAMdevice_16.vhd                 ; yes             ; User Wizard-Generated File   ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd       ;         ;
; RAMCore2.vhd                     ; yes             ; User VHDL File               ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd           ;         ;
; RAMs_drive.vhd                   ; yes             ; User VHDL File               ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                            ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                     ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v       ;         ;
; db/pll2_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/pll2_altpll.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                          ;         ;
; db/altsyncram_glq3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_glq3.tdf ;         ;
; db/decode_ira.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf      ;         ;
; db/mux_ulb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_ulb.tdf         ;         ;
; db/altsyncram_hlq3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_hlq3.tdf ;         ;
; db/decode_dra.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_dra.tdf      ;         ;
; db/mux_plb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_plb.tdf         ;         ;
; db/altsyncram_6lq3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_6lq3.tdf ;         ;
; db/decode_ara.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ara.tdf      ;         ;
; db/mux_mlb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_mlb.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,923       ;
;                                             ;             ;
; Total combinational functions               ; 1897        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 862         ;
;     -- 3 input functions                    ; 657         ;
;     -- <=2 input functions                  ; 378         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1551        ;
;     -- arithmetic mode                      ; 346         ;
;                                             ;             ;
; Total registers                             ; 89          ;
;     -- Dedicated logic registers            ; 89          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 22          ;
; Total memory bits                           ; 458752      ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[0]~input ;
; Maximum fan-out                             ; 337         ;
; Total fan-out                               ; 8368        ;
; Average fan-out                             ; 4.01        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RAMCore2                                    ; 1897 (1)          ; 89 (1)       ; 458752      ; 0            ; 0       ; 0         ; 22   ; 0            ; |RAMCore2                                                                                                                                          ; work         ;
;    |RAMs_drive:RAM_controller|               ; 1794 (1733)       ; 29 (20)      ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller                                                                                                                ; work         ;
;       |RAMdevice_16:RAMdev_16|               ; 18 (0)            ; 3 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 18 (0)            ; 3 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_hlq3:auto_generated| ; 18 (2)            ; 3 (3)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated                          ; work         ;
;                |decode_dra:decode2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2       ; work         ;
;                |decode_dra:rden_decode_b|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b ; work         ;
;                |mux_plb:mux3|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|mux_plb:mux3             ; work         ;
;       |RAMdevice_32:RAMdev_32|               ; 38 (0)            ; 4 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 38 (0)            ; 4 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_glq3:auto_generated| ; 38 (4)            ; 4 (4)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated                          ; work         ;
;                |decode_ira:decode2|          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2       ; work         ;
;                |decode_ira:rden_decode_b|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b ; work         ;
;                |mux_ulb:mux3|                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|mux_ulb:mux3             ; work         ;
;       |RAMdevice_8:RAMdev_8|                 ; 5 (0)             ; 2 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|   ; 5 (0)             ; 2 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component                                                           ; work         ;
;             |altsyncram_6lq3:auto_generated| ; 5 (1)             ; 2 (2)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated                            ; work         ;
;                |decode_ara:decode2|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:decode2         ; work         ;
;                |decode_ara:rden_decode_b|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b   ; work         ;
;    |VGA_generator:VGA_controller|            ; 102 (102)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|VGA_generator:VGA_controller                                                                                                             ; work         ;
;    |pll1:CLK_24M|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|pll1:CLK_24M                                                                                                                             ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|pll1:CLK_24M|altpll:altpll_component                                                                                                     ; work         ;
;          |pll1_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated                                                                          ; work         ;
;    |pll2:CLK25|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|pll2:CLK25                                                                                                                               ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|pll2:CLK25|altpll:altpll_component                                                                                                       ; work         ;
;          |pll2_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RAMCore2|pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated                                                                            ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 32768        ; 4            ; 32768        ; 4            ; 131072 ; None ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 65536        ; 4            ; 65536        ; 4            ; 262144 ; None ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; 16384        ; 4            ; 16384        ; 4            ; 65536  ; None ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |RAMCore2|pll2:CLK25                                       ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/pll2.vhd         ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |RAMCore2|pll1:CLK_24M                                     ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/pll1.vhd         ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8   ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16 ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32 ; C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+------------------------------------------------------+------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                            ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------------------+------------------------+
; RAMs_drive:RAM_controller|Parity_register[72]        ; RAMs_drive:RAM_controller|Parity_register[72]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[73]        ; RAMs_drive:RAM_controller|Parity_register[73]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[40]        ; RAMs_drive:RAM_controller|Parity_register[40]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[41]        ; RAMs_drive:RAM_controller|Parity_register[41]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[8]         ; RAMs_drive:RAM_controller|Parity_register[8]   ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[9]         ; RAMs_drive:RAM_controller|Parity_register[9]   ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[104]       ; RAMs_drive:RAM_controller|Parity_register[104] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[105]       ; RAMs_drive:RAM_controller|Parity_register[105] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[36]        ; RAMs_drive:RAM_controller|Parity_register[36]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[37]        ; RAMs_drive:RAM_controller|Parity_register[37]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[68]        ; RAMs_drive:RAM_controller|Parity_register[68]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[69]        ; RAMs_drive:RAM_controller|Parity_register[69]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[4]         ; RAMs_drive:RAM_controller|Parity_register[4]   ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[5]         ; RAMs_drive:RAM_controller|Parity_register[5]   ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[100]       ; RAMs_drive:RAM_controller|Parity_register[100] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[101]       ; RAMs_drive:RAM_controller|Parity_register[101] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[32]        ; RAMs_drive:RAM_controller|Parity_register[32]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[33]        ; RAMs_drive:RAM_controller|Parity_register[33]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[64]        ; RAMs_drive:RAM_controller|Parity_register[64]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[65]        ; RAMs_drive:RAM_controller|Parity_register[65]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[0]         ; RAMs_drive:RAM_controller|Parity_register[0]   ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[1]         ; RAMs_drive:RAM_controller|Parity_register[1]   ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[96]        ; RAMs_drive:RAM_controller|Parity_register[96]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[97]        ; RAMs_drive:RAM_controller|Parity_register[97]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[76]        ; RAMs_drive:RAM_controller|Parity_register[76]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[77]        ; RAMs_drive:RAM_controller|Parity_register[77]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[44]        ; RAMs_drive:RAM_controller|Parity_register[44]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[45]        ; RAMs_drive:RAM_controller|Parity_register[45]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[12]        ; RAMs_drive:RAM_controller|Parity_register[12]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[13]        ; RAMs_drive:RAM_controller|Parity_register[13]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[108]       ; RAMs_drive:RAM_controller|Parity_register[108] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[109]       ; RAMs_drive:RAM_controller|Parity_register[109] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[90]        ; RAMs_drive:RAM_controller|Parity_register[90]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[91]        ; RAMs_drive:RAM_controller|Parity_register[91]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[58]        ; RAMs_drive:RAM_controller|Parity_register[58]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[59]        ; RAMs_drive:RAM_controller|Parity_register[59]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[26]        ; RAMs_drive:RAM_controller|Parity_register[26]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[27]        ; RAMs_drive:RAM_controller|Parity_register[27]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[122]       ; RAMs_drive:RAM_controller|Parity_register[122] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[123]       ; RAMs_drive:RAM_controller|Parity_register[123] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[54]        ; RAMs_drive:RAM_controller|Parity_register[54]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[55]        ; RAMs_drive:RAM_controller|Parity_register[55]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[86]        ; RAMs_drive:RAM_controller|Parity_register[86]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[87]        ; RAMs_drive:RAM_controller|Parity_register[87]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[22]        ; RAMs_drive:RAM_controller|Parity_register[22]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[23]        ; RAMs_drive:RAM_controller|Parity_register[23]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[118]       ; RAMs_drive:RAM_controller|Parity_register[118] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[119]       ; RAMs_drive:RAM_controller|Parity_register[119] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[50]        ; RAMs_drive:RAM_controller|Parity_register[50]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[51]        ; RAMs_drive:RAM_controller|Parity_register[51]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[82]        ; RAMs_drive:RAM_controller|Parity_register[82]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[83]        ; RAMs_drive:RAM_controller|Parity_register[83]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[18]        ; RAMs_drive:RAM_controller|Parity_register[18]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[19]        ; RAMs_drive:RAM_controller|Parity_register[19]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[114]       ; RAMs_drive:RAM_controller|Parity_register[114] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[115]       ; RAMs_drive:RAM_controller|Parity_register[115] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[94]        ; RAMs_drive:RAM_controller|Parity_register[94]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[95]        ; RAMs_drive:RAM_controller|Parity_register[95]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[62]        ; RAMs_drive:RAM_controller|Parity_register[62]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[63]        ; RAMs_drive:RAM_controller|Parity_register[63]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[30]        ; RAMs_drive:RAM_controller|Parity_register[30]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[31]        ; RAMs_drive:RAM_controller|Parity_register[31]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[126]       ; RAMs_drive:RAM_controller|Parity_register[126] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[127]       ; RAMs_drive:RAM_controller|Parity_register[127] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[88]        ; RAMs_drive:RAM_controller|Parity_register[88]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[89]        ; RAMs_drive:RAM_controller|Parity_register[89]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[56]        ; RAMs_drive:RAM_controller|Parity_register[56]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[57]        ; RAMs_drive:RAM_controller|Parity_register[57]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[24]        ; RAMs_drive:RAM_controller|Parity_register[24]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[25]        ; RAMs_drive:RAM_controller|Parity_register[25]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[120]       ; RAMs_drive:RAM_controller|Parity_register[120] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[121]       ; RAMs_drive:RAM_controller|Parity_register[121] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[52]        ; RAMs_drive:RAM_controller|Parity_register[52]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[53]        ; RAMs_drive:RAM_controller|Parity_register[53]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[84]        ; RAMs_drive:RAM_controller|Parity_register[84]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[85]        ; RAMs_drive:RAM_controller|Parity_register[85]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[20]        ; RAMs_drive:RAM_controller|Parity_register[20]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[21]        ; RAMs_drive:RAM_controller|Parity_register[21]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[116]       ; RAMs_drive:RAM_controller|Parity_register[116] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[117]       ; RAMs_drive:RAM_controller|Parity_register[117] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[48]        ; RAMs_drive:RAM_controller|Parity_register[48]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[49]        ; RAMs_drive:RAM_controller|Parity_register[49]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[80]        ; RAMs_drive:RAM_controller|Parity_register[80]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[81]        ; RAMs_drive:RAM_controller|Parity_register[81]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[16]        ; RAMs_drive:RAM_controller|Parity_register[16]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[17]        ; RAMs_drive:RAM_controller|Parity_register[17]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[112]       ; RAMs_drive:RAM_controller|Parity_register[112] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[113]       ; RAMs_drive:RAM_controller|Parity_register[113] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[92]        ; RAMs_drive:RAM_controller|Parity_register[92]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[93]        ; RAMs_drive:RAM_controller|Parity_register[93]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[60]        ; RAMs_drive:RAM_controller|Parity_register[60]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[61]        ; RAMs_drive:RAM_controller|Parity_register[61]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[28]        ; RAMs_drive:RAM_controller|Parity_register[28]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[29]        ; RAMs_drive:RAM_controller|Parity_register[29]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[124]       ; RAMs_drive:RAM_controller|Parity_register[124] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[125]       ; RAMs_drive:RAM_controller|Parity_register[125] ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[74]        ; RAMs_drive:RAM_controller|Parity_register[74]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[75]        ; RAMs_drive:RAM_controller|Parity_register[75]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[42]        ; RAMs_drive:RAM_controller|Parity_register[42]  ; yes                    ;
; RAMs_drive:RAM_controller|Parity_register[43]        ; RAMs_drive:RAM_controller|Parity_register[43]  ; yes                    ;
; Number of user-specified and inferred latches = 328  ;                                                ;                        ;
+------------------------------------------------------+------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 89    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 78    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 84    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RAMCore2|VGA_generator:VGA_controller|v_count[9]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RAMCore2|RAMs_drive:RAM_controller|v_count_write[3]     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |RAMCore2|RAMs_drive:RAM_controller|writeDir_8[13]       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |RAMCore2|RAMs_drive:RAM_controller|readDir_8[9]         ;
; 3:1                ; 238 bits  ; 476 LEs       ; 476 LEs              ; 0 LEs                  ; No         ; |RAMCore2|RAMs_drive:RAM_controller|Parity_register[175] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |RAMCore2|RAMs_drive:RAM_controller|writeDir_16[5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RAMCore2|RAMs_drive:RAM_controller|writeDir_32[5]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |RAMCore2|RAMs_drive:RAM_controller|readDir_16[6]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RAMCore2|RAMs_drive:RAM_controller|readDir_32[0]        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RAMCore2|RAMs_drive:RAM_controller|D_out[3]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:CLK_24M|altpll:altpll_component ;
+-------------------------------+------------------------+--------------------------+
; Parameter Name                ; Value                  ; Type                     ;
+-------------------------------+------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                  ;
; PLL_TYPE                      ; AUTO                   ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 10000                  ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                  ;
; LOCK_HIGH                     ; 1                      ; Untyped                  ;
; LOCK_LOW                      ; 1                      ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                  ;
; SKIP_VCO                      ; OFF                    ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                  ;
; BANDWIDTH                     ; 0                      ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                  ;
; DOWN_SPREAD                   ; 0                      ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 12                     ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 50                     ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                  ;
; DPA_DIVIDER                   ; 0                      ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                  ;
; VCO_MIN                       ; 0                      ; Untyped                  ;
; VCO_MAX                       ; 0                      ; Untyped                  ;
; VCO_CENTER                    ; 0                      ; Untyped                  ;
; PFD_MIN                       ; 0                      ; Untyped                  ;
; PFD_MAX                       ; 0                      ; Untyped                  ;
; M_INITIAL                     ; 0                      ; Untyped                  ;
; M                             ; 0                      ; Untyped                  ;
; N                             ; 1                      ; Untyped                  ;
; M2                            ; 1                      ; Untyped                  ;
; N2                            ; 1                      ; Untyped                  ;
; SS                            ; 1                      ; Untyped                  ;
; C0_HIGH                       ; 0                      ; Untyped                  ;
; C1_HIGH                       ; 0                      ; Untyped                  ;
; C2_HIGH                       ; 0                      ; Untyped                  ;
; C3_HIGH                       ; 0                      ; Untyped                  ;
; C4_HIGH                       ; 0                      ; Untyped                  ;
; C5_HIGH                       ; 0                      ; Untyped                  ;
; C6_HIGH                       ; 0                      ; Untyped                  ;
; C7_HIGH                       ; 0                      ; Untyped                  ;
; C8_HIGH                       ; 0                      ; Untyped                  ;
; C9_HIGH                       ; 0                      ; Untyped                  ;
; C0_LOW                        ; 0                      ; Untyped                  ;
; C1_LOW                        ; 0                      ; Untyped                  ;
; C2_LOW                        ; 0                      ; Untyped                  ;
; C3_LOW                        ; 0                      ; Untyped                  ;
; C4_LOW                        ; 0                      ; Untyped                  ;
; C5_LOW                        ; 0                      ; Untyped                  ;
; C6_LOW                        ; 0                      ; Untyped                  ;
; C7_LOW                        ; 0                      ; Untyped                  ;
; C8_LOW                        ; 0                      ; Untyped                  ;
; C9_LOW                        ; 0                      ; Untyped                  ;
; C0_INITIAL                    ; 0                      ; Untyped                  ;
; C1_INITIAL                    ; 0                      ; Untyped                  ;
; C2_INITIAL                    ; 0                      ; Untyped                  ;
; C3_INITIAL                    ; 0                      ; Untyped                  ;
; C4_INITIAL                    ; 0                      ; Untyped                  ;
; C5_INITIAL                    ; 0                      ; Untyped                  ;
; C6_INITIAL                    ; 0                      ; Untyped                  ;
; C7_INITIAL                    ; 0                      ; Untyped                  ;
; C8_INITIAL                    ; 0                      ; Untyped                  ;
; C9_INITIAL                    ; 0                      ; Untyped                  ;
; C0_MODE                       ; BYPASS                 ; Untyped                  ;
; C1_MODE                       ; BYPASS                 ; Untyped                  ;
; C2_MODE                       ; BYPASS                 ; Untyped                  ;
; C3_MODE                       ; BYPASS                 ; Untyped                  ;
; C4_MODE                       ; BYPASS                 ; Untyped                  ;
; C5_MODE                       ; BYPASS                 ; Untyped                  ;
; C6_MODE                       ; BYPASS                 ; Untyped                  ;
; C7_MODE                       ; BYPASS                 ; Untyped                  ;
; C8_MODE                       ; BYPASS                 ; Untyped                  ;
; C9_MODE                       ; BYPASS                 ; Untyped                  ;
; C0_PH                         ; 0                      ; Untyped                  ;
; C1_PH                         ; 0                      ; Untyped                  ;
; C2_PH                         ; 0                      ; Untyped                  ;
; C3_PH                         ; 0                      ; Untyped                  ;
; C4_PH                         ; 0                      ; Untyped                  ;
; C5_PH                         ; 0                      ; Untyped                  ;
; C6_PH                         ; 0                      ; Untyped                  ;
; C7_PH                         ; 0                      ; Untyped                  ;
; C8_PH                         ; 0                      ; Untyped                  ;
; C9_PH                         ; 0                      ; Untyped                  ;
; L0_HIGH                       ; 1                      ; Untyped                  ;
; L1_HIGH                       ; 1                      ; Untyped                  ;
; G0_HIGH                       ; 1                      ; Untyped                  ;
; G1_HIGH                       ; 1                      ; Untyped                  ;
; G2_HIGH                       ; 1                      ; Untyped                  ;
; G3_HIGH                       ; 1                      ; Untyped                  ;
; E0_HIGH                       ; 1                      ; Untyped                  ;
; E1_HIGH                       ; 1                      ; Untyped                  ;
; E2_HIGH                       ; 1                      ; Untyped                  ;
; E3_HIGH                       ; 1                      ; Untyped                  ;
; L0_LOW                        ; 1                      ; Untyped                  ;
; L1_LOW                        ; 1                      ; Untyped                  ;
; G0_LOW                        ; 1                      ; Untyped                  ;
; G1_LOW                        ; 1                      ; Untyped                  ;
; G2_LOW                        ; 1                      ; Untyped                  ;
; G3_LOW                        ; 1                      ; Untyped                  ;
; E0_LOW                        ; 1                      ; Untyped                  ;
; E1_LOW                        ; 1                      ; Untyped                  ;
; E2_LOW                        ; 1                      ; Untyped                  ;
; E3_LOW                        ; 1                      ; Untyped                  ;
; L0_INITIAL                    ; 1                      ; Untyped                  ;
; L1_INITIAL                    ; 1                      ; Untyped                  ;
; G0_INITIAL                    ; 1                      ; Untyped                  ;
; G1_INITIAL                    ; 1                      ; Untyped                  ;
; G2_INITIAL                    ; 1                      ; Untyped                  ;
; G3_INITIAL                    ; 1                      ; Untyped                  ;
; E0_INITIAL                    ; 1                      ; Untyped                  ;
; E1_INITIAL                    ; 1                      ; Untyped                  ;
; E2_INITIAL                    ; 1                      ; Untyped                  ;
; E3_INITIAL                    ; 1                      ; Untyped                  ;
; L0_MODE                       ; BYPASS                 ; Untyped                  ;
; L1_MODE                       ; BYPASS                 ; Untyped                  ;
; G0_MODE                       ; BYPASS                 ; Untyped                  ;
; G1_MODE                       ; BYPASS                 ; Untyped                  ;
; G2_MODE                       ; BYPASS                 ; Untyped                  ;
; G3_MODE                       ; BYPASS                 ; Untyped                  ;
; E0_MODE                       ; BYPASS                 ; Untyped                  ;
; E1_MODE                       ; BYPASS                 ; Untyped                  ;
; E2_MODE                       ; BYPASS                 ; Untyped                  ;
; E3_MODE                       ; BYPASS                 ; Untyped                  ;
; L0_PH                         ; 0                      ; Untyped                  ;
; L1_PH                         ; 0                      ; Untyped                  ;
; G0_PH                         ; 0                      ; Untyped                  ;
; G1_PH                         ; 0                      ; Untyped                  ;
; G2_PH                         ; 0                      ; Untyped                  ;
; G3_PH                         ; 0                      ; Untyped                  ;
; E0_PH                         ; 0                      ; Untyped                  ;
; E1_PH                         ; 0                      ; Untyped                  ;
; E2_PH                         ; 0                      ; Untyped                  ;
; E3_PH                         ; 0                      ; Untyped                  ;
; M_PH                          ; 0                      ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; CLK0_COUNTER                  ; G0                     ; Untyped                  ;
; CLK1_COUNTER                  ; G0                     ; Untyped                  ;
; CLK2_COUNTER                  ; G0                     ; Untyped                  ;
; CLK3_COUNTER                  ; G0                     ; Untyped                  ;
; CLK4_COUNTER                  ; G0                     ; Untyped                  ;
; CLK5_COUNTER                  ; G0                     ; Untyped                  ;
; CLK6_COUNTER                  ; E0                     ; Untyped                  ;
; CLK7_COUNTER                  ; E1                     ; Untyped                  ;
; CLK8_COUNTER                  ; E2                     ; Untyped                  ;
; CLK9_COUNTER                  ; E3                     ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                  ;
; M_TIME_DELAY                  ; 0                      ; Untyped                  ;
; N_TIME_DELAY                  ; 0                      ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                  ;
; VCO_POST_SCALE                ; 0                      ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III            ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                  ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone III            ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE           ;
+-------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:CLK25|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll2 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1007                   ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2000                   ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; pll2_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 4                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 4                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_glq3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 4                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 4                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hlq3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 4                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 4                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_6lq3      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 2                                    ;
; Entity Instance               ; pll1:CLK_24M|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; pll2:CLK25|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                ;
; Entity Instance                           ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 4                                                                                ;
;     -- NUMWORDS_B                         ; 65536                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 4                                                                                ;
;     -- NUMWORDS_B                         ; 32768                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 4                                                                                ;
;     -- NUMWORDS_B                         ; 16384                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_generator:VGA_controller"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; videoon ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll1:CLK_24M"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 10 16:31:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RAMCore2 -c RAMCore2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vga_generator.vhd
    Info (12022): Found design unit 1: VGA_generator-behaviour
    Info (12023): Found entity 1: VGA_generator
Info (12021): Found 2 design units, including 1 entities, in source file pll2.vhd
    Info (12022): Found design unit 1: pll2-SYN
    Info (12023): Found entity 1: pll2
Info (12021): Found 2 design units, including 1 entities, in source file pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN
    Info (12023): Found entity 1: pll1
Info (12021): Found 2 design units, including 1 entities, in source file ramdevice_8.vhd
    Info (12022): Found design unit 1: ramdevice_8-SYN
    Info (12023): Found entity 1: RAMdevice_8
Info (12021): Found 2 design units, including 1 entities, in source file ramdevice_32.vhd
    Info (12022): Found design unit 1: ramdevice_32-SYN
    Info (12023): Found entity 1: RAMdevice_32
Info (12021): Found 2 design units, including 1 entities, in source file ramdevice_16.vhd
    Info (12022): Found design unit 1: ramdevice_16-SYN
    Info (12023): Found entity 1: RAMdevice_16
Info (12021): Found 2 design units, including 1 entities, in source file ramcore2.vhd
    Info (12022): Found design unit 1: RAMCore2-shape
    Info (12023): Found entity 1: RAMCore2
Info (12021): Found 2 design units, including 1 entities, in source file rams_drive.vhd
    Info (12022): Found design unit 1: RAMs_drive-shape
    Info (12023): Found entity 1: RAMs_drive
Info (12127): Elaborating entity "RAMCore2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RAMCore2.vhd(100): object "video_on" assigned a value but never read
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:CLK_24M"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:CLK_24M|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll1:CLK_24M|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll1:CLK_24M|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated"
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:CLK25"
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:CLK25|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll2:CLK25|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll2:CLK25|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: pll2_altpll
Info (12128): Elaborating entity "pll2_altpll" for hierarchy "pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated"
Info (12128): Elaborating entity "VGA_generator" for hierarchy "VGA_generator:VGA_controller"
Info (12128): Elaborating entity "RAMs_drive" for hierarchy "RAMs_drive:RAM_controller"
Warning (10492): VHDL Process Statement warning at RAMs_drive.vhd(142): signal "v_count_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at RAMs_drive.vhd(149): inferring latch(es) for signal or variable "writeDir_32", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAMs_drive.vhd(149): inferring latch(es) for signal or variable "writeDir_8", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAMs_drive.vhd(149): inferring latch(es) for signal or variable "writeDir_16", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at RAMs_drive.vhd(212): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMs_drive.vhd(215): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMs_drive.vhd(218): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at RAMs_drive.vhd(209): inferring latch(es) for signal or variable "Parity_register", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAMs_drive.vhd(237): inferring latch(es) for signal or variable "readDir_32", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAMs_drive.vhd(237): inferring latch(es) for signal or variable "readDir_8", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAMs_drive.vhd(237): inferring latch(es) for signal or variable "readDir_16", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "readDir_16[0]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[1]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[2]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[3]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[4]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[5]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[6]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[7]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[8]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[9]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[10]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[11]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[12]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[13]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_16[14]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[0]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[1]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[2]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[3]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[4]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[5]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[6]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[7]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[8]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[9]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[10]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[11]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[12]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_8[13]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[0]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[1]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[2]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[3]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[4]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[5]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[6]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[7]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[8]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[9]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[10]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[11]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[12]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[13]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[14]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "readDir_32[15]" at RAMs_drive.vhd(237)
Info (10041): Inferred latch for "Parity_register[0]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[1]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[2]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[3]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[4]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[5]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[6]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[7]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[8]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[9]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[10]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[11]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[12]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[13]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[14]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[15]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[16]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[17]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[18]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[19]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[20]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[21]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[22]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[23]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[24]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[25]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[26]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[27]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[28]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[29]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[30]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[31]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[32]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[33]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[34]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[35]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[36]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[37]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[38]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[39]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[40]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[41]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[42]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[43]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[44]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[45]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[46]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[47]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[48]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[49]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[50]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[51]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[52]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[53]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[54]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[55]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[56]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[57]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[58]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[59]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[60]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[61]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[62]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[63]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[64]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[65]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[66]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[67]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[68]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[69]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[70]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[71]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[72]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[73]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[74]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[75]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[76]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[77]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[78]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[79]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[80]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[81]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[82]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[83]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[84]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[85]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[86]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[87]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[88]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[89]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[90]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[91]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[92]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[93]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[94]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[95]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[96]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[97]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[98]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[99]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[100]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[101]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[102]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[103]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[104]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[105]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[106]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[107]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[108]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[109]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[110]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[111]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[112]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[113]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[114]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[115]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[116]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[117]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[118]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[119]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[120]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[121]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[122]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[123]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[124]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[125]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[126]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[127]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[128]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[129]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[130]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[131]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[132]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[133]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[134]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[135]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[136]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[137]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[138]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[139]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[140]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[141]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[142]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[143]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[144]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[145]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[146]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[147]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[148]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[149]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[150]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[151]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[152]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[153]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[154]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[155]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[156]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[157]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[158]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[159]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[160]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[161]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[162]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[163]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[164]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[165]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[166]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[167]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[168]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[169]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[170]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[171]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[172]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[173]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[174]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[175]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[176]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[177]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[178]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[179]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[180]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[181]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[182]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[183]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[184]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[185]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[186]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[187]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[188]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[189]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[190]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[191]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[192]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[193]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[194]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[195]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[196]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[197]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[198]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[199]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[200]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[201]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[202]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[203]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[204]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[205]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[206]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[207]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[208]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[209]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[210]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[211]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[212]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[213]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[214]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[215]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[216]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[217]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[218]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[219]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[220]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[221]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[222]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[223]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[224]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[225]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[226]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[227]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[228]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[229]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[230]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[231]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[232]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[233]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[234]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[235]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[236]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "Parity_register[237]" at RAMs_drive.vhd(209)
Info (10041): Inferred latch for "writeDir_16[0]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[1]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[2]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[3]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[4]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[5]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[6]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[7]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[8]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[9]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[10]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[11]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[12]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[13]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_16[14]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[0]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[1]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[2]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[3]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[4]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[5]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[6]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[7]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[8]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[9]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[10]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[11]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[12]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_8[13]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[0]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[1]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[2]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[3]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[4]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[5]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[6]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[7]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[8]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[9]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[10]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[11]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[12]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[13]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[14]" at RAMs_drive.vhd(149)
Info (10041): Inferred latch for "writeDir_32[15]" at RAMs_drive.vhd(149)
Info (12128): Elaborating entity "RAMdevice_32" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_glq3.tdf
    Info (12023): Found entity 1: altsyncram_glq3
Info (12128): Elaborating entity "altsyncram_glq3" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ira.tdf
    Info (12023): Found entity 1: decode_ira
Info (12128): Elaborating entity "decode_ira" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ulb.tdf
    Info (12023): Found entity 1: mux_ulb
Info (12128): Elaborating entity "mux_ulb" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|mux_ulb:mux3"
Info (12128): Elaborating entity "RAMdevice_16" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hlq3.tdf
    Info (12023): Found entity 1: altsyncram_hlq3
Info (12128): Elaborating entity "altsyncram_hlq3" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info (12023): Found entity 1: decode_dra
Info (12128): Elaborating entity "decode_dra" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_plb.tdf
    Info (12023): Found entity 1: mux_plb
Info (12128): Elaborating entity "mux_plb" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|mux_plb:mux3"
Info (12128): Elaborating entity "RAMdevice_8" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lq3.tdf
    Info (12023): Found entity 1: altsyncram_6lq3
Info (12128): Elaborating entity "altsyncram_6lq3" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ara.tdf
    Info (12023): Found entity 1: decode_ara
Info (12128): Elaborating entity "decode_ara" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mlb.tdf
    Info (12023): Found entity 1: mux_mlb
Info (12128): Elaborating entity "mux_mlb" for hierarchy "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|mux_mlb:mux3"
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[72] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[73] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[104] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[105] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[68] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[69] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[100] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[101] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[64] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[65] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[96] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[97] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[76] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[77] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[108] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[109] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[90] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[91] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[122] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[123] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[86] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[87] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[118] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[119] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[82] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[83] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[114] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[115] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[94] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[95] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[126] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[127] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[88] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[89] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[120] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[121] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[84] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[85] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[116] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[117] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[80] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[81] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[112] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[113] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[92] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[93] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[124] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[125] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[74] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[75] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[106] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[107] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[70] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[71] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[102] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[103] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[66] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[67] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[98] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[99] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[78] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[79] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[110] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[111] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[196] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[197] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[194] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[195] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[192] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[193] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[198] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[199] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[220] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[221] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[218] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[219] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[216] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[217] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[222] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[223] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[212] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[213] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[210] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[211] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[208] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[209] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[214] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[215] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[204] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[205] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[202] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[203] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[200] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[201] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[206] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[207] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[168] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[169] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[162] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[163] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[160] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[161] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[170] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[171] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[188] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[189] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[182] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[183] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[180] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[181] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[190] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[191] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[184] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[185] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[178] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[179] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[176] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[177] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[186] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[187] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[172] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[173] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[166] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[167] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[164] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[165] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[174] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[175] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[130] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[131] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[132] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[133] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[128] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[129] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[134] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[135] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[154] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[155] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[156] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[157] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[152] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[153] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[158] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[159] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[146] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[147] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[148] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[149] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[144] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[145] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[150] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[151] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[138] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[139] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[140] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[141] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[136] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[137] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[142] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[143] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[226] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[227] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[228] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[229] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[224] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[225] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[230] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[231] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[232] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[233] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[234] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[235] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[236] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|Parity_register[237] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|h_count_write[4]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_32[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Hcount[4]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_32[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|h_count_write[4]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_8[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Hcount[4]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_8[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|writeEna
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|h_count_write[4]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|writeDir_16[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|v_count_write[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller|ReadEna
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Hcount[4]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Warning (13012): Latch RAMs_drive:RAM_controller|readDir_16[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller|Vcount[8]
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2015 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 1935 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 723 warnings
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Mon Jun 10 16:31:57 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


