// -*- mode:c -*-

// Copyright (C) 2019 Intel Corporation

#ifndef MBY_DMASK_REGS_H
#define MBY_DMASK_REGS_H

#define MBY_DMASK_REGISTERS  5

#endif // MBY_DMASK_REGS_H
