INFO: [VRFC 10-2263] Analyzing Verilog file "c:/hdmi_demo_2016/motion_detection_ip/ip_repo/motion_detection_1.0/hdl/motion_detection_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame0
WARNING: [VRFC 10-1315] redeclaration of ansi port waddr is not allowed [c:/hdmi_demo_2016/motion_detection_ip/ip_repo/motion_detection_1.0/hdl/motion_detection_v1_0.v:25]
WARNING: [VRFC 10-1315] redeclaration of ansi port raddr_0 is not allowed [c:/hdmi_demo_2016/motion_detection_ip/ip_repo/motion_detection_1.0/hdl/motion_detection_v1_0.v:26]
WARNING: [VRFC 10-1315] redeclaration of ansi port wdata is not allowed [c:/hdmi_demo_2016/motion_detection_ip/ip_repo/motion_detection_1.0/hdl/motion_detection_v1_0.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [c:/hdmi_demo_2016/motion_detection_ip/ip_repo/motion_detection_1.0/hdl/motion_detection_v1_0.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port wen is not allowed [c:/hdmi_demo_2016/motion_detection_ip/ip_repo/motion_detection_1.0/hdl/motion_detection_v1_0.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port rdata_0 is not allowed [c:/hdmi_demo_2016/motion_detection_ip/ip_repo/motion_detection_1.0/hdl/motion_detection_v1_0.v:30]
INFO: [VRFC 10-311] analyzing module dsp
INFO: [VRFC 10-311] analyzing module add_dsp
INFO: [VRFC 10-311] analyzing module dsp_logic
INFO: [VRFC 10-311] analyzing module motion_detection_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/hdmi_demo_2016/motion_detection_ip/managed_ip_project/managed_ip_project.sim/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/hdmi_demo_2016/motion_detection_ip/ip_repo/edit_motion_detection_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
