0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sim_1/new/sim.sv,1686010982,systemVerilog,,,,sim,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/Downloads/otter_mem_dualport_singlecycle_pipeline.sv,1686086618,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/pipeline_reg.sv,,OTTER_mem_byte,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/ALU.sv,1679067791,systemVerilog,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sim_1/new/sim.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/Downloads/otter_mem_dualport_singlecycle_pipeline.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/BRANCH_ADDR_GEN.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/BRANCH_COND_GEN.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/CU_DCDR.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/IMMED_GEN.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/Otter_MCU.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/add4adder.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/mux6sel.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/program_counter.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/top_REG_FILE.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/HazardUnit.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/branch_prediction.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/pipeline_reg.sv;C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/pipeline_structs_defs.sv,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/BRANCH_ADDR_GEN.sv,,$unit_ALU_sv_283714490;ALU,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/BCD.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/BRANCH_ADDR_GEN.sv,,BCD,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/BRANCH_ADDR_GEN.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/BRANCH_COND_GEN.sv,,BRANCH_ADDR_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/BRANCH_COND_GEN.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/CU_DCDR.sv,,BRANCH_COND_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/CU_DCDR.sv,1686083956,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/HazardUnit.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/CathodeDriver.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/HazardUnit.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/IMMED_GEN.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/pipeline_structs_defs.sv,,IMMED_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/KeyboardDriver.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/OTTER_Wrapper_v1_02.sv,,KeyboardDriver;keyboard;ps2_rx,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/OTTER_Wrapper_v1_02.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/pipeline_structs_defs.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/Otter_MCU.sv,1686086959,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/add4adder.sv,,Otter_MCU,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/SevSegDisp.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/add4adder.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/add4adder.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/branch_prediction.sv,,add4adder,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/mux6sel.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/Downloads/otter_mem_dualport_singlecycle_pipeline.sv,,mux6sel,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/otter_memory_v1_07.sv,1681342036,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/pipeline_reg.sv,,Memory,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/program_counter.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/top_REG_FILE.sv,,program_counter,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/ram8k_8_80x60.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/top_REG_FILE.sv,,ram8k_8_80x60,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/top_REG_FILE.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sim_1/new/sim.sv,,REG_FILE,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/vga_driver_80x60.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/vga_fb_driver_80x60.sv,,vga_driver_80x60,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/vga_fb_driver_80x60.sv,1679067791,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sim_1/new/sim.sv,,vga_fb_driver_80x60,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/HazardUnit.sv,1686084243,systemVerilog,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/ALU.sv,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/IMMED_GEN.sv,,HU;HazardUnit,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/branch_prediction.sv,1686081075,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/mux6sel.sv,,branch_prediction,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/pipeline_reg.sv,1686081906,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/program_counter.sv,,pipeline_reg,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/new/pipeline_structs_defs.sv,1686082609,systemVerilog,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/ALU.sv,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/lab3pipeline/lab3pipeline.srcs/sources_1/imports/OTTER233/Otter_MCU.sv,,DEEX_strct;EXMEM_strct;IFDE_strct;MEMWB_strct;pipeline_strct;pipeline_structs_defs;stages,,uvm,,,,,,
