

================================================================
== Vivado HLS Report for 'advios_makePulse'
================================================================
* Date:           Wed Oct 12 22:54:08 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        advios.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.25|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  100000004|  100000004|  100000004|  100000004|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
        |             |        Latency        | Iteration |  Initiation Interval  |    Trip   |          |
        |  Loop Name  |    min    |    max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +-------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1     |  100000002|  100000002|  100000002|          -|          -|    inf    |    no    |
        | + Loop 1.1  |  100000000|  100000000|          1|          -|          -|  100000000|    no    |
        +-------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!exitcond)
	3  / (exitcond)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_5 (7)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3:0  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: StgValue_6 (8)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !82

ST_1: StgValue_7 (9)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !86

ST_1: StgValue_8 (10)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !90

ST_1: StgValue_9 (11)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !94

ST_1: StgValue_10 (12)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !98

ST_1: StgValue_11 (13)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %count), !map !102

ST_1: StgValue_12 (14)  [1/1] 0.00ns  loc: ../temp/advios.cpp:4
_ZN7_ap_sc_7sc_core4waitEi.exit3:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_13 (15)  [1/1] 0.00ns  loc: ../temp/advios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit3:8  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_14 (16)  [1/1] 0.00ns  loc: ../temp/advios.cpp:6
_ZN7_ap_sc_7sc_core4waitEi.exit3:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_15 (17)  [1/1] 0.00ns  loc: ../temp/advios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit3:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_16 (18)  [1/1] 0.00ns  loc: ../temp/advios.cpp:8
_ZN7_ap_sc_7sc_core4waitEi.exit3:11  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_17 (19)  [1/1] 0.00ns  loc: ../temp/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit3:12  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [10 x i8]* @p_str8) nounwind

ST_1: tmp (20)  [1/1] 0.00ns  loc: ../temp/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit3:13  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_19 (21)  [1/1] 0.00ns  loc: ../temp/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit3:14  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (22)  [1/1] 0.00ns  loc: ../temp/advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit3:15  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_21 (23)  [1/1] 0.00ns  loc: ../temp/advios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit3:16  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %count, i4 0)

ST_1: empty (24)  [1/1] 0.00ns  loc: ../temp/advios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit3:17  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (25)  [1/1] 0.00ns  loc: ../temp/advios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit3:18  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp)


 <State 2>: 0.00ns
ST_2: StgValue_24 (26)  [1/1] 0.00ns  loc: ../temp/advios.cpp:6
_ZN7_ap_sc_7sc_core4waitEi.exit3:19  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_25 (27)  [1/1] 0.00ns  loc: ../temp/advios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit3:20  br label %0


 <State 3>: 1.59ns
ST_3: loop_begin (29)  [1/1] 0.00ns
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_3: StgValue_27 (30)  [1/1] 1.59ns  loc: ../temp/advios.cpp:11
:1  br label %1


 <State 4>: 3.25ns
ST_4: i (32)  [1/1] 0.00ns
:0  %i = phi i27 [ 0, %0 ], [ %i_1, %_ZN7_ap_sc_7sc_core4waitEi.exit ]

ST_4: exitcond (33)  [1/1] 3.25ns  loc: ../temp/advios.cpp:11
:1  %exitcond = icmp eq i27 %i, -34217728

ST_4: empty_3 (34)  [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000000, i64 100000000, i64 100000000)

ST_4: i_1 (35)  [1/1] 2.70ns  loc: ../temp/advios.cpp:11
:3  %i_1 = add i27 %i, 1

ST_4: StgValue_32 (36)  [1/1] 0.00ns  loc: ../temp/advios.cpp:11
:4  br i1 %exitcond, label %2, label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_4: StgValue_33 (38)  [1/1] 0.00ns  loc: ../temp/advios.cpp:11
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: StgValue_34 (39)  [1/1] 0.00ns  loc: ../temp/advios.cpp:11
_ZN7_ap_sc_7sc_core4waitEi.exit:1  br label %1

ST_4: val_V (41)  [1/1] 0.00ns  loc: ../temp/advios.cpp:12
:0  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %count)

ST_4: v_V (42)  [1/1] 2.35ns  loc: ../temp/advios.cpp:12
:1  %v_V = add i4 %val_V, 1

ST_4: StgValue_37 (43)  [1/1] 0.00ns  loc: ../temp/advios.cpp:12
:2  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %count, i4 %v_V)

ST_4: StgValue_38 (44)  [1/1] 0.00ns  loc: ../temp/advios.cpp:13
:3  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5     (specifcore       ) [ 00000]
StgValue_6     (specbitsmap      ) [ 00000]
StgValue_7     (specbitsmap      ) [ 00000]
StgValue_8     (specbitsmap      ) [ 00000]
StgValue_9     (specbitsmap      ) [ 00000]
StgValue_10    (specbitsmap      ) [ 00000]
StgValue_11    (specbitsmap      ) [ 00000]
StgValue_12    (specport         ) [ 00000]
StgValue_13    (specport         ) [ 00000]
StgValue_14    (specport         ) [ 00000]
StgValue_15    (specport         ) [ 00000]
StgValue_16    (specport         ) [ 00000]
StgValue_17    (specprocessdef   ) [ 00000]
tmp            (specregionbegin  ) [ 00000]
StgValue_19    (specprotocol     ) [ 00000]
p_ssdm_reset_v (specstatebegin   ) [ 00000]
StgValue_21    (write            ) [ 00000]
empty          (specstateend     ) [ 00000]
empty_2        (specregionend    ) [ 00000]
StgValue_24    (wait             ) [ 00000]
StgValue_25    (br               ) [ 00000]
loop_begin     (specloopbegin    ) [ 00000]
StgValue_27    (br               ) [ 00011]
i              (phi              ) [ 00001]
exitcond       (icmp             ) [ 00011]
empty_3        (speclooptripcount) [ 00000]
i_1            (add              ) [ 00011]
StgValue_32    (br               ) [ 00000]
StgValue_33    (wait             ) [ 00000]
StgValue_34    (br               ) [ 00011]
val_V          (read             ) [ 00000]
v_V            (add              ) [ 00000]
StgValue_37    (write            ) [ 00000]
StgValue_38    (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 StgValue_37/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="val_V_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/4 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="27" slack="1"/>
<pin id="102" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="27" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="exitcond_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="27" slack="0"/>
<pin id="113" dir="0" index="1" bw="27" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="27" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="v_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_V/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="27" slack="0"/>
<pin id="135" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="60" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="82" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="72" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="104" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="74" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="104" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="80" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="94" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="84" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="123" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="136"><net_src comp="117" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count | {1 4 }
 - Input state : 
	Port: advios::makePulse : count | {4 }
  - Chain level:
	State 1
		empty : 1
		empty_2 : 1
	State 2
	State 3
	State 4
		exitcond : 1
		i_1 : 1
		StgValue_32 : 2
		StgValue_37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |    i_1_fu_117    |    86   |    32   |
|          |    v_V_fu_123    |    17   |    9    |
|----------|------------------|---------|---------|
|   icmp   |  exitcond_fu_111 |    0    |    16   |
|----------|------------------|---------|---------|
|   write  |  grp_write_fu_86 |    0    |    0    |
|----------|------------------|---------|---------|
|   read   | val_V_read_fu_94 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |   103   |    57   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_1_reg_133|   27   |
| i_reg_100 |   27   |
+-----------+--------+
|   Total   |   54   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_86 |  p2  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    8   ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   103  |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   157  |   66   |
+-----------+--------+--------+--------+
