Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Mar 21 16:38:18 2025
| Host         : P1-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.803        0.000                      0                  714        0.037        0.000                      0                  714       19.500        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.803        0.000                      0                  685        0.037        0.000                      0                  685       19.500        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.166        0.000                      0                   29        0.452        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[8].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.787ns  (logic 5.467ns (30.736%)  route 12.320ns (69.264%))
  Logic Levels:           17  (LUT3=3 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.464    21.008    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.119    21.127 r  CPU/PC/genblk1[6].reg0/sum1_i_3/O
                         net (fo=5, routed)           0.857    21.984    CPU/PC/genblk1[6].reg0/q_reg_1
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.362    22.346 r  CPU/PC/genblk1[6].reg0/sum1/sum0/sum1/O
                         net (fo=2, routed)           0.539    22.885    CPU/FD_OP/genblk1[8].reg0/PC_sum_out[0]
    SLICE_X7Y101         FDCE                                         r  CPU/FD_OP/genblk1[8].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.588    24.746    CPU/FD_OP/genblk1[8].reg0/clk0
    SLICE_X7Y101         FDCE                                         r  CPU/FD_OP/genblk1[8].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)       -0.281    24.688    CPU/FD_OP/genblk1[8].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.688    
                         arrival time                         -22.885    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[9].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.747ns  (logic 5.465ns (30.793%)  route 12.282ns (69.207%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.464    21.008    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.119    21.127 r  CPU/PC/genblk1[6].reg0/sum1_i_3/O
                         net (fo=5, routed)           0.715    21.841    CPU/PC/genblk1[6].reg0/q_reg_1
    SLICE_X7Y101         LUT5 (Prop_lut5_I1_O)        0.360    22.201 r  CPU/PC/genblk1[6].reg0/sum1/sum1/sum1/O
                         net (fo=2, routed)           0.643    22.845    CPU/FD_OP/genblk1[9].reg0/PC_sum_out[0]
    SLICE_X7Y101         FDCE                                         r  CPU/FD_OP/genblk1[9].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.588    24.746    CPU/FD_OP/genblk1[9].reg0/clk0
    SLICE_X7Y101         FDCE                                         r  CPU/FD_OP/genblk1[9].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)       -0.260    24.709    CPU/FD_OP/genblk1[9].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.709    
                         arrival time                         -22.845    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC/genblk1[8].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.023ns  (logic 5.794ns (32.148%)  route 12.229ns (67.852%))
  Logic Levels:           18  (LUT3=3 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.464    21.008    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.119    21.127 r  CPU/PC/genblk1[6].reg0/sum1_i_3/O
                         net (fo=5, routed)           0.857    21.984    CPU/PC/genblk1[6].reg0/q_reg_1
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.362    22.346 r  CPU/PC/genblk1[6].reg0/sum1/sum0/sum1/O
                         net (fo=2, routed)           0.448    22.793    CPU/DX_DECODER/genblk1[4].reg0/PC_sum_out[7]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.327    23.120 r  CPU/DX_DECODER/genblk1[4].reg0/q_i_1__1/O
                         net (fo=1, routed)           0.000    23.120    CPU/PC/genblk1[8].reg0/q_reg_2[0]
    SLICE_X5Y101         FDCE                                         r  CPU/PC/genblk1[8].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.588    24.746    CPU/PC/genblk1[8].reg0/clk0
    SLICE_X5Y101         FDCE                                         r  CPU/PC/genblk1[8].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.032    25.001    CPU/PC/genblk1[8].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -23.120    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC/genblk1[9].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.875ns  (logic 5.791ns (32.398%)  route 12.084ns (67.602%))
  Logic Levels:           18  (LUT3=3 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.464    21.008    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.119    21.127 r  CPU/PC/genblk1[6].reg0/sum1_i_3/O
                         net (fo=5, routed)           0.715    21.841    CPU/PC/genblk1[6].reg0/q_reg_1
    SLICE_X7Y101         LUT5 (Prop_lut5_I1_O)        0.360    22.201 r  CPU/PC/genblk1[6].reg0/sum1/sum1/sum1/O
                         net (fo=2, routed)           0.445    22.646    CPU/DX_DECODER/genblk1[4].reg0/PC_sum_out[8]
    SLICE_X6Y101         LUT4 (Prop_lut4_I1_O)        0.326    22.972 r  CPU/DX_DECODER/genblk1[4].reg0/q_i_1__2/O
                         net (fo=1, routed)           0.000    22.972    CPU/PC/genblk1[9].reg0/q_reg_0[0]
    SLICE_X6Y101         FDCE                                         r  CPU/PC/genblk1[9].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.588    24.746    CPU/PC/genblk1[9].reg0/clk0
    SLICE_X6Y101         FDCE                                         r  CPU/PC/genblk1[9].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)        0.082    25.051    CPU/PC/genblk1[9].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         25.051    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC/genblk1[10].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.606ns  (logic 5.561ns (31.585%)  route 12.045ns (68.415%))
  Logic Levels:           18  (LUT3=3 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.464    21.008    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.119    21.127 r  CPU/PC/genblk1[6].reg0/sum1_i_3/O
                         net (fo=5, routed)           0.715    21.841    CPU/PC/genblk1[6].reg0/q_reg_1
    SLICE_X7Y101         LUT5 (Prop_lut5_I0_O)        0.332    22.173 r  CPU/PC/genblk1[6].reg0/q_i_2/O
                         net (fo=1, routed)           0.406    22.580    CPU/PC/genblk1[6].reg0/PC_sum/carry[10]
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.124    22.704 r  CPU/PC/genblk1[6].reg0/q_i_1__3/O
                         net (fo=1, routed)           0.000    22.704    CPU/PC/genblk1[10].reg0/nextPC[0]
    SLICE_X7Y102         FDCE                                         r  CPU/PC/genblk1[10].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.588    24.746    CPU/PC/genblk1[10].reg0/clk0
    SLICE_X7Y102         FDCE                                         r  CPU/PC/genblk1[10].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X7Y102         FDCE (Setup_fdce_C_D)        0.034    25.003    CPU/PC/genblk1[10].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         25.003    
                         arrival time                         -22.704    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[11].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.183ns  (logic 5.437ns (31.641%)  route 11.746ns (68.359%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.464    21.008    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.119    21.127 r  CPU/PC/genblk1[6].reg0/sum1_i_3/O
                         net (fo=5, routed)           0.393    21.520    CPU/PC/genblk1[8].reg0/q_reg_7
    SLICE_X7Y102         LUT6 (Prop_lut6_I3_O)        0.332    21.852 r  CPU/PC/genblk1[8].reg0/sum1/sum3/sum1/O
                         net (fo=2, routed)           0.429    22.281    CPU/FD_OP/genblk1[11].reg0/PC_sum_out[0]
    SLICE_X8Y102         FDCE                                         r  CPU/FD_OP/genblk1[11].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_OP/genblk1[11].reg0/clk0
    SLICE_X8Y102         FDCE                                         r  CPU/FD_OP/genblk1[11].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)       -0.023    24.867    CPU/FD_OP/genblk1[11].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.867    
                         arrival time                         -22.281    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC/genblk1[11].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.293ns  (logic 5.561ns (32.157%)  route 11.732ns (67.843%))
  Logic Levels:           18  (LUT3=3 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.464    21.008    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.119    21.127 r  CPU/PC/genblk1[6].reg0/sum1_i_3/O
                         net (fo=5, routed)           0.393    21.520    CPU/PC/genblk1[8].reg0/q_reg_7
    SLICE_X7Y102         LUT6 (Prop_lut6_I3_O)        0.332    21.852 r  CPU/PC/genblk1[8].reg0/sum1/sum3/sum1/O
                         net (fo=2, routed)           0.415    22.267    CPU/DX_DECODER/genblk1[4].reg0/PC_sum_out[9]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.124    22.391 r  CPU/DX_DECODER/genblk1[4].reg0/q_i_1__4/O
                         net (fo=1, routed)           0.000    22.391    CPU/PC/genblk1[11].reg0/q_reg_0[0]
    SLICE_X7Y102         FDCE                                         r  CPU/PC/genblk1[11].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.588    24.746    CPU/PC/genblk1[11].reg0/clk0
    SLICE_X7Y102         FDCE                                         r  CPU/PC/genblk1[11].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X7Y102         FDCE (Setup_fdce_C_D)        0.032    25.001    CPU/PC/genblk1[11].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -22.391    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[10].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.065ns  (logic 5.437ns (31.860%)  route 11.628ns (68.140%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.464    21.008    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.119    21.127 r  CPU/PC/genblk1[6].reg0/sum1_i_3/O
                         net (fo=5, routed)           0.704    21.831    CPU/PC/genblk1[9].reg0/q_reg_5
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.332    22.163 r  CPU/PC/genblk1[9].reg0/sum1/sum2/sum1/O
                         net (fo=1, routed)           0.000    22.163    CPU/FD_OP/genblk1[10].reg0/PC_sum_out[0]
    SLICE_X8Y101         FDCE                                         r  CPU/FD_OP/genblk1[10].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_OP/genblk1[10].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_OP/genblk1[10].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y101         FDCE (Setup_fdce_C_D)        0.082    24.972    CPU/FD_OP/genblk1[10].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.972    
                         arrival time                         -22.163    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[6].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.884ns  (logic 5.110ns (30.266%)  route 11.774ns (69.734%))
  Logic Levels:           16  (LUT3=3 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.594    21.137    CPU/PC/genblk1[6].reg0/q_reg_8[0]
    SLICE_X6Y101         LUT4 (Prop_lut4_I3_O)        0.124    21.261 r  CPU/PC/genblk1[6].reg0/sum0/sum6/sum1/O
                         net (fo=2, routed)           0.720    21.981    CPU/FD_OP/genblk1[6].reg0/PC_sum_out[0]
    SLICE_X7Y100         FDCE                                         r  CPU/FD_OP/genblk1[6].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.588    24.746    CPU/FD_OP/genblk1[6].reg0/clk0
    SLICE_X7Y100         FDCE                                         r  CPU/FD_OP/genblk1[6].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)       -0.044    24.925    CPU/FD_OP/genblk1[6].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                         -21.981    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC/genblk1[7].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 5.434ns (32.327%)  route 11.376ns (67.673%))
  Logic Levels:           17  (LUT3=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.826    18.495    CPU/PC/genblk1[2].reg0/q_reg_2
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.118    18.613 r  CPU/PC/genblk1[2].reg0/sum1_i_3__12/O
                         net (fo=2, routed)           0.819    19.432    CPU/DX_INSN/genblk1[1].reg0/branching_PC[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.326    19.758 r  CPU/DX_INSN/genblk1[1].reg0/sum1_i_1__32/O
                         net (fo=3, routed)           0.662    20.420    CPU/DX_INSN/genblk1[3].reg0/q_reg_6[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124    20.544 r  CPU/DX_INSN/genblk1[3].reg0/sum1_i_3__26/O
                         net (fo=8, routed)           0.594    21.137    CPU/PC/genblk1[7].reg0/q_reg_5[0]
    SLICE_X6Y101         LUT5 (Prop_lut5_I3_O)        0.117    21.254 r  CPU/PC/genblk1[7].reg0/sum0/sum7/sum1/O
                         net (fo=2, routed)           0.322    21.576    CPU/DX_DECODER/genblk1[4].reg0/PC_sum_out[6]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.331    21.907 r  CPU/DX_DECODER/genblk1[4].reg0/q_i_1__0/O
                         net (fo=1, routed)           0.000    21.907    CPU/PC/genblk1[7].reg0/q_reg_1[0]
    SLICE_X6Y100         FDCE                                         r  CPU/PC/genblk1[7].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.588    24.746    CPU/PC/genblk1[7].reg0/clk0
    SLICE_X6Y100         FDCE                                         r  CPU/PC/genblk1[7].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.004    
                         clock uncertainty           -0.035    24.969    
    SLICE_X6Y100         FDCE (Setup_fdce_C_D)        0.086    25.055    CPU/PC/genblk1[7].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         25.055    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                  3.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/FD_INSN/genblk1[3].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/DX_B/genblk1[3].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.771%)  route 0.190ns (43.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 22.167 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns = ( 21.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.570    21.635    CPU/FD_INSN/genblk1[3].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[3].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_fdce_C_Q)         0.151    21.786 r  CPU/FD_INSN/genblk1[3].reg0/q_reg/Q
                         net (fo=2, routed)           0.190    21.976    CPU/FD_INSN/genblk1[3].reg0/q_reg_0
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.098    22.074 r  CPU/FD_INSN/genblk1[3].reg0/q_i_1__105/O
                         net (fo=1, routed)           0.000    22.074    CPU/DX_B/genblk1[3].reg0/decode_data_B[0]
    SLICE_X8Y97          FDCE                                         r  CPU/DX_B/genblk1[3].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.847    22.167    CPU/DX_B/genblk1[3].reg0/clk0
    SLICE_X8Y97          FDCE                                         r  CPU/DX_B/genblk1[3].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.255    21.912    
    SLICE_X8Y97          FDCE (Hold_fdce_C_D)         0.125    22.037    CPU/DX_B/genblk1[3].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.037    
                         arrival time                          22.074    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CPU/FD_INSN/genblk1[31].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/DX_DECODER/genblk1[3].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.493ns  (logic 0.249ns (50.540%)  route 0.244ns (49.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 22.167 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns = ( 21.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.570    21.635    CPU/FD_INSN/genblk1[31].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[31].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_fdce_C_Q)         0.151    21.786 f  CPU/FD_INSN/genblk1[31].reg0/q_reg/Q
                         net (fo=13, routed)          0.244    22.030    CPU/FD_INSN/genblk1[30].reg0/q_reg_2
    SLICE_X8Y99          LUT5 (Prop_lut5_I1_O)        0.098    22.128 r  CPU/FD_INSN/genblk1[30].reg0/q_i_1__144/O
                         net (fo=1, routed)           0.000    22.128    CPU/DX_DECODER/genblk1[3].reg0/op_decoder_decode[0]
    SLICE_X8Y99          FDCE                                         r  CPU/DX_DECODER/genblk1[3].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.847    22.167    CPU/DX_DECODER/genblk1[3].reg0/clk0
    SLICE_X8Y99          FDCE                                         r  CPU/DX_DECODER/genblk1[3].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.255    21.912    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.124    22.036    CPU/DX_DECODER/genblk1[3].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.036    
                         arrival time                          22.128    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CPU/FD_INSN/genblk1[30].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/DX_DECODER/genblk1[7].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.502ns  (logic 0.254ns (50.553%)  route 0.248ns (49.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 22.167 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns = ( 21.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.570    21.635    CPU/FD_INSN/genblk1[30].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[30].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_fdce_C_Q)         0.151    21.786 f  CPU/FD_INSN/genblk1[30].reg0/q_reg/Q
                         net (fo=12, routed)          0.248    22.035    CPU/FD_INSN/genblk1[30].reg0/q_reg_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I0_O)        0.103    22.138 r  CPU/FD_INSN/genblk1[30].reg0/q_i_1__141/O
                         net (fo=1, routed)           0.000    22.138    CPU/DX_DECODER/genblk1[7].reg0/op_decoder_decode[0]
    SLICE_X9Y99          FDCE                                         r  CPU/DX_DECODER/genblk1[7].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.847    22.167    CPU/DX_DECODER/genblk1[7].reg0/clk0
    SLICE_X9Y99          FDCE                                         r  CPU/DX_DECODER/genblk1[7].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.255    21.912    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.114    22.026    CPU/DX_DECODER/genblk1[7].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.026    
                         arrival time                          22.138    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU/FD_INSN/genblk1[30].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/DX_DECODER/genblk1[6].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.498ns  (logic 0.250ns (50.156%)  route 0.248ns (49.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 22.167 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns = ( 21.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.570    21.635    CPU/FD_INSN/genblk1[30].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[30].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_fdce_C_Q)         0.151    21.786 f  CPU/FD_INSN/genblk1[30].reg0/q_reg/Q
                         net (fo=12, routed)          0.248    22.035    CPU/FD_INSN/genblk1[30].reg0/q_reg_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I0_O)        0.099    22.134 r  CPU/FD_INSN/genblk1[30].reg0/q_i_1__140/O
                         net (fo=1, routed)           0.000    22.134    CPU/DX_DECODER/genblk1[6].reg0/op_decoder_decode[0]
    SLICE_X9Y99          FDCE                                         r  CPU/DX_DECODER/genblk1[6].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.847    22.167    CPU/DX_DECODER/genblk1[6].reg0/clk0
    SLICE_X9Y99          FDCE                                         r  CPU/DX_DECODER/genblk1[6].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.255    21.912    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.099    22.011    CPU/DX_DECODER/genblk1[6].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.011    
                         arrival time                          22.134    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CPU/FD_INSN/genblk1[0].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/DX_B/genblk1[0].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.528ns  (logic 0.212ns (40.119%)  route 0.316ns (59.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 22.167 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns = ( 21.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.570    21.635    CPU/FD_INSN/genblk1[0].reg0/clk0
    SLICE_X8Y102         FDCE                                         r  CPU/FD_INSN/genblk1[0].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.167    21.802 r  CPU/FD_INSN/genblk1[0].reg0/q_reg/Q
                         net (fo=2, routed)           0.316    22.119    CPU/FD_INSN/genblk1[0].reg0/q_reg_0
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.045    22.164 r  CPU/FD_INSN/genblk1[0].reg0/q_i_1__102/O
                         net (fo=1, routed)           0.000    22.164    CPU/DX_B/genblk1[0].reg0/decode_data_B[0]
    SLICE_X8Y97          FDCE                                         r  CPU/DX_B/genblk1[0].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.847    22.167    CPU/DX_B/genblk1[0].reg0/clk0
    SLICE_X8Y97          FDCE                                         r  CPU/DX_B/genblk1[0].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.255    21.912    
    SLICE_X8Y97          FDCE (Hold_fdce_C_D)         0.124    22.036    CPU/DX_B/genblk1[0].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.036    
                         arrival time                          22.164    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CPU/FD_INSN/genblk1[1].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/DX_B/genblk1[1].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.532ns  (logic 0.191ns (35.935%)  route 0.341ns (64.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 22.195 - 20.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 21.663 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.598    21.663    CPU/FD_INSN/genblk1[1].reg0/clk0
    SLICE_X4Y102         FDCE                                         r  CPU/FD_INSN/genblk1[1].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.146    21.809 r  CPU/FD_INSN/genblk1[1].reg0/q_reg/Q
                         net (fo=2, routed)           0.341    22.150    CPU/FD_INSN/genblk1[1].reg0/q_reg_0
    SLICE_X6Y97          LUT2 (Prop_lut2_I0_O)        0.045    22.195 r  CPU/FD_INSN/genblk1[1].reg0/q_i_1__103/O
                         net (fo=1, routed)           0.000    22.195    CPU/DX_B/genblk1[1].reg0/decode_data_B[0]
    SLICE_X6Y97          FDCE                                         r  CPU/DX_B/genblk1[1].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.875    22.195    CPU/DX_B/genblk1[1].reg0/clk0
    SLICE_X6Y97          FDCE                                         r  CPU/DX_B/genblk1[1].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.255    21.940    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.124    22.064    CPU/DX_B/genblk1[1].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.064    
                         arrival time                          22.195    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CPU/MW_O/genblk1[28].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/XM_A/genblk1[28].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.270ns  (logic 0.191ns (70.634%)  route 0.079ns (29.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 22.194 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 21.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.603    21.668    CPU/MW_O/genblk1[28].reg0/clk0
    SLICE_X7Y95          FDCE                                         r  CPU/MW_O/genblk1[28].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.146    21.814 r  CPU/MW_O/genblk1[28].reg0/q_reg/Q
                         net (fo=3, routed)           0.079    21.893    CPU/DX_INSN/genblk1[23].reg0/data5[28]
    SLICE_X6Y95          LUT4 (Prop_lut4_I2_O)        0.045    21.938 r  CPU/DX_INSN/genblk1[23].reg0/q_i_1__66/O
                         net (fo=1, routed)           0.000    21.938    CPU/XM_A/genblk1[28].reg0/bypassRD[0]
    SLICE_X6Y95          FDCE                                         r  CPU/XM_A/genblk1[28].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.874    22.194    CPU/XM_A/genblk1[28].reg0/clk0
    SLICE_X6Y95          FDCE                                         r  CPU/XM_A/genblk1[28].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513    21.681    
    SLICE_X6Y95          FDCE (Hold_fdce_C_D)         0.124    21.805    CPU/XM_A/genblk1[28].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -21.805    
                         arrival time                          21.938    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CPU/FD_OP/genblk1[3].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/DX_OP/genblk1[3].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.568%)  route 0.117ns (44.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 21.664 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.599    21.664    CPU/FD_OP/genblk1[3].reg0/clk0
    SLICE_X3Y100         FDCE                                         r  CPU/FD_OP/genblk1[3].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.146    21.810 r  CPU/FD_OP/genblk1[3].reg0/q_reg/Q
                         net (fo=1, routed)           0.117    21.927    CPU/DX_OP/genblk1[3].reg0/q_reg_1
    SLICE_X4Y100         FDCE                                         r  CPU/DX_OP/genblk1[3].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/DX_OP/genblk1[3].reg0/clk0
    SLICE_X4Y100         FDCE                                         r  CPU/DX_OP/genblk1[3].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.489    21.700    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.073    21.773    CPU/DX_OP/genblk1[3].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -21.773    
                         arrival time                          21.927    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CPU/FD_INSN/genblk1[30].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/DX_DECODER/genblk1[2].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.573ns  (logic 0.252ns (43.951%)  route 0.321ns (56.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 22.167 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns = ( 21.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.570    21.635    CPU/FD_INSN/genblk1[30].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[30].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_fdce_C_Q)         0.151    21.786 f  CPU/FD_INSN/genblk1[30].reg0/q_reg/Q
                         net (fo=12, routed)          0.321    22.108    CPU/FD_INSN/genblk1[30].reg0/q_reg_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I0_O)        0.101    22.209 r  CPU/FD_INSN/genblk1[30].reg0/q_i_1__143/O
                         net (fo=1, routed)           0.000    22.209    CPU/DX_DECODER/genblk1[2].reg0/op_decoder_decode[0]
    SLICE_X8Y99          FDCE                                         r  CPU/DX_DECODER/genblk1[2].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.847    22.167    CPU/DX_DECODER/genblk1[2].reg0/clk0
    SLICE_X8Y99          FDCE                                         r  CPU/DX_DECODER/genblk1[2].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.255    21.912    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.135    22.047    CPU/DX_DECODER/genblk1[2].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.047    
                         arrival time                          22.209    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CPU/MW_O/genblk1[22].reg0/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/XM_A/genblk1[22].reg0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 22.166 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 21.640 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.808    21.039    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.065 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.575    21.640    CPU/MW_O/genblk1[22].reg0/clk0
    SLICE_X11Y93         FDCE                                         r  CPU/MW_O/genblk1[22].reg0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.146    21.786 r  CPU/MW_O/genblk1[22].reg0/q_reg/Q
                         net (fo=3, routed)           0.110    21.896    CPU/DX_INSN/genblk1[23].reg0/data5[22]
    SLICE_X10Y93         LUT4 (Prop_lut4_I2_O)        0.045    21.941 r  CPU/DX_INSN/genblk1[23].reg0/q_i_1__60/O
                         net (fo=1, routed)           0.000    21.941    CPU/XM_A/genblk1[22].reg0/bypassRD[0]
    SLICE_X10Y93         FDCE                                         r  CPU/XM_A/genblk1[22].reg0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.846    22.166    CPU/XM_A/genblk1[22].reg0/clk0
    SLICE_X10Y93         FDCE                                         r  CPU/XM_A/genblk1[22].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513    21.653    
    SLICE_X10Y93         FDCE (Hold_fdce_C_D)         0.124    21.777    CPU/XM_A/genblk1[22].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -21.777    
                         arrival time                          21.941    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_50mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y20    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  clk_50mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y92     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y85     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y81     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y92     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y92     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y85     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y85     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y85     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y85     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y92     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y92     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y85     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y85     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y85     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y85     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[23].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 4.542ns (31.734%)  route 9.771ns (68.266%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.959    19.410    CPU/FD_INSN/genblk1[23].reg0/clr0
    SLICE_X8Y100         FDCE                                         f  CPU/FD_INSN/genblk1[23].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_INSN/genblk1[23].reg0/clk0
    SLICE_X8Y100         FDCE                                         r  CPU/FD_INSN/genblk1[23].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y100         FDCE (Recov_fdce_C_CLR)     -0.314    24.576    CPU/FD_INSN/genblk1[23].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.576    
                         arrival time                         -19.410    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[25].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 4.542ns (31.734%)  route 9.771ns (68.266%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.959    19.410    CPU/FD_INSN/genblk1[25].reg0/clr0
    SLICE_X8Y100         FDCE                                         f  CPU/FD_INSN/genblk1[25].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_INSN/genblk1[25].reg0/clk0
    SLICE_X8Y100         FDCE                                         r  CPU/FD_INSN/genblk1[25].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y100         FDCE (Recov_fdce_C_CLR)     -0.314    24.576    CPU/FD_INSN/genblk1[25].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.576    
                         arrival time                         -19.410    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[27].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 4.542ns (31.734%)  route 9.771ns (68.266%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.959    19.410    CPU/FD_INSN/genblk1[27].reg0/clr0
    SLICE_X8Y100         FDCE                                         f  CPU/FD_INSN/genblk1[27].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_INSN/genblk1[27].reg0/clk0
    SLICE_X8Y100         FDCE                                         r  CPU/FD_INSN/genblk1[27].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y100         FDCE (Recov_fdce_C_CLR)     -0.314    24.576    CPU/FD_INSN/genblk1[27].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.576    
                         arrival time                         -19.410    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[29].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 4.542ns (31.734%)  route 9.771ns (68.266%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.959    19.410    CPU/FD_INSN/genblk1[29].reg0/clr0
    SLICE_X8Y100         FDCE                                         f  CPU/FD_INSN/genblk1[29].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_INSN/genblk1[29].reg0/clk0
    SLICE_X8Y100         FDCE                                         r  CPU/FD_INSN/genblk1[29].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y100         FDCE (Recov_fdce_C_CLR)     -0.314    24.576    CPU/FD_INSN/genblk1[29].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.576    
                         arrival time                         -19.410    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[18].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 4.542ns (31.818%)  route 9.733ns (68.182%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 24.670 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.922    19.373    CPU/FD_INSN/genblk1[18].reg0/clr0
    SLICE_X10Y102        FDCE                                         f  CPU/FD_INSN/genblk1[18].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    24.670    CPU/FD_INSN/genblk1[18].reg0/clk0
    SLICE_X10Y102        FDCE                                         r  CPU/FD_INSN/genblk1[18].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.928    
                         clock uncertainty           -0.035    24.893    
    SLICE_X10Y102        FDCE (Recov_fdce_C_CLR)     -0.314    24.579    CPU/FD_INSN/genblk1[18].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.579    
                         arrival time                         -19.373    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[22].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 4.542ns (31.818%)  route 9.733ns (68.182%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 24.670 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.922    19.373    CPU/FD_INSN/genblk1[22].reg0/clr0
    SLICE_X10Y102        FDCE                                         f  CPU/FD_INSN/genblk1[22].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    24.670    CPU/FD_INSN/genblk1[22].reg0/clk0
    SLICE_X10Y102        FDCE                                         r  CPU/FD_INSN/genblk1[22].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.928    
                         clock uncertainty           -0.035    24.893    
    SLICE_X10Y102        FDCE (Recov_fdce_C_CLR)     -0.314    24.579    CPU/FD_INSN/genblk1[22].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.579    
                         arrival time                         -19.373    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[24].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 4.542ns (32.175%)  route 9.574ns (67.825%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.763    19.214    CPU/FD_INSN/genblk1[24].reg0/clr0
    SLICE_X8Y101         FDCE                                         f  CPU/FD_INSN/genblk1[24].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_INSN/genblk1[24].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[24].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y101         FDCE (Recov_fdce_C_CLR)     -0.356    24.534    CPU/FD_INSN/genblk1[24].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.534    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[30].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 4.542ns (32.175%)  route 9.574ns (67.825%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.763    19.214    CPU/FD_INSN/genblk1[30].reg0/clr0
    SLICE_X8Y101         FDCE                                         f  CPU/FD_INSN/genblk1[30].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_INSN/genblk1[30].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[30].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y101         FDCE (Recov_fdce_C_CLR)     -0.356    24.534    CPU/FD_INSN/genblk1[30].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.534    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[31].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 4.542ns (32.175%)  route 9.574ns (67.825%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.763    19.214    CPU/FD_INSN/genblk1[31].reg0/clr0
    SLICE_X8Y101         FDCE                                         f  CPU/FD_INSN/genblk1[31].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_INSN/genblk1[31].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[31].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y101         FDCE (Recov_fdce_C_CLR)     -0.356    24.534    CPU/FD_INSN/genblk1[31].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.534    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[3].reg0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 4.542ns (32.175%)  route 9.574ns (67.825%))
  Logic Levels:           13  (LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.317     3.321    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.681     5.098    ProcMem/clk_50mhz_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.552 f  ProcMem/MemoryArray_reg_0/DOADO[1]
                         net (fo=3, routed)           1.238     8.789    CPU/XM_O/genblk1[23].reg0/dataOut[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.913 f  CPU/XM_O/genblk1[23].reg0/q_i_1__146/O
                         net (fo=2, routed)           0.418     9.332    CPU/DX_DECODER/genblk1[0].reg0/q_dmem[1]
    SLICE_X9Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.456 f  CPU/DX_DECODER/genblk1[0].reg0/sum1_i_5__0/O
                         net (fo=1, routed)           0.460     9.916    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__31_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.040 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_2__5/O
                         net (fo=6, routed)           1.314    11.353    CPU/DX_DECODER/genblk1[2].reg0/q_reg_3
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.477 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10/O
                         net (fo=4, routed)           0.470    11.947    CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__10_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124    12.071 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0/O
                         net (fo=4, routed)           0.688    12.759    CPU/DX_DECODER/genblk1[2].reg0/sum1__1_i_1__0_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__4/O
                         net (fo=4, routed)           0.719    13.603    CPU/DX_DECODER/genblk1[2].reg0/w16
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    13.727 f  CPU/DX_DECODER/genblk1[2].reg0/sum1__0_i_1__3/O
                         net (fo=5, routed)           0.681    14.408    CPU/MW_INSN/genblk1[23].reg0/q_reg_90
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.150    14.558 r  CPU/MW_INSN/genblk1[23].reg0/sum1__0_i_1__2/O
                         net (fo=2, routed)           0.816    15.374    CPU/MW_INSN/genblk1[23].reg0/ALU/subBlock/subtractor/carry[29]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.370    15.744 f  CPU/MW_INSN/genblk1[23].reg0/sum3/sum6/sum1__0/O
                         net (fo=2, routed)           0.469    16.213    CPU/MW_INSN/genblk1[23].reg0/q_reg_3[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.328    16.541 f  CPU/MW_INSN/genblk1[23].reg0/sum1_i_10/O
                         net (fo=1, routed)           0.578    17.119    CPU/DX_DECODER/genblk1[2].reg0/sum1_i_1__12
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.124    17.243 f  CPU/DX_DECODER/genblk1[2].reg0/sum1_i_4__0/O
                         net (fo=1, routed)           0.302    17.545    CPU/MW_INSN/genblk1[23].reg0/q_reg_87
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  CPU/MW_INSN/genblk1[23].reg0/sum1_i_1__12/O
                         net (fo=21, routed)          0.658    18.327    CPU/lw_add_hazard/q_reg_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    18.451 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.763    19.214    CPU/FD_INSN/genblk1[3].reg0/clr0
    SLICE_X8Y101         FDCE                                         f  CPU/FD_INSN/genblk1[3].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.869    20.869 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.198    23.067    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.158 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    24.667    CPU/FD_INSN/genblk1[3].reg0/clk0
    SLICE_X8Y101         FDCE                                         r  CPU/FD_INSN/genblk1[3].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    24.925    
                         clock uncertainty           -0.035    24.890    
    SLICE_X8Y101         FDCE (Recov_fdce_C_CLR)     -0.356    24.534    CPU/FD_INSN/genblk1[3].reg0/q_reg
  -------------------------------------------------------------------
                         required time                         24.534    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                  5.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[2].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.592ns  (logic 0.277ns (10.680%)  route 2.315ns (89.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.241    22.592    CPU/FD_OP/genblk1[2].reg0/clr0
    SLICE_X4Y101         FDCE                                         f  CPU/FD_OP/genblk1[2].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/FD_OP/genblk1[2].reg0/clk0
    SLICE_X4Y101         FDCE                                         r  CPU/FD_OP/genblk1[2].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.189    
                         clock uncertainty            0.035    22.225    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.085    22.140    CPU/FD_OP/genblk1[2].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.140    
                         arrival time                          22.592    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[4].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.592ns  (logic 0.277ns (10.680%)  route 2.315ns (89.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.241    22.592    CPU/FD_OP/genblk1[4].reg0/clr0
    SLICE_X4Y101         FDCE                                         f  CPU/FD_OP/genblk1[4].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/FD_OP/genblk1[4].reg0/clk0
    SLICE_X4Y101         FDCE                                         r  CPU/FD_OP/genblk1[4].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.189    
                         clock uncertainty            0.035    22.225    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.085    22.140    CPU/FD_OP/genblk1[4].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.140    
                         arrival time                          22.592    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[3].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.614ns  (logic 0.277ns (10.589%)  route 2.337ns (89.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 22.192 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.264    22.614    CPU/FD_OP/genblk1[3].reg0/clr0
    SLICE_X3Y100         FDCE                                         f  CPU/FD_OP/genblk1[3].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.872    22.192    CPU/FD_OP/genblk1[3].reg0/clk0
    SLICE_X3Y100         FDCE                                         r  CPU/FD_OP/genblk1[3].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.192    
                         clock uncertainty            0.035    22.228    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.085    22.143    CPU/FD_OP/genblk1[3].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.143    
                         arrival time                          22.614    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[7].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.616ns  (logic 0.277ns (10.582%)  route 2.339ns (89.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.265    22.616    CPU/FD_OP/genblk1[7].reg0/clr0
    SLICE_X7Y101         FDCE                                         f  CPU/FD_OP/genblk1[7].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/FD_OP/genblk1[7].reg0/clk0
    SLICE_X7Y101         FDCE                                         r  CPU/FD_OP/genblk1[7].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.189    
                         clock uncertainty            0.035    22.225    
    SLICE_X7Y101         FDCE (Remov_fdce_C_CLR)     -0.085    22.140    CPU/FD_OP/genblk1[7].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.140    
                         arrival time                          22.616    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[8].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.616ns  (logic 0.277ns (10.582%)  route 2.339ns (89.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.265    22.616    CPU/FD_OP/genblk1[8].reg0/clr0
    SLICE_X7Y101         FDCE                                         f  CPU/FD_OP/genblk1[8].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/FD_OP/genblk1[8].reg0/clk0
    SLICE_X7Y101         FDCE                                         r  CPU/FD_OP/genblk1[8].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.189    
                         clock uncertainty            0.035    22.225    
    SLICE_X7Y101         FDCE (Remov_fdce_C_CLR)     -0.085    22.140    CPU/FD_OP/genblk1[8].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.140    
                         arrival time                          22.616    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[9].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.616ns  (logic 0.277ns (10.582%)  route 2.339ns (89.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.265    22.616    CPU/FD_OP/genblk1[9].reg0/clr0
    SLICE_X7Y101         FDCE                                         f  CPU/FD_OP/genblk1[9].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/FD_OP/genblk1[9].reg0/clk0
    SLICE_X7Y101         FDCE                                         r  CPU/FD_OP/genblk1[9].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.189    
                         clock uncertainty            0.035    22.225    
    SLICE_X7Y101         FDCE (Remov_fdce_C_CLR)     -0.085    22.140    CPU/FD_OP/genblk1[9].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.140    
                         arrival time                          22.616    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[5].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.621ns  (logic 0.277ns (10.562%)  route 2.344ns (89.438%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.270    22.621    CPU/FD_OP/genblk1[5].reg0/clr0
    SLICE_X7Y100         FDCE                                         f  CPU/FD_OP/genblk1[5].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/FD_OP/genblk1[5].reg0/clk0
    SLICE_X7Y100         FDCE                                         r  CPU/FD_OP/genblk1[5].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.189    
                         clock uncertainty            0.035    22.225    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.085    22.140    CPU/FD_OP/genblk1[5].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.140    
                         arrival time                          22.621    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[6].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.621ns  (logic 0.277ns (10.562%)  route 2.344ns (89.438%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.270    22.621    CPU/FD_OP/genblk1[6].reg0/clr0
    SLICE_X7Y100         FDCE                                         f  CPU/FD_OP/genblk1[6].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/FD_OP/genblk1[6].reg0/clk0
    SLICE_X7Y100         FDCE                                         r  CPU/FD_OP/genblk1[6].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.189    
                         clock uncertainty            0.035    22.225    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.085    22.140    CPU/FD_OP/genblk1[6].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.140    
                         arrival time                          22.621    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_OP/genblk1[0].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.637ns  (logic 0.277ns (10.496%)  route 2.360ns (89.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 22.198 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.287    22.637    CPU/FD_OP/genblk1[0].reg0/clr0
    SLICE_X3Y99          FDCE                                         f  CPU/FD_OP/genblk1[0].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.878    22.198    CPU/FD_OP/genblk1[0].reg0/clk0
    SLICE_X3Y99          FDCE                                         r  CPU/FD_OP/genblk1[0].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.198    
                         clock uncertainty            0.035    22.234    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.085    22.149    CPU/FD_OP/genblk1[0].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.149    
                         arrival time                          22.637    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 clk_50mhz
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/FD_INSN/genblk1[1].reg0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@20.000ns - sys_clk_pin fall@20.000ns)
  Data Path Delay:        2.645ns  (logic 0.277ns (10.465%)  route 2.368ns (89.535%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 22.189 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.232    20.232 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           2.074    22.305    CPU/lw_add_hazard/clk_50mhz_IBUF
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045    22.350 f  CPU/lw_add_hazard/q_i_1__178/O
                         net (fo=29, routed)          0.295    22.645    CPU/FD_INSN/genblk1[1].reg0/clr0
    SLICE_X4Y102         FDCE                                         f  CPU/FD_INSN/genblk1[1].reg0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     20.000    20.000 f  
    C9                                                0.000    20.000 f  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    C9                   IBUF (Prop_ibuf_I_O)         0.421    20.421 f  clk_50mhz_IBUF_inst/O
                         net (fo=2, routed)           0.871    21.292    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.321 f  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.868    22.189    CPU/FD_INSN/genblk1[1].reg0/clk0
    SLICE_X4Y102         FDCE                                         r  CPU/FD_INSN/genblk1[1].reg0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    22.189    
                         clock uncertainty            0.035    22.225    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.085    22.140    CPU/FD_INSN/genblk1[1].reg0/q_reg
  -------------------------------------------------------------------
                         required time                        -22.140    
                         arrival time                          22.645    
  -------------------------------------------------------------------
                         slack                                  0.505    





