module module_0 (
    input id_1,
    output [id_1 : id_1] id_2,
    input [id_1 : id_1] id_3,
    input logic [id_1 : 1] id_4,
    input [id_1 : id_2] id_5,
    input logic [id_3[id_1] : id_4] id_6
);
  id_7 id_8 (
      .id_5(id_2),
      .id_1(id_3),
      .id_1(id_4)
  );
  logic id_9;
  id_10 id_11 (
      .id_2(id_9),
      .id_1(1'b0)
  );
endmodule
