

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Mon Oct 16 13:38:11 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1654450628|  1654450628|  16.545 sec|  16.545 sec|  1654450628|  1654450628|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------------+------------+-----------+-----------+-----------+--------+----------+
        |                         |     Latency (cycles)    | Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |     min    |     max    |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------------+------------+-----------+-----------+-----------+--------+----------+
        |- TJ                     |  1633626210|  1633626210|  544542070|          -|          -|       3|        no|
        | + TJ.1                  |      231200|      231200|          1|          -|          -|  231200|        no|
        | + NOUT                  |   178954304|   178954304|    5592322|          -|          -|      32|        no|
        |  ++ TY                  |     5592320|     5592320|      65792|          -|          -|      85|        no|
        |   +++ TX                |       65790|       65790|        774|          -|          -|      85|        no|
        |    ++++ NIN             |         771|         771|         12|          -|          -|      64|        no|
        | + VITIS_LOOP_131_1      |      699104|      699104|      21847|          -|          -|      32|        no|
        |  ++ VITIS_LOOP_132_2    |       21845|       21845|        257|          -|          -|      85|        no|
        |   +++ VITIS_LOOP_133_3  |         255|         255|          3|          -|          -|      85|        no|
        | + TJ.4                  |      231200|      231200|          1|          -|          -|  231200|        no|
        | + TJ.5                  |      231200|      231200|          1|          -|          -|  231200|        no|
        | + NOUT                  |   178954304|   178954304|    5592322|          -|          -|      32|        no|
        |  ++ TY                  |     5592320|     5592320|      65792|          -|          -|      85|        no|
        |   +++ TX                |       65790|       65790|        774|          -|          -|      85|        no|
        |    ++++ NIN             |         771|         771|         12|          -|          -|      64|        no|
        | + VITIS_LOOP_131_1      |      699104|      699104|      21847|          -|          -|      32|        no|
        |  ++ VITIS_LOOP_132_2    |       21845|       21845|        257|          -|          -|      85|        no|
        |   +++ VITIS_LOOP_133_3  |         255|         255|          3|          -|          -|      85|        no|
        | + TJ.8                  |      231200|      231200|          1|          -|          -|  231200|        no|
        | + TJ.9                  |      231200|      231200|          1|          -|          -|  231200|        no|
        | + NOUT                  |   178954304|   178954304|    5592322|          -|          -|      32|        no|
        |  ++ TY                  |     5592320|     5592320|      65792|          -|          -|      85|        no|
        |   +++ TX                |       65790|       65790|        774|          -|          -|      85|        no|
        |    ++++ NIN             |         771|         771|         12|          -|          -|      64|        no|
        | + VITIS_LOOP_131_1      |      699104|      699104|      21847|          -|          -|      32|        no|
        |  ++ VITIS_LOOP_132_2    |       21845|       21845|        257|          -|          -|      85|        no|
        |   +++ VITIS_LOOP_133_3  |         255|         255|          3|          -|          -|      85|        no|
        | + TJ.12                 |      231200|      231200|          1|          -|          -|  231200|        no|
        |- VITIS_LOOP_82_1        |    20824416|    20824416|     650763|          -|          -|      32|        no|
        | + VITIS_LOOP_83_2       |      650760|      650760|       2552|          -|          -|     255|        no|
        |  ++ VITIS_LOOP_84_3     |        2550|        2550|         10|          -|          -|     255|        no|
        +-------------------------+------------+------------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 75 
3 --> 4 3 
4 --> 5 
5 --> 6 21 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 7 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 9 
21 --> 22 26 
22 --> 23 21 
23 --> 24 22 
24 --> 25 
25 --> 23 
26 --> 26 27 
27 --> 28 27 
28 --> 29 
29 --> 30 45 
30 --> 31 29 
31 --> 32 30 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 31 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 33 
45 --> 46 50 
46 --> 47 45 
47 --> 48 46 
48 --> 49 
49 --> 47 
50 --> 50 51 
51 --> 52 51 
52 --> 53 
53 --> 54 69 
54 --> 55 53 
55 --> 56 54 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 55 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 57 
69 --> 70 74 
70 --> 71 69 
71 --> 72 70 
72 --> 73 
73 --> 71 
74 --> 74 2 
75 --> 76 
76 --> 77 
77 --> 78 75 
78 --> 79 77 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 78 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%phi_mul24 = alloca i32 1"   --->   Operation 88 'alloca' 'phi_mul24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 89 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%input_fm_buffer_1 = alloca i64 1" [src/conv2.cpp:40]   --->   Operation 92 'alloca' 'input_fm_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%output_fm_buffer = alloca i64 1" [src/conv2.cpp:41]   --->   Operation 93 'alloca' 'output_fm_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln32 = store i2 0, i2 %tj" [src/conv2.cpp:32]   --->   Operation 94 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %phi_mul24" [src/conv2.cpp:32]   --->   Operation 95 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv2.cpp:32]   --->   Operation 96 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%phi_mul24_load = load i8 %phi_mul24"   --->   Operation 97 'load' 'phi_mul24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tj_2 = load i2 %tj" [src/conv2.cpp:32]   --->   Operation 98 'load' 'tj_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.76ns)   --->   "%add_ln44 = add i8 %phi_mul24_load, i8 85" [src/conv2.cpp:44]   --->   Operation 99 'add' 'add_ln44' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.54ns)   --->   "%icmp_ln32 = icmp_eq  i2 %tj_2, i2 3" [src/conv2.cpp:32]   --->   Operation 100 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.54ns)   --->   "%add_ln32 = add i2 %tj_2, i2 1" [src/conv2.cpp:32]   --->   Operation 101 'add' 'add_ln32' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %VITIS_LOOP_83_2.preheader" [src/conv2.cpp:32]   --->   Operation 102 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv2.cpp:32]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv2.cpp:32]   --->   Operation 104 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln41 = br void %memset.loop" [src/conv2.cpp:41]   --->   Operation 105 'br' 'br_ln41' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%nr = alloca i32 1"   --->   Operation 106 'alloca' 'nr' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln82 = store i6 0, i6 %nr" [src/conv2.cpp:82]   --->   Operation 107 'store' 'store_ln82' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_83_2" [src/conv2.cpp:82]   --->   Operation 108 'br' 'br_ln82' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%empty = phi i18 0, void %for.body4.split, i18 %empty_77, void %memset.loop.split"   --->   Operation 109 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.87ns)   --->   "%exitcond894 = icmp_eq  i18 %empty, i18 231200"   --->   Operation 110 'icmp' 'exitcond894' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.87ns)   --->   "%empty_77 = add i18 %empty, i18 1"   --->   Operation 111 'add' 'empty_77' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond894, void %memset.loop.split, void %NOUT"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond894)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast40 = zext i18 %empty"   --->   Operation 114 'zext' 'p_cast40' <Predicate = (!exitcond894)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast40"   --->   Operation 115 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond894)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %output_fm_buffer_addr"   --->   Operation 116 'store' 'store_ln0' <Predicate = (!exitcond894)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!exitcond894)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 0, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/conv2.cpp:44]   --->   Operation 118 'call' 'call_ln44' <Predicate = (exitcond894)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 0, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/conv2.cpp:44]   --->   Operation 119 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TY" [src/conv2.cpp:48]   --->   Operation 120 'br' 'br_ln48' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.80>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%nout = phi i6 %add_ln48, void %for.inc64, i6 0, void %NOUT" [src/conv2.cpp:48]   --->   Operation 121 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%phi_mul8 = phi i12 %add_ln48_3, void %for.inc64, i12 0, void %NOUT" [src/conv2.cpp:48]   --->   Operation 122 'phi' 'phi_mul8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i6 %nout" [src/conv2.cpp:48]   --->   Operation 123 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.80ns)   --->   "%add_ln48_3 = add i12 %phi_mul8, i12 85" [src/conv2.cpp:48]   --->   Operation 124 'add' 'add_ln48_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln48, i6 0" [src/conv2.cpp:66]   --->   Operation 125 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i6 %nout, i6 32" [src/conv2.cpp:48]   --->   Operation 126 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.78ns)   --->   "%add_ln48 = add i6 %nout, i6 1" [src/conv2.cpp:48]   --->   Operation 127 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %TY.split, void %VITIS_LOOP_132_2.i.preheader" [src/conv2.cpp:48]   --->   Operation 128 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:48]   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv2.cpp:48]   --->   Operation 130 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.42ns)   --->   "%br_ln50 = br void %TX" [src/conv2.cpp:50]   --->   Operation 131 'br' 'br_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_5 : Operation 132 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 132 'br' 'br_ln131' <Predicate = (icmp_ln48)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.99>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%ty = phi i7 %add_ln50, void %for.inc61, i7 0, void %TY.split" [src/conv2.cpp:50]   --->   Operation 133 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%ty_cast28 = zext i7 %ty" [src/conv2.cpp:50]   --->   Operation 134 'zext' 'ty_cast28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%ty_cast = zext i7 %ty" [src/conv2.cpp:50]   --->   Operation 135 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.80ns)   --->   "%empty_78 = add i12 %phi_mul8, i12 %ty_cast" [src/conv2.cpp:48]   --->   Operation 136 'add' 'empty_78' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i12 %empty_78" [src/conv2.cpp:50]   --->   Operation 137 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (2.18ns)   --->   "%mul_ln50 = mul i18 %zext_ln50, i18 85" [src/conv2.cpp:50]   --->   Operation 138 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.77ns)   --->   "%icmp_ln50 = icmp_eq  i7 %ty, i7 85" [src/conv2.cpp:50]   --->   Operation 139 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.77ns)   --->   "%add_ln50 = add i7 %ty, i7 1" [src/conv2.cpp:50]   --->   Operation 140 'add' 'add_ln50' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %TX.split, void %for.inc64" [src/conv2.cpp:50]   --->   Operation 141 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:50]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv2.cpp:50]   --->   Operation 143 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.42ns)   --->   "%br_ln51 = br void %KY" [src/conv2.cpp:51]   --->   Operation 144 'br' 'br_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TY" [src/conv2.cpp:48]   --->   Operation 145 'br' 'br_ln48' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.11>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tx_7 = phi i7 %add_ln51, void %for.inc52, i7 0, void %TX.split" [src/conv2.cpp:51]   --->   Operation 146 'phi' 'tx_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%tx_7_cast29 = zext i7 %tx_7" [src/conv2.cpp:51]   --->   Operation 147 'zext' 'tx_7_cast29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tx_7_cast = zext i7 %tx_7" [src/conv2.cpp:51]   --->   Operation 148 'zext' 'tx_7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.87ns)   --->   "%empty_79 = add i18 %mul_ln50, i18 %tx_7_cast" [src/conv2.cpp:50]   --->   Operation 149 'add' 'empty_79' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast43 = zext i18 %empty_79" [src/conv2.cpp:50]   --->   Operation 150 'zext' 'p_cast43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_3 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast43" [src/conv2.cpp:50]   --->   Operation 151 'getelementptr' 'output_fm_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i7 %tx_7, i7 85" [src/conv2.cpp:51]   --->   Operation 152 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.77ns)   --->   "%add_ln51 = add i7 %tx_7, i7 1" [src/conv2.cpp:51]   --->   Operation 153 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %KY.split, void %for.inc61" [src/conv2.cpp:51]   --->   Operation 154 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i18 %output_fm_buffer_addr_3" [src/conv2.cpp:66]   --->   Operation 155 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln50 = br void %TX" [src/conv2.cpp:50]   --->   Operation 156 'br' 'br_ln50' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:51]   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv2.cpp:51]   --->   Operation 158 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i18 %output_fm_buffer_addr_3" [src/conv2.cpp:66]   --->   Operation 159 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_8 : Operation 160 [1/1] (0.42ns)   --->   "%br_ln63 = br void %for.inc" [src/conv2.cpp:63]   --->   Operation 160 'br' 'br_ln63' <Predicate = true> <Delay = 0.42>

State 9 <SV = 8> <Delay = 2.69>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%empty_80 = phi i32 %add2, void %for.inc.split, i32 %output_fm_buffer_load, void %KY.split" [src/conv2.cpp:66]   --->   Operation 161 'phi' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 %add_ln66_9, void %for.inc.split, i13 0, void %KY.split" [src/conv2.cpp:66]   --->   Operation 162 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.82ns)   --->   "%add_ln66_9 = add i13 %phi_mul, i13 85" [src/conv2.cpp:66]   --->   Operation 163 'add' 'add_ln66_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_2)   --->   "%add_ln66_1 = add i13 %phi_mul, i13 %ty_cast28" [src/conv2.cpp:66]   --->   Operation 164 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_2)   --->   "%zext_ln66_2 = zext i13 %add_ln66_1" [src/conv2.cpp:66]   --->   Operation 165 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_2)   --->   "%mul_ln66 = mul i19 %zext_ln66_2, i19 85" [src/conv2.cpp:66]   --->   Operation 166 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.99>
ST_10 : Operation 167 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_2)   --->   "%mul_ln66 = mul i19 %zext_ln66_2, i19 85" [src/conv2.cpp:66]   --->   Operation 167 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.64>
ST_11 : Operation 168 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_2)   --->   "%mul_ln66 = mul i19 %zext_ln66_2, i19 85" [src/conv2.cpp:66]   --->   Operation 168 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 169 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_2 = add i19 %mul_ln66, i19 %tx_7_cast29" [src/conv2.cpp:66]   --->   Operation 169 'add' 'add_ln66_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.03>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%nin = phi i7 %add_ln63, void %for.inc.split, i7 0, void %KY.split" [src/conv2.cpp:63]   --->   Operation 170 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %nin" [src/conv2.cpp:66]   --->   Operation 171 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.79ns)   --->   "%add_ln66 = add i11 %tmp_20, i11 %zext_ln66" [src/conv2.cpp:66]   --->   Operation 172 'add' 'add_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i11 %add_ln66" [src/conv2.cpp:66]   --->   Operation 173 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln66_1" [src/conv2.cpp:66]   --->   Operation 174 'getelementptr' 'conv2_weights_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_2 = add i19 %mul_ln66, i19 %tx_7_cast29" [src/conv2.cpp:66]   --->   Operation 175 'add' 'add_ln66_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i19 %add_ln66_2" [src/conv2.cpp:66]   --->   Operation 176 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln66_3" [src/conv2.cpp:66]   --->   Operation 177 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.77ns)   --->   "%icmp_ln63 = icmp_eq  i7 %nin, i7 64" [src/conv2.cpp:63]   --->   Operation 178 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.77ns)   --->   "%add_ln63 = add i7 %nin, i7 1" [src/conv2.cpp:63]   --->   Operation 179 'add' 'add_ln63' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc.split, void %for.inc52" [src/conv2.cpp:63]   --->   Operation 180 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [2/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:66]   --->   Operation 181 'load' 'conv2_weights_load' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 182 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i19 %input_fm_buffer_addr" [src/conv2.cpp:66]   --->   Operation 182 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>
ST_12 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %empty_80, i18 %output_fm_buffer_addr_3" [src/conv2.cpp:66]   --->   Operation 183 'store' 'store_ln66' <Predicate = (icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln51 = br void %KY" [src/conv2.cpp:51]   --->   Operation 184 'br' 'br_ln51' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 185 [1/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:66]   --->   Operation 185 'load' 'conv2_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 186 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i19 %input_fm_buffer_addr" [src/conv2.cpp:66]   --->   Operation 186 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %conv2_weights_load" [src/conv2.cpp:66]   --->   Operation 187 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.71ns)   --->   Input mux for Operation 188 '%mul = fmul i32 %bitcast_ln66, i32 %input_fm_buffer_load'
ST_14 : Operation 188 [3/3] (6.30ns)   --->   "%mul = fmul i32 %bitcast_ln66, i32 %input_fm_buffer_load" [src/conv2.cpp:66]   --->   Operation 188 'fmul' 'mul' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 189 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln66, i32 %input_fm_buffer_load" [src/conv2.cpp:66]   --->   Operation 189 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 190 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln66, i32 %input_fm_buffer_load" [src/conv2.cpp:66]   --->   Operation 190 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 191 '%add2 = fadd i32 %empty_80, i32 %mul'
ST_17 : Operation 191 [4/4] (5.64ns)   --->   "%add2 = fadd i32 %empty_80, i32 %mul" [src/conv2.cpp:66]   --->   Operation 191 'fadd' 'add2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 192 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %empty_80, i32 %mul" [src/conv2.cpp:66]   --->   Operation 192 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 193 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %empty_80, i32 %mul" [src/conv2.cpp:66]   --->   Operation 193 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:63]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv2.cpp:63]   --->   Operation 195 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %empty_80, i32 %mul" [src/conv2.cpp:66]   --->   Operation 196 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc" [src/conv2.cpp:63]   --->   Operation 197 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 0.80>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%nout_1 = phi i6 %add_ln131, void %for.inc23.i, i6 0, void %VITIS_LOOP_132_2.i.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 198 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%phi_mul10 = phi i12 %add_ln131_3, void %for.inc23.i, i12 0, void %VITIS_LOOP_132_2.i.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 199 'phi' 'phi_mul10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.80ns)   --->   "%add_ln131_3 = add i12 %phi_mul10, i12 85" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 200 'add' 'add_ln131_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i6 %nout_1" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 201 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.78ns)   --->   "%icmp_ln131 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 202 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 203 [1/1] (0.78ns)   --->   "%add_ln131 = add i6 %nout_1, i6 1" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 203 'add' 'add_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_132_2.i.split, void %memset.loop.i.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 204 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 206 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i2 %trunc_ln131" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 207 'zext' 'zext_ln135' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln131, i8 0" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 208 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i10 %tmp_21" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 209 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.78ns)   --->   "%sub_ln135 = sub i11 %zext_ln135_1, i11 %zext_ln135" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 210 'sub' 'sub_ln135' <Predicate = (!icmp_ln131)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i11 %sub_ln135" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 211 'sext' 'sext_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nout_1, i32 2, i32 4" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 212 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.42ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 213 'br' 'br_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.42>
ST_21 : Operation 214 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 214 'br' 'br_ln0' <Predicate = (icmp_ln131)> <Delay = 0.42>

State 22 <SV = 6> <Delay = 2.99>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%ty_2 = phi i7 %add_ln132, void %for.inc20.i, i7 0, void %VITIS_LOOP_132_2.i.split" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 215 'phi' 'ty_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i7 %ty_2" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 216 'zext' 'zext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (0.80ns)   --->   "%add_ln135_2 = add i12 %phi_mul10, i12 %zext_ln135_2" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 217 'add' 'add_ln135_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i12 %add_ln135_2" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 218 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (2.18ns)   --->   "%mul_ln132 = mul i18 %zext_ln132, i18 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 219 'mul' 'mul_ln132' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i7 %ty_2" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 220 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.77ns)   --->   "%icmp_ln132 = icmp_eq  i7 %ty_2, i7 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 221 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/1] (0.77ns)   --->   "%add_ln132 = add i7 %ty_2, i7 1" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 222 'add' 'add_ln132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %VITIS_LOOP_133_3.i.split, void %for.inc23.i" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 223 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 224 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 225 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.76ns)   --->   "%empty_81 = add i8 %zext_ln132_1, i8 %phi_mul24_load" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 226 'add' 'empty_81' <Predicate = (!icmp_ln132)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i8 %empty_81" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 227 'zext' 'zext_ln135_3' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.79ns)   --->   "%add_ln135_3 = add i12 %sext_ln131, i12 %zext_ln135_3" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 228 'add' 'add_ln135_3' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i12 %add_ln135_3" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 229 'sext' 'sext_ln135' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i12 %add_ln135_3" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 230 'trunc' 'trunc_ln135' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln135, i8 0" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 231 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.87ns)   --->   "%sub_ln135_1 = sub i18 %p_shl1, i18 %sext_ln135" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 232 'sub' 'sub_ln135_1' <Predicate = (!icmp_ln132)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.42ns)   --->   "%br_ln133 = br void %for.inc.i" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 233 'br' 'br_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.42>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 234 'br' 'br_ln131' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 2.11>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%tx = phi i7 %add_ln133, void %arrayidx1945.i.exit, i7 0, void %VITIS_LOOP_133_3.i.split" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 235 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i7 %tx" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 236 'zext' 'zext_ln135_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.87ns)   --->   "%add_ln135_4 = add i18 %sub_ln135_1, i18 %zext_ln135_4" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 237 'add' 'add_ln135_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i18 %add_ln135_4" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 238 'zext' 'zext_ln135_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 239 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 240 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 241 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 242 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 243 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 244 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 245 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 246 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.87ns)   --->   "%add_ln135_5 = add i18 %mul_ln132, i18 %zext_ln135_4" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 247 'add' 'add_ln135_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln135_6 = zext i18 %add_ln135_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 248 'zext' 'zext_ln135_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_4 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln135_6" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 249 'getelementptr' 'output_fm_buffer_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.77ns)   --->   "%icmp_ln133 = icmp_eq  i7 %tx, i7 85" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 250 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.77ns)   --->   "%add_ln133 = add i7 %tx, i7 1" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 251 'add' 'add_ln133' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.inc.i.split, void %for.inc20.i" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 252 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 253 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i18 %output_fm_buffer_addr_4" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 253 'load' 'output_fm_buffer_load_1' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 254 'br' 'br_ln132' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 24 <SV = 8> <Delay = 2.47>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 255 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 256 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i18 %output_fm_buffer_addr_4" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 257 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_24 : Operation 258 [1/1] (0.73ns)   --->   "%switch_ln135 = switch i3 %trunc_ln4, void %arrayidx1945.i.case.7, i3 0, void %arrayidx1945.i.case.0, i3 1, void %arrayidx1945.i.case.1, i3 2, void %arrayidx1945.i.case.2, i3 3, void %arrayidx1945.i.case.3, i3 4, void %arrayidx1945.i.case.4, i3 5, void %arrayidx1945.i.case.5, i3 6, void %arrayidx1945.i.case.6" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 258 'switch' 'switch_ln135' <Predicate = true> <Delay = 0.73>
ST_24 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 259 'store' 'store_ln135' <Predicate = (trunc_ln4 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 260 'br' 'br_ln135' <Predicate = (trunc_ln4 == 6)> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 261 'store' 'store_ln135' <Predicate = (trunc_ln4 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 262 'br' 'br_ln135' <Predicate = (trunc_ln4 == 5)> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 263 'store' 'store_ln135' <Predicate = (trunc_ln4 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 264 'br' 'br_ln135' <Predicate = (trunc_ln4 == 4)> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 265 'store' 'store_ln135' <Predicate = (trunc_ln4 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 266 'br' 'br_ln135' <Predicate = (trunc_ln4 == 3)> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 267 'store' 'store_ln135' <Predicate = (trunc_ln4 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 268 'br' 'br_ln135' <Predicate = (trunc_ln4 == 2)> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 269 'store' 'store_ln135' <Predicate = (trunc_ln4 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 270 'br' 'br_ln135' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 271 'store' 'store_ln135' <Predicate = (trunc_ln4 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 272 'br' 'br_ln135' <Predicate = (trunc_ln4 == 0)> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 273 'store' 'store_ln135' <Predicate = (trunc_ln4 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 274 'br' 'br_ln135' <Predicate = (trunc_ln4 == 7)> <Delay = 0.00>

State 25 <SV = 9> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc.i" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 275 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 26 <SV = 6> <Delay = 2.11>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%empty_82 = phi i18 %empty_83, void %memset.loop.i.split, i18 0, void %memset.loop.i.preheader"   --->   Operation 276 'phi' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.87ns)   --->   "%exitcond11212 = icmp_eq  i18 %empty_82, i18 231200"   --->   Operation 277 'icmp' 'exitcond11212' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.87ns)   --->   "%empty_83 = add i18 %empty_82, i18 1"   --->   Operation 278 'add' 'empty_83' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond11212, void %memset.loop.i.split, void %memset.loop.1.preheader"   --->   Operation 279 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200"   --->   Operation 280 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond11212)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%p_cast44 = zext i18 %empty_82"   --->   Operation 281 'zext' 'p_cast44' <Predicate = (!exitcond11212)> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast44"   --->   Operation 282 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = (!exitcond11212)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %output_fm_buffer_addr_1"   --->   Operation 283 'store' 'store_ln0' <Predicate = (!exitcond11212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 284 'br' 'br_ln0' <Predicate = (!exitcond11212)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.1"   --->   Operation 285 'br' 'br_ln0' <Predicate = (exitcond11212)> <Delay = 0.42>

State 27 <SV = 7> <Delay = 2.11>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%empty_85 = phi i18 %empty_86, void %memset.loop.1.split, i18 0, void %memset.loop.1.preheader"   --->   Operation 286 'phi' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (0.87ns)   --->   "%exitcond11313 = icmp_eq  i18 %empty_85, i18 231200"   --->   Operation 287 'icmp' 'exitcond11313' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (0.87ns)   --->   "%empty_86 = add i18 %empty_85, i18 1"   --->   Operation 288 'add' 'empty_86' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond11313, void %memset.loop.1.split, void %NOUT.1"   --->   Operation 289 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200"   --->   Operation 290 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond11313)> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%p_cast46 = zext i18 %empty_85"   --->   Operation 291 'zext' 'p_cast46' <Predicate = (!exitcond11313)> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_2 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast46"   --->   Operation 292 'getelementptr' 'output_fm_buffer_addr_2' <Predicate = (!exitcond11313)> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %output_fm_buffer_addr_2"   --->   Operation 293 'store' 'store_ln0' <Predicate = (!exitcond11313)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.1"   --->   Operation 294 'br' 'br_ln0' <Predicate = (!exitcond11313)> <Delay = 0.00>
ST_27 : Operation 295 [2/2] (0.00ns)   --->   "%call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 85, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/conv2.cpp:44]   --->   Operation 295 'call' 'call_ln44' <Predicate = (exitcond11313)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 8> <Delay = 0.42>
ST_28 : Operation 296 [1/2] (0.00ns)   --->   "%call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 85, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/conv2.cpp:44]   --->   Operation 296 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 297 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TY.1" [src/conv2.cpp:48]   --->   Operation 297 'br' 'br_ln48' <Predicate = true> <Delay = 0.42>

State 29 <SV = 9> <Delay = 0.80>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%nout_2 = phi i6 %add_ln48_1, void %for.inc64.1, i6 0, void %NOUT.1" [src/conv2.cpp:48]   --->   Operation 298 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%phi_mul14 = phi i12 %add_ln48_4, void %for.inc64.1, i12 0, void %NOUT.1" [src/conv2.cpp:48]   --->   Operation 299 'phi' 'phi_mul14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i6 %nout_2" [src/conv2.cpp:48]   --->   Operation 300 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 301 [1/1] (0.80ns)   --->   "%add_ln48_4 = add i12 %phi_mul14, i12 85" [src/conv2.cpp:48]   --->   Operation 301 'add' 'add_ln48_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln48_1, i6 0" [src/conv2.cpp:66]   --->   Operation 302 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 303 [1/1] (0.78ns)   --->   "%icmp_ln48_1 = icmp_eq  i6 %nout_2, i6 32" [src/conv2.cpp:48]   --->   Operation 303 'icmp' 'icmp_ln48_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 304 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i6 %nout_2, i6 1" [src/conv2.cpp:48]   --->   Operation 304 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48_1, void %TY.1.split, void %VITIS_LOOP_132_2.i31.preheader" [src/conv2.cpp:48]   --->   Operation 305 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:48]   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48_1)> <Delay = 0.00>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv2.cpp:48]   --->   Operation 307 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48_1)> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (0.42ns)   --->   "%br_ln50 = br void %TX.1" [src/conv2.cpp:50]   --->   Operation 308 'br' 'br_ln50' <Predicate = (!icmp_ln48_1)> <Delay = 0.42>
ST_29 : Operation 309 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i31" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 309 'br' 'br_ln131' <Predicate = (icmp_ln48_1)> <Delay = 0.42>

State 30 <SV = 10> <Delay = 2.99>
ST_30 : Operation 310 [1/1] (0.00ns)   --->   "%ty_5 = phi i7 %add_ln50_1, void %for.inc61.1, i7 0, void %TY.1.split" [src/conv2.cpp:50]   --->   Operation 310 'phi' 'ty_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 311 [1/1] (0.00ns)   --->   "%ty_5_cast33 = zext i7 %ty_5" [src/conv2.cpp:50]   --->   Operation 311 'zext' 'ty_5_cast33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 312 [1/1] (0.00ns)   --->   "%ty_5_cast = zext i7 %ty_5" [src/conv2.cpp:50]   --->   Operation 312 'zext' 'ty_5_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 313 [1/1] (0.80ns)   --->   "%empty_87 = add i12 %phi_mul14, i12 %ty_5_cast" [src/conv2.cpp:48]   --->   Operation 313 'add' 'empty_87' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i12 %empty_87" [src/conv2.cpp:50]   --->   Operation 314 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 315 [1/1] (2.18ns)   --->   "%mul_ln50_1 = mul i18 %zext_ln50_1, i18 85" [src/conv2.cpp:50]   --->   Operation 315 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 316 [1/1] (0.77ns)   --->   "%icmp_ln50_1 = icmp_eq  i7 %ty_5, i7 85" [src/conv2.cpp:50]   --->   Operation 316 'icmp' 'icmp_ln50_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 317 [1/1] (0.77ns)   --->   "%add_ln50_1 = add i7 %ty_5, i7 1" [src/conv2.cpp:50]   --->   Operation 317 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_1, void %TX.1.split, void %for.inc64.1" [src/conv2.cpp:50]   --->   Operation 318 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:50]   --->   Operation 319 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = (!icmp_ln50_1)> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv2.cpp:50]   --->   Operation 320 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln50_1)> <Delay = 0.00>
ST_30 : Operation 321 [1/1] (0.42ns)   --->   "%br_ln51 = br void %KY.1" [src/conv2.cpp:51]   --->   Operation 321 'br' 'br_ln51' <Predicate = (!icmp_ln50_1)> <Delay = 0.42>
ST_30 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TY.1" [src/conv2.cpp:48]   --->   Operation 322 'br' 'br_ln48' <Predicate = (icmp_ln50_1)> <Delay = 0.00>

State 31 <SV = 11> <Delay = 2.11>
ST_31 : Operation 323 [1/1] (0.00ns)   --->   "%tx_8 = phi i7 %add_ln51_1, void %for.inc52.1, i7 0, void %TX.1.split" [src/conv2.cpp:51]   --->   Operation 323 'phi' 'tx_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 324 [1/1] (0.00ns)   --->   "%tx_8_cast34 = zext i7 %tx_8" [src/conv2.cpp:51]   --->   Operation 324 'zext' 'tx_8_cast34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%tx_8_cast = zext i7 %tx_8" [src/conv2.cpp:51]   --->   Operation 325 'zext' 'tx_8_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (0.87ns)   --->   "%empty_88 = add i18 %mul_ln50_1, i18 %tx_8_cast" [src/conv2.cpp:50]   --->   Operation 326 'add' 'empty_88' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%p_cast48 = zext i18 %empty_88" [src/conv2.cpp:50]   --->   Operation 327 'zext' 'p_cast48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_7 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast48" [src/conv2.cpp:50]   --->   Operation 328 'getelementptr' 'output_fm_buffer_addr_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.77ns)   --->   "%icmp_ln51_1 = icmp_eq  i7 %tx_8, i7 85" [src/conv2.cpp:51]   --->   Operation 329 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 330 [1/1] (0.77ns)   --->   "%add_ln51_1 = add i7 %tx_8, i7 1" [src/conv2.cpp:51]   --->   Operation 330 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_1, void %KY.1.split, void %for.inc61.1" [src/conv2.cpp:51]   --->   Operation 331 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 332 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_2 = load i18 %output_fm_buffer_addr_7" [src/conv2.cpp:66]   --->   Operation 332 'load' 'output_fm_buffer_load_2' <Predicate = (!icmp_ln51_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_31 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln50 = br void %TX.1" [src/conv2.cpp:50]   --->   Operation 333 'br' 'br_ln50' <Predicate = (icmp_ln51_1)> <Delay = 0.00>

State 32 <SV = 12> <Delay = 1.23>
ST_32 : Operation 334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:51]   --->   Operation 334 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv2.cpp:51]   --->   Operation 335 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 336 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_2 = load i18 %output_fm_buffer_addr_7" [src/conv2.cpp:66]   --->   Operation 336 'load' 'output_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_32 : Operation 337 [1/1] (0.42ns)   --->   "%br_ln63 = br void %for.inc.1" [src/conv2.cpp:63]   --->   Operation 337 'br' 'br_ln63' <Predicate = true> <Delay = 0.42>

State 33 <SV = 13> <Delay = 2.69>
ST_33 : Operation 338 [1/1] (0.00ns)   --->   "%add51_127 = phi i32 %add51_1, void %for.inc.1.split, i32 %output_fm_buffer_load_2, void %KY.1.split" [src/conv2.cpp:66]   --->   Operation 338 'phi' 'add51_127' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 339 [1/1] (0.00ns)   --->   "%phi_mul12 = phi i13 %add_ln66_10, void %for.inc.1.split, i13 0, void %KY.1.split" [src/conv2.cpp:66]   --->   Operation 339 'phi' 'phi_mul12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 340 [1/1] (0.82ns)   --->   "%add_ln66_10 = add i13 %phi_mul12, i13 85" [src/conv2.cpp:66]   --->   Operation 340 'add' 'add_ln66_10' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 341 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_5)   --->   "%add_ln66_4 = add i13 %phi_mul12, i13 %ty_5_cast33" [src/conv2.cpp:66]   --->   Operation 341 'add' 'add_ln66_4' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 342 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_5)   --->   "%zext_ln66_6 = zext i13 %add_ln66_4" [src/conv2.cpp:66]   --->   Operation 342 'zext' 'zext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 343 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_5)   --->   "%mul_ln66_1 = mul i19 %zext_ln66_6, i19 85" [src/conv2.cpp:66]   --->   Operation 343 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 14> <Delay = 0.99>
ST_34 : Operation 344 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_5)   --->   "%mul_ln66_1 = mul i19 %zext_ln66_6, i19 85" [src/conv2.cpp:66]   --->   Operation 344 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 15> <Delay = 0.64>
ST_35 : Operation 345 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_5)   --->   "%mul_ln66_1 = mul i19 %zext_ln66_6, i19 85" [src/conv2.cpp:66]   --->   Operation 345 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 346 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_5 = add i19 %mul_ln66_1, i19 %tx_8_cast34" [src/conv2.cpp:66]   --->   Operation 346 'add' 'add_ln66_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 16> <Delay = 2.03>
ST_36 : Operation 347 [1/1] (0.00ns)   --->   "%nin_2 = phi i7 %add_ln63_1, void %for.inc.1.split, i7 0, void %KY.1.split" [src/conv2.cpp:63]   --->   Operation 347 'phi' 'nin_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i7 %nin_2" [src/conv2.cpp:66]   --->   Operation 348 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 349 [1/1] (0.79ns)   --->   "%add_ln66_3 = add i11 %tmp_22, i11 %zext_ln66_4" [src/conv2.cpp:66]   --->   Operation 349 'add' 'add_ln66_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln66_5 = zext i11 %add_ln66_3" [src/conv2.cpp:66]   --->   Operation 350 'zext' 'zext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 351 [1/1] (0.00ns)   --->   "%conv2_weights_addr_1 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln66_5" [src/conv2.cpp:66]   --->   Operation 351 'getelementptr' 'conv2_weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 352 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_5 = add i19 %mul_ln66_1, i19 %tx_8_cast34" [src/conv2.cpp:66]   --->   Operation 352 'add' 'add_ln66_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln66_7 = zext i19 %add_ln66_5" [src/conv2.cpp:66]   --->   Operation 353 'zext' 'zext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 354 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_11 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln66_7" [src/conv2.cpp:66]   --->   Operation 354 'getelementptr' 'input_fm_buffer_addr_11' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 355 [1/1] (0.77ns)   --->   "%icmp_ln63_1 = icmp_eq  i7 %nin_2, i7 64" [src/conv2.cpp:63]   --->   Operation 355 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 356 [1/1] (0.77ns)   --->   "%add_ln63_1 = add i7 %nin_2, i7 1" [src/conv2.cpp:63]   --->   Operation 356 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_1, void %for.inc.1.split, void %for.inc52.1" [src/conv2.cpp:63]   --->   Operation 357 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 358 [2/2] (1.23ns)   --->   "%conv2_weights_load_1 = load i11 %conv2_weights_addr_1" [src/conv2.cpp:66]   --->   Operation 358 'load' 'conv2_weights_load_1' <Predicate = (!icmp_ln63_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_36 : Operation 359 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_8 = load i19 %input_fm_buffer_addr_11" [src/conv2.cpp:66]   --->   Operation 359 'load' 'input_fm_buffer_load_8' <Predicate = (!icmp_ln63_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>
ST_36 : Operation 360 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %add51_127, i18 %output_fm_buffer_addr_7" [src/conv2.cpp:66]   --->   Operation 360 'store' 'store_ln66' <Predicate = (icmp_ln63_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_36 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln51 = br void %KY.1" [src/conv2.cpp:51]   --->   Operation 361 'br' 'br_ln51' <Predicate = (icmp_ln63_1)> <Delay = 0.00>

State 37 <SV = 17> <Delay = 1.23>
ST_37 : Operation 362 [1/2] (1.23ns)   --->   "%conv2_weights_load_1 = load i11 %conv2_weights_addr_1" [src/conv2.cpp:66]   --->   Operation 362 'load' 'conv2_weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_37 : Operation 363 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_8 = load i19 %input_fm_buffer_addr_11" [src/conv2.cpp:66]   --->   Operation 363 'load' 'input_fm_buffer_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>

State 38 <SV = 18> <Delay = 7.01>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %conv2_weights_load_1" [src/conv2.cpp:66]   --->   Operation 364 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_38 : [1/1] (0.71ns)   --->   Input mux for Operation 365 '%mul44_1 = fmul i32 %bitcast_ln66_1, i32 %input_fm_buffer_load_8'
ST_38 : Operation 365 [3/3] (6.30ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln66_1, i32 %input_fm_buffer_load_8" [src/conv2.cpp:66]   --->   Operation 365 'fmul' 'mul44_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 7.01>
ST_39 : Operation 366 [2/3] (7.01ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln66_1, i32 %input_fm_buffer_load_8" [src/conv2.cpp:66]   --->   Operation 366 'fmul' 'mul44_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 20> <Delay = 7.01>
ST_40 : Operation 367 [1/3] (7.01ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln66_1, i32 %input_fm_buffer_load_8" [src/conv2.cpp:66]   --->   Operation 367 'fmul' 'mul44_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 21> <Delay = 6.43>
ST_41 : [1/1] (0.79ns)   --->   Input mux for Operation 368 '%add51_1 = fadd i32 %add51_127, i32 %mul44_1'
ST_41 : Operation 368 [4/4] (5.64ns)   --->   "%add51_1 = fadd i32 %add51_127, i32 %mul44_1" [src/conv2.cpp:66]   --->   Operation 368 'fadd' 'add51_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 22> <Delay = 6.43>
ST_42 : Operation 369 [3/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add51_127, i32 %mul44_1" [src/conv2.cpp:66]   --->   Operation 369 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 23> <Delay = 6.43>
ST_43 : Operation 370 [2/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add51_127, i32 %mul44_1" [src/conv2.cpp:66]   --->   Operation 370 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 24> <Delay = 6.43>
ST_44 : Operation 371 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:63]   --->   Operation 371 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv2.cpp:63]   --->   Operation 372 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 373 [1/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add51_127, i32 %mul44_1" [src/conv2.cpp:66]   --->   Operation 373 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc.1" [src/conv2.cpp:63]   --->   Operation 374 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 45 <SV = 10> <Delay = 0.80>
ST_45 : Operation 375 [1/1] (0.00ns)   --->   "%nout_3 = phi i6 %add_ln131_1, void %for.inc23.i50, i6 0, void %VITIS_LOOP_132_2.i31.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 375 'phi' 'nout_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 376 [1/1] (0.00ns)   --->   "%phi_mul16 = phi i12 %add_ln131_4, void %for.inc23.i50, i12 0, void %VITIS_LOOP_132_2.i31.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 376 'phi' 'phi_mul16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 377 [1/1] (0.80ns)   --->   "%add_ln131_4 = add i12 %phi_mul16, i12 85" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 377 'add' 'add_ln131_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln131_3 = trunc i6 %nout_3" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 378 'trunc' 'trunc_ln131_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (0.78ns)   --->   "%icmp_ln131_1 = icmp_eq  i6 %nout_3, i6 32" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 379 'icmp' 'icmp_ln131_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 380 [1/1] (0.78ns)   --->   "%add_ln131_1 = add i6 %nout_3, i6 1" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 380 'add' 'add_ln131_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131_1, void %VITIS_LOOP_132_2.i31.split, void %memset.loop.i52.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 381 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 382 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 382 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = (!icmp_ln131_1)> <Delay = 0.00>
ST_45 : Operation 383 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 383 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131_1)> <Delay = 0.00>
ST_45 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln135_7 = zext i2 %trunc_ln131_3" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 384 'zext' 'zext_ln135_7' <Predicate = (!icmp_ln131_1)> <Delay = 0.00>
ST_45 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln131_3, i8 0" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 385 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln131_1)> <Delay = 0.00>
ST_45 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln135_8 = zext i10 %tmp_23" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 386 'zext' 'zext_ln135_8' <Predicate = (!icmp_ln131_1)> <Delay = 0.00>
ST_45 : Operation 387 [1/1] (0.78ns)   --->   "%sub_ln135_2 = sub i11 %zext_ln135_8, i11 %zext_ln135_7" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 387 'sub' 'sub_ln135_2' <Predicate = (!icmp_ln131_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln131_1 = sext i11 %sub_ln135_2" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 388 'sext' 'sext_ln131_1' <Predicate = (!icmp_ln131_1)> <Delay = 0.00>
ST_45 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nout_3, i32 2, i32 4" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 389 'partselect' 'trunc_ln131_1' <Predicate = (!icmp_ln131_1)> <Delay = 0.00>
ST_45 : Operation 390 [1/1] (0.42ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i36" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 390 'br' 'br_ln132' <Predicate = (!icmp_ln131_1)> <Delay = 0.42>
ST_45 : Operation 391 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i52"   --->   Operation 391 'br' 'br_ln0' <Predicate = (icmp_ln131_1)> <Delay = 0.42>

State 46 <SV = 11> <Delay = 2.99>
ST_46 : Operation 392 [1/1] (0.00ns)   --->   "%ty_3 = phi i7 %add_ln132_1, void %for.inc20.i47, i7 0, void %VITIS_LOOP_132_2.i31.split" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 392 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln135_9 = zext i7 %ty_3" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 393 'zext' 'zext_ln135_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 394 [1/1] (0.80ns)   --->   "%add_ln135_6 = add i12 %phi_mul16, i12 %zext_ln135_9" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 394 'add' 'add_ln135_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln132_6 = zext i12 %add_ln135_6" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 395 'zext' 'zext_ln132_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 396 [1/1] (2.18ns)   --->   "%mul_ln132_1 = mul i18 %zext_ln132_6, i18 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 396 'mul' 'mul_ln132_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln132_3 = zext i7 %ty_3" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 397 'zext' 'zext_ln132_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 398 [1/1] (0.77ns)   --->   "%icmp_ln132_1 = icmp_eq  i7 %ty_3, i7 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 398 'icmp' 'icmp_ln132_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 399 [1/1] (0.77ns)   --->   "%add_ln132_1 = add i7 %ty_3, i7 1" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 399 'add' 'add_ln132_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132_1, void %VITIS_LOOP_133_3.i36.split, void %for.inc23.i50" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 400 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 401 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 401 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = (!icmp_ln132_1)> <Delay = 0.00>
ST_46 : Operation 402 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 402 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln132_1)> <Delay = 0.00>
ST_46 : Operation 403 [1/1] (0.76ns)   --->   "%empty_89 = add i8 %zext_ln132_3, i8 %phi_mul24_load" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 403 'add' 'empty_89' <Predicate = (!icmp_ln132_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln135_10 = zext i8 %empty_89" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 404 'zext' 'zext_ln135_10' <Predicate = (!icmp_ln132_1)> <Delay = 0.00>
ST_46 : Operation 405 [1/1] (0.79ns)   --->   "%add_ln135_7 = add i12 %sext_ln131_1, i12 %zext_ln135_10" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 405 'add' 'add_ln135_7' <Predicate = (!icmp_ln132_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i12 %add_ln135_7" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 406 'sext' 'sext_ln135_1' <Predicate = (!icmp_ln132_1)> <Delay = 0.00>
ST_46 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln135_1 = trunc i12 %add_ln135_7" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 407 'trunc' 'trunc_ln135_1' <Predicate = (!icmp_ln132_1)> <Delay = 0.00>
ST_46 : Operation 408 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln135_1, i8 0" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 408 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln132_1)> <Delay = 0.00>
ST_46 : Operation 409 [1/1] (0.87ns)   --->   "%sub_ln135_3 = sub i18 %p_shl5, i18 %sext_ln135_1" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 409 'sub' 'sub_ln135_3' <Predicate = (!icmp_ln132_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 410 [1/1] (0.42ns)   --->   "%br_ln133 = br void %for.inc.i44" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 410 'br' 'br_ln133' <Predicate = (!icmp_ln132_1)> <Delay = 0.42>
ST_46 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i31" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 411 'br' 'br_ln131' <Predicate = (icmp_ln132_1)> <Delay = 0.00>

State 47 <SV = 12> <Delay = 2.11>
ST_47 : Operation 412 [1/1] (0.00ns)   --->   "%tx_3 = phi i7 %add_ln133_1, void %arrayidx1945.i41.exit, i7 0, void %VITIS_LOOP_133_3.i36.split" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 412 'phi' 'tx_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln135_11 = zext i7 %tx_3" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 413 'zext' 'zext_ln135_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 414 [1/1] (0.87ns)   --->   "%add_ln135_8 = add i18 %mul_ln132_1, i18 %zext_ln135_11" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 414 'add' 'add_ln135_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln135_12 = zext i18 %add_ln135_8" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 415 'zext' 'zext_ln135_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 416 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_8 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln135_12" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 416 'getelementptr' 'output_fm_buffer_addr_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i7 %tx_3" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 417 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 418 [1/1] (0.77ns)   --->   "%icmp_ln133_1 = icmp_eq  i7 %tx_3, i7 85" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 418 'icmp' 'icmp_ln133_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 419 [1/1] (0.77ns)   --->   "%add_ln133_1 = add i7 %tx_3, i7 1" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 419 'add' 'add_ln133_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133_1, void %for.inc.i44.split, void %for.inc20.i47" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 420 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 421 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_3 = load i18 %output_fm_buffer_addr_8" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 421 'load' 'output_fm_buffer_load_3' <Predicate = (!icmp_ln133_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_47 : Operation 422 [1/1] (0.76ns)   --->   "%add_ln135 = add i8 %zext_ln133, i8 85" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 422 'add' 'add_ln135' <Predicate = (!icmp_ln133_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln135_13 = zext i8 %add_ln135" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 423 'zext' 'zext_ln135_13' <Predicate = (!icmp_ln133_1)> <Delay = 0.00>
ST_47 : Operation 424 [1/1] (0.87ns)   --->   "%add_ln135_9 = add i18 %sub_ln135_3, i18 %zext_ln135_13" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 424 'add' 'add_ln135_9' <Predicate = (!icmp_ln133_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i36" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 425 'br' 'br_ln132' <Predicate = (icmp_ln133_1)> <Delay = 0.00>

State 48 <SV = 13> <Delay = 2.47>
ST_48 : Operation 426 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 426 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 427 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 427 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 428 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_3 = load i18 %output_fm_buffer_addr_8" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 428 'load' 'output_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_48 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln135_14 = zext i18 %add_ln135_9" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 429 'zext' 'zext_ln135_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 430 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln135_14" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 430 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 431 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln135_14" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 431 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 432 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln135_14" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 432 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 433 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln135_14" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 433 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 434 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln135_14" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 434 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 435 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln135_14" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 435 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 436 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln135_14" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 436 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 437 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln135_14" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 437 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 438 [1/1] (0.73ns)   --->   "%switch_ln135 = switch i3 %trunc_ln131_1, void %arrayidx1945.i41.case.7, i3 0, void %arrayidx1945.i41.case.0, i3 1, void %arrayidx1945.i41.case.1, i3 2, void %arrayidx1945.i41.case.2, i3 3, void %arrayidx1945.i41.case.3, i3 4, void %arrayidx1945.i41.case.4, i3 5, void %arrayidx1945.i41.case.5, i3 6, void %arrayidx1945.i41.case.6" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 438 'switch' 'switch_ln135' <Predicate = true> <Delay = 0.73>
ST_48 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 439 'store' 'store_ln135' <Predicate = (trunc_ln131_1 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_48 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i41.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 440 'br' 'br_ln135' <Predicate = (trunc_ln131_1 == 6)> <Delay = 0.00>
ST_48 : Operation 441 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 441 'store' 'store_ln135' <Predicate = (trunc_ln131_1 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_48 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i41.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 442 'br' 'br_ln135' <Predicate = (trunc_ln131_1 == 5)> <Delay = 0.00>
ST_48 : Operation 443 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 443 'store' 'store_ln135' <Predicate = (trunc_ln131_1 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_48 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i41.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 444 'br' 'br_ln135' <Predicate = (trunc_ln131_1 == 4)> <Delay = 0.00>
ST_48 : Operation 445 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 445 'store' 'store_ln135' <Predicate = (trunc_ln131_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_48 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i41.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 446 'br' 'br_ln135' <Predicate = (trunc_ln131_1 == 3)> <Delay = 0.00>
ST_48 : Operation 447 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 447 'store' 'store_ln135' <Predicate = (trunc_ln131_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_48 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i41.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 448 'br' 'br_ln135' <Predicate = (trunc_ln131_1 == 2)> <Delay = 0.00>
ST_48 : Operation 449 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 449 'store' 'store_ln135' <Predicate = (trunc_ln131_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_48 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i41.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 450 'br' 'br_ln135' <Predicate = (trunc_ln131_1 == 1)> <Delay = 0.00>
ST_48 : Operation 451 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 451 'store' 'store_ln135' <Predicate = (trunc_ln131_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_48 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i41.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 452 'br' 'br_ln135' <Predicate = (trunc_ln131_1 == 0)> <Delay = 0.00>
ST_48 : Operation 453 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 453 'store' 'store_ln135' <Predicate = (trunc_ln131_1 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_48 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i41.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 454 'br' 'br_ln135' <Predicate = (trunc_ln131_1 == 7)> <Delay = 0.00>

State 49 <SV = 14> <Delay = 0.00>
ST_49 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc.i44" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 455 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 50 <SV = 11> <Delay = 2.11>
ST_50 : Operation 456 [1/1] (0.00ns)   --->   "%empty_90 = phi i18 %empty_91, void %memset.loop.i52.split, i18 0, void %memset.loop.i52.preheader"   --->   Operation 456 'phi' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 457 [1/1] (0.87ns)   --->   "%exitcond13721 = icmp_eq  i18 %empty_90, i18 231200"   --->   Operation 457 'icmp' 'exitcond13721' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 458 [1/1] (0.87ns)   --->   "%empty_91 = add i18 %empty_90, i18 1"   --->   Operation 458 'add' 'empty_91' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond13721, void %memset.loop.i52.split, void %memset.loop.2.preheader"   --->   Operation 459 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 460 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200"   --->   Operation 460 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond13721)> <Delay = 0.00>
ST_50 : Operation 461 [1/1] (0.00ns)   --->   "%p_cast49 = zext i18 %empty_90"   --->   Operation 461 'zext' 'p_cast49' <Predicate = (!exitcond13721)> <Delay = 0.00>
ST_50 : Operation 462 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_5 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast49"   --->   Operation 462 'getelementptr' 'output_fm_buffer_addr_5' <Predicate = (!exitcond13721)> <Delay = 0.00>
ST_50 : Operation 463 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %output_fm_buffer_addr_5"   --->   Operation 463 'store' 'store_ln0' <Predicate = (!exitcond13721)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_50 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i52"   --->   Operation 464 'br' 'br_ln0' <Predicate = (!exitcond13721)> <Delay = 0.00>
ST_50 : Operation 465 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.2"   --->   Operation 465 'br' 'br_ln0' <Predicate = (exitcond13721)> <Delay = 0.42>

State 51 <SV = 12> <Delay = 2.11>
ST_51 : Operation 466 [1/1] (0.00ns)   --->   "%empty_92 = phi i18 %empty_93, void %memset.loop.2.split, i18 0, void %memset.loop.2.preheader"   --->   Operation 466 'phi' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 467 [1/1] (0.87ns)   --->   "%exitcond13822 = icmp_eq  i18 %empty_92, i18 231200"   --->   Operation 467 'icmp' 'exitcond13822' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 468 [1/1] (0.87ns)   --->   "%empty_93 = add i18 %empty_92, i18 1"   --->   Operation 468 'add' 'empty_93' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond13822, void %memset.loop.2.split, void %NOUT.2"   --->   Operation 469 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 470 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200"   --->   Operation 470 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond13822)> <Delay = 0.00>
ST_51 : Operation 471 [1/1] (0.00ns)   --->   "%p_cast52 = zext i18 %empty_92"   --->   Operation 471 'zext' 'p_cast52' <Predicate = (!exitcond13822)> <Delay = 0.00>
ST_51 : Operation 472 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_6 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast52"   --->   Operation 472 'getelementptr' 'output_fm_buffer_addr_6' <Predicate = (!exitcond13822)> <Delay = 0.00>
ST_51 : Operation 473 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %output_fm_buffer_addr_6"   --->   Operation 473 'store' 'store_ln0' <Predicate = (!exitcond13822)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_51 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.2"   --->   Operation 474 'br' 'br_ln0' <Predicate = (!exitcond13822)> <Delay = 0.00>
ST_51 : Operation 475 [2/2] (0.00ns)   --->   "%call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 170, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/conv2.cpp:44]   --->   Operation 475 'call' 'call_ln44' <Predicate = (exitcond13822)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 13> <Delay = 0.42>
ST_52 : Operation 476 [1/2] (0.00ns)   --->   "%call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 170, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/conv2.cpp:44]   --->   Operation 476 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 477 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TY.2" [src/conv2.cpp:48]   --->   Operation 477 'br' 'br_ln48' <Predicate = true> <Delay = 0.42>

State 53 <SV = 14> <Delay = 0.80>
ST_53 : Operation 478 [1/1] (0.00ns)   --->   "%nout_4 = phi i6 %add_ln48_2, void %for.inc64.2, i6 0, void %NOUT.2" [src/conv2.cpp:48]   --->   Operation 478 'phi' 'nout_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 479 [1/1] (0.00ns)   --->   "%phi_mul20 = phi i12 %add_ln48_5, void %for.inc64.2, i12 0, void %NOUT.2" [src/conv2.cpp:48]   --->   Operation 479 'phi' 'phi_mul20' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i6 %nout_4" [src/conv2.cpp:48]   --->   Operation 480 'trunc' 'trunc_ln48_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 481 [1/1] (0.80ns)   --->   "%add_ln48_5 = add i12 %phi_mul20, i12 85" [src/conv2.cpp:48]   --->   Operation 481 'add' 'add_ln48_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln48_2, i6 0" [src/conv2.cpp:66]   --->   Operation 482 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 483 [1/1] (0.78ns)   --->   "%icmp_ln48_2 = icmp_eq  i6 %nout_4, i6 32" [src/conv2.cpp:48]   --->   Operation 483 'icmp' 'icmp_ln48_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 484 [1/1] (0.78ns)   --->   "%add_ln48_2 = add i6 %nout_4, i6 1" [src/conv2.cpp:48]   --->   Operation 484 'add' 'add_ln48_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48_2, void %TY.2.split, void %VITIS_LOOP_132_2.i56.preheader" [src/conv2.cpp:48]   --->   Operation 485 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 486 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:48]   --->   Operation 486 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48_2)> <Delay = 0.00>
ST_53 : Operation 487 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv2.cpp:48]   --->   Operation 487 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48_2)> <Delay = 0.00>
ST_53 : Operation 488 [1/1] (0.42ns)   --->   "%br_ln50 = br void %TX.2" [src/conv2.cpp:50]   --->   Operation 488 'br' 'br_ln50' <Predicate = (!icmp_ln48_2)> <Delay = 0.42>
ST_53 : Operation 489 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i56" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 489 'br' 'br_ln131' <Predicate = (icmp_ln48_2)> <Delay = 0.42>

State 54 <SV = 15> <Delay = 2.99>
ST_54 : Operation 490 [1/1] (0.00ns)   --->   "%ty_6 = phi i7 %add_ln50_2, void %for.inc61.2, i7 0, void %TY.2.split" [src/conv2.cpp:50]   --->   Operation 490 'phi' 'ty_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 491 [1/1] (0.00ns)   --->   "%ty_6_cast38 = zext i7 %ty_6" [src/conv2.cpp:50]   --->   Operation 491 'zext' 'ty_6_cast38' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 492 [1/1] (0.00ns)   --->   "%ty_6_cast = zext i7 %ty_6" [src/conv2.cpp:50]   --->   Operation 492 'zext' 'ty_6_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 493 [1/1] (0.80ns)   --->   "%empty_94 = add i12 %phi_mul20, i12 %ty_6_cast" [src/conv2.cpp:48]   --->   Operation 493 'add' 'empty_94' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i12 %empty_94" [src/conv2.cpp:50]   --->   Operation 494 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 495 [1/1] (2.18ns)   --->   "%mul_ln50_2 = mul i18 %zext_ln50_2, i18 85" [src/conv2.cpp:50]   --->   Operation 495 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 496 [1/1] (0.77ns)   --->   "%icmp_ln50_2 = icmp_eq  i7 %ty_6, i7 85" [src/conv2.cpp:50]   --->   Operation 496 'icmp' 'icmp_ln50_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 497 [1/1] (0.77ns)   --->   "%add_ln50_2 = add i7 %ty_6, i7 1" [src/conv2.cpp:50]   --->   Operation 497 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_2, void %TX.2.split, void %for.inc64.2" [src/conv2.cpp:50]   --->   Operation 498 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 499 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:50]   --->   Operation 499 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = (!icmp_ln50_2)> <Delay = 0.00>
ST_54 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv2.cpp:50]   --->   Operation 500 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln50_2)> <Delay = 0.00>
ST_54 : Operation 501 [1/1] (0.42ns)   --->   "%br_ln51 = br void %KY.2" [src/conv2.cpp:51]   --->   Operation 501 'br' 'br_ln51' <Predicate = (!icmp_ln50_2)> <Delay = 0.42>
ST_54 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TY.2" [src/conv2.cpp:48]   --->   Operation 502 'br' 'br_ln48' <Predicate = (icmp_ln50_2)> <Delay = 0.00>

State 55 <SV = 16> <Delay = 2.11>
ST_55 : Operation 503 [1/1] (0.00ns)   --->   "%tx_9 = phi i7 %add_ln51_2, void %for.inc52.2, i7 0, void %TX.2.split" [src/conv2.cpp:51]   --->   Operation 503 'phi' 'tx_9' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 504 [1/1] (0.00ns)   --->   "%tx_9_cast39 = zext i7 %tx_9" [src/conv2.cpp:51]   --->   Operation 504 'zext' 'tx_9_cast39' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 505 [1/1] (0.00ns)   --->   "%tx_9_cast = zext i7 %tx_9" [src/conv2.cpp:51]   --->   Operation 505 'zext' 'tx_9_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 506 [1/1] (0.87ns)   --->   "%empty_95 = add i18 %mul_ln50_2, i18 %tx_9_cast" [src/conv2.cpp:50]   --->   Operation 506 'add' 'empty_95' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 507 [1/1] (0.00ns)   --->   "%p_cast54 = zext i18 %empty_95" [src/conv2.cpp:50]   --->   Operation 507 'zext' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 508 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_10 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast54" [src/conv2.cpp:50]   --->   Operation 508 'getelementptr' 'output_fm_buffer_addr_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 509 [1/1] (0.77ns)   --->   "%icmp_ln51_2 = icmp_eq  i7 %tx_9, i7 85" [src/conv2.cpp:51]   --->   Operation 509 'icmp' 'icmp_ln51_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 510 [1/1] (0.77ns)   --->   "%add_ln51_2 = add i7 %tx_9, i7 1" [src/conv2.cpp:51]   --->   Operation 510 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_2, void %KY.2.split, void %for.inc61.2" [src/conv2.cpp:51]   --->   Operation 511 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 512 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_4 = load i18 %output_fm_buffer_addr_10" [src/conv2.cpp:66]   --->   Operation 512 'load' 'output_fm_buffer_load_4' <Predicate = (!icmp_ln51_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_55 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln50 = br void %TX.2" [src/conv2.cpp:50]   --->   Operation 513 'br' 'br_ln50' <Predicate = (icmp_ln51_2)> <Delay = 0.00>

State 56 <SV = 17> <Delay = 1.23>
ST_56 : Operation 514 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:51]   --->   Operation 514 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 515 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv2.cpp:51]   --->   Operation 515 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 516 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_4 = load i18 %output_fm_buffer_addr_10" [src/conv2.cpp:66]   --->   Operation 516 'load' 'output_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_56 : Operation 517 [1/1] (0.42ns)   --->   "%br_ln63 = br void %for.inc.2" [src/conv2.cpp:63]   --->   Operation 517 'br' 'br_ln63' <Predicate = true> <Delay = 0.42>

State 57 <SV = 18> <Delay = 2.69>
ST_57 : Operation 518 [1/1] (0.00ns)   --->   "%phi_mul18 = phi i13 %add_ln66_11, void %for.inc.2.split, i13 0, void %KY.2.split" [src/conv2.cpp:66]   --->   Operation 518 'phi' 'phi_mul18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 519 [1/1] (0.82ns)   --->   "%add_ln66_11 = add i13 %phi_mul18, i13 85" [src/conv2.cpp:66]   --->   Operation 519 'add' 'add_ln66_11' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 520 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_8)   --->   "%add_ln66_7 = add i13 %phi_mul18, i13 %ty_6_cast38" [src/conv2.cpp:66]   --->   Operation 520 'add' 'add_ln66_7' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 521 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_8)   --->   "%zext_ln66_10 = zext i13 %add_ln66_7" [src/conv2.cpp:66]   --->   Operation 521 'zext' 'zext_ln66_10' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 522 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_8)   --->   "%mul_ln66_2 = mul i19 %zext_ln66_10, i19 85" [src/conv2.cpp:66]   --->   Operation 522 'mul' 'mul_ln66_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 19> <Delay = 0.99>
ST_58 : Operation 523 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_8)   --->   "%mul_ln66_2 = mul i19 %zext_ln66_10, i19 85" [src/conv2.cpp:66]   --->   Operation 523 'mul' 'mul_ln66_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 20> <Delay = 0.64>
ST_59 : Operation 524 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_8)   --->   "%mul_ln66_2 = mul i19 %zext_ln66_10, i19 85" [src/conv2.cpp:66]   --->   Operation 524 'mul' 'mul_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 525 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_8 = add i19 %mul_ln66_2, i19 %tx_9_cast39" [src/conv2.cpp:66]   --->   Operation 525 'add' 'add_ln66_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 21> <Delay = 2.03>
ST_60 : Operation 526 [1/1] (0.00ns)   --->   "%nin_3 = phi i7 %add_ln63_2, void %for.inc.2.split, i7 0, void %KY.2.split" [src/conv2.cpp:63]   --->   Operation 526 'phi' 'nin_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 527 [1/1] (0.00ns)   --->   "%add51_228 = phi i32 %add51_2, void %for.inc.2.split, i32 %output_fm_buffer_load_4, void %KY.2.split" [src/conv2.cpp:66]   --->   Operation 527 'phi' 'add51_228' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln66_8 = zext i7 %nin_3" [src/conv2.cpp:66]   --->   Operation 528 'zext' 'zext_ln66_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 529 [1/1] (0.79ns)   --->   "%add_ln66_6 = add i11 %tmp_24, i11 %zext_ln66_8" [src/conv2.cpp:66]   --->   Operation 529 'add' 'add_ln66_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln66_9 = zext i11 %add_ln66_6" [src/conv2.cpp:66]   --->   Operation 530 'zext' 'zext_ln66_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 531 [1/1] (0.00ns)   --->   "%conv2_weights_addr_2 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln66_9" [src/conv2.cpp:66]   --->   Operation 531 'getelementptr' 'conv2_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 532 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_8 = add i19 %mul_ln66_2, i19 %tx_9_cast39" [src/conv2.cpp:66]   --->   Operation 532 'add' 'add_ln66_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln66_11 = zext i19 %add_ln66_8" [src/conv2.cpp:66]   --->   Operation 533 'zext' 'zext_ln66_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 534 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_12 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln66_11" [src/conv2.cpp:66]   --->   Operation 534 'getelementptr' 'input_fm_buffer_addr_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 535 [1/1] (0.77ns)   --->   "%icmp_ln63_2 = icmp_eq  i7 %nin_3, i7 64" [src/conv2.cpp:63]   --->   Operation 535 'icmp' 'icmp_ln63_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 536 [1/1] (0.77ns)   --->   "%add_ln63_2 = add i7 %nin_3, i7 1" [src/conv2.cpp:63]   --->   Operation 536 'add' 'add_ln63_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_2, void %for.inc.2.split, void %for.inc52.2" [src/conv2.cpp:63]   --->   Operation 537 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 538 [2/2] (1.23ns)   --->   "%conv2_weights_load_2 = load i11 %conv2_weights_addr_2" [src/conv2.cpp:66]   --->   Operation 538 'load' 'conv2_weights_load_2' <Predicate = (!icmp_ln63_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_60 : Operation 539 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_9 = load i19 %input_fm_buffer_addr_12" [src/conv2.cpp:66]   --->   Operation 539 'load' 'input_fm_buffer_load_9' <Predicate = (!icmp_ln63_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>
ST_60 : Operation 540 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %add51_228, i18 %output_fm_buffer_addr_10" [src/conv2.cpp:66]   --->   Operation 540 'store' 'store_ln66' <Predicate = (icmp_ln63_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_60 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln51 = br void %KY.2" [src/conv2.cpp:51]   --->   Operation 541 'br' 'br_ln51' <Predicate = (icmp_ln63_2)> <Delay = 0.00>

State 61 <SV = 22> <Delay = 1.23>
ST_61 : Operation 542 [1/2] (1.23ns)   --->   "%conv2_weights_load_2 = load i11 %conv2_weights_addr_2" [src/conv2.cpp:66]   --->   Operation 542 'load' 'conv2_weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_61 : Operation 543 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_9 = load i19 %input_fm_buffer_addr_12" [src/conv2.cpp:66]   --->   Operation 543 'load' 'input_fm_buffer_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>

State 62 <SV = 23> <Delay = 7.01>
ST_62 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln66_2 = bitcast i32 %conv2_weights_load_2" [src/conv2.cpp:66]   --->   Operation 544 'bitcast' 'bitcast_ln66_2' <Predicate = true> <Delay = 0.00>
ST_62 : [1/1] (0.71ns)   --->   Input mux for Operation 545 '%mul44_2 = fmul i32 %bitcast_ln66_2, i32 %input_fm_buffer_load_9'
ST_62 : Operation 545 [3/3] (6.30ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln66_2, i32 %input_fm_buffer_load_9" [src/conv2.cpp:66]   --->   Operation 545 'fmul' 'mul44_2' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 24> <Delay = 7.01>
ST_63 : Operation 546 [2/3] (7.01ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln66_2, i32 %input_fm_buffer_load_9" [src/conv2.cpp:66]   --->   Operation 546 'fmul' 'mul44_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 25> <Delay = 7.01>
ST_64 : Operation 547 [1/3] (7.01ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln66_2, i32 %input_fm_buffer_load_9" [src/conv2.cpp:66]   --->   Operation 547 'fmul' 'mul44_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 26> <Delay = 6.43>
ST_65 : [1/1] (0.79ns)   --->   Input mux for Operation 548 '%add51_2 = fadd i32 %add51_228, i32 %mul44_2'
ST_65 : Operation 548 [4/4] (5.64ns)   --->   "%add51_2 = fadd i32 %add51_228, i32 %mul44_2" [src/conv2.cpp:66]   --->   Operation 548 'fadd' 'add51_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 27> <Delay = 6.43>
ST_66 : Operation 549 [3/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_228, i32 %mul44_2" [src/conv2.cpp:66]   --->   Operation 549 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 28> <Delay = 6.43>
ST_67 : Operation 550 [2/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_228, i32 %mul44_2" [src/conv2.cpp:66]   --->   Operation 550 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 29> <Delay = 6.43>
ST_68 : Operation 551 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:63]   --->   Operation 551 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 552 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv2.cpp:63]   --->   Operation 552 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 553 [1/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_228, i32 %mul44_2" [src/conv2.cpp:66]   --->   Operation 553 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc.2" [src/conv2.cpp:63]   --->   Operation 554 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 69 <SV = 15> <Delay = 0.80>
ST_69 : Operation 555 [1/1] (0.00ns)   --->   "%nout_5 = phi i6 %add_ln131_2, void %for.inc23.i76, i6 0, void %VITIS_LOOP_132_2.i56.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 555 'phi' 'nout_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 556 [1/1] (0.00ns)   --->   "%phi_mul22 = phi i12 %add_ln131_5, void %for.inc23.i76, i12 0, void %VITIS_LOOP_132_2.i56.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 556 'phi' 'phi_mul22' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 557 [1/1] (0.80ns)   --->   "%add_ln131_5 = add i12 %phi_mul22, i12 85" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 557 'add' 'add_ln131_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln131_4 = trunc i6 %nout_5" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 558 'trunc' 'trunc_ln131_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 559 [1/1] (0.78ns)   --->   "%icmp_ln131_2 = icmp_eq  i6 %nout_5, i6 32" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 559 'icmp' 'icmp_ln131_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 560 [1/1] (0.78ns)   --->   "%add_ln131_2 = add i6 %nout_5, i6 1" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 560 'add' 'add_ln131_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131_2, void %VITIS_LOOP_132_2.i56.split, void %memset.loop.i78.preheader" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 561 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 562 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 562 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = (!icmp_ln131_2)> <Delay = 0.00>
ST_69 : Operation 563 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 563 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131_2)> <Delay = 0.00>
ST_69 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln135_15 = zext i2 %trunc_ln131_4" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 564 'zext' 'zext_ln135_15' <Predicate = (!icmp_ln131_2)> <Delay = 0.00>
ST_69 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln131_4, i8 0" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 565 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln131_2)> <Delay = 0.00>
ST_69 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln135_16 = zext i10 %tmp_25" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 566 'zext' 'zext_ln135_16' <Predicate = (!icmp_ln131_2)> <Delay = 0.00>
ST_69 : Operation 567 [1/1] (0.78ns)   --->   "%sub_ln135_4 = sub i11 %zext_ln135_16, i11 %zext_ln135_15" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 567 'sub' 'sub_ln135_4' <Predicate = (!icmp_ln131_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln131_2 = sext i11 %sub_ln135_4" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 568 'sext' 'sext_ln131_2' <Predicate = (!icmp_ln131_2)> <Delay = 0.00>
ST_69 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln131_2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nout_5, i32 2, i32 4" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 569 'partselect' 'trunc_ln131_2' <Predicate = (!icmp_ln131_2)> <Delay = 0.00>
ST_69 : Operation 570 [1/1] (0.42ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i61" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 570 'br' 'br_ln132' <Predicate = (!icmp_ln131_2)> <Delay = 0.42>
ST_69 : Operation 571 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i78"   --->   Operation 571 'br' 'br_ln0' <Predicate = (icmp_ln131_2)> <Delay = 0.42>

State 70 <SV = 16> <Delay = 2.99>
ST_70 : Operation 572 [1/1] (0.00ns)   --->   "%ty_4 = phi i7 %add_ln132_2, void %for.inc20.i73, i7 0, void %VITIS_LOOP_132_2.i56.split" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 572 'phi' 'ty_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln135_17 = zext i7 %ty_4" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 573 'zext' 'zext_ln135_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 574 [1/1] (0.80ns)   --->   "%add_ln135_10 = add i12 %phi_mul22, i12 %zext_ln135_17" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 574 'add' 'add_ln135_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln132_7 = zext i12 %add_ln135_10" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 575 'zext' 'zext_ln132_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 576 [1/1] (2.18ns)   --->   "%mul_ln132_2 = mul i18 %zext_ln132_7, i18 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 576 'mul' 'mul_ln132_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln132_5 = zext i7 %ty_4" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 577 'zext' 'zext_ln132_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 578 [1/1] (0.77ns)   --->   "%icmp_ln132_2 = icmp_eq  i7 %ty_4, i7 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 578 'icmp' 'icmp_ln132_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 579 [1/1] (0.77ns)   --->   "%add_ln132_2 = add i7 %ty_4, i7 1" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 579 'add' 'add_ln132_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132_2, void %VITIS_LOOP_133_3.i61.split, void %for.inc23.i76" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 580 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 581 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 581 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = (!icmp_ln132_2)> <Delay = 0.00>
ST_70 : Operation 582 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 582 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln132_2)> <Delay = 0.00>
ST_70 : Operation 583 [1/1] (0.76ns)   --->   "%empty_96 = add i8 %zext_ln132_5, i8 %phi_mul24_load" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 583 'add' 'empty_96' <Predicate = (!icmp_ln132_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln135_18 = zext i8 %empty_96" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 584 'zext' 'zext_ln135_18' <Predicate = (!icmp_ln132_2)> <Delay = 0.00>
ST_70 : Operation 585 [1/1] (0.79ns)   --->   "%add_ln135_11 = add i12 %sext_ln131_2, i12 %zext_ln135_18" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 585 'add' 'add_ln135_11' <Predicate = (!icmp_ln132_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln135_2 = sext i12 %add_ln135_11" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 586 'sext' 'sext_ln135_2' <Predicate = (!icmp_ln132_2)> <Delay = 0.00>
ST_70 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln135_2 = trunc i12 %add_ln135_11" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 587 'trunc' 'trunc_ln135_2' <Predicate = (!icmp_ln132_2)> <Delay = 0.00>
ST_70 : Operation 588 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln135_2, i8 0" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 588 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln132_2)> <Delay = 0.00>
ST_70 : Operation 589 [1/1] (0.87ns)   --->   "%sub_ln135_5 = sub i18 %p_shl7, i18 %sext_ln135_2" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 589 'sub' 'sub_ln135_5' <Predicate = (!icmp_ln132_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 590 [1/1] (0.42ns)   --->   "%br_ln133 = br void %for.inc.i70" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 590 'br' 'br_ln133' <Predicate = (!icmp_ln132_2)> <Delay = 0.42>
ST_70 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i56" [src/conv2.cpp:131->src/conv2.cpp:75]   --->   Operation 591 'br' 'br_ln131' <Predicate = (icmp_ln132_2)> <Delay = 0.00>

State 71 <SV = 17> <Delay = 2.11>
ST_71 : Operation 592 [1/1] (0.00ns)   --->   "%tx_5 = phi i7 %add_ln133_2, void %arrayidx1945.i67.exit, i7 0, void %VITIS_LOOP_133_3.i61.split" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 592 'phi' 'tx_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln135_19 = zext i7 %tx_5" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 593 'zext' 'zext_ln135_19' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 594 [1/1] (0.87ns)   --->   "%add_ln135_12 = add i18 %mul_ln132_2, i18 %zext_ln135_19" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 594 'add' 'add_ln135_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln135_20 = zext i18 %add_ln135_12" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 595 'zext' 'zext_ln135_20' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 596 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_11 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln135_20" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 596 'getelementptr' 'output_fm_buffer_addr_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i7 %tx_5" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 597 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 598 [1/1] (0.77ns)   --->   "%icmp_ln133_2 = icmp_eq  i7 %tx_5, i7 85" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 598 'icmp' 'icmp_ln133_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 599 [1/1] (0.77ns)   --->   "%add_ln133_2 = add i7 %tx_5, i7 1" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 599 'add' 'add_ln133_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133_2, void %for.inc.i70.split, void %for.inc20.i73" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 600 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 601 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_5 = load i18 %output_fm_buffer_addr_11" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 601 'load' 'output_fm_buffer_load_5' <Predicate = (!icmp_ln133_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_71 : Operation 602 [1/1] (0.76ns)   --->   "%add_ln135_1 = add i8 %zext_ln133_1, i8 170" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 602 'add' 'add_ln135_1' <Predicate = (!icmp_ln133_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln135_21 = zext i8 %add_ln135_1" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 603 'zext' 'zext_ln135_21' <Predicate = (!icmp_ln133_2)> <Delay = 0.00>
ST_71 : Operation 604 [1/1] (0.87ns)   --->   "%add_ln135_13 = add i18 %sub_ln135_5, i18 %zext_ln135_21" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 604 'add' 'add_ln135_13' <Predicate = (!icmp_ln133_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 605 [1/1] (0.00ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i61" [src/conv2.cpp:132->src/conv2.cpp:75]   --->   Operation 605 'br' 'br_ln132' <Predicate = (icmp_ln133_2)> <Delay = 0.00>

State 72 <SV = 18> <Delay = 2.47>
ST_72 : Operation 606 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 606 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 607 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 607 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 608 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_5 = load i18 %output_fm_buffer_addr_11" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 608 'load' 'output_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_72 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln135_22 = zext i18 %add_ln135_13" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 609 'zext' 'zext_ln135_22' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 610 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln135_22" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 610 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 611 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln135_22" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 611 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 612 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln135_22" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 612 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 613 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln135_22" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 613 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 614 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln135_22" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 614 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 615 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln135_22" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 615 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 616 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln135_22" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 616 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 617 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln135_22" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 617 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 618 [1/1] (0.73ns)   --->   "%switch_ln135 = switch i3 %trunc_ln131_2, void %arrayidx1945.i67.case.7, i3 0, void %arrayidx1945.i67.case.0, i3 1, void %arrayidx1945.i67.case.1, i3 2, void %arrayidx1945.i67.case.2, i3 3, void %arrayidx1945.i67.case.3, i3 4, void %arrayidx1945.i67.case.4, i3 5, void %arrayidx1945.i67.case.5, i3 6, void %arrayidx1945.i67.case.6" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 618 'switch' 'switch_ln135' <Predicate = true> <Delay = 0.73>
ST_72 : Operation 619 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 619 'store' 'store_ln135' <Predicate = (trunc_ln131_2 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_72 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i67.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 620 'br' 'br_ln135' <Predicate = (trunc_ln131_2 == 6)> <Delay = 0.00>
ST_72 : Operation 621 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 621 'store' 'store_ln135' <Predicate = (trunc_ln131_2 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_72 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i67.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 622 'br' 'br_ln135' <Predicate = (trunc_ln131_2 == 5)> <Delay = 0.00>
ST_72 : Operation 623 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 623 'store' 'store_ln135' <Predicate = (trunc_ln131_2 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_72 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i67.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 624 'br' 'br_ln135' <Predicate = (trunc_ln131_2 == 4)> <Delay = 0.00>
ST_72 : Operation 625 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 625 'store' 'store_ln135' <Predicate = (trunc_ln131_2 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_72 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i67.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 626 'br' 'br_ln135' <Predicate = (trunc_ln131_2 == 3)> <Delay = 0.00>
ST_72 : Operation 627 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 627 'store' 'store_ln135' <Predicate = (trunc_ln131_2 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_72 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i67.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 628 'br' 'br_ln135' <Predicate = (trunc_ln131_2 == 2)> <Delay = 0.00>
ST_72 : Operation 629 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 629 'store' 'store_ln135' <Predicate = (trunc_ln131_2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_72 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i67.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 630 'br' 'br_ln135' <Predicate = (trunc_ln131_2 == 1)> <Delay = 0.00>
ST_72 : Operation 631 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 631 'store' 'store_ln135' <Predicate = (trunc_ln131_2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_72 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i67.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 632 'br' 'br_ln135' <Predicate = (trunc_ln131_2 == 0)> <Delay = 0.00>
ST_72 : Operation 633 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 633 'store' 'store_ln135' <Predicate = (trunc_ln131_2 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_72 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1945.i67.exit" [src/conv2.cpp:135->src/conv2.cpp:75]   --->   Operation 634 'br' 'br_ln135' <Predicate = (trunc_ln131_2 == 7)> <Delay = 0.00>

State 73 <SV = 19> <Delay = 0.00>
ST_73 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc.i70" [src/conv2.cpp:133->src/conv2.cpp:75]   --->   Operation 635 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 74 <SV = 16> <Delay = 2.11>
ST_74 : Operation 636 [1/1] (0.00ns)   --->   "%empty_97 = phi i18 %empty_98, void %memset.loop.i78.split, i18 0, void %memset.loop.i78.preheader"   --->   Operation 636 'phi' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 637 [1/1] (0.87ns)   --->   "%exitcond16230 = icmp_eq  i18 %empty_97, i18 231200"   --->   Operation 637 'icmp' 'exitcond16230' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 638 [1/1] (0.87ns)   --->   "%empty_98 = add i18 %empty_97, i18 1"   --->   Operation 638 'add' 'empty_98' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond16230, void %memset.loop.i78.split, void %_Z21export_buffer_tile_c2PA85_A85_fPA255_A255_fii.exit79"   --->   Operation 639 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 640 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200"   --->   Operation 640 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond16230)> <Delay = 0.00>
ST_74 : Operation 641 [1/1] (0.00ns)   --->   "%p_cast55 = zext i18 %empty_97"   --->   Operation 641 'zext' 'p_cast55' <Predicate = (!exitcond16230)> <Delay = 0.00>
ST_74 : Operation 642 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_9 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast55"   --->   Operation 642 'getelementptr' 'output_fm_buffer_addr_9' <Predicate = (!exitcond16230)> <Delay = 0.00>
ST_74 : Operation 643 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %output_fm_buffer_addr_9"   --->   Operation 643 'store' 'store_ln0' <Predicate = (!exitcond16230)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 231200> <RAM>
ST_74 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i78"   --->   Operation 644 'br' 'br_ln0' <Predicate = (!exitcond16230)> <Delay = 0.00>
ST_74 : Operation 645 [1/1] (0.42ns)   --->   "%store_ln32 = store i2 %add_ln32, i2 %tj" [src/conv2.cpp:32]   --->   Operation 645 'store' 'store_ln32' <Predicate = (exitcond16230)> <Delay = 0.42>
ST_74 : Operation 646 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln44, i8 %phi_mul24" [src/conv2.cpp:32]   --->   Operation 646 'store' 'store_ln32' <Predicate = (exitcond16230)> <Delay = 0.42>
ST_74 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv2.cpp:32]   --->   Operation 647 'br' 'br_ln32' <Predicate = (exitcond16230)> <Delay = 0.00>

State 75 <SV = 2> <Delay = 1.23>
ST_75 : Operation 648 [1/1] (0.00ns)   --->   "%nr_1 = load i6 %nr" [src/conv2.cpp:82]   --->   Operation 648 'load' 'nr_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %nr_1" [src/conv2.cpp:82]   --->   Operation 649 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i6 %nr_1" [src/conv2.cpp:82]   --->   Operation 650 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 651 [1/1] (0.78ns)   --->   "%icmp_ln82 = icmp_eq  i6 %nr_1, i6 32" [src/conv2.cpp:82]   --->   Operation 651 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 652 [1/1] (0.78ns)   --->   "%add_ln82 = add i6 %nr_1, i6 1" [src/conv2.cpp:82]   --->   Operation 652 'add' 'add_ln82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %VITIS_LOOP_83_2.split, void %for.end116" [src/conv2.cpp:82]   --->   Operation 653 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nr_1, i32 2, i32 4" [src/conv2.cpp:82]   --->   Operation 654 'partselect' 'trunc_ln' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_75 : Operation 655 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln82" [src/conv2.cpp:82]   --->   Operation 655 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_75 : Operation 656 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:82]   --->   Operation 656 'load' 'conv2_biases_load' <Predicate = (!icmp_ln82)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 657 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [src/conv2.cpp:92]   --->   Operation 657 'ret' 'ret_ln92' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 76 <SV = 3> <Delay = 1.23>
ST_76 : Operation 658 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:82]   --->   Operation 658 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 659 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:82]   --->   Operation 659 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i2 %trunc_ln82" [src/conv2.cpp:86]   --->   Operation 660 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln82, i8 0" [src/conv2.cpp:86]   --->   Operation 661 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i10 %tmp_s" [src/conv2.cpp:86]   --->   Operation 662 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 663 [1/1] (0.78ns)   --->   "%sub_ln86 = sub i11 %zext_ln86_1, i11 %zext_ln86" [src/conv2.cpp:86]   --->   Operation 663 'sub' 'sub_ln86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i11 %sub_ln86" [src/conv2.cpp:82]   --->   Operation 664 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 665 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:82]   --->   Operation 665 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 666 [1/1] (0.00ns)   --->   "%empty_84 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:82]   --->   Operation 666 'bitcast' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 667 [1/1] (0.42ns)   --->   "%br_ln83 = br void %VITIS_LOOP_84_3" [src/conv2.cpp:83]   --->   Operation 667 'br' 'br_ln83' <Predicate = true> <Delay = 0.42>

State 77 <SV = 4> <Delay = 1.67>
ST_77 : Operation 668 [1/1] (0.00ns)   --->   "%yr = phi i8 %add_ln83, void %for.inc111, i8 0, void %VITIS_LOOP_83_2.split" [src/conv2.cpp:83]   --->   Operation 668 'phi' 'yr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i8 %yr" [src/conv2.cpp:86]   --->   Operation 669 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 670 [1/1] (0.79ns)   --->   "%add_ln86 = add i12 %sext_ln82, i12 %zext_ln86_2" [src/conv2.cpp:86]   --->   Operation 670 'add' 'add_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i12 %add_ln86" [src/conv2.cpp:86]   --->   Operation 671 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i12 %add_ln86" [src/conv2.cpp:86]   --->   Operation 672 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 673 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln86, i8 0" [src/conv2.cpp:86]   --->   Operation 673 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 674 [1/1] (0.87ns)   --->   "%sub_ln86_1 = sub i18 %p_shl3, i18 %sext_ln86" [src/conv2.cpp:86]   --->   Operation 674 'sub' 'sub_ln86_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 675 [1/1] (0.76ns)   --->   "%icmp_ln83 = icmp_eq  i8 %yr, i8 255" [src/conv2.cpp:83]   --->   Operation 675 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 676 [1/1] (0.76ns)   --->   "%add_ln83 = add i8 %yr, i8 1" [src/conv2.cpp:83]   --->   Operation 676 'add' 'add_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %VITIS_LOOP_84_3.split, void %for.inc114" [src/conv2.cpp:83]   --->   Operation 677 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 678 [1/1] (0.00ns)   --->   "%speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:83]   --->   Operation 678 'speclooptripcount' 'speclooptripcount_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_77 : Operation 679 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv2.cpp:83]   --->   Operation 679 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_77 : Operation 680 [1/1] (0.42ns)   --->   "%br_ln84 = br void %for.body85" [src/conv2.cpp:84]   --->   Operation 680 'br' 'br_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_77 : Operation 681 [1/1] (0.42ns)   --->   "%store_ln82 = store i6 %add_ln82, i6 %nr" [src/conv2.cpp:82]   --->   Operation 681 'store' 'store_ln82' <Predicate = (icmp_ln83)> <Delay = 0.42>
ST_77 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_83_2" [src/conv2.cpp:82]   --->   Operation 682 'br' 'br_ln82' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 78 <SV = 5> <Delay = 2.11>
ST_78 : Operation 683 [1/1] (0.00ns)   --->   "%xr = phi i8 0, void %VITIS_LOOP_84_3.split, i8 %add_ln84, void %for.inc108" [src/conv2.cpp:84]   --->   Operation 683 'phi' 'xr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i8 %xr" [src/conv2.cpp:86]   --->   Operation 684 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 685 [1/1] (0.87ns)   --->   "%add_ln86_1 = add i18 %sub_ln86_1, i18 %zext_ln86_3" [src/conv2.cpp:86]   --->   Operation 685 'add' 'add_ln86_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i18 %add_ln86_1" [src/conv2.cpp:86]   --->   Operation 686 'zext' 'zext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 687 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln86_4" [src/conv2.cpp:86]   --->   Operation 687 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 688 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln86_4" [src/conv2.cpp:86]   --->   Operation 688 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 689 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln86_4" [src/conv2.cpp:86]   --->   Operation 689 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 690 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln86_4" [src/conv2.cpp:86]   --->   Operation 690 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 691 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln86_4" [src/conv2.cpp:86]   --->   Operation 691 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 692 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln86_4" [src/conv2.cpp:86]   --->   Operation 692 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 693 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln86_4" [src/conv2.cpp:86]   --->   Operation 693 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 694 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln86_4" [src/conv2.cpp:86]   --->   Operation 694 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 695 [1/1] (0.76ns)   --->   "%icmp_ln84 = icmp_eq  i8 %xr, i8 255" [src/conv2.cpp:84]   --->   Operation 695 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 696 [1/1] (0.76ns)   --->   "%add_ln84 = add i8 %xr, i8 1" [src/conv2.cpp:84]   --->   Operation 696 'add' 'add_ln84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.body85.split, void %for.inc111" [src/conv2.cpp:84]   --->   Operation 697 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 698 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72" [src/conv2.cpp:86]   --->   Operation 698 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_78 : Operation 699 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78" [src/conv2.cpp:86]   --->   Operation 699 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_78 : Operation 700 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79" [src/conv2.cpp:86]   --->   Operation 700 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_78 : Operation 701 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73" [src/conv2.cpp:86]   --->   Operation 701 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_78 : Operation 702 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74" [src/conv2.cpp:86]   --->   Operation 702 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_78 : Operation 703 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75" [src/conv2.cpp:86]   --->   Operation 703 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_78 : Operation 704 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76" [src/conv2.cpp:86]   --->   Operation 704 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_78 : Operation 705 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77" [src/conv2.cpp:86]   --->   Operation 705 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87' <Predicate = (!icmp_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_78 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln83 = br void %VITIS_LOOP_84_3" [src/conv2.cpp:83]   --->   Operation 706 'br' 'br_ln83' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 79 <SV = 6> <Delay = 1.95>
ST_79 : Operation 707 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72" [src/conv2.cpp:86]   --->   Operation 707 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_79 : Operation 708 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78" [src/conv2.cpp:86]   --->   Operation 708 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_79 : Operation 709 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79" [src/conv2.cpp:86]   --->   Operation 709 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_79 : Operation 710 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73" [src/conv2.cpp:86]   --->   Operation 710 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_79 : Operation 711 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74" [src/conv2.cpp:86]   --->   Operation 711 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_79 : Operation 712 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75" [src/conv2.cpp:86]   --->   Operation 712 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_79 : Operation 713 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76" [src/conv2.cpp:86]   --->   Operation 713 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_79 : Operation 714 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77" [src/conv2.cpp:86]   --->   Operation 714 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_79 : Operation 715 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87, i3 %trunc_ln" [src/conv2.cpp:86]   --->   Operation 715 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 7> <Delay = 6.43>
ST_80 : [1/1] (0.79ns)   --->   Input mux for Operation 716 '%add = fadd i32 %tmp, i32 %empty_84'
ST_80 : Operation 716 [4/4] (5.64ns)   --->   "%add = fadd i32 %tmp, i32 %empty_84" [src/conv2.cpp:86]   --->   Operation 716 'fadd' 'add' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 8> <Delay = 6.43>
ST_81 : Operation 717 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %empty_84" [src/conv2.cpp:86]   --->   Operation 717 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 9> <Delay = 6.43>
ST_82 : Operation 718 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %empty_84" [src/conv2.cpp:86]   --->   Operation 718 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 10> <Delay = 6.43>
ST_83 : Operation 719 [1/1] (0.00ns)   --->   "%speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:84]   --->   Operation 719 'speclooptripcount' 'speclooptripcount_ln84' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 720 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv2.cpp:84]   --->   Operation 720 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 721 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %empty_84" [src/conv2.cpp:86]   --->   Operation 721 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 722 [1/1] (0.73ns)   --->   "%switch_ln86 = switch i3 %trunc_ln, void %arrayidx93214.case.7, i3 0, void %arrayidx93214.case.0, i3 1, void %arrayidx93214.case.1, i3 2, void %arrayidx93214.case.2, i3 3, void %arrayidx93214.case.3, i3 4, void %arrayidx93214.case.4, i3 5, void %arrayidx93214.case.5, i3 6, void %arrayidx93214.case.6" [src/conv2.cpp:86]   --->   Operation 722 'switch' 'switch_ln86' <Predicate = true> <Delay = 0.73>

State 84 <SV = 11> <Delay = 1.23>
ST_84 : Operation 723 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76" [src/conv2.cpp:86]   --->   Operation 723 'store' 'store_ln86' <Predicate = (trunc_ln == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_84 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx93214.exit" [src/conv2.cpp:86]   --->   Operation 724 'br' 'br_ln86' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_84 : Operation 725 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75" [src/conv2.cpp:86]   --->   Operation 725 'store' 'store_ln86' <Predicate = (trunc_ln == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_84 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx93214.exit" [src/conv2.cpp:86]   --->   Operation 726 'br' 'br_ln86' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_84 : Operation 727 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74" [src/conv2.cpp:86]   --->   Operation 727 'store' 'store_ln86' <Predicate = (trunc_ln == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_84 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx93214.exit" [src/conv2.cpp:86]   --->   Operation 728 'br' 'br_ln86' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_84 : Operation 729 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73" [src/conv2.cpp:86]   --->   Operation 729 'store' 'store_ln86' <Predicate = (trunc_ln == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_84 : Operation 730 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx93214.exit" [src/conv2.cpp:86]   --->   Operation 730 'br' 'br_ln86' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_84 : Operation 731 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79" [src/conv2.cpp:86]   --->   Operation 731 'store' 'store_ln86' <Predicate = (trunc_ln == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_84 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx93214.exit" [src/conv2.cpp:86]   --->   Operation 732 'br' 'br_ln86' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_84 : Operation 733 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78" [src/conv2.cpp:86]   --->   Operation 733 'store' 'store_ln86' <Predicate = (trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_84 : Operation 734 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx93214.exit" [src/conv2.cpp:86]   --->   Operation 734 'br' 'br_ln86' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_84 : Operation 735 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72" [src/conv2.cpp:86]   --->   Operation 735 'store' 'store_ln86' <Predicate = (trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_84 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx93214.exit" [src/conv2.cpp:86]   --->   Operation 736 'br' 'br_ln86' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_84 : Operation 737 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77" [src/conv2.cpp:86]   --->   Operation 737 'store' 'store_ln86' <Predicate = (trunc_ln == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_84 : Operation 738 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx93214.exit" [src/conv2.cpp:86]   --->   Operation 738 'br' 'br_ln86' <Predicate = (trunc_ln == 7)> <Delay = 0.00>

State 85 <SV = 12> <Delay = 2.78>
ST_85 : Operation 739 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %add" [src/conv2.cpp:87]   --->   Operation 739 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln87, i32 23, i32 30" [src/conv2.cpp:87]   --->   Operation 740 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %bitcast_ln87" [src/conv2.cpp:87]   --->   Operation 741 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 742 [1/1] (0.76ns)   --->   "%icmp_ln87 = icmp_ne  i8 %tmp_3, i8 255" [src/conv2.cpp:87]   --->   Operation 742 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 743 [1/1] (0.92ns)   --->   "%icmp_ln87_1 = icmp_eq  i23 %trunc_ln87, i23 0" [src/conv2.cpp:87]   --->   Operation 743 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : [1/1] (0.47ns)   --->   Input mux for Operation 744 '%tmp_4 = fcmp_olt  i32 %add, i32 0'
ST_85 : Operation 744 [2/2] (2.30ns)   --->   "%tmp_4 = fcmp_olt  i32 %add, i32 0" [src/conv2.cpp:87]   --->   Operation 744 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.30> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 13> <Delay = 4.30>
ST_86 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln87)   --->   "%or_ln87 = or i1 %icmp_ln87_1, i1 %icmp_ln87" [src/conv2.cpp:87]   --->   Operation 745 'or' 'or_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 746 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add, i32 0" [src/conv2.cpp:87]   --->   Operation 746 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 747 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln87 = and i1 %or_ln87, i1 %tmp_4" [src/conv2.cpp:87]   --->   Operation 747 'and' 'and_ln87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 748 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %and_ln87, void %for.inc108, void %if.then" [src/conv2.cpp:87]   --->   Operation 748 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 749 [1/1] (0.73ns)   --->   "%switch_ln88 = switch i3 %trunc_ln, void %arrayidx93214.case.713, i3 0, void %arrayidx93214.case.06, i3 1, void %arrayidx93214.case.17, i3 2, void %arrayidx93214.case.28, i3 3, void %arrayidx93214.case.39, i3 4, void %arrayidx93214.case.410, i3 5, void %arrayidx93214.case.511, i3 6, void %arrayidx93214.case.612" [src/conv2.cpp:88]   --->   Operation 749 'switch' 'switch_ln88' <Predicate = (and_ln87)> <Delay = 0.73>
ST_86 : Operation 750 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76" [src/conv2.cpp:88]   --->   Operation 750 'store' 'store_ln88' <Predicate = (trunc_ln == 6 & and_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_86 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx93214.exit5" [src/conv2.cpp:88]   --->   Operation 751 'br' 'br_ln88' <Predicate = (trunc_ln == 6 & and_ln87)> <Delay = 0.00>
ST_86 : Operation 752 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75" [src/conv2.cpp:88]   --->   Operation 752 'store' 'store_ln88' <Predicate = (trunc_ln == 5 & and_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_86 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx93214.exit5" [src/conv2.cpp:88]   --->   Operation 753 'br' 'br_ln88' <Predicate = (trunc_ln == 5 & and_ln87)> <Delay = 0.00>
ST_86 : Operation 754 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74" [src/conv2.cpp:88]   --->   Operation 754 'store' 'store_ln88' <Predicate = (trunc_ln == 4 & and_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_86 : Operation 755 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx93214.exit5" [src/conv2.cpp:88]   --->   Operation 755 'br' 'br_ln88' <Predicate = (trunc_ln == 4 & and_ln87)> <Delay = 0.00>
ST_86 : Operation 756 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73" [src/conv2.cpp:88]   --->   Operation 756 'store' 'store_ln88' <Predicate = (trunc_ln == 3 & and_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_86 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx93214.exit5" [src/conv2.cpp:88]   --->   Operation 757 'br' 'br_ln88' <Predicate = (trunc_ln == 3 & and_ln87)> <Delay = 0.00>
ST_86 : Operation 758 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79" [src/conv2.cpp:88]   --->   Operation 758 'store' 'store_ln88' <Predicate = (trunc_ln == 2 & and_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_86 : Operation 759 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx93214.exit5" [src/conv2.cpp:88]   --->   Operation 759 'br' 'br_ln88' <Predicate = (trunc_ln == 2 & and_ln87)> <Delay = 0.00>
ST_86 : Operation 760 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78" [src/conv2.cpp:88]   --->   Operation 760 'store' 'store_ln88' <Predicate = (trunc_ln == 1 & and_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_86 : Operation 761 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx93214.exit5" [src/conv2.cpp:88]   --->   Operation 761 'br' 'br_ln88' <Predicate = (trunc_ln == 1 & and_ln87)> <Delay = 0.00>
ST_86 : Operation 762 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72" [src/conv2.cpp:88]   --->   Operation 762 'store' 'store_ln88' <Predicate = (trunc_ln == 0 & and_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_86 : Operation 763 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx93214.exit5" [src/conv2.cpp:88]   --->   Operation 763 'br' 'br_ln88' <Predicate = (trunc_ln == 0 & and_ln87)> <Delay = 0.00>
ST_86 : Operation 764 [1/1] (1.23ns)   --->   "%store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77" [src/conv2.cpp:88]   --->   Operation 764 'store' 'store_ln88' <Predicate = (trunc_ln == 7 & and_ln87)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_86 : Operation 765 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx93214.exit5" [src/conv2.cpp:88]   --->   Operation 765 'br' 'br_ln88' <Predicate = (trunc_ln == 7 & and_ln87)> <Delay = 0.00>

State 87 <SV = 14> <Delay = 0.00>
ST_87 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc108" [src/conv2.cpp:89]   --->   Operation 766 'br' 'br_ln89' <Predicate = (and_ln87)> <Delay = 0.00>
ST_87 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.body85" [src/conv2.cpp:84]   --->   Operation 767 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [20]  (0.000 ns)
	'store' operation ('store_ln32', src/conv2.cpp:32) of constant 0 on local variable 'tj' [25]  (0.427 ns)

 <State 2>: 0.975ns
The critical path consists of the following:
	'load' operation ('phi_mul24_load') on local variable 'phi_mul24' [29]  (0.000 ns)
	'add' operation ('add_ln44', src/conv2.cpp:44) [31]  (0.765 ns)
	blocking operation 0.21 ns on control path)

 <State 3>: 2.110ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_77') [40]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr') [47]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer', src/conv2.cpp:41 [48]  (1.237 ns)
	blocking operation 0.873375 ns on control path)

 <State 4>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nout', src/conv2.cpp:48) with incoming values : ('add_ln48', src/conv2.cpp:48) [54]  (0.427 ns)

 <State 5>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul8', src/conv2.cpp:48) with incoming values : ('add_ln48_3', src/conv2.cpp:48) [55]  (0.000 ns)
	'add' operation ('add_ln48_3', src/conv2.cpp:48) [57]  (0.809 ns)

 <State 6>: 2.997ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:50) with incoming values : ('add_ln50', src/conv2.cpp:50) [67]  (0.000 ns)
	'add' operation ('empty_78', src/conv2.cpp:48) [70]  (0.809 ns)
	'mul' operation ('mul_ln50', src/conv2.cpp:50) [72]  (2.188 ns)

 <State 7>: 2.110ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:51) with incoming values : ('add_ln51', src/conv2.cpp:51) [81]  (0.000 ns)
	'add' operation ('empty_79', src/conv2.cpp:50) [84]  (0.873 ns)
	'getelementptr' operation ('output_fm_buffer_addr_3', src/conv2.cpp:50) [86]  (0.000 ns)
	'load' operation ('output_fm_buffer_load', src/conv2.cpp:66) on array 'output_fm_buffer', src/conv2.cpp:41 [93]  (1.237 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load', src/conv2.cpp:66) on array 'output_fm_buffer', src/conv2.cpp:41 [93]  (1.237 ns)

 <State 9>: 2.692ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv2.cpp:66) with incoming values : ('add_ln66_9', src/conv2.cpp:66) [98]  (0.000 ns)
	'add' operation of DSP[107] ('add_ln66_1', src/conv2.cpp:66) [104]  (1.696 ns)
	'mul' operation of DSP[107] ('mul_ln66', src/conv2.cpp:66) [106]  (0.996 ns)

 <State 10>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[107] ('mul_ln66', src/conv2.cpp:66) [106]  (0.996 ns)

 <State 11>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[107] ('mul_ln66', src/conv2.cpp:66) [106]  (0.000 ns)
	'add' operation of DSP[107] ('add_ln66_2', src/conv2.cpp:66) [107]  (0.645 ns)

 <State 12>: 2.035ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:63) with incoming values : ('add_ln63', src/conv2.cpp:63) [96]  (0.000 ns)
	'add' operation ('add_ln66', src/conv2.cpp:66) [100]  (0.798 ns)
	'getelementptr' operation ('conv2_weights_addr', src/conv2.cpp:66) [102]  (0.000 ns)
	'load' operation ('conv2_weights_load', src/conv2.cpp:66) on array 'conv2_weights' [116]  (1.237 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_weights_load', src/conv2.cpp:66) on array 'conv2_weights' [116]  (1.237 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul', src/conv2.cpp:66) [119]  (6.306 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:66) [119]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:66) [119]  (7.016 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add2', src/conv2.cpp:66) [120]  (5.643 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add2', src/conv2.cpp:66) [120]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add2', src/conv2.cpp:66) [120]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add2', src/conv2.cpp:66) [120]  (6.437 ns)

 <State 21>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul10', src/conv2.cpp:131->src/conv2.cpp:75) with incoming values : ('add_ln131_3', src/conv2.cpp:131->src/conv2.cpp:75) [133]  (0.000 ns)
	'add' operation ('add_ln131_3', src/conv2.cpp:131->src/conv2.cpp:75) [134]  (0.809 ns)

 <State 22>: 2.997ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:132->src/conv2.cpp:75) with incoming values : ('add_ln132', src/conv2.cpp:132->src/conv2.cpp:75) [150]  (0.000 ns)
	'add' operation ('add_ln135_2', src/conv2.cpp:135->src/conv2.cpp:75) [152]  (0.809 ns)
	'mul' operation ('mul_ln132', src/conv2.cpp:132->src/conv2.cpp:75) [154]  (2.188 ns)

 <State 23>: 2.110ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:133->src/conv2.cpp:75) with incoming values : ('add_ln133', src/conv2.cpp:133->src/conv2.cpp:75) [171]  (0.000 ns)
	'add' operation ('add_ln135_5', src/conv2.cpp:135->src/conv2.cpp:75) [183]  (0.873 ns)
	'getelementptr' operation ('output_fm_buffer_addr_4', src/conv2.cpp:135->src/conv2.cpp:75) [185]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_1', src/conv2.cpp:135->src/conv2.cpp:75) on array 'output_fm_buffer', src/conv2.cpp:41 [192]  (1.237 ns)

 <State 24>: 2.474ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_1', src/conv2.cpp:135->src/conv2.cpp:75) on array 'output_fm_buffer', src/conv2.cpp:41 [192]  (1.237 ns)
	'store' operation ('store_ln135', src/conv2.cpp:135->src/conv2.cpp:75) of variable 'output_fm_buffer_load_1', src/conv2.cpp:135->src/conv2.cpp:75 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f' [207]  (1.237 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 2.110ns
The critical path consists of the following:
	'phi' operation ('empty_82') with incoming values : ('empty_83') [227]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr_1') [234]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer', src/conv2.cpp:41 [235]  (1.237 ns)
	blocking operation 0.873375 ns on control path)

 <State 27>: 2.110ns
The critical path consists of the following:
	'phi' operation ('empty_85') with incoming values : ('empty_86') [240]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr_2') [247]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer', src/conv2.cpp:41 [248]  (1.237 ns)
	blocking operation 0.873375 ns on control path)

 <State 28>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nout', src/conv2.cpp:48) with incoming values : ('add_ln48_1', src/conv2.cpp:48) [254]  (0.427 ns)

 <State 29>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul14', src/conv2.cpp:48) with incoming values : ('add_ln48_4', src/conv2.cpp:48) [255]  (0.000 ns)
	'add' operation ('add_ln48_4', src/conv2.cpp:48) [257]  (0.809 ns)

 <State 30>: 2.997ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:50) with incoming values : ('add_ln50_1', src/conv2.cpp:50) [267]  (0.000 ns)
	'add' operation ('empty_87', src/conv2.cpp:48) [270]  (0.809 ns)
	'mul' operation ('mul_ln50_1', src/conv2.cpp:50) [272]  (2.188 ns)

 <State 31>: 2.110ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:51) with incoming values : ('add_ln51_1', src/conv2.cpp:51) [281]  (0.000 ns)
	'add' operation ('empty_88', src/conv2.cpp:50) [284]  (0.873 ns)
	'getelementptr' operation ('output_fm_buffer_addr_7', src/conv2.cpp:50) [286]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_2', src/conv2.cpp:66) on array 'output_fm_buffer', src/conv2.cpp:41 [293]  (1.237 ns)

 <State 32>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_2', src/conv2.cpp:66) on array 'output_fm_buffer', src/conv2.cpp:41 [293]  (1.237 ns)

 <State 33>: 2.692ns
The critical path consists of the following:
	'phi' operation ('phi_mul12', src/conv2.cpp:66) with incoming values : ('add_ln66_10', src/conv2.cpp:66) [298]  (0.000 ns)
	'add' operation of DSP[307] ('add_ln66_4', src/conv2.cpp:66) [304]  (1.696 ns)
	'mul' operation of DSP[307] ('mul_ln66_1', src/conv2.cpp:66) [306]  (0.996 ns)

 <State 34>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[307] ('mul_ln66_1', src/conv2.cpp:66) [306]  (0.996 ns)

 <State 35>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[307] ('mul_ln66_1', src/conv2.cpp:66) [306]  (0.000 ns)
	'add' operation of DSP[307] ('add_ln66_5', src/conv2.cpp:66) [307]  (0.645 ns)

 <State 36>: 2.035ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:63) with incoming values : ('add_ln63_1', src/conv2.cpp:63) [296]  (0.000 ns)
	'add' operation ('add_ln66_3', src/conv2.cpp:66) [300]  (0.798 ns)
	'getelementptr' operation ('conv2_weights_addr_1', src/conv2.cpp:66) [302]  (0.000 ns)
	'load' operation ('conv2_weights_load_1', src/conv2.cpp:66) on array 'conv2_weights' [316]  (1.237 ns)

 <State 37>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_weights_load_1', src/conv2.cpp:66) on array 'conv2_weights' [316]  (1.237 ns)

 <State 38>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_1', src/conv2.cpp:66) [319]  (6.306 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_1', src/conv2.cpp:66) [319]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_1', src/conv2.cpp:66) [319]  (7.016 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_1', src/conv2.cpp:66) [320]  (5.643 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_1', src/conv2.cpp:66) [320]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_1', src/conv2.cpp:66) [320]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_1', src/conv2.cpp:66) [320]  (6.437 ns)

 <State 45>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul16', src/conv2.cpp:131->src/conv2.cpp:75) with incoming values : ('add_ln131_4', src/conv2.cpp:131->src/conv2.cpp:75) [333]  (0.000 ns)
	'add' operation ('add_ln131_4', src/conv2.cpp:131->src/conv2.cpp:75) [334]  (0.809 ns)

 <State 46>: 2.997ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:132->src/conv2.cpp:75) with incoming values : ('add_ln132_1', src/conv2.cpp:132->src/conv2.cpp:75) [350]  (0.000 ns)
	'add' operation ('add_ln135_6', src/conv2.cpp:135->src/conv2.cpp:75) [352]  (0.809 ns)
	'mul' operation ('mul_ln132_1', src/conv2.cpp:132->src/conv2.cpp:75) [354]  (2.188 ns)

 <State 47>: 2.110ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:133->src/conv2.cpp:75) with incoming values : ('add_ln133_1', src/conv2.cpp:133->src/conv2.cpp:75) [371]  (0.000 ns)
	'add' operation ('add_ln135_8', src/conv2.cpp:135->src/conv2.cpp:75) [373]  (0.873 ns)
	'getelementptr' operation ('output_fm_buffer_addr_8', src/conv2.cpp:135->src/conv2.cpp:75) [375]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_3', src/conv2.cpp:135->src/conv2.cpp:75) on array 'output_fm_buffer', src/conv2.cpp:41 [383]  (1.237 ns)

 <State 48>: 2.474ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_3', src/conv2.cpp:135->src/conv2.cpp:75) on array 'output_fm_buffer', src/conv2.cpp:41 [383]  (1.237 ns)
	'store' operation ('store_ln135', src/conv2.cpp:135->src/conv2.cpp:75) of variable 'output_fm_buffer_load_3', src/conv2.cpp:135->src/conv2.cpp:75 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4' [401]  (1.237 ns)

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 2.110ns
The critical path consists of the following:
	'phi' operation ('empty_90') with incoming values : ('empty_91') [430]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr_5') [437]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer', src/conv2.cpp:41 [438]  (1.237 ns)
	blocking operation 0.873375 ns on control path)

 <State 51>: 2.110ns
The critical path consists of the following:
	'phi' operation ('empty_92') with incoming values : ('empty_93') [443]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr_6') [450]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer', src/conv2.cpp:41 [451]  (1.237 ns)
	blocking operation 0.873375 ns on control path)

 <State 52>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nout', src/conv2.cpp:48) with incoming values : ('add_ln48_2', src/conv2.cpp:48) [457]  (0.427 ns)

 <State 53>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul20', src/conv2.cpp:48) with incoming values : ('add_ln48_5', src/conv2.cpp:48) [458]  (0.000 ns)
	'add' operation ('add_ln48_5', src/conv2.cpp:48) [460]  (0.809 ns)

 <State 54>: 2.997ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:50) with incoming values : ('add_ln50_2', src/conv2.cpp:50) [470]  (0.000 ns)
	'add' operation ('empty_94', src/conv2.cpp:48) [473]  (0.809 ns)
	'mul' operation ('mul_ln50_2', src/conv2.cpp:50) [475]  (2.188 ns)

 <State 55>: 2.110ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:51) with incoming values : ('add_ln51_2', src/conv2.cpp:51) [484]  (0.000 ns)
	'add' operation ('empty_95', src/conv2.cpp:50) [487]  (0.873 ns)
	'getelementptr' operation ('output_fm_buffer_addr_10', src/conv2.cpp:50) [489]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_4', src/conv2.cpp:66) on array 'output_fm_buffer', src/conv2.cpp:41 [496]  (1.237 ns)

 <State 56>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_4', src/conv2.cpp:66) on array 'output_fm_buffer', src/conv2.cpp:41 [496]  (1.237 ns)

 <State 57>: 2.692ns
The critical path consists of the following:
	'phi' operation ('phi_mul18', src/conv2.cpp:66) with incoming values : ('add_ln66_11', src/conv2.cpp:66) [501]  (0.000 ns)
	'add' operation of DSP[510] ('add_ln66_7', src/conv2.cpp:66) [507]  (1.696 ns)
	'mul' operation of DSP[510] ('mul_ln66_2', src/conv2.cpp:66) [509]  (0.996 ns)

 <State 58>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[510] ('mul_ln66_2', src/conv2.cpp:66) [509]  (0.996 ns)

 <State 59>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[510] ('mul_ln66_2', src/conv2.cpp:66) [509]  (0.000 ns)
	'add' operation of DSP[510] ('add_ln66_8', src/conv2.cpp:66) [510]  (0.645 ns)

 <State 60>: 2.035ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:63) with incoming values : ('add_ln63_2', src/conv2.cpp:63) [499]  (0.000 ns)
	'add' operation ('add_ln66_6', src/conv2.cpp:66) [503]  (0.798 ns)
	'getelementptr' operation ('conv2_weights_addr_2', src/conv2.cpp:66) [505]  (0.000 ns)
	'load' operation ('conv2_weights_load_2', src/conv2.cpp:66) on array 'conv2_weights' [519]  (1.237 ns)

 <State 61>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_weights_load_2', src/conv2.cpp:66) on array 'conv2_weights' [519]  (1.237 ns)

 <State 62>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_2', src/conv2.cpp:66) [522]  (6.306 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_2', src/conv2.cpp:66) [522]  (7.016 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_2', src/conv2.cpp:66) [522]  (7.016 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_2', src/conv2.cpp:66) [523]  (5.643 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_2', src/conv2.cpp:66) [523]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_2', src/conv2.cpp:66) [523]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_2', src/conv2.cpp:66) [523]  (6.437 ns)

 <State 69>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul22', src/conv2.cpp:131->src/conv2.cpp:75) with incoming values : ('add_ln131_5', src/conv2.cpp:131->src/conv2.cpp:75) [536]  (0.000 ns)
	'add' operation ('add_ln131_5', src/conv2.cpp:131->src/conv2.cpp:75) [537]  (0.809 ns)

 <State 70>: 2.997ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:132->src/conv2.cpp:75) with incoming values : ('add_ln132_2', src/conv2.cpp:132->src/conv2.cpp:75) [553]  (0.000 ns)
	'add' operation ('add_ln135_10', src/conv2.cpp:135->src/conv2.cpp:75) [555]  (0.809 ns)
	'mul' operation ('mul_ln132_2', src/conv2.cpp:132->src/conv2.cpp:75) [557]  (2.188 ns)

 <State 71>: 2.110ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:133->src/conv2.cpp:75) with incoming values : ('add_ln133_2', src/conv2.cpp:133->src/conv2.cpp:75) [574]  (0.000 ns)
	'add' operation ('add_ln135_12', src/conv2.cpp:135->src/conv2.cpp:75) [576]  (0.873 ns)
	'getelementptr' operation ('output_fm_buffer_addr_11', src/conv2.cpp:135->src/conv2.cpp:75) [578]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_5', src/conv2.cpp:135->src/conv2.cpp:75) on array 'output_fm_buffer', src/conv2.cpp:41 [586]  (1.237 ns)

 <State 72>: 2.474ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_5', src/conv2.cpp:135->src/conv2.cpp:75) on array 'output_fm_buffer', src/conv2.cpp:41 [586]  (1.237 ns)
	'store' operation ('store_ln135', src/conv2.cpp:135->src/conv2.cpp:75) of variable 'output_fm_buffer_load_5', src/conv2.cpp:135->src/conv2.cpp:75 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6' [610]  (1.237 ns)

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 2.110ns
The critical path consists of the following:
	'phi' operation ('empty_97') with incoming values : ('empty_98') [633]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr_9') [640]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer', src/conv2.cpp:41 [641]  (1.237 ns)
	blocking operation 0.873375 ns on control path)

 <State 75>: 1.237ns
The critical path consists of the following:
	'load' operation ('nr', src/conv2.cpp:82) on local variable 'nr' [652]  (0.000 ns)
	'getelementptr' operation ('conv2_biases_addr', src/conv2.cpp:82) [667]  (0.000 ns)
	'load' operation ('conv2_biases_load', src/conv2.cpp:82) on array 'conv2_biases' [668]  (1.237 ns)

 <State 76>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_biases_load', src/conv2.cpp:82) on array 'conv2_biases' [668]  (1.237 ns)

 <State 77>: 1.671ns
The critical path consists of the following:
	'phi' operation ('yr', src/conv2.cpp:83) with incoming values : ('add_ln83', src/conv2.cpp:83) [672]  (0.000 ns)
	'add' operation ('add_ln86', src/conv2.cpp:86) [674]  (0.798 ns)
	'sub' operation ('sub_ln86_1', src/conv2.cpp:86) [678]  (0.873 ns)

 <State 78>: 2.110ns
The critical path consists of the following:
	'phi' operation ('xr', src/conv2.cpp:84) with incoming values : ('add_ln84', src/conv2.cpp:84) [687]  (0.000 ns)
	'add' operation ('add_ln86_1', src/conv2.cpp:86) [689]  (0.873 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72', src/conv2.cpp:86) [691]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80', src/conv2.cpp:86) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7' [705]  (1.237 ns)

 <State 79>: 1.958ns
The critical path consists of the following:
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80', src/conv2.cpp:86) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7' [705]  (1.237 ns)
	'mux' operation ('tmp', src/conv2.cpp:86) [713]  (0.721 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add', src/conv2.cpp:86) [714]  (5.643 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:86) [714]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:86) [714]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:86) [714]  (6.437 ns)

 <State 84>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln86', src/conv2.cpp:86) of variable 'add', src/conv2.cpp:86 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4' [720]  (1.237 ns)

 <State 85>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.476 ns)
'fcmp' operation ('tmp_4', src/conv2.cpp:87) [747]  (2.306 ns)

 <State 86>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', src/conv2.cpp:87) [747]  (2.782 ns)
	'and' operation ('and_ln87', src/conv2.cpp:87) [748]  (0.287 ns)
	blocking operation 1.237 ns on control path)

 <State 87>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
