
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000021f0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  000021f0  00002284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000006  0080007c  0080007c  000022a0  2**0
                  ALLOC
  3 .stab         000021b4  00000000  00000000  000022a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000011c9  00000000  00000000  00004454  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000561d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000575d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000058cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007516  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008401  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000091b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009310  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000959d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009d6b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 cf 0d 	jmp	0x1b9e	; 0x1b9e <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 9c 0d 	jmp	0x1b38	; 0x1b38 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ef       	ldi	r30, 0xF0	; 240
      68:	f1 e2       	ldi	r31, 0x21	; 33
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ac e7       	ldi	r26, 0x7C	; 124
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 e6 05 	call	0xbcc	; 0xbcc <main>
      8a:	0c 94 f6 10 	jmp	0x21ec	; 0x21ec <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 bf 10 	jmp	0x217e	; 0x217e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 db 10 	jmp	0x21b6	; 0x21b6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 cb 10 	jmp	0x2196	; 0x2196 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 e7 10 	jmp	0x21ce	; 0x21ce <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 cb 10 	jmp	0x2196	; 0x2196 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 e7 10 	jmp	0x21ce	; 0x21ce <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 bf 10 	jmp	0x217e	; 0x217e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 db 10 	jmp	0x21b6	; 0x21b6 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 cb 10 	jmp	0x2196	; 0x2196 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 e7 10 	jmp	0x21ce	; 0x21ce <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 cb 10 	jmp	0x2196	; 0x2196 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 e7 10 	jmp	0x21ce	; 0x21ce <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 cb 10 	jmp	0x2196	; 0x2196 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 e7 10 	jmp	0x21ce	; 0x21ce <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 cf 10 	jmp	0x219e	; 0x219e <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 eb 10 	jmp	0x21d6	; 0x21d6 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Buzzer_init>:
 * Functional responsible for Initialize the Buzzer device by:
 * 1. Setting the direction of Buzzer pin
 * 2. Initialize the pin by zero
 */
void Buzzer_init(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62

	GPIO_setupPinDirection(Buzzer_PORT_ID, Buzzer_PIN_ID, PIN_OUTPUT);  // Set Buzzer pin direction as output pin
     b4e:	83 e0       	ldi	r24, 0x03	; 3
     b50:	65 e0       	ldi	r22, 0x05	; 5
     b52:	41 e0       	ldi	r20, 0x01	; 1
     b54:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <GPIO_setupPinDirection>
	GPIO_writePin(Buzzer_PORT_ID, Buzzer_PIN_ID, LOGIC_LOW);            // Initialize Buzzer pin by zero
     b58:	83 e0       	ldi	r24, 0x03	; 3
     b5a:	65 e0       	ldi	r22, 0x05	; 5
     b5c:	40 e0       	ldi	r20, 0x00	; 0
     b5e:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>

}
     b62:	cf 91       	pop	r28
     b64:	df 91       	pop	r29
     b66:	08 95       	ret

00000b68 <Buzzer_ON>:
/*
 * Description :
 * Set Buzzer Pin by one to turn Buzzer ON
 */
void Buzzer_ON(void)
{
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62

	GPIO_writePin(Buzzer_PORT_ID, Buzzer_PIN_ID, LOGIC_HIGH);            // Output one on Buzzer pin
     b70:	83 e0       	ldi	r24, 0x03	; 3
     b72:	65 e0       	ldi	r22, 0x05	; 5
     b74:	41 e0       	ldi	r20, 0x01	; 1
     b76:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>

}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	08 95       	ret

00000b80 <Buzzer_OFF>:
/*
 * Description :
 * Set Buzzer Pin by zero to turn Buzzer OFF
 */
void Buzzer_OFF(void)
{
     b80:	df 93       	push	r29
     b82:	cf 93       	push	r28
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62

	GPIO_writePin(Buzzer_PORT_ID, Buzzer_PIN_ID, LOGIC_LOW);            // Output zero on Buzzer pin
     b88:	83 e0       	ldi	r24, 0x03	; 3
     b8a:	65 e0       	ldi	r22, 0x05	; 5
     b8c:	40 e0       	ldi	r20, 0x00	; 0
     b8e:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>
}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <timer0_count2>:
#define BUZZER_ON 				0xF6
#define BUZZER_OFF 				0xF7

/*global variable to count overflows*/
uint32 count2 = 0;
void timer0_count2(void) {
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
	count2++;
     ba0:	80 91 7c 00 	lds	r24, 0x007C
     ba4:	90 91 7d 00 	lds	r25, 0x007D
     ba8:	a0 91 7e 00 	lds	r26, 0x007E
     bac:	b0 91 7f 00 	lds	r27, 0x007F
     bb0:	01 96       	adiw	r24, 0x01	; 1
     bb2:	a1 1d       	adc	r26, r1
     bb4:	b1 1d       	adc	r27, r1
     bb6:	80 93 7c 00 	sts	0x007C, r24
     bba:	90 93 7d 00 	sts	0x007D, r25
     bbe:	a0 93 7e 00 	sts	0x007E, r26
     bc2:	b0 93 7f 00 	sts	0x007F, r27
}
     bc6:	cf 91       	pop	r28
     bc8:	df 91       	pop	r29
     bca:	08 95       	ret

00000bcc <main>:

int main(void) {
     bcc:	0f 93       	push	r16
     bce:	1f 93       	push	r17
     bd0:	df 93       	push	r29
     bd2:	cf 93       	push	r28
     bd4:	cd b7       	in	r28, 0x3d	; 61
     bd6:	de b7       	in	r29, 0x3e	; 62
     bd8:	ce 56       	subi	r28, 0x6E	; 110
     bda:	d0 40       	sbci	r29, 0x00	; 0
     bdc:	0f b6       	in	r0, 0x3f	; 63
     bde:	f8 94       	cli
     be0:	de bf       	out	0x3e, r29	; 62
     be2:	0f be       	out	0x3f, r0	; 63
     be4:	cd bf       	out	0x3d, r28	; 61
	uint8 data;
	uint8 command;
	uint8 recieved_password[Pass_Size];
	uint8 pass_to_send[Pass_Size];

	DcMotor_Init(); 			// initialize the motor
     be6:	0e 94 62 09 	call	0x12c4	; 0x12c4 <DcMotor_Init>
	Buzzer_init(); 				// initialize the buzzer
     bea:	0e 94 a3 05 	call	0xb46	; 0xb46 <Buzzer_init>


	UART_ConfigType uart_config = { 9600, F_8_BIT, S_1_BIT, DISABLED};
     bee:	ce 01       	movw	r24, r28
     bf0:	83 5b       	subi	r24, 0xB3	; 179
     bf2:	9f 4f       	sbci	r25, 0xFF	; 255
     bf4:	a2 96       	adiw	r28, 0x22	; 34
     bf6:	9f af       	std	Y+63, r25	; 0x3f
     bf8:	8e af       	std	Y+62, r24	; 0x3e
     bfa:	a2 97       	sbiw	r28, 0x22	; 34
     bfc:	84 e7       	ldi	r24, 0x74	; 116
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	a4 96       	adiw	r28, 0x24	; 36
     c02:	9f af       	std	Y+63, r25	; 0x3f
     c04:	8e af       	std	Y+62, r24	; 0x3e
     c06:	a4 97       	sbiw	r28, 0x24	; 36
     c08:	97 e0       	ldi	r25, 0x07	; 7
     c0a:	a5 96       	adiw	r28, 0x25	; 37
     c0c:	9f af       	std	Y+63, r25	; 0x3f
     c0e:	a5 97       	sbiw	r28, 0x25	; 37
     c10:	a4 96       	adiw	r28, 0x24	; 36
     c12:	ee ad       	ldd	r30, Y+62	; 0x3e
     c14:	ff ad       	ldd	r31, Y+63	; 0x3f
     c16:	a4 97       	sbiw	r28, 0x24	; 36
     c18:	00 80       	ld	r0, Z
     c1a:	a4 96       	adiw	r28, 0x24	; 36
     c1c:	8e ad       	ldd	r24, Y+62	; 0x3e
     c1e:	9f ad       	ldd	r25, Y+63	; 0x3f
     c20:	a4 97       	sbiw	r28, 0x24	; 36
     c22:	01 96       	adiw	r24, 0x01	; 1
     c24:	a4 96       	adiw	r28, 0x24	; 36
     c26:	9f af       	std	Y+63, r25	; 0x3f
     c28:	8e af       	std	Y+62, r24	; 0x3e
     c2a:	a4 97       	sbiw	r28, 0x24	; 36
     c2c:	a2 96       	adiw	r28, 0x22	; 34
     c2e:	ee ad       	ldd	r30, Y+62	; 0x3e
     c30:	ff ad       	ldd	r31, Y+63	; 0x3f
     c32:	a2 97       	sbiw	r28, 0x22	; 34
     c34:	00 82       	st	Z, r0
     c36:	a2 96       	adiw	r28, 0x22	; 34
     c38:	8e ad       	ldd	r24, Y+62	; 0x3e
     c3a:	9f ad       	ldd	r25, Y+63	; 0x3f
     c3c:	a2 97       	sbiw	r28, 0x22	; 34
     c3e:	01 96       	adiw	r24, 0x01	; 1
     c40:	a2 96       	adiw	r28, 0x22	; 34
     c42:	9f af       	std	Y+63, r25	; 0x3f
     c44:	8e af       	std	Y+62, r24	; 0x3e
     c46:	a2 97       	sbiw	r28, 0x22	; 34
     c48:	a5 96       	adiw	r28, 0x25	; 37
     c4a:	9f ad       	ldd	r25, Y+63	; 0x3f
     c4c:	a5 97       	sbiw	r28, 0x25	; 37
     c4e:	91 50       	subi	r25, 0x01	; 1
     c50:	a5 96       	adiw	r28, 0x25	; 37
     c52:	9f af       	std	Y+63, r25	; 0x3f
     c54:	a5 97       	sbiw	r28, 0x25	; 37
     c56:	a5 96       	adiw	r28, 0x25	; 37
     c58:	ef ad       	ldd	r30, Y+63	; 0x3f
     c5a:	a5 97       	sbiw	r28, 0x25	; 37
     c5c:	ee 23       	and	r30, r30
     c5e:	c1 f6       	brne	.-80     	; 0xc10 <main+0x44>


	TWI_ConfigType TWI_config = { FCPU ,0b00000001,400000};
     c60:	ce 01       	movw	r24, r28
     c62:	8c 5a       	subi	r24, 0xAC	; 172
     c64:	9f 4f       	sbci	r25, 0xFF	; 255
     c66:	a7 96       	adiw	r28, 0x27	; 39
     c68:	9f af       	std	Y+63, r25	; 0x3f
     c6a:	8e af       	std	Y+62, r24	; 0x3e
     c6c:	a7 97       	sbiw	r28, 0x27	; 39
     c6e:	8e e6       	ldi	r24, 0x6E	; 110
     c70:	90 e0       	ldi	r25, 0x00	; 0
     c72:	a9 96       	adiw	r28, 0x29	; 41
     c74:	9f af       	std	Y+63, r25	; 0x3f
     c76:	8e af       	std	Y+62, r24	; 0x3e
     c78:	a9 97       	sbiw	r28, 0x29	; 41
     c7a:	96 e0       	ldi	r25, 0x06	; 6
     c7c:	aa 96       	adiw	r28, 0x2a	; 42
     c7e:	9f af       	std	Y+63, r25	; 0x3f
     c80:	aa 97       	sbiw	r28, 0x2a	; 42
     c82:	a9 96       	adiw	r28, 0x29	; 41
     c84:	ee ad       	ldd	r30, Y+62	; 0x3e
     c86:	ff ad       	ldd	r31, Y+63	; 0x3f
     c88:	a9 97       	sbiw	r28, 0x29	; 41
     c8a:	00 80       	ld	r0, Z
     c8c:	a9 96       	adiw	r28, 0x29	; 41
     c8e:	8e ad       	ldd	r24, Y+62	; 0x3e
     c90:	9f ad       	ldd	r25, Y+63	; 0x3f
     c92:	a9 97       	sbiw	r28, 0x29	; 41
     c94:	01 96       	adiw	r24, 0x01	; 1
     c96:	a9 96       	adiw	r28, 0x29	; 41
     c98:	9f af       	std	Y+63, r25	; 0x3f
     c9a:	8e af       	std	Y+62, r24	; 0x3e
     c9c:	a9 97       	sbiw	r28, 0x29	; 41
     c9e:	a7 96       	adiw	r28, 0x27	; 39
     ca0:	ee ad       	ldd	r30, Y+62	; 0x3e
     ca2:	ff ad       	ldd	r31, Y+63	; 0x3f
     ca4:	a7 97       	sbiw	r28, 0x27	; 39
     ca6:	00 82       	st	Z, r0
     ca8:	a7 96       	adiw	r28, 0x27	; 39
     caa:	8e ad       	ldd	r24, Y+62	; 0x3e
     cac:	9f ad       	ldd	r25, Y+63	; 0x3f
     cae:	a7 97       	sbiw	r28, 0x27	; 39
     cb0:	01 96       	adiw	r24, 0x01	; 1
     cb2:	a7 96       	adiw	r28, 0x27	; 39
     cb4:	9f af       	std	Y+63, r25	; 0x3f
     cb6:	8e af       	std	Y+62, r24	; 0x3e
     cb8:	a7 97       	sbiw	r28, 0x27	; 39
     cba:	aa 96       	adiw	r28, 0x2a	; 42
     cbc:	9f ad       	ldd	r25, Y+63	; 0x3f
     cbe:	aa 97       	sbiw	r28, 0x2a	; 42
     cc0:	91 50       	subi	r25, 0x01	; 1
     cc2:	aa 96       	adiw	r28, 0x2a	; 42
     cc4:	9f af       	std	Y+63, r25	; 0x3f
     cc6:	aa 97       	sbiw	r28, 0x2a	; 42
     cc8:	aa 96       	adiw	r28, 0x2a	; 42
     cca:	ef ad       	ldd	r30, Y+63	; 0x3f
     ccc:	aa 97       	sbiw	r28, 0x2a	; 42
     cce:	ee 23       	and	r30, r30
     cd0:	c1 f6       	brne	.-80     	; 0xc82 <main+0xb6>

	/* Enable interrupts by setting I-bit */
	SREG |= (1 << 7);
     cd2:	af e5       	ldi	r26, 0x5F	; 95
     cd4:	b0 e0       	ldi	r27, 0x00	; 0
     cd6:	ef e5       	ldi	r30, 0x5F	; 95
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	80 81       	ld	r24, Z
     cdc:	80 68       	ori	r24, 0x80	; 128
     cde:	8c 93       	st	X, r24


	UART_init(&uart_config);
     ce0:	ce 01       	movw	r24, r28
     ce2:	83 5b       	subi	r24, 0xB3	; 179
     ce4:	9f 4f       	sbci	r25, 0xFF	; 255
     ce6:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <UART_init>


	TWI_init(&TWI_config);
     cea:	ce 01       	movw	r24, r28
     cec:	8c 5a       	subi	r24, 0xAC	; 172
     cee:	9f 4f       	sbci	r25, 0xFF	; 255
     cf0:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <TWI_init>


	Timer0_ConfigType timer0_config = { Normal,F_CPU_1024, 0, 0};
     cf4:	ce 01       	movw	r24, r28
     cf6:	86 5a       	subi	r24, 0xA6	; 166
     cf8:	9f 4f       	sbci	r25, 0xFF	; 255
     cfa:	ac 96       	adiw	r28, 0x2c	; 44
     cfc:	9f af       	std	Y+63, r25	; 0x3f
     cfe:	8e af       	std	Y+62, r24	; 0x3e
     d00:	ac 97       	sbiw	r28, 0x2c	; 44
     d02:	88 e6       	ldi	r24, 0x68	; 104
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	ae 96       	adiw	r28, 0x2e	; 46
     d08:	9f af       	std	Y+63, r25	; 0x3f
     d0a:	8e af       	std	Y+62, r24	; 0x3e
     d0c:	ae 97       	sbiw	r28, 0x2e	; 46
     d0e:	96 e0       	ldi	r25, 0x06	; 6
     d10:	af 96       	adiw	r28, 0x2f	; 47
     d12:	9f af       	std	Y+63, r25	; 0x3f
     d14:	af 97       	sbiw	r28, 0x2f	; 47
     d16:	ae 96       	adiw	r28, 0x2e	; 46
     d18:	ee ad       	ldd	r30, Y+62	; 0x3e
     d1a:	ff ad       	ldd	r31, Y+63	; 0x3f
     d1c:	ae 97       	sbiw	r28, 0x2e	; 46
     d1e:	00 80       	ld	r0, Z
     d20:	ae 96       	adiw	r28, 0x2e	; 46
     d22:	8e ad       	ldd	r24, Y+62	; 0x3e
     d24:	9f ad       	ldd	r25, Y+63	; 0x3f
     d26:	ae 97       	sbiw	r28, 0x2e	; 46
     d28:	01 96       	adiw	r24, 0x01	; 1
     d2a:	ae 96       	adiw	r28, 0x2e	; 46
     d2c:	9f af       	std	Y+63, r25	; 0x3f
     d2e:	8e af       	std	Y+62, r24	; 0x3e
     d30:	ae 97       	sbiw	r28, 0x2e	; 46
     d32:	ac 96       	adiw	r28, 0x2c	; 44
     d34:	ee ad       	ldd	r30, Y+62	; 0x3e
     d36:	ff ad       	ldd	r31, Y+63	; 0x3f
     d38:	ac 97       	sbiw	r28, 0x2c	; 44
     d3a:	00 82       	st	Z, r0
     d3c:	ac 96       	adiw	r28, 0x2c	; 44
     d3e:	8e ad       	ldd	r24, Y+62	; 0x3e
     d40:	9f ad       	ldd	r25, Y+63	; 0x3f
     d42:	ac 97       	sbiw	r28, 0x2c	; 44
     d44:	01 96       	adiw	r24, 0x01	; 1
     d46:	ac 96       	adiw	r28, 0x2c	; 44
     d48:	9f af       	std	Y+63, r25	; 0x3f
     d4a:	8e af       	std	Y+62, r24	; 0x3e
     d4c:	ac 97       	sbiw	r28, 0x2c	; 44
     d4e:	af 96       	adiw	r28, 0x2f	; 47
     d50:	9f ad       	ldd	r25, Y+63	; 0x3f
     d52:	af 97       	sbiw	r28, 0x2f	; 47
     d54:	91 50       	subi	r25, 0x01	; 1
     d56:	af 96       	adiw	r28, 0x2f	; 47
     d58:	9f af       	std	Y+63, r25	; 0x3f
     d5a:	af 97       	sbiw	r28, 0x2f	; 47
     d5c:	af 96       	adiw	r28, 0x2f	; 47
     d5e:	ef ad       	ldd	r30, Y+63	; 0x3f
     d60:	af 97       	sbiw	r28, 0x2f	; 47
     d62:	ee 23       	and	r30, r30
     d64:	c1 f6       	brne	.-80     	; 0xd16 <main+0x14a>

	/* set the callback function of the timer */
	Timer0_setCallBack(timer0_count2);
     d66:	8c ec       	ldi	r24, 0xCC	; 204
     d68:	95 e0       	ldi	r25, 0x05	; 5
     d6a:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <Timer0_setCallBack>


	while (1) {

		command = UART_recieveByte(); 						// receive command from MC1 through the UART
     d6e:	0e 94 22 10 	call	0x2044	; 0x2044 <UART_recieveByte>
     d72:	fe 01       	movw	r30, r28
     d74:	ef 5b       	subi	r30, 0xBF	; 191
     d76:	ff 4f       	sbci	r31, 0xFF	; 255
     d78:	80 83       	st	Z, r24
		if (command == STORE_EEPROM) {
     d7a:	fe 01       	movw	r30, r28
     d7c:	ef 5b       	subi	r30, 0xBF	; 191
     d7e:	ff 4f       	sbci	r31, 0xFF	; 255
     d80:	80 81       	ld	r24, Z
     d82:	81 3f       	cpi	r24, 0xF1	; 241
     d84:	09 f0       	breq	.+2      	; 0xd88 <main+0x1bc>
     d86:	4e c2       	rjmp	.+1180   	; 0x1224 <main+0x658>
			for (int i = 0; i < Pass_Size; i++) {
     d88:	fe 01       	movw	r30, r28
     d8a:	ff 96       	adiw	r30, 0x3f	; 63
     d8c:	11 82       	std	Z+1, r1	; 0x01
     d8e:	10 82       	st	Z, r1
     d90:	17 c0       	rjmp	.+46     	; 0xdc0 <main+0x1f4>
				recieved_password[i] = UART_recieveByte(); 	// take the password from MC1
     d92:	fe 01       	movw	r30, r28
     d94:	ff 96       	adiw	r30, 0x3f	; 63
     d96:	00 81       	ld	r16, Z
     d98:	11 81       	ldd	r17, Z+1	; 0x01
     d9a:	0e 94 22 10 	call	0x2044	; 0x2044 <UART_recieveByte>
     d9e:	28 2f       	mov	r18, r24
     da0:	ce 01       	movw	r24, r28
     da2:	8d 5b       	subi	r24, 0xBD	; 189
     da4:	9f 4f       	sbci	r25, 0xFF	; 255
     da6:	fc 01       	movw	r30, r24
     da8:	e0 0f       	add	r30, r16
     daa:	f1 1f       	adc	r31, r17
     dac:	20 83       	st	Z, r18

	while (1) {

		command = UART_recieveByte(); 						// receive command from MC1 through the UART
		if (command == STORE_EEPROM) {
			for (int i = 0; i < Pass_Size; i++) {
     dae:	fe 01       	movw	r30, r28
     db0:	ff 96       	adiw	r30, 0x3f	; 63
     db2:	80 81       	ld	r24, Z
     db4:	91 81       	ldd	r25, Z+1	; 0x01
     db6:	01 96       	adiw	r24, 0x01	; 1
     db8:	fe 01       	movw	r30, r28
     dba:	ff 96       	adiw	r30, 0x3f	; 63
     dbc:	91 83       	std	Z+1, r25	; 0x01
     dbe:	80 83       	st	Z, r24
     dc0:	fe 01       	movw	r30, r28
     dc2:	ff 96       	adiw	r30, 0x3f	; 63
     dc4:	80 81       	ld	r24, Z
     dc6:	91 81       	ldd	r25, Z+1	; 0x01
     dc8:	85 30       	cpi	r24, 0x05	; 5
     dca:	91 05       	cpc	r25, r1
     dcc:	14 f3       	brlt	.-60     	; 0xd92 <main+0x1c6>
				recieved_password[i] = UART_recieveByte(); 	// take the password from MC1
			}
			for (int i = 0; i < Pass_Size; i++) {
     dce:	1e ae       	std	Y+62, r1	; 0x3e
     dd0:	1d ae       	std	Y+61, r1	; 0x3d
     dd2:	89 c0       	rjmp	.+274    	; 0xee6 <main+0x31a>
				EEPROM_writeByte(0x0311 + i, recieved_password[i]);// store this password in eeprom starting from address 0x0311
     dd4:	8d ad       	ldd	r24, Y+61	; 0x3d
     dd6:	9e ad       	ldd	r25, Y+62	; 0x3e
     dd8:	8f 5e       	subi	r24, 0xEF	; 239
     dda:	9c 4f       	sbci	r25, 0xFC	; 252
     ddc:	ac 01       	movw	r20, r24
     dde:	2d ad       	ldd	r18, Y+61	; 0x3d
     de0:	3e ad       	ldd	r19, Y+62	; 0x3e
     de2:	ce 01       	movw	r24, r28
     de4:	8d 5b       	subi	r24, 0xBD	; 189
     de6:	9f 4f       	sbci	r25, 0xFF	; 255
     de8:	fc 01       	movw	r30, r24
     dea:	e2 0f       	add	r30, r18
     dec:	f3 1f       	adc	r31, r19
     dee:	20 81       	ld	r18, Z
     df0:	ca 01       	movw	r24, r20
     df2:	62 2f       	mov	r22, r18
     df4:	0e 94 bd 09 	call	0x137a	; 0x137a <EEPROM_writeByte>
     df8:	80 e0       	ldi	r24, 0x00	; 0
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	a0 e2       	ldi	r26, 0x20	; 32
     dfe:	b1 e4       	ldi	r27, 0x41	; 65
     e00:	8d ab       	std	Y+53, r24	; 0x35
     e02:	9e ab       	std	Y+54, r25	; 0x36
     e04:	af ab       	std	Y+55, r26	; 0x37
     e06:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e08:	6d a9       	ldd	r22, Y+53	; 0x35
     e0a:	7e a9       	ldd	r23, Y+54	; 0x36
     e0c:	8f a9       	ldd	r24, Y+55	; 0x37
     e0e:	98 ad       	ldd	r25, Y+56	; 0x38
     e10:	20 e0       	ldi	r18, 0x00	; 0
     e12:	30 e0       	ldi	r19, 0x00	; 0
     e14:	4a e7       	ldi	r20, 0x7A	; 122
     e16:	53 e4       	ldi	r21, 0x43	; 67
     e18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e1c:	dc 01       	movw	r26, r24
     e1e:	cb 01       	movw	r24, r22
     e20:	89 ab       	std	Y+49, r24	; 0x31
     e22:	9a ab       	std	Y+50, r25	; 0x32
     e24:	ab ab       	std	Y+51, r26	; 0x33
     e26:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     e28:	69 a9       	ldd	r22, Y+49	; 0x31
     e2a:	7a a9       	ldd	r23, Y+50	; 0x32
     e2c:	8b a9       	ldd	r24, Y+51	; 0x33
     e2e:	9c a9       	ldd	r25, Y+52	; 0x34
     e30:	20 e0       	ldi	r18, 0x00	; 0
     e32:	30 e0       	ldi	r19, 0x00	; 0
     e34:	40 e8       	ldi	r20, 0x80	; 128
     e36:	5f e3       	ldi	r21, 0x3F	; 63
     e38:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e3c:	88 23       	and	r24, r24
     e3e:	2c f4       	brge	.+10     	; 0xe4a <main+0x27e>
		__ticks = 1;
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	98 ab       	std	Y+48, r25	; 0x30
     e46:	8f a7       	std	Y+47, r24	; 0x2f
     e48:	3f c0       	rjmp	.+126    	; 0xec8 <main+0x2fc>
	else if (__tmp > 65535)
     e4a:	69 a9       	ldd	r22, Y+49	; 0x31
     e4c:	7a a9       	ldd	r23, Y+50	; 0x32
     e4e:	8b a9       	ldd	r24, Y+51	; 0x33
     e50:	9c a9       	ldd	r25, Y+52	; 0x34
     e52:	20 e0       	ldi	r18, 0x00	; 0
     e54:	3f ef       	ldi	r19, 0xFF	; 255
     e56:	4f e7       	ldi	r20, 0x7F	; 127
     e58:	57 e4       	ldi	r21, 0x47	; 71
     e5a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e5e:	18 16       	cp	r1, r24
     e60:	4c f5       	brge	.+82     	; 0xeb4 <main+0x2e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e62:	6d a9       	ldd	r22, Y+53	; 0x35
     e64:	7e a9       	ldd	r23, Y+54	; 0x36
     e66:	8f a9       	ldd	r24, Y+55	; 0x37
     e68:	98 ad       	ldd	r25, Y+56	; 0x38
     e6a:	20 e0       	ldi	r18, 0x00	; 0
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	40 e2       	ldi	r20, 0x20	; 32
     e70:	51 e4       	ldi	r21, 0x41	; 65
     e72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e76:	dc 01       	movw	r26, r24
     e78:	cb 01       	movw	r24, r22
     e7a:	bc 01       	movw	r22, r24
     e7c:	cd 01       	movw	r24, r26
     e7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e82:	dc 01       	movw	r26, r24
     e84:	cb 01       	movw	r24, r22
     e86:	98 ab       	std	Y+48, r25	; 0x30
     e88:	8f a7       	std	Y+47, r24	; 0x2f
     e8a:	0f c0       	rjmp	.+30     	; 0xeaa <main+0x2de>
     e8c:	89 e1       	ldi	r24, 0x19	; 25
     e8e:	90 e0       	ldi	r25, 0x00	; 0
     e90:	9e a7       	std	Y+46, r25	; 0x2e
     e92:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e94:	8d a5       	ldd	r24, Y+45	; 0x2d
     e96:	9e a5       	ldd	r25, Y+46	; 0x2e
     e98:	01 97       	sbiw	r24, 0x01	; 1
     e9a:	f1 f7       	brne	.-4      	; 0xe98 <main+0x2cc>
     e9c:	9e a7       	std	Y+46, r25	; 0x2e
     e9e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ea0:	8f a5       	ldd	r24, Y+47	; 0x2f
     ea2:	98 a9       	ldd	r25, Y+48	; 0x30
     ea4:	01 97       	sbiw	r24, 0x01	; 1
     ea6:	98 ab       	std	Y+48, r25	; 0x30
     ea8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     eaa:	8f a5       	ldd	r24, Y+47	; 0x2f
     eac:	98 a9       	ldd	r25, Y+48	; 0x30
     eae:	00 97       	sbiw	r24, 0x00	; 0
     eb0:	69 f7       	brne	.-38     	; 0xe8c <main+0x2c0>
     eb2:	14 c0       	rjmp	.+40     	; 0xedc <main+0x310>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     eb4:	69 a9       	ldd	r22, Y+49	; 0x31
     eb6:	7a a9       	ldd	r23, Y+50	; 0x32
     eb8:	8b a9       	ldd	r24, Y+51	; 0x33
     eba:	9c a9       	ldd	r25, Y+52	; 0x34
     ebc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ec0:	dc 01       	movw	r26, r24
     ec2:	cb 01       	movw	r24, r22
     ec4:	98 ab       	std	Y+48, r25	; 0x30
     ec6:	8f a7       	std	Y+47, r24	; 0x2f
     ec8:	8f a5       	ldd	r24, Y+47	; 0x2f
     eca:	98 a9       	ldd	r25, Y+48	; 0x30
     ecc:	9c a7       	std	Y+44, r25	; 0x2c
     ece:	8b a7       	std	Y+43, r24	; 0x2b
     ed0:	8b a5       	ldd	r24, Y+43	; 0x2b
     ed2:	9c a5       	ldd	r25, Y+44	; 0x2c
     ed4:	01 97       	sbiw	r24, 0x01	; 1
     ed6:	f1 f7       	brne	.-4      	; 0xed4 <main+0x308>
     ed8:	9c a7       	std	Y+44, r25	; 0x2c
     eda:	8b a7       	std	Y+43, r24	; 0x2b
		command = UART_recieveByte(); 						// receive command from MC1 through the UART
		if (command == STORE_EEPROM) {
			for (int i = 0; i < Pass_Size; i++) {
				recieved_password[i] = UART_recieveByte(); 	// take the password from MC1
			}
			for (int i = 0; i < Pass_Size; i++) {
     edc:	8d ad       	ldd	r24, Y+61	; 0x3d
     ede:	9e ad       	ldd	r25, Y+62	; 0x3e
     ee0:	01 96       	adiw	r24, 0x01	; 1
     ee2:	9e af       	std	Y+62, r25	; 0x3e
     ee4:	8d af       	std	Y+61, r24	; 0x3d
     ee6:	8d ad       	ldd	r24, Y+61	; 0x3d
     ee8:	9e ad       	ldd	r25, Y+62	; 0x3e
     eea:	85 30       	cpi	r24, 0x05	; 5
     eec:	91 05       	cpc	r25, r1
     eee:	0c f4       	brge	.+2      	; 0xef2 <main+0x326>
     ef0:	71 cf       	rjmp	.-286    	; 0xdd4 <main+0x208>
     ef2:	80 e0       	ldi	r24, 0x00	; 0
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	a8 ec       	ldi	r26, 0xC8	; 200
     ef8:	b2 e4       	ldi	r27, 0x42	; 66
     efa:	8f a3       	std	Y+39, r24	; 0x27
     efc:	98 a7       	std	Y+40, r25	; 0x28
     efe:	a9 a7       	std	Y+41, r26	; 0x29
     f00:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f02:	6f a1       	ldd	r22, Y+39	; 0x27
     f04:	78 a5       	ldd	r23, Y+40	; 0x28
     f06:	89 a5       	ldd	r24, Y+41	; 0x29
     f08:	9a a5       	ldd	r25, Y+42	; 0x2a
     f0a:	20 e0       	ldi	r18, 0x00	; 0
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	4a e7       	ldi	r20, 0x7A	; 122
     f10:	53 e4       	ldi	r21, 0x43	; 67
     f12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f16:	dc 01       	movw	r26, r24
     f18:	cb 01       	movw	r24, r22
     f1a:	8b a3       	std	Y+35, r24	; 0x23
     f1c:	9c a3       	std	Y+36, r25	; 0x24
     f1e:	ad a3       	std	Y+37, r26	; 0x25
     f20:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     f22:	6b a1       	ldd	r22, Y+35	; 0x23
     f24:	7c a1       	ldd	r23, Y+36	; 0x24
     f26:	8d a1       	ldd	r24, Y+37	; 0x25
     f28:	9e a1       	ldd	r25, Y+38	; 0x26
     f2a:	20 e0       	ldi	r18, 0x00	; 0
     f2c:	30 e0       	ldi	r19, 0x00	; 0
     f2e:	40 e8       	ldi	r20, 0x80	; 128
     f30:	5f e3       	ldi	r21, 0x3F	; 63
     f32:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f36:	88 23       	and	r24, r24
     f38:	2c f4       	brge	.+10     	; 0xf44 <main+0x378>
		__ticks = 1;
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	9a a3       	std	Y+34, r25	; 0x22
     f40:	89 a3       	std	Y+33, r24	; 0x21
     f42:	3f c0       	rjmp	.+126    	; 0xfc2 <main+0x3f6>
	else if (__tmp > 65535)
     f44:	6b a1       	ldd	r22, Y+35	; 0x23
     f46:	7c a1       	ldd	r23, Y+36	; 0x24
     f48:	8d a1       	ldd	r24, Y+37	; 0x25
     f4a:	9e a1       	ldd	r25, Y+38	; 0x26
     f4c:	20 e0       	ldi	r18, 0x00	; 0
     f4e:	3f ef       	ldi	r19, 0xFF	; 255
     f50:	4f e7       	ldi	r20, 0x7F	; 127
     f52:	57 e4       	ldi	r21, 0x47	; 71
     f54:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f58:	18 16       	cp	r1, r24
     f5a:	4c f5       	brge	.+82     	; 0xfae <main+0x3e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f5c:	6f a1       	ldd	r22, Y+39	; 0x27
     f5e:	78 a5       	ldd	r23, Y+40	; 0x28
     f60:	89 a5       	ldd	r24, Y+41	; 0x29
     f62:	9a a5       	ldd	r25, Y+42	; 0x2a
     f64:	20 e0       	ldi	r18, 0x00	; 0
     f66:	30 e0       	ldi	r19, 0x00	; 0
     f68:	40 e2       	ldi	r20, 0x20	; 32
     f6a:	51 e4       	ldi	r21, 0x41	; 65
     f6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f70:	dc 01       	movw	r26, r24
     f72:	cb 01       	movw	r24, r22
     f74:	bc 01       	movw	r22, r24
     f76:	cd 01       	movw	r24, r26
     f78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f7c:	dc 01       	movw	r26, r24
     f7e:	cb 01       	movw	r24, r22
     f80:	9a a3       	std	Y+34, r25	; 0x22
     f82:	89 a3       	std	Y+33, r24	; 0x21
     f84:	0f c0       	rjmp	.+30     	; 0xfa4 <main+0x3d8>
     f86:	89 e1       	ldi	r24, 0x19	; 25
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	98 a3       	std	Y+32, r25	; 0x20
     f8c:	8f 8f       	std	Y+31, r24	; 0x1f
     f8e:	8f 8d       	ldd	r24, Y+31	; 0x1f
     f90:	98 a1       	ldd	r25, Y+32	; 0x20
     f92:	01 97       	sbiw	r24, 0x01	; 1
     f94:	f1 f7       	brne	.-4      	; 0xf92 <main+0x3c6>
     f96:	98 a3       	std	Y+32, r25	; 0x20
     f98:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f9a:	89 a1       	ldd	r24, Y+33	; 0x21
     f9c:	9a a1       	ldd	r25, Y+34	; 0x22
     f9e:	01 97       	sbiw	r24, 0x01	; 1
     fa0:	9a a3       	std	Y+34, r25	; 0x22
     fa2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fa4:	89 a1       	ldd	r24, Y+33	; 0x21
     fa6:	9a a1       	ldd	r25, Y+34	; 0x22
     fa8:	00 97       	sbiw	r24, 0x00	; 0
     faa:	69 f7       	brne	.-38     	; 0xf86 <main+0x3ba>
     fac:	14 c0       	rjmp	.+40     	; 0xfd6 <main+0x40a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fae:	6b a1       	ldd	r22, Y+35	; 0x23
     fb0:	7c a1       	ldd	r23, Y+36	; 0x24
     fb2:	8d a1       	ldd	r24, Y+37	; 0x25
     fb4:	9e a1       	ldd	r25, Y+38	; 0x26
     fb6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fba:	dc 01       	movw	r26, r24
     fbc:	cb 01       	movw	r24, r22
     fbe:	9a a3       	std	Y+34, r25	; 0x22
     fc0:	89 a3       	std	Y+33, r24	; 0x21
     fc2:	89 a1       	ldd	r24, Y+33	; 0x21
     fc4:	9a a1       	ldd	r25, Y+34	; 0x22
     fc6:	9e 8f       	std	Y+30, r25	; 0x1e
     fc8:	8d 8f       	std	Y+29, r24	; 0x1d
     fca:	8d 8d       	ldd	r24, Y+29	; 0x1d
     fcc:	9e 8d       	ldd	r25, Y+30	; 0x1e
     fce:	01 97       	sbiw	r24, 0x01	; 1
     fd0:	f1 f7       	brne	.-4      	; 0xfce <main+0x402>
     fd2:	9e 8f       	std	Y+30, r25	; 0x1e
     fd4:	8d 8f       	std	Y+29, r24	; 0x1d
				EEPROM_writeByte(0x0311 + i, recieved_password[i]);// store this password in eeprom starting from address 0x0311
				_delay_ms(10);
			}
			_delay_ms(100);
			for (int i = 0; i < Pass_Size; i++) {
     fd6:	1c ae       	std	Y+60, r1	; 0x3c
     fd8:	1b ae       	std	Y+59, r1	; 0x3b
     fda:	8e c0       	rjmp	.+284    	; 0x10f8 <main+0x52c>
				EEPROM_readByte(0x0311 + i, &data); 	// read the password from eeprom
     fdc:	8b ad       	ldd	r24, Y+59	; 0x3b
     fde:	9c ad       	ldd	r25, Y+60	; 0x3c
     fe0:	8f 5e       	subi	r24, 0xEF	; 239
     fe2:	9c 4f       	sbci	r25, 0xFC	; 252
     fe4:	9e 01       	movw	r18, r28
     fe6:	2e 5b       	subi	r18, 0xBE	; 190
     fe8:	3f 4f       	sbci	r19, 0xFF	; 255
     fea:	b9 01       	movw	r22, r18
     fec:	0e 94 fe 09 	call	0x13fc	; 0x13fc <EEPROM_readByte>
     ff0:	80 e0       	ldi	r24, 0x00	; 0
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	a0 e2       	ldi	r26, 0x20	; 32
     ff6:	b1 e4       	ldi	r27, 0x41	; 65
     ff8:	89 8f       	std	Y+25, r24	; 0x19
     ffa:	9a 8f       	std	Y+26, r25	; 0x1a
     ffc:	ab 8f       	std	Y+27, r26	; 0x1b
     ffe:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1000:	69 8d       	ldd	r22, Y+25	; 0x19
    1002:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1004:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1006:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1008:	20 e0       	ldi	r18, 0x00	; 0
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	4a e7       	ldi	r20, 0x7A	; 122
    100e:	53 e4       	ldi	r21, 0x43	; 67
    1010:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1014:	dc 01       	movw	r26, r24
    1016:	cb 01       	movw	r24, r22
    1018:	8d 8b       	std	Y+21, r24	; 0x15
    101a:	9e 8b       	std	Y+22, r25	; 0x16
    101c:	af 8b       	std	Y+23, r26	; 0x17
    101e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1020:	6d 89       	ldd	r22, Y+21	; 0x15
    1022:	7e 89       	ldd	r23, Y+22	; 0x16
    1024:	8f 89       	ldd	r24, Y+23	; 0x17
    1026:	98 8d       	ldd	r25, Y+24	; 0x18
    1028:	20 e0       	ldi	r18, 0x00	; 0
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	40 e8       	ldi	r20, 0x80	; 128
    102e:	5f e3       	ldi	r21, 0x3F	; 63
    1030:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1034:	88 23       	and	r24, r24
    1036:	2c f4       	brge	.+10     	; 0x1042 <main+0x476>
		__ticks = 1;
    1038:	81 e0       	ldi	r24, 0x01	; 1
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	9c 8b       	std	Y+20, r25	; 0x14
    103e:	8b 8b       	std	Y+19, r24	; 0x13
    1040:	3f c0       	rjmp	.+126    	; 0x10c0 <main+0x4f4>
	else if (__tmp > 65535)
    1042:	6d 89       	ldd	r22, Y+21	; 0x15
    1044:	7e 89       	ldd	r23, Y+22	; 0x16
    1046:	8f 89       	ldd	r24, Y+23	; 0x17
    1048:	98 8d       	ldd	r25, Y+24	; 0x18
    104a:	20 e0       	ldi	r18, 0x00	; 0
    104c:	3f ef       	ldi	r19, 0xFF	; 255
    104e:	4f e7       	ldi	r20, 0x7F	; 127
    1050:	57 e4       	ldi	r21, 0x47	; 71
    1052:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1056:	18 16       	cp	r1, r24
    1058:	4c f5       	brge	.+82     	; 0x10ac <main+0x4e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    105a:	69 8d       	ldd	r22, Y+25	; 0x19
    105c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    105e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1060:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1062:	20 e0       	ldi	r18, 0x00	; 0
    1064:	30 e0       	ldi	r19, 0x00	; 0
    1066:	40 e2       	ldi	r20, 0x20	; 32
    1068:	51 e4       	ldi	r21, 0x41	; 65
    106a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    106e:	dc 01       	movw	r26, r24
    1070:	cb 01       	movw	r24, r22
    1072:	bc 01       	movw	r22, r24
    1074:	cd 01       	movw	r24, r26
    1076:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    107a:	dc 01       	movw	r26, r24
    107c:	cb 01       	movw	r24, r22
    107e:	9c 8b       	std	Y+20, r25	; 0x14
    1080:	8b 8b       	std	Y+19, r24	; 0x13
    1082:	0f c0       	rjmp	.+30     	; 0x10a2 <main+0x4d6>
    1084:	89 e1       	ldi	r24, 0x19	; 25
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	9a 8b       	std	Y+18, r25	; 0x12
    108a:	89 8b       	std	Y+17, r24	; 0x11
    108c:	89 89       	ldd	r24, Y+17	; 0x11
    108e:	9a 89       	ldd	r25, Y+18	; 0x12
    1090:	01 97       	sbiw	r24, 0x01	; 1
    1092:	f1 f7       	brne	.-4      	; 0x1090 <main+0x4c4>
    1094:	9a 8b       	std	Y+18, r25	; 0x12
    1096:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1098:	8b 89       	ldd	r24, Y+19	; 0x13
    109a:	9c 89       	ldd	r25, Y+20	; 0x14
    109c:	01 97       	sbiw	r24, 0x01	; 1
    109e:	9c 8b       	std	Y+20, r25	; 0x14
    10a0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10a2:	8b 89       	ldd	r24, Y+19	; 0x13
    10a4:	9c 89       	ldd	r25, Y+20	; 0x14
    10a6:	00 97       	sbiw	r24, 0x00	; 0
    10a8:	69 f7       	brne	.-38     	; 0x1084 <main+0x4b8>
    10aa:	14 c0       	rjmp	.+40     	; 0x10d4 <main+0x508>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10ac:	6d 89       	ldd	r22, Y+21	; 0x15
    10ae:	7e 89       	ldd	r23, Y+22	; 0x16
    10b0:	8f 89       	ldd	r24, Y+23	; 0x17
    10b2:	98 8d       	ldd	r25, Y+24	; 0x18
    10b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10b8:	dc 01       	movw	r26, r24
    10ba:	cb 01       	movw	r24, r22
    10bc:	9c 8b       	std	Y+20, r25	; 0x14
    10be:	8b 8b       	std	Y+19, r24	; 0x13
    10c0:	8b 89       	ldd	r24, Y+19	; 0x13
    10c2:	9c 89       	ldd	r25, Y+20	; 0x14
    10c4:	98 8b       	std	Y+16, r25	; 0x10
    10c6:	8f 87       	std	Y+15, r24	; 0x0f
    10c8:	8f 85       	ldd	r24, Y+15	; 0x0f
    10ca:	98 89       	ldd	r25, Y+16	; 0x10
    10cc:	01 97       	sbiw	r24, 0x01	; 1
    10ce:	f1 f7       	brne	.-4      	; 0x10cc <main+0x500>
    10d0:	98 8b       	std	Y+16, r25	; 0x10
    10d2:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(10);
				pass_to_send[i] = data; 				// store it in array to send it to MC1
    10d4:	2b ad       	ldd	r18, Y+59	; 0x3b
    10d6:	3c ad       	ldd	r19, Y+60	; 0x3c
    10d8:	fe 01       	movw	r30, r28
    10da:	ee 5b       	subi	r30, 0xBE	; 190
    10dc:	ff 4f       	sbci	r31, 0xFF	; 255
    10de:	40 81       	ld	r20, Z
    10e0:	ce 01       	movw	r24, r28
    10e2:	88 5b       	subi	r24, 0xB8	; 184
    10e4:	9f 4f       	sbci	r25, 0xFF	; 255
    10e6:	fc 01       	movw	r30, r24
    10e8:	e2 0f       	add	r30, r18
    10ea:	f3 1f       	adc	r31, r19
    10ec:	40 83       	st	Z, r20
			for (int i = 0; i < Pass_Size; i++) {
				EEPROM_writeByte(0x0311 + i, recieved_password[i]);// store this password in eeprom starting from address 0x0311
				_delay_ms(10);
			}
			_delay_ms(100);
			for (int i = 0; i < Pass_Size; i++) {
    10ee:	8b ad       	ldd	r24, Y+59	; 0x3b
    10f0:	9c ad       	ldd	r25, Y+60	; 0x3c
    10f2:	01 96       	adiw	r24, 0x01	; 1
    10f4:	9c af       	std	Y+60, r25	; 0x3c
    10f6:	8b af       	std	Y+59, r24	; 0x3b
    10f8:	8b ad       	ldd	r24, Y+59	; 0x3b
    10fa:	9c ad       	ldd	r25, Y+60	; 0x3c
    10fc:	85 30       	cpi	r24, 0x05	; 5
    10fe:	91 05       	cpc	r25, r1
    1100:	0c f4       	brge	.+2      	; 0x1104 <main+0x538>
    1102:	6c cf       	rjmp	.-296    	; 0xfdc <main+0x410>
				EEPROM_readByte(0x0311 + i, &data); 	// read the password from eeprom
				_delay_ms(10);
				pass_to_send[i] = data; 				// store it in array to send it to MC1
			}
			while (UART_recieveByte() != MC_READY) { 	// wait until MC1 is ready to receive password
    1104:	0e 94 22 10 	call	0x2044	; 0x2044 <UART_recieveByte>
    1108:	8f 3f       	cpi	r24, 0xFF	; 255
    110a:	e1 f7       	brne	.-8      	; 0x1104 <main+0x538>
			};
			for (int i = 0; i < Pass_Size; i++) {
    110c:	1a ae       	std	Y+58, r1	; 0x3a
    110e:	19 ae       	std	Y+57, r1	; 0x39
    1110:	82 c0       	rjmp	.+260    	; 0x1216 <main+0x64a>
				UART_sendByte(pass_to_send[i]);
    1112:	29 ad       	ldd	r18, Y+57	; 0x39
    1114:	3a ad       	ldd	r19, Y+58	; 0x3a
    1116:	ce 01       	movw	r24, r28
    1118:	88 5b       	subi	r24, 0xB8	; 184
    111a:	9f 4f       	sbci	r25, 0xFF	; 255
    111c:	fc 01       	movw	r30, r24
    111e:	e2 0f       	add	r30, r18
    1120:	f3 1f       	adc	r31, r19
    1122:	80 81       	ld	r24, Z
    1124:	0e 94 0b 10 	call	0x2016	; 0x2016 <UART_sendByte>
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	a8 ec       	ldi	r26, 0xC8	; 200
    112e:	b2 e4       	ldi	r27, 0x42	; 66
    1130:	8b 87       	std	Y+11, r24	; 0x0b
    1132:	9c 87       	std	Y+12, r25	; 0x0c
    1134:	ad 87       	std	Y+13, r26	; 0x0d
    1136:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1138:	6b 85       	ldd	r22, Y+11	; 0x0b
    113a:	7c 85       	ldd	r23, Y+12	; 0x0c
    113c:	8d 85       	ldd	r24, Y+13	; 0x0d
    113e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1140:	20 e0       	ldi	r18, 0x00	; 0
    1142:	30 e0       	ldi	r19, 0x00	; 0
    1144:	4a e7       	ldi	r20, 0x7A	; 122
    1146:	53 e4       	ldi	r21, 0x43	; 67
    1148:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    114c:	dc 01       	movw	r26, r24
    114e:	cb 01       	movw	r24, r22
    1150:	8f 83       	std	Y+7, r24	; 0x07
    1152:	98 87       	std	Y+8, r25	; 0x08
    1154:	a9 87       	std	Y+9, r26	; 0x09
    1156:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1158:	6f 81       	ldd	r22, Y+7	; 0x07
    115a:	78 85       	ldd	r23, Y+8	; 0x08
    115c:	89 85       	ldd	r24, Y+9	; 0x09
    115e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1160:	20 e0       	ldi	r18, 0x00	; 0
    1162:	30 e0       	ldi	r19, 0x00	; 0
    1164:	40 e8       	ldi	r20, 0x80	; 128
    1166:	5f e3       	ldi	r21, 0x3F	; 63
    1168:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    116c:	88 23       	and	r24, r24
    116e:	2c f4       	brge	.+10     	; 0x117a <main+0x5ae>
		__ticks = 1;
    1170:	81 e0       	ldi	r24, 0x01	; 1
    1172:	90 e0       	ldi	r25, 0x00	; 0
    1174:	9e 83       	std	Y+6, r25	; 0x06
    1176:	8d 83       	std	Y+5, r24	; 0x05
    1178:	3f c0       	rjmp	.+126    	; 0x11f8 <main+0x62c>
	else if (__tmp > 65535)
    117a:	6f 81       	ldd	r22, Y+7	; 0x07
    117c:	78 85       	ldd	r23, Y+8	; 0x08
    117e:	89 85       	ldd	r24, Y+9	; 0x09
    1180:	9a 85       	ldd	r25, Y+10	; 0x0a
    1182:	20 e0       	ldi	r18, 0x00	; 0
    1184:	3f ef       	ldi	r19, 0xFF	; 255
    1186:	4f e7       	ldi	r20, 0x7F	; 127
    1188:	57 e4       	ldi	r21, 0x47	; 71
    118a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    118e:	18 16       	cp	r1, r24
    1190:	4c f5       	brge	.+82     	; 0x11e4 <main+0x618>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1192:	6b 85       	ldd	r22, Y+11	; 0x0b
    1194:	7c 85       	ldd	r23, Y+12	; 0x0c
    1196:	8d 85       	ldd	r24, Y+13	; 0x0d
    1198:	9e 85       	ldd	r25, Y+14	; 0x0e
    119a:	20 e0       	ldi	r18, 0x00	; 0
    119c:	30 e0       	ldi	r19, 0x00	; 0
    119e:	40 e2       	ldi	r20, 0x20	; 32
    11a0:	51 e4       	ldi	r21, 0x41	; 65
    11a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11a6:	dc 01       	movw	r26, r24
    11a8:	cb 01       	movw	r24, r22
    11aa:	bc 01       	movw	r22, r24
    11ac:	cd 01       	movw	r24, r26
    11ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11b2:	dc 01       	movw	r26, r24
    11b4:	cb 01       	movw	r24, r22
    11b6:	9e 83       	std	Y+6, r25	; 0x06
    11b8:	8d 83       	std	Y+5, r24	; 0x05
    11ba:	0f c0       	rjmp	.+30     	; 0x11da <main+0x60e>
    11bc:	89 e1       	ldi	r24, 0x19	; 25
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	9c 83       	std	Y+4, r25	; 0x04
    11c2:	8b 83       	std	Y+3, r24	; 0x03
    11c4:	8b 81       	ldd	r24, Y+3	; 0x03
    11c6:	9c 81       	ldd	r25, Y+4	; 0x04
    11c8:	01 97       	sbiw	r24, 0x01	; 1
    11ca:	f1 f7       	brne	.-4      	; 0x11c8 <main+0x5fc>
    11cc:	9c 83       	std	Y+4, r25	; 0x04
    11ce:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11d0:	8d 81       	ldd	r24, Y+5	; 0x05
    11d2:	9e 81       	ldd	r25, Y+6	; 0x06
    11d4:	01 97       	sbiw	r24, 0x01	; 1
    11d6:	9e 83       	std	Y+6, r25	; 0x06
    11d8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11da:	8d 81       	ldd	r24, Y+5	; 0x05
    11dc:	9e 81       	ldd	r25, Y+6	; 0x06
    11de:	00 97       	sbiw	r24, 0x00	; 0
    11e0:	69 f7       	brne	.-38     	; 0x11bc <main+0x5f0>
    11e2:	14 c0       	rjmp	.+40     	; 0x120c <main+0x640>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11e4:	6f 81       	ldd	r22, Y+7	; 0x07
    11e6:	78 85       	ldd	r23, Y+8	; 0x08
    11e8:	89 85       	ldd	r24, Y+9	; 0x09
    11ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    11ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11f0:	dc 01       	movw	r26, r24
    11f2:	cb 01       	movw	r24, r22
    11f4:	9e 83       	std	Y+6, r25	; 0x06
    11f6:	8d 83       	std	Y+5, r24	; 0x05
    11f8:	8d 81       	ldd	r24, Y+5	; 0x05
    11fa:	9e 81       	ldd	r25, Y+6	; 0x06
    11fc:	9a 83       	std	Y+2, r25	; 0x02
    11fe:	89 83       	std	Y+1, r24	; 0x01
    1200:	89 81       	ldd	r24, Y+1	; 0x01
    1202:	9a 81       	ldd	r25, Y+2	; 0x02
    1204:	01 97       	sbiw	r24, 0x01	; 1
    1206:	f1 f7       	brne	.-4      	; 0x1204 <main+0x638>
    1208:	9a 83       	std	Y+2, r25	; 0x02
    120a:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(10);
				pass_to_send[i] = data; 				// store it in array to send it to MC1
			}
			while (UART_recieveByte() != MC_READY) { 	// wait until MC1 is ready to receive password
			};
			for (int i = 0; i < Pass_Size; i++) {
    120c:	89 ad       	ldd	r24, Y+57	; 0x39
    120e:	9a ad       	ldd	r25, Y+58	; 0x3a
    1210:	01 96       	adiw	r24, 0x01	; 1
    1212:	9a af       	std	Y+58, r25	; 0x3a
    1214:	89 af       	std	Y+57, r24	; 0x39
    1216:	89 ad       	ldd	r24, Y+57	; 0x39
    1218:	9a ad       	ldd	r25, Y+58	; 0x3a
    121a:	85 30       	cpi	r24, 0x05	; 5
    121c:	91 05       	cpc	r25, r1
    121e:	0c f4       	brge	.+2      	; 0x1222 <main+0x656>
    1220:	78 cf       	rjmp	.-272    	; 0x1112 <main+0x546>
    1222:	a5 cd       	rjmp	.-1206   	; 0xd6e <main+0x1a2>
				UART_sendByte(pass_to_send[i]);
				_delay_ms(100);
			}
		} else if (command == BUZZER_ON) { 				// if received command from MC1 to turn on the buzzer
    1224:	fe 01       	movw	r30, r28
    1226:	ef 5b       	subi	r30, 0xBF	; 191
    1228:	ff 4f       	sbci	r31, 0xFF	; 255
    122a:	80 81       	ld	r24, Z
    122c:	86 3f       	cpi	r24, 0xF6	; 246
    122e:	49 f4       	brne	.+18     	; 0x1242 <main+0x676>
			Buzzer_ON();
    1230:	0e 94 b4 05 	call	0xb68	; 0xb68 <Buzzer_ON>
			while (UART_recieveByte() != BUZZER_OFF) { // wait until MC1 send a command to turn off buzzer
    1234:	0e 94 22 10 	call	0x2044	; 0x2044 <UART_recieveByte>
    1238:	87 3f       	cpi	r24, 0xF7	; 247
    123a:	e1 f7       	brne	.-8      	; 0x1234 <main+0x668>
			};
			Buzzer_OFF();
    123c:	0e 94 c0 05 	call	0xb80	; 0xb80 <Buzzer_OFF>
    1240:	96 cd       	rjmp	.-1236   	; 0xd6e <main+0x1a2>
		} else if (command == OPEN) { 			// if received from MC1 to open the door
    1242:	fe 01       	movw	r30, r28
    1244:	ef 5b       	subi	r30, 0xBF	; 191
    1246:	ff 4f       	sbci	r31, 0xFF	; 255
    1248:	80 81       	ld	r24, Z
    124a:	82 3f       	cpi	r24, 0xF2	; 242
    124c:	21 f4       	brne	.+8      	; 0x1256 <main+0x68a>
			DcMotor_Rotate(CW); 				// rotate the motor CW
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	0e 94 7d 09 	call	0x12fa	; 0x12fa <DcMotor_Rotate>
    1254:	8c cd       	rjmp	.-1256   	; 0xd6e <main+0x1a2>

		} else if (command == CLOSE) { 			// if received from MC1 to close the door
    1256:	fe 01       	movw	r30, r28
    1258:	ef 5b       	subi	r30, 0xBF	; 191
    125a:	ff 4f       	sbci	r31, 0xFF	; 255
    125c:	80 81       	ld	r24, Z
    125e:	83 3f       	cpi	r24, 0xF3	; 243
    1260:	31 f5       	brne	.+76     	; 0x12ae <main+0x6e2>
			DcMotor_Rotate(ACW); 				// rotate the motor ACW
    1262:	82 e0       	ldi	r24, 0x02	; 2
    1264:	0e 94 7d 09 	call	0x12fa	; 0x12fa <DcMotor_Rotate>

			Timer0_init(&timer0_config);
    1268:	ce 01       	movw	r24, r28
    126a:	86 5a       	subi	r24, 0xA6	; 166
    126c:	9f 4f       	sbci	r25, 0xFF	; 255
    126e:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <Timer0_init>
			while(count2 != 458){}; //15 sec
    1272:	80 91 7c 00 	lds	r24, 0x007C
    1276:	90 91 7d 00 	lds	r25, 0x007D
    127a:	a0 91 7e 00 	lds	r26, 0x007E
    127e:	b0 91 7f 00 	lds	r27, 0x007F
    1282:	8a 3c       	cpi	r24, 0xCA	; 202
    1284:	f1 e0       	ldi	r31, 0x01	; 1
    1286:	9f 07       	cpc	r25, r31
    1288:	f0 e0       	ldi	r31, 0x00	; 0
    128a:	af 07       	cpc	r26, r31
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	bf 07       	cpc	r27, r31
    1290:	81 f7       	brne	.-32     	; 0x1272 <main+0x6a6>
			count2=0;
    1292:	10 92 7c 00 	sts	0x007C, r1
    1296:	10 92 7d 00 	sts	0x007D, r1
    129a:	10 92 7e 00 	sts	0x007E, r1
    129e:	10 92 7f 00 	sts	0x007F, r1
			Timer0_DeInit();
    12a2:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <Timer0_DeInit>

			DcMotor_Rotate(stop); 				// stop the motor
    12a6:	80 e0       	ldi	r24, 0x00	; 0
    12a8:	0e 94 7d 09 	call	0x12fa	; 0x12fa <DcMotor_Rotate>
    12ac:	60 cd       	rjmp	.-1344   	; 0xd6e <main+0x1a2>
		} else if (command == WAIT) { 			// leave the door open
    12ae:	fe 01       	movw	r30, r28
    12b0:	ef 5b       	subi	r30, 0xBF	; 191
    12b2:	ff 4f       	sbci	r31, 0xFF	; 255
    12b4:	80 81       	ld	r24, Z
    12b6:	85 3f       	cpi	r24, 0xF5	; 245
    12b8:	09 f0       	breq	.+2      	; 0x12bc <main+0x6f0>
    12ba:	59 cd       	rjmp	.-1358   	; 0xd6e <main+0x1a2>
			DcMotor_Rotate(stop); 				// stop the motor
    12bc:	80 e0       	ldi	r24, 0x00	; 0
    12be:	0e 94 7d 09 	call	0x12fa	; 0x12fa <DcMotor_Rotate>
    12c2:	55 cd       	rjmp	.-1366   	; 0xd6e <main+0x1a2>

000012c4 <DcMotor_Init>:
 * Description :
 * The Function responsible for setup the direction for the two
 * motor pins through the GPIO driver.
 */
void DcMotor_Init(void)
{
    12c4:	df 93       	push	r29
    12c6:	cf 93       	push	r28
    12c8:	cd b7       	in	r28, 0x3d	; 61
    12ca:	de b7       	in	r29, 0x3e	; 62

	GPIO_setupPinDirection(DC_Motor_PORT_ID,DC_Motor_PIN1_ID, PIN_OUTPUT);  //setup DC motor pin1 direction as output
    12cc:	81 e0       	ldi	r24, 0x01	; 1
    12ce:	60 e0       	ldi	r22, 0x00	; 0
    12d0:	41 e0       	ldi	r20, 0x01	; 1
    12d2:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_Motor_PORT_ID,DC_Motor_PIN2_ID, PIN_OUTPUT);  //setup DC motor pin2 direction as output
    12d6:	81 e0       	ldi	r24, 0x01	; 1
    12d8:	61 e0       	ldi	r22, 0x01	; 1
    12da:	41 e0       	ldi	r20, 0x01	; 1
    12dc:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <GPIO_setupPinDirection>

	//Stop at the DC-Motor at the beginning through the GPIO driver.
	GPIO_writePin(DC_Motor_PORT_ID,DC_Motor_PIN1_ID,LOGIC_LOW);
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	60 e0       	ldi	r22, 0x00	; 0
    12e4:	40 e0       	ldi	r20, 0x00	; 0
    12e6:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>
	GPIO_writePin(DC_Motor_PORT_ID,DC_Motor_PIN2_ID,LOGIC_LOW);
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	61 e0       	ldi	r22, 0x01	; 1
    12ee:	40 e0       	ldi	r20, 0x00	; 0
    12f0:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>


}
    12f4:	cf 91       	pop	r28
    12f6:	df 91       	pop	r29
    12f8:	08 95       	ret

000012fa <DcMotor_Rotate>:
 * stop the motor based on the state input state value.
 * Send the required duty cycle to the PWM driver based on the
 * required speed value.
 */
void DcMotor_Rotate(DcMotor_State state)
{
    12fa:	df 93       	push	r29
    12fc:	cf 93       	push	r28
    12fe:	00 d0       	rcall	.+0      	; 0x1300 <DcMotor_Rotate+0x6>
    1300:	0f 92       	push	r0
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
    1306:	89 83       	std	Y+1, r24	; 0x01




	switch(state)
    1308:	89 81       	ldd	r24, Y+1	; 0x01
    130a:	28 2f       	mov	r18, r24
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	3b 83       	std	Y+3, r19	; 0x03
    1310:	2a 83       	std	Y+2, r18	; 0x02
    1312:	8a 81       	ldd	r24, Y+2	; 0x02
    1314:	9b 81       	ldd	r25, Y+3	; 0x03
    1316:	81 30       	cpi	r24, 0x01	; 1
    1318:	91 05       	cpc	r25, r1
    131a:	a1 f0       	breq	.+40     	; 0x1344 <DcMotor_Rotate+0x4a>
    131c:	2a 81       	ldd	r18, Y+2	; 0x02
    131e:	3b 81       	ldd	r19, Y+3	; 0x03
    1320:	22 30       	cpi	r18, 0x02	; 2
    1322:	31 05       	cpc	r19, r1
    1324:	d1 f0       	breq	.+52     	; 0x135a <DcMotor_Rotate+0x60>
    1326:	8a 81       	ldd	r24, Y+2	; 0x02
    1328:	9b 81       	ldd	r25, Y+3	; 0x03
    132a:	00 97       	sbiw	r24, 0x00	; 0
    132c:	01 f5       	brne	.+64     	; 0x136e <DcMotor_Rotate+0x74>
	{
		case stop:
			GPIO_writePin(DC_Motor_PORT_ID,DC_Motor_PIN1_ID,LOGIC_LOW);
    132e:	81 e0       	ldi	r24, 0x01	; 1
    1330:	60 e0       	ldi	r22, 0x00	; 0
    1332:	40 e0       	ldi	r20, 0x00	; 0
    1334:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>
			GPIO_writePin(DC_Motor_PORT_ID,DC_Motor_PIN2_ID,LOGIC_LOW);
    1338:	81 e0       	ldi	r24, 0x01	; 1
    133a:	61 e0       	ldi	r22, 0x01	; 1
    133c:	40 e0       	ldi	r20, 0x00	; 0
    133e:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>
    1342:	15 c0       	rjmp	.+42     	; 0x136e <DcMotor_Rotate+0x74>
				break;

		case CW:
			GPIO_writePin(DC_Motor_PORT_ID,DC_Motor_PIN1_ID,LOGIC_HIGH);
    1344:	81 e0       	ldi	r24, 0x01	; 1
    1346:	60 e0       	ldi	r22, 0x00	; 0
    1348:	41 e0       	ldi	r20, 0x01	; 1
    134a:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>
			GPIO_writePin(DC_Motor_PORT_ID,DC_Motor_PIN2_ID,LOGIC_LOW);
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	61 e0       	ldi	r22, 0x01	; 1
    1352:	40 e0       	ldi	r20, 0x00	; 0
    1354:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>
    1358:	0a c0       	rjmp	.+20     	; 0x136e <DcMotor_Rotate+0x74>
				break;

		case ACW:
			GPIO_writePin(DC_Motor_PORT_ID,DC_Motor_PIN1_ID,LOGIC_LOW);
    135a:	81 e0       	ldi	r24, 0x01	; 1
    135c:	60 e0       	ldi	r22, 0x00	; 0
    135e:	40 e0       	ldi	r20, 0x00	; 0
    1360:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>
			GPIO_writePin(DC_Motor_PORT_ID,DC_Motor_PIN2_ID,LOGIC_HIGH);
    1364:	81 e0       	ldi	r24, 0x01	; 1
    1366:	61 e0       	ldi	r22, 0x01	; 1
    1368:	41 e0       	ldi	r20, 0x01	; 1
    136a:	0e 94 49 0b 	call	0x1692	; 0x1692 <GPIO_writePin>
				break;
	}

}
    136e:	0f 90       	pop	r0
    1370:	0f 90       	pop	r0
    1372:	0f 90       	pop	r0
    1374:	cf 91       	pop	r28
    1376:	df 91       	pop	r29
    1378:	08 95       	ret

0000137a <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    137a:	df 93       	push	r29
    137c:	cf 93       	push	r28
    137e:	00 d0       	rcall	.+0      	; 0x1380 <EEPROM_writeByte+0x6>
    1380:	00 d0       	rcall	.+0      	; 0x1382 <EEPROM_writeByte+0x8>
    1382:	cd b7       	in	r28, 0x3d	; 61
    1384:	de b7       	in	r29, 0x3e	; 62
    1386:	9a 83       	std	Y+2, r25	; 0x02
    1388:	89 83       	std	Y+1, r24	; 0x01
    138a:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    138c:	0e 94 20 0f 	call	0x1e40	; 0x1e40 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1390:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    1394:	88 30       	cpi	r24, 0x08	; 8
    1396:	11 f0       	breq	.+4      	; 0x139c <EEPROM_writeByte+0x22>
        return ERROR;
    1398:	1c 82       	std	Y+4, r1	; 0x04
    139a:	28 c0       	rjmp	.+80     	; 0x13ec <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    139c:	89 81       	ldd	r24, Y+1	; 0x01
    139e:	9a 81       	ldd	r25, Y+2	; 0x02
    13a0:	80 70       	andi	r24, 0x00	; 0
    13a2:	97 70       	andi	r25, 0x07	; 7
    13a4:	88 0f       	add	r24, r24
    13a6:	89 2f       	mov	r24, r25
    13a8:	88 1f       	adc	r24, r24
    13aa:	99 0b       	sbc	r25, r25
    13ac:	91 95       	neg	r25
    13ae:	80 6a       	ori	r24, 0xA0	; 160
    13b0:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    13b4:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    13b8:	88 31       	cpi	r24, 0x18	; 24
    13ba:	11 f0       	breq	.+4      	; 0x13c0 <EEPROM_writeByte+0x46>
        return ERROR; 
    13bc:	1c 82       	std	Y+4, r1	; 0x04
    13be:	16 c0       	rjmp	.+44     	; 0x13ec <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    13c0:	89 81       	ldd	r24, Y+1	; 0x01
    13c2:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    13c6:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    13ca:	88 32       	cpi	r24, 0x28	; 40
    13cc:	11 f0       	breq	.+4      	; 0x13d2 <EEPROM_writeByte+0x58>
        return ERROR;
    13ce:	1c 82       	std	Y+4, r1	; 0x04
    13d0:	0d c0       	rjmp	.+26     	; 0x13ec <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    13d2:	8b 81       	ldd	r24, Y+3	; 0x03
    13d4:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    13d8:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    13dc:	88 32       	cpi	r24, 0x28	; 40
    13de:	11 f0       	breq	.+4      	; 0x13e4 <EEPROM_writeByte+0x6a>
        return ERROR;
    13e0:	1c 82       	std	Y+4, r1	; 0x04
    13e2:	04 c0       	rjmp	.+8      	; 0x13ec <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    13e4:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <TWI_stop>
	
    return SUCCESS;
    13e8:	81 e0       	ldi	r24, 0x01	; 1
    13ea:	8c 83       	std	Y+4, r24	; 0x04
    13ec:	8c 81       	ldd	r24, Y+4	; 0x04
}
    13ee:	0f 90       	pop	r0
    13f0:	0f 90       	pop	r0
    13f2:	0f 90       	pop	r0
    13f4:	0f 90       	pop	r0
    13f6:	cf 91       	pop	r28
    13f8:	df 91       	pop	r29
    13fa:	08 95       	ret

000013fc <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    13fc:	df 93       	push	r29
    13fe:	cf 93       	push	r28
    1400:	00 d0       	rcall	.+0      	; 0x1402 <EEPROM_readByte+0x6>
    1402:	00 d0       	rcall	.+0      	; 0x1404 <EEPROM_readByte+0x8>
    1404:	0f 92       	push	r0
    1406:	cd b7       	in	r28, 0x3d	; 61
    1408:	de b7       	in	r29, 0x3e	; 62
    140a:	9a 83       	std	Y+2, r25	; 0x02
    140c:	89 83       	std	Y+1, r24	; 0x01
    140e:	7c 83       	std	Y+4, r23	; 0x04
    1410:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1412:	0e 94 20 0f 	call	0x1e40	; 0x1e40 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1416:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    141a:	88 30       	cpi	r24, 0x08	; 8
    141c:	11 f0       	breq	.+4      	; 0x1422 <EEPROM_readByte+0x26>
        return ERROR;
    141e:	1d 82       	std	Y+5, r1	; 0x05
    1420:	44 c0       	rjmp	.+136    	; 0x14aa <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1422:	89 81       	ldd	r24, Y+1	; 0x01
    1424:	9a 81       	ldd	r25, Y+2	; 0x02
    1426:	80 70       	andi	r24, 0x00	; 0
    1428:	97 70       	andi	r25, 0x07	; 7
    142a:	88 0f       	add	r24, r24
    142c:	89 2f       	mov	r24, r25
    142e:	88 1f       	adc	r24, r24
    1430:	99 0b       	sbc	r25, r25
    1432:	91 95       	neg	r25
    1434:	80 6a       	ori	r24, 0xA0	; 160
    1436:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    143a:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    143e:	88 31       	cpi	r24, 0x18	; 24
    1440:	11 f0       	breq	.+4      	; 0x1446 <EEPROM_readByte+0x4a>
        return ERROR;
    1442:	1d 82       	std	Y+5, r1	; 0x05
    1444:	32 c0       	rjmp	.+100    	; 0x14aa <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1446:	89 81       	ldd	r24, Y+1	; 0x01
    1448:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    144c:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    1450:	88 32       	cpi	r24, 0x28	; 40
    1452:	11 f0       	breq	.+4      	; 0x1458 <EEPROM_readByte+0x5c>
        return ERROR;
    1454:	1d 82       	std	Y+5, r1	; 0x05
    1456:	29 c0       	rjmp	.+82     	; 0x14aa <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    1458:	0e 94 20 0f 	call	0x1e40	; 0x1e40 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    145c:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    1460:	80 31       	cpi	r24, 0x10	; 16
    1462:	11 f0       	breq	.+4      	; 0x1468 <EEPROM_readByte+0x6c>
        return ERROR;
    1464:	1d 82       	std	Y+5, r1	; 0x05
    1466:	21 c0       	rjmp	.+66     	; 0x14aa <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1468:	89 81       	ldd	r24, Y+1	; 0x01
    146a:	9a 81       	ldd	r25, Y+2	; 0x02
    146c:	80 70       	andi	r24, 0x00	; 0
    146e:	97 70       	andi	r25, 0x07	; 7
    1470:	88 0f       	add	r24, r24
    1472:	89 2f       	mov	r24, r25
    1474:	88 1f       	adc	r24, r24
    1476:	99 0b       	sbc	r25, r25
    1478:	91 95       	neg	r25
    147a:	81 6a       	ori	r24, 0xA1	; 161
    147c:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1480:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    1484:	80 34       	cpi	r24, 0x40	; 64
    1486:	11 f0       	breq	.+4      	; 0x148c <EEPROM_readByte+0x90>
        return ERROR;
    1488:	1d 82       	std	Y+5, r1	; 0x05
    148a:	0f c0       	rjmp	.+30     	; 0x14aa <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    148c:	0e 94 65 0f 	call	0x1eca	; 0x1eca <TWI_readByteWithNACK>
    1490:	eb 81       	ldd	r30, Y+3	; 0x03
    1492:	fc 81       	ldd	r31, Y+4	; 0x04
    1494:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1496:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <TWI_getStatus>
    149a:	88 35       	cpi	r24, 0x58	; 88
    149c:	11 f0       	breq	.+4      	; 0x14a2 <EEPROM_readByte+0xa6>
        return ERROR;
    149e:	1d 82       	std	Y+5, r1	; 0x05
    14a0:	04 c0       	rjmp	.+8      	; 0x14aa <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    14a2:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <TWI_stop>

    return SUCCESS;
    14a6:	81 e0       	ldi	r24, 0x01	; 1
    14a8:	8d 83       	std	Y+5, r24	; 0x05
    14aa:	8d 81       	ldd	r24, Y+5	; 0x05
}
    14ac:	0f 90       	pop	r0
    14ae:	0f 90       	pop	r0
    14b0:	0f 90       	pop	r0
    14b2:	0f 90       	pop	r0
    14b4:	0f 90       	pop	r0
    14b6:	cf 91       	pop	r28
    14b8:	df 91       	pop	r29
    14ba:	08 95       	ret

000014bc <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    14bc:	df 93       	push	r29
    14be:	cf 93       	push	r28
    14c0:	00 d0       	rcall	.+0      	; 0x14c2 <GPIO_setupPinDirection+0x6>
    14c2:	00 d0       	rcall	.+0      	; 0x14c4 <GPIO_setupPinDirection+0x8>
    14c4:	0f 92       	push	r0
    14c6:	cd b7       	in	r28, 0x3d	; 61
    14c8:	de b7       	in	r29, 0x3e	; 62
    14ca:	89 83       	std	Y+1, r24	; 0x01
    14cc:	6a 83       	std	Y+2, r22	; 0x02
    14ce:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PORTS value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    14d0:	8a 81       	ldd	r24, Y+2	; 0x02
    14d2:	88 30       	cpi	r24, 0x08	; 8
    14d4:	08 f0       	brcs	.+2      	; 0x14d8 <GPIO_setupPinDirection+0x1c>
    14d6:	d5 c0       	rjmp	.+426    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
    14d8:	89 81       	ldd	r24, Y+1	; 0x01
    14da:	84 30       	cpi	r24, 0x04	; 4
    14dc:	08 f0       	brcs	.+2      	; 0x14e0 <GPIO_setupPinDirection+0x24>
    14de:	d1 c0       	rjmp	.+418    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    14e0:	89 81       	ldd	r24, Y+1	; 0x01
    14e2:	28 2f       	mov	r18, r24
    14e4:	30 e0       	ldi	r19, 0x00	; 0
    14e6:	3d 83       	std	Y+5, r19	; 0x05
    14e8:	2c 83       	std	Y+4, r18	; 0x04
    14ea:	8c 81       	ldd	r24, Y+4	; 0x04
    14ec:	9d 81       	ldd	r25, Y+5	; 0x05
    14ee:	81 30       	cpi	r24, 0x01	; 1
    14f0:	91 05       	cpc	r25, r1
    14f2:	09 f4       	brne	.+2      	; 0x14f6 <GPIO_setupPinDirection+0x3a>
    14f4:	43 c0       	rjmp	.+134    	; 0x157c <GPIO_setupPinDirection+0xc0>
    14f6:	2c 81       	ldd	r18, Y+4	; 0x04
    14f8:	3d 81       	ldd	r19, Y+5	; 0x05
    14fa:	22 30       	cpi	r18, 0x02	; 2
    14fc:	31 05       	cpc	r19, r1
    14fe:	2c f4       	brge	.+10     	; 0x150a <GPIO_setupPinDirection+0x4e>
    1500:	8c 81       	ldd	r24, Y+4	; 0x04
    1502:	9d 81       	ldd	r25, Y+5	; 0x05
    1504:	00 97       	sbiw	r24, 0x00	; 0
    1506:	71 f0       	breq	.+28     	; 0x1524 <GPIO_setupPinDirection+0x68>
    1508:	bc c0       	rjmp	.+376    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
    150a:	2c 81       	ldd	r18, Y+4	; 0x04
    150c:	3d 81       	ldd	r19, Y+5	; 0x05
    150e:	22 30       	cpi	r18, 0x02	; 2
    1510:	31 05       	cpc	r19, r1
    1512:	09 f4       	brne	.+2      	; 0x1516 <GPIO_setupPinDirection+0x5a>
    1514:	5f c0       	rjmp	.+190    	; 0x15d4 <GPIO_setupPinDirection+0x118>
    1516:	8c 81       	ldd	r24, Y+4	; 0x04
    1518:	9d 81       	ldd	r25, Y+5	; 0x05
    151a:	83 30       	cpi	r24, 0x03	; 3
    151c:	91 05       	cpc	r25, r1
    151e:	09 f4       	brne	.+2      	; 0x1522 <GPIO_setupPinDirection+0x66>
    1520:	85 c0       	rjmp	.+266    	; 0x162c <GPIO_setupPinDirection+0x170>
    1522:	af c0       	rjmp	.+350    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1524:	8b 81       	ldd	r24, Y+3	; 0x03
    1526:	81 30       	cpi	r24, 0x01	; 1
    1528:	a1 f4       	brne	.+40     	; 0x1552 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    152a:	aa e3       	ldi	r26, 0x3A	; 58
    152c:	b0 e0       	ldi	r27, 0x00	; 0
    152e:	ea e3       	ldi	r30, 0x3A	; 58
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	48 2f       	mov	r20, r24
    1536:	8a 81       	ldd	r24, Y+2	; 0x02
    1538:	28 2f       	mov	r18, r24
    153a:	30 e0       	ldi	r19, 0x00	; 0
    153c:	81 e0       	ldi	r24, 0x01	; 1
    153e:	90 e0       	ldi	r25, 0x00	; 0
    1540:	02 2e       	mov	r0, r18
    1542:	02 c0       	rjmp	.+4      	; 0x1548 <GPIO_setupPinDirection+0x8c>
    1544:	88 0f       	add	r24, r24
    1546:	99 1f       	adc	r25, r25
    1548:	0a 94       	dec	r0
    154a:	e2 f7       	brpl	.-8      	; 0x1544 <GPIO_setupPinDirection+0x88>
    154c:	84 2b       	or	r24, r20
    154e:	8c 93       	st	X, r24
    1550:	98 c0       	rjmp	.+304    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1552:	aa e3       	ldi	r26, 0x3A	; 58
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	ea e3       	ldi	r30, 0x3A	; 58
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	48 2f       	mov	r20, r24
    155e:	8a 81       	ldd	r24, Y+2	; 0x02
    1560:	28 2f       	mov	r18, r24
    1562:	30 e0       	ldi	r19, 0x00	; 0
    1564:	81 e0       	ldi	r24, 0x01	; 1
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	02 2e       	mov	r0, r18
    156a:	02 c0       	rjmp	.+4      	; 0x1570 <GPIO_setupPinDirection+0xb4>
    156c:	88 0f       	add	r24, r24
    156e:	99 1f       	adc	r25, r25
    1570:	0a 94       	dec	r0
    1572:	e2 f7       	brpl	.-8      	; 0x156c <GPIO_setupPinDirection+0xb0>
    1574:	80 95       	com	r24
    1576:	84 23       	and	r24, r20
    1578:	8c 93       	st	X, r24
    157a:	83 c0       	rjmp	.+262    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    157c:	8b 81       	ldd	r24, Y+3	; 0x03
    157e:	81 30       	cpi	r24, 0x01	; 1
    1580:	a1 f4       	brne	.+40     	; 0x15aa <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1582:	a7 e3       	ldi	r26, 0x37	; 55
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	e7 e3       	ldi	r30, 0x37	; 55
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	48 2f       	mov	r20, r24
    158e:	8a 81       	ldd	r24, Y+2	; 0x02
    1590:	28 2f       	mov	r18, r24
    1592:	30 e0       	ldi	r19, 0x00	; 0
    1594:	81 e0       	ldi	r24, 0x01	; 1
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	02 2e       	mov	r0, r18
    159a:	02 c0       	rjmp	.+4      	; 0x15a0 <GPIO_setupPinDirection+0xe4>
    159c:	88 0f       	add	r24, r24
    159e:	99 1f       	adc	r25, r25
    15a0:	0a 94       	dec	r0
    15a2:	e2 f7       	brpl	.-8      	; 0x159c <GPIO_setupPinDirection+0xe0>
    15a4:	84 2b       	or	r24, r20
    15a6:	8c 93       	st	X, r24
    15a8:	6c c0       	rjmp	.+216    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    15aa:	a7 e3       	ldi	r26, 0x37	; 55
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	e7 e3       	ldi	r30, 0x37	; 55
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	48 2f       	mov	r20, r24
    15b6:	8a 81       	ldd	r24, Y+2	; 0x02
    15b8:	28 2f       	mov	r18, r24
    15ba:	30 e0       	ldi	r19, 0x00	; 0
    15bc:	81 e0       	ldi	r24, 0x01	; 1
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	02 2e       	mov	r0, r18
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <GPIO_setupPinDirection+0x10c>
    15c4:	88 0f       	add	r24, r24
    15c6:	99 1f       	adc	r25, r25
    15c8:	0a 94       	dec	r0
    15ca:	e2 f7       	brpl	.-8      	; 0x15c4 <GPIO_setupPinDirection+0x108>
    15cc:	80 95       	com	r24
    15ce:	84 23       	and	r24, r20
    15d0:	8c 93       	st	X, r24
    15d2:	57 c0       	rjmp	.+174    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    15d4:	8b 81       	ldd	r24, Y+3	; 0x03
    15d6:	81 30       	cpi	r24, 0x01	; 1
    15d8:	a1 f4       	brne	.+40     	; 0x1602 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    15da:	a4 e3       	ldi	r26, 0x34	; 52
    15dc:	b0 e0       	ldi	r27, 0x00	; 0
    15de:	e4 e3       	ldi	r30, 0x34	; 52
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	80 81       	ld	r24, Z
    15e4:	48 2f       	mov	r20, r24
    15e6:	8a 81       	ldd	r24, Y+2	; 0x02
    15e8:	28 2f       	mov	r18, r24
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	81 e0       	ldi	r24, 0x01	; 1
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	02 2e       	mov	r0, r18
    15f2:	02 c0       	rjmp	.+4      	; 0x15f8 <GPIO_setupPinDirection+0x13c>
    15f4:	88 0f       	add	r24, r24
    15f6:	99 1f       	adc	r25, r25
    15f8:	0a 94       	dec	r0
    15fa:	e2 f7       	brpl	.-8      	; 0x15f4 <GPIO_setupPinDirection+0x138>
    15fc:	84 2b       	or	r24, r20
    15fe:	8c 93       	st	X, r24
    1600:	40 c0       	rjmp	.+128    	; 0x1682 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1602:	a4 e3       	ldi	r26, 0x34	; 52
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	e4 e3       	ldi	r30, 0x34	; 52
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
    160c:	48 2f       	mov	r20, r24
    160e:	8a 81       	ldd	r24, Y+2	; 0x02
    1610:	28 2f       	mov	r18, r24
    1612:	30 e0       	ldi	r19, 0x00	; 0
    1614:	81 e0       	ldi	r24, 0x01	; 1
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	02 2e       	mov	r0, r18
    161a:	02 c0       	rjmp	.+4      	; 0x1620 <GPIO_setupPinDirection+0x164>
    161c:	88 0f       	add	r24, r24
    161e:	99 1f       	adc	r25, r25
    1620:	0a 94       	dec	r0
    1622:	e2 f7       	brpl	.-8      	; 0x161c <GPIO_setupPinDirection+0x160>
    1624:	80 95       	com	r24
    1626:	84 23       	and	r24, r20
    1628:	8c 93       	st	X, r24
    162a:	2b c0       	rjmp	.+86     	; 0x1682 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    162c:	8b 81       	ldd	r24, Y+3	; 0x03
    162e:	81 30       	cpi	r24, 0x01	; 1
    1630:	a1 f4       	brne	.+40     	; 0x165a <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1632:	a1 e3       	ldi	r26, 0x31	; 49
    1634:	b0 e0       	ldi	r27, 0x00	; 0
    1636:	e1 e3       	ldi	r30, 0x31	; 49
    1638:	f0 e0       	ldi	r31, 0x00	; 0
    163a:	80 81       	ld	r24, Z
    163c:	48 2f       	mov	r20, r24
    163e:	8a 81       	ldd	r24, Y+2	; 0x02
    1640:	28 2f       	mov	r18, r24
    1642:	30 e0       	ldi	r19, 0x00	; 0
    1644:	81 e0       	ldi	r24, 0x01	; 1
    1646:	90 e0       	ldi	r25, 0x00	; 0
    1648:	02 2e       	mov	r0, r18
    164a:	02 c0       	rjmp	.+4      	; 0x1650 <GPIO_setupPinDirection+0x194>
    164c:	88 0f       	add	r24, r24
    164e:	99 1f       	adc	r25, r25
    1650:	0a 94       	dec	r0
    1652:	e2 f7       	brpl	.-8      	; 0x164c <GPIO_setupPinDirection+0x190>
    1654:	84 2b       	or	r24, r20
    1656:	8c 93       	st	X, r24
    1658:	14 c0       	rjmp	.+40     	; 0x1682 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    165a:	a1 e3       	ldi	r26, 0x31	; 49
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	e1 e3       	ldi	r30, 0x31	; 49
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	48 2f       	mov	r20, r24
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	28 2f       	mov	r18, r24
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	81 e0       	ldi	r24, 0x01	; 1
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	02 2e       	mov	r0, r18
    1672:	02 c0       	rjmp	.+4      	; 0x1678 <GPIO_setupPinDirection+0x1bc>
    1674:	88 0f       	add	r24, r24
    1676:	99 1f       	adc	r25, r25
    1678:	0a 94       	dec	r0
    167a:	e2 f7       	brpl	.-8      	; 0x1674 <GPIO_setupPinDirection+0x1b8>
    167c:	80 95       	com	r24
    167e:	84 23       	and	r24, r20
    1680:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1682:	0f 90       	pop	r0
    1684:	0f 90       	pop	r0
    1686:	0f 90       	pop	r0
    1688:	0f 90       	pop	r0
    168a:	0f 90       	pop	r0
    168c:	cf 91       	pop	r28
    168e:	df 91       	pop	r29
    1690:	08 95       	ret

00001692 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1692:	df 93       	push	r29
    1694:	cf 93       	push	r28
    1696:	00 d0       	rcall	.+0      	; 0x1698 <GPIO_writePin+0x6>
    1698:	00 d0       	rcall	.+0      	; 0x169a <GPIO_writePin+0x8>
    169a:	0f 92       	push	r0
    169c:	cd b7       	in	r28, 0x3d	; 61
    169e:	de b7       	in	r29, 0x3e	; 62
    16a0:	89 83       	std	Y+1, r24	; 0x01
    16a2:	6a 83       	std	Y+2, r22	; 0x02
    16a4:	4b 83       	std	Y+3, r20	; 0x03
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    16a6:	8a 81       	ldd	r24, Y+2	; 0x02
    16a8:	88 30       	cpi	r24, 0x08	; 8
    16aa:	08 f0       	brcs	.+2      	; 0x16ae <GPIO_writePin+0x1c>
    16ac:	d5 c0       	rjmp	.+426    	; 0x1858 <GPIO_writePin+0x1c6>
    16ae:	89 81       	ldd	r24, Y+1	; 0x01
    16b0:	84 30       	cpi	r24, 0x04	; 4
    16b2:	08 f0       	brcs	.+2      	; 0x16b6 <GPIO_writePin+0x24>
    16b4:	d1 c0       	rjmp	.+418    	; 0x1858 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    16b6:	89 81       	ldd	r24, Y+1	; 0x01
    16b8:	28 2f       	mov	r18, r24
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	3d 83       	std	Y+5, r19	; 0x05
    16be:	2c 83       	std	Y+4, r18	; 0x04
    16c0:	8c 81       	ldd	r24, Y+4	; 0x04
    16c2:	9d 81       	ldd	r25, Y+5	; 0x05
    16c4:	81 30       	cpi	r24, 0x01	; 1
    16c6:	91 05       	cpc	r25, r1
    16c8:	09 f4       	brne	.+2      	; 0x16cc <GPIO_writePin+0x3a>
    16ca:	43 c0       	rjmp	.+134    	; 0x1752 <GPIO_writePin+0xc0>
    16cc:	2c 81       	ldd	r18, Y+4	; 0x04
    16ce:	3d 81       	ldd	r19, Y+5	; 0x05
    16d0:	22 30       	cpi	r18, 0x02	; 2
    16d2:	31 05       	cpc	r19, r1
    16d4:	2c f4       	brge	.+10     	; 0x16e0 <GPIO_writePin+0x4e>
    16d6:	8c 81       	ldd	r24, Y+4	; 0x04
    16d8:	9d 81       	ldd	r25, Y+5	; 0x05
    16da:	00 97       	sbiw	r24, 0x00	; 0
    16dc:	71 f0       	breq	.+28     	; 0x16fa <GPIO_writePin+0x68>
    16de:	bc c0       	rjmp	.+376    	; 0x1858 <GPIO_writePin+0x1c6>
    16e0:	2c 81       	ldd	r18, Y+4	; 0x04
    16e2:	3d 81       	ldd	r19, Y+5	; 0x05
    16e4:	22 30       	cpi	r18, 0x02	; 2
    16e6:	31 05       	cpc	r19, r1
    16e8:	09 f4       	brne	.+2      	; 0x16ec <GPIO_writePin+0x5a>
    16ea:	5f c0       	rjmp	.+190    	; 0x17aa <GPIO_writePin+0x118>
    16ec:	8c 81       	ldd	r24, Y+4	; 0x04
    16ee:	9d 81       	ldd	r25, Y+5	; 0x05
    16f0:	83 30       	cpi	r24, 0x03	; 3
    16f2:	91 05       	cpc	r25, r1
    16f4:	09 f4       	brne	.+2      	; 0x16f8 <GPIO_writePin+0x66>
    16f6:	85 c0       	rjmp	.+266    	; 0x1802 <GPIO_writePin+0x170>
    16f8:	af c0       	rjmp	.+350    	; 0x1858 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    16fa:	8b 81       	ldd	r24, Y+3	; 0x03
    16fc:	81 30       	cpi	r24, 0x01	; 1
    16fe:	a1 f4       	brne	.+40     	; 0x1728 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1700:	ab e3       	ldi	r26, 0x3B	; 59
    1702:	b0 e0       	ldi	r27, 0x00	; 0
    1704:	eb e3       	ldi	r30, 0x3B	; 59
    1706:	f0 e0       	ldi	r31, 0x00	; 0
    1708:	80 81       	ld	r24, Z
    170a:	48 2f       	mov	r20, r24
    170c:	8a 81       	ldd	r24, Y+2	; 0x02
    170e:	28 2f       	mov	r18, r24
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	81 e0       	ldi	r24, 0x01	; 1
    1714:	90 e0       	ldi	r25, 0x00	; 0
    1716:	02 2e       	mov	r0, r18
    1718:	02 c0       	rjmp	.+4      	; 0x171e <GPIO_writePin+0x8c>
    171a:	88 0f       	add	r24, r24
    171c:	99 1f       	adc	r25, r25
    171e:	0a 94       	dec	r0
    1720:	e2 f7       	brpl	.-8      	; 0x171a <GPIO_writePin+0x88>
    1722:	84 2b       	or	r24, r20
    1724:	8c 93       	st	X, r24
    1726:	98 c0       	rjmp	.+304    	; 0x1858 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1728:	ab e3       	ldi	r26, 0x3B	; 59
    172a:	b0 e0       	ldi	r27, 0x00	; 0
    172c:	eb e3       	ldi	r30, 0x3B	; 59
    172e:	f0 e0       	ldi	r31, 0x00	; 0
    1730:	80 81       	ld	r24, Z
    1732:	48 2f       	mov	r20, r24
    1734:	8a 81       	ldd	r24, Y+2	; 0x02
    1736:	28 2f       	mov	r18, r24
    1738:	30 e0       	ldi	r19, 0x00	; 0
    173a:	81 e0       	ldi	r24, 0x01	; 1
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	02 2e       	mov	r0, r18
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <GPIO_writePin+0xb4>
    1742:	88 0f       	add	r24, r24
    1744:	99 1f       	adc	r25, r25
    1746:	0a 94       	dec	r0
    1748:	e2 f7       	brpl	.-8      	; 0x1742 <GPIO_writePin+0xb0>
    174a:	80 95       	com	r24
    174c:	84 23       	and	r24, r20
    174e:	8c 93       	st	X, r24
    1750:	83 c0       	rjmp	.+262    	; 0x1858 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1752:	8b 81       	ldd	r24, Y+3	; 0x03
    1754:	81 30       	cpi	r24, 0x01	; 1
    1756:	a1 f4       	brne	.+40     	; 0x1780 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1758:	a8 e3       	ldi	r26, 0x38	; 56
    175a:	b0 e0       	ldi	r27, 0x00	; 0
    175c:	e8 e3       	ldi	r30, 0x38	; 56
    175e:	f0 e0       	ldi	r31, 0x00	; 0
    1760:	80 81       	ld	r24, Z
    1762:	48 2f       	mov	r20, r24
    1764:	8a 81       	ldd	r24, Y+2	; 0x02
    1766:	28 2f       	mov	r18, r24
    1768:	30 e0       	ldi	r19, 0x00	; 0
    176a:	81 e0       	ldi	r24, 0x01	; 1
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	02 2e       	mov	r0, r18
    1770:	02 c0       	rjmp	.+4      	; 0x1776 <GPIO_writePin+0xe4>
    1772:	88 0f       	add	r24, r24
    1774:	99 1f       	adc	r25, r25
    1776:	0a 94       	dec	r0
    1778:	e2 f7       	brpl	.-8      	; 0x1772 <GPIO_writePin+0xe0>
    177a:	84 2b       	or	r24, r20
    177c:	8c 93       	st	X, r24
    177e:	6c c0       	rjmp	.+216    	; 0x1858 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1780:	a8 e3       	ldi	r26, 0x38	; 56
    1782:	b0 e0       	ldi	r27, 0x00	; 0
    1784:	e8 e3       	ldi	r30, 0x38	; 56
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	80 81       	ld	r24, Z
    178a:	48 2f       	mov	r20, r24
    178c:	8a 81       	ldd	r24, Y+2	; 0x02
    178e:	28 2f       	mov	r18, r24
    1790:	30 e0       	ldi	r19, 0x00	; 0
    1792:	81 e0       	ldi	r24, 0x01	; 1
    1794:	90 e0       	ldi	r25, 0x00	; 0
    1796:	02 2e       	mov	r0, r18
    1798:	02 c0       	rjmp	.+4      	; 0x179e <GPIO_writePin+0x10c>
    179a:	88 0f       	add	r24, r24
    179c:	99 1f       	adc	r25, r25
    179e:	0a 94       	dec	r0
    17a0:	e2 f7       	brpl	.-8      	; 0x179a <GPIO_writePin+0x108>
    17a2:	80 95       	com	r24
    17a4:	84 23       	and	r24, r20
    17a6:	8c 93       	st	X, r24
    17a8:	57 c0       	rjmp	.+174    	; 0x1858 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    17aa:	8b 81       	ldd	r24, Y+3	; 0x03
    17ac:	81 30       	cpi	r24, 0x01	; 1
    17ae:	a1 f4       	brne	.+40     	; 0x17d8 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    17b0:	a5 e3       	ldi	r26, 0x35	; 53
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	e5 e3       	ldi	r30, 0x35	; 53
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	80 81       	ld	r24, Z
    17ba:	48 2f       	mov	r20, r24
    17bc:	8a 81       	ldd	r24, Y+2	; 0x02
    17be:	28 2f       	mov	r18, r24
    17c0:	30 e0       	ldi	r19, 0x00	; 0
    17c2:	81 e0       	ldi	r24, 0x01	; 1
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	02 2e       	mov	r0, r18
    17c8:	02 c0       	rjmp	.+4      	; 0x17ce <GPIO_writePin+0x13c>
    17ca:	88 0f       	add	r24, r24
    17cc:	99 1f       	adc	r25, r25
    17ce:	0a 94       	dec	r0
    17d0:	e2 f7       	brpl	.-8      	; 0x17ca <GPIO_writePin+0x138>
    17d2:	84 2b       	or	r24, r20
    17d4:	8c 93       	st	X, r24
    17d6:	40 c0       	rjmp	.+128    	; 0x1858 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    17d8:	a5 e3       	ldi	r26, 0x35	; 53
    17da:	b0 e0       	ldi	r27, 0x00	; 0
    17dc:	e5 e3       	ldi	r30, 0x35	; 53
    17de:	f0 e0       	ldi	r31, 0x00	; 0
    17e0:	80 81       	ld	r24, Z
    17e2:	48 2f       	mov	r20, r24
    17e4:	8a 81       	ldd	r24, Y+2	; 0x02
    17e6:	28 2f       	mov	r18, r24
    17e8:	30 e0       	ldi	r19, 0x00	; 0
    17ea:	81 e0       	ldi	r24, 0x01	; 1
    17ec:	90 e0       	ldi	r25, 0x00	; 0
    17ee:	02 2e       	mov	r0, r18
    17f0:	02 c0       	rjmp	.+4      	; 0x17f6 <GPIO_writePin+0x164>
    17f2:	88 0f       	add	r24, r24
    17f4:	99 1f       	adc	r25, r25
    17f6:	0a 94       	dec	r0
    17f8:	e2 f7       	brpl	.-8      	; 0x17f2 <GPIO_writePin+0x160>
    17fa:	80 95       	com	r24
    17fc:	84 23       	and	r24, r20
    17fe:	8c 93       	st	X, r24
    1800:	2b c0       	rjmp	.+86     	; 0x1858 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1802:	8b 81       	ldd	r24, Y+3	; 0x03
    1804:	81 30       	cpi	r24, 0x01	; 1
    1806:	a1 f4       	brne	.+40     	; 0x1830 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1808:	a2 e3       	ldi	r26, 0x32	; 50
    180a:	b0 e0       	ldi	r27, 0x00	; 0
    180c:	e2 e3       	ldi	r30, 0x32	; 50
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	80 81       	ld	r24, Z
    1812:	48 2f       	mov	r20, r24
    1814:	8a 81       	ldd	r24, Y+2	; 0x02
    1816:	28 2f       	mov	r18, r24
    1818:	30 e0       	ldi	r19, 0x00	; 0
    181a:	81 e0       	ldi	r24, 0x01	; 1
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	02 2e       	mov	r0, r18
    1820:	02 c0       	rjmp	.+4      	; 0x1826 <GPIO_writePin+0x194>
    1822:	88 0f       	add	r24, r24
    1824:	99 1f       	adc	r25, r25
    1826:	0a 94       	dec	r0
    1828:	e2 f7       	brpl	.-8      	; 0x1822 <GPIO_writePin+0x190>
    182a:	84 2b       	or	r24, r20
    182c:	8c 93       	st	X, r24
    182e:	14 c0       	rjmp	.+40     	; 0x1858 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1830:	a2 e3       	ldi	r26, 0x32	; 50
    1832:	b0 e0       	ldi	r27, 0x00	; 0
    1834:	e2 e3       	ldi	r30, 0x32	; 50
    1836:	f0 e0       	ldi	r31, 0x00	; 0
    1838:	80 81       	ld	r24, Z
    183a:	48 2f       	mov	r20, r24
    183c:	8a 81       	ldd	r24, Y+2	; 0x02
    183e:	28 2f       	mov	r18, r24
    1840:	30 e0       	ldi	r19, 0x00	; 0
    1842:	81 e0       	ldi	r24, 0x01	; 1
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	02 2e       	mov	r0, r18
    1848:	02 c0       	rjmp	.+4      	; 0x184e <GPIO_writePin+0x1bc>
    184a:	88 0f       	add	r24, r24
    184c:	99 1f       	adc	r25, r25
    184e:	0a 94       	dec	r0
    1850:	e2 f7       	brpl	.-8      	; 0x184a <GPIO_writePin+0x1b8>
    1852:	80 95       	com	r24
    1854:	84 23       	and	r24, r20
    1856:	8c 93       	st	X, r24
			}
			break;
		}
	}

}
    1858:	0f 90       	pop	r0
    185a:	0f 90       	pop	r0
    185c:	0f 90       	pop	r0
    185e:	0f 90       	pop	r0
    1860:	0f 90       	pop	r0
    1862:	cf 91       	pop	r28
    1864:	df 91       	pop	r29
    1866:	08 95       	ret

00001868 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1868:	df 93       	push	r29
    186a:	cf 93       	push	r28
    186c:	00 d0       	rcall	.+0      	; 0x186e <GPIO_readPin+0x6>
    186e:	00 d0       	rcall	.+0      	; 0x1870 <GPIO_readPin+0x8>
    1870:	0f 92       	push	r0
    1872:	cd b7       	in	r28, 0x3d	; 61
    1874:	de b7       	in	r29, 0x3e	; 62
    1876:	8a 83       	std	Y+2, r24	; 0x02
    1878:	6b 83       	std	Y+3, r22	; 0x03
	uint8 value;
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    187a:	8b 81       	ldd	r24, Y+3	; 0x03
    187c:	88 30       	cpi	r24, 0x08	; 8
    187e:	18 f4       	brcc	.+6      	; 0x1886 <GPIO_readPin+0x1e>
    1880:	8a 81       	ldd	r24, Y+2	; 0x02
    1882:	84 30       	cpi	r24, 0x04	; 4
    1884:	10 f0       	brcs	.+4      	; 0x188a <GPIO_readPin+0x22>
	{
		value = LOGIC_LOW;
    1886:	19 82       	std	Y+1, r1	; 0x01
    1888:	80 c0       	rjmp	.+256    	; 0x198a <GPIO_readPin+0x122>
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    188a:	8a 81       	ldd	r24, Y+2	; 0x02
    188c:	28 2f       	mov	r18, r24
    188e:	30 e0       	ldi	r19, 0x00	; 0
    1890:	3d 83       	std	Y+5, r19	; 0x05
    1892:	2c 83       	std	Y+4, r18	; 0x04
    1894:	4c 81       	ldd	r20, Y+4	; 0x04
    1896:	5d 81       	ldd	r21, Y+5	; 0x05
    1898:	41 30       	cpi	r20, 0x01	; 1
    189a:	51 05       	cpc	r21, r1
    189c:	79 f1       	breq	.+94     	; 0x18fc <GPIO_readPin+0x94>
    189e:	8c 81       	ldd	r24, Y+4	; 0x04
    18a0:	9d 81       	ldd	r25, Y+5	; 0x05
    18a2:	82 30       	cpi	r24, 0x02	; 2
    18a4:	91 05       	cpc	r25, r1
    18a6:	34 f4       	brge	.+12     	; 0x18b4 <GPIO_readPin+0x4c>
    18a8:	2c 81       	ldd	r18, Y+4	; 0x04
    18aa:	3d 81       	ldd	r19, Y+5	; 0x05
    18ac:	21 15       	cp	r18, r1
    18ae:	31 05       	cpc	r19, r1
    18b0:	69 f0       	breq	.+26     	; 0x18cc <GPIO_readPin+0x64>
    18b2:	6b c0       	rjmp	.+214    	; 0x198a <GPIO_readPin+0x122>
    18b4:	4c 81       	ldd	r20, Y+4	; 0x04
    18b6:	5d 81       	ldd	r21, Y+5	; 0x05
    18b8:	42 30       	cpi	r20, 0x02	; 2
    18ba:	51 05       	cpc	r21, r1
    18bc:	b9 f1       	breq	.+110    	; 0x192c <GPIO_readPin+0xc4>
    18be:	8c 81       	ldd	r24, Y+4	; 0x04
    18c0:	9d 81       	ldd	r25, Y+5	; 0x05
    18c2:	83 30       	cpi	r24, 0x03	; 3
    18c4:	91 05       	cpc	r25, r1
    18c6:	09 f4       	brne	.+2      	; 0x18ca <GPIO_readPin+0x62>
    18c8:	49 c0       	rjmp	.+146    	; 0x195c <GPIO_readPin+0xf4>
    18ca:	5f c0       	rjmp	.+190    	; 0x198a <GPIO_readPin+0x122>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    18cc:	e9 e3       	ldi	r30, 0x39	; 57
    18ce:	f0 e0       	ldi	r31, 0x00	; 0
    18d0:	80 81       	ld	r24, Z
    18d2:	28 2f       	mov	r18, r24
    18d4:	30 e0       	ldi	r19, 0x00	; 0
    18d6:	8b 81       	ldd	r24, Y+3	; 0x03
    18d8:	88 2f       	mov	r24, r24
    18da:	90 e0       	ldi	r25, 0x00	; 0
    18dc:	a9 01       	movw	r20, r18
    18de:	02 c0       	rjmp	.+4      	; 0x18e4 <GPIO_readPin+0x7c>
    18e0:	55 95       	asr	r21
    18e2:	47 95       	ror	r20
    18e4:	8a 95       	dec	r24
    18e6:	e2 f7       	brpl	.-8      	; 0x18e0 <GPIO_readPin+0x78>
    18e8:	ca 01       	movw	r24, r20
    18ea:	81 70       	andi	r24, 0x01	; 1
    18ec:	90 70       	andi	r25, 0x00	; 0
    18ee:	88 23       	and	r24, r24
    18f0:	19 f0       	breq	.+6      	; 0x18f8 <GPIO_readPin+0x90>
			{
				value = LOGIC_HIGH;
    18f2:	81 e0       	ldi	r24, 0x01	; 1
    18f4:	89 83       	std	Y+1, r24	; 0x01
    18f6:	49 c0       	rjmp	.+146    	; 0x198a <GPIO_readPin+0x122>
			}
			else
			{
				value = LOGIC_LOW;
    18f8:	19 82       	std	Y+1, r1	; 0x01
    18fa:	47 c0       	rjmp	.+142    	; 0x198a <GPIO_readPin+0x122>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    18fc:	e6 e3       	ldi	r30, 0x36	; 54
    18fe:	f0 e0       	ldi	r31, 0x00	; 0
    1900:	80 81       	ld	r24, Z
    1902:	28 2f       	mov	r18, r24
    1904:	30 e0       	ldi	r19, 0x00	; 0
    1906:	8b 81       	ldd	r24, Y+3	; 0x03
    1908:	88 2f       	mov	r24, r24
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	a9 01       	movw	r20, r18
    190e:	02 c0       	rjmp	.+4      	; 0x1914 <GPIO_readPin+0xac>
    1910:	55 95       	asr	r21
    1912:	47 95       	ror	r20
    1914:	8a 95       	dec	r24
    1916:	e2 f7       	brpl	.-8      	; 0x1910 <GPIO_readPin+0xa8>
    1918:	ca 01       	movw	r24, r20
    191a:	81 70       	andi	r24, 0x01	; 1
    191c:	90 70       	andi	r25, 0x00	; 0
    191e:	88 23       	and	r24, r24
    1920:	19 f0       	breq	.+6      	; 0x1928 <GPIO_readPin+0xc0>
			{
				value = LOGIC_HIGH;
    1922:	81 e0       	ldi	r24, 0x01	; 1
    1924:	89 83       	std	Y+1, r24	; 0x01
    1926:	31 c0       	rjmp	.+98     	; 0x198a <GPIO_readPin+0x122>
			}
			else
			{
				value = LOGIC_LOW;
    1928:	19 82       	std	Y+1, r1	; 0x01
    192a:	2f c0       	rjmp	.+94     	; 0x198a <GPIO_readPin+0x122>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    192c:	e3 e3       	ldi	r30, 0x33	; 51
    192e:	f0 e0       	ldi	r31, 0x00	; 0
    1930:	80 81       	ld	r24, Z
    1932:	28 2f       	mov	r18, r24
    1934:	30 e0       	ldi	r19, 0x00	; 0
    1936:	8b 81       	ldd	r24, Y+3	; 0x03
    1938:	88 2f       	mov	r24, r24
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	a9 01       	movw	r20, r18
    193e:	02 c0       	rjmp	.+4      	; 0x1944 <GPIO_readPin+0xdc>
    1940:	55 95       	asr	r21
    1942:	47 95       	ror	r20
    1944:	8a 95       	dec	r24
    1946:	e2 f7       	brpl	.-8      	; 0x1940 <GPIO_readPin+0xd8>
    1948:	ca 01       	movw	r24, r20
    194a:	81 70       	andi	r24, 0x01	; 1
    194c:	90 70       	andi	r25, 0x00	; 0
    194e:	88 23       	and	r24, r24
    1950:	19 f0       	breq	.+6      	; 0x1958 <GPIO_readPin+0xf0>
			{
				value = LOGIC_HIGH;
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	89 83       	std	Y+1, r24	; 0x01
    1956:	19 c0       	rjmp	.+50     	; 0x198a <GPIO_readPin+0x122>
			}
			else
			{
				value = LOGIC_LOW;
    1958:	19 82       	std	Y+1, r1	; 0x01
    195a:	17 c0       	rjmp	.+46     	; 0x198a <GPIO_readPin+0x122>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    195c:	e0 e3       	ldi	r30, 0x30	; 48
    195e:	f0 e0       	ldi	r31, 0x00	; 0
    1960:	80 81       	ld	r24, Z
    1962:	28 2f       	mov	r18, r24
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	8b 81       	ldd	r24, Y+3	; 0x03
    1968:	88 2f       	mov	r24, r24
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	a9 01       	movw	r20, r18
    196e:	02 c0       	rjmp	.+4      	; 0x1974 <GPIO_readPin+0x10c>
    1970:	55 95       	asr	r21
    1972:	47 95       	ror	r20
    1974:	8a 95       	dec	r24
    1976:	e2 f7       	brpl	.-8      	; 0x1970 <GPIO_readPin+0x108>
    1978:	ca 01       	movw	r24, r20
    197a:	81 70       	andi	r24, 0x01	; 1
    197c:	90 70       	andi	r25, 0x00	; 0
    197e:	88 23       	and	r24, r24
    1980:	19 f0       	breq	.+6      	; 0x1988 <GPIO_readPin+0x120>
			{
				value = LOGIC_HIGH;
    1982:	81 e0       	ldi	r24, 0x01	; 1
    1984:	89 83       	std	Y+1, r24	; 0x01
    1986:	01 c0       	rjmp	.+2      	; 0x198a <GPIO_readPin+0x122>
			}
			else
			{
				value = LOGIC_LOW;
    1988:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return value;
    198a:	89 81       	ldd	r24, Y+1	; 0x01

}
    198c:	0f 90       	pop	r0
    198e:	0f 90       	pop	r0
    1990:	0f 90       	pop	r0
    1992:	0f 90       	pop	r0
    1994:	0f 90       	pop	r0
    1996:	cf 91       	pop	r28
    1998:	df 91       	pop	r29
    199a:	08 95       	ret

0000199c <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    199c:	df 93       	push	r29
    199e:	cf 93       	push	r28
    19a0:	00 d0       	rcall	.+0      	; 0x19a2 <GPIO_setupPortDirection+0x6>
    19a2:	00 d0       	rcall	.+0      	; 0x19a4 <GPIO_setupPortDirection+0x8>
    19a4:	cd b7       	in	r28, 0x3d	; 61
    19a6:	de b7       	in	r29, 0x3e	; 62
    19a8:	89 83       	std	Y+1, r24	; 0x01
    19aa:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    19ac:	89 81       	ldd	r24, Y+1	; 0x01
    19ae:	84 30       	cpi	r24, 0x04	; 4
    19b0:	90 f5       	brcc	.+100    	; 0x1a16 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    19b2:	89 81       	ldd	r24, Y+1	; 0x01
    19b4:	28 2f       	mov	r18, r24
    19b6:	30 e0       	ldi	r19, 0x00	; 0
    19b8:	3c 83       	std	Y+4, r19	; 0x04
    19ba:	2b 83       	std	Y+3, r18	; 0x03
    19bc:	8b 81       	ldd	r24, Y+3	; 0x03
    19be:	9c 81       	ldd	r25, Y+4	; 0x04
    19c0:	81 30       	cpi	r24, 0x01	; 1
    19c2:	91 05       	cpc	r25, r1
    19c4:	d1 f0       	breq	.+52     	; 0x19fa <GPIO_setupPortDirection+0x5e>
    19c6:	2b 81       	ldd	r18, Y+3	; 0x03
    19c8:	3c 81       	ldd	r19, Y+4	; 0x04
    19ca:	22 30       	cpi	r18, 0x02	; 2
    19cc:	31 05       	cpc	r19, r1
    19ce:	2c f4       	brge	.+10     	; 0x19da <GPIO_setupPortDirection+0x3e>
    19d0:	8b 81       	ldd	r24, Y+3	; 0x03
    19d2:	9c 81       	ldd	r25, Y+4	; 0x04
    19d4:	00 97       	sbiw	r24, 0x00	; 0
    19d6:	61 f0       	breq	.+24     	; 0x19f0 <GPIO_setupPortDirection+0x54>
    19d8:	1e c0       	rjmp	.+60     	; 0x1a16 <GPIO_setupPortDirection+0x7a>
    19da:	2b 81       	ldd	r18, Y+3	; 0x03
    19dc:	3c 81       	ldd	r19, Y+4	; 0x04
    19de:	22 30       	cpi	r18, 0x02	; 2
    19e0:	31 05       	cpc	r19, r1
    19e2:	81 f0       	breq	.+32     	; 0x1a04 <GPIO_setupPortDirection+0x68>
    19e4:	8b 81       	ldd	r24, Y+3	; 0x03
    19e6:	9c 81       	ldd	r25, Y+4	; 0x04
    19e8:	83 30       	cpi	r24, 0x03	; 3
    19ea:	91 05       	cpc	r25, r1
    19ec:	81 f0       	breq	.+32     	; 0x1a0e <GPIO_setupPortDirection+0x72>
    19ee:	13 c0       	rjmp	.+38     	; 0x1a16 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    19f0:	ea e3       	ldi	r30, 0x3A	; 58
    19f2:	f0 e0       	ldi	r31, 0x00	; 0
    19f4:	8a 81       	ldd	r24, Y+2	; 0x02
    19f6:	80 83       	st	Z, r24
    19f8:	0e c0       	rjmp	.+28     	; 0x1a16 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    19fa:	e7 e3       	ldi	r30, 0x37	; 55
    19fc:	f0 e0       	ldi	r31, 0x00	; 0
    19fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1a00:	80 83       	st	Z, r24
    1a02:	09 c0       	rjmp	.+18     	; 0x1a16 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1a04:	e4 e3       	ldi	r30, 0x34	; 52
    1a06:	f0 e0       	ldi	r31, 0x00	; 0
    1a08:	8a 81       	ldd	r24, Y+2	; 0x02
    1a0a:	80 83       	st	Z, r24
    1a0c:	04 c0       	rjmp	.+8      	; 0x1a16 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1a0e:	e1 e3       	ldi	r30, 0x31	; 49
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	8a 81       	ldd	r24, Y+2	; 0x02
    1a14:	80 83       	st	Z, r24
			break;
		}
	}
}
    1a16:	0f 90       	pop	r0
    1a18:	0f 90       	pop	r0
    1a1a:	0f 90       	pop	r0
    1a1c:	0f 90       	pop	r0
    1a1e:	cf 91       	pop	r28
    1a20:	df 91       	pop	r29
    1a22:	08 95       	ret

00001a24 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1a24:	df 93       	push	r29
    1a26:	cf 93       	push	r28
    1a28:	00 d0       	rcall	.+0      	; 0x1a2a <GPIO_writePort+0x6>
    1a2a:	00 d0       	rcall	.+0      	; 0x1a2c <GPIO_writePort+0x8>
    1a2c:	cd b7       	in	r28, 0x3d	; 61
    1a2e:	de b7       	in	r29, 0x3e	; 62
    1a30:	89 83       	std	Y+1, r24	; 0x01
    1a32:	6a 83       	std	Y+2, r22	; 0x02

	if(port_num >= NUM_OF_PORTS)
    1a34:	89 81       	ldd	r24, Y+1	; 0x01
    1a36:	84 30       	cpi	r24, 0x04	; 4
    1a38:	90 f5       	brcc	.+100    	; 0x1a9e <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1a3a:	89 81       	ldd	r24, Y+1	; 0x01
    1a3c:	28 2f       	mov	r18, r24
    1a3e:	30 e0       	ldi	r19, 0x00	; 0
    1a40:	3c 83       	std	Y+4, r19	; 0x04
    1a42:	2b 83       	std	Y+3, r18	; 0x03
    1a44:	8b 81       	ldd	r24, Y+3	; 0x03
    1a46:	9c 81       	ldd	r25, Y+4	; 0x04
    1a48:	81 30       	cpi	r24, 0x01	; 1
    1a4a:	91 05       	cpc	r25, r1
    1a4c:	d1 f0       	breq	.+52     	; 0x1a82 <GPIO_writePort+0x5e>
    1a4e:	2b 81       	ldd	r18, Y+3	; 0x03
    1a50:	3c 81       	ldd	r19, Y+4	; 0x04
    1a52:	22 30       	cpi	r18, 0x02	; 2
    1a54:	31 05       	cpc	r19, r1
    1a56:	2c f4       	brge	.+10     	; 0x1a62 <GPIO_writePort+0x3e>
    1a58:	8b 81       	ldd	r24, Y+3	; 0x03
    1a5a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a5c:	00 97       	sbiw	r24, 0x00	; 0
    1a5e:	61 f0       	breq	.+24     	; 0x1a78 <GPIO_writePort+0x54>
    1a60:	1e c0       	rjmp	.+60     	; 0x1a9e <GPIO_writePort+0x7a>
    1a62:	2b 81       	ldd	r18, Y+3	; 0x03
    1a64:	3c 81       	ldd	r19, Y+4	; 0x04
    1a66:	22 30       	cpi	r18, 0x02	; 2
    1a68:	31 05       	cpc	r19, r1
    1a6a:	81 f0       	breq	.+32     	; 0x1a8c <GPIO_writePort+0x68>
    1a6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6e:	9c 81       	ldd	r25, Y+4	; 0x04
    1a70:	83 30       	cpi	r24, 0x03	; 3
    1a72:	91 05       	cpc	r25, r1
    1a74:	81 f0       	breq	.+32     	; 0x1a96 <GPIO_writePort+0x72>
    1a76:	13 c0       	rjmp	.+38     	; 0x1a9e <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1a78:	eb e3       	ldi	r30, 0x3B	; 59
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7e:	80 83       	st	Z, r24
    1a80:	0e c0       	rjmp	.+28     	; 0x1a9e <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1a82:	e8 e3       	ldi	r30, 0x38	; 56
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	8a 81       	ldd	r24, Y+2	; 0x02
    1a88:	80 83       	st	Z, r24
    1a8a:	09 c0       	rjmp	.+18     	; 0x1a9e <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1a8c:	e5 e3       	ldi	r30, 0x35	; 53
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	8a 81       	ldd	r24, Y+2	; 0x02
    1a92:	80 83       	st	Z, r24
    1a94:	04 c0       	rjmp	.+8      	; 0x1a9e <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1a96:	e2 e3       	ldi	r30, 0x32	; 50
    1a98:	f0 e0       	ldi	r31, 0x00	; 0
    1a9a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a9c:	80 83       	st	Z, r24
			break;
		}
	}
}
    1a9e:	0f 90       	pop	r0
    1aa0:	0f 90       	pop	r0
    1aa2:	0f 90       	pop	r0
    1aa4:	0f 90       	pop	r0
    1aa6:	cf 91       	pop	r28
    1aa8:	df 91       	pop	r29
    1aaa:	08 95       	ret

00001aac <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1aac:	df 93       	push	r29
    1aae:	cf 93       	push	r28
    1ab0:	00 d0       	rcall	.+0      	; 0x1ab2 <GPIO_readPort+0x6>
    1ab2:	00 d0       	rcall	.+0      	; 0x1ab4 <GPIO_readPort+0x8>
    1ab4:	cd b7       	in	r28, 0x3d	; 61
    1ab6:	de b7       	in	r29, 0x3e	; 62
    1ab8:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value;
	if(port_num >= NUM_OF_PORTS)
    1aba:	8a 81       	ldd	r24, Y+2	; 0x02
    1abc:	84 30       	cpi	r24, 0x04	; 4
    1abe:	10 f0       	brcs	.+4      	; 0x1ac4 <GPIO_readPort+0x18>
	{
		value = LOGIC_LOW;
    1ac0:	19 82       	std	Y+1, r1	; 0x01
    1ac2:	32 c0       	rjmp	.+100    	; 0x1b28 <GPIO_readPort+0x7c>
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1ac4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac6:	28 2f       	mov	r18, r24
    1ac8:	30 e0       	ldi	r19, 0x00	; 0
    1aca:	3c 83       	std	Y+4, r19	; 0x04
    1acc:	2b 83       	std	Y+3, r18	; 0x03
    1ace:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ad2:	81 30       	cpi	r24, 0x01	; 1
    1ad4:	91 05       	cpc	r25, r1
    1ad6:	d1 f0       	breq	.+52     	; 0x1b0c <GPIO_readPort+0x60>
    1ad8:	2b 81       	ldd	r18, Y+3	; 0x03
    1ada:	3c 81       	ldd	r19, Y+4	; 0x04
    1adc:	22 30       	cpi	r18, 0x02	; 2
    1ade:	31 05       	cpc	r19, r1
    1ae0:	2c f4       	brge	.+10     	; 0x1aec <GPIO_readPort+0x40>
    1ae2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ae6:	00 97       	sbiw	r24, 0x00	; 0
    1ae8:	61 f0       	breq	.+24     	; 0x1b02 <GPIO_readPort+0x56>
    1aea:	1e c0       	rjmp	.+60     	; 0x1b28 <GPIO_readPort+0x7c>
    1aec:	2b 81       	ldd	r18, Y+3	; 0x03
    1aee:	3c 81       	ldd	r19, Y+4	; 0x04
    1af0:	22 30       	cpi	r18, 0x02	; 2
    1af2:	31 05       	cpc	r19, r1
    1af4:	81 f0       	breq	.+32     	; 0x1b16 <GPIO_readPort+0x6a>
    1af6:	8b 81       	ldd	r24, Y+3	; 0x03
    1af8:	9c 81       	ldd	r25, Y+4	; 0x04
    1afa:	83 30       	cpi	r24, 0x03	; 3
    1afc:	91 05       	cpc	r25, r1
    1afe:	81 f0       	breq	.+32     	; 0x1b20 <GPIO_readPort+0x74>
    1b00:	13 c0       	rjmp	.+38     	; 0x1b28 <GPIO_readPort+0x7c>
		{
		case PORTA_ID:
			value = PINA;
    1b02:	e9 e3       	ldi	r30, 0x39	; 57
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	80 81       	ld	r24, Z
    1b08:	89 83       	std	Y+1, r24	; 0x01
    1b0a:	0e c0       	rjmp	.+28     	; 0x1b28 <GPIO_readPort+0x7c>
			break;
		case PORTB_ID:
			value = PINB;
    1b0c:	e6 e3       	ldi	r30, 0x36	; 54
    1b0e:	f0 e0       	ldi	r31, 0x00	; 0
    1b10:	80 81       	ld	r24, Z
    1b12:	89 83       	std	Y+1, r24	; 0x01
    1b14:	09 c0       	rjmp	.+18     	; 0x1b28 <GPIO_readPort+0x7c>
			break;
		case PORTC_ID:
			value = PINC;
    1b16:	e3 e3       	ldi	r30, 0x33	; 51
    1b18:	f0 e0       	ldi	r31, 0x00	; 0
    1b1a:	80 81       	ld	r24, Z
    1b1c:	89 83       	std	Y+1, r24	; 0x01
    1b1e:	04 c0       	rjmp	.+8      	; 0x1b28 <GPIO_readPort+0x7c>
			break;
		case PORTD_ID:
			value = PIND;
    1b20:	e0 e3       	ldi	r30, 0x30	; 48
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	80 81       	ld	r24, Z
    1b26:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}
	return value;
    1b28:	89 81       	ldd	r24, Y+1	; 0x01

}
    1b2a:	0f 90       	pop	r0
    1b2c:	0f 90       	pop	r0
    1b2e:	0f 90       	pop	r0
    1b30:	0f 90       	pop	r0
    1b32:	cf 91       	pop	r28
    1b34:	df 91       	pop	r29
    1b36:	08 95       	ret

00001b38 <__vector_19>:

/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/
ISR(TIMER0_COMP_vect)
{
    1b38:	1f 92       	push	r1
    1b3a:	0f 92       	push	r0
    1b3c:	0f b6       	in	r0, 0x3f	; 63
    1b3e:	0f 92       	push	r0
    1b40:	11 24       	eor	r1, r1
    1b42:	2f 93       	push	r18
    1b44:	3f 93       	push	r19
    1b46:	4f 93       	push	r20
    1b48:	5f 93       	push	r21
    1b4a:	6f 93       	push	r22
    1b4c:	7f 93       	push	r23
    1b4e:	8f 93       	push	r24
    1b50:	9f 93       	push	r25
    1b52:	af 93       	push	r26
    1b54:	bf 93       	push	r27
    1b56:	ef 93       	push	r30
    1b58:	ff 93       	push	r31
    1b5a:	df 93       	push	r29
    1b5c:	cf 93       	push	r28
    1b5e:	cd b7       	in	r28, 0x3d	; 61
    1b60:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1b62:	80 91 80 00 	lds	r24, 0x0080
    1b66:	90 91 81 00 	lds	r25, 0x0081
    1b6a:	00 97       	sbiw	r24, 0x00	; 0
    1b6c:	29 f0       	breq	.+10     	; 0x1b78 <__vector_19+0x40>
	{
		/* Call the Call Back function in the application */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1b6e:	e0 91 80 00 	lds	r30, 0x0080
    1b72:	f0 91 81 00 	lds	r31, 0x0081
    1b76:	09 95       	icall
	}
}
    1b78:	cf 91       	pop	r28
    1b7a:	df 91       	pop	r29
    1b7c:	ff 91       	pop	r31
    1b7e:	ef 91       	pop	r30
    1b80:	bf 91       	pop	r27
    1b82:	af 91       	pop	r26
    1b84:	9f 91       	pop	r25
    1b86:	8f 91       	pop	r24
    1b88:	7f 91       	pop	r23
    1b8a:	6f 91       	pop	r22
    1b8c:	5f 91       	pop	r21
    1b8e:	4f 91       	pop	r20
    1b90:	3f 91       	pop	r19
    1b92:	2f 91       	pop	r18
    1b94:	0f 90       	pop	r0
    1b96:	0f be       	out	0x3f, r0	; 63
    1b98:	0f 90       	pop	r0
    1b9a:	1f 90       	pop	r1
    1b9c:	18 95       	reti

00001b9e <__vector_9>:

ISR(TIMER0_OVF_vect)
{
    1b9e:	1f 92       	push	r1
    1ba0:	0f 92       	push	r0
    1ba2:	0f b6       	in	r0, 0x3f	; 63
    1ba4:	0f 92       	push	r0
    1ba6:	11 24       	eor	r1, r1
    1ba8:	2f 93       	push	r18
    1baa:	3f 93       	push	r19
    1bac:	4f 93       	push	r20
    1bae:	5f 93       	push	r21
    1bb0:	6f 93       	push	r22
    1bb2:	7f 93       	push	r23
    1bb4:	8f 93       	push	r24
    1bb6:	9f 93       	push	r25
    1bb8:	af 93       	push	r26
    1bba:	bf 93       	push	r27
    1bbc:	ef 93       	push	r30
    1bbe:	ff 93       	push	r31
    1bc0:	df 93       	push	r29
    1bc2:	cf 93       	push	r28
    1bc4:	cd b7       	in	r28, 0x3d	; 61
    1bc6:	de b7       	in	r29, 0x3e	; 62
 	if(g_callBackPtr != NULL_PTR)
    1bc8:	80 91 80 00 	lds	r24, 0x0080
    1bcc:	90 91 81 00 	lds	r25, 0x0081
    1bd0:	00 97       	sbiw	r24, 0x00	; 0
    1bd2:	29 f0       	breq	.+10     	; 0x1bde <__vector_9+0x40>
	{
		/* Call the Call Back function in the application */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1bd4:	e0 91 80 00 	lds	r30, 0x0080
    1bd8:	f0 91 81 00 	lds	r31, 0x0081
    1bdc:	09 95       	icall
	}
}
    1bde:	cf 91       	pop	r28
    1be0:	df 91       	pop	r29
    1be2:	ff 91       	pop	r31
    1be4:	ef 91       	pop	r30
    1be6:	bf 91       	pop	r27
    1be8:	af 91       	pop	r26
    1bea:	9f 91       	pop	r25
    1bec:	8f 91       	pop	r24
    1bee:	7f 91       	pop	r23
    1bf0:	6f 91       	pop	r22
    1bf2:	5f 91       	pop	r21
    1bf4:	4f 91       	pop	r20
    1bf6:	3f 91       	pop	r19
    1bf8:	2f 91       	pop	r18
    1bfa:	0f 90       	pop	r0
    1bfc:	0f be       	out	0x3f, r0	; 63
    1bfe:	0f 90       	pop	r0
    1c00:	1f 90       	pop	r1
    1c02:	18 95       	reti

00001c04 <Timer0_init>:
 * 3. compare value
 * 4. timer mode
 * 5. enable interrupt
 */
void Timer0_init(const Timer0_ConfigType * Config_Ptr)
{
    1c04:	df 93       	push	r29
    1c06:	cf 93       	push	r28
    1c08:	00 d0       	rcall	.+0      	; 0x1c0a <Timer0_init+0x6>
    1c0a:	cd b7       	in	r28, 0x3d	; 61
    1c0c:	de b7       	in	r29, 0x3e	; 62
    1c0e:	9a 83       	std	Y+2, r25	; 0x02
    1c10:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TCCR0,FOC0); 					// Set when WGM00 bit is non PWM mode
    1c12:	a3 e5       	ldi	r26, 0x53	; 83
    1c14:	b0 e0       	ldi	r27, 0x00	; 0
    1c16:	e3 e5       	ldi	r30, 0x53	; 83
    1c18:	f0 e0       	ldi	r31, 0x00	; 0
    1c1a:	80 81       	ld	r24, Z
    1c1c:	80 68       	ori	r24, 0x80	; 128
    1c1e:	8c 93       	st	X, r24

	if((Config_Ptr->mode)==Normal)
    1c20:	e9 81       	ldd	r30, Y+1	; 0x01
    1c22:	fa 81       	ldd	r31, Y+2	; 0x02
    1c24:	80 81       	ld	r24, Z
    1c26:	88 23       	and	r24, r24
    1c28:	b1 f4       	brne	.+44     	; 0x1c56 <Timer0_init+0x52>
	{

		CLEAR_BIT(TCCR0,WGM00);
    1c2a:	a3 e5       	ldi	r26, 0x53	; 83
    1c2c:	b0 e0       	ldi	r27, 0x00	; 0
    1c2e:	e3 e5       	ldi	r30, 0x53	; 83
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	80 81       	ld	r24, Z
    1c34:	8f 7b       	andi	r24, 0xBF	; 191
    1c36:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,WGM01);
    1c38:	a3 e5       	ldi	r26, 0x53	; 83
    1c3a:	b0 e0       	ldi	r27, 0x00	; 0
    1c3c:	e3 e5       	ldi	r30, 0x53	; 83
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	80 81       	ld	r24, Z
    1c42:	87 7f       	andi	r24, 0xF7	; 247
    1c44:	8c 93       	st	X, r24
										//Enable Timer0 Overflow Interrupt
		SET_BIT(TIMSK,TOIE0);
    1c46:	a9 e5       	ldi	r26, 0x59	; 89
    1c48:	b0 e0       	ldi	r27, 0x00	; 0
    1c4a:	e9 e5       	ldi	r30, 0x59	; 89
    1c4c:	f0 e0       	ldi	r31, 0x00	; 0
    1c4e:	80 81       	ld	r24, Z
    1c50:	81 60       	ori	r24, 0x01	; 1
    1c52:	8c 93       	st	X, r24
    1c54:	21 c0       	rjmp	.+66     	; 0x1c98 <Timer0_init+0x94>
	}
	else if((Config_Ptr->mode)==CMP)
    1c56:	e9 81       	ldd	r30, Y+1	; 0x01
    1c58:	fa 81       	ldd	r31, Y+2	; 0x02
    1c5a:	80 81       	ld	r24, Z
    1c5c:	82 30       	cpi	r24, 0x02	; 2
    1c5e:	e1 f4       	brne	.+56     	; 0x1c98 <Timer0_init+0x94>
	{

		CLEAR_BIT(TCCR0,WGM00);
    1c60:	a3 e5       	ldi	r26, 0x53	; 83
    1c62:	b0 e0       	ldi	r27, 0x00	; 0
    1c64:	e3 e5       	ldi	r30, 0x53	; 83
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	80 81       	ld	r24, Z
    1c6a:	8f 7b       	andi	r24, 0xBF	; 191
    1c6c:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    1c6e:	a3 e5       	ldi	r26, 0x53	; 83
    1c70:	b0 e0       	ldi	r27, 0x00	; 0
    1c72:	e3 e5       	ldi	r30, 0x53	; 83
    1c74:	f0 e0       	ldi	r31, 0x00	; 0
    1c76:	80 81       	ld	r24, Z
    1c78:	88 60       	ori	r24, 0x08	; 8
    1c7a:	8c 93       	st	X, r24
										//Enable Timer0 Compare Interrupt
		SET_BIT(TIMSK,OCIE0);
    1c7c:	a9 e5       	ldi	r26, 0x59	; 89
    1c7e:	b0 e0       	ldi	r27, 0x00	; 0
    1c80:	e9 e5       	ldi	r30, 0x59	; 89
    1c82:	f0 e0       	ldi	r31, 0x00	; 0
    1c84:	80 81       	ld	r24, Z
    1c86:	82 60       	ori	r24, 0x02	; 2
    1c88:	8c 93       	st	X, r24
										// Set Compare Value
		OCR0 = Config_Ptr->CMP_value;
    1c8a:	ac e5       	ldi	r26, 0x5C	; 92
    1c8c:	b0 e0       	ldi	r27, 0x00	; 0
    1c8e:	e9 81       	ldd	r30, Y+1	; 0x01
    1c90:	fa 81       	ldd	r31, Y+2	; 0x02
    1c92:	84 81       	ldd	r24, Z+4	; 0x04
    1c94:	95 81       	ldd	r25, Z+5	; 0x05
    1c96:	8c 93       	st	X, r24
	}
										//Normal port operation, OC0 disconnected
	CLEAR_BIT(TCCR0,COM00);
    1c98:	a3 e5       	ldi	r26, 0x53	; 83
    1c9a:	b0 e0       	ldi	r27, 0x00	; 0
    1c9c:	e3 e5       	ldi	r30, 0x53	; 83
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	80 81       	ld	r24, Z
    1ca2:	8f 7e       	andi	r24, 0xEF	; 239
    1ca4:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0,COM01);
    1ca6:	a3 e5       	ldi	r26, 0x53	; 83
    1ca8:	b0 e0       	ldi	r27, 0x00	; 0
    1caa:	e3 e5       	ldi	r30, 0x53	; 83
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
    1cb0:	8f 7d       	andi	r24, 0xDF	; 223
    1cb2:	8c 93       	st	X, r24

										//Set Timer Prescaler
	TCCR0 = (TCCR0 & 0xF8) | (Config_Ptr->prescaler);
    1cb4:	a3 e5       	ldi	r26, 0x53	; 83
    1cb6:	b0 e0       	ldi	r27, 0x00	; 0
    1cb8:	e3 e5       	ldi	r30, 0x53	; 83
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	80 81       	ld	r24, Z
    1cbe:	98 2f       	mov	r25, r24
    1cc0:	98 7f       	andi	r25, 0xF8	; 248
    1cc2:	e9 81       	ldd	r30, Y+1	; 0x01
    1cc4:	fa 81       	ldd	r31, Y+2	; 0x02
    1cc6:	81 81       	ldd	r24, Z+1	; 0x01
    1cc8:	89 2b       	or	r24, r25
    1cca:	8c 93       	st	X, r24

										// Set Initial Value
	TCNT0 = Config_Ptr->Start_value;
    1ccc:	a2 e5       	ldi	r26, 0x52	; 82
    1cce:	b0 e0       	ldi	r27, 0x00	; 0
    1cd0:	e9 81       	ldd	r30, Y+1	; 0x01
    1cd2:	fa 81       	ldd	r31, Y+2	; 0x02
    1cd4:	82 81       	ldd	r24, Z+2	; 0x02
    1cd6:	93 81       	ldd	r25, Z+3	; 0x03
    1cd8:	8c 93       	st	X, r24


}
    1cda:	0f 90       	pop	r0
    1cdc:	0f 90       	pop	r0
    1cde:	cf 91       	pop	r28
    1ce0:	df 91       	pop	r29
    1ce2:	08 95       	ret

00001ce4 <Timer0_DeInit>:
 * 1. Putting TCCR0 register equal zero
 * 2. initial value equal zero
 * 3. compare value equal zero
 */
void Timer0_DeInit(void)
{
    1ce4:	df 93       	push	r29
    1ce6:	cf 93       	push	r28
    1ce8:	cd b7       	in	r28, 0x3d	; 61
    1cea:	de b7       	in	r29, 0x3e	; 62
					//clear all the timer registers
	TCCR0=0;
    1cec:	e3 e5       	ldi	r30, 0x53	; 83
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	10 82       	st	Z, r1
	TCNT0=0;
    1cf2:	e2 e5       	ldi	r30, 0x52	; 82
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	10 82       	st	Z, r1
	OCR0=0;
    1cf8:	ec e5       	ldi	r30, 0x5C	; 92
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	10 82       	st	Z, r1
    				//Disable all Interrupts
	CLEAR_BIT(TIMSK,OCIE0);
    1cfe:	a9 e5       	ldi	r26, 0x59	; 89
    1d00:	b0 e0       	ldi	r27, 0x00	; 0
    1d02:	e9 e5       	ldi	r30, 0x59	; 89
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	80 81       	ld	r24, Z
    1d08:	8d 7f       	andi	r24, 0xFD	; 253
    1d0a:	8c 93       	st	X, r24
	CLEAR_BIT(TIMSK,TOIE0);
    1d0c:	a9 e5       	ldi	r26, 0x59	; 89
    1d0e:	b0 e0       	ldi	r27, 0x00	; 0
    1d10:	e9 e5       	ldi	r30, 0x59	; 89
    1d12:	f0 e0       	ldi	r31, 0x00	; 0
    1d14:	80 81       	ld	r24, Z
    1d16:	8e 7f       	andi	r24, 0xFE	; 254
    1d18:	8c 93       	st	X, r24
}
    1d1a:	cf 91       	pop	r28
    1d1c:	df 91       	pop	r29
    1d1e:	08 95       	ret

00001d20 <Timer0_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void Timer0_setCallBack(void(*a_ptr)(void))
{
    1d20:	df 93       	push	r29
    1d22:	cf 93       	push	r28
    1d24:	00 d0       	rcall	.+0      	; 0x1d26 <Timer0_setCallBack+0x6>
    1d26:	cd b7       	in	r28, 0x3d	; 61
    1d28:	de b7       	in	r29, 0x3e	; 62
    1d2a:	9a 83       	std	Y+2, r25	; 0x02
    1d2c:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    1d2e:	89 81       	ldd	r24, Y+1	; 0x01
    1d30:	9a 81       	ldd	r25, Y+2	; 0x02
    1d32:	90 93 81 00 	sts	0x0081, r25
    1d36:	80 93 80 00 	sts	0x0080, r24
}
    1d3a:	0f 90       	pop	r0
    1d3c:	0f 90       	pop	r0
    1d3e:	cf 91       	pop	r28
    1d40:	df 91       	pop	r29
    1d42:	08 95       	ret

00001d44 <TWBR_Calculation>:
/*
 * Description :
 * Calculating the value stored in TWBR register
 */
uint8 TWBR_Calculation(uint32 scl_freq, uint8 prescaler)
{
    1d44:	ef 92       	push	r14
    1d46:	ff 92       	push	r15
    1d48:	0f 93       	push	r16
    1d4a:	1f 93       	push	r17
    1d4c:	df 93       	push	r29
    1d4e:	cf 93       	push	r28
    1d50:	00 d0       	rcall	.+0      	; 0x1d52 <TWBR_Calculation+0xe>
    1d52:	00 d0       	rcall	.+0      	; 0x1d54 <TWBR_Calculation+0x10>
    1d54:	00 d0       	rcall	.+0      	; 0x1d56 <TWBR_Calculation+0x12>
    1d56:	cd b7       	in	r28, 0x3d	; 61
    1d58:	de b7       	in	r29, 0x3e	; 62
    1d5a:	6a 83       	std	Y+2, r22	; 0x02
    1d5c:	7b 83       	std	Y+3, r23	; 0x03
    1d5e:	8c 83       	std	Y+4, r24	; 0x04
    1d60:	9d 83       	std	Y+5, r25	; 0x05
    1d62:	4e 83       	std	Y+6, r20	; 0x06
	uint8 TWBR_value;
	TWBR_value = (((F_CPU*8)/(scl_freq))-16)/(2*(prescaler));
    1d64:	80 e0       	ldi	r24, 0x00	; 0
    1d66:	92 e1       	ldi	r25, 0x12	; 18
    1d68:	aa e7       	ldi	r26, 0x7A	; 122
    1d6a:	b0 e0       	ldi	r27, 0x00	; 0
    1d6c:	2a 81       	ldd	r18, Y+2	; 0x02
    1d6e:	3b 81       	ldd	r19, Y+3	; 0x03
    1d70:	4c 81       	ldd	r20, Y+4	; 0x04
    1d72:	5d 81       	ldd	r21, Y+5	; 0x05
    1d74:	bc 01       	movw	r22, r24
    1d76:	cd 01       	movw	r24, r26
    1d78:	0e 94 9d 10 	call	0x213a	; 0x213a <__udivmodsi4>
    1d7c:	da 01       	movw	r26, r20
    1d7e:	c9 01       	movw	r24, r18
    1d80:	0f 2e       	mov	r0, r31
    1d82:	f0 ef       	ldi	r31, 0xF0	; 240
    1d84:	ef 2e       	mov	r14, r31
    1d86:	ff ef       	ldi	r31, 0xFF	; 255
    1d88:	ff 2e       	mov	r15, r31
    1d8a:	ff ef       	ldi	r31, 0xFF	; 255
    1d8c:	0f 2f       	mov	r16, r31
    1d8e:	ff ef       	ldi	r31, 0xFF	; 255
    1d90:	1f 2f       	mov	r17, r31
    1d92:	f0 2d       	mov	r31, r0
    1d94:	e8 0e       	add	r14, r24
    1d96:	f9 1e       	adc	r15, r25
    1d98:	0a 1f       	adc	r16, r26
    1d9a:	1b 1f       	adc	r17, r27
    1d9c:	8e 81       	ldd	r24, Y+6	; 0x06
    1d9e:	88 2f       	mov	r24, r24
    1da0:	90 e0       	ldi	r25, 0x00	; 0
    1da2:	88 0f       	add	r24, r24
    1da4:	99 1f       	adc	r25, r25
    1da6:	9c 01       	movw	r18, r24
    1da8:	44 27       	eor	r20, r20
    1daa:	37 fd       	sbrc	r19, 7
    1dac:	40 95       	com	r20
    1dae:	54 2f       	mov	r21, r20
    1db0:	c8 01       	movw	r24, r16
    1db2:	b7 01       	movw	r22, r14
    1db4:	0e 94 9d 10 	call	0x213a	; 0x213a <__udivmodsi4>
    1db8:	da 01       	movw	r26, r20
    1dba:	c9 01       	movw	r24, r18
    1dbc:	89 83       	std	Y+1, r24	; 0x01
	return TWBR_value;
    1dbe:	89 81       	ldd	r24, Y+1	; 0x01
}
    1dc0:	26 96       	adiw	r28, 0x06	; 6
    1dc2:	0f b6       	in	r0, 0x3f	; 63
    1dc4:	f8 94       	cli
    1dc6:	de bf       	out	0x3e, r29	; 62
    1dc8:	0f be       	out	0x3f, r0	; 63
    1dca:	cd bf       	out	0x3d, r28	; 61
    1dcc:	cf 91       	pop	r28
    1dce:	df 91       	pop	r29
    1dd0:	1f 91       	pop	r17
    1dd2:	0f 91       	pop	r16
    1dd4:	ff 90       	pop	r15
    1dd6:	ef 90       	pop	r14
    1dd8:	08 95       	ret

00001dda <TWI_init>:
 * 2. Prescaler
 * 3. Giving the device an address
 * 4. Enable TWI
 */
void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    1dda:	0f 93       	push	r16
    1ddc:	1f 93       	push	r17
    1dde:	df 93       	push	r29
    1de0:	cf 93       	push	r28
    1de2:	00 d0       	rcall	.+0      	; 0x1de4 <TWI_init+0xa>
    1de4:	cd b7       	in	r28, 0x3d	; 61
    1de6:	de b7       	in	r29, 0x3e	; 62
    1de8:	9a 83       	std	Y+2, r25	; 0x02
    1dea:	89 83       	std	Y+1, r24	; 0x01
    /* Passing the values of bit rate, prescaler to TWBR_Calculation function
     * to calculate the value of TWBR register */
	TWBR = TWBR_Calculation(Config_Ptr->SCL_freq,Config_Ptr->prescaler);
    1dec:	00 e2       	ldi	r16, 0x20	; 32
    1dee:	10 e0       	ldi	r17, 0x00	; 0
    1df0:	e9 81       	ldd	r30, Y+1	; 0x01
    1df2:	fa 81       	ldd	r31, Y+2	; 0x02
    1df4:	82 81       	ldd	r24, Z+2	; 0x02
    1df6:	93 81       	ldd	r25, Z+3	; 0x03
    1df8:	a4 81       	ldd	r26, Z+4	; 0x04
    1dfa:	b5 81       	ldd	r27, Z+5	; 0x05
    1dfc:	e9 81       	ldd	r30, Y+1	; 0x01
    1dfe:	fa 81       	ldd	r31, Y+2	; 0x02
    1e00:	20 81       	ld	r18, Z
    1e02:	bc 01       	movw	r22, r24
    1e04:	cd 01       	movw	r24, r26
    1e06:	42 2f       	mov	r20, r18
    1e08:	0e 94 a2 0e 	call	0x1d44	; 0x1d44 <TWBR_Calculation>
    1e0c:	f8 01       	movw	r30, r16
    1e0e:	80 83       	st	Z, r24


	TWSR = Config_Ptr->prescaler;
    1e10:	a1 e2       	ldi	r26, 0x21	; 33
    1e12:	b0 e0       	ldi	r27, 0x00	; 0
    1e14:	e9 81       	ldd	r30, Y+1	; 0x01
    1e16:	fa 81       	ldd	r31, Y+2	; 0x02
    1e18:	80 81       	ld	r24, Z
    1e1a:	8c 93       	st	X, r24
	
    /* Two Wire Bus address my address if any master device want to call me:  (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = ((Config_Ptr-> myaddress)<<1);
    1e1c:	a2 e2       	ldi	r26, 0x22	; 34
    1e1e:	b0 e0       	ldi	r27, 0x00	; 0
    1e20:	e9 81       	ldd	r30, Y+1	; 0x01
    1e22:	fa 81       	ldd	r31, Y+2	; 0x02
    1e24:	81 81       	ldd	r24, Z+1	; 0x01
    1e26:	88 0f       	add	r24, r24
    1e28:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1e2a:	e6 e5       	ldi	r30, 0x56	; 86
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	84 e0       	ldi	r24, 0x04	; 4
    1e30:	80 83       	st	Z, r24
}
    1e32:	0f 90       	pop	r0
    1e34:	0f 90       	pop	r0
    1e36:	cf 91       	pop	r28
    1e38:	df 91       	pop	r29
    1e3a:	1f 91       	pop	r17
    1e3c:	0f 91       	pop	r16
    1e3e:	08 95       	ret

00001e40 <TWI_start>:
 * 1. Clear the TWINT flag before sending the start bit TWINT=1
 * 2. send the start bit by TWSTA=1
 * 3. Enable TWI Module TWEN=1
 */
void TWI_start(void)
{
    1e40:	df 93       	push	r29
    1e42:	cf 93       	push	r28
    1e44:	cd b7       	in	r28, 0x3d	; 61
    1e46:	de b7       	in	r29, 0x3e	; 62

    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1e48:	e6 e5       	ldi	r30, 0x56	; 86
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	84 ea       	ldi	r24, 0xA4	; 164
    1e4e:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1e50:	e6 e5       	ldi	r30, 0x56	; 86
    1e52:	f0 e0       	ldi	r31, 0x00	; 0
    1e54:	80 81       	ld	r24, Z
    1e56:	88 23       	and	r24, r24
    1e58:	dc f7       	brge	.-10     	; 0x1e50 <TWI_start+0x10>
}
    1e5a:	cf 91       	pop	r28
    1e5c:	df 91       	pop	r29
    1e5e:	08 95       	ret

00001e60 <TWI_stop>:
 * 1. Clear the TWINT flag before sending the start bit TWINT=1
 * 2. send the stop bit by TWSTO=1
 * 3. Enable TWI Module TWEN=1
 */
void TWI_stop(void)
{
    1e60:	df 93       	push	r29
    1e62:	cf 93       	push	r28
    1e64:	cd b7       	in	r28, 0x3d	; 61
    1e66:	de b7       	in	r29, 0x3e	; 62

    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1e68:	e6 e5       	ldi	r30, 0x56	; 86
    1e6a:	f0 e0       	ldi	r31, 0x00	; 0
    1e6c:	84 e9       	ldi	r24, 0x94	; 148
    1e6e:	80 83       	st	Z, r24
}
    1e70:	cf 91       	pop	r28
    1e72:	df 91       	pop	r29
    1e74:	08 95       	ret

00001e76 <TWI_writeByte>:
/*
 * Description :
 * Put data On TWI data Register
 */
void TWI_writeByte(uint8 data)
{
    1e76:	df 93       	push	r29
    1e78:	cf 93       	push	r28
    1e7a:	0f 92       	push	r0
    1e7c:	cd b7       	in	r28, 0x3d	; 61
    1e7e:	de b7       	in	r29, 0x3e	; 62
    1e80:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1e82:	e3 e2       	ldi	r30, 0x23	; 35
    1e84:	f0 e0       	ldi	r31, 0x00	; 0
    1e86:	89 81       	ldd	r24, Y+1	; 0x01
    1e88:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1e8a:	e6 e5       	ldi	r30, 0x56	; 86
    1e8c:	f0 e0       	ldi	r31, 0x00	; 0
    1e8e:	84 e8       	ldi	r24, 0x84	; 132
    1e90:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1e92:	e6 e5       	ldi	r30, 0x56	; 86
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	88 23       	and	r24, r24
    1e9a:	dc f7       	brge	.-10     	; 0x1e92 <TWI_writeByte+0x1c>
}
    1e9c:	0f 90       	pop	r0
    1e9e:	cf 91       	pop	r28
    1ea0:	df 91       	pop	r29
    1ea2:	08 95       	ret

00001ea4 <TWI_readByteWithACK>:
/*
 * Description :
 * Read Data and sending ACK
 */
uint8 TWI_readByteWithACK(void)
{
    1ea4:	df 93       	push	r29
    1ea6:	cf 93       	push	r28
    1ea8:	cd b7       	in	r28, 0x3d	; 61
    1eaa:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1eac:	e6 e5       	ldi	r30, 0x56	; 86
    1eae:	f0 e0       	ldi	r31, 0x00	; 0
    1eb0:	84 ec       	ldi	r24, 0xC4	; 196
    1eb2:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1eb4:	e6 e5       	ldi	r30, 0x56	; 86
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	88 23       	and	r24, r24
    1ebc:	dc f7       	brge	.-10     	; 0x1eb4 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    1ebe:	e3 e2       	ldi	r30, 0x23	; 35
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	80 81       	ld	r24, Z
}
    1ec4:	cf 91       	pop	r28
    1ec6:	df 91       	pop	r29
    1ec8:	08 95       	ret

00001eca <TWI_readByteWithNACK>:
/*
 * Description :
 * Read Data and sending NACK
 */
uint8 TWI_readByteWithNACK(void)
{
    1eca:	df 93       	push	r29
    1ecc:	cf 93       	push	r28
    1ece:	cd b7       	in	r28, 0x3d	; 61
    1ed0:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1ed2:	e6 e5       	ldi	r30, 0x56	; 86
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	84 e8       	ldi	r24, 0x84	; 132
    1ed8:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1eda:	e6 e5       	ldi	r30, 0x56	; 86
    1edc:	f0 e0       	ldi	r31, 0x00	; 0
    1ede:	80 81       	ld	r24, Z
    1ee0:	88 23       	and	r24, r24
    1ee2:	dc f7       	brge	.-10     	; 0x1eda <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1ee4:	e3 e2       	ldi	r30, 0x23	; 35
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	80 81       	ld	r24, Z
}
    1eea:	cf 91       	pop	r28
    1eec:	df 91       	pop	r29
    1eee:	08 95       	ret

00001ef0 <TWI_getStatus>:
/*
 * Description :
 * Getting status of TWI
 */
uint8 TWI_getStatus(void)
{
    1ef0:	df 93       	push	r29
    1ef2:	cf 93       	push	r28
    1ef4:	0f 92       	push	r0
    1ef6:	cd b7       	in	r28, 0x3d	; 61
    1ef8:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    1efa:	e1 e2       	ldi	r30, 0x21	; 33
    1efc:	f0 e0       	ldi	r31, 0x00	; 0
    1efe:	80 81       	ld	r24, Z
    1f00:	88 7f       	andi	r24, 0xF8	; 248
    1f02:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1f04:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f06:	0f 90       	pop	r0
    1f08:	cf 91       	pop	r28
    1f0a:	df 91       	pop	r29
    1f0c:	08 95       	ret

00001f0e <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    1f0e:	df 93       	push	r29
    1f10:	cf 93       	push	r28
    1f12:	00 d0       	rcall	.+0      	; 0x1f14 <UART_init+0x6>
    1f14:	00 d0       	rcall	.+0      	; 0x1f16 <UART_init+0x8>
    1f16:	cd b7       	in	r28, 0x3d	; 61
    1f18:	de b7       	in	r29, 0x3e	; 62
    1f1a:	9c 83       	std	Y+4, r25	; 0x04
    1f1c:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    1f1e:	1a 82       	std	Y+2, r1	; 0x02
    1f20:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    1f22:	eb e2       	ldi	r30, 0x2B	; 43
    1f24:	f0 e0       	ldi	r31, 0x00	; 0
    1f26:	82 e0       	ldi	r24, 0x02	; 2
    1f28:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1f2a:	ea e2       	ldi	r30, 0x2A	; 42
    1f2c:	f0 e0       	ldi	r31, 0x00	; 0
    1f2e:	88 e1       	ldi	r24, 0x18	; 24
    1f30:	80 83       	st	Z, r24
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	
	SET_BIT(UCSRC,URSEL);
    1f32:	a0 e4       	ldi	r26, 0x40	; 64
    1f34:	b0 e0       	ldi	r27, 0x00	; 0
    1f36:	e0 e4       	ldi	r30, 0x40	; 64
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	80 68       	ori	r24, 0x80	; 128
    1f3e:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0XF9) | ((Config_Ptr->frame_formate) << UCSZ0);
    1f40:	a0 e4       	ldi	r26, 0x40	; 64
    1f42:	b0 e0       	ldi	r27, 0x00	; 0
    1f44:	e0 e4       	ldi	r30, 0x40	; 64
    1f46:	f0 e0       	ldi	r31, 0x00	; 0
    1f48:	80 81       	ld	r24, Z
    1f4a:	28 2f       	mov	r18, r24
    1f4c:	29 7f       	andi	r18, 0xF9	; 249
    1f4e:	eb 81       	ldd	r30, Y+3	; 0x03
    1f50:	fc 81       	ldd	r31, Y+4	; 0x04
    1f52:	84 81       	ldd	r24, Z+4	; 0x04
    1f54:	88 2f       	mov	r24, r24
    1f56:	90 e0       	ldi	r25, 0x00	; 0
    1f58:	88 0f       	add	r24, r24
    1f5a:	99 1f       	adc	r25, r25
    1f5c:	82 2b       	or	r24, r18
    1f5e:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0XF7) | ((Config_Ptr->stop_bit) << USBS);
    1f60:	a0 e4       	ldi	r26, 0x40	; 64
    1f62:	b0 e0       	ldi	r27, 0x00	; 0
    1f64:	e0 e4       	ldi	r30, 0x40	; 64
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	80 81       	ld	r24, Z
    1f6a:	28 2f       	mov	r18, r24
    1f6c:	27 7f       	andi	r18, 0xF7	; 247
    1f6e:	eb 81       	ldd	r30, Y+3	; 0x03
    1f70:	fc 81       	ldd	r31, Y+4	; 0x04
    1f72:	85 81       	ldd	r24, Z+5	; 0x05
    1f74:	88 2f       	mov	r24, r24
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	88 0f       	add	r24, r24
    1f7a:	99 1f       	adc	r25, r25
    1f7c:	88 0f       	add	r24, r24
    1f7e:	99 1f       	adc	r25, r25
    1f80:	88 0f       	add	r24, r24
    1f82:	99 1f       	adc	r25, r25
    1f84:	82 2b       	or	r24, r18
    1f86:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0XCF) | ((Config_Ptr->parity_bit) << UPM0);
    1f88:	a0 e4       	ldi	r26, 0x40	; 64
    1f8a:	b0 e0       	ldi	r27, 0x00	; 0
    1f8c:	e0 e4       	ldi	r30, 0x40	; 64
    1f8e:	f0 e0       	ldi	r31, 0x00	; 0
    1f90:	80 81       	ld	r24, Z
    1f92:	28 2f       	mov	r18, r24
    1f94:	2f 7c       	andi	r18, 0xCF	; 207
    1f96:	eb 81       	ldd	r30, Y+3	; 0x03
    1f98:	fc 81       	ldd	r31, Y+4	; 0x04
    1f9a:	86 81       	ldd	r24, Z+6	; 0x06
    1f9c:	88 2f       	mov	r24, r24
    1f9e:	90 e0       	ldi	r25, 0x00	; 0
    1fa0:	82 95       	swap	r24
    1fa2:	92 95       	swap	r25
    1fa4:	90 7f       	andi	r25, 0xF0	; 240
    1fa6:	98 27       	eor	r25, r24
    1fa8:	80 7f       	andi	r24, 0xF0	; 240
    1faa:	98 27       	eor	r25, r24
    1fac:	82 2b       	or	r24, r18
    1fae:	8c 93       	st	X, r24

	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    1fb0:	eb 81       	ldd	r30, Y+3	; 0x03
    1fb2:	fc 81       	ldd	r31, Y+4	; 0x04
    1fb4:	80 81       	ld	r24, Z
    1fb6:	91 81       	ldd	r25, Z+1	; 0x01
    1fb8:	a2 81       	ldd	r26, Z+2	; 0x02
    1fba:	b3 81       	ldd	r27, Z+3	; 0x03
    1fbc:	88 0f       	add	r24, r24
    1fbe:	99 1f       	adc	r25, r25
    1fc0:	aa 1f       	adc	r26, r26
    1fc2:	bb 1f       	adc	r27, r27
    1fc4:	88 0f       	add	r24, r24
    1fc6:	99 1f       	adc	r25, r25
    1fc8:	aa 1f       	adc	r26, r26
    1fca:	bb 1f       	adc	r27, r27
    1fcc:	88 0f       	add	r24, r24
    1fce:	99 1f       	adc	r25, r25
    1fd0:	aa 1f       	adc	r26, r26
    1fd2:	bb 1f       	adc	r27, r27
    1fd4:	9c 01       	movw	r18, r24
    1fd6:	ad 01       	movw	r20, r26
    1fd8:	80 e4       	ldi	r24, 0x40	; 64
    1fda:	92 e4       	ldi	r25, 0x42	; 66
    1fdc:	af e0       	ldi	r26, 0x0F	; 15
    1fde:	b0 e0       	ldi	r27, 0x00	; 0
    1fe0:	bc 01       	movw	r22, r24
    1fe2:	cd 01       	movw	r24, r26
    1fe4:	0e 94 9d 10 	call	0x213a	; 0x213a <__udivmodsi4>
    1fe8:	da 01       	movw	r26, r20
    1fea:	c9 01       	movw	r24, r18
    1fec:	01 97       	sbiw	r24, 0x01	; 1
    1fee:	9a 83       	std	Y+2, r25	; 0x02
    1ff0:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    1ff2:	e0 e4       	ldi	r30, 0x40	; 64
    1ff4:	f0 e0       	ldi	r31, 0x00	; 0
    1ff6:	89 81       	ldd	r24, Y+1	; 0x01
    1ff8:	9a 81       	ldd	r25, Y+2	; 0x02
    1ffa:	89 2f       	mov	r24, r25
    1ffc:	99 27       	eor	r25, r25
    1ffe:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2000:	e9 e2       	ldi	r30, 0x29	; 41
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	89 81       	ldd	r24, Y+1	; 0x01
    2006:	80 83       	st	Z, r24
}
    2008:	0f 90       	pop	r0
    200a:	0f 90       	pop	r0
    200c:	0f 90       	pop	r0
    200e:	0f 90       	pop	r0
    2010:	cf 91       	pop	r28
    2012:	df 91       	pop	r29
    2014:	08 95       	ret

00002016 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    2016:	df 93       	push	r29
    2018:	cf 93       	push	r28
    201a:	0f 92       	push	r0
    201c:	cd b7       	in	r28, 0x3d	; 61
    201e:	de b7       	in	r29, 0x3e	; 62
    2020:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2022:	eb e2       	ldi	r30, 0x2B	; 43
    2024:	f0 e0       	ldi	r31, 0x00	; 0
    2026:	80 81       	ld	r24, Z
    2028:	88 2f       	mov	r24, r24
    202a:	90 e0       	ldi	r25, 0x00	; 0
    202c:	80 72       	andi	r24, 0x20	; 32
    202e:	90 70       	andi	r25, 0x00	; 0
    2030:	00 97       	sbiw	r24, 0x00	; 0
    2032:	b9 f3       	breq	.-18     	; 0x2022 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2034:	ec e2       	ldi	r30, 0x2C	; 44
    2036:	f0 e0       	ldi	r31, 0x00	; 0
    2038:	89 81       	ldd	r24, Y+1	; 0x01
    203a:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    203c:	0f 90       	pop	r0
    203e:	cf 91       	pop	r28
    2040:	df 91       	pop	r29
    2042:	08 95       	ret

00002044 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    2044:	df 93       	push	r29
    2046:	cf 93       	push	r28
    2048:	cd b7       	in	r28, 0x3d	; 61
    204a:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    204c:	eb e2       	ldi	r30, 0x2B	; 43
    204e:	f0 e0       	ldi	r31, 0x00	; 0
    2050:	80 81       	ld	r24, Z
    2052:	88 23       	and	r24, r24
    2054:	dc f7       	brge	.-10     	; 0x204c <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    2056:	ec e2       	ldi	r30, 0x2C	; 44
    2058:	f0 e0       	ldi	r31, 0x00	; 0
    205a:	80 81       	ld	r24, Z
}
    205c:	cf 91       	pop	r28
    205e:	df 91       	pop	r29
    2060:	08 95       	ret

00002062 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2062:	df 93       	push	r29
    2064:	cf 93       	push	r28
    2066:	00 d0       	rcall	.+0      	; 0x2068 <UART_sendString+0x6>
    2068:	0f 92       	push	r0
    206a:	cd b7       	in	r28, 0x3d	; 61
    206c:	de b7       	in	r29, 0x3e	; 62
    206e:	9b 83       	std	Y+3, r25	; 0x03
    2070:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2072:	19 82       	std	Y+1, r1	; 0x01
    2074:	0e c0       	rjmp	.+28     	; 0x2092 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    2076:	89 81       	ldd	r24, Y+1	; 0x01
    2078:	28 2f       	mov	r18, r24
    207a:	30 e0       	ldi	r19, 0x00	; 0
    207c:	8a 81       	ldd	r24, Y+2	; 0x02
    207e:	9b 81       	ldd	r25, Y+3	; 0x03
    2080:	fc 01       	movw	r30, r24
    2082:	e2 0f       	add	r30, r18
    2084:	f3 1f       	adc	r31, r19
    2086:	80 81       	ld	r24, Z
    2088:	0e 94 0b 10 	call	0x2016	; 0x2016 <UART_sendByte>
		i++;
    208c:	89 81       	ldd	r24, Y+1	; 0x01
    208e:	8f 5f       	subi	r24, 0xFF	; 255
    2090:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2092:	89 81       	ldd	r24, Y+1	; 0x01
    2094:	28 2f       	mov	r18, r24
    2096:	30 e0       	ldi	r19, 0x00	; 0
    2098:	8a 81       	ldd	r24, Y+2	; 0x02
    209a:	9b 81       	ldd	r25, Y+3	; 0x03
    209c:	fc 01       	movw	r30, r24
    209e:	e2 0f       	add	r30, r18
    20a0:	f3 1f       	adc	r31, r19
    20a2:	80 81       	ld	r24, Z
    20a4:	88 23       	and	r24, r24
    20a6:	39 f7       	brne	.-50     	; 0x2076 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    20a8:	0f 90       	pop	r0
    20aa:	0f 90       	pop	r0
    20ac:	0f 90       	pop	r0
    20ae:	cf 91       	pop	r28
    20b0:	df 91       	pop	r29
    20b2:	08 95       	ret

000020b4 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    20b4:	0f 93       	push	r16
    20b6:	1f 93       	push	r17
    20b8:	df 93       	push	r29
    20ba:	cf 93       	push	r28
    20bc:	00 d0       	rcall	.+0      	; 0x20be <UART_receiveString+0xa>
    20be:	0f 92       	push	r0
    20c0:	cd b7       	in	r28, 0x3d	; 61
    20c2:	de b7       	in	r29, 0x3e	; 62
    20c4:	9b 83       	std	Y+3, r25	; 0x03
    20c6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    20c8:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    20ca:	89 81       	ldd	r24, Y+1	; 0x01
    20cc:	28 2f       	mov	r18, r24
    20ce:	30 e0       	ldi	r19, 0x00	; 0
    20d0:	8a 81       	ldd	r24, Y+2	; 0x02
    20d2:	9b 81       	ldd	r25, Y+3	; 0x03
    20d4:	8c 01       	movw	r16, r24
    20d6:	02 0f       	add	r16, r18
    20d8:	13 1f       	adc	r17, r19
    20da:	0e 94 22 10 	call	0x2044	; 0x2044 <UART_recieveByte>
    20de:	f8 01       	movw	r30, r16
    20e0:	80 83       	st	Z, r24
    20e2:	0f c0       	rjmp	.+30     	; 0x2102 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    20e4:	89 81       	ldd	r24, Y+1	; 0x01
    20e6:	8f 5f       	subi	r24, 0xFF	; 255
    20e8:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    20ea:	89 81       	ldd	r24, Y+1	; 0x01
    20ec:	28 2f       	mov	r18, r24
    20ee:	30 e0       	ldi	r19, 0x00	; 0
    20f0:	8a 81       	ldd	r24, Y+2	; 0x02
    20f2:	9b 81       	ldd	r25, Y+3	; 0x03
    20f4:	8c 01       	movw	r16, r24
    20f6:	02 0f       	add	r16, r18
    20f8:	13 1f       	adc	r17, r19
    20fa:	0e 94 22 10 	call	0x2044	; 0x2044 <UART_recieveByte>
    20fe:	f8 01       	movw	r30, r16
    2100:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2102:	89 81       	ldd	r24, Y+1	; 0x01
    2104:	28 2f       	mov	r18, r24
    2106:	30 e0       	ldi	r19, 0x00	; 0
    2108:	8a 81       	ldd	r24, Y+2	; 0x02
    210a:	9b 81       	ldd	r25, Y+3	; 0x03
    210c:	fc 01       	movw	r30, r24
    210e:	e2 0f       	add	r30, r18
    2110:	f3 1f       	adc	r31, r19
    2112:	80 81       	ld	r24, Z
    2114:	83 32       	cpi	r24, 0x23	; 35
    2116:	31 f7       	brne	.-52     	; 0x20e4 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    2118:	89 81       	ldd	r24, Y+1	; 0x01
    211a:	28 2f       	mov	r18, r24
    211c:	30 e0       	ldi	r19, 0x00	; 0
    211e:	8a 81       	ldd	r24, Y+2	; 0x02
    2120:	9b 81       	ldd	r25, Y+3	; 0x03
    2122:	fc 01       	movw	r30, r24
    2124:	e2 0f       	add	r30, r18
    2126:	f3 1f       	adc	r31, r19
    2128:	10 82       	st	Z, r1
}
    212a:	0f 90       	pop	r0
    212c:	0f 90       	pop	r0
    212e:	0f 90       	pop	r0
    2130:	cf 91       	pop	r28
    2132:	df 91       	pop	r29
    2134:	1f 91       	pop	r17
    2136:	0f 91       	pop	r16
    2138:	08 95       	ret

0000213a <__udivmodsi4>:
    213a:	a1 e2       	ldi	r26, 0x21	; 33
    213c:	1a 2e       	mov	r1, r26
    213e:	aa 1b       	sub	r26, r26
    2140:	bb 1b       	sub	r27, r27
    2142:	fd 01       	movw	r30, r26
    2144:	0d c0       	rjmp	.+26     	; 0x2160 <__udivmodsi4_ep>

00002146 <__udivmodsi4_loop>:
    2146:	aa 1f       	adc	r26, r26
    2148:	bb 1f       	adc	r27, r27
    214a:	ee 1f       	adc	r30, r30
    214c:	ff 1f       	adc	r31, r31
    214e:	a2 17       	cp	r26, r18
    2150:	b3 07       	cpc	r27, r19
    2152:	e4 07       	cpc	r30, r20
    2154:	f5 07       	cpc	r31, r21
    2156:	20 f0       	brcs	.+8      	; 0x2160 <__udivmodsi4_ep>
    2158:	a2 1b       	sub	r26, r18
    215a:	b3 0b       	sbc	r27, r19
    215c:	e4 0b       	sbc	r30, r20
    215e:	f5 0b       	sbc	r31, r21

00002160 <__udivmodsi4_ep>:
    2160:	66 1f       	adc	r22, r22
    2162:	77 1f       	adc	r23, r23
    2164:	88 1f       	adc	r24, r24
    2166:	99 1f       	adc	r25, r25
    2168:	1a 94       	dec	r1
    216a:	69 f7       	brne	.-38     	; 0x2146 <__udivmodsi4_loop>
    216c:	60 95       	com	r22
    216e:	70 95       	com	r23
    2170:	80 95       	com	r24
    2172:	90 95       	com	r25
    2174:	9b 01       	movw	r18, r22
    2176:	ac 01       	movw	r20, r24
    2178:	bd 01       	movw	r22, r26
    217a:	cf 01       	movw	r24, r30
    217c:	08 95       	ret

0000217e <__prologue_saves__>:
    217e:	2f 92       	push	r2
    2180:	3f 92       	push	r3
    2182:	4f 92       	push	r4
    2184:	5f 92       	push	r5
    2186:	6f 92       	push	r6
    2188:	7f 92       	push	r7
    218a:	8f 92       	push	r8
    218c:	9f 92       	push	r9
    218e:	af 92       	push	r10
    2190:	bf 92       	push	r11
    2192:	cf 92       	push	r12
    2194:	df 92       	push	r13
    2196:	ef 92       	push	r14
    2198:	ff 92       	push	r15
    219a:	0f 93       	push	r16
    219c:	1f 93       	push	r17
    219e:	cf 93       	push	r28
    21a0:	df 93       	push	r29
    21a2:	cd b7       	in	r28, 0x3d	; 61
    21a4:	de b7       	in	r29, 0x3e	; 62
    21a6:	ca 1b       	sub	r28, r26
    21a8:	db 0b       	sbc	r29, r27
    21aa:	0f b6       	in	r0, 0x3f	; 63
    21ac:	f8 94       	cli
    21ae:	de bf       	out	0x3e, r29	; 62
    21b0:	0f be       	out	0x3f, r0	; 63
    21b2:	cd bf       	out	0x3d, r28	; 61
    21b4:	09 94       	ijmp

000021b6 <__epilogue_restores__>:
    21b6:	2a 88       	ldd	r2, Y+18	; 0x12
    21b8:	39 88       	ldd	r3, Y+17	; 0x11
    21ba:	48 88       	ldd	r4, Y+16	; 0x10
    21bc:	5f 84       	ldd	r5, Y+15	; 0x0f
    21be:	6e 84       	ldd	r6, Y+14	; 0x0e
    21c0:	7d 84       	ldd	r7, Y+13	; 0x0d
    21c2:	8c 84       	ldd	r8, Y+12	; 0x0c
    21c4:	9b 84       	ldd	r9, Y+11	; 0x0b
    21c6:	aa 84       	ldd	r10, Y+10	; 0x0a
    21c8:	b9 84       	ldd	r11, Y+9	; 0x09
    21ca:	c8 84       	ldd	r12, Y+8	; 0x08
    21cc:	df 80       	ldd	r13, Y+7	; 0x07
    21ce:	ee 80       	ldd	r14, Y+6	; 0x06
    21d0:	fd 80       	ldd	r15, Y+5	; 0x05
    21d2:	0c 81       	ldd	r16, Y+4	; 0x04
    21d4:	1b 81       	ldd	r17, Y+3	; 0x03
    21d6:	aa 81       	ldd	r26, Y+2	; 0x02
    21d8:	b9 81       	ldd	r27, Y+1	; 0x01
    21da:	ce 0f       	add	r28, r30
    21dc:	d1 1d       	adc	r29, r1
    21de:	0f b6       	in	r0, 0x3f	; 63
    21e0:	f8 94       	cli
    21e2:	de bf       	out	0x3e, r29	; 62
    21e4:	0f be       	out	0x3f, r0	; 63
    21e6:	cd bf       	out	0x3d, r28	; 61
    21e8:	ed 01       	movw	r28, r26
    21ea:	08 95       	ret

000021ec <_exit>:
    21ec:	f8 94       	cli

000021ee <__stop_program>:
    21ee:	ff cf       	rjmp	.-2      	; 0x21ee <__stop_program>
