
---------- Begin Simulation Statistics ----------
final_tick                               270776055702000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50608                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804444                       # Number of bytes of host memory used
host_op_rate                                    84514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   197.60                       # Real time elapsed on the host
host_tick_rate                               44411792                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008776                       # Number of seconds simulated
sim_ticks                                  8775648250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       153528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1228070                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60434                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1257462                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       941416                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1228070                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       286654                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1328670                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35292                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12577                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6147180                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4086802                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60501                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1375431                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2200469                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17210823                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.970298                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.335144                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13728487     79.77%     79.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       946801      5.50%     85.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       119671      0.70%     85.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       191300      1.11%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       477453      2.77%     89.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253374      1.47%     91.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68687      0.40%     91.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49619      0.29%     92.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1375431      7.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17210823                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.755127                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.755127                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13678869                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19634226                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1011459                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1894948                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60679                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        875623                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3019703                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10889                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287864                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   599                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1328670                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1492788                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15919927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12394489                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1918                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121358                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.075702                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1538994                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       976708                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.706187                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17521579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.185791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.601706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13987083     79.83%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312094      1.78%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           187104      1.07%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216240      1.23%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           328436      1.87%     85.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           277998      1.59%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           430594      2.46%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101632      0.58%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1680398      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17521579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16019546                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9302031                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67511                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088628                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.033412                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3339289                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287855                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7440562                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3072095                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       324070                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18897965                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3051434                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110500                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18137695                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        726228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60679                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        855146                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21325                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38336                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       420984                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        65548                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          193                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23658845                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17907205                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589596                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13949151                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.020279                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17932909                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15414050                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7197903                       # number of integer regfile writes
system.switch_cpus.ipc                       0.569759                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.569759                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35484      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8000878     43.84%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           32      0.00%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           101      0.00%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898860      4.93%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536944      8.42%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41287      0.23%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394972      7.64%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20123      0.11%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498880      8.21%     73.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436090      7.87%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1079988      5.92%     87.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228386      1.25%     88.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2012025     11.03%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64137      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18248201                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9747740                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19314161                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9414275                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10138878                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              316801                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017361                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108294     34.18%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          51906     16.38%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71580     22.59%     73.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19633      6.20%     79.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3838      1.21%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21006      6.63%     87.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4203      1.33%     88.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36282     11.45%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           59      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8781778                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35054890                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8492930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10957483                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18897956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18248201                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2198205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        34275                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3295556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17521579                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.041470                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.899655                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11911863     67.98%     67.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1423328      8.12%     76.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1064280      6.07%     82.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       887627      5.07%     87.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       759000      4.33%     91.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       529816      3.02%     94.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       454161      2.59%     97.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308646      1.76%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182858      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17521579                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.039708                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1493053                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   299                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        44717                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17111                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3072095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       324070                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5605904                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17551276                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10874413                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1516038                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1366483                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         396404                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        136301                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46970657                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19346643                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22294061                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2359663                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         675335                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60679                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2860340                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3166964                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16834467                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17024109                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4557716                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34735489                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38111684                       # The number of ROB writes
system.switch_cpus.timesIdled                     362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        59388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368426                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          59388                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             146611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15879                       # Transaction distribution
system.membus.trans_dist::CleanEvict           137649                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11512                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11512                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        146612                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       469775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       469775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11136128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11136128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11136128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158124                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158124    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              158124                       # Request fanout histogram
system.membus.reqLayer2.occupancy           407727000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          844943250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8775648250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          299844                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12340                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           456                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172074                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13553280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13593152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          159691                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1016256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           344561                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.172358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.377692                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 285173     82.76%     82.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  59388     17.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             344561                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          211734500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276615000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            681499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           20                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        26726                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26746                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           20                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        26726                       # number of overall hits
system.l2.overall_hits::total                   26746                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          434                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       157685                       # number of demand (read+write) misses
system.l2.demand_misses::total                 158124                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          434                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       157685                       # number of overall misses
system.l2.overall_misses::total                158124                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39061500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12959164500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12998226000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39061500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12959164500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12998226000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184870                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184870                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.955947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.855074                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855325                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.955947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.855074                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855325                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90003.456221                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82183.876082                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82202.739622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90003.456221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82183.876082                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82202.739622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15879                       # number of writebacks
system.l2.writebacks::total                     15879                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       157685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            158119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       157685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           158119                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34721500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11382324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11417046000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34721500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11382324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11417046000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.955947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.855074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855298                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.955947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.855074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855298                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80003.456221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72183.939500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72205.402260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80003.456221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72183.939500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72205.402260                       # average overall mshr miss latency
system.l2.replacements                         159691                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27357                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27357                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          167                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              167                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          167                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          167                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        53225                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         53225                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   828                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11512                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    926328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     926328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.932896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.932901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80473.286422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80466.296039                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    811218000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    811218000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.932896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.932820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70473.286422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70473.286422                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39061500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39061500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.955947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90003.456221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89590.596330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34721500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34721500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.955947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80003.456221                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80003.456221                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        25898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       146174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12032836500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12032836500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.849493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.849495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82318.582648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82317.456354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       146174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10571106500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10571106500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.849493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.849483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72318.651060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72318.651060                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4023.903140                       # Cycle average of tags in use
system.l2.tags.total_refs                      307771                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    159691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.927291                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      93.988327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.049805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.120654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.709182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3925.035172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.958261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982398                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    900639                       # Number of tag accesses
system.l2.tags.data_accesses                   900639                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10091840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1016256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1016256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       157685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15879                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3165122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1149982282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1153183869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3165122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3179708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115804095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115804095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115804095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3165122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1149982282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1268987963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    157454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000502464750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          981                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          981                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              324669                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14880                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15879                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    231                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              656                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1937575000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  789440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4897975000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12271.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31021.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   122278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11842                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158119                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.681375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.631927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.604999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16493     41.63%     41.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8731     22.04%     63.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4037     10.19%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2658      6.71%     80.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1504      3.80%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1067      2.69%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1013      2.56%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          571      1.44%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3540      8.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     159.657492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.521103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    316.952602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           849     86.54%     86.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           73      7.44%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           26      2.65%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           19      1.94%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           10      1.02%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           981                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.155963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              916     93.37%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.92%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      3.98%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.12%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.20%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.31%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           981                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10104832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1014336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10119616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1016256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1151.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1153.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8775527500                       # Total gap between requests
system.mem_ctrls.avgGap                      50434.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10077056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1014336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3165122.303073165938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1148297620.064705610275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115585307.330429971218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       157685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15879                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16819500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4881155500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207946032250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38754.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30955.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13095662.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            127170540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             67592745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           520348920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35402040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     692699280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3806258220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        164313120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5413784865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.909966                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    394037000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    293020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8088581000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            155694840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             82742385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           606971400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           47329740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     692699280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3832506150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        142447200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5560390995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.615983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    333141500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    293020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8149476500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8775638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1492164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1492171                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1492164                       # number of overall hits
system.cpu.icache.overall_hits::total         1492171                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          624                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            626                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          624                       # number of overall misses
system.cpu.icache.overall_misses::total           626                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     49968000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49968000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     49968000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49968000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1492788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1492797                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1492788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1492797                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000419                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000419                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80076.923077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79821.086262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80076.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79821.086262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.icache.writebacks::total               167                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          170                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          170                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          170                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          170                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          454                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     39964500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39964500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     39964500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39964500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88027.533040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88027.533040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88027.533040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88027.533040                       # average overall mshr miss latency
system.cpu.icache.replacements                    167                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1492164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1492171                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          624                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           626                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     49968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1492788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1492797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80076.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79821.086262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     39964500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39964500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88027.533040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88027.533040                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              404582                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               167                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2422.646707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2986050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2986050                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2476052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2476055                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2476052                       # number of overall hits
system.cpu.dcache.overall_hits::total         2476055                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       756434                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         756437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       756434                       # number of overall misses
system.cpu.dcache.overall_misses::total        756437                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  48091565401                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48091565401                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  48091565401                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48091565401                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3232486                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3232492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3232486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3232492                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63576.684021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63576.431879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63576.684021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63576.431879                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       859143                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22503                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.179043                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27357                       # number of writebacks
system.cpu.dcache.writebacks::total             27357                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       572021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       572021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       572021                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       572021                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184413                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13533481402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13533481402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13533481402                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13533481402                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73386.807882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73386.807882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73386.807882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73386.807882                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183389                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2229917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2229920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       744045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        744047                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47123346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47123346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2973962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2973967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.250186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63334.000632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63333.830390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       571970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       571970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12579594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12579594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73105.297109                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73105.297109                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    968218901                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    968218901                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78151.497377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78145.189750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    953887402                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    953887402                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77312.968228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77312.968228                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776055702000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.033066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2581141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.074677                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.033063                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          824                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6649397                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6649397                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270802460398000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64005                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815036                       # Number of bytes of host memory used
host_op_rate                                   107208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   624.95                       # Real time elapsed on the host
host_tick_rate                               42250768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026405                       # Number of seconds simulated
sim_ticks                                 26404696000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       474284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        948713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3794310                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       196324                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3887816                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2896938                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3794310                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       897372                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4125448                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          116458                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        46796                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18598417                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12718905                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       196344                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4191321                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7362783                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     51668777                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.973517                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.346370                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     41290084     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2717296      5.26%     85.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       437309      0.85%     86.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       633321      1.23%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1297927      2.51%     89.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       696466      1.35%     91.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       231443      0.45%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       173610      0.34%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4191321      8.11%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     51668777                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.760313                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.760313                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      40632550                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60108775                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3307618                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6076699                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         199735                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2488139                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9260343                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35247                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1178257                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1864                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4125448                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4793640                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              47535372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41637                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37823062                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          192                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          399470                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078120                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4969392                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3013396                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.716218                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52704741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.210469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.618338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41867445     79.44%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           873150      1.66%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           601067      1.14%     82.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           678384      1.29%     83.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           979934      1.86%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           964399      1.83%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1330575      2.52%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           316433      0.60%     90.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5093354      9.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52704741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46287528                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27196546                       # number of floating regfile writes
system.switch_cpus.idleCycles                  104651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       219165                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3323618                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.047318                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10611561                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1178201                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22144935                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9445163                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          178                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1310739                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57716423                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9433360                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       358519                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55308238                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         235578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1939624                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         199735                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2315227                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        73720                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       128006                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          703                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1397222                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       319709                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          695                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        65515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70538859                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54501010                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594576                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41940692                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.032033                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54613111                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48700351                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22699850                       # number of integer regfile writes
system.switch_cpus.ipc                       0.568081                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.568081                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142917      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24900211     44.73%     44.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          221      0.00%     44.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           360      0.00%     44.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2829514      5.08%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4385045      7.88%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1134      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127954      0.23%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085679      7.34%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52380      0.09%     65.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234228      7.61%     73.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8495      0.02%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148729      7.45%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3507627      6.30%     86.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       843535      1.52%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6047483     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351208      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55666758                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28760330                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56925416                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27696769                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30022571                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1016578                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018262                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          311020     30.59%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         164772     16.21%     46.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       228616     22.49%     69.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        64204      6.32%     75.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11175      1.10%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          81541      8.02%     84.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21129      2.08%     87.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128843     12.67%     99.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3357      0.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27780089                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108247784                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26804241                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35110508                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57715888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55666758                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          535                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7416000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       118366                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          490                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10398542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52704741                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.056200                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.920986                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35744150     67.82%     67.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4291076      8.14%     75.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3153275      5.98%     81.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2650856      5.03%     86.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2305899      4.38%     91.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1637809      3.11%     94.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1369584      2.60%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       930317      1.77%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       621775      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52704741                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054107                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4793669                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    57                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       158567                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        69970                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9445163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1310739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17605100                       # number of misc regfile reads
system.switch_cpus.numCycles                 52809392                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32713282                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4247248                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4332222                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1286395                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        395438                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143088166                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59163007                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68141905                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7371495                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1759377                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         199735                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8087288                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10524160                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48680221                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53893855                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          719                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           68                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13063397                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            105104510                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116363841                       # The number of ROB writes
system.switch_cpus.timesIdled                    1820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       178561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145820                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         178562                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26404696000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             444549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45829                       # Transaction distribution
system.membus.trans_dist::CleanEvict           428454                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29882                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        444548                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1423144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1423144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1423144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33296640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     33296640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33296640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            474430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  474430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              474430                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1230925500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2537372250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26404696000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26404696000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26404696000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26404696000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       127873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2888                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          934605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3056                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535954                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1709814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1718814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       380416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41726848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42107264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          492540                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2933056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1065534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.167582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373497                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 886971     83.24%     83.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 178562     16.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1065534                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          657842000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854907000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4587493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26404696000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1503                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        97061                       # number of demand (read+write) hits
system.l2.demand_hits::total                    98564                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1503                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        97061                       # number of overall hits
system.l2.overall_hits::total                   98564                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1553                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       472877                       # number of demand (read+write) misses
system.l2.demand_misses::total                 474430                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1553                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       472877                       # number of overall misses
system.l2.overall_misses::total                474430                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    133931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  39115359500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39249291000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    133931500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  39115359500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39249291000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3056                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569938                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3056                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569938                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.508181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.829699                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.827984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.508181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.829699                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.827984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86240.502254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82717.830429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82729.361550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86240.502254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82717.830429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82729.361550                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45829                       # number of writebacks
system.l2.writebacks::total                     45829                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       472877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            474430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       472877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           474430                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    118401500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  34386579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34504981000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    118401500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  34386579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34504981000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.508181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.829699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.508181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.829699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.827984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76240.502254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72717.809282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72729.340472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76240.502254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72717.809282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72729.340472                       # average overall mshr miss latency
system.l2.replacements                         492540                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        82044                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            82044                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        82044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        82044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2888                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2888                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2888                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2888                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       160306                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        160306                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4102                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29882                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2437285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2437285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.879296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81563.650358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81563.650358                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2138465000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2138465000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.879296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71563.650358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71563.650358                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    133931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    133931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.508181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.508181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86240.502254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86240.502254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1553                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1553                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    118401500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118401500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.508181                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.508181                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76240.502254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76240.502254                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        92959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       442995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          442995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  36678074500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36678074500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.826554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.826554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82795.685053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82795.685053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       442995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       442995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  32248114500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  32248114500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.826554                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.826554                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72795.662479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72795.662479                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26404696000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      992943                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    496636                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999338                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     109.659870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    10.004814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3976.335315                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.970785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2682                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2784178                       # Number of tag accesses
system.l2.tags.data_accesses                  2784178                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26404696000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        99392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30264128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30363520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        99392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2933056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2933056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       472877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              474430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45829                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45829                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3764179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1146164606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1149928785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3764179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3764179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111080847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111080847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111080847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3764179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1146164606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1261009633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    472153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000570496750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2834                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2834                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              969711                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43041                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      474430                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45829                       # Number of write requests accepted
system.mem_ctrls.readBursts                    474430                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45829                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    724                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6052775500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2368530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14934763000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12777.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31527.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   361064                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                474430                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45829                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  274848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  151774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       125158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.650266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.694992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.408491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53038     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28263     22.58%     64.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13227     10.57%     75.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8537      6.82%     82.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4729      3.78%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3462      2.77%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2902      2.32%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1684      1.35%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9316      7.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       125158                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     166.201129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.378495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.202183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2433     85.85%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          180      6.35%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           91      3.21%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           70      2.47%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           33      1.16%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           11      0.39%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            9      0.32%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2834                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.166902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.593546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2604     91.88%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.20%     93.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              159      5.61%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      1.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2834                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30317184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   46336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2932288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30363520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2933056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1148.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1149.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26404677000                       # Total gap between requests
system.mem_ctrls.avgGap                      50752.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        99392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30217792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2932288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3764178.917265322991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1144409767.111123085022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111051761.398805737495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       472877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45829                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     54419750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14880343250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 640213043250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35041.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31467.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13969605.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            407201340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            216421260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1581417180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          106916040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2084244240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11541353160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        420369120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16357922340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.508073                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    991158500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    881660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24531877500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            486441060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            258553350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1800843660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          132248700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2084244240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11530529430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        429483840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16722344280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.309479                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1006365500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    881660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24516670500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    35180334000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6282171                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6282178                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6282171                       # number of overall hits
system.cpu.icache.overall_hits::total         6282178                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4259                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4257                       # number of overall misses
system.cpu.icache.overall_misses::total          4259                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    238610000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    238610000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    238610000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    238610000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6286428                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6286437                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6286428                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6286437                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000677                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000677                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56051.209772                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56024.888471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56051.209772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56024.888471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          665                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3055                       # number of writebacks
system.cpu.icache.writebacks::total              3055                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          747                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          747                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          747                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          747                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3510                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    194356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    194356000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194356000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000558                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000558                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000558                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000558                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55372.079772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55372.079772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55372.079772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55372.079772                       # average overall mshr miss latency
system.cpu.icache.replacements                   3055                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6282171                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6282178                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4259                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    238610000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    238610000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6286428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6286437                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56051.209772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56024.888471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          747                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          747                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    194356000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194356000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55372.079772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55372.079772                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047738                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6285690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1789.775057                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047631                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12576386                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12576386                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10292013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10292016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10308134                       # number of overall hits
system.cpu.dcache.overall_hits::total        10308137                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3019815                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3019818                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3020115                       # number of overall misses
system.cpu.dcache.overall_misses::total       3020118                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 194328218836                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194328218836                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 194328218836                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194328218836                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13311828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13311834                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13328249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13328255                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.226852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.226852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.226595                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.226595                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64351.034363                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64350.970435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64344.642120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64344.578204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3630056                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            100507                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.117445                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109401                       # number of writebacks
system.cpu.dcache.writebacks::total            109401                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2265626                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2265626                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2265626                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2265626                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  54579559340                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54579559340                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  54587752840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54587752840                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056598                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72368.543349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72368.543349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72364.055417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72364.055417                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753327                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9088979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9088982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2973256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2973258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 190784642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 190784642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12062235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12062240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.246493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.246493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64166.907424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64166.864261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2265385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2265385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  51093105500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51093105500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72178.554426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72178.554426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46560                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3543576336                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3543576336                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76109.373827                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76107.739175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3486453840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3486453840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75272.115376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75272.115376                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16121                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16121                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          300                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          300                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.018269                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018269                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      8193500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8193500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009744                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009744                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 51209.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51209.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270802460398000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.132908                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11062488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754351                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.664908                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.132906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27410861                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27410861                       # Number of data accesses

---------- End Simulation Statistics   ----------
