#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Thu May 15 19:15:25 2025
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 1)] Analyzing module hsst_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 1)] Analyzing module Word_Alignment_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_9 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 19)] Analyzing module hsst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v successfully.
I: Module "hsst_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.718s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 1)] Elaborating module hsst_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Elaborating instance the_instance_name
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 19)] Elaborating module hsst
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 1672)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_8
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = TRUE
    FREE_CLOCK_FREQ = 27.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = TRUE
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 352)] Elaborating instance hsstlp_rst_pll
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_pll_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    PLL_NUBER = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 58)] Elaborating instance pll0_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 59)] Elaborating instance pll0_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 63)] Elaborating instance pll0_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 66)] Elaborating instance pll0_lock_wtchdg
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_wtchdg_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 73)] Elaborating instance pll_rst_fsm_0
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_pll_rst_fsm_v1_0
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 30)] Rounding real from 810.000000 to 810.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 31)] Rounding real from 4.050000 to 4.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 32)] Rounding real from 224.100000 to 224.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 33)] Rounding real from 27.000000 to 27.
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0} parameter value:
    FREE_CLOCK_FREQ = 27.000000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 392)] Elaborating instance hsstlp_rst_tx
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_tx_v1_6
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[0].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[1].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[2].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[3].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 327)] Elaborating instance txlane_rst_fsm3
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_txlane_rst_fsm_v1_6
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 46)] Rounding real from 27.000000 to 27.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 47)] Rounding real from 54.000000 to 54.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 48)] Rounding real from 81.000000 to 81.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 49)] Rounding real from 27.000000 to 27.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 52)] Rounding real from 5.400000 to 5.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 54)] Rounding real from 5.400000 to 5.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 55)] Rounding real from 16.200000 to 16.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 56)] Rounding real from 18.900000 to 19.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 57)] Rounding real from 21.600000 to 22.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 58)] Rounding real from 24.300000 to 24.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 59)] Rounding real from 35.100000 to 35.
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3} parameter value:
    LANE_BONDING = 32'b00000000000000000000000000000001
    FREE_CLOCK_FREQ = 27.000000
    P_LX_TX_CKDIV = 32'b00000000000000000000000000000010
    PCS_TX_CLK_EXPLL_USE_CH = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 488)] Elaborating instance hsstlp_rst_rx
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_rx_v1_6
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 477)] Elaborating instance rxlane_fsm3
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rxlane_rst_fsm_v1_6
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 62)] Rounding real from 2160.000000 to 2160.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 63)] Rounding real from 540.000000 to 540.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 65)] Rounding real from 8096.000000 to 8096.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 66)] Rounding real from 54.000000 to 54.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 69)] Rounding real from 2.700000 to 3.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 70)] Rounding real from 5.400000 to 5.
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH_BYPASS_WORD_ALIGN = TRUE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = TRUE
    LX_RX_CKDIV = 32'b00000000000000000000000000000010
    PCS_RX_CLK_EXPLL_USE = FALSE
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 204)] Net fifoclr_sig_0 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 205)] Net fifoclr_sig_1 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 206)] Net fifoclr_sig_2 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_9
I: Module instance {hsst_top/the_instance_name/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = DISABLE
    CH1_EN = DISABLE
    CH2_EN = DISABLE
    CH3_EN = Fullduplex
    CHANNEL0_EN = FALSE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = TRUE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000011
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000011
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100110
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_DENC = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = FALSE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X8
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 1GB
    PCS_CH0_SAMP_16B = X16
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 1SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH0_DEC_DUAL = FALSE
    PCS_CH0_SPLIT = TRUE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = TRUE
    PCS_CH0_TX_BYPASS_ENC = TRUE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = FALSE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X8
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 8BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = OFF
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 8BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_DENC = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = FALSE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X8
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 1GB
    PCS_CH1_SAMP_16B = X16
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 1SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH1_DEC_DUAL = FALSE
    PCS_CH1_SPLIT = TRUE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = MASTER
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = TRUE
    PCS_CH1_TX_BYPASS_ENC = TRUE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = FALSE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = MASTER
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X8
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 8BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = OFF
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 8BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X8
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = TRUE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = TRUE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = FALSE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X8
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 8BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 8BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_DENC = FALSE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X20
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = OUTSIDE
    PCS_CH3_SAMP_16B = X20
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = TRUE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = FALSE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X20
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 20BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 20BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2709)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {hsst_top/the_instance_name/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = FALSE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = TRUE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2863)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 5355)] Elaborating instance U_GTP_HSSTLP_LANE3
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2528)] Net LANE_CIN_BUS_FORWARD_3 in ipm2l_hsstlp_wrapper_v1_9(original module ipm2l_hsstlp_wrapper_v1_9) does not have a driver, tie it to 0
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_0 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_0 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_1 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_1 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 128)] Elaborating instance Word_Alignment_32bit_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 1)] Elaborating module Word_Alignment_32bit
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Give initial value 0 for the no drive pin i_wtchdg_clr_0 in module instance hsst_top.the_instance_name
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_p_l3rxn connected to input port of module instance hsst_top.the_instance_name has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_p_l3rxp connected to input port of module instance hsst_top.the_instance_name has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_tdispsel_3 connected to input port of module instance hsst_top.the_instance_name has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_tdispctrl_3 connected to input port of module instance hsst_top.the_instance_name has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.061s wall, 0.047s user + 0.000s system = 0.047s CPU (76.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.043s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 54)] Latch is generated for signal nextstate, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/lane_sync_1_ff that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_LANE_SYNC_1 that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/rate_change_tclk_on_1_ff that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_RATE_CHANGE_TCLK_ON_1 that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 308)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_LANE_PD that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 308)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_LANE_RST that is stuck at constant 0.
Executing : rtl-infer successfully. Time elapsed: 0.382s wall, 0.172s user + 0.062s system = 0.234s CPU (61.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.047s wall, 0.047s user + 0.000s system = 0.047s CPU (100.0%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
I: FSM rxlane_rst_fsm_fsm[3:0] inferred.
I: FSM pll_fsm_fsm[1:0] inferred.
I: FSM txlane_rst_fsm_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.053s wall, 0.047s user + 0.000s system = 0.047s CPU (87.6%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N38 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N41_1 (bmsPMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N10 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
I: Constant propagation done on N27 (bmsWIDEMUX).
I: Constant propagation done on N57 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N685_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N41_1 (bmsPMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N589_1 (bmsWIDEMUX).
I: Constant propagation done on N315 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.075s wall, 0.031s user + 0.000s system = 0.031s CPU (41.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Thu May 15 19:15:28 2025
Action compile: Peak memory pool usage is 143 MB
