<module name="GPIO7" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GPIO_REVISION" acronym="GPIO_REVISION" offset="0x0" width="32" description="IP revision identifier (X.Y.R)">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SYSCONFIG" acronym="GPIO_SYSCONFIG" offset="0x10" width="32" description="System configuration register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="0x0: Force-idle: An IDLE request is acknowledged unconditionally." range="" rwaccess="RW">
      <bitenum value="1" id="NoIdle" token="IDLEMODE_1" description="No-idle: An IDLE request is never acknowledged."/>
      <bitenum value="2" id="SmartIdle" token="IDLEMODE_2" description="Smart-idle: The acknowledgment to an IDLE request is given based on the internal activity (see, System Power Management and Wakeup)."/>
      <bitenum value="3" id="SmartIdleWakeup" token="IDLEMODE_3" description="Smart-idle wakeup"/>
    </bitfield>
    <bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0" description="Wake-up control." range="" rwaccess="RW">
      <bitenum value="0" id="Disable" token="ENAWAKEUP_0" description="Wake-up generation is disabled."/>
      <bitenum value="1" id="Enable" token="ENAWAKEUP_1" description="Wake-up capability is enabled upon expected transition on input GPIO pin"/>
    </bitfield>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset. Set this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW">
      <bitenum value="0" id="Normal" token="SOFTRESET_0" description="Normal mode"/>
      <bitenum value="1" id="Reset" token="SOFTRESET_1" description="The module is reset."/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="OCP clock gating control." range="" rwaccess="RW">
      <bitenum value="0" id="FreeRun" token="AUTOIDLE_0" description="Internal interface OCP clock is free-running."/>
      <bitenum value="1" id="Automatic" token="AUTOIDLE_1" description="Automatic internal OCP clock gating, based on the OCP interface activity"/>
    </bitfield>
  </register>
  <register id="GPIO_EOI" acronym="GPIO_EOI" offset="0x20" width="32" description="Software end of interrupt.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINE_NUMBER" width="1" begin="0" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control." range="" rwaccess="W">
      <bitenum value="0" id="EOI_0" token="LINE_NUMBER_0" description="EOI for interrupt line number 0. Read returns 0."/>
      <bitenum value="1" id="EOI_1" token="LINE_NUMBER_1" description="EOI for interrupt line number 1. Read returns 0."/>
    </bitfield>
  </register>
  <register id="GPIO_IRQSTATUS_RAW_0" acronym="GPIO_IRQSTATUS_RAW_0" offset="0x24" width="32" description="Per-event raw interrupt status vector, showing all active events (enabled and not enabled), (corresponding to first line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Status raw for interrupt line. Writing '1' to a bit will set it to '1.' Writing '0' has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQSTATUS_RAW_1" acronym="GPIO_IRQSTATUS_RAW_1" offset="0x28" width="32" description="Per-event raw interrupt status vector, showing all active events (enabled and not enabled), (corresponding to second line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Status raw for interrupt line Writing '1' to a bit will set it to '1.' Writing '0' has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQSTATUS_0" acronym="GPIO_IRQSTATUS_0" offset="0x2C" width="32" description="Per-event interrupt status vector, showing all active and enabled events (corresponding to first line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Status for interrupt line Writing 1 to a bit will clear it to 0. Writing 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQSTATUS_1" acronym="GPIO_IRQSTATUS_1" offset="0x30" width="32" description="Per-event enabled interrupt status vector, showing all active and enabled events (corresponding to second line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Status for interrupt line Writing 1 to a bit will clear it to 0. Writing 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQSTATUS_SET_0" acronym="GPIO_IRQSTATUS_SET_0" offset="0x34" width="32" description="Per-event interrupt-enable set vector (corresponding to first line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Status set for interrupt line Writing 1 to a bit enables the corresponding interrupt event. Writing 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQSTATUS_SET_1" acronym="GPIO_IRQSTATUS_SET_1" offset="0x38" width="32" description="Per-event enable set interrupt vector (corresponding to second line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Status set for interrupt line Writing 1 to a bit enables the corresponding interrupt event. Writing 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQSTATUS_CLR_0" acronym="GPIO_IRQSTATUS_CLR_0" offset="0x3C" width="32" description="Per-event interrupt-enable clear vector (corresponding to first line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Status clear for interrupt line Writing 1 to a bit disables the corresponding interrupt event. Writing 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQSTATUS_CLR_1" acronym="GPIO_IRQSTATUS_CLR_1" offset="0x40" width="32" description="Per-event enable clear interrupt vector (corresponding to second line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Status clear for interrupt line Writing 1 to a bit disables the corresponding interrupt event. Writing 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQWAKEN_0" acronym="GPIO_IRQWAKEN_0" offset="0x44" width="32" description="Per-event wake-up enable set vector (corresponding to first line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Wakeup set for interrupt line Setting a bit to 1 will enable wakeup for the corresponding event. Setting a bit to 0 will disable wakeup for the corresponding event." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IRQWAKEN_1" acronym="GPIO_IRQWAKEN_1" offset="0x48" width="32" description="Per-event wake-up enable set vector (corresponding to second line of interrupt)">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Wakeup set for interrupt line Setting a bit to 1 will enable wakeup for the corresponding event. Setting a bit to 0 will disable wakeup for the corresponding event." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SYSSTATUS" acronym="GPIO_SYSSTATUS" offset="0x114" width="32" description="System status register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      <bitenum value="0" id="InProgress" token="RESETDONE_0_r" description="Internal reset is ongoing."/>
      <bitenum value="1" id="Complete" token="RESETDONE_1_r" description="Reset completed"/>
    </bitfield>
  </register>
  <register id="GPIO_CTRL" acronym="GPIO_CTRL" offset="0x130" width="32" description="GPIO control register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GATINGRATIO" width="2" begin="2" end="1" resetval="0x1" description="Clock gating ratio for event detection" range="" rwaccess="RW">
      <bitenum value="0" id="N_1" token="GATINGRATIO_0" description="N = 1"/>
      <bitenum value="1" id="N_2" token="GATINGRATIO_1" description="N = 2"/>
      <bitenum value="2" id="N_4" token="GATINGRATIO_2" description="N = 4"/>
      <bitenum value="3" id="N_8" token="GATINGRATIO_3" description="N = 8"/>
    </bitfield>
    <bitfield id="DISABLEMODULE" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enabled" token="DISABLEMODULE_0" description="Module is enabled, clocks are not gated."/>
      <bitenum value="1" id="Disabled" token="DISABLEMODULE_1" description="Module is disabled, internal clocks are gated"/>
    </bitfield>
  </register>
  <register id="GPIO_OE" acronym="GPIO_OE" offset="0x134" width="32" description="Output enable register. 0 = Output enabled ; 1 = Output disabled">
    <bitfield id="OUTPUTEN" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Output enable" range="" rwaccess="RW">
      <bitenum value="0" id="Enabled" token="OUTPUTEN_0" description="Output enabled"/>
      <bitenum value="1" id="Disabled" token="OUTPUTEN_1" description="Output disabled"/>
    </bitfield>
  </register>
  <register id="GPIO_DATAIN" acronym="GPIO_DATAIN" offset="0x138" width="32" description="Data input register (with sampled input data)">
    <bitfield id="DATAIN" width="32" begin="31" end="0" resetval="0x0000 0000" description="Sampled input data" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_DATAOUT" acronym="GPIO_DATAOUT" offset="0x13C" width="32" description="Data-output register (data to set on output pins)">
    <bitfield id="DATAOUT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Data to set on output pins" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_LEVELDETECT0" acronym="GPIO_LEVELDETECT0" offset="0x140" width="32" description="Detect low-level register. 0 = Low-level detection disabled; 1 = Low-level detection enabled">
    <bitfield id="LEVELDETECT0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Low-level detection" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="LEVELDETECT0_0" description="Low-level detection disabled"/>
      <bitenum value="1" id="Enabled" token="LEVELDETECT0_1" description="Low-level detection enabled"/>
    </bitfield>
  </register>
  <register id="GPIO_LEVELDETECT1" acronym="GPIO_LEVELDETECT1" offset="0x144" width="32" description="Detect high-level register">
    <bitfield id="LEVELDETECT1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="LEVELDETECT1_0" description="High-evel detection disabled"/>
      <bitenum value="1" id="Enabled" token="LEVELDETECT1_1" description="High-level detection enabled"/>
    </bitfield>
  </register>
  <register id="GPIO_RISINGDETECT" acronym="GPIO_RISINGDETECT" offset="0x148" width="32" description="Detect rising edge register">
    <bitfield id="RISINGDETECT" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="RISINGDETECT_0" description="Rising edge detection disabled"/>
      <bitenum value="1" id="Enabled" token="RISINGDETECT_1" description="Rising edge detection enabled"/>
    </bitfield>
  </register>
  <register id="GPIO_FALLINGDETECT" acronym="GPIO_FALLINGDETECT" offset="0x14C" width="32" description="Detect falling edge register">
    <bitfield id="FALLINGDETECT" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="FALLINGDETECT_0" description="Falling edge detection disabled"/>
      <bitenum value="1" id="Enabled" token="FALLINGDETECT_1" description="Falling edge detection enabled"/>
    </bitfield>
  </register>
  <register id="GPIO_DEBOUNCENABLE" acronym="GPIO_DEBOUNCENABLE" offset="0x150" width="32" description="Debouncing enable register">
    <bitfield id="DEBOUNCEENABLE" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NoDebounce" token="DEBOUNCEENABLE_0" description="No debouncing"/>
      <bitenum value="1" id="Debounce" token="DEBOUNCEENABLE_1" description="Debouncing activated"/>
    </bitfield>
  </register>
  <register id="GPIO_DEBOUNCINGTIME" acronym="GPIO_DEBOUNCINGTIME" offset="0x154" width="32" description="Debouncing value register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCETIME" width="8" begin="7" end="0" resetval="0x00" description="8-bit values specifying the debouncing time. It is n-periods of the muxed clock, which can come from either a true 32k oscillator/pad of from the system clock. It depends on which boot mode is selected. For more information see, Initialization." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLEARDATAOUT" acronym="GPIO_CLEARDATAOUT" offset="0x190" width="32" description="Clear data-output register">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="RW">
      <bitenum value="0" id="No_effect" token="INTLINE_0" description="No effect"/>
      <bitenum value="1" id="1" token="INTLINE_1" description="Clear the corresponding bit in the data-output register"/>
    </bitfield>
  </register>
  <register id="GPIO_SETDATAOUT" acronym="GPIO_SETDATAOUT" offset="0x194" width="32" description="Set data-output register">
    <bitfield id="INTLINE" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="RW">
      <bitenum value="0" id="No_effect" token="INTLINE_0" description="No effect"/>
      <bitenum value="1" id="1" token="INTLINE_1" description="Set the corresponding bit in the data-output register"/>
    </bitfield>
  </register>
</module>
