# CFG Version 1.0
# This is the CFG for prod configuation

prod.major = 1;
prod.minor = 0;

prod.0x0c302030.0x0000100 = 0x00000000; #gen2_i2c_scl_pcc7: LPDR disable
prod.0x0c302040.0x0000100 = 0x00000000; #gen2_i2c_sda_pd: LPDR disable
prod.0x0244100c.0xff1ff000 = 0x0a00a000; #PADCTL_UFS_CFG2TMC_UFS0_RST_0 drive settings
prod.0x02441004.0xff1ff000 = 0x0a00a000; #PADCTL_UFS_CFG2TMC_UFS0_REF_CLK_0 drive settings
prod.0xc302034.0x0001f000 = 0x00008000; #PADCTL_AO_CFG2TMC_GEN2_I2C_SCL_0 bit 12:16
prod.0xc302044.0x0001f000 = 0x00008000; #PADCTL_AO_CFG2TMC_GEN2_I2C_SDA_0 bit 12:16
prod.0x243001c.0x0001f000 = 0x00008000; #PADCTL_CAM_CFG2TMC_CAM_I2C_SCL_0 bit 12:16
prod.0x2430014.0x0001f000 = 0x00008000; #PADCTL_CAM_CFG2TMC_CAM_I2C_SDA_0 bit 12:16
prod.0xc302024.0x0001f000 = 0x00008000; #PADCTL_AO_CFG2TMC_GEN8_I2C_SCL_0 bit 12:16
prod.0xc30201c.0x0001f000 = 0x00008000; #PADCTL_AO_CFG2TMC_GEN8_I2C_SDA_0 bit 12:16
prod.0x2430060.0x00001000 = 0x00001000; #PADCTL_CAM_SOC_GPIO22_0; E_SCHMT enable

## UART ##
prod.0x024300ac.0x01f1f000 = 0x00606000; #PADCTL_CAM_CFG2TMC_UART1_TX_0 bit 12:16 20:24
prod.0x024300a4.0x01f1f000 = 0x00606000; #PADCTL_CAM_CFG2TMC_UART1_RX_0 bit 12:16 20:24
prod.0x0243009c.0x01f1f000 = 0x00606000; #PADCTL_CAM_CFG2TMC_UART1_RTS_0 bit 12:16 20:24
prod.0x02430094.0x01f1f000 = 0x00606000; #PADCTL_CAM_CFG2TMC_UART1_CTS_0 bit 12:16 20:24
prod.0x0243d074.0x01f1f000 = 0x00000000; #PADCTL_UART_CFG2TMC_UART2_TX_0 bit 12:16 20:24
prod.0x0243d07c.0x01f1f000 = 0x00000000; #PADCTL_UART_CFG2TMC_UART2_RX_0 bit 12:16 20:24
prod.0x0c302014.0x01f1f000 = 0x00000000; #PADCTL_AO_CFG2TMC_UART3_TX_0 bit 12:16 20:24
prod.0x0c30200c.0x01f1f000 = 0x00000000; #PADCTL_AO_CFG2TMC_UART3_RX_0 bit 12:16 20:24
