\doxysubsubsubsection{APB3 Peripheral Clock Enabled or Disabled Status}
\hypertarget{group__RCC__APB3__Clock__Enable__Disable__Status}{}\label{group__RCC__APB3__Clock__Enable__Disable__Status}\index{APB3 Peripheral Clock Enabled or Disabled Status@{APB3 Peripheral Clock Enabled or Disabled Status}}


Check whether the APB3 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable__Status_ga612780164ef494e4b7423dbc5fdfc672}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SUBGHZSPI)
\item 
\#define \mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable__Status_ga6e99f55b19c4812051306fb16260121d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable__Status_ga612780164ef494e4b7423dbc5fdfc672}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the APB3 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APB3__Clock__Enable__Disable__Status_ga6e99f55b19c4812051306fb16260121d}\label{group__RCC__APB3__Clock__Enable__Disable__Status_ga6e99f55b19c4812051306fb16260121d} 
\index{APB3 Peripheral Clock Enabled or Disabled Status@{APB3 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SUBGHZ\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SUBGHZ\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SUBGHZ\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SUBGHZ\_IS\_CLK\_ENABLED}!APB3 Peripheral Clock Enabled or Disabled Status@{APB3 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SUBGHZ\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SUBGHZ\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable__Status_ga612780164ef494e4b7423dbc5fdfc672}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01167}{1167}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB3__Clock__Enable__Disable__Status_ga612780164ef494e4b7423dbc5fdfc672}\label{group__RCC__APB3__Clock__Enable__Disable__Status_ga612780164ef494e4b7423dbc5fdfc672} 
\index{APB3 Peripheral Clock Enabled or Disabled Status@{APB3 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED}!APB3 Peripheral Clock Enabled or Disabled Status@{APB3 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SUBGHZSPI\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SUBGHZSPI)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01163}{1163}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

