// Seed: 1766224742
module module_0 ();
  module_2 modCall_1 ();
  wire id_1;
  always_ff @(*) $display(1'h0);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  always @* begin : LABEL_0
    #1;
  end
  always @(id_1 % id_1 or posedge 1) id_1 = 1;
  tri1 id_2;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
