// Seed: 3327572946
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri  id_12 = 1 < id_6;
  wire id_13;
  assign id_5 = 1 > 1;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1
    , id_5,
    input supply1 id_2,
    input tri0 id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
