static inline T_1 F_1 ( T_1 V_1 )\r\n{\r\nreturn F_2 ( V_2 + V_1 ) ;\r\n}\r\nstatic inline void F_3 ( T_1 V_1 , T_1 V_3 )\r\n{\r\nF_4 ( V_3 , V_2 + V_1 ) ;\r\n}\r\nstatic inline void F_5 ( T_1 V_1 , T_1 V_4 , T_1 V_3 )\r\n{\r\nT_1 V_5 = F_1 ( V_1 ) ;\r\nV_5 &= ~ V_4 ;\r\nV_5 |= V_3 ;\r\nF_3 ( V_1 , V_5 ) ;\r\n}\r\nstatic T_2 F_6 ( int V_6 , void * V_7 )\r\n{\r\nF_3 ( V_8 , V_9 ) ;\r\nF_1 ( V_10 ) ;\r\nF_7 ( L_1 ) ;\r\nF_8 ( L_2 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic void F_9 ( unsigned V_12 , struct V_13 * V_14 )\r\n{\r\nT_1 V_15 = F_1 ( V_16 ) &\r\nF_1 ( V_17 ) ;\r\nunsigned V_18 , V_19 = 0 ;\r\nif ( V_15 ) {\r\nstruct V_20 * V_21 = F_10 ( V_12 ) ;\r\nV_18 = F_11 ( V_15 ) ;\r\nV_19 = F_12 ( V_21 , V_18 ) ;\r\n}\r\nif ( V_19 ) {\r\nif ( V_18 == V_22 )\r\nF_3 ( V_16 , V_23 ) ;\r\nelse if ( V_18 == V_24 )\r\nF_3 ( V_16 , V_25 ) ;\r\nF_13 ( V_19 ) ;\r\n} else {\r\nF_14 () ;\r\n}\r\n}\r\nstatic void F_15 ( struct V_26 * V_27 )\r\n{\r\nF_5 ( V_17 , 0 , F_16 ( V_27 -> V_28 ) ) ;\r\n}\r\nstatic void F_17 ( struct V_26 * V_27 )\r\n{\r\nF_5 ( V_17 , F_16 ( V_27 -> V_28 ) , 0 ) ;\r\n}\r\nstatic int F_18 ( struct V_20 * V_27 , unsigned V_12 ,\r\nT_3 V_29 )\r\n{\r\nF_19 ( V_12 , & V_30 , V_31 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_20 ( void )\r\n{\r\nT_1 V_15 = F_21 () & F_22 () ;\r\nif ( V_15 & V_32 )\r\nF_23 ( V_33 ) ;\r\n#ifdef F_24\r\nelse if ( V_15 & V_34 )\r\nF_23 ( V_35 ) ;\r\n#endif\r\nelse if ( V_15 & V_36 )\r\nF_23 ( V_37 ) ;\r\nelse if ( V_15 & V_38 )\r\nF_23 ( V_39 ) ;\r\nelse\r\nF_14 () ;\r\n}\r\nvoid T_4 F_25 ( void )\r\n{\r\nstruct V_20 * V_21 ;\r\nunsigned V_12 ;\r\nV_40 = F_20 ;\r\nV_21 = F_26 ( NULL , V_41 ,\r\n& V_42 , NULL ) ;\r\nif ( ! V_21 )\r\nF_27 ( L_3 ) ;\r\nV_12 = F_28 ( V_21 , V_43 ) ;\r\nF_29 ( V_12 , & V_44 ) ;\r\nF_30 ( V_37 , F_9 ) ;\r\nF_31 ( V_37 , V_21 ) ;\r\nV_45 = V_21 ;\r\n}\r\nvoid T_4 F_32 ( void )\r\n{\r\nF_33 ( V_46 , V_47 ) ;\r\nF_34 ( 0 , V_48 , V_33 ) ;\r\n}\r\nstatic void F_35 ( char * V_49 )\r\n{\r\nvoid (* F_36)( void ) = ( void * ) 0xbfc00000 ;\r\nF_37 () ;\r\nF_3 ( V_50 , V_51 ) ;\r\nF_36 () ;\r\n}\r\nstatic unsigned T_4 F_38 ( T_1 V_52 )\r\n{\r\nunsigned int V_53 , V_54 ;\r\nunsigned int V_55 , V_56 , V_57 , V_58 ;\r\nunsigned int V_59 ;\r\nV_53 = F_1 ( V_60 ) ;\r\nV_56 = F_39 ( V_53 , V_61 ) ;\r\nV_56 = V_62 [ V_56 ] ;\r\nV_57 = F_39 ( V_53 , V_63 ) ;\r\nV_58 = F_39 ( V_53 , V_64 ) + 1 ;\r\nV_55 = ( 40000000 / V_56 ) * ( 2 * V_58 ) * V_57 ;\r\nswitch ( V_52 & V_65 ) {\r\ncase 0 :\r\ncase 1 :\r\nV_59 = F_39 ( V_53 , V_66 ) ;\r\nV_59 = V_67 [ V_59 ] ;\r\nbreak;\r\ncase 2 :\r\nV_59 = F_39 ( V_53 , V_68 ) ;\r\nV_59 = V_67 [ V_59 ] ;\r\nbreak;\r\ndefault:\r\nV_55 = 40000000 ;\r\nV_59 = 1 ;\r\nbreak;\r\n}\r\nV_54 = F_39 ( V_52 , V_69 ) ;\r\nV_54 = V_54 * 2 ? : 1 ;\r\nreturn V_55 / ( V_59 * V_54 ) ;\r\n}\r\nstatic inline unsigned F_40 ( void )\r\n{\r\nreturn F_38 ( F_1 ( V_70 ) ) ;\r\n}\r\nstatic inline unsigned F_41 ( void )\r\n{\r\nreturn F_38 ( F_1 ( V_71 ) ) ;\r\n}\r\nvoid T_4 F_42 ( void )\r\n{\r\nV_72 = F_40 () / 2 ;\r\n}\r\nvoid T_4 F_43 ( void )\r\n{\r\nvoid T_5 * V_73 ;\r\nT_1 V_74 , V_75 ;\r\nT_1 V_76 ;\r\nT_1 V_77 ;\r\nV_73 = F_44 ( V_78 ,\r\nV_79 ) ;\r\nV_75 = F_2 ( V_73 + V_80 ) ;\r\nV_74 = 1 + F_39 ( V_75 , V_81 ) ;\r\nV_74 <<= 1 + F_39 ( V_75 , V_82 ) ;\r\nV_74 <<= 1 + F_39 ( V_75 , V_83 ) ;\r\nV_74 <<= 3 ;\r\nF_45 ( 0 , V_74 , V_84 ) ;\r\nF_46 ( V_73 ) ;\r\nV_2 = F_44 ( V_85 , V_86 ) ;\r\nV_76 = F_1 ( V_87 ) & V_88 ;\r\nswitch ( V_76 ) {\r\ncase 0x91 :\r\nV_89 = V_90 ;\r\nbreak;\r\ncase 0x90 :\r\nV_89 = V_91 ;\r\nbreak;\r\ncase 0x87 :\r\nV_89 = V_92 ;\r\nbreak;\r\ncase 0x86 :\r\ndefault:\r\nV_89 = V_93 ;\r\nbreak;\r\n}\r\nV_94 . V_76 = V_76 ;\r\nV_77 = F_47 () ;\r\nF_48 ( V_77 & ~ 0x3 ) ;\r\nF_3 ( V_8 , V_9 ) ;\r\nF_1 ( V_10 ) ;\r\nF_3 ( V_95 , V_96 ) ;\r\nV_97 = F_35 ;\r\n}\r\nvoid T_4 F_49 ( void )\r\n{\r\nunsigned V_12 = F_28 ( V_45 ,\r\nV_98 ) ;\r\nF_50 ( V_99 , V_12 , F_41 () ) ;\r\n#ifdef F_24\r\nif ( V_89 == V_93 ) {\r\nF_5 ( V_100 , 0 , V_101 ) ;\r\nF_51 ( 20 ) ;\r\nF_5 ( V_100 , V_101 , 0 ) ;\r\nF_51 ( 20 ) ;\r\nF_5 ( V_102 , 0 , V_103 |\r\nV_104 ) ;\r\nF_3 ( V_105 , V_106 |\r\n( V_107 <<\r\nV_108 ) ) ;\r\nF_5 ( V_109 , 0 , V_110 ) ;\r\nF_5 ( V_111 , V_112 |\r\nV_113 , V_114 |\r\nV_115 | V_116 |\r\n( V_117 <<\r\nV_118 ) ) ;\r\nF_52 ( L_4 , - 1 ,\r\nV_119 ,\r\nF_53 ( V_119 ) ) ;\r\n}\r\n#endif\r\n}
