

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride'
================================================================
* Date:           Sun Dec 16 04:34:44 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99265|  99265|  99265|  99265|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  99264|  99264|      1034|          -|          -|    96|    no    |
        | + Loop 1.1              |   1032|   1032|       258|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    256|    256|        64|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     60|     60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     18|     18|         6|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	12  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:775
:0  br label %.loopexit10


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit10:0  %co = phi i7 [ 0, %0 ], [ %co_1, %.loopexit10.loopexit ]

ST_2: exitcond1 (8)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:775
.loopexit10:1  %exitcond1 = icmp eq i7 %co, -32

ST_2: empty (9)  [1/1] 0.00ns
.loopexit10:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (10)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:775
.loopexit10:3  %co_1 = add i7 %co, 1

ST_2: StgValue_19 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.loopexit10:4  br i1 %exitcond1, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader47.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader47.preheader:1  %tmp_cast = zext i7 %co to i10

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader47.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl4_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader47.preheader:3  %p_shl4_cast = zext i9 %tmp_s to i10

ST_2: tmp_36 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader47.preheader:4  %tmp_36 = sub i10 %p_shl4_cast, %tmp_cast

ST_2: tmp_43_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader47.preheader:5  %tmp_43_cast = sext i10 %tmp_36 to i11

ST_2: tmp_37 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader47.preheader:6  %tmp_37 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl2_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader47.preheader:7  %p_shl2_cast = zext i10 %tmp_37 to i11

ST_2: tmp_38 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:775
.preheader47.preheader:8  %tmp_38 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl3_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader47.preheader:9  %p_shl3_cast = zext i8 %tmp_38 to i11

ST_2: tmp_39 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader47.preheader:10  %tmp_39 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_46_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader47.preheader:11  %tmp_46_cast = sext i11 %tmp_39 to i12

ST_2: tmp_40 (25)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader47.preheader:12  %tmp_40 = add i11 %p_shl3_cast, %p_shl2_cast

ST_2: bias_V_addr (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784
.preheader47.preheader:13  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_34 (27)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:776
.preheader47.preheader:14  br label %.preheader47

ST_2: StgValue_35 (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:790
:0  ret void


 <State 3>: 4.66ns
ST_3: h (29)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_1, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond2 (30)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:776
.preheader47:1  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_23 (31)  [1/1] 0.00ns
.preheader47:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_39 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:776
.preheader47:3  br i1 %exitcond2, label %.loopexit10.loopexit, label %.preheader46.preheader

ST_3: tmp_2 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader46.preheader:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: tmp_3_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader46.preheader:1  %tmp_3_cast = zext i3 %h to i12

ST_3: tmp_41 (36)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader46.preheader:2  %tmp_41 = add i12 %tmp_46_cast, %tmp_3_cast

ST_3: tmp_42 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader46.preheader:3  %tmp_42 = trunc i12 %tmp_41 to i10

ST_3: p_shl5_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader46.preheader:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_42, i3 0)

ST_3: p_shl6_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader46.preheader:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_41, i1 false)

ST_3: tmp_43 (40)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:785
.preheader46.preheader:6  %tmp_43 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: StgValue_47 (41)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:777
.preheader46.preheader:7  br label %.preheader46

ST_3: StgValue_48 (162)  [1/1] 0.00ns
.loopexit10.loopexit:0  br label %.loopexit10


 <State 4>: 2.26ns
ST_4: w (43)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_1, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond3 (44)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:777
.preheader46:1  %exitcond3 = icmp eq i3 %w, -3

ST_4: empty_24 (45)  [1/1] 0.00ns
.preheader46:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_52 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:777
.preheader46:3  br i1 %exitcond3, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_5 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_54 (49)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:779
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_1 (159)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:776
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_56 (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:776
:1  br label %.preheader47


 <State 5>: 7.02ns
ST_5: p_Val2_s (51)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_4, %.loopexit.loopexit ]

ST_5: m (52)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_1, %.loopexit.loopexit ]

ST_5: exitcond4 (53)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:779
.loopexit:2  %exitcond4 = icmp eq i2 %m, -1

ST_5: empty_25 (54)  [1/1] 0.00ns
.loopexit:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (55)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:779
.loopexit:4  %m_1 = add i2 %m, 1

ST_5: StgValue_62 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:779
.loopexit:5  br i1 %exitcond4, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_1_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:0  %tmp_1_cast = zext i2 %m to i11

ST_5: tmp_45 (59)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:1  %tmp_45 = add i11 %tmp_43_cast, %tmp_1_cast

ST_5: tmp_46 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node tmp_47)
.preheader.preheader:2  %tmp_46 = shl i11 %tmp_45, 2

ST_5: tmp_47 (61)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
.preheader.preheader:3  %tmp_47 = sub i11 %tmp_46, %tmp_45

ST_5: tmp2 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node tmp_8)
.preheader.preheader:4  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node tmp_8)
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_8 (64)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
.preheader.preheader:6  %tmp_8 = add i4 %tmp_2, %tmp2_cast

ST_5: tmp_10_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:7  %tmp_10_cast = zext i4 %tmp_8 to i11

ST_5: tmp_48 (66)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:8  %tmp_48 = add i11 %tmp_40, %tmp_10_cast

ST_5: tmp_49 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:9  %tmp_49 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_48, i3 0)

ST_5: p_shl7_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:10  %p_shl7_cast = zext i14 %tmp_49 to i15

ST_5: tmp_50 (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:11  %tmp_50 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_48, i1 false)

ST_5: p_shl8_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:12  %p_shl8_cast = zext i12 %tmp_50 to i15

ST_5: tmp_51 (71)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:781
.preheader.preheader:13  %tmp_51 = add i15 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_77 (72)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:780
.preheader.preheader:14  br label %.preheader

ST_5: p_Val2_9 (137)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:784
_ifconv1:1  %p_Val2_9 = load i8* %bias_V_addr, align 1

ST_5: tmp_cast_28 (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
_ifconv1:15  %tmp_cast_28 = zext i3 %w to i13

ST_5: tmp_44 (152)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:785
_ifconv1:16  %tmp_44 = add i13 %tmp_43, %tmp_cast_28

ST_5: w_1 (156)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:777
_ifconv1:20  %w_1 = add i3 %w, 1


 <State 6>: 7.96ns
ST_6: p_Val2_4 (74)  [1/1] 0.00ns
.preheader:0  %p_Val2_4 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (75)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_1, %_ifconv ]

ST_6: exitcond (76)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:780
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_26 (77)  [1/1] 0.00ns
.preheader:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (78)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:780
.preheader:4  %n_1 = add i2 %n, 1

ST_6: StgValue_87 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:780
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp_13_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:0  %tmp_13_cast = zext i2 %n to i11

ST_6: tmp_52 (82)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:1  %tmp_52 = add i11 %tmp_13_cast, %tmp_47

ST_6: tmp_62_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:2  %tmp_62_cast = zext i11 %tmp_52 to i64

ST_6: weight_V_addr (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:3  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i64 0, i64 %tmp_62_cast

ST_6: tmp3 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node tmp_15)
_ifconv:4  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node tmp_15)
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i4

ST_6: tmp_15 (87)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
_ifconv:6  %tmp_15 = add i4 %tmp3_cast, %tmp_5

ST_6: tmp_16_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:7  %tmp_16_cast = zext i4 %tmp_15 to i15

ST_6: tmp_53 (89)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:8  %tmp_53 = add i15 %tmp_16_cast, %tmp_51

ST_6: tmp_63_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:9  %tmp_63_cast = zext i15 %tmp_53 to i64

ST_6: shuffleunit1_7_outpu (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:10  %shuffleunit1_7_outpu = getelementptr [9600 x i8]* @shuffleunit1_7_outpu, i64 0, i64 %tmp_63_cast

ST_6: weight_V_load (92)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: shuffleunit1_7_outpu_1 (94)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:13  %shuffleunit1_7_outpu_1 = load i8* %shuffleunit1_7_outpu, align 1

ST_6: StgValue_101 (134)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 3.25ns
ST_7: weight_V_load (92)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: shuffleunit1_7_outpu_1 (94)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:13  %shuffleunit1_7_outpu_1 = load i8* %shuffleunit1_7_outpu, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:14  %OP2_V = sext i8 %shuffleunit1_7_outpu_1 to i16

ST_8: p_Val2_5 (96)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:15  %p_Val2_5 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_55 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:21  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_18 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:16  %tmp_18 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_4, i6 0)

ST_9: tmp_18_cast (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:17  %tmp_18_cast = sext i14 %tmp_18 to i16

ST_9: p_Val2_6 (99)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:18  %p_Val2_6 = add i16 %tmp_18_cast, %p_Val2_5

ST_9: signbit (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)

ST_9: p_Val2_7 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:20  %p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 6, i32 13)

ST_9: tmp_21 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:22  %tmp_21 = zext i1 %tmp_55 to i8

ST_9: tmp_56 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node carry)
_ifconv:23  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 13)

ST_9: p_Val2_8 (105)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:24  %p_Val2_8 = add i8 %p_Val2_7, %tmp_21

ST_9: newsignbit (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)

ST_9: tmp_22 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node carry)
_ifconv:26  %tmp_22 = xor i1 %newsignbit, true

ST_9: carry (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_56, %tmp_22

ST_9: tmp_24 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:29  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_6, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_58 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 14)

ST_10: Range1_all_ones (111)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_24, -1

ST_10: Range1_all_zeros (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_24, 0

ST_10: deleted_zeros (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_23 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_23 = xor i1 %tmp_58, true

ST_10: p_41_i_i (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_23

ST_10: deleted_ones (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (117)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i1 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i1 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_25 (120)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781
_ifconv:39  %tmp_25 = xor i1 %signbit, true

ST_10: overflow (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i1, %tmp_25

ST_10: brmerge40_demorgan_i (122)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (125)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_25

ST_11: underflow_not (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_8_mux (129)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
_ifconv:48  %p_Val2_8_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_8

ST_11: p_Val2_8_27 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:781 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_8_27 = select i1 %underflow, i8 -128, i8 %p_Val2_8

ST_11: sum_V (131)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:781 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_8_mux, i8 %p_Val2_8_27

ST_11: StgValue_142 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:780
_ifconv:51  br label %.preheader


 <State 12>: 4.62ns
ST_12: tmp_6 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784
_ifconv1:0  %tmp_6 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_9 (137)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:784
_ifconv1:1  %p_Val2_9 = load i8* %bias_V_addr, align 1

ST_12: tmp_7 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784
_ifconv1:2  %tmp_7 = sext i8 %p_Val2_9 to i9

ST_12: p_Val2_2 (139)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:784
_ifconv1:3  %p_Val2_2 = add i9 %tmp_6, %tmp_7

ST_12: isneg (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_2, i32 8)

ST_12: result_V (141)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:784
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_9

ST_12: newsignbit_2 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784
_ifconv1:6  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_12 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_12 = xor i1 %newsignbit_2, true

ST_13: underflow_2 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_2 = and i1 %isneg, %tmp_12

ST_13: brmerge_i_i (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_2

ST_13: isneg_not (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_2, %isneg_not

ST_13: result_V_mux (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:784 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (149)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:784 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_2, i8 -128, i8 %result_V

ST_13: result_1 (150)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:784 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_54_cast (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
_ifconv1:17  %tmp_54_cast = zext i13 %tmp_44 to i64

ST_13: output_V_addr (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:785
_ifconv1:18  %output_V_addr = getelementptr [3456 x i8]* %output_V, i64 0, i64 %tmp_54_cast

ST_13: StgValue_160 (155)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:785
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_161 (157)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:777
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ shuffleunit1_7_outpu]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14            (br               ) [ 01111111111111]
co                     (phi              ) [ 00100000000000]
exitcond1              (icmp             ) [ 00111111111111]
empty                  (speclooptripcount) [ 00000000000000]
co_1                   (add              ) [ 01111111111111]
StgValue_19            (br               ) [ 00000000000000]
tmp                    (zext             ) [ 00000000000000]
tmp_cast               (zext             ) [ 00000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000]
p_shl4_cast            (zext             ) [ 00000000000000]
tmp_36                 (sub              ) [ 00000000000000]
tmp_43_cast            (sext             ) [ 00011111111111]
tmp_37                 (bitconcatenate   ) [ 00000000000000]
p_shl2_cast            (zext             ) [ 00000000000000]
tmp_38                 (bitconcatenate   ) [ 00000000000000]
p_shl3_cast            (zext             ) [ 00000000000000]
tmp_39                 (sub              ) [ 00000000000000]
tmp_46_cast            (sext             ) [ 00011111111111]
tmp_40                 (add              ) [ 00011111111111]
bias_V_addr            (getelementptr    ) [ 00011111111111]
StgValue_34            (br               ) [ 00111111111111]
StgValue_35            (ret              ) [ 00000000000000]
h                      (phi              ) [ 00011111111111]
exitcond2              (icmp             ) [ 00111111111111]
empty_23               (speclooptripcount) [ 00000000000000]
StgValue_39            (br               ) [ 00000000000000]
tmp_2                  (bitconcatenate   ) [ 00001111111111]
tmp_3_cast             (zext             ) [ 00000000000000]
tmp_41                 (add              ) [ 00000000000000]
tmp_42                 (trunc            ) [ 00000000000000]
p_shl5_cast            (bitconcatenate   ) [ 00000000000000]
p_shl6_cast            (bitconcatenate   ) [ 00000000000000]
tmp_43                 (sub              ) [ 00001111111111]
StgValue_47            (br               ) [ 00111111111111]
StgValue_48            (br               ) [ 01111111111111]
w                      (phi              ) [ 00001111111100]
exitcond3              (icmp             ) [ 00111111111111]
empty_24               (speclooptripcount) [ 00000000000000]
StgValue_52            (br               ) [ 00000000000000]
tmp_5                  (bitconcatenate   ) [ 00000111111100]
StgValue_54            (br               ) [ 00111111111111]
h_1                    (add              ) [ 00111111111111]
StgValue_56            (br               ) [ 00111111111111]
p_Val2_s               (phi              ) [ 00000111111110]
m                      (phi              ) [ 00000100000000]
exitcond4              (icmp             ) [ 00111111111111]
empty_25               (speclooptripcount) [ 00000000000000]
m_1                    (add              ) [ 00111111111111]
StgValue_62            (br               ) [ 00000000000000]
tmp_1_cast             (zext             ) [ 00000000000000]
tmp_45                 (add              ) [ 00000000000000]
tmp_46                 (shl              ) [ 00000000000000]
tmp_47                 (sub              ) [ 00000011111100]
tmp2                   (xor              ) [ 00000000000000]
tmp2_cast              (sext             ) [ 00000000000000]
tmp_8                  (add              ) [ 00000000000000]
tmp_10_cast            (zext             ) [ 00000000000000]
tmp_48                 (add              ) [ 00000000000000]
tmp_49                 (bitconcatenate   ) [ 00000000000000]
p_shl7_cast            (zext             ) [ 00000000000000]
tmp_50                 (bitconcatenate   ) [ 00000000000000]
p_shl8_cast            (zext             ) [ 00000000000000]
tmp_51                 (add              ) [ 00000011111100]
StgValue_77            (br               ) [ 00111111111111]
tmp_cast_28            (zext             ) [ 00000000000000]
tmp_44                 (add              ) [ 00000000000011]
w_1                    (add              ) [ 00111000000011]
p_Val2_4               (phi              ) [ 00111111110011]
n                      (phi              ) [ 00000010000000]
exitcond               (icmp             ) [ 00111111111111]
empty_26               (speclooptripcount) [ 00000000000000]
n_1                    (add              ) [ 00111111111111]
StgValue_87            (br               ) [ 00000000000000]
tmp_13_cast            (zext             ) [ 00000000000000]
tmp_52                 (add              ) [ 00000000000000]
tmp_62_cast            (zext             ) [ 00000000000000]
weight_V_addr          (getelementptr    ) [ 00000001000000]
tmp3                   (xor              ) [ 00000000000000]
tmp3_cast              (sext             ) [ 00000000000000]
tmp_15                 (add              ) [ 00000000000000]
tmp_16_cast            (zext             ) [ 00000000000000]
tmp_53                 (add              ) [ 00000000000000]
tmp_63_cast            (zext             ) [ 00000000000000]
shuffleunit1_7_outpu   (getelementptr    ) [ 00000001000000]
StgValue_101           (br               ) [ 00111111111111]
weight_V_load          (load             ) [ 00000000100000]
shuffleunit1_7_outpu_1 (load             ) [ 00000000100000]
OP1_V                  (sext             ) [ 00000000000000]
OP2_V                  (sext             ) [ 00000000000000]
p_Val2_5               (mul              ) [ 00000000010000]
tmp_55                 (bitselect        ) [ 00000000010000]
tmp_18                 (bitconcatenate   ) [ 00000000000000]
tmp_18_cast            (sext             ) [ 00000000000000]
p_Val2_6               (add              ) [ 00000000001000]
signbit                (bitselect        ) [ 00000000001000]
p_Val2_7               (partselect       ) [ 00000000000000]
tmp_21                 (zext             ) [ 00000000000000]
tmp_56                 (bitselect        ) [ 00000000000000]
p_Val2_8               (add              ) [ 00000000001100]
newsignbit             (bitselect        ) [ 00000000001000]
tmp_22                 (xor              ) [ 00000000000000]
carry                  (and              ) [ 00000000001000]
tmp_24                 (partselect       ) [ 00000000001000]
tmp_58                 (bitselect        ) [ 00000000000000]
Range1_all_ones        (icmp             ) [ 00000000000000]
Range1_all_zeros       (icmp             ) [ 00000000000000]
deleted_zeros          (select           ) [ 00000000000000]
tmp_23                 (xor              ) [ 00000000000000]
p_41_i_i               (and              ) [ 00000000000000]
deleted_ones           (select           ) [ 00000000000000]
p_38_i_i               (and              ) [ 00000000000100]
p_not_i_i              (xor              ) [ 00000000000000]
brmerge_i_i1           (or               ) [ 00000000000000]
tmp_25                 (xor              ) [ 00000000000100]
overflow               (and              ) [ 00000000000000]
brmerge40_demorgan_i   (and              ) [ 00000000000100]
tmp4_demorgan          (or               ) [ 00000000000000]
tmp4                   (xor              ) [ 00000000000000]
underflow              (and              ) [ 00000000000100]
brmerge_i_i_i          (or               ) [ 00000000000100]
tmp5                   (or               ) [ 00000000000000]
underflow_not          (or               ) [ 00000000000000]
p_Val2_8_mux           (select           ) [ 00000000000000]
p_Val2_8_27            (select           ) [ 00000000000000]
sum_V                  (select           ) [ 00111111111111]
StgValue_142           (br               ) [ 00111111111111]
tmp_6                  (sext             ) [ 00000000000000]
p_Val2_9               (load             ) [ 00000000000000]
tmp_7                  (sext             ) [ 00000000000000]
p_Val2_2               (add              ) [ 00000000000000]
isneg                  (bitselect        ) [ 00000000000001]
result_V               (add              ) [ 00000000000001]
newsignbit_2           (bitselect        ) [ 00000000000001]
tmp_12                 (xor              ) [ 00000000000000]
underflow_2            (and              ) [ 00000000000000]
brmerge_i_i            (xor              ) [ 00000000000000]
isneg_not              (xor              ) [ 00000000000000]
brmerge9               (or               ) [ 00000000000000]
result_V_mux           (select           ) [ 00000000000000]
p_result_V             (select           ) [ 00000000000000]
result_1               (select           ) [ 00000000000000]
tmp_54_cast            (zext             ) [ 00000000000000]
output_V_addr          (getelementptr    ) [ 00000000000000]
StgValue_160           (store            ) [ 00000000000000]
StgValue_161           (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shuffleunit1_7_outpu">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shuffleunit1_7_outpu"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="bias_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="3"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_9/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="weight_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="shuffleunit1_7_outpu_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="15" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shuffleunit1_7_outpu/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="122" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="127" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shuffleunit1_7_outpu_1/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="output_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="13" slack="0"/>
<pin id="133" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/13 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_160_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/13 "/>
</bind>
</comp>

<comp id="141" class="1005" name="co_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="co_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="h_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="1"/>
<pin id="154" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="h_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="w_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="1"/>
<pin id="166" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="w_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_Val2_s_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Val2_s_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="8" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="m_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="1"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="m_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_Val2_4_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Val2_4_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="8" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="211" class="1005" name="n_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="n_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="2" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="co_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl4_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_36_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_43_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_cast/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_37_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_shl2_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_38_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_shl3_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_39_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_46_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_46_cast/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_40_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="10" slack="0"/>
<pin id="302" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_3_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_41_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_42_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl5_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl6_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="12" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_43_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="0" index="1" bw="13" slack="0"/>
<pin id="351" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="exitcond3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="h_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="exitcond4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="m_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_1_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_45_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="3"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_46_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_46/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_47_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp2_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_8_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="2"/>
<pin id="419" dir="0" index="1" bw="2" slack="0"/>
<pin id="420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_10_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_48_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="3"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_49_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="0"/>
<pin id="433" dir="0" index="1" bw="11" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_shl7_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="14" slack="0"/>
<pin id="441" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_50_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="11" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_shl8_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="0"/>
<pin id="453" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_51_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="0"/>
<pin id="457" dir="0" index="1" bw="14" slack="0"/>
<pin id="458" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_cast_28_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_28/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_44_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="13" slack="2"/>
<pin id="467" dir="0" index="1" bw="3" slack="0"/>
<pin id="468" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="w_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="1"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="exitcond_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="n_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_13_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_52_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="11" slack="1"/>
<pin id="495" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_62_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp3_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_15_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="2"/>
<pin id="515" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_16_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_53_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="0" index="1" bw="15" slack="1"/>
<pin id="524" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_63_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="15" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="OP1_V_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="OP2_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="1"/>
<pin id="536" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_Val2_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_55_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_18_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="14" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="3"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_18_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="14" slack="0"/>
<pin id="561" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_Val2_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="1"/>
<pin id="566" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="signbit_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="0" index="2" bw="5" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_Val2_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="0"/>
<pin id="580" dir="0" index="3" bw="5" slack="0"/>
<pin id="581" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_21_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_56_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="0" index="2" bw="5" slack="0"/>
<pin id="593" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_Val2_8_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="newsignbit_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="0" index="2" bw="4" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_22_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="carry_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_24_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="0" index="2" bw="5" slack="0"/>
<pin id="627" dir="0" index="3" bw="5" slack="0"/>
<pin id="628" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_58_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="16" slack="1"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="Range1_all_ones_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="1"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="Range1_all_zeros_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="1"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="deleted_zeros_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_23_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_41_i_i_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="deleted_ones_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_38_i_i_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_not_i_i_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="brmerge_i_i1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i1/10 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_25_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="696" class="1004" name="overflow_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="brmerge40_demorgan_i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp4_demorgan_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/10 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="underflow_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="brmerge_i_i_i_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp5_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="0" index="1" bw="1" slack="1"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="underflow_not_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="1"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_Val2_8_mux_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="0" index="2" bw="8" slack="2"/>
<pin id="743" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8_mux/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Val2_8_27_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="0" index="2" bw="8" slack="2"/>
<pin id="749" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8_27/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sum_V_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="0" index="2" bw="8" slack="0"/>
<pin id="755" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_6_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="1"/>
<pin id="761" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_7_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_Val2_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="isneg_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="9" slack="0"/>
<pin id="776" dir="0" index="2" bw="5" slack="0"/>
<pin id="777" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="781" class="1004" name="result_V_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="1"/>
<pin id="783" dir="0" index="1" bw="8" slack="0"/>
<pin id="784" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="787" class="1004" name="newsignbit_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="0" index="2" bw="4" slack="0"/>
<pin id="791" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_2/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_12_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="800" class="1004" name="underflow_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="brmerge_i_i_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="0" index="1" bw="1" slack="1"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="809" class="1004" name="isneg_not_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="brmerge9_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="819" class="1004" name="result_V_mux_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="0" index="2" bw="8" slack="1"/>
<pin id="823" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_result_V_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="0" index="2" bw="8" slack="1"/>
<pin id="830" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="833" class="1004" name="result_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="0"/>
<pin id="836" dir="0" index="2" bw="8" slack="0"/>
<pin id="837" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_54_cast_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="13" slack="2"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/13 "/>
</bind>
</comp>

<comp id="849" class="1005" name="co_1_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_43_cast_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="3"/>
<pin id="856" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_43_cast "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_46_cast_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="12" slack="1"/>
<pin id="861" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_cast "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_40_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="11" slack="3"/>
<pin id="866" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="869" class="1005" name="bias_V_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="3"/>
<pin id="871" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="2"/>
<pin id="879" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="tmp_43_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="13" slack="2"/>
<pin id="884" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_5_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="2"/>
<pin id="892" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="895" class="1005" name="h_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="1"/>
<pin id="897" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="m_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_47_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="11" slack="1"/>
<pin id="910" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_51_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="15" slack="1"/>
<pin id="915" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_44_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="13" slack="2"/>
<pin id="920" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="923" class="1005" name="w_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="3" slack="1"/>
<pin id="925" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="n_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="0"/>
<pin id="933" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="weight_V_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="10" slack="1"/>
<pin id="938" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="shuffleunit1_7_outpu_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="14" slack="1"/>
<pin id="943" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="shuffleunit1_7_outpu "/>
</bind>
</comp>

<comp id="946" class="1005" name="weight_V_load_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="951" class="1005" name="shuffleunit1_7_outpu_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="1"/>
<pin id="953" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shuffleunit1_7_outpu_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="p_Val2_5_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="1"/>
<pin id="958" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_55_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="966" class="1005" name="p_Val2_6_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="1"/>
<pin id="968" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="971" class="1005" name="signbit_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="978" class="1005" name="p_Val2_8_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="2"/>
<pin id="980" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="984" class="1005" name="newsignbit_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="990" class="1005" name="carry_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_24_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="2" slack="1"/>
<pin id="999" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="p_38_i_i_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_25_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="brmerge40_demorgan_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1018" class="1005" name="underflow_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1023" class="1005" name="brmerge_i_i_i_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1028" class="1005" name="sum_V_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="1"/>
<pin id="1030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1033" class="1005" name="isneg_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1040" class="1005" name="result_V_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="1"/>
<pin id="1042" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1046" class="1005" name="newsignbit_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="105" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="112" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="209"><net_src comp="176" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="145" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="145" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="145" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="242"><net_src comp="145" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="145" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="239" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="145" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="145" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="273" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="285" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="273" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="156" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="156" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="156" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="323" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="332" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="168" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="168" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="152" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="192" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="192" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="192" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="390" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="192" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="426" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="28" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="439" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="164" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="164" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="32" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="215" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="46" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="215" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="215" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="506"><net_src comp="215" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="60" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="64" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="199" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="66" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="60" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="582"><net_src comp="70" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="563" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="72" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="594"><net_src comp="60" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="563" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="74" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="601"><net_src comp="576" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="586" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="76" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="78" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="80" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="589" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="82" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="563" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="84" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="638"><net_src comp="60" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="84" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="46" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="20" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="640" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="633" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="80" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="674"><net_src comp="640" pin="2"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="640" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="650" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="80" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="80" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="686" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="668" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="675" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="80" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="696" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="86" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="88" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="734" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="739" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="745" pin="3"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="176" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="101" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="759" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="90" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="92" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="176" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="101" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="76" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="78" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="80" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="795" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="813"><net_src comp="80" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="805" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="86" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="831"><net_src comp="800" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="88" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="838"><net_src comp="814" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="819" pin="3"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="826" pin="3"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="833" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="845"><net_src comp="842" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="852"><net_src comp="228" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="857"><net_src comp="261" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="862"><net_src comp="295" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="867"><net_src comp="299" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="872"><net_src comp="94" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="880"><net_src comp="311" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="885"><net_src comp="348" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="893"><net_src comp="360" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="898"><net_src comp="368" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="906"><net_src comp="380" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="911"><net_src comp="401" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="916"><net_src comp="455" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="921"><net_src comp="465" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="926"><net_src comp="470" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="934"><net_src comp="482" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="939"><net_src comp="105" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="944"><net_src comp="112" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="949"><net_src comp="119" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="954"><net_src comp="124" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="959"><net_src comp="537" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="964"><net_src comp="543" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="969"><net_src comp="563" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="974"><net_src comp="568" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="981"><net_src comp="597" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="739" pin=2"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="987"><net_src comp="603" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="993"><net_src comp="617" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1000"><net_src comp="623" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1006"><net_src comp="675" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1011"><net_src comp="691" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1016"><net_src comp="702" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1021"><net_src comp="719" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1026"><net_src comp="724" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1031"><net_src comp="751" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1036"><net_src comp="773" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1039"><net_src comp="1033" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1043"><net_src comp="781" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="826" pin=2"/></net>

<net id="1049"><net_src comp="787" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1052"><net_src comp="1046" pin="1"/><net_sink comp="814" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {13 }
 - Input state : 
	Port: subconv_3x3_8_stride : weight_V | {6 7 }
	Port: subconv_3x3_8_stride : bias_V | {5 12 }
	Port: subconv_3x3_8_stride : shuffleunit1_7_outpu | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		co_1 : 1
		StgValue_19 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl4_cast : 2
		tmp_36 : 3
		tmp_43_cast : 4
		tmp_37 : 1
		p_shl2_cast : 2
		tmp_38 : 1
		p_shl3_cast : 2
		tmp_39 : 3
		tmp_46_cast : 4
		tmp_40 : 3
		bias_V_addr : 2
	State 3
		exitcond2 : 1
		StgValue_39 : 2
		tmp_2 : 1
		tmp_3_cast : 1
		tmp_41 : 2
		tmp_42 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_43 : 5
	State 4
		exitcond3 : 1
		StgValue_52 : 2
		tmp_5 : 1
	State 5
		exitcond4 : 1
		m_1 : 1
		StgValue_62 : 2
		tmp_1_cast : 1
		tmp_45 : 2
		tmp_46 : 3
		tmp_47 : 3
		tmp2 : 1
		tmp2_cast : 1
		tmp_8 : 2
		tmp_10_cast : 3
		tmp_48 : 4
		tmp_49 : 5
		p_shl7_cast : 6
		tmp_50 : 5
		p_shl8_cast : 6
		tmp_51 : 7
		tmp_44 : 1
	State 6
		exitcond : 1
		n_1 : 1
		StgValue_87 : 2
		tmp_13_cast : 1
		tmp_52 : 2
		tmp_62_cast : 3
		weight_V_addr : 4
		tmp3 : 1
		tmp3_cast : 1
		tmp_15 : 2
		tmp_16_cast : 3
		tmp_53 : 4
		tmp_63_cast : 5
		shuffleunit1_7_outpu : 6
		weight_V_load : 5
		shuffleunit1_7_outpu_1 : 7
	State 7
	State 8
		p_Val2_5 : 1
		tmp_55 : 2
	State 9
		tmp_18_cast : 1
		p_Val2_6 : 2
		signbit : 3
		p_Val2_7 : 3
		tmp_56 : 3
		p_Val2_8 : 4
		newsignbit : 5
		tmp_22 : 6
		carry : 6
		tmp_24 : 3
	State 10
		deleted_zeros : 1
		tmp_23 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i1 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_7 : 1
		p_Val2_2 : 2
		isneg : 3
		result_V : 1
		newsignbit_2 : 2
	State 13
		result_1 : 1
		output_V_addr : 1
		StgValue_160 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_1_fu_228         |    0    |    26   |    12   |
|          |        tmp_40_fu_299        |    0    |    35   |    15   |
|          |        tmp_41_fu_323        |    0    |    38   |    16   |
|          |          h_1_fu_368         |    0    |    14   |    9    |
|          |          m_1_fu_380         |    0    |    11   |    8    |
|          |        tmp_45_fu_390        |    0    |    35   |    15   |
|          |         tmp_8_fu_417        |    0    |    17   |    9    |
|          |        tmp_48_fu_426        |    0    |    38   |    16   |
|          |        tmp_51_fu_455        |    0    |    47   |    19   |
|    add   |        tmp_44_fu_465        |    0    |    44   |    18   |
|          |          w_1_fu_470         |    0    |    14   |    9    |
|          |          n_1_fu_482         |    0    |    11   |    8    |
|          |        tmp_52_fu_492        |    0    |    38   |    16   |
|          |        tmp_15_fu_512        |    0    |    17   |    9    |
|          |        tmp_53_fu_521        |    0    |    50   |    20   |
|          |       p_Val2_6_fu_563       |    0    |    53   |    21   |
|          |       p_Val2_8_fu_597       |    0    |    29   |    13   |
|          |       p_Val2_2_fu_767       |    0    |    29   |    13   |
|          |       result_V_fu_781       |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_36_fu_255        |    0    |    32   |    14   |
|    sub   |        tmp_39_fu_289        |    0    |    35   |    15   |
|          |        tmp_43_fu_348        |    0    |    44   |    18   |
|          |        tmp_47_fu_401        |    0    |    38   |    16   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_5_fu_537       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_650    |    0    |    0    |    2    |
|          |     deleted_ones_fu_668     |    0    |    0    |    2    |
|          |     p_Val2_8_mux_fu_739     |    0    |    0    |    8    |
|  select  |      p_Val2_8_27_fu_745     |    0    |    0    |    8    |
|          |         sum_V_fu_751        |    0    |    0    |    8    |
|          |     result_V_mux_fu_819     |    0    |    0    |    8    |
|          |      p_result_V_fu_826      |    0    |    0    |    8    |
|          |       result_1_fu_833       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp2_fu_407         |    0    |    0    |    2    |
|          |         tmp3_fu_502         |    0    |    0    |    2    |
|          |        tmp_22_fu_611        |    0    |    0    |    2    |
|          |        tmp_23_fu_657        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_680      |    0    |    0    |    2    |
|          |        tmp_25_fu_691        |    0    |    0    |    2    |
|          |         tmp4_fu_713         |    0    |    0    |    2    |
|          |        tmp_12_fu_795        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_805     |    0    |    0    |    2    |
|          |       isneg_not_fu_809      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_617        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_663       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_675       |    0    |    0    |    2    |
|    and   |       overflow_fu_696       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_702 |    0    |    0    |    2    |
|          |       underflow_fu_719      |    0    |    0    |    2    |
|          |      underflow_2_fu_800     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i1_fu_686     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_707    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_724    |    0    |    0    |    2    |
|          |         tmp5_fu_730         |    0    |    0    |    2    |
|          |     underflow_not_fu_734    |    0    |    0    |    2    |
|          |       brmerge9_fu_814       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond1_fu_222      |    0    |    0    |    4    |
|          |       exitcond2_fu_305      |    0    |    0    |    1    |
|          |       exitcond3_fu_354      |    0    |    0    |    1    |
|   icmp   |       exitcond4_fu_374      |    0    |    0    |    1    |
|          |       exitcond_fu_476       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_640   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_645   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_234         |    0    |    0    |    0    |
|          |       tmp_cast_fu_239       |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_251     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_273     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_285     |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_319      |    0    |    0    |    0    |
|          |      tmp_1_cast_fu_386      |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_422     |    0    |    0    |    0    |
|   zext   |      p_shl7_cast_fu_439     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_451     |    0    |    0    |    0    |
|          |      tmp_cast_28_fu_461     |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_488     |    0    |    0    |    0    |
|          |      tmp_62_cast_fu_497     |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_517     |    0    |    0    |    0    |
|          |      tmp_63_cast_fu_526     |    0    |    0    |    0    |
|          |        tmp_21_fu_586        |    0    |    0    |    0    |
|          |      tmp_54_cast_fu_842     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_243        |    0    |    0    |    0    |
|          |        tmp_37_fu_265        |    0    |    0    |    0    |
|          |        tmp_38_fu_277        |    0    |    0    |    0    |
|          |         tmp_2_fu_311        |    0    |    0    |    0    |
|bitconcatenate|      p_shl5_cast_fu_332     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_340     |    0    |    0    |    0    |
|          |         tmp_5_fu_360        |    0    |    0    |    0    |
|          |        tmp_49_fu_431        |    0    |    0    |    0    |
|          |        tmp_50_fu_443        |    0    |    0    |    0    |
|          |        tmp_18_fu_551        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_43_cast_fu_261     |    0    |    0    |    0    |
|          |      tmp_46_cast_fu_295     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_413      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_508      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_531        |    0    |    0    |    0    |
|          |         OP2_V_fu_534        |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_559     |    0    |    0    |    0    |
|          |         tmp_6_fu_759        |    0    |    0    |    0    |
|          |         tmp_7_fu_763        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_42_fu_328        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_46_fu_395        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_55_fu_543        |    0    |    0    |    0    |
|          |        signbit_fu_568       |    0    |    0    |    0    |
|          |        tmp_56_fu_589        |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_603      |    0    |    0    |    0    |
|          |        tmp_58_fu_633        |    0    |    0    |    0    |
|          |         isneg_fu_773        |    0    |    0    |    0    |
|          |     newsignbit_2_fu_787     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_7_fu_576       |    0    |    0    |    0    |
|          |        tmp_24_fu_623        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   724   |   492   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      bias_V_addr_reg_869     |    7   |
| brmerge40_demorgan_i_reg_1013|    1   |
|    brmerge_i_i_i_reg_1023    |    1   |
|         carry_reg_990        |    1   |
|         co_1_reg_849         |    7   |
|          co_reg_141          |    7   |
|          h_1_reg_895         |    3   |
|           h_reg_152          |    3   |
|        isneg_reg_1033        |    1   |
|          m_1_reg_903         |    2   |
|           m_reg_188          |    2   |
|          n_1_reg_931         |    2   |
|           n_reg_211          |    2   |
|     newsignbit_2_reg_1046    |    1   |
|      newsignbit_reg_984      |    1   |
|       p_38_i_i_reg_1003      |    1   |
|       p_Val2_4_reg_199       |    8   |
|       p_Val2_5_reg_956       |   16   |
|       p_Val2_6_reg_966       |   16   |
|       p_Val2_8_reg_978       |    8   |
|       p_Val2_s_reg_176       |    8   |
|       result_V_reg_1040      |    8   |
|shuffleunit1_7_outpu_1_reg_951|    8   |
| shuffleunit1_7_outpu_reg_941 |   14   |
|        signbit_reg_971       |    1   |
|        sum_V_reg_1028        |    8   |
|        tmp_24_reg_997        |    2   |
|        tmp_25_reg_1008       |    1   |
|         tmp_2_reg_877        |    4   |
|        tmp_40_reg_864        |   11   |
|      tmp_43_cast_reg_854     |   11   |
|        tmp_43_reg_882        |   13   |
|        tmp_44_reg_918        |   13   |
|      tmp_46_cast_reg_859     |   12   |
|        tmp_47_reg_908        |   11   |
|        tmp_51_reg_913        |   15   |
|        tmp_55_reg_961        |    1   |
|         tmp_5_reg_890        |    4   |
|      underflow_reg_1018      |    1   |
|          w_1_reg_923         |    3   |
|           w_reg_164          |    3   |
|     weight_V_addr_reg_936    |   10   |
|     weight_V_load_reg_946    |    8   |
+------------------------------+--------+
|             Total            |   260  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_124 |  p0  |   2  |  14  |   28   ||    9    |
|     h_reg_152     |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_164     |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_176 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   724  |   492  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   260  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   984  |   537  |
+-----------+--------+--------+--------+--------+
