#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008D9B18 .scope module, "LFSR_checker" "LFSR_checker" 2 5;
 .timescale -9 -12;
P_01045904 .param/l "INVALID_WIDTH" 2 17, +C4<00000000000000000000000000000010>;
P_01045918 .param/l "LFSR_WIDTH" 2 7, +C4<01000>;
P_0104592C .param/l "STATE_CHECK" 2 21, C4<01>;
P_01045940 .param/l "STATE_LOCKED" 2 22, C4<10>;
P_01045954 .param/l "STATE_RESET" 2 20, C4<00>;
P_01045968 .param/l "STATE_UNLOCKED" 2 23, C4<11>;
P_0104597C .param/l "VALID_WIDTH" 2 16, +C4<00000000000000000000000000000011>;
v008DD448_0 .net *"_s3", 0 0, L_010946B8; 1 drivers
v008DD4A0_0 .net *"_s5", 0 0, L_010947C0; 1 drivers
v008DD4F8_0 .net "clk", 0 0, C4<z>; 0 drivers
v0105CCC0_0 .var "expected_LFSR", 7 0;
v0105CD18_0 .net "feedback", 0 0, L_01094608; 1 drivers
v01050970_0 .net "i_LFSR", 7 0, C4<zzzzzzzz>; 0 drivers
v01050EF0_0 .net "i_reset", 0 0, C4<z>; 0 drivers
v01050D90_0 .var "invalid_cnt", 1 0;
v01050BD8_0 .var "invalid_cnt_next", 1 0;
v01050FA0_0 .var "lock", 0 0;
v01050B28_0 .var "lock_next", 0 0;
v01050AD0_0 .net "o_lock", 0 0, v01050FA0_0; 1 drivers
v01050B80_0 .var "state", 2 0;
v01050C30_0 .var "state_next", 2 0;
v01050C88_0 .var "valid", 0 0;
v01050CE0_0 .var "valid_cnt", 2 0;
v01050D38_0 .var "valid_cnt_next", 2 0;
E_01048918 .event posedge, v008DD4F8_0;
E_01048998/0 .event edge, v01050B80_0, v01050CE0_0, v01050D90_0, v01050C88_0;
E_01048998/1 .event edge, v01050FA0_0, v01050970_0, v0105CCC0_0, v01050D38_0;
E_01048998/2 .event edge, v01050BD8_0;
E_01048998 .event/or E_01048998/0, E_01048998/1, E_01048998/2;
L_010946B8 .part v0105CCC0_0, 7, 1;
L_010947C0 .part C4<zzzzzzzz>, 7, 1;
L_01094608 .functor MUXZ 1, L_010947C0, L_010946B8, v01050C88_0, C4<>;
S_008D9980 .scope module, "lfsr_galois_tb1" "lfsr_galois_tb1" 3 9;
 .timescale -9 -12;
v01093F28_0 .var "clk", 0 0;
v010940E0_0 .var/i "i", 31 0;
v010941E8_0 .var "i_rst", 0 0;
v010939A8_0 .var "i_seed", 7 0;
v01093A00_0 .var "i_soft_reset", 0 0;
v01093B60_0 .var "i_valid", 0 0;
v01094500_0 .net "o_lfsr", 7 0, L_0105F5B0; 1 drivers
S_01094A70 .scope task, "async_reset" "async_reset" 3 58, 3 58, S_008D9980;
 .timescale -9 -12;
v01093ED0_0 .var "random_reset", 7 0;
TD_lfsr_galois_tb1.async_reset ;
    %vpi_func 3 61 "$urandom_range", 8, 32, 2'sb01, 12'sb011111010000;
    %ix/load 0, 8, 0;
    %assign/v0 v01093ED0_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 3 63 "$display", "Numero: %0d", v01093ED0_0;
    %set/v v010941E8_0, 1, 1;
    %load/v 8, v01093ED0_0, 8;
    %movi 16, 0, 11;
    %muli 8, 1000, 19;
    %ix/get 0, 8, 19;
    %delayx 0;
    %wait E_01048D78;
    %set/v v010941E8_0, 0, 1;
    %end;
S_008D8D48 .scope task, "change_seed" "change_seed" 3 82, 3 82, S_008D9980;
 .timescale -9 -12;
v01093950_0 .var "seed_value", 7 0;
TD_lfsr_galois_tb1.change_seed ;
    %load/v 8, v01093950_0, 8;
    %set/v v010939A8_0, 8, 8;
    %delay 10000, 0;
    %end;
S_008D8BB0 .scope task, "random_valid" "random_valid" 3 90, 3 90, S_008D9980;
 .timescale -9 -12;
TD_lfsr_galois_tb1.random_valid ;
    %set/v v010940E0_0, 0, 32;
T_2.0 ;
    %load/v 8, v010940E0_0, 32;
   %cmpi/s 8, 100, 32;
    %jmp/0xz T_2.1, 5;
    %wait E_01048D78;
    %vpi_func 3 94 "$random", 8, 32;
    %movi 40, 2, 32;
    %mod/s 8, 40, 32;
    %set/v v01093B60_0, 8, 1;
    %delay 100000, 0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v010940E0_0, 32;
    %set/v v010940E0_0, 8, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
S_008D9DC0 .scope task, "soft_reset" "soft_reset" 3 70, 3 70, S_008D9980;
 .timescale -9 -12;
v010938F8_0 .var "random_soft_reset", 7 0;
E_01048D78 .event posedge, v01050A20_0;
TD_lfsr_galois_tb1.soft_reset ;
    %vpi_func 3 73 "$urandom_range", 8, 32, 2'sb01, 12'sb011111010000;
    %ix/load 0, 8, 0;
    %assign/v0 v010938F8_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 3 75 "$display", "Numero: %0d", v010938F8_0;
    %set/v v01093A00_0, 1, 1;
    %load/v 8, v010938F8_0, 8;
    %movi 16, 0, 11;
    %muli 8, 1000, 19;
    %ix/get 0, 8, 19;
    %delayx 0;
    %wait E_01048D78;
    %set/v v01093A00_0, 0, 1;
    %end;
S_008D9C28 .scope module, "dut" "lfsr_galois" 3 18, 4 4, S_008D9980;
 .timescale -9 -12;
L_0105F968 .functor XOR 1, L_01094348, L_010945B0, C4<0>, C4<0>;
L_0105F5B0 .functor BUFZ 8, v01093FD8_0, C4<00000000>, C4<00000000>, C4<00000000>;
v01094138_0 .net *"_s1", 0 0, L_01094348; 1 drivers
v01093E20_0 .net *"_s3", 6 0, L_01094558; 1 drivers
v01093D18_0 .net *"_s4", 6 0, C4<0000000>; 1 drivers
v01094190_0 .net *"_s6", 0 0, L_010945B0; 1 drivers
v01093A58_0 .net "clk", 0 0, v01093F28_0; 1 drivers
v01093E78_0 .net "feedback", 0 0, L_0105F968; 1 drivers
v01093C10_0 .net "i_rst", 0 0, v010941E8_0; 1 drivers
v01093C68_0 .net "i_seed", 7 0, v010939A8_0; 1 drivers
v01094240_0 .net "i_soft_reset", 0 0, v01093A00_0; 1 drivers
v01094030_0 .net "i_valid", 0 0, v01093B60_0; 1 drivers
v01093FD8_0 .var "lfsr_reg", 7 0;
v01094298_0 .alias "o_lfsr", 7 0, v01094500_0;
v01093BB8_0 .net "o_lock", 0 0, v01093AB0_0; 1 drivers
v010942F0_0 .var "seed_reg", 7 0;
L_01094348 .part v01093FD8_0, 7, 1;
L_01094558 .part v01093FD8_0, 0, 7;
L_010945B0 .cmp/eq 7, L_01094558, C4<0000000>;
S_008D9D38 .scope module, "u_lfsr_checker" "lfsr_checker" 4 50, 5 1, S_008D9C28;
 .timescale -9 -12;
L_0105FCB0 .functor XOR 1, L_010943A0, L_010944A8, C4<0>, C4<0>;
L_01096DE0 .functor XOR 1, L_010943F8, L_01094710, C4<0>, C4<0>;
v01050DE8_0 .net *"_s1", 0 0, L_010943A0; 1 drivers
v01050918_0 .net *"_s11", 0 0, L_010943F8; 1 drivers
v01050F48_0 .net *"_s13", 6 0, L_01094450; 1 drivers
v010509C8_0 .net *"_s14", 6 0, C4<0000000>; 1 drivers
v01050FF8_0 .net *"_s16", 0 0, L_01094710; 1 drivers
v010508C0_0 .net *"_s3", 6 0, L_01094660; 1 drivers
v01050E40_0 .net *"_s4", 6 0, C4<0000000>; 1 drivers
v01050E98_0 .net *"_s6", 0 0, L_010944A8; 1 drivers
v01050A20_0 .alias "clk", 0 0, v01093A58_0;
v01050A78_0 .var "expected_lfsr", 7 0;
v01093DC8_0 .net "feedback", 0 0, L_0105FCB0; 1 drivers
v01093D70_0 .net "i_feedback", 0 0, L_01096DE0; 1 drivers
v01094088_0 .alias "i_lfsr", 7 0, v01094500_0;
v01093CC0_0 .alias "i_rst", 0 0, v01093C10_0;
v01093848_0 .net "i_seed_reg", 7 0, v010942F0_0; 1 drivers
v010938A0_0 .var "invalid_count", 1 0;
v01093AB0_0 .var "lock", 0 0;
v01093F80_0 .alias "o_lock", 0 0, v01093BB8_0;
v01093B08_0 .var "valid_count", 2 0;
E_01049038 .event posedge, v01093CC0_0, v01050A20_0;
L_010943A0 .part v01050A78_0, 7, 1;
L_01094660 .part v01050A78_0, 0, 7;
L_010944A8 .cmp/eq 7, L_01094660, C4<0000000>;
L_010943F8 .part L_0105F5B0, 7, 1;
L_01094450 .part L_0105F5B0, 0, 7;
L_01094710 .cmp/eq 7, L_01094450, C4<0000000>;
    .scope S_008D9B18;
T_4 ;
    %wait E_01048998;
    %load/v 8, v01050B80_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.3, 6;
    %load/v 8, v01050FA0_0, 1;
    %set/v v01050B28_0, 8, 1;
    %load/v 8, v01050CE0_0, 3;
    %set/v v01050D38_0, 8, 3;
    %load/v 8, v01050D90_0, 2;
    %set/v v01050BD8_0, 8, 2;
    %load/v 8, v01050C88_0, 1;
    %set/v v01050C88_0, 8, 1;
    %load/v 8, v01050B80_0, 3;
    %set/v v01050C30_0, 8, 3;
    %jmp T_4.5;
T_4.0 ;
    %set/v v01050B28_0, 0, 1;
    %load/v 8, v01050CE0_0, 3;
    %set/v v01050D38_0, 8, 3;
    %load/v 8, v01050D90_0, 2;
    %set/v v01050BD8_0, 8, 2;
    %load/v 8, v01050C88_0, 1;
    %set/v v01050C88_0, 8, 1;
    %set/v v01050C30_0, 0, 3;
    %jmp T_4.5;
T_4.1 ;
    %load/v 8, v01050FA0_0, 1;
    %set/v v01050B28_0, 8, 1;
    %set/v v01050D38_0, 0, 3;
    %set/v v01050BD8_0, 0, 2;
    %load/v 8, v01050C88_0, 1;
    %set/v v01050C88_0, 8, 1;
    %movi 8, 1, 3;
    %set/v v01050C30_0, 8, 3;
    %jmp T_4.5;
T_4.2 ;
    %load/v 8, v01050FA0_0, 1;
    %set/v v01050B28_0, 8, 1;
    %load/v 8, v01050970_0, 8;
    %load/v 16, v0105CCC0_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_4.6, 4;
    %ix/load 0, 1, 0;
    %load/vp0 8, v01050CE0_0, 3;
    %set/v v01050D38_0, 8, 3;
    %load/v 8, v01050D90_0, 2;
    %set/v v01050BD8_0, 8, 2;
    %set/v v01050C88_0, 1, 1;
    %load/v 11, v01050D90_0, 2;
    %mov 13, 0, 1;
    %cmp/u 0, 11, 3;
    %mov 11, 5, 1;
    %jmp/0  T_4.8, 11;
    %mov 12, 0, 2;
    %jmp/1  T_4.10, 11;
T_4.8 ; End of true expr.
    %load/v 14, v01050D38_0, 3;
    %mov 17, 0, 1;
    %cmpi/u 14, 5, 4;
    %mov 14, 4, 1;
    %jmp/0  T_4.11, 14;
    %movi 15, 2, 2;
    %jmp/1  T_4.13, 14;
T_4.11 ; End of true expr.
    %movi 17, 1, 2;
    %jmp/0  T_4.12, 14;
 ; End of false expr.
    %blend  15, 17, 2; Condition unknown.
    %jmp  T_4.13;
T_4.12 ;
    %mov 15, 17, 2; Return false value
T_4.13 ;
    %jmp/0  T_4.9, 11;
 ; End of false expr.
    %blend  12, 15, 2; Condition unknown.
    %jmp  T_4.10;
T_4.9 ;
    %mov 12, 15, 2; Return false value
T_4.10 ;
    %mov 8, 12, 2;
    %mov 10, 0, 1;
    %set/v v01050C30_0, 8, 3;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v01050CE0_0, 3;
    %set/v v01050D38_0, 8, 3;
    %ix/load 0, 1, 0;
    %load/vp0 8, v01050D90_0, 2;
    %set/v v01050BD8_0, 8, 2;
    %set/v v01050C88_0, 0, 1;
    %load/v 11, v01050CE0_0, 3;
    %mov 14, 0, 1;
    %cmp/u 0, 11, 4;
    %mov 11, 5, 1;
    %jmp/0  T_4.14, 11;
    %mov 12, 0, 2;
    %jmp/1  T_4.16, 11;
T_4.14 ; End of true expr.
    %load/v 14, v01050BD8_0, 2;
    %mov 16, 0, 1;
    %cmpi/u 14, 3, 3;
    %mov 14, 4, 1;
    %jmp/0  T_4.17, 14;
    %mov 15, 1, 2;
    %jmp/1  T_4.19, 14;
T_4.17 ; End of true expr.
    %movi 17, 1, 2;
    %jmp/0  T_4.18, 14;
 ; End of false expr.
    %blend  15, 17, 2; Condition unknown.
    %jmp  T_4.19;
T_4.18 ;
    %mov 15, 17, 2; Return false value
T_4.19 ;
    %jmp/0  T_4.15, 11;
 ; End of false expr.
    %blend  12, 15, 2; Condition unknown.
    %jmp  T_4.16;
T_4.15 ;
    %mov 12, 15, 2; Return false value
T_4.16 ;
    %mov 8, 12, 2;
    %mov 10, 0, 1;
    %set/v v01050C30_0, 8, 3;
T_4.7 ;
    %jmp T_4.5;
T_4.3 ;
    %set/v v01050B28_0, 1, 1;
    %load/v 8, v01050CE0_0, 3;
    %set/v v01050D38_0, 8, 3;
    %load/v 8, v01050D90_0, 2;
    %set/v v01050BD8_0, 8, 2;
    %load/v 8, v01050C88_0, 1;
    %set/v v01050C88_0, 8, 1;
    %set/v v01050C30_0, 0, 3;
    %jmp T_4.5;
T_4.5 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_008D9B18;
T_5 ;
    %wait E_01048918;
    %load/v 8, v01050EF0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01050FA0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v01050CE0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v01050D90_0, 0, 0;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v01050B80_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0105CCC0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v01050B28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01050FA0_0, 0, 8;
    %load/v 8, v01050D38_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v01050CE0_0, 0, 8;
    %load/v 8, v01050BD8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01050D90_0, 0, 8;
    %load/v 8, v01050C30_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v01050B80_0, 0, 8;
    %load/v 8, v01050C88_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0105CD18_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %load/v 8, v0105CCC0_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 8, v0105CCC0_0, 1;
    %jmp T_5.5;
T_5.4 ;
    %mov 8, 2, 1;
T_5.5 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0105CD18_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.6, 4;
    %load/x1p 8, v0105CCC0_0, 1;
    %jmp T_5.7;
T_5.6 ;
    %mov 8, 2, 1;
T_5.7 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %load/x1p 8, v0105CCC0_0, 1;
    %jmp T_5.9;
T_5.8 ;
    %mov 8, 2, 1;
T_5.9 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.10, 4;
    %load/x1p 8, v0105CCC0_0, 1;
    %jmp T_5.11;
T_5.10 ;
    %mov 8, 2, 1;
T_5.11 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0105CD18_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 5, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.12, 4;
    %load/x1p 8, v0105CCC0_0, 1;
    %jmp T_5.13;
T_5.12 ;
    %mov 8, 2, 1;
T_5.13 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0105CD18_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.14, 4;
    %load/x1p 8, v0105CCC0_0, 1;
    %jmp T_5.15;
T_5.14 ;
    %mov 8, 2, 1;
T_5.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 7, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.16, 4;
    %load/x1p 8, v01050970_0, 1;
    %jmp T_5.17;
T_5.16 ;
    %mov 8, 2, 1;
T_5.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %load/v 8, v01050970_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.18, 4;
    %load/x1p 8, v01050970_0, 1;
    %jmp T_5.19;
T_5.18 ;
    %mov 8, 2, 1;
T_5.19 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0105CD18_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.20, 4;
    %load/x1p 8, v01050970_0, 1;
    %jmp T_5.21;
T_5.20 ;
    %mov 8, 2, 1;
T_5.21 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.22, 4;
    %load/x1p 8, v01050970_0, 1;
    %jmp T_5.23;
T_5.22 ;
    %mov 8, 2, 1;
T_5.23 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.24, 4;
    %load/x1p 8, v01050970_0, 1;
    %jmp T_5.25;
T_5.24 ;
    %mov 8, 2, 1;
T_5.25 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0105CD18_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 5, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.26, 4;
    %load/x1p 8, v01050970_0, 1;
    %jmp T_5.27;
T_5.26 ;
    %mov 8, 2, 1;
T_5.27 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0105CD18_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.28, 4;
    %load/x1p 8, v01050970_0, 1;
    %jmp T_5.29;
T_5.28 ;
    %mov 8, 2, 1;
T_5.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 7, 0;
    %assign/v0/x1 v0105CCC0_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_008D9D38;
T_6 ;
    %wait E_01049038;
    %load/v 8, v01093CC0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v01093848_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v01050A78_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01093AB0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v01093B08_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v010938A0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v01094088_0, 8;
    %load/v 16, v01050A78_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_6.2, 4;
    %load/v 8, v01093DC8_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %load/v 8, v01050A78_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.4, 4;
    %load/x1p 8, v01050A78_0, 1;
    %jmp T_6.5;
T_6.4 ;
    %mov 8, 2, 1;
T_6.5 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093DC8_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.6, 4;
    %load/x1p 8, v01050A78_0, 1;
    %jmp T_6.7;
T_6.6 ;
    %mov 8, 2, 1;
T_6.7 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093DC8_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.8, 4;
    %load/x1p 8, v01050A78_0, 1;
    %jmp T_6.9;
T_6.8 ;
    %mov 8, 2, 1;
T_6.9 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093DC8_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.10, 4;
    %load/x1p 8, v01050A78_0, 1;
    %jmp T_6.11;
T_6.10 ;
    %mov 8, 2, 1;
T_6.11 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 5, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.12, 4;
    %load/x1p 8, v01050A78_0, 1;
    %jmp T_6.13;
T_6.12 ;
    %mov 8, 2, 1;
T_6.13 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.14, 4;
    %load/x1p 8, v01050A78_0, 1;
    %jmp T_6.15;
T_6.14 ;
    %mov 8, 2, 1;
T_6.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 7, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %load/v 8, v01093B08_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v01093B08_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v010938A0_0, 0, 0;
    %movi 8, 5, 5;
    %load/v 13, v01093B08_0, 3;
    %mov 16, 0, 2;
    %cmp/u 8, 13, 5;
    %or 5, 4, 1;
    %jmp/0xz  T_6.16, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v01093AB0_0, 0, 1;
T_6.16 ;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v01093D70_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %load/v 8, v01094088_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.18, 4;
    %load/x1p 8, v01094088_0, 1;
    %jmp T_6.19;
T_6.18 ;
    %mov 8, 2, 1;
T_6.19 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093D70_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.20, 4;
    %load/x1p 8, v01094088_0, 1;
    %jmp T_6.21;
T_6.20 ;
    %mov 8, 2, 1;
T_6.21 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093D70_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.22, 4;
    %load/x1p 8, v01094088_0, 1;
    %jmp T_6.23;
T_6.22 ;
    %mov 8, 2, 1;
T_6.23 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093D70_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.24, 4;
    %load/x1p 8, v01094088_0, 1;
    %jmp T_6.25;
T_6.24 ;
    %mov 8, 2, 1;
T_6.25 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 5, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.26, 4;
    %load/x1p 8, v01094088_0, 1;
    %jmp T_6.27;
T_6.26 ;
    %mov 8, 2, 1;
T_6.27 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.28, 4;
    %load/x1p 8, v01094088_0, 1;
    %jmp T_6.29;
T_6.28 ;
    %mov 8, 2, 1;
T_6.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 7, 0;
    %assign/v0/x1 v01050A78_0, 0, 8;
    %load/v 8, v010938A0_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v010938A0_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v01093B08_0, 0, 0;
    %movi 8, 3, 4;
    %load/v 12, v010938A0_0, 2;
    %mov 14, 0, 2;
    %cmp/u 8, 12, 4;
    %or 5, 4, 1;
    %jmp/0xz  T_6.30, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v01093AB0_0, 0, 0;
T_6.30 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_008D9C28;
T_7 ;
    %movi 8, 1, 8;
    %set/v v010942F0_0, 8, 8;
    %end;
    .thread T_7;
    .scope S_008D9C28;
T_8 ;
    %wait E_01049038;
    %load/v 8, v01093C10_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v010942F0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v01093FD8_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v01094240_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v01093C68_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v01093FD8_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v01094030_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v01093E78_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v01093FD8_0, 0, 8;
    %load/v 8, v01093FD8_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v01093FD8_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.6, 4;
    %load/x1p 8, v01093FD8_0, 1;
    %jmp T_8.7;
T_8.6 ;
    %mov 8, 2, 1;
T_8.7 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093E78_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v01093FD8_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.8, 4;
    %load/x1p 8, v01093FD8_0, 1;
    %jmp T_8.9;
T_8.8 ;
    %mov 8, 2, 1;
T_8.9 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093E78_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v01093FD8_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.10, 4;
    %load/x1p 8, v01093FD8_0, 1;
    %jmp T_8.11;
T_8.10 ;
    %mov 8, 2, 1;
T_8.11 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01093E78_0, 1;
    %xor 8, 9, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v01093FD8_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.12, 4;
    %load/x1p 8, v01093FD8_0, 1;
    %jmp T_8.13;
T_8.12 ;
    %mov 8, 2, 1;
T_8.13 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 5, 0;
    %assign/v0/x1 v01093FD8_0, 0, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.14, 4;
    %load/x1p 8, v01093FD8_0, 1;
    %jmp T_8.15;
T_8.14 ;
    %mov 8, 2, 1;
T_8.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v01093FD8_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.16, 4;
    %load/x1p 8, v01093FD8_0, 1;
    %jmp T_8.17;
T_8.16 ;
    %mov 8, 2, 1;
T_8.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 7, 0;
    %assign/v0/x1 v01093FD8_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_008D9980;
T_9 ;
    %delay 50000, 0;
    %load/v 8, v01093F28_0, 1;
    %inv 8, 1;
    %set/v v01093F28_0, 8, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_008D9980;
T_10 ;
    %vpi_call 3 32 "$dumpfile", "tb/lfsr_galois_tb1.vcd";
    %vpi_call 3 33 "$dumpvars", 1'sb0, S_008D9980;
    %set/v v01093F28_0, 0, 1;
    %set/v v01093B60_0, 0, 1;
    %set/v v010941E8_0, 0, 1;
    %set/v v01093A00_0, 0, 1;
    %set/v v010939A8_0, 0, 8;
    %fork TD_lfsr_galois_tb1.async_reset, S_01094A70;
    %join;
    %delay 1000000, 0;
    %movi 8, 170, 8;
    %set/v v01093950_0, 8, 8;
    %fork TD_lfsr_galois_tb1.change_seed, S_008D8D48;
    %join;
    %fork TD_lfsr_galois_tb1.soft_reset, S_008D9DC0;
    %join;
    %delay 1000000, 0;
    %fork TD_lfsr_galois_tb1.random_valid, S_008D8BB0;
    %join;
    %delay 1000000, 0;
    %vpi_call 3 55 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./lfsr_checker_2.v";
    "tb/lfsr_galois_tb1.v";
    "./lfsr_galois.v";
    "./lfsr_checker.v";
