
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity Proyecto is
    Port ( P : in  STD_LOGIC_VECTOR (0 to 2);
           A : out  STD_LOGIC_VECTOR(0 to 1);
           X : inout  STD_LOGIC);
end Proyecto;

architecture Behavioral of Proyecto is

begin


end Behavioral;

