{
  "instructions": [
    {
      "mnemonic": "syscall",
      "architecture": "x86",
      "full_name": "System Call",
      "summary": "Fast call to privilege level 0 system procedures.",
      "syntax": "SYSCALL",
      "encoding": {
        "format": "System",
        "hex_opcode": "0F 05",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "System (64-bit)",
      "slug": "syscall",
      "rel_url": "x86/syscall/",
      "linked_summary": "Fast call to privilege level 0 system procedures.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sysret",
      "architecture": "x86",
      "full_name": "Return from System Call",
      "summary": "Fast return to privilege level 3 user code.",
      "syntax": "SYSRET",
      "encoding": {
        "format": "System",
        "hex_opcode": "0F 07",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "System (64-bit)",
      "slug": "sysret",
      "rel_url": "x86/sysret/",
      "linked_summary": "Fast return to privilege level 3 user code.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "iret",
      "architecture": "x86",
      "full_name": "Interrupt Return",
      "summary": "Returns from an interrupt, exception, or task handler.",
      "syntax": "IRET",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "CF",
        "length": "1",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "iret",
      "rel_url": "x86/iret/",
      "linked_summary": "Returns from an interrupt, exception, or task handler.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sal",
      "architecture": "x86",
      "full_name": "Shift Arithmetic Left",
      "summary": "Shifts bits left (Alias for SHL).",
      "syntax": "SAL r/m, imm8",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "0xC1 /4",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "Reg/Mem"
        },
        {
          "name": "count",
          "desc": "Immediate"
        }
      ],
      "extension": "Base",
      "slug": "sal",
      "rel_url": "x86/sal/",
      "linked_summary": "Shifts bits left (Alias for SHL).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmpsw",
      "architecture": "x86",
      "full_name": "Compare String Word",
      "summary": "Compares word at [ESI] with [EDI].",
      "syntax": "CMPSW",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "66 A7",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "cmpsw",
      "rel_url": "x86/cmpsw/",
      "linked_summary": "Compares word at [ESI] with [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmpsd",
      "architecture": "x86",
      "full_name": "Compare String Doubleword",
      "summary": "Compares doubleword at [ESI] with [EDI].",
      "syntax": "CMPSD",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "A7",
        "length": "1",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "cmpsd",
      "rel_url": "x86/cmpsd/",
      "linked_summary": "Compares doubleword at [ESI] with [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmpsq",
      "architecture": "x86",
      "full_name": "Compare String Quadword",
      "summary": "Compares quadword at [RSI] with [RDI].",
      "syntax": "CMPSQ",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "48 A7",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base (64-bit)",
      "slug": "cmpsq",
      "rel_url": "x86/cmpsq/",
      "linked_summary": "Compares quadword at [RSI] with [RDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "scasw",
      "architecture": "x86",
      "full_name": "Scan String Word",
      "summary": "Compares AX with memory at [EDI].",
      "syntax": "SCASW",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "66 AF",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "scasw",
      "rel_url": "x86/scasw/",
      "linked_summary": "Compares AX with memory at [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "scasd",
      "architecture": "x86",
      "full_name": "Scan String Doubleword",
      "summary": "Compares EAX with memory at [EDI].",
      "syntax": "SCASD",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "AF",
        "length": "1",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "scasd",
      "rel_url": "x86/scasd/",
      "linked_summary": "Compares EAX with memory at [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "scasq",
      "architecture": "x86",
      "full_name": "Scan String Quadword",
      "summary": "Compares RAX with memory at [RDI].",
      "syntax": "SCASQ",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "48 AF",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base (64-bit)",
      "slug": "scasq",
      "rel_url": "x86/scasq/",
      "linked_summary": "Compares RAX with memory at [RDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lodsw",
      "architecture": "x86",
      "full_name": "Load String Word",
      "summary": "Loads word from [ESI] into AX.",
      "syntax": "LODSW",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "66 AC",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "lodsw",
      "rel_url": "x86/lodsw/",
      "linked_summary": "Loads word from [ESI] into AX.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lodsd",
      "architecture": "x86",
      "full_name": "Load String Doubleword",
      "summary": "Loads doubleword from [ESI] into EAX.",
      "syntax": "LODSD",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "AC",
        "length": "1",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "lodsd",
      "rel_url": "x86/lodsd/",
      "linked_summary": "Loads doubleword from [ESI] into EAX.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lodsq",
      "architecture": "x86",
      "full_name": "Load String Quadword",
      "summary": "Loads quadword from [RSI] into RAX.",
      "syntax": "LODSQ",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "48 AC",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base (64-bit)",
      "slug": "lodsq",
      "rel_url": "x86/lodsq/",
      "linked_summary": "Loads quadword from [RSI] into RAX.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stosw",
      "architecture": "x86",
      "full_name": "Store String Word",
      "summary": "Stores AX to memory at [EDI].",
      "syntax": "STOSW",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "66 AA",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "stosw",
      "rel_url": "x86/stosw/",
      "linked_summary": "Stores AX to memory at [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stosd",
      "architecture": "x86",
      "full_name": "Store String Doubleword",
      "summary": "Stores EAX to memory at [EDI].",
      "syntax": "STOSD",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "AA",
        "length": "1",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "stosd",
      "rel_url": "x86/stosd/",
      "linked_summary": "Stores EAX to memory at [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stosq",
      "architecture": "x86",
      "full_name": "Store String Quadword",
      "summary": "Stores RAX to memory at [RDI].",
      "syntax": "STOSQ",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "48 AA",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base (64-bit)",
      "slug": "stosq",
      "rel_url": "x86/stosq/",
      "linked_summary": "Stores RAX to memory at [RDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movsw",
      "architecture": "x86",
      "full_name": "Move String Word",
      "summary": "Moves word from [ESI] to [EDI].",
      "syntax": "MOVSW",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "66 A5",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "movsw",
      "rel_url": "x86/movsw/",
      "linked_summary": "Moves word from [ESI] to [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movsd",
      "architecture": "x86",
      "full_name": "Move String Doubleword",
      "summary": "Moves doubleword from [ESI] to [EDI].",
      "syntax": "MOVSD",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "A5",
        "length": "1",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "movsd_string",
      "rel_url": "x86/movsd_string/",
      "linked_summary": "Moves doubleword from [ESI] to [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movsq",
      "architecture": "x86",
      "full_name": "Move String Quadword",
      "summary": "Moves quadword from [RSI] to [RDI].",
      "syntax": "MOVSQ",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "48 A5",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base (64-bit)",
      "slug": "movsq",
      "rel_url": "x86/movsq/",
      "linked_summary": "Moves quadword from [RSI] to [RDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "insw",
      "architecture": "x86",
      "full_name": "Input String Word from Port",
      "summary": "Reads word from I/O port to memory at [EDI].",
      "syntax": "INSW",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "66 6D",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "insw",
      "rel_url": "x86/insw/",
      "linked_summary": "Reads word from I/O port to memory at [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "insd",
      "architecture": "x86",
      "full_name": "Input String Doubleword from Port",
      "summary": "Reads doubleword from I/O port to memory at [EDI].",
      "syntax": "INSD",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "6D",
        "length": "1",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "insd",
      "rel_url": "x86/insd/",
      "linked_summary": "Reads doubleword from I/O port to memory at [EDI].",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "outsw",
      "architecture": "x86",
      "full_name": "Output String Word to Port",
      "summary": "Writes word from memory at [ESI] to I/O port.",
      "syntax": "OUTSW",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "66 6F",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "outsw",
      "rel_url": "x86/outsw/",
      "linked_summary": "Writes word from memory at [ESI] to I/O port.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "outsd",
      "architecture": "x86",
      "full_name": "Output String Doubleword to Port",
      "summary": "Writes doubleword from memory at [ESI] to I/O port.",
      "syntax": "OUTSD",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "6F",
        "length": "1",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "outsd",
      "rel_url": "x86/outsd/",
      "linked_summary": "Writes doubleword from memory at [ESI] to I/O port.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fld1",
      "architecture": "x86",
      "full_name": "Load Constant 1.0",
      "summary": "Pushes +1.0 onto the FPU register stack.",
      "syntax": "FLD1",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 E8",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fld1",
      "rel_url": "x86/fld1/",
      "linked_summary": "Pushes +1.0 onto the FPU register stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fldz",
      "architecture": "x86",
      "full_name": "Load Constant +0.0",
      "summary": "Pushes +0.0 onto the FPU register stack.",
      "syntax": "FLDZ",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 EE",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fldz",
      "rel_url": "x86/fldz/",
      "linked_summary": "Pushes +0.0 onto the FPU register stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fldpi",
      "architecture": "x86",
      "full_name": "Load Constant Pi",
      "summary": "Pushes Pi onto the FPU register stack.",
      "syntax": "FLDPI",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 EB",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fldpi",
      "rel_url": "x86/fldpi/",
      "linked_summary": "Pushes Pi onto the FPU register stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fldl2e",
      "architecture": "x86",
      "full_name": "Load Constant log2(e)",
      "summary": "Pushes log2(e) onto the FPU register stack.",
      "syntax": "FLDL2E",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 EA",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fldl2e",
      "rel_url": "x86/fldl2e/",
      "linked_summary": "Pushes log2(e) onto the FPU register stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fldl2t",
      "architecture": "x86",
      "full_name": "Load Constant log2(10)",
      "summary": "Pushes log2(10) onto the FPU register stack.",
      "syntax": "FLDL2T",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 E9",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fldl2t",
      "rel_url": "x86/fldl2t/",
      "linked_summary": "Pushes log2(10) onto the FPU register stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fldlg2",
      "architecture": "x86",
      "full_name": "Load Constant log10(2)",
      "summary": "Pushes log10(2) onto the FPU register stack.",
      "syntax": "FLDLG2",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 EC",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fldlg2",
      "rel_url": "x86/fldlg2/",
      "linked_summary": "Pushes log10(2) onto the FPU register stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fldln2",
      "architecture": "x86",
      "full_name": "Load Constant ln(2)",
      "summary": "Pushes ln(2) onto the FPU register stack.",
      "syntax": "FLDLN2",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 ED",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fldln2",
      "rel_url": "x86/fldln2/",
      "linked_summary": "Pushes ln(2) onto the FPU register stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fincstp",
      "architecture": "x86",
      "full_name": "Increment Stack-Top Pointer",
      "summary": "Increments the TOP field in the FPU status word.",
      "syntax": "FINCSTP",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 F7",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fincstp",
      "rel_url": "x86/fincstp/",
      "linked_summary": "Increments the TOP field in the FPU status word.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fdecstp",
      "architecture": "x86",
      "full_name": "Decrement Stack-Top Pointer",
      "summary": "Decrements the TOP field in the FPU status word.",
      "syntax": "FDECSTP",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "D9 F6",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "x87 FPU",
      "slug": "fdecstp",
      "rel_url": "x86/fdecstp/",
      "linked_summary": "Decrements the TOP field in the FPU status word.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ffree",
      "architecture": "x86",
      "full_name": "Free Floating-Point Register",
      "summary": "Sets the tag for ST(i) to empty.",
      "syntax": "FFREE ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DD C0+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU",
      "slug": "ffree",
      "rel_url": "x86/ffree/",
      "linked_summary": "Sets the tag for ST(i) to empty.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmovb",
      "architecture": "x86",
      "full_name": "Floating-Point Conditional Move If Below",
      "summary": "Moves ST(i) to ST(0) if CF=1.",
      "syntax": "FCMOVB ST(0), ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DA C0+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU (P6+)",
      "slug": "fcmovb",
      "rel_url": "x86/fcmovb/",
      "linked_summary": "Moves ST(i) to ST(0) if CF=1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmove",
      "architecture": "x86",
      "full_name": "Floating-Point Conditional Move If Equal",
      "summary": "Moves ST(i) to ST(0) if ZF=1.",
      "syntax": "FCMOVE ST(0), ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DA C8+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU (P6+)",
      "slug": "fcmove",
      "rel_url": "x86/fcmove/",
      "linked_summary": "Moves ST(i) to ST(0) if ZF=1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmovbe",
      "architecture": "x86",
      "full_name": "Floating-Point Conditional Move If Below or Equal",
      "summary": "Moves ST(i) to ST(0) if CF=1 or ZF=1.",
      "syntax": "FCMOVBE ST(0), ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DA D0+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU (P6+)",
      "slug": "fcmovbe",
      "rel_url": "x86/fcmovbe/",
      "linked_summary": "Moves ST(i) to ST(0) if CF=1 or ZF=1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmovu",
      "architecture": "x86",
      "full_name": "Floating-Point Conditional Move If Unordered",
      "summary": "Moves ST(i) to ST(0) if PF=1.",
      "syntax": "FCMOVU ST(0), ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DA D8+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU (P6+)",
      "slug": "fcmovu",
      "rel_url": "x86/fcmovu/",
      "linked_summary": "Moves ST(i) to ST(0) if PF=1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmovnb",
      "architecture": "x86",
      "full_name": "Floating-Point Conditional Move If Not Below",
      "summary": "Moves ST(i) to ST(0) if CF=0.",
      "syntax": "FCMOVNB ST(0), ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DB C0+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU (P6+)",
      "slug": "fcmovnb",
      "rel_url": "x86/fcmovnb/",
      "linked_summary": "Moves ST(i) to ST(0) if CF=0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmovne",
      "architecture": "x86",
      "full_name": "Floating-Point Conditional Move If Not Equal",
      "summary": "Moves ST(i) to ST(0) if ZF=0.",
      "syntax": "FCMOVNE ST(0), ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DB C8+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU (P6+)",
      "slug": "fcmovne",
      "rel_url": "x86/fcmovne/",
      "linked_summary": "Moves ST(i) to ST(0) if ZF=0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmovnbe",
      "architecture": "x86",
      "full_name": "Floating-Point Conditional Move If Not Below or Equal",
      "summary": "Moves ST(i) to ST(0) if CF=0 and ZF=0.",
      "syntax": "FCMOVNBE ST(0), ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DB D0+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU (P6+)",
      "slug": "fcmovnbe",
      "rel_url": "x86/fcmovnbe/",
      "linked_summary": "Moves ST(i) to ST(0) if CF=0 and ZF=0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmovnu",
      "architecture": "x86",
      "full_name": "Floating-Point Conditional Move If Not Unordered",
      "summary": "Moves ST(i) to ST(0) if PF=0.",
      "syntax": "FCMOVNU ST(0), ST(i)",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "DB D8+i",
        "length": "2",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src",
          "desc": "Register"
        }
      ],
      "extension": "x87 FPU (P6+)",
      "slug": "fcmovnu",
      "rel_url": "x86/fcmovnu/",
      "linked_summary": "Moves ST(i) to ST(0) if PF=0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "packuswb",
      "architecture": "x86",
      "full_name": "Pack with Unsigned Saturation Word to Byte",
      "summary": "Converts signed words to unsigned bytes with saturation.",
      "syntax": "PACKUSWB xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 67",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "packuswb",
      "rel_url": "x86/packuswb/",
      "linked_summary": "Converts signed words to unsigned bytes with saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "punpckhbw",
      "architecture": "x86",
      "full_name": "Unpack High Data Bytes",
      "summary": "Interleaves high bytes from two sources.",
      "syntax": "PUNPCKHBW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 68",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "punpckhbw",
      "rel_url": "x86/punpckhbw/",
      "linked_summary": "Interleaves high bytes from two sources.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "punpckhwd",
      "architecture": "x86",
      "full_name": "Unpack High Data Words",
      "summary": "Interleaves high words.",
      "syntax": "PUNPCKHWD xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 69",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "punpckhwd",
      "rel_url": "x86/punpckhwd/",
      "linked_summary": "Interleaves high words.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "punpckhdq",
      "architecture": "x86",
      "full_name": "Unpack High Data Doublewords",
      "summary": "Interleaves high doublewords.",
      "syntax": "PUNPCKHDQ xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 6A",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "punpckhdq",
      "rel_url": "x86/punpckhdq/",
      "linked_summary": "Interleaves high doublewords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "punpckhqdq",
      "architecture": "x86",
      "full_name": "Unpack High Data Quadwords",
      "summary": "Interleaves high quadwords.",
      "syntax": "PUNPCKHQDQ xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 6D",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "punpckhqdq",
      "rel_url": "x86/punpckhqdq/",
      "linked_summary": "Interleaves high quadwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "psadbw",
      "architecture": "x86",
      "full_name": "Compute Sum of Absolute Differences",
      "summary": "Computes absolute differences of bytes and sums them to words.",
      "syntax": "PSADBW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F F6",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "psadbw",
      "rel_url": "x86/psadbw/",
      "linked_summary": "Computes absolute differences of bytes and sums them to words.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmaxub",
      "architecture": "x86",
      "full_name": "Maximum of Packed Unsigned Byte Integers",
      "summary": "Returns maximum of unsigned bytes.",
      "syntax": "PMAXUB xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F DE",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pmaxub",
      "rel_url": "x86/pmaxub/",
      "linked_summary": "Returns maximum of unsigned bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pminub",
      "architecture": "x86",
      "full_name": "Minimum of Packed Unsigned Byte Integers",
      "summary": "Returns minimum of unsigned bytes.",
      "syntax": "PMINUB xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F DA",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pminub",
      "rel_url": "x86/pminub/",
      "linked_summary": "Returns minimum of unsigned bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmaxsw",
      "architecture": "x86",
      "full_name": "Maximum of Packed Signed Word Integers",
      "summary": "Returns maximum of signed words.",
      "syntax": "PMAXSW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F EE",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pmaxsw",
      "rel_url": "x86/pmaxsw/",
      "linked_summary": "Returns maximum of signed words.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pminsw",
      "architecture": "x86",
      "full_name": "Minimum of Packed Signed Word Integers",
      "summary": "Returns minimum of signed words.",
      "syntax": "PMINSW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F EA",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pminsw",
      "rel_url": "x86/pminsw/",
      "linked_summary": "Returns minimum of signed words.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pavgb",
      "architecture": "x86",
      "full_name": "Average Packed Integers (Byte)",
      "summary": "Averages packed unsigned bytes (rounded up).",
      "syntax": "PAVGB xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F E0",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pavgb",
      "rel_url": "x86/pavgb/",
      "linked_summary": "Averages packed unsigned bytes (rounded up).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pavgw",
      "architecture": "x86",
      "full_name": "Average Packed Integers (Word)",
      "summary": "Averages packed unsigned words (rounded up).",
      "syntax": "PAVGW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F E3",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pavgw",
      "rel_url": "x86/pavgw/",
      "linked_summary": "Averages packed unsigned words (rounded up).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmulhuw",
      "architecture": "x86",
      "full_name": "Packed Multiply High Unsigned",
      "summary": "Multiplies unsigned words, keeps high 16 bits.",
      "syntax": "PMULHUW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F E4",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pmulhuw",
      "rel_url": "x86/pmulhuw/",
      "linked_summary": "Multiplies unsigned words, keeps high 16 bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmulhw",
      "architecture": "x86",
      "full_name": "Packed Multiply High Signed",
      "summary": "Multiplies signed words, keeps high 16 bits.",
      "syntax": "PMULHW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F E5",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pmulhw",
      "rel_url": "x86/pmulhw/",
      "linked_summary": "Multiplies signed words, keeps high 16 bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "psubq",
      "architecture": "x86",
      "full_name": "Packed Subtract Quadword",
      "summary": "Subtracts packed quadwords.",
      "syntax": "PSUBQ xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F FB",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "psubq",
      "rel_url": "x86/psubq/",
      "linked_summary": "Subtracts packed quadwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmuludq",
      "architecture": "x86",
      "full_name": "Multiply Packed Unsigned Doubleword Integers",
      "summary": "Multiplies low 32-bits of each 64-bit chunk to 64-bit result.",
      "syntax": "PMULUDQ xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F F4",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "pmuludq",
      "rel_url": "x86/pmuludq/",
      "linked_summary": "Multiplies low 32-bits of each 64-bit chunk to 64-bit result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pslldq",
      "architecture": "x86",
      "full_name": "Shift Double Quadword Left Logical",
      "summary": "Shifts the entire 128-bit register left by bytes.",
      "syntax": "PSLLDQ xmm1, imm8",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 73 /7",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "count",
          "desc": "Imm"
        }
      ],
      "extension": "SSE2",
      "slug": "pslldq",
      "rel_url": "x86/pslldq/",
      "linked_summary": "Shifts the entire 128-bit register left by bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "psrldq",
      "architecture": "x86",
      "full_name": "Shift Double Quadword Right Logical",
      "summary": "Shifts the entire 128-bit register right by bytes.",
      "syntax": "PSRLDQ xmm1, imm8",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 73 /3",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "count",
          "desc": "Imm"
        }
      ],
      "extension": "SSE2",
      "slug": "psrldq",
      "rel_url": "x86/psrldq/",
      "linked_summary": "Shifts the entire 128-bit register right by bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cvtdq2ps",
      "architecture": "x86",
      "full_name": "Convert Packed Doubleword Integers to Packed Single-Precision",
      "summary": "Converts four 32-bit integers to floats.",
      "syntax": "CVTDQ2PS xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "0F 5B",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "cvtdq2ps",
      "rel_url": "x86/cvtdq2ps/",
      "linked_summary": "Converts four 32-bit integers to floats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cvtps2dq",
      "architecture": "x86",
      "full_name": "Convert Packed Single-Precision to Packed Doubleword Integers",
      "summary": "Converts four floats to 32-bit integers (Rounded).",
      "syntax": "CVTPS2DQ xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 5B",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "cvtps2dq",
      "rel_url": "x86/cvtps2dq/",
      "linked_summary": "Converts four floats to 32-bit integers (Rounded).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cvttps2dq",
      "architecture": "x86",
      "full_name": "Convert with Truncation Packed Single-Precision to Packed Doubleword Integers",
      "summary": "Converts four floats to 32-bit integers (Truncated).",
      "syntax": "CVTTPS2DQ xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "F3 0F 5B",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "cvttps2dq",
      "rel_url": "x86/cvttps2dq/",
      "linked_summary": "Converts four floats to 32-bit integers (Truncated).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movmskps",
      "architecture": "x86",
      "full_name": "Extract Packed Single-Precision Mask",
      "summary": "Extracts sign bits from four floats into low 4 bits of register.",
      "syntax": "MOVMSKPS r32, xmm",
      "encoding": {
        "format": "SSE",
        "hex_opcode": "0F 50",
        "length": "3",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "Reg"
        },
        {
          "name": "src",
          "desc": "XMM"
        }
      ],
      "extension": "SSE",
      "slug": "movmskps",
      "rel_url": "x86/movmskps/",
      "linked_summary": "Extracts sign bits from four floats into low 4 bits of register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movmskpd",
      "architecture": "x86",
      "full_name": "Extract Packed Double-Precision Mask",
      "summary": "Extracts sign bits from two doubles into low 2 bits of register.",
      "syntax": "MOVMSKPD r32, xmm",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 50",
        "length": "4",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "Reg"
        },
        {
          "name": "src",
          "desc": "XMM"
        }
      ],
      "extension": "SSE2",
      "slug": "movmskpd",
      "rel_url": "x86/movmskpd/",
      "linked_summary": "Extracts sign bits from two doubles into low 2 bits of register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "comiss",
      "architecture": "x86",
      "full_name": "Compare Scalar Ordered Single-Precision",
      "summary": "Compares low float and sets EFLAGS (Signaling NaN raises exception).",
      "syntax": "COMISS xmm1, xmm2/m32",
      "encoding": {
        "format": "SSE",
        "hex_opcode": "0F 2F",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src1",
          "desc": "XMM"
        },
        {
          "name": "src2",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE",
      "slug": "comiss",
      "rel_url": "x86/comiss/",
      "linked_summary": "Compares low float and sets EFLAGS (Signaling NaN raises exception).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "comisd",
      "architecture": "x86",
      "full_name": "Compare Scalar Ordered Double-Precision",
      "summary": "Compares low double and sets EFLAGS (Signaling NaN raises exception).",
      "syntax": "COMISD xmm1, xmm2/m64",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 2F",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "src1",
          "desc": "XMM"
        },
        {
          "name": "src2",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "comisd",
      "rel_url": "x86/comisd/",
      "linked_summary": "Compares low double and sets EFLAGS (Signaling NaN raises exception).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "unpcklps",
      "architecture": "x86",
      "full_name": "Unpack Low Packed Single-Precision",
      "summary": "Interleaves low floats from two sources.",
      "syntax": "UNPCKLPS xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE",
        "hex_opcode": "0x0F 14",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE",
      "slug": "unpcklps",
      "rel_url": "x86/unpcklps/",
      "linked_summary": "Interleaves low floats from two sources.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "unpckhps",
      "architecture": "x86",
      "full_name": "Unpack High Packed Single-Precision",
      "summary": "Interleaves high floats from two sources.",
      "syntax": "UNPCKHPS xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE",
        "hex_opcode": "0x0F 15",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE",
      "slug": "unpckhps",
      "rel_url": "x86/unpckhps/",
      "linked_summary": "Interleaves high floats from two sources.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "unpcklpd",
      "architecture": "x86",
      "full_name": "Unpack Low Packed Double-Precision",
      "summary": "Interleaves low doubles from two sources.",
      "syntax": "UNPCKLPD xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 14",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "unpcklpd",
      "rel_url": "x86/unpcklpd/",
      "linked_summary": "Interleaves low doubles from two sources.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "unpckhpd",
      "architecture": "x86",
      "full_name": "Unpack High Packed Double-Precision",
      "summary": "Interleaves high doubles from two sources.",
      "syntax": "UNPCKHPD xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE2",
        "hex_opcode": "66 0F 15",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE2",
      "slug": "unpckhpd",
      "rel_url": "x86/unpckhpd/",
      "linked_summary": "Interleaves high doubles from two sources.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movshdup",
      "architecture": "x86",
      "full_name": "Move Packed Single-FP High and Duplicate",
      "summary": "Duplicates high element of each qword pair.",
      "syntax": "MOVSHDUP xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE3",
        "hex_opcode": "F3 0F 16",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE3",
      "slug": "movshdup",
      "rel_url": "x86/movshdup/",
      "linked_summary": "Duplicates high element of each qword pair.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movsldup",
      "architecture": "x86",
      "full_name": "Move Packed Single-FP Low and Duplicate",
      "summary": "Duplicates low element of each qword pair.",
      "syntax": "MOVSLDUP xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE3",
        "hex_opcode": "F3 0F 12",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE3",
      "slug": "movsldup",
      "rel_url": "x86/movsldup/",
      "linked_summary": "Duplicates low element of each qword pair.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "phsubw",
      "architecture": "x86",
      "full_name": "Packed Horizontal Subtract Word",
      "summary": "Subtracts adjacent 16-bit integers horizontally.",
      "syntax": "PHSUBW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSSE3",
        "hex_opcode": "66 0F 38 05",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSSE3",
      "slug": "phsubw",
      "rel_url": "x86/phsubw/",
      "linked_summary": "Subtracts adjacent 16-bit integers horizontally.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "phsubd",
      "architecture": "x86",
      "full_name": "Packed Horizontal Subtract Doubleword",
      "summary": "Subtracts adjacent 32-bit integers horizontally.",
      "syntax": "PHSUBD xmm1, xmm2/m128",
      "encoding": {
        "format": "SSSE3",
        "hex_opcode": "66 0F 38 06",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSSE3",
      "slug": "phsubd",
      "rel_url": "x86/phsubd/",
      "linked_summary": "Subtracts adjacent 32-bit integers horizontally.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmaddubsw",
      "architecture": "x86",
      "full_name": "Multiply and Add Packed Signed and Unsigned Bytes",
      "summary": "Multiplies signed/unsigned bytes and adds pairs to words.",
      "syntax": "PMADDUBSW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSSE3",
        "hex_opcode": "66 0F 38 04",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSSE3",
      "slug": "pmaddubsw",
      "rel_url": "x86/pmaddubsw/",
      "linked_summary": "Multiplies signed/unsigned bytes and adds pairs to words.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "phminposuw",
      "architecture": "x86",
      "full_name": "Packed Horizontal Minimum",
      "summary": "Finds minimum word and its index.",
      "syntax": "PHMINPOSUW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 41",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "phminposuw",
      "rel_url": "x86/phminposuw/",
      "linked_summary": "Finds minimum word and its index.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "packusdw",
      "architecture": "x86",
      "full_name": "Pack with Unsigned Saturation Doubleword to Word",
      "summary": "Converts signed dwords to unsigned words with saturation.",
      "syntax": "PACKUSDW xmm1, xmm2/m128",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 2B",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "packusdw",
      "rel_url": "x86/packusdw/",
      "linked_summary": "Converts signed dwords to unsigned words with saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mpsadbw",
      "architecture": "x86",
      "full_name": "Compute Multiple Sums of Absolute Differences",
      "summary": "Computes multiple SADs of byte blocks.",
      "syntax": "MPSADBW xmm1, xmm2/m128, imm8",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 3A 42",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        },
        {
          "name": "sel",
          "desc": "Imm"
        }
      ],
      "extension": "SSE4.1",
      "slug": "mpsadbw",
      "rel_url": "x86/mpsadbw/",
      "linked_summary": "Computes multiple SADs of byte blocks.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovsxbq",
      "architecture": "x86",
      "full_name": "Packed Move with Sign Extend Byte to Quadword",
      "summary": "Sign extends 8-bit integers to 64-bit.",
      "syntax": "PMOVSXBQ xmm1, xmm2/m16",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 22",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovsxbq",
      "rel_url": "x86/pmovsxbq/",
      "linked_summary": "Sign extends 8-bit integers to 64-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovsxwd",
      "architecture": "x86",
      "full_name": "Packed Move with Sign Extend Word to Doubleword",
      "summary": "Sign extends 16-bit integers to 32-bit.",
      "syntax": "PMOVSXWD xmm1, xmm2/m64",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 23",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovsxwd",
      "rel_url": "x86/pmovsxwd/",
      "linked_summary": "Sign extends 16-bit integers to 32-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovsxwq",
      "architecture": "x86",
      "full_name": "Packed Move with Sign Extend Word to Quadword",
      "summary": "Sign extends 16-bit integers to 64-bit.",
      "syntax": "PMOVSXWQ xmm1, xmm2/m32",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 24",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovsxwq",
      "rel_url": "x86/pmovsxwq/",
      "linked_summary": "Sign extends 16-bit integers to 64-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovsxdq",
      "architecture": "x86",
      "full_name": "Packed Move with Sign Extend Doubleword to Quadword",
      "summary": "Sign extends 32-bit integers to 64-bit.",
      "syntax": "PMOVSXDQ xmm1, xmm2/m64",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 25",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovsxdq",
      "rel_url": "x86/pmovsxdq/",
      "linked_summary": "Sign extends 32-bit integers to 64-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovzxbd",
      "architecture": "x86",
      "full_name": "Packed Move with Zero Extend Byte to Doubleword",
      "summary": "Zero extends 8-bit integers to 32-bit.",
      "syntax": "PMOVZXBD xmm1, xmm2/m32",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 31",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovzxbd",
      "rel_url": "x86/pmovzxbd/",
      "linked_summary": "Zero extends 8-bit integers to 32-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovzxbq",
      "architecture": "x86",
      "full_name": "Packed Move with Zero Extend Byte to Quadword",
      "summary": "Zero extends 8-bit integers to 64-bit.",
      "syntax": "PMOVZXBQ xmm1, xmm2/m16",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 32",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovzxbq",
      "rel_url": "x86/pmovzxbq/",
      "linked_summary": "Zero extends 8-bit integers to 64-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovzxwd",
      "architecture": "x86",
      "full_name": "Packed Move with Zero Extend Word to Doubleword",
      "summary": "Zero extends 16-bit integers to 32-bit.",
      "syntax": "PMOVZXWD xmm1, xmm2/m64",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 33",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovzxwd",
      "rel_url": "x86/pmovzxwd/",
      "linked_summary": "Zero extends 16-bit integers to 32-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovzxwq",
      "architecture": "x86",
      "full_name": "Packed Move with Zero Extend Word to Quadword",
      "summary": "Zero extends 16-bit integers to 64-bit.",
      "syntax": "PMOVZXWQ xmm1, xmm2/m32",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 34",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovzxwq",
      "rel_url": "x86/pmovzxwq/",
      "linked_summary": "Zero extends 16-bit integers to 64-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmovzxdq",
      "architecture": "x86",
      "full_name": "Packed Move with Zero Extend Doubleword to Quadword",
      "summary": "Zero extends 32-bit integers to 64-bit.",
      "syntax": "PMOVZXDQ xmm1, xmm2/m64",
      "encoding": {
        "format": "SSE4.1",
        "hex_opcode": "66 0F 38 35",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SSE4.1",
      "slug": "pmovzxdq",
      "rel_url": "x86/pmovzxdq/",
      "linked_summary": "Zero extends 32-bit integers to 64-bit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbroadcastsd",
      "architecture": "x86",
      "full_name": "Broadcast Scalar Double",
      "summary": "Broadcasts a double to all elements of YMM.",
      "syntax": "VBROADCASTSD ymm1, m64",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 19",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "src",
          "desc": "Memory"
        }
      ],
      "extension": "AVX2",
      "slug": "vbroadcastsd",
      "rel_url": "x86/vbroadcastsd/",
      "linked_summary": "Broadcasts a double to all elements of YMM.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbroadcastf128",
      "architecture": "x86",
      "full_name": "Broadcast 128-bit Floating-Point",
      "summary": "Broadcasts 128-bit FP block to YMM.",
      "syntax": "VBROADCASTF128 ymm1, m128",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 1A",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "src",
          "desc": "Memory"
        }
      ],
      "extension": "AVX",
      "slug": "vbroadcastf128",
      "rel_url": "x86/vbroadcastf128/",
      "linked_summary": "Broadcasts 128-bit FP block to YMM.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbroadcasti128",
      "architecture": "x86",
      "full_name": "Broadcast 128-bit Integer",
      "summary": "Broadcasts 128-bit integer block to YMM.",
      "syntax": "VBROADCASTI128 ymm1, m128",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 5A",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "src",
          "desc": "Memory"
        }
      ],
      "extension": "AVX2",
      "slug": "vbroadcasti128",
      "rel_url": "x86/vbroadcasti128/",
      "linked_summary": "Broadcasts 128-bit integer block to YMM.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpbroadcastw",
      "architecture": "x86",
      "full_name": "Broadcast Word",
      "summary": "Broadcasts a word to all elements of YMM.",
      "syntax": "VPBROADCASTW ymm1, xmm2/m16",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 79",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "AVX2",
      "slug": "vpbroadcastw",
      "rel_url": "x86/vpbroadcastw/",
      "linked_summary": "Broadcasts a word to all elements of YMM.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpbroadcastq",
      "architecture": "x86",
      "full_name": "Broadcast Quadword",
      "summary": "Broadcasts a quadword to all elements of YMM.",
      "syntax": "VPBROADCASTQ ymm1, xmm2/m64",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 59",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "AVX2",
      "slug": "vpbroadcastq",
      "rel_url": "x86/vpbroadcastq/",
      "linked_summary": "Broadcasts a quadword to all elements of YMM.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmaskmovps",
      "architecture": "x86",
      "full_name": "Conditional Move Packed Single-Precision",
      "summary": "Conditionally loads/stores floats based on mask.",
      "syntax": "VMASKMOVPS ymm1, ymm2, m256",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 2C",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "mask",
          "desc": "YMM"
        },
        {
          "name": "src",
          "desc": "Mem"
        }
      ],
      "extension": "AVX",
      "slug": "vmaskmovps",
      "rel_url": "x86/vmaskmovps/",
      "linked_summary": "Conditionally loads/stores floats based on mask.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmaskmovpd",
      "architecture": "x86",
      "full_name": "Conditional Move Packed Double-Precision",
      "summary": "Conditionally loads/stores doubles based on mask.",
      "syntax": "VMASKMOVPD ymm1, ymm2, m256",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 2D",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "mask",
          "desc": "YMM"
        },
        {
          "name": "src",
          "desc": "Mem"
        }
      ],
      "extension": "AVX",
      "slug": "vmaskmovpd",
      "rel_url": "x86/vmaskmovpd/",
      "linked_summary": "Conditionally loads/stores doubles based on mask.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpgatherdd",
      "architecture": "x86",
      "full_name": "Gather Packed Doubleword with Signed Doubleword Indices",
      "summary": "Gathers 32-bit integers using 32-bit indices.",
      "syntax": "VPGATHERDD ymm1, [base+ymm_idx*scale], ymm_mask",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 90",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "mem",
          "desc": "Base+Idx"
        },
        {
          "name": "mask",
          "desc": "YMM"
        }
      ],
      "extension": "AVX2",
      "slug": "vpgatherdd",
      "rel_url": "x86/vpgatherdd/",
      "linked_summary": "Gathers 32-bit integers using 32-bit indices.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpgatherdq",
      "architecture": "x86",
      "full_name": "Gather Packed Quadword with Signed Doubleword Indices",
      "summary": "Gathers 64-bit integers using 32-bit indices.",
      "syntax": "VPGATHERDQ ymm1, [base+xmm_idx*scale], ymm_mask",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 90",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "mem",
          "desc": "Base+Idx"
        },
        {
          "name": "mask",
          "desc": "YMM"
        }
      ],
      "extension": "AVX2",
      "slug": "vpgatherdq",
      "rel_url": "x86/vpgatherdq/",
      "linked_summary": "Gathers 64-bit integers using 32-bit indices.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpgatherqd",
      "architecture": "x86",
      "full_name": "Gather Packed Doubleword with Signed Quadword Indices",
      "summary": "Gathers 32-bit integers using 64-bit indices.",
      "syntax": "VPGATHERQD xmm1, [base+ymm_idx*scale], xmm_mask",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 91",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "mem",
          "desc": "Base+Idx"
        },
        {
          "name": "mask",
          "desc": "XMM"
        }
      ],
      "extension": "AVX2",
      "slug": "vpgatherqd",
      "rel_url": "x86/vpgatherqd/",
      "linked_summary": "Gathers 32-bit integers using 64-bit indices.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpgatherqq",
      "architecture": "x86",
      "full_name": "Gather Packed Quadword with Signed Quadword Indices",
      "summary": "Gathers 64-bit integers using 64-bit indices.",
      "syntax": "VPGATHERQQ ymm1, [base+ymm_idx*scale], ymm_mask",
      "encoding": {
        "format": "VEX",
        "hex_opcode": "C4 ... 91",
        "length": "5+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "YMM"
        },
        {
          "name": "mem",
          "desc": "Base+Idx"
        },
        {
          "name": "mask",
          "desc": "YMM"
        }
      ],
      "extension": "AVX2",
      "slug": "vpgatherqq",
      "rel_url": "x86/vpgatherqq/",
      "linked_summary": "Gathers 64-bit integers using 64-bit indices.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpabsq",
      "architecture": "x86",
      "full_name": "Packed Absolute Value Quadword",
      "summary": "Computes absolute value of 64-bit integers.",
      "syntax": "VPABSQ zmm1 {k1}, zmm2/m512",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "66 0F 38 1F",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "ZMM"
        },
        {
          "name": "src",
          "desc": "ZMM/Mem"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpabsq",
      "rel_url": "x86/vpabsq/",
      "linked_summary": "Computes absolute value of 64-bit integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpmaxsq",
      "architecture": "x86",
      "full_name": "Maximum of Packed Signed Quadword Integers",
      "summary": "Returns maximum of signed 64-bit integers.",
      "syntax": "VPMAXSQ zmm1 {k1}, zmm2, zmm3/m512",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "66 0F 38 3D",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "ZMM"
        },
        {
          "name": "src1",
          "desc": "ZMM"
        },
        {
          "name": "src2",
          "desc": "ZMM/Mem"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpmaxsq",
      "rel_url": "x86/vpmaxsq/",
      "linked_summary": "Returns maximum of signed 64-bit integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpmaxuq",
      "architecture": "x86",
      "full_name": "Maximum of Packed Unsigned Quadword Integers",
      "summary": "Returns maximum of unsigned 64-bit integers.",
      "syntax": "VPMAXUQ zmm1 {k1}, zmm2, zmm3/m512",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "66 0F 38 3F",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "ZMM"
        },
        {
          "name": "src1",
          "desc": "ZMM"
        },
        {
          "name": "src2",
          "desc": "ZMM/Mem"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpmaxuq",
      "rel_url": "x86/vpmaxuq/",
      "linked_summary": "Returns maximum of unsigned 64-bit integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpminsq",
      "architecture": "x86",
      "full_name": "Minimum of Packed Signed Quadword Integers",
      "summary": "Returns minimum of signed 64-bit integers.",
      "syntax": "VPMINSQ zmm1 {k1}, zmm2, zmm3/m512",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "66 0F 38 39",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "ZMM"
        },
        {
          "name": "src1",
          "desc": "ZMM"
        },
        {
          "name": "src2",
          "desc": "ZMM/Mem"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpminsq",
      "rel_url": "x86/vpminsq/",
      "linked_summary": "Returns minimum of signed 64-bit integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpminuq",
      "architecture": "x86",
      "full_name": "Minimum of Packed Unsigned Quadword Integers",
      "summary": "Returns minimum of unsigned 64-bit integers.",
      "syntax": "VPMINUQ zmm1 {k1}, zmm2, zmm3/m512",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "66 0F 38 3B",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "ZMM"
        },
        {
          "name": "src1",
          "desc": "ZMM"
        },
        {
          "name": "src2",
          "desc": "ZMM/Mem"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpminuq",
      "rel_url": "x86/vpminuq/",
      "linked_summary": "Returns minimum of unsigned 64-bit integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vprolq",
      "architecture": "x86",
      "full_name": "Rotate Left Quadword",
      "summary": "Rotates 64-bit integers left.",
      "syntax": "VPROLQ zmm1 {k1}, zmm2, imm8",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "66 0F 72 /2",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "ZMM"
        },
        {
          "name": "src",
          "desc": "ZMM"
        },
        {
          "name": "count",
          "desc": "Imm"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vprolq",
      "rel_url": "x86/vprolq/",
      "linked_summary": "Rotates 64-bit integers left.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vprorq",
      "architecture": "x86",
      "full_name": "Rotate Right Quadword",
      "summary": "Rotates 64-bit integers right.",
      "syntax": "VPRORQ zmm1 {k1}, zmm2, imm8",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "66 0F 72 /0",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "ZMM"
        },
        {
          "name": "src",
          "desc": "ZMM"
        },
        {
          "name": "count",
          "desc": "Imm"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vprorq",
      "rel_url": "x86/vprorq/",
      "linked_summary": "Rotates 64-bit integers right.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpmovswb",
      "architecture": "x86",
      "full_name": "Truncate Signed Word to Byte",
      "summary": "Down-converts 16-bit integers to 8-bit signed saturate.",
      "syntax": "VPMOVSWB xmm1/m128 {k1}, zmm2",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "F3 0F 38 20",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "ZMM"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpmovswb",
      "rel_url": "x86/vpmovswb/",
      "linked_summary": "Down-converts 16-bit integers to 8-bit signed saturate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpmovsqb",
      "architecture": "x86",
      "full_name": "Truncate Signed Quadword to Byte",
      "summary": "Down-converts 64-bit integers to 8-bit signed saturate.",
      "syntax": "VPMOVSQB xmm1/m128 {k1}, zmm2",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "F3 0F 38 22",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "ZMM"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpmovsqb",
      "rel_url": "x86/vpmovsqb/",
      "linked_summary": "Down-converts 64-bit integers to 8-bit signed saturate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpmovuswb",
      "architecture": "x86",
      "full_name": "Truncate Unsigned Word to Byte",
      "summary": "Down-converts 16-bit integers to 8-bit unsigned saturate.",
      "syntax": "VPMOVUSWB xmm1/m128 {k1}, zmm2",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "F3 0F 38 10",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "ZMM"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpmovuswb",
      "rel_url": "x86/vpmovuswb/",
      "linked_summary": "Down-converts 16-bit integers to 8-bit unsigned saturate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpmovusqb",
      "architecture": "x86",
      "full_name": "Truncate Unsigned Quadword to Byte",
      "summary": "Down-converts 64-bit integers to 8-bit unsigned saturate.",
      "syntax": "VPMOVUSQB xmm1/m128 {k1}, zmm2",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "F3 0F 38 12",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "ZMM"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vpmovusqb",
      "rel_url": "x86/vpmovusqb/",
      "linked_summary": "Down-converts 64-bit integers to 8-bit unsigned saturate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "kaddw",
      "architecture": "x86",
      "full_name": "Add Masks Word",
      "summary": "Adds two 16-bit mask registers.",
      "syntax": "KADDW k1, k2, k3",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "0F 4A",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "k-reg"
        },
        {
          "name": "src1",
          "desc": "k-reg"
        },
        {
          "name": "src2",
          "desc": "k-reg"
        }
      ],
      "extension": "AVX-512DQ",
      "slug": "kaddw",
      "rel_url": "x86/kaddw/",
      "linked_summary": "Adds two 16-bit mask registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "kaddb",
      "architecture": "x86",
      "full_name": "Add Masks Byte",
      "summary": "Adds two 8-bit mask registers.",
      "syntax": "KADDB k1, k2, k3",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "0F 4A",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "k-reg"
        },
        {
          "name": "src1",
          "desc": "k-reg"
        },
        {
          "name": "src2",
          "desc": "k-reg"
        }
      ],
      "extension": "AVX-512DQ",
      "slug": "kaddb",
      "rel_url": "x86/kaddb/",
      "linked_summary": "Adds two 8-bit mask registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "kunpckbw",
      "architecture": "x86",
      "full_name": "Unpack and Interleave Masks Byte to Word",
      "summary": "Interleaves 8-bit masks into 16-bit mask.",
      "syntax": "KUNPCKBW k1, k2, k3",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "0F 4B",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "k-reg"
        },
        {
          "name": "src1",
          "desc": "k-reg"
        },
        {
          "name": "src2",
          "desc": "k-reg"
        }
      ],
      "extension": "AVX-512",
      "slug": "kunpckbw",
      "rel_url": "x86/kunpckbw/",
      "linked_summary": "Interleaves 8-bit masks into 16-bit mask.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vaddss",
      "architecture": "x86",
      "full_name": "Add Scalar Single-Precision (EVEX)",
      "summary": "Adds scalar single precision (EVEX encoded with masking).",
      "syntax": "VADDSS xmm1 {k1}, xmm2, xmm3/m32",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "58",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src1",
          "desc": "XMM"
        },
        {
          "name": "src2",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vaddss_evex",
      "rel_url": "x86/vaddss_evex/",
      "linked_summary": "Adds scalar single precision (EVEX encoded with masking).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmulss",
      "architecture": "x86",
      "full_name": "Multiply Scalar Single-Precision (EVEX)",
      "summary": "Multiplies scalar single precision (EVEX encoded with masking).",
      "syntax": "VMULSS xmm1 {k1}, xmm2, xmm3/m32",
      "encoding": {
        "format": "EVEX",
        "hex_opcode": "59",
        "length": "6+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src1",
          "desc": "XMM"
        },
        {
          "name": "src2",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "AVX-512F",
      "slug": "vmulss_evex",
      "rel_url": "x86/vmulss_evex/",
      "linked_summary": "Multiplies scalar single precision (EVEX encoded with masking).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "xsaveopt",
      "architecture": "x86",
      "full_name": "Save Processor Extended States Optimized",
      "summary": "Saves state components (optimized for Modified state).",
      "syntax": "XSAVEOPT m",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "0F AE /6",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "Memory"
        }
      ],
      "extension": "XSAVEOPT",
      "slug": "xsaveopt",
      "rel_url": "x86/xsaveopt/",
      "linked_summary": "Saves state components (optimized for Modified state).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "xsavec",
      "architecture": "x86",
      "full_name": "Save Processor Extended States with Compaction",
      "summary": "Saves state components using compaction.",
      "syntax": "XSAVEC m",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "0F C7 /4",
        "length": "3+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "Memory"
        }
      ],
      "extension": "XSAVEC",
      "slug": "xsavec",
      "rel_url": "x86/xsavec/",
      "linked_summary": "Saves state components using compaction.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1nexte",
      "architecture": "x86",
      "full_name": "SHA1 State Variable E",
      "summary": "Calculates SHA1 state variable E.",
      "syntax": "SHA1NEXTE xmm1, xmm2/m128",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "0F 38 C8",
        "length": "4+",
        "visual_parts": []
      },
      "operands": [
        {
          "name": "dest",
          "desc": "XMM"
        },
        {
          "name": "src",
          "desc": "XMM/Mem"
        }
      ],
      "extension": "SHA",
      "slug": "sha1nexte_dup",
      "rel_url": "x86/sha1nexte_dup/",
      "linked_summary": "Calculates SHA1 state variable E.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmfunc",
      "architecture": "x86",
      "full_name": "Virtual Machine Function",
      "summary": "Invoke VM function specified in EAX.",
      "syntax": "VMFUNC",
      "encoding": {
        "format": "VMX",
        "hex_opcode": "0F 01 D4",
        "length": "3",
        "visual_parts": []
      },
      "operands": [],
      "extension": "VMX",
      "slug": "vmfunc",
      "rel_url": "x86/vmfunc/",
      "linked_summary": "Invoke VM function specified in EAX.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ud0",
      "architecture": "x86",
      "full_name": "Undefined Instruction 0",
      "summary": "Generates invalid opcode exception.",
      "syntax": "UD0",
      "encoding": {
        "format": "Legacy",
        "hex_opcode": "0F FF",
        "length": "2",
        "visual_parts": []
      },
      "operands": [],
      "extension": "Base",
      "slug": "ud0",
      "rel_url": "x86/ud0/",
      "linked_summary": "Generates invalid opcode exception.",
      "linked_pseudocode": ""
    }
  ]
}
