{"vcs1":{"timestamp_begin":1739184291.013833858, "rt":0.25, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739184291.336707225, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739184291.646661682, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739184290.787509093}
{"VCS_COMP_START_TIME": 1739184290.787509093}
{"VCS_COMP_END_TIME": 1739184291.860658477}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265360}}
{"vcselab": {"peak_mem": 150360}}
