FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"READ_CNTRL_REG_BIT";
3"GPIO5";
4"GENERIC_DELAY_OUT";
5"GND\G";
6"V3P3\G";
7"EXT_TRIG<15>";
8"GENERIC_DELAY_IN";
9"EXT_TRIG<14>";
10"EXT_TRIG<13>";
11"EXT_TRIG<12>";
12"EXT_TRIG<11>";
13"EXT_TRIG<10>";
14"EXT_TRIG<9>";
15"VCC\G";
16"EXT_TRIG<8>";
17"V3P3\G";
18"SCALER<6>";
19"SCALER<5>";
20"SCALER<4>";
21"TUBII_RT_OUT";
22"TELLIE_PULSE";
23"SMELLIE_PULSE";
24"SMELLIE_DELAY";
25"CNTRL_RDY";
26"SPKR";
27"MTCA_MIMIC_DATA_RDY";
28"GENERIC_PULSE";
29"DATA";
30"CLK";
31"LE<2>";
32"LE<0>";
33"CAEN_DATA_RDY";
34"TELLIE_DELAY";
35"CLOCKS_DATA_RDY";
36"JX1_GUIDE_PIN2";
37"EXT_TRIG<4>";
38"EXT_TRIG<5>";
39"EXT_TRIG<6>";
40"EXT_TRIG<7>";
41"CNTRL_REG_CHK";
42"CLK100_IN";
43"EXT_TRIG<1>";
44"EXT_TRIG<0>";
45"LE<1>";
46"SYNC24";
47"SYNC";
48"GT";
49"SMELLIE_PRE_DELAY";
50"EXT_TRIG<3>";
51"EXT_TRIG<2>";
52"TELLIE_PRE_DELAY";
53"JX2_GUIDE_PIN1";
54"V3P3\G";
55"JX2_GUIDE_PIN2";
56"VCC\G";
57"GPIO1";
58"I2C_SDA";
59"GPIO3";
60"V3P3\G";
61"VCC\G";
62"GPIO0";
63"I2C_SCL";
64"GPIO2";
65"GPIO4";
66"VCC\G";
67"JX1_GUIDE_PIN1";
68"JX1_SE_1";
69"FPGA_DONE";
70"CARRIER_SRST#";
71"JTAG_TMS";
72"JTAG_TDI";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_SEC"1"
CDS_LOCATION"U5"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$SEC"1";
"102"
$PN"102"67;
"100"
$PN"100"0;
"96"
$PN"96"5;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"5;
"88"
$PN"88"0;
"84"
$PN"84"41;
"82"
$PN"82"42;
"80"
$PN"80"17;
"76"
$PN"76"0;
"78"
$PN"78"17;
"74"
$PN"74"18;
"72"
$PN"72"5;
"70"
$PN"70"19;
"66"
$PN"66"5;
"68"
$PN"68"20;
"64"
$PN"64"21;
"62"
$PN"62"22;
"60"
$PN"60"66;
"58"
$PN"58"66;
"56"
$PN"56"23;
"52"
$PN"52"5;
"50"
$PN"50"24;
"54"
$PN"54"34;
"48"
$PN"48"35;
"46"
$PN"46"5;
"42"
$PN"42"26;
"40"
$PN"40"5;
"44"
$PN"44"25;
"38"
$PN"38"27;
"36"
$PN"36"33;
"34"
$PN"34"5;
"32"
$PN"32"28;
"30"
$PN"30"29;
"28"
$PN"28"5;
"26"
$PN"26"30;
"24"
$PN"24"31;
"22"
$PN"22"5;
"20"
$PN"20"45;
"18"
$PN"18"32;
"16"
$PN"16"5;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"68;
"8"
$PN"8"69;
"6"
$PN"6"70;
"4"
$PN"4"72;
"2"
$PN"2"71;
"101"
$PN"101"36;
"99"
$PN"99"0;
"95"
$PN"95"5;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"5;
"87"
$PN"87"0;
"83"
$PN"83"8;
"81"
$PN"81"7;
"79"
$PN"79"6;
"75"
$PN"75"9;
"77"
$PN"77"5;
"73"
$PN"73"10;
"71"
$PN"71"5;
"69"
$PN"69"11;
"65"
$PN"65"5;
"67"
$PN"67"12;
"63"
$PN"63"13;
"61"
$PN"61"14;
"59"
$PN"59"15;
"57"
$PN"57"15;
"55"
$PN"55"16;
"51"
$PN"51"5;
"49"
$PN"49"39;
"53"
$PN"53"40;
"47"
$PN"47"38;
"45"
$PN"45"5;
"41"
$PN"41"50;
"39"
$PN"39"5;
"43"
$PN"43"37;
"37"
$PN"37"51;
"35"
$PN"35"43;
"33"
$PN"33"5;
"31"
$PN"31"44;
"29"
$PN"29"48;
"27"
$PN"27"5;
"25"
$PN"25"47;
"23"
$PN"23"46;
"21"
$PN"21"5;
"19"
$PN"19"49;
"15"
$PN"15"5;
"17"
$PN"17"52;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"26;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(-2800,2300)","2","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(-2800,2200)","2","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"OUTPORT"
"1","(-2800,2150)","2","standard","I21";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"OUTPORT"
"1","(-2800,2050)","2","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"53;
"100"0;
"96"1;
"98"0;
"94"0;
"92"0;
"90"0;
"86"1;
"88"0;
"84"0;
"82"0;
"80"54;
"76"0;
"78"54;
"74"0;
"72"1;
"70"0;
"66"1;
"68"0;
"64"0;
"62"0;
"60"56;
"58"56;
"56"0;
"52"1;
"50"0;
"54"0;
"48"0;
"46"1;
"42"0;
"40"1;
"44"0;
"38"0;
"36"0;
"34"1;
"32"0;
"30"0;
"28"1;
"26"0;
"24"0;
"22"1;
"20"2;
"18"4;
"16"1;
"14"0;
"12"0;
"10"0;
"8"3;
"6"59;
"4"57;
"2"58;
"101"55;
"99"0;
"95"1;
"97"0;
"93"0;
"91"0;
"89"0;
"85"1;
"87"0;
"83"0;
"81"0;
"79"60;
"75"0;
"77"1;
"73"0;
"71"1;
"69"0;
"65"1;
"67"0;
"63"0;
"61"0;
"59"61;
"57"61;
"55"0;
"51"1;
"49"0;
"53"0;
"47"0;
"45"1;
"41"0;
"39"1;
"43"0;
"37"0;
"35"0;
"33"1;
"31"0;
"29"0;
"27"1;
"25"0;
"23"0;
"21"1;
"19"0;
"15"1;
"17"0;
"13"0;
"9"0;
"11"0;
"5"64;
"7"65;
"3"62;
"1"63;
%"INPORT"
"1","(-2800,1850)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-2800,1800)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"49;
%"INPORT"
"1","(-650,3300)","2","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"INPORT"
"1","(-650,3250)","2","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"INPORT"
"1","(-650,3150)","2","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"44;
%"INPORT"
"1","(-650,3000)","2","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"43;
%"INPORT"
"1","(-650,2950)","2","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
%"INPORT"
"1","(-650,2850)","2","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(-650,2800)","2","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"37;
%"INPORT"
"1","(-650,2700)","2","standard","I36";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"INPORT"
"1","(-650,2650)","2","standard","I37";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
%"INPORT"
"1","(-650,2550)","2","standard","I38";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"40;
%"INPORT"
"1","(-650,2500)","2","standard","I39";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"16;
%"OUTPORT"
"1","(-2800,3450)","2","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(-2800,3400)","2","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"45;
%"OUTPORT"
"1","(-2800,3300)","2","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"OUTPORT"
"1","(-2800,3250)","2","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"30;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
END.
