I 000027 55 3712 0 cpu_lib
(_unit VHDL (cpu_lib 0 5 )
	(_version v147)
	(_time 1524893794918 2018.04.28 07:36:34)
	(_source (\./src/cpu_lib.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 04535403005255115100475e5c)
	(_object
		(_type (_internal t_shift 0 8 (_enum1 shftpass shl shr rotl rotr (_to (i 0)(i 4)))))
		(_type (_internal t_alu 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~UNSIGNED{3~downto~0}~15 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal alupass ~UNSIGNED{3~downto~0}~15 0 14 (_entity (_string \"0000"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~153 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal andOp ~UNSIGNED{3~downto~0}~153 0 15 (_entity (_string \"0001"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~155 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal orOp ~UNSIGNED{3~downto~0}~155 0 16 (_entity (_string \"0010"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~157 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal notOp ~UNSIGNED{3~downto~0}~157 0 17 (_entity (_string \"0011"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~159 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal xorOp ~UNSIGNED{3~downto~0}~159 0 18 (_entity (_string \"0100"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1511 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal plus ~UNSIGNED{3~downto~0}~1511 0 19 (_entity (_string \"0101"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1513 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal alusub ~UNSIGNED{3~downto~0}~1513 0 20 (_entity (_string \"0110"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1515 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal inc ~UNSIGNED{3~downto~0}~1515 0 21 (_entity (_string \"0111"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1517 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal dec ~UNSIGNED{3~downto~0}~1517 0 22 (_entity (_string \"1000"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1519 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal zero ~UNSIGNED{3~downto~0}~1519 0 23 (_entity (_string \"1001"\))))
		(_type (_internal t_comp 0 26 (_enum1 eq neq gt gte lt lte (_to (i 0)(i 5)))))
		(_type (_internal t_reg 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal state 0 33 (_enum1 reset1 reset2 reset3 reset4 reset5 reset6 execute nop load store move load2 load3 load4 store2 store3 store4 move2 move3 move4 incpc incpc2 incpc3 incpc4 incpc5 incpc6 loadpc loadpc2 loadpc3 loadpc4 bgti2 bgti3 bgti4 bgti5 bgti6 bgti7 bgti8 bgti9 bgti10 brai2 brai3 brai4 brai5 brai6 loadi2 loadi3 loadi4 loadi5 loadi6 inc2 inc3 inc4 (_to (i 0)(i 51)))))
		(_type (_internal bit16 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 10538         1524893798551 rtl
(_unit VHDL (cpu 0 5 (rtl 0 12 ))
	(_version v147)
	(_time 1524893798552 2018.04.28 07:36:38)
	(_source (\./src/cpu.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d797f28797b7c3b28293d7679)
	(_entity
		(_time 1524893798549)
	)
	(_component
		(regarray
			(_object
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 14 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_reg 0 15 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 18 (_entity (_out ))))
			)
		)
		(trireg
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 28 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 31 (_entity (_out ))))
			)
		)
		(alu
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 59 (_entity (_in ))))
				(_port (_internal b ~extcpu.cpu_lib.bit16 0 59 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_alu 0 60 (_entity (_in ))))
				(_port (_internal c ~extcpu.cpu_lib.bit16 0 61 (_entity (_out ))))
			)
		)
		(shift
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 65 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_shift 0 66 (_entity (_in ))))
				(_port (_internal y ~extcpu.cpu_lib.bit16 0 67 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 22 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 24 (_entity (_out ))))
			)
		)
		(comp
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 71 (_entity (_in ))))
				(_port (_internal b ~extcpu.cpu_lib.bit16 0 71 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_comp 0 72 (_entity (_in ))))
				(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(control
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal instrReg ~extcpu.cpu_lib.bit16 0 37 (_entity (_in ))))
				(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal progCntrWr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal progCntrRd ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal addrRegWr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal outRegWr ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal outRegRd ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal shiftSel ~extcpu.cpu_lib.t_shift 0 45 (_entity (_out ))))
				(_port (_internal aluSel ~extcpu.cpu_lib.t_alu 0 46 (_entity (_out ))))
				(_port (_internal compSel ~extcpu.cpu_lib.t_comp 0 47 (_entity (_out ))))
				(_port (_internal opRegRd ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal opRegWr ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal instrWr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal regSel ~extcpu.cpu_lib.t_reg 0 51 (_entity (_out ))))
				(_port (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation ra1 0 85 (_component regarray )
		(_port
			((data)(data))
			((sel)(regsel))
			((en)(regRd))
			((clk)(regWr))
			((q)(data))
		)
		(_use (_implicit)
			(_port
				((data)(data))
				((sel)(sel))
				((en)(en))
				((clk)(clk))
				((q)(q))
			)
		)
	)
	(_instantiation opreg 0 86 (_component trireg )
		(_port
			((a)(data))
			((en)(opregRd))
			((clk)(opregWr))
			((q)(opdata))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((en)(en))
				((clk)(clk))
				((q)(q))
			)
		)
	)
	(_instantiation alu1 0 87 (_component alu )
		(_port
			((a)(data))
			((b)(opdata))
			((sel)(alusel))
			((c)(aluout))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((sel)(sel))
				((c)(c))
			)
		)
	)
	(_instantiation shift1 0 88 (_component shift )
		(_port
			((a)(aluout))
			((sel)(shiftsel))
			((y)(shiftout))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((sel)(sel))
				((y)(y))
			)
		)
	)
	(_instantiation outreg 0 89 (_component trireg )
		(_port
			((a)(shiftout))
			((en)(outregRd))
			((clk)(outregWr))
			((q)(data))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((en)(en))
				((clk)(clk))
				((q)(q))
			)
		)
	)
	(_instantiation addrreg 0 90 (_component reg )
		(_port
			((a)(data))
			((clk)(addrregWr))
			((q)(addr))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((clk)(clk))
				((q)(q))
			)
		)
	)
	(_instantiation progcntr 0 91 (_component trireg )
		(_port
			((a)(data))
			((en)(progcntrRd))
			((clk)(progcntrWr))
			((q)(data))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((en)(en))
				((clk)(clk))
				((q)(q))
			)
		)
	)
	(_instantiation comp1 0 92 (_component comp )
		(_port
			((a)(opdata))
			((b)(data))
			((sel)(compsel))
			((compout)(compout))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((sel)(sel))
				((compout)(compout))
			)
		)
	)
	(_instantiation instr1 0 93 (_component reg )
		(_port
			((a)(data))
			((clk)(instrregWr))
			((q)(instrregOut))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((clk)(clk))
				((q)(q))
			)
		)
	)
	(_instantiation con1 0 94 (_component control )
		(_port
			((clock)(clock))
			((reset)(reset))
			((instrReg)(instrregOut))
			((compout)(compout))
			((ready)(ready))
			((progCntrWr)(progcntrWr))
			((progCntrRd)(progcntrRd))
			((addrRegWr)(addrregWr))
			((outRegWr)(outregWr))
			((outRegRd)(outregRd))
			((shiftSel)(shiftsel))
			((aluSel)(alusel))
			((compSel)(compsel))
			((opRegRd)(opregRd))
			((opRegWr)(opregWr))
			((instrWr)(instrregWr))
			((regSel)(regsel))
			((regRd)(regRd))
			((regWr)(regWr))
			((rw)(rw))
			((vma)(vma))
		)
		(_use (_implicit)
			(_port
				((clock)(clock))
				((reset)(reset))
				((instrReg)(instrReg))
				((compout)(compout))
				((ready)(ready))
				((progCntrWr)(progCntrWr))
				((progCntrRd)(progCntrRd))
				((addrRegWr)(addrRegWr))
				((outRegWr)(outRegWr))
				((outRegRd)(outRegRd))
				((shiftSel)(shiftSel))
				((aluSel)(aluSel))
				((compSel)(compSel))
				((opRegRd)(opRegRd))
				((opRegWr)(opRegWr))
				((instrWr)(instrWr))
				((regSel)(regSel))
				((regRd)(regRd))
				((regWr)(regWr))
				((rw)(rw))
				((vma)(vma))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal addr ~extcpu.cpu_lib.bit16 0 7 (_entity (_out ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal data ~extcpu.cpu_lib.bit16 0 9 (_entity (_inout ))))
		(_signal (_internal opdata ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal aluout ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal shiftout ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal instrregOut ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal regsel ~extcpu.cpu_lib.t_reg 0 77 (_architecture (_uni ))))
		(_signal (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal opregRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal opregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal outregRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal outregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal addrregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal instrregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal progcntrRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal progcntrWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal alusel ~extcpu.cpu_lib.t_alu 0 79 (_architecture (_uni ))))
		(_signal (_internal shiftsel ~extcpu.cpu_lib.t_shift 0 80 (_architecture (_uni ))))
		(_signal (_internal compsel ~extcpu.cpu_lib.t_comp 0 81 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
	)
)
I 000044 55 4160          1524893802654 rtl
(_unit VHDL (control 0 5 (rtl 0 31 ))
	(_version v147)
	(_time 1524893802655 2018.04.28 07:36:42)
	(_source (\./src/control.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b6e693e3f6c3a2c3f3d3e3c7d6139)
	(_entity
		(_time 1524893802639)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal instrReg ~extcpu.cpu_lib.bit16 0 8 (_entity (_in ))))
		(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal progCntrWr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal progCntrRd ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal addrRegWr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal addrRegRd ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal outRegWr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal outRegRd ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal shiftSel ~extcpu.cpu_lib.t_shift 0 17 (_entity (_out ))))
		(_port (_internal aluSel ~extcpu.cpu_lib.t_alu 0 18 (_entity (_out ))))
		(_port (_internal compSel ~extcpu.cpu_lib.t_comp 0 19 (_entity (_out ))))
		(_port (_internal opRegRd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal opRegWr ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal instrWr ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal regSel ~extcpu.cpu_lib.t_reg 0 23 (_entity (_out ))))
		(_port (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal current_state ~extcpu.cpu_lib.state 0 32 (_architecture (_uni ))))
		(_signal (_internal next_state ~extcpu.cpu_lib.state 0 32 (_architecture (_uni ))))
		(_process
			(nxtstateproc(_architecture 0 0 35 (_process (_simple)(_target(23)(5)(6)(7)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sensitivity(22)(2)(3)(4)))))
			(controlffProc(_architecture 1 0 361 (_process (_simple)(_target(22))(_sensitivity(0)(1))(_read(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
		(_type (_external ~extcpu.cpu_lib.state (. cpu_lib state)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~15 (. cpu_lib ~UNSIGNED{3~downto~0}~15)))
		(_variable (_external cpu.cpu_lib.alupass(. cpu_lib alupass)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1519 (. cpu_lib ~UNSIGNED{3~downto~0}~1519)))
		(_variable (_external cpu.cpu_lib.zero(. cpu_lib zero)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1515 (. cpu_lib ~UNSIGNED{3~downto~0}~1515)))
		(_variable (_external cpu.cpu_lib.inc(. cpu_lib inc)))
	)
	(_static
		(131586 )
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
	)
	(_model . rtl 2 -1
	)
)
I 000044 55 1238          1524893806099 rtl
(_unit VHDL (comp 0 6 (rtl 0 12 ))
	(_version v147)
	(_time 1524893806100 2018.04.28 07:36:46)
	(_source (\./src/comp.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code b8eabcece6efb8afbbb8abe2bf)
	(_entity
		(_time 1524893806083)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal b ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal sel ~extcpu.cpu_lib.t_comp 0 8 (_entity (_in ))))
		(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(compproc(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 3055          1524893809652 rtl
(_unit VHDL (alu 0 6 (rtl 0 12 ))
	(_version v147)
	(_time 1524893809653 2018.04.28 07:36:49)
	(_source (\./src/ALU.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 93c0979cc3c5c285909dd0c8c7)
	(_entity
		(_time 1524893809636)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal b ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal sel ~extcpu.cpu_lib.t_alu 0 8 (_entity (_in ))))
		(_port (_internal c ~extcpu.cpu_lib.bit16 0 9 (_entity (_out ))))
		(_process
			(aluproc(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~15 (. cpu_lib ~UNSIGNED{3~downto~0}~15)))
		(_variable (_external cpu.cpu_lib.alupass(. cpu_lib alupass)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~153 (. cpu_lib ~UNSIGNED{3~downto~0}~153)))
		(_variable (_external cpu.cpu_lib.andOp(. cpu_lib andOp)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~155 (. cpu_lib ~UNSIGNED{3~downto~0}~155)))
		(_variable (_external cpu.cpu_lib.orOp(. cpu_lib orOp)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~159 (. cpu_lib ~UNSIGNED{3~downto~0}~159)))
		(_variable (_external cpu.cpu_lib.xorOp(. cpu_lib xorOp)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~157 (. cpu_lib ~UNSIGNED{3~downto~0}~157)))
		(_variable (_external cpu.cpu_lib.notOp(. cpu_lib notOp)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1511 (. cpu_lib ~UNSIGNED{3~downto~0}~1511)))
		(_variable (_external cpu.cpu_lib.plus(. cpu_lib plus)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1513 (. cpu_lib ~UNSIGNED{3~downto~0}~1513)))
		(_variable (_external cpu.cpu_lib.alusub(. cpu_lib alusub)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1515 (. cpu_lib ~UNSIGNED{3~downto~0}~1515)))
		(_variable (_external cpu.cpu_lib.inc(. cpu_lib inc)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1517 (. cpu_lib ~UNSIGNED{3~downto~0}~1517)))
		(_variable (_external cpu.cpu_lib.dec(. cpu_lib dec)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1519 (. cpu_lib ~UNSIGNED{3~downto~0}~1519)))
		(_variable (_external cpu.cpu_lib.zero(. cpu_lib zero)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000047 55 8817          1524893813343 behave
(_unit VHDL (mem 0 7 (behave 0 14 ))
	(_version v147)
	(_time 1524893813344 2018.04.28 07:36:53)
	(_source (\./src/mem.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code faaaadaaaeadfaeca8afefa0ff)
	(_entity
		(_time 1524893813328)
	)
	(_object
		(_port (_internal addr ~extcpu.cpu_lib.bit16 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal data ~extcpu.cpu_lib.bit16 0 11 (_entity (_inout ))))
		(_type (_internal t_mem 0 20 (_array ~extcpu.cpu_lib.bit16 ((_to (i 0)(i 63))))))
		(_variable (_internal mem_data t_mem 0 23 (_process 0 ((((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_process
			(memproc(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behave 1 -1
	)
)
I 000044 55 1075          1524893816986 rtl
(_unit VHDL (reg 0 5 (rtl 0 11 ))
	(_version v147)
	(_time 1524893816987 2018.04.28 07:36:56)
	(_source (\./src/reg.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 33343336356460243034266965)
	(_entity
		(_time 1524893816984)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal q ~extcpu.cpu_lib.bit16 0 8 (_entity (_out ))))
		(_process
			(regproc(_architecture 0 0 13 (_process (_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 1720          1524893820461 rtl
(_unit VHDL (regarray 0 6 (rtl 0 14 ))
	(_version v147)
	(_time 1524893820462 2018.04.28 07:37:00)
	(_source (\./src/regarray.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code cfc89b9a9c989cd9cccbdd949c)
	(_entity
		(_time 1524893820459)
	)
	(_object
		(_port (_internal data ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal sel ~extcpu.cpu_lib.t_reg 0 8 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal q ~extcpu.cpu_lib.bit16 0 11 (_entity (_out ))))
		(_type (_internal t_ram 0 15 (_array ~extcpu.cpu_lib.bit16 ((_to (i 0)(i 7))))))
		(_signal (_internal temp_data ~extcpu.cpu_lib.bit16 0 16 (_architecture (_uni ))))
		(_variable (_internal ramdata t_ram 0 20 (_process 0 )))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(1)(3))(_read(0)))))
			(line__28(_architecture 1 0 28 (_process (_simple)(_target(4))(_sensitivity(5)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . rtl 2 -1
	)
)
I 000044 55 1131          1524893826336 rtl
(_unit VHDL (shift 0 5 (rtl 0 11 ))
	(_version v147)
	(_time 1524893826337 2018.04.28 07:37:06)
	(_source (\./src/shift.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2c7c797c8959fd4c596d69990)
	(_entity
		(_time 1524893826321)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 6 (_entity (_in ))))
		(_port (_internal sel ~extcpu.cpu_lib.t_shift 0 7 (_entity (_in ))))
		(_port (_internal y ~extcpu.cpu_lib.bit16 0 8 (_entity (_out ))))
		(_process
			(shftproc(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
	)
	(_model . rtl 1 -1
	)
)
I 000047 55 3054          1524893829173 behave
(_unit VHDL (top 0 5 (behave 0 9 ))
	(_version v147)
	(_time 1524893829174 2018.04.28 07:37:09)
	(_source (\./src/top.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cecacb9bcd989ad9c8cd88959f)
	(_entity
		(_time 1524893829171)
	)
	(_component
		(mem
			(_object
				(_port (_internal addr ~extcpu.cpu_lib.bit16 0 12 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 15 (_entity (_inout ))))
			)
		)
		(cpu
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal addr ~extcpu.cpu_lib.bit16 0 20 (_entity (_out ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 22 (_entity (_inout ))))
			)
		)
	)
	(_instantiation m1 0 35 (_component mem )
		(_port
			((addr)(addr))
			((sel)(vma))
			((rw)(rw))
			((ready)(ready))
			((data)(data))
		)
		(_use (_entity . mem)
		)
	)
	(_instantiation u1 0 36 (_component cpu )
		(_port
			((clock)(clock))
			((reset)(reset))
			((ready)(ready))
			((addr)(addr))
			((rw)(rw))
			((vma)(vma))
			((data)(data))
		)
		(_use (_entity . cpu)
		)
	)
	(_object
		(_signal (_internal addr ~extcpu.cpu_lib.bit16 0 25 (_architecture (_uni ))))
		(_signal (_internal data ~extcpu.cpu_lib.bit16 0 25 (_architecture (_uni ))))
		(_signal (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(5))(_sensitivity(5)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
	(_model . behave 2 -1
	)
)
I 000044 55 1435          1524893832293 rtl
(_unit VHDL (trireg 0 5 (rtl 0 12 ))
	(_version v147)
	(_time 1524893832294 2018.04.28 07:37:12)
	(_source (\./src/trireg.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0307520402545e140304165955)
	(_entity
		(_time 1524893832278)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 6 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal q ~extcpu.cpu_lib.bit16 0 9 (_entity (_out ))))
		(_signal (_internal val ~extcpu.cpu_lib.bit16 0 13 (_architecture (_uni ))))
		(_process
			(triregdata(_architecture 0 0 16 (_process (_target(4))(_sensitivity(2))(_read(0)))))
			(trireg3st(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 2 -1
	)
)
V 000056 55 2234          1524898659347 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1524898659348 2018.04.28 08:57:39)
	(_source (\./src/TestBench/cpu_TB.vhd\))
	(_use (std(standard))(.(cpu_lib))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5d08095b585f1b5b0a1a545d)
	(_entity
		(_time 1524898659345)
	)
	(_component
		(cpu
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal addr ~extcpu.cpu_lib.bit16 0 18 (_entity (_out ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 21 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu )
		(_port
			((clock)(clock))
			((reset)(reset))
			((ready)(ready))
			((addr)(addr))
			((rw)(rw))
			((vma)(vma))
			((data)(data))
		)
		(_use (_entity . cpu)
		)
	)
	(_object
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal data ~extcpu.cpu_lib.bit16 0 28 (_architecture (_uni ))))
		(_signal (_internal addr ~extcpu.cpu_lib.bit16 0 30 (_architecture (_uni ))))
		(_signal (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
)
V 000036 55 374 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 54 (cpu_tb))
	(_version v147)
	(_time 1524898659361 2018.04.28 08:57:39)
	(_source (\./src/TestBench/cpu_TB.vhd\))
	(_use (std(standard))(.(cpu_lib))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1e4c1f194e4849091a1f0c444a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu rtl
			)
		)
	)
)
I 000044 55 9930          1524898685017 rtl
(_unit VHDL (cpu 0 5 (rtl 0 12 ))
	(_version v147)
	(_time 1524898685018 2018.04.28 08:58:05)
	(_source (\./src/cpu.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56545c54500007405352460d02)
	(_entity
		(_time 1524893798548)
	)
	(_component
		(regarray
			(_object
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 14 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_reg 0 15 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 18 (_entity (_out ))))
			)
		)
		(trireg
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 28 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 31 (_entity (_out ))))
			)
		)
		(alu
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 59 (_entity (_in ))))
				(_port (_internal b ~extcpu.cpu_lib.bit16 0 59 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_alu 0 60 (_entity (_in ))))
				(_port (_internal c ~extcpu.cpu_lib.bit16 0 61 (_entity (_out ))))
			)
		)
		(shift
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 65 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_shift 0 66 (_entity (_in ))))
				(_port (_internal y ~extcpu.cpu_lib.bit16 0 67 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 22 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 24 (_entity (_out ))))
			)
		)
		(comp
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 71 (_entity (_in ))))
				(_port (_internal b ~extcpu.cpu_lib.bit16 0 71 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_comp 0 72 (_entity (_in ))))
				(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(control
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal instrReg ~extcpu.cpu_lib.bit16 0 37 (_entity (_in ))))
				(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal progCntrWr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal progCntrRd ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal addrRegWr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal outRegWr ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal outRegRd ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal shiftSel ~extcpu.cpu_lib.t_shift 0 45 (_entity (_out ))))
				(_port (_internal aluSel ~extcpu.cpu_lib.t_alu 0 46 (_entity (_out ))))
				(_port (_internal compSel ~extcpu.cpu_lib.t_comp 0 47 (_entity (_out ))))
				(_port (_internal opRegRd ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal opRegWr ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal instrWr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal regSel ~extcpu.cpu_lib.t_reg 0 51 (_entity (_out ))))
				(_port (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation ra1 0 85 (_component regarray )
		(_port
			((data)(data))
			((sel)(regsel))
			((en)(regRd))
			((clk)(regWr))
			((q)(data))
		)
		(_use (_entity . regarray)
		)
	)
	(_instantiation opreg 0 86 (_component trireg )
		(_port
			((a)(data))
			((en)(opregRd))
			((clk)(opregWr))
			((q)(opdata))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation alu1 0 87 (_component alu )
		(_port
			((a)(data))
			((b)(opdata))
			((sel)(alusel))
			((c)(aluout))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation shift1 0 88 (_component shift )
		(_port
			((a)(aluout))
			((sel)(shiftsel))
			((y)(shiftout))
		)
		(_use (_entity . shift)
		)
	)
	(_instantiation outreg 0 89 (_component trireg )
		(_port
			((a)(shiftout))
			((en)(outregRd))
			((clk)(outregWr))
			((q)(data))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation addrreg 0 90 (_component reg )
		(_port
			((a)(data))
			((clk)(addrregWr))
			((q)(addr))
		)
		(_use (_entity . reg)
		)
	)
	(_instantiation progcntr 0 91 (_component trireg )
		(_port
			((a)(data))
			((en)(progcntrRd))
			((clk)(progcntrWr))
			((q)(data))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation comp1 0 92 (_component comp )
		(_port
			((a)(opdata))
			((b)(data))
			((sel)(compsel))
			((compout)(compout))
		)
		(_use (_entity . comp)
		)
	)
	(_instantiation instr1 0 93 (_component reg )
		(_port
			((a)(data))
			((clk)(instrregWr))
			((q)(instrregOut))
		)
		(_use (_entity . reg)
		)
	)
	(_instantiation con1 0 94 (_component control )
		(_port
			((clock)(clock))
			((reset)(reset))
			((instrReg)(instrregOut))
			((compout)(compout))
			((ready)(ready))
			((progCntrWr)(progcntrWr))
			((progCntrRd)(progcntrRd))
			((addrRegWr)(addrregWr))
			((outRegWr)(outregWr))
			((outRegRd)(outregRd))
			((shiftSel)(shiftsel))
			((aluSel)(alusel))
			((compSel)(compsel))
			((opRegRd)(opregRd))
			((opRegWr)(opregWr))
			((instrWr)(instrregWr))
			((regSel)(regsel))
			((regRd)(regRd))
			((regWr)(regWr))
			((rw)(rw))
			((vma)(vma))
		)
		(_use (_entity . control)
			(_port
				((clock)(clock))
				((reset)(reset))
				((instrReg)(instrReg))
				((compout)(compout))
				((ready)(ready))
				((progCntrWr)(progCntrWr))
				((progCntrRd)(progCntrRd))
				((addrRegWr)(addrRegWr))
				((addrRegRd)(_open))
				((outRegWr)(outRegWr))
				((outRegRd)(outRegRd))
				((shiftSel)(shiftSel))
				((aluSel)(aluSel))
				((compSel)(compSel))
				((opRegRd)(opRegRd))
				((opRegWr)(opRegWr))
				((instrWr)(instrWr))
				((regSel)(regSel))
				((regRd)(regRd))
				((regWr)(regWr))
				((rw)(rw))
				((vma)(vma))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal addr ~extcpu.cpu_lib.bit16 0 7 (_entity (_out ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal data ~extcpu.cpu_lib.bit16 0 9 (_entity (_inout ))))
		(_signal (_internal opdata ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal aluout ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal shiftout ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal instrregOut ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal regsel ~extcpu.cpu_lib.t_reg 0 77 (_architecture (_uni ))))
		(_signal (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal opregRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal opregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal outregRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal outregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal addrregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal instrregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal progcntrRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal progcntrWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal alusel ~extcpu.cpu_lib.t_alu 0 79 (_architecture (_uni ))))
		(_signal (_internal shiftsel ~extcpu.cpu_lib.t_shift 0 80 (_architecture (_uni ))))
		(_signal (_internal compsel ~extcpu.cpu_lib.t_comp 0 81 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
	)
)
I 000027 55 3752 0 cpu_lib
(_unit VHDL (cpu_lib 0 5 )
	(_version v147)
	(_time 1524933462421 2018.04.28 18:37:42)
	(_source (\./src/cpu_lib.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 84d4858b80d2d591d181c7dedc)
	(_object
		(_type (_internal t_shift 0 8 (_enum1 shftpass shl shr rotl rotr (_to (i 0)(i 4)))))
		(_type (_internal t_alu 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~UNSIGNED{3~downto~0}~15 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal alupass ~UNSIGNED{3~downto~0}~15 0 14 (_entity (_string \"0000"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~153 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal andOp ~UNSIGNED{3~downto~0}~153 0 15 (_entity (_string \"0001"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~155 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal orOp ~UNSIGNED{3~downto~0}~155 0 16 (_entity (_string \"0010"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~157 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal notOp ~UNSIGNED{3~downto~0}~157 0 17 (_entity (_string \"0011"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~159 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal xorOp ~UNSIGNED{3~downto~0}~159 0 18 (_entity (_string \"0100"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1511 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal plus ~UNSIGNED{3~downto~0}~1511 0 19 (_entity (_string \"0101"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1513 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal alusub ~UNSIGNED{3~downto~0}~1513 0 20 (_entity (_string \"0110"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1515 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal inc ~UNSIGNED{3~downto~0}~1515 0 21 (_entity (_string \"0111"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1517 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal dec ~UNSIGNED{3~downto~0}~1517 0 22 (_entity (_string \"1000"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1519 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal zero ~UNSIGNED{3~downto~0}~1519 0 23 (_entity (_string \"1001"\))))
		(_type (_internal t_comp 0 26 (_enum1 eq neq gt gte lt lte (_to (i 0)(i 5)))))
		(_type (_internal t_reg 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal state 0 33 (_enum1 reset1 reset2 reset3 reset4 reset5 reset6 execute nop load store move load2 load3 load4 store2 store3 store4 move2 move3 move4 incpc incpc2 incpc3 incpc4 incpc5 incpc6 loadpc loadpc2 loadpc3 loadpc4 bgti2 bgti3 bgti4 bgti5 bgti6 bgti7 bgti8 bgti9 bgti10 brai2 brai3 brai4 brai5 brai6 loadi2 loadi3 loadi4 loadi5 loadi6 blt2 blt3 blt4 blt5 blt6 blt7 blt8 blt9 inc2 inc3 inc4 (_to (i 0)(i 59)))))
		(_type (_internal bit16 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 9930          1524933466422 rtl
(_unit VHDL (cpu 0 5 (rtl 0 12 ))
	(_version v147)
	(_time 1524933466423 2018.04.28 18:37:46)
	(_source (\./src/cpu.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 24222521207275322120347f70)
	(_entity
		(_time 1524933466420)
	)
	(_component
		(regarray
			(_object
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 14 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_reg 0 15 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 18 (_entity (_out ))))
			)
		)
		(trireg
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 28 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 31 (_entity (_out ))))
			)
		)
		(alu
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 59 (_entity (_in ))))
				(_port (_internal b ~extcpu.cpu_lib.bit16 0 59 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_alu 0 60 (_entity (_in ))))
				(_port (_internal c ~extcpu.cpu_lib.bit16 0 61 (_entity (_out ))))
			)
		)
		(shift
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 65 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_shift 0 66 (_entity (_in ))))
				(_port (_internal y ~extcpu.cpu_lib.bit16 0 67 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 22 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 24 (_entity (_out ))))
			)
		)
		(comp
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 71 (_entity (_in ))))
				(_port (_internal b ~extcpu.cpu_lib.bit16 0 71 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_comp 0 72 (_entity (_in ))))
				(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(control
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal instrReg ~extcpu.cpu_lib.bit16 0 37 (_entity (_in ))))
				(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal progCntrWr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal progCntrRd ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal addrRegWr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal outRegWr ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal outRegRd ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal shiftSel ~extcpu.cpu_lib.t_shift 0 45 (_entity (_out ))))
				(_port (_internal aluSel ~extcpu.cpu_lib.t_alu 0 46 (_entity (_out ))))
				(_port (_internal compSel ~extcpu.cpu_lib.t_comp 0 47 (_entity (_out ))))
				(_port (_internal opRegRd ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal opRegWr ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal instrWr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal regSel ~extcpu.cpu_lib.t_reg 0 51 (_entity (_out ))))
				(_port (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation ra1 0 85 (_component regarray )
		(_port
			((data)(data))
			((sel)(regsel))
			((en)(regRd))
			((clk)(regWr))
			((q)(data))
		)
		(_use (_entity . regarray)
		)
	)
	(_instantiation opreg 0 86 (_component trireg )
		(_port
			((a)(data))
			((en)(opregRd))
			((clk)(opregWr))
			((q)(opdata))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation alu1 0 87 (_component alu )
		(_port
			((a)(data))
			((b)(opdata))
			((sel)(alusel))
			((c)(aluout))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation shift1 0 88 (_component shift )
		(_port
			((a)(aluout))
			((sel)(shiftsel))
			((y)(shiftout))
		)
		(_use (_entity . shift)
		)
	)
	(_instantiation outreg 0 89 (_component trireg )
		(_port
			((a)(shiftout))
			((en)(outregRd))
			((clk)(outregWr))
			((q)(data))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation addrreg 0 90 (_component reg )
		(_port
			((a)(data))
			((clk)(addrregWr))
			((q)(addr))
		)
		(_use (_entity . reg)
		)
	)
	(_instantiation progcntr 0 91 (_component trireg )
		(_port
			((a)(data))
			((en)(progcntrRd))
			((clk)(progcntrWr))
			((q)(data))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation comp1 0 92 (_component comp )
		(_port
			((a)(opdata))
			((b)(data))
			((sel)(compsel))
			((compout)(compout))
		)
		(_use (_entity . comp)
		)
	)
	(_instantiation instr1 0 93 (_component reg )
		(_port
			((a)(data))
			((clk)(instrregWr))
			((q)(instrregOut))
		)
		(_use (_entity . reg)
		)
	)
	(_instantiation con1 0 94 (_component control )
		(_port
			((clock)(clock))
			((reset)(reset))
			((instrReg)(instrregOut))
			((compout)(compout))
			((ready)(ready))
			((progCntrWr)(progcntrWr))
			((progCntrRd)(progcntrRd))
			((addrRegWr)(addrregWr))
			((outRegWr)(outregWr))
			((outRegRd)(outregRd))
			((shiftSel)(shiftsel))
			((aluSel)(alusel))
			((compSel)(compsel))
			((opRegRd)(opregRd))
			((opRegWr)(opregWr))
			((instrWr)(instrregWr))
			((regSel)(regsel))
			((regRd)(regRd))
			((regWr)(regWr))
			((rw)(rw))
			((vma)(vma))
		)
		(_use (_entity . control)
			(_port
				((clock)(clock))
				((reset)(reset))
				((instrReg)(instrReg))
				((compout)(compout))
				((ready)(ready))
				((progCntrWr)(progCntrWr))
				((progCntrRd)(progCntrRd))
				((addrRegWr)(addrRegWr))
				((addrRegRd)(_open))
				((outRegWr)(outRegWr))
				((outRegRd)(outRegRd))
				((shiftSel)(shiftSel))
				((aluSel)(aluSel))
				((compSel)(compSel))
				((opRegRd)(opRegRd))
				((opRegWr)(opRegWr))
				((instrWr)(instrWr))
				((regSel)(regSel))
				((regRd)(regRd))
				((regWr)(regWr))
				((rw)(rw))
				((vma)(vma))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal addr ~extcpu.cpu_lib.bit16 0 7 (_entity (_out ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal data ~extcpu.cpu_lib.bit16 0 9 (_entity (_inout ))))
		(_signal (_internal opdata ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal aluout ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal shiftout ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal instrregOut ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal regsel ~extcpu.cpu_lib.t_reg 0 77 (_architecture (_uni ))))
		(_signal (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal opregRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal opregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal outregRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal outregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal addrregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal instrregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal progcntrRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal progcntrWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal alusel ~extcpu.cpu_lib.t_alu 0 79 (_architecture (_uni ))))
		(_signal (_internal shiftsel ~extcpu.cpu_lib.t_shift 0 80 (_architecture (_uni ))))
		(_signal (_internal compsel ~extcpu.cpu_lib.t_comp 0 81 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
	)
)
V 000044 55 3055          1524933470736 rtl
(_unit VHDL (alu 0 6 (rtl 0 12 ))
	(_version v147)
	(_time 1524933470737 2018.04.28 18:37:50)
	(_source (\./src/ALU.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fdfafeadfaabacebfef3bea6a9)
	(_entity
		(_time 1524933470734)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal b ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal sel ~extcpu.cpu_lib.t_alu 0 8 (_entity (_in ))))
		(_port (_internal c ~extcpu.cpu_lib.bit16 0 9 (_entity (_out ))))
		(_process
			(aluproc(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~15 (. cpu_lib ~UNSIGNED{3~downto~0}~15)))
		(_variable (_external cpu.cpu_lib.alupass(. cpu_lib alupass)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~153 (. cpu_lib ~UNSIGNED{3~downto~0}~153)))
		(_variable (_external cpu.cpu_lib.andOp(. cpu_lib andOp)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~155 (. cpu_lib ~UNSIGNED{3~downto~0}~155)))
		(_variable (_external cpu.cpu_lib.orOp(. cpu_lib orOp)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~159 (. cpu_lib ~UNSIGNED{3~downto~0}~159)))
		(_variable (_external cpu.cpu_lib.xorOp(. cpu_lib xorOp)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~157 (. cpu_lib ~UNSIGNED{3~downto~0}~157)))
		(_variable (_external cpu.cpu_lib.notOp(. cpu_lib notOp)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1511 (. cpu_lib ~UNSIGNED{3~downto~0}~1511)))
		(_variable (_external cpu.cpu_lib.plus(. cpu_lib plus)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1513 (. cpu_lib ~UNSIGNED{3~downto~0}~1513)))
		(_variable (_external cpu.cpu_lib.alusub(. cpu_lib alusub)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1515 (. cpu_lib ~UNSIGNED{3~downto~0}~1515)))
		(_variable (_external cpu.cpu_lib.inc(. cpu_lib inc)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1517 (. cpu_lib ~UNSIGNED{3~downto~0}~1517)))
		(_variable (_external cpu.cpu_lib.dec(. cpu_lib dec)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1519 (. cpu_lib ~UNSIGNED{3~downto~0}~1519)))
		(_variable (_external cpu.cpu_lib.zero(. cpu_lib zero)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 1238          1524933473746 rtl
(_unit VHDL (comp 0 6 (rtl 0 12 ))
	(_version v147)
	(_time 1524933473747 2018.04.28 18:37:53)
	(_source (\./src/comp.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code c5c293909692c5d2c6c5d69fc2)
	(_entity
		(_time 1524933473730)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal b ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal sel ~extcpu.cpu_lib.t_comp 0 8 (_entity (_in ))))
		(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(compproc(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 9930          1524933478986 rtl
(_unit VHDL (cpu 0 5 (rtl 0 12 ))
	(_version v147)
	(_time 1524933478987 2018.04.28 18:37:58)
	(_source (\./src/cpu.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37323733306166213233276c63)
	(_entity
		(_time 1524933466420)
	)
	(_component
		(regarray
			(_object
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 14 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_reg 0 15 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 18 (_entity (_out ))))
			)
		)
		(trireg
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 28 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 31 (_entity (_out ))))
			)
		)
		(alu
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 59 (_entity (_in ))))
				(_port (_internal b ~extcpu.cpu_lib.bit16 0 59 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_alu 0 60 (_entity (_in ))))
				(_port (_internal c ~extcpu.cpu_lib.bit16 0 61 (_entity (_out ))))
			)
		)
		(shift
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 65 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_shift 0 66 (_entity (_in ))))
				(_port (_internal y ~extcpu.cpu_lib.bit16 0 67 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 22 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extcpu.cpu_lib.bit16 0 24 (_entity (_out ))))
			)
		)
		(comp
			(_object
				(_port (_internal a ~extcpu.cpu_lib.bit16 0 71 (_entity (_in ))))
				(_port (_internal b ~extcpu.cpu_lib.bit16 0 71 (_entity (_in ))))
				(_port (_internal sel ~extcpu.cpu_lib.t_comp 0 72 (_entity (_in ))))
				(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(control
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal instrReg ~extcpu.cpu_lib.bit16 0 37 (_entity (_in ))))
				(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal progCntrWr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal progCntrRd ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal addrRegWr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal outRegWr ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal outRegRd ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal shiftSel ~extcpu.cpu_lib.t_shift 0 45 (_entity (_out ))))
				(_port (_internal aluSel ~extcpu.cpu_lib.t_alu 0 46 (_entity (_out ))))
				(_port (_internal compSel ~extcpu.cpu_lib.t_comp 0 47 (_entity (_out ))))
				(_port (_internal opRegRd ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal opRegWr ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal instrWr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal regSel ~extcpu.cpu_lib.t_reg 0 51 (_entity (_out ))))
				(_port (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation ra1 0 85 (_component regarray )
		(_port
			((data)(data))
			((sel)(regsel))
			((en)(regRd))
			((clk)(regWr))
			((q)(data))
		)
		(_use (_entity . regarray)
		)
	)
	(_instantiation opreg 0 86 (_component trireg )
		(_port
			((a)(data))
			((en)(opregRd))
			((clk)(opregWr))
			((q)(opdata))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation alu1 0 87 (_component alu )
		(_port
			((a)(data))
			((b)(opdata))
			((sel)(alusel))
			((c)(aluout))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation shift1 0 88 (_component shift )
		(_port
			((a)(aluout))
			((sel)(shiftsel))
			((y)(shiftout))
		)
		(_use (_entity . shift)
		)
	)
	(_instantiation outreg 0 89 (_component trireg )
		(_port
			((a)(shiftout))
			((en)(outregRd))
			((clk)(outregWr))
			((q)(data))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation addrreg 0 90 (_component reg )
		(_port
			((a)(data))
			((clk)(addrregWr))
			((q)(addr))
		)
		(_use (_entity . reg)
		)
	)
	(_instantiation progcntr 0 91 (_component trireg )
		(_port
			((a)(data))
			((en)(progcntrRd))
			((clk)(progcntrWr))
			((q)(data))
		)
		(_use (_entity . trireg)
		)
	)
	(_instantiation comp1 0 92 (_component comp )
		(_port
			((a)(opdata))
			((b)(data))
			((sel)(compsel))
			((compout)(compout))
		)
		(_use (_entity . comp)
		)
	)
	(_instantiation instr1 0 93 (_component reg )
		(_port
			((a)(data))
			((clk)(instrregWr))
			((q)(instrregOut))
		)
		(_use (_entity . reg)
		)
	)
	(_instantiation con1 0 94 (_component control )
		(_port
			((clock)(clock))
			((reset)(reset))
			((instrReg)(instrregOut))
			((compout)(compout))
			((ready)(ready))
			((progCntrWr)(progcntrWr))
			((progCntrRd)(progcntrRd))
			((addrRegWr)(addrregWr))
			((outRegWr)(outregWr))
			((outRegRd)(outregRd))
			((shiftSel)(shiftsel))
			((aluSel)(alusel))
			((compSel)(compsel))
			((opRegRd)(opregRd))
			((opRegWr)(opregWr))
			((instrWr)(instrregWr))
			((regSel)(regsel))
			((regRd)(regRd))
			((regWr)(regWr))
			((rw)(rw))
			((vma)(vma))
		)
		(_use (_entity . control)
			(_port
				((clock)(clock))
				((reset)(reset))
				((instrReg)(instrReg))
				((compout)(compout))
				((ready)(ready))
				((progCntrWr)(progCntrWr))
				((progCntrRd)(progCntrRd))
				((addrRegWr)(addrRegWr))
				((addrRegRd)(_open))
				((outRegWr)(outRegWr))
				((outRegRd)(outRegRd))
				((shiftSel)(shiftSel))
				((aluSel)(aluSel))
				((compSel)(compSel))
				((opRegRd)(opRegRd))
				((opRegWr)(opRegWr))
				((instrWr)(instrWr))
				((regSel)(regSel))
				((regRd)(regRd))
				((regWr)(regWr))
				((rw)(rw))
				((vma)(vma))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal addr ~extcpu.cpu_lib.bit16 0 7 (_entity (_out ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal data ~extcpu.cpu_lib.bit16 0 9 (_entity (_inout ))))
		(_signal (_internal opdata ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal aluout ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal shiftout ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal instrregOut ~extcpu.cpu_lib.bit16 0 76 (_architecture (_uni ))))
		(_signal (_internal regsel ~extcpu.cpu_lib.t_reg 0 77 (_architecture (_uni ))))
		(_signal (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal opregRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal opregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal outregRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal outregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal addrregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal instrregWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal progcntrRd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal progcntrWr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal alusel ~extcpu.cpu_lib.t_alu 0 79 (_architecture (_uni ))))
		(_signal (_internal shiftsel ~extcpu.cpu_lib.t_shift 0 80 (_architecture (_uni ))))
		(_signal (_internal compsel ~extcpu.cpu_lib.t_comp 0 81 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
	)
)
V 000047 55 8817          1524933482718 behave
(_unit VHDL (mem 0 7 (behave 0 14 ))
	(_version v147)
	(_time 1524933482719 2018.04.28 18:38:02)
	(_source (\./src/mem.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code cdcf98989c9acddb9f98d897c8)
	(_entity
		(_time 1524933482702)
	)
	(_object
		(_port (_internal addr ~extcpu.cpu_lib.bit16 0 8 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal data ~extcpu.cpu_lib.bit16 0 11 (_entity (_inout ))))
		(_type (_internal t_mem 0 20 (_array ~extcpu.cpu_lib.bit16 ((_to (i 0)(i 63))))))
		(_variable (_internal mem_data t_mem 0 23 (_process 0 ((((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_process
			(memproc(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behave 1 -1
	)
)
V 000044 55 1075          1524933485417 rtl
(_unit VHDL (reg 0 5 (rtl 0 11 ))
	(_version v147)
	(_time 1524933485418 2018.04.28 18:38:05)
	(_source (\./src/reg.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c5f0d5f0a0b0f4b5f5b49060a)
	(_entity
		(_time 1524933485415)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal q ~extcpu.cpu_lib.bit16 0 8 (_entity (_out ))))
		(_process
			(regproc(_architecture 0 0 13 (_process (_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 1720          1524933488667 rtl
(_unit VHDL (regarray 0 6 (rtl 0 14 ))
	(_version v147)
	(_time 1524933488668 2018.04.28 18:38:08)
	(_source (\./src/regarray.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0e0c05085e595d180d0a1c555d)
	(_entity
		(_time 1524933488664)
	)
	(_object
		(_port (_internal data ~extcpu.cpu_lib.bit16 0 7 (_entity (_in ))))
		(_port (_internal sel ~extcpu.cpu_lib.t_reg 0 8 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal q ~extcpu.cpu_lib.bit16 0 11 (_entity (_out ))))
		(_type (_internal t_ram 0 15 (_array ~extcpu.cpu_lib.bit16 ((_to (i 0)(i 7))))))
		(_signal (_internal temp_data ~extcpu.cpu_lib.bit16 0 16 (_architecture (_uni ))))
		(_variable (_internal ramdata t_ram 0 20 (_process 0 )))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(1)(3))(_read(0)))))
			(line__28(_architecture 1 0 28 (_process (_simple)(_target(4))(_sensitivity(5)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . rtl 2 -1
	)
)
V 000044 55 1131          1524933491323 rtl
(_unit VHDL (shift 0 5 (rtl 0 11 ))
	(_version v147)
	(_time 1524933491324 2018.04.28 18:38:11)
	(_source (\./src/shift.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f6e6f6f31383279683b7b343d)
	(_entity
		(_time 1524933491320)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 6 (_entity (_in ))))
		(_port (_internal sel ~extcpu.cpu_lib.t_shift 0 7 (_entity (_in ))))
		(_port (_internal y ~extcpu.cpu_lib.bit16 0 8 (_entity (_out ))))
		(_process
			(shftproc(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
	)
	(_model . rtl 1 -1
	)
)
V 000047 55 3054          1524933493544 behave
(_unit VHDL (top 0 5 (behave 0 9 ))
	(_version v147)
	(_time 1524933493545 2018.04.28 18:38:13)
	(_source (\./src/top.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 19184e1e464f4d0e1f1a5f4248)
	(_entity
		(_time 1524933493542)
	)
	(_component
		(mem
			(_object
				(_port (_internal addr ~extcpu.cpu_lib.bit16 0 12 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 15 (_entity (_inout ))))
			)
		)
		(cpu
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal addr ~extcpu.cpu_lib.bit16 0 20 (_entity (_out ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal data ~extcpu.cpu_lib.bit16 0 22 (_entity (_inout ))))
			)
		)
	)
	(_instantiation m1 0 35 (_component mem )
		(_port
			((addr)(addr))
			((sel)(vma))
			((rw)(rw))
			((ready)(ready))
			((data)(data))
		)
		(_use (_entity . mem)
		)
	)
	(_instantiation u1 0 36 (_component cpu )
		(_port
			((clock)(clock))
			((reset)(reset))
			((ready)(ready))
			((addr)(addr))
			((rw)(rw))
			((vma)(vma))
			((data)(data))
		)
		(_use (_entity . cpu)
		)
	)
	(_object
		(_signal (_internal addr ~extcpu.cpu_lib.bit16 0 25 (_architecture (_uni ))))
		(_signal (_internal data ~extcpu.cpu_lib.bit16 0 25 (_architecture (_uni ))))
		(_signal (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(5))(_sensitivity(5)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
	(_model . behave 2 -1
	)
)
V 000044 55 1435          1524933496021 rtl
(_unit VHDL (trireg 0 5 (rtl 0 12 ))
	(_version v147)
	(_time 1524933496022 2018.04.28 18:38:16)
	(_source (\./src/trireg.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cececf9a999993d9cec9db9498)
	(_entity
		(_time 1524933496019)
	)
	(_object
		(_port (_internal a ~extcpu.cpu_lib.bit16 0 6 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal q ~extcpu.cpu_lib.bit16 0 9 (_entity (_out ))))
		(_signal (_internal val ~extcpu.cpu_lib.bit16 0 13 (_architecture (_uni ))))
		(_process
			(triregdata(_architecture 0 0 16 (_process (_target(4))(_sensitivity(2))(_read(0)))))
			(trireg3st(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
		(16843009 16843009 16843009 16843009 )
	)
	(_model . rtl 2 -1
	)
)
I 000044 55 4177          1524933512615 rtl
(_unit VHDL (control 0 5 (rtl 0 31 ))
	(_version v147)
	(_time 1524933512616 2018.04.28 18:38:32)
	(_source (\./src/control.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0f4a5f7f6f7a1b7a4a6f3a0e6faa2)
	(_entity
		(_time 1524933500443)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal instrReg ~extcpu.cpu_lib.bit16 0 8 (_entity (_in ))))
		(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal progCntrWr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal progCntrRd ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal addrRegWr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal addrRegRd ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal outRegWr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal outRegRd ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal shiftSel ~extcpu.cpu_lib.t_shift 0 17 (_entity (_out ))))
		(_port (_internal aluSel ~extcpu.cpu_lib.t_alu 0 18 (_entity (_out ))))
		(_port (_internal compSel ~extcpu.cpu_lib.t_comp 0 19 (_entity (_out ))))
		(_port (_internal opRegRd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal opRegWr ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal instrWr ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal regSel ~extcpu.cpu_lib.t_reg 0 23 (_entity (_out ))))
		(_port (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal current_state ~extcpu.cpu_lib.state 0 32 (_architecture (_uni ))))
		(_signal (_internal next_state ~extcpu.cpu_lib.state 0 32 (_architecture (_uni ))))
		(_process
			(nxtstateproc(_architecture 0 0 35 (_process (_simple)(_target(23)(5)(6)(7)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sensitivity(22)(2)(3)(4)))))
			(controlffProc(_architecture 1 0 414 (_process (_simple)(_target(22))(_sensitivity(0)(1))(_read(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
		(_type (_external ~extcpu.cpu_lib.state (. cpu_lib state)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~15 (. cpu_lib ~UNSIGNED{3~downto~0}~15)))
		(_variable (_external cpu.cpu_lib.alupass(. cpu_lib alupass)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1519 (. cpu_lib ~UNSIGNED{3~downto~0}~1519)))
		(_variable (_external cpu.cpu_lib.zero(. cpu_lib zero)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1515 (. cpu_lib ~UNSIGNED{3~downto~0}~1515)))
		(_variable (_external cpu.cpu_lib.inc(. cpu_lib inc)))
	)
	(_static
		(131586 )
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
	)
	(_model . rtl 2 -1
	)
)
I 000027 55 3787 0 cpu_lib
(_unit VHDL (cpu_lib 0 5 )
	(_version v147)
	(_time 1525071594530 2018.04.30 08:59:54)
	(_source (\./src/cpu_lib.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 89da838680dfd89cdc8bcad3d1)
	(_object
		(_type (_internal t_shift 0 8 (_enum1 shftpass shl shr rotl rotr (_to (i 0)(i 4)))))
		(_type (_internal t_alu 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~UNSIGNED{3~downto~0}~15 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal alupass ~UNSIGNED{3~downto~0}~15 0 14 (_entity (_string \"0000"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~153 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal andOp ~UNSIGNED{3~downto~0}~153 0 15 (_entity (_string \"0001"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~155 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal orOp ~UNSIGNED{3~downto~0}~155 0 16 (_entity (_string \"0010"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~157 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal notOp ~UNSIGNED{3~downto~0}~157 0 17 (_entity (_string \"0011"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~159 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal xorOp ~UNSIGNED{3~downto~0}~159 0 18 (_entity (_string \"0100"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1511 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal plus ~UNSIGNED{3~downto~0}~1511 0 19 (_entity (_string \"0101"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1513 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal alusub ~UNSIGNED{3~downto~0}~1513 0 20 (_entity (_string \"0110"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1515 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal inc ~UNSIGNED{3~downto~0}~1515 0 21 (_entity (_string \"0111"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1517 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal dec ~UNSIGNED{3~downto~0}~1517 0 22 (_entity (_string \"1000"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1519 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal zero ~UNSIGNED{3~downto~0}~1519 0 23 (_entity (_string \"1001"\))))
		(_type (_internal t_comp 0 26 (_enum1 eq neq gt gte lt lte (_to (i 0)(i 5)))))
		(_type (_internal t_reg 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal state 0 33 (_enum1 reset1 reset2 reset3 reset4 reset5 reset6 execute nop load store move load2 load3 load4 store2 store3 store4 move2 move3 move4 incpc incpc2 incpc3 incpc4 incpc5 incpc6 loadpc loadpc2 loadpc3 loadpc4 bgti2 bgti3 bgti4 bgti5 bgti6 bgti7 bgti8 bgti9 bgti10 brai2 brai3 brai4 brai5 brai6 loadi2 loadi3 loadi4 loadi5 loadi6 blt2 blt3 blt4 blt5 blt6 blt7 blt8 blt9 add2 add3 add4 add5 add6 add7 add8 inc2 inc3 inc4 (_to (i 0)(i 66)))))
		(_type (_internal bit16 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000044 55 4359          1525071607078 rtl
(_unit VHDL (control 0 5 (rtl 0 31 ))
	(_version v147)
	(_time 1525071607079 2018.04.30 09:00:07)
	(_source (\./src/control.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8c8bde8289db8d9b888ada8acad68e)
	(_entity
		(_time 1525071599399)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal instrReg ~extcpu.cpu_lib.bit16 0 8 (_entity (_in ))))
		(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal progCntrWr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal progCntrRd ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal addrRegWr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal addrRegRd ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal outRegWr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal outRegRd ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal shiftSel ~extcpu.cpu_lib.t_shift 0 17 (_entity (_out ))))
		(_port (_internal aluSel ~extcpu.cpu_lib.t_alu 0 18 (_entity (_out ))))
		(_port (_internal compSel ~extcpu.cpu_lib.t_comp 0 19 (_entity (_out ))))
		(_port (_internal opRegRd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal opRegWr ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal instrWr ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal regSel ~extcpu.cpu_lib.t_reg 0 23 (_entity (_out ))))
		(_port (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal current_state ~extcpu.cpu_lib.state 0 32 (_architecture (_uni ))))
		(_signal (_internal next_state ~extcpu.cpu_lib.state 0 32 (_architecture (_uni ))))
		(_process
			(nxtstateproc(_architecture 0 0 35 (_process (_simple)(_target(23)(5)(6)(7)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sensitivity(22)(2)(3)(4)))))
			(controlffProc(_architecture 1 0 456 (_process (_simple)(_target(22))(_sensitivity(0)(1))(_read(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
		(_type (_external ~extcpu.cpu_lib.state (. cpu_lib state)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~15 (. cpu_lib ~UNSIGNED{3~downto~0}~15)))
		(_variable (_external cpu.cpu_lib.alupass(. cpu_lib alupass)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1519 (. cpu_lib ~UNSIGNED{3~downto~0}~1519)))
		(_variable (_external cpu.cpu_lib.zero(. cpu_lib zero)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1515 (. cpu_lib ~UNSIGNED{3~downto~0}~1515)))
		(_variable (_external cpu.cpu_lib.inc(. cpu_lib inc)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1511 (. cpu_lib ~UNSIGNED{3~downto~0}~1511)))
		(_variable (_external cpu.cpu_lib.plus(. cpu_lib plus)))
	)
	(_static
		(131586 )
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
	)
	(_model . rtl 2 -1
	)
)
V 000027 55 3812 0 cpu_lib
(_unit VHDL (cpu_lib 0 5 )
	(_version v147)
	(_time 1525072735302 2018.04.30 09:18:55)
	(_source (\./src/cpu_lib.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code a6a5a4f0a0f0f7b3f3a5e5fcfe)
	(_object
		(_type (_internal t_shift 0 8 (_enum1 shftpass shl shr rotl rotr (_to (i 0)(i 4)))))
		(_type (_internal t_alu 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~UNSIGNED{3~downto~0}~15 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal alupass ~UNSIGNED{3~downto~0}~15 0 14 (_entity (_string \"0000"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~153 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal andOp ~UNSIGNED{3~downto~0}~153 0 15 (_entity (_string \"0001"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~155 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal orOp ~UNSIGNED{3~downto~0}~155 0 16 (_entity (_string \"0010"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~157 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal notOp ~UNSIGNED{3~downto~0}~157 0 17 (_entity (_string \"0011"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~159 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal xorOp ~UNSIGNED{3~downto~0}~159 0 18 (_entity (_string \"0100"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1511 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal plus ~UNSIGNED{3~downto~0}~1511 0 19 (_entity (_string \"0101"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1513 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal alusub ~UNSIGNED{3~downto~0}~1513 0 20 (_entity (_string \"0110"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1515 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal inc ~UNSIGNED{3~downto~0}~1515 0 21 (_entity (_string \"0111"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1517 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal dec ~UNSIGNED{3~downto~0}~1517 0 22 (_entity (_string \"1000"\))))
		(_type (_internal ~UNSIGNED{3~downto~0}~1519 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal zero ~UNSIGNED{3~downto~0}~1519 0 23 (_entity (_string \"1001"\))))
		(_type (_internal t_comp 0 26 (_enum1 eq neq gt gte lt lte (_to (i 0)(i 5)))))
		(_type (_internal t_reg 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal state 0 33 (_enum1 reset1 reset2 reset3 reset4 reset5 reset6 execute nop load store move load2 load3 load4 store2 store3 store4 move2 move3 move4 incpc incpc2 incpc3 incpc4 incpc5 incpc6 loadpc loadpc2 loadpc3 loadpc4 bgti2 bgti3 bgti4 bgti5 bgti6 bgti7 bgti8 bgti9 bgti10 brai2 brai3 brai4 brai5 brai6 loadi2 loadi3 loadi4 loadi5 loadi6 blt2 blt3 blt4 blt5 blt6 blt7 blt8 blt9 add2 add3 add4 add5 add6 add7 add8 ror2 ror3 ror4 ror5 ror6 inc2 inc3 inc4 (_to (i 0)(i 71)))))
		(_type (_internal bit16 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000044 55 4376          1525072738955 rtl
(_unit VHDL (control 0 5 (rtl 0 31 ))
	(_version v147)
	(_time 1525072738956 2018.04.30 09:18:58)
	(_source (\./src/control.vhd\))
	(_use (.(cpu_lib))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efecbabcefb8eef8ebe9b8bca9b5ed)
	(_entity
		(_time 1525072738939)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal instrReg ~extcpu.cpu_lib.bit16 0 8 (_entity (_in ))))
		(_port (_internal compout ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal progCntrWr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal progCntrRd ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal addrRegWr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal addrRegRd ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal outRegWr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal outRegRd ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal shiftSel ~extcpu.cpu_lib.t_shift 0 17 (_entity (_out ))))
		(_port (_internal aluSel ~extcpu.cpu_lib.t_alu 0 18 (_entity (_out ))))
		(_port (_internal compSel ~extcpu.cpu_lib.t_comp 0 19 (_entity (_out ))))
		(_port (_internal opRegRd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal opRegWr ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal instrWr ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_port (_internal regSel ~extcpu.cpu_lib.t_reg 0 23 (_entity (_out ))))
		(_port (_internal regRd ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal regWr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
		(_port (_internal vma ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal current_state ~extcpu.cpu_lib.state 0 32 (_architecture (_uni ))))
		(_signal (_internal next_state ~extcpu.cpu_lib.state 0 32 (_architecture (_uni ))))
		(_process
			(nxtstateproc(_architecture 0 0 35 (_process (_simple)(_target(23)(5)(6)(7)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sensitivity(22)(2)(3)(4)))))
			(controlffProc(_architecture 1 0 486 (_process (_simple)(_target(22))(_sensitivity(0)(1))(_read(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extcpu.cpu_lib.bit16 (. cpu_lib bit16)))
		(_type (_external ~extcpu.cpu_lib.t_shift (. cpu_lib t_shift)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extcpu.cpu_lib.t_alu (. cpu_lib t_alu)))
		(_type (_external ~extcpu.cpu_lib.t_comp (. cpu_lib t_comp)))
		(_type (_external ~extcpu.cpu_lib.t_reg (. cpu_lib t_reg)))
		(_type (_external ~extcpu.cpu_lib.state (. cpu_lib state)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~15 (. cpu_lib ~UNSIGNED{3~downto~0}~15)))
		(_variable (_external cpu.cpu_lib.alupass(. cpu_lib alupass)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1519 (. cpu_lib ~UNSIGNED{3~downto~0}~1519)))
		(_variable (_external cpu.cpu_lib.zero(. cpu_lib zero)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1515 (. cpu_lib ~UNSIGNED{3~downto~0}~1515)))
		(_variable (_external cpu.cpu_lib.inc(. cpu_lib inc)))
		(_type (_external ~extcpu.cpu_lib.~UNSIGNED{3~downto~0}~1511 (. cpu_lib ~UNSIGNED{3~downto~0}~1511)))
		(_variable (_external cpu.cpu_lib.plus(. cpu_lib plus)))
	)
	(_static
		(131586 )
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
	)
	(_model . rtl 2 -1
	)
)
