add wave  \
sim/:uart_tb:PRBS5 \
sim/:uart_tb:WIDTH \
sim/:uart_tb:clk \
sim/:uart_tb:errors \
sim/:uart_tb:expected_data \
sim/:uart_tb:fifo_data \
sim/:uart_tb:ld_tx_data \
sim/:uart_tb:reset_n \
sim/:uart_tb:rx_data \
sim/:uart_tb:rx_empty \
sim/:uart_tb:rxclk \
sim/:uart_tb:test_mode \
sim/:uart_tb:timestamp_32b \
sim/:uart_tb:tx_busy \
sim/:uart_tb:tx_out \
sim/:uart_tb:uld_rx_data \
sim/:uart_tb:uart:uart_tx_inst:* \
sim/:uart_tb:uart:uart_rx_inst:* 
