// Seed: 2711943674
module module_0 #(
    parameter id_6 = 32'd31
) (
    output wor   id_0,
    output wor   id_1,
    output uwire id_2
);
  logic [7:0]["" : 1] id_4;
  assign id_1 = id_4 ? -1 : -1 - ~id_4[1];
  logic id_5;
  parameter id_6 = 1;
  wire [id_6 : -1  ==  1  >>  1] id_7;
  assign id_5 = id_5;
  always_comb @(1 or posedge 1) begin : LABEL_0
    wait (1 == -1'b0);
  end
  logic id_8;
  assign id_8 = id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    inout wand id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input supply0 id_6
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
