
/var/folders/km/s_tzntf16nzg5bdh5n6g6lz40000gn/T/build4350547103177686619.tmp/V0p2_Main.cpp.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000032  00800100  000058c0  00005954  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000058c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000211  00800132  00800132  00005986  2**0
                  ALLOC
  3 .debug_aranges 00000d58  00000000  00000000  00005986  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001f06  00000000  00000000  000066de  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000fecb  00000000  00000000  000085e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000036e1  00000000  00000000  000184af  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000de93  00000000  00000000  0001bb90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00001730  00000000  00000000  00029a24  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000049b9  00000000  00000000  0002b154  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000072f0  00000000  00000000  0002fb0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macinfo 00097e55  00000000  00000000  00036dfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000de8  00000000  00000000  000cec52  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:

// Returns true if system is in 'learn'/smart mode.
// If in 'smart' mode can anticipate user demand to pre-warm rooms, maintain customary temperatures, etc.
// Currently true if any simple schedule is set.
// TODO: maybe only if schedule characteristic of having been set by the learn button.
bool inSmartMode()
       0:	0c 94 36 03 	jmp	0x66c	; 0x66c <__ctors_end>
#endif


// True if FHT8V valve is believed to be open under instruction from this system; false if not in sync.
static bool FHT8V_isValveOpen;
bool getFHT8V_isValveOpen() { return(syncedWithFHT8V && FHT8V_isValveOpen); }
       4:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
// Sleep briefly in as lower-power mode as possible until the specified (watchdog) time expires, or another interrupt.
//   * watchdogSleep is one of the WDTO_XX values from <avr/wdt.h>
//   * allowPrematureWakeup if true then if woken before watchdog fires return false; default false
// Returns false if the watchdog timer did not go off.
// May be useful to call minimsePowerWithoutSleep() first, when not needing any modules left on.
bool nap(int_fast8_t watchdogSleep, bool allowPrematureWakeup)
       8:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
// Get local time hours from RTC [0,23].
uint_least8_t getHoursLT() { return(getMinutesSinceMidnightLT() / 60); }

// Get whole days since the start of 2000/01/01 (ie the midnight between 1999 and 2000), local time.
// This will roll in about 2179, by which time I will not care.
uint_least16_t getDaysSince1999LT()
       c:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
    { eeprom_smart_erase_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which)); }
  }

// Returns true if any simple schedule is set, false otherwise.
// This implementation just checks for any valid schedule 'on' time.
bool isAnySimpleScheduleSet()
      10:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>

// Reduced-noise temp pot value in range [0,255].
static uint8_t tempPotReducedNoise;

// Return previously-read (with readTempPot()) temperature pot user control level in range [0,1023]; very fast.
int getTempPot() { return(tempPot); }
      14:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
// Start/restart 'bake' mode and timeout.
void startBake() { isWarmMode = true; bakeCountdownM = BAKE_MAX_M; }
      18:	0c 94 13 0d 	jmp	0x1a26	; 0x1a26 <__vector_6>
  // set address of targeted slave
  txAddress = address;
  // reset tx buffer iterator vars
  txBufferIndex = 0;
  txBufferLength = 0;
}
      1c:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
 */
void twi_setAddress(uint8_t address)
{
  // set twi slave address (skip over TWGCE bit)
  TWAR = address << 1;
}
      20:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
      24:	0c 94 e3 0c 	jmp	0x19c6	; 0x19c6 <__vector_9>

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
      28:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
  size_t n = print(ifsh);
  n += println();
  return n;
}

size_t Print::print(const Printable& x)
      2c:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
	timer0_millis = m;
	timer0_overflow_count++;
}

unsigned long millis()
{
      30:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
      34:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
      38:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
      3c:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
      40:	0c 94 7f 2a 	jmp	0x54fe	; 0x54fe <__vector_16>
      44:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
      48:	0c 94 5f 26 	jmp	0x4cbe	; 0x4cbe <__vector_18>
      4c:	0c 94 ad 26 	jmp	0x4d5a	; 0x4d5a <__vector_19>
      50:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
      54:	0c 94 cc 0d 	jmp	0x1b98	; 0x1b98 <__vector_21>
      58:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
      5c:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>
      60:	0c 94 1c 24 	jmp	0x4838	; 0x4838 <__vector_24>
      64:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <__bad_interrupt>

00000068 <FHT8V_RFM22_Reg_Values>:
      68:	06 00 08 00 30 00 33 06 34 08 35 10 36 aa 37 cc     ....0.3.4.5.6.7.
      78:	38 cc 39 cc 6d 0b 6e 28 6f f5 70 20 71 21 72 20     8.9.m.n(o.p q!r 
      88:	73 00 74 00 75 73 76 64 77 00 79 23 7a 01 1c c1     s.t.usvdw.y#z...
      98:	1d 40 1e 0a 1f 03 20 96 21 00 22 da 23 74 24 00     .@.... .!.".#t$.
      a8:	25 dc 2a 24 2c 28 2d fa 2e 29 69 60 ff ff           %.*$,(-..)i`..

000000b6 <FHT8VCallForHeatPoll()::__c>:
      b6:	52 58 20 46 49 46 4f 20 70 72 6f 62 6c 65 6d 00     RX FIFO problem.

000000c6 <FHT8VCallForHeatPoll()::__c>:
      c6:	42 61 64 20 52 58 20 66 72 61 6d 65 00              Bad RX frame.

000000d3 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)::__c>:
      d3:	46 48 54 38 56 20 66 72 61 6d 65 20 6e 6f 74 20     FHT8V frame not 
      e3:	69 6e 69 74 69 61 6c 69 73 65 64 00                 initialised.

000000ef <FHT8VPollSyncAndTX_Next(bool)::__c>:
      ef:	46 48 54 38 56 20 54 58 00                          FHT8V TX.

000000f8 <FHT8VPollSyncAndTX_Next(bool)::__c>:
      f8:	46 48 54 38 56 50 6f 6c 6c 53 79 6e 63 41 6e 64     FHT8VPollSyncAnd
     108:	54 58 5f 4e 65 78 74 28 29 20 63 61 6c 6c 65 64     TX_Next() called
     118:	20 74 6f 6f 20 6f 66 74 65 6e 00                     too often.

00000123 <doSync(bool)::__c>:
     123:	46 48 54 38 56 20 53 59 4e 43 20 46 49 4e 41 4c     FHT8V SYNC FINAL
	...

00000134 <doSync(bool)::__c>:
     134:	46 48 54 38 56 20 53 59 4e 43 2e 2e 2e 00           FHT8V SYNC....

00000142 <FHT8VPollSyncAndTX_First(bool)::__c>:
     142:	46 48 54 38 56 20 54 58 00                          FHT8V TX.

0000014b <FHT8VPollSyncAndTX_First(bool)::__c>:
     14b:	46 48 54 38 56 20 68 73 20 63 6f 75 6e 74 20 30     FHT8V hs count 0
     15b:	20 74 6f 6f 20 73 6f 6f 6e 00                        too soon.

00000165 <RFM22CheckConnected()::__c>:
     165:	52 46 4d 32 32 20 62 61 64 20 74 79 70 65 3a 20     RFM22 bad type: 
	...

00000176 <RFM22CheckConnected()::__c>:
     176:	52 46 4d 32 32 20 62 61 64 20 76 65 72 73 69 6f     RFM22 bad versio
     186:	6e 3a 20 00                                         n: .

0000018a <pollCLI(unsigned char)::__c>:
     18a:	4f 4b 00                                            OK.

0000018d <pollCLI(unsigned char)::__c>:
     18d:	4e 6f 74 20 66 69 6e 69 73 68 65 64 2e 00           Not finished..

0000019b <pollCLI(unsigned char)::__c>:
     19b:	5a 61 70 70 65 64 2e 00                             Zapped..

000001a3 <pollCLI(unsigned char)::__c>:
     1a3:	53 6d 61 72 74 20 77 61 72 6d 69 6e 67 3a 20 00     Smart warming: .

000001b3 <pollCLI(unsigned char)::__c>:
     1b3:	52 65 73 65 74 20 63 6f 75 6e 74 3a 20 00           Reset count: .

000001c1 <pollCLI(unsigned char)::__c>:
     1c1:	3f 20 66 6f 72 20 43 4c 49 20 68 65 6c 70 00        ? for CLI help.

000001d0 <dumpCLIUsage()::__c>:
     1d0:	5a 61 70 20 73 74 61 74 73 00                       Zap stats.

000001da <dumpCLIUsage()::__c>:
     1da:	42 75 69 6c 64 2f 62 6f 61 72 64 20 72 65 76 69     Build/board revi
     1ea:	73 69 6f 6e 2f 56 65 72 73 69 6f 6e 2f 64 61 74     sion/Version/dat
     1fa:	65 2f 74 69 6d 65 00                                e/time.

00000201 <dumpCLIUsage()::__c>:
     201:	57 61 72 6d 00                                      Warm.

00000206 <dumpCLIUsage()::__c>:
     206:	73 65 74 20 32 34 68 20 54 69 6d 65 00              set 24h Time.

00000213 <dumpCLIUsage()::__c>:
     213:	54 20 48 48 20 4d 4d 00                             T HH MM.

0000021b <dumpCLIUsage()::__c>:
     21b:	73 68 6f 77 20 53 74 61 74 75 73 20 61 6e 64 20     show Status and 
     22b:	73 6d 61 72 74 20 77 61 72 6d 69 6e 67 20 66 6f     smart warming fo
     23b:	72 20 6e 65 78 74 20 32 34 68 00                    r next 24h.

00000246 <dumpCLIUsage()::__c>:
     246:	64 75 6d 70 20 52 61 77 20 73 74 61 74 73 20 73     dump Raw stats s
     256:	65 74 20 4e 00                                      et N.

0000025b <dumpCLIUsage()::__c>:
     25b:	52 20 4e 00                                         R N.

0000025f <dumpCLIUsage()::__c>:
     25f:	51 75 69 63 6b 20 48 65 61 74 00                    Quick Heat.

0000026a <dumpCLIUsage()::__c>:
     26a:	72 65 73 65 74 20 4f 70 65 6e 20 25 00              reset Open %.

00000277 <dumpCLIUsage()::__c>:
     277:	6d 69 6e 20 25 20 66 6f 72 20 76 61 6c 76 65 20     min % for valve 
     287:	74 6f 20 62 65 20 4f 70 65 6e 00                    to be Open.

00000292 <dumpCLIUsage()::__c>:
     292:	4f 20 50 50 00                                      O PP.

00000297 <dumpCLIUsage()::__c>:
     297:	50 72 6f 67 72 61 6d 3a 20 77 61 72 6d 20 64 61     Program: warm da
     2a7:	69 6c 79 20 73 74 61 72 74 69 6e 67 20 61 74 20     ily starting at 
     2b7:	48 48 20 4d 4d 20 73 63 68 65 64 75 6c 65 20 53     HH MM schedule S
	...

000002c8 <dumpCLIUsage()::__c>:
     2c8:	50 20 48 48 20 4d 4d 20 53 00                       P HH MM S.

000002d2 <dumpCLIUsage()::__c>:
     2d2:	4c 65 61 72 6e 20 64 61 69 6c 79 20 77 61 72 6d     Learn daily warm
     2e2:	20 6e 6f 77 2c 20 63 6c 65 61 72 20 69 66 20 69      now, clear if i
     2f2:	6e 20 66 72 6f 73 74 20 6d 6f 64 65 2c 20 73 63     n frost mode, sc
     302:	68 65 64 75 6c 65 20 53 00                          hedule S.

0000030b <dumpCLIUsage()::__c>:
     30b:	4c 20 53 00                                         L S.

0000030f <dumpCLIUsage()::__c>:
     30f:	63 6c 65 61 72 20 48 6f 75 73 65 20 63 6f 64 65     clear House code
     31f:	73 00                                               s.

00000321 <dumpCLIUsage()::__c>:
     321:	73 65 74 20 77 69 72 65 6c 65 73 73 20 46 48 54     set wireless FHT
     331:	38 56 20 48 6f 75 73 65 20 63 6f 64 65 73 20 31     8V House codes 1
     341:	26 32 00                                            &2.

00000344 <dumpCLIUsage()::__c>:
     344:	48 20 48 31 20 48 32 00                             H H1 H2.

0000034c <dumpCLIUsage()::__c>:
     34c:	46 72 6f 73 74 00                                   Frost.

00000352 <dumpCLIUsage()::__c>:
     352:	45 78 69 74 20 43 4c 49 00                          Exit CLI.

0000035b <dumpCLIUsage()::__c>:
     35b:	44 75 6d 70 20 73 74 61 74 73 20 73 65 74 20 4e     Dump stats set N
	...

0000036c <dumpCLIUsage()::__c>:
     36c:	44 20 4e 00                                         D N.

00000370 <dumpCLIUsage()::__c>:
     370:	43 65 6e 74 72 61 6c 20 68 75 62 3a 20 6d 69 6e     Central hub: min
     380:	69 6d 75 6d 20 4d 20 6d 69 6e 73 20 6f 6e 2c 20     imum M mins on, 
     390:	30 20 6f 66 66 00                                   0 off.

00000396 <dumpCLIUsage()::__c>:
     396:	43 20 4d 00                                         C M.

0000039a <dumpCLIUsage()::__c>:
     39a:	74 68 69 73 20 68 65 6c 70 00                       this help.

000003a4 <dumpCLIUsage()::__c>:
     3a4:	43 4c 49 20 75 73 61 67 65 3a 00                    CLI usage:.

000003af <InvalidIgnored()::__c>:
     3af:	49 6e 76 61 6c 69 64 2c 20 69 67 6e 6f 72 65 64     Invalid, ignored
     3bf:	2e 00                                               ..

000003c1 <serialStatusReport()::__c>:
     3c1:	48 43 00                                            HC.

000003c4 <loop::__c>:
     3c4:	45 52 52 4f 52 3a 20 6c 6f 6f 70 28 29 20 6f 76     ERROR: loop() ov
     3d4:	65 72 72 75 6e 21 00                                errun!.

000003db <loop::__c>:
     3db:	42 6f 69 6c 65 72 20 6f 75 74 3a 20 6f 66 66 00     Boiler out: off.

000003eb <loop::__c>:
     3eb:	42 6f 69 6c 65 72 20 6f 75 74 3a 20 6f 6e 00        Boiler out: on.

000003fa <loop::__c>:
     3fa:	42 6f 69 6c 65 72 20 6f 6e 2c 20 73 20 6c 65 66     Boiler on, s lef
     40a:	74 3a 20 00                                         t: .

0000040e <loop::__c>:
     40e:	45 78 74 72 61 20 54 58 00                          Extra TX.

00000417 <loop::__c>:
     417:	43 61 6c 6c 20 66 6f 72 20 68 65 61 74 20 66 72     Call for heat fr
     427:	6f 6d 20 00                                         om .

0000042b <setup::__c>:
     42b:	3f 20 61 74 20 43 4c 49 20 70 72 6f 6d 70 74 20     ? at CLI prompt 
     43b:	66 6f 72 20 68 65 6c 70 00                          for help.

00000444 <setup::__c>:
     444:	73 6c 6f 77 20 52 54 43 20 63 6c 6f 63 6b 20 4f     slow RTC clock O
     454:	4b 00                                               K.

00000456 <setup::__c>:
     456:	58 54 41 4c 20 64 65 61 64 00                       XTAL dead.

00000460 <setup::__c>:
     460:	41 73 79 6e 63 20 33 32 37 36 38 48 7a 20 63 6c     Async 32768Hz cl
     470:	6f 63 6b 20 6d 61 79 20 6e 6f 74 20 62 65 20 72     ock may not be r
     480:	75 6e 6e 69 6e 67 21 00                             unning!.

00000488 <setup::__c>:
     488:	53 6c 65 65 70 69 6e 67 20 74 6f 20 6c 65 74 20     Sleeping to let 
     498:	61 73 79 6e 63 20 33 32 37 36 38 48 7a 20 63 6c     async 32768Hz cl
     4a8:	6f 63 6b 20 73 74 61 72 74 2e 2e 2e 00              ock start....

000004b5 <setup::__c>:
     4b5:	6c 69 67 68 74 2f 74 65 6d 70 20 4f 4b 00           light/temp OK.

000004c3 <setup::__c>:
     4c3:	4c 32 20 73 74 75 63 6b 00                          L2 stuck.

000004cc <setup::__c>:
     4cc:	4c 20 73 74 75 63 6b 00                             L stuck.

000004d4 <setup::__c>:
     4d4:	4d 20 73 74 75 63 6b 00                             M stuck.

000004dc <setup::__c>:
     4dc:	74 65 6d 70 20 70 6f 74 3a 20 00                    temp pot: .

000004e7 <setup::__c>:
     4e7:	74 65 6d 70 3a 20 00                                temp: .

000004ee <setup::__c>:
     4ee:	6c 69 67 68 74 3a 20 00                             light: .

000004f6 <setup::__c>:
     4f6:	47 61 74 68 65 72 69 6e 67 20 69 6e 69 74 69 61     Gathering initia
     506:	6c 20 69 6e 70 75 74 73 20 61 6e 64 20 63 6f 6d     l inputs and com
     516:	70 75 74 69 6e 67 20 74 61 72 67 65 74 2f 64 65     puting target/de
     526:	6d 61 6e 64 2e 2e 2e 00                             mand....

0000052e <setup::__c>:
     52e:	69 6e 74 65 72 6e 61 6c 20 73 65 6e 73 6f 72 73     internal sensors
     53e:	20 4f 4b 2c 20 6e 65 78 74 20 6c 69 67 68 74 2f      OK, next light/
     54e:	74 65 6d 70 2f 6f 74 68 65 72 00                    temp/other.

00000559 <setup::__c>:
     559:	43 20 2f 20 00                                      C / .

0000055e <setup::__c>:
     55e:	49 6e 74 20 74 65 6d 70 3a 20 00                    Int temp: .

00000569 <setup::__c>:
     569:	6d 56 00                                            mV.

0000056c <setup::__c>:
     56c:	56 63 63 3a 20 00                                   Vcc: .

00000572 <setup::__c>:
     572:	52 46 4d 32 33 20 4f 4b 00                          RFM23 OK.

0000057b <setup::__c>:
     57b:	61 62 6f 75 74 20 74 6f 20 74 65 73 74 20 52 46     about to test RF
     58b:	4d 32 33 00                                         M23.

0000058f <setup::__c>:
     58f:	46 72 65 65 20 52 41 4d 3a 20 00                    Free RAM: .

0000059a <setup::__c>:
     59a:	52 65 73 65 74 20 63 6f 75 6e 74 3a 20 00           Reset count: .

000005a8 <setup::__c>:
     5a8:	44 45 42 55 47 20 6d 6f 64 65 20 77 69 74 68 20     DEBUG mode with 
     5b8:	73 65 72 69 61 6c 20 6c 6f 67 67 69 6e 67 00        serial logging.

000005c7 <setup::__c>:
     5c7:	0d 0a 4f 70 65 6e 54 52 56 20 62 6f 6f 74 69 6e     ..OpenTRV bootin
     5d7:	67 3a 20 00                                         g: .

000005db <posPOST(unsigned char, __FlashStringHelper const*)::__c>:
     5db:	3a 20 00                                            : .

000005de <posPOST(unsigned char, __FlashStringHelper const*)::__c>:
     5de:	70 6f 73 50 4f 53 54 3a 20 00                       posPOST: .

000005e8 <serialPrintlnBuildVersion()::__c>:
     5e8:	20 31 30 3a 35 34 3a 34 31 00                        10:54:41.

000005f2 <serialPrintlnBuildVersion()::__c>:
     5f2:	3b 20 63 6f 64 65 20 00                             ; code .

000005fa <serialPrintlnBuildVersion()::__c>:
     5fa:	62 6f 61 72 64 20 56 30 2e 32 20 52 45 56 00        board V0.2 REV.

00000609 <port_to_mode_PGM>:
     609:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

00000613 <port_to_output_PGM>:
     613:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

0000061d <port_to_input_PGM>:
     61d:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

00000627 <digital_pin_to_port_PGM>:
     627:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     637:	03 03 03 03                                         ....

0000063b <digital_pin_to_bit_mask_PGM>:
     63b:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     64b:	04 08 10 20                                         ... 

0000064f <digital_pin_to_timer_PGM>:
     64f:	00 00 00 07 00 02 01 00 00 03 04 06 00 00 00 00     ................
     65f:	00 00 00 00 00                                      .....

00000664 <__ctors_start>:
     664:	ec 10       	cpse	r14, r12
     666:	64 1d       	adc	r22, r4
     668:	b8 22       	and	r11, r24
     66a:	76 28       	or	r7, r6

0000066c <__ctors_end>:
     66c:	11 24       	eor	r1, r1
     66e:	1f be       	out	0x3f, r1	; 63
     670:	cf ef       	ldi	r28, 0xFF	; 255
     672:	d8 e0       	ldi	r29, 0x08	; 8
     674:	de bf       	out	0x3e, r29	; 62
     676:	cd bf       	out	0x3d, r28	; 61

00000678 <__do_copy_data>:
     678:	11 e0       	ldi	r17, 0x01	; 1
     67a:	a0 e0       	ldi	r26, 0x00	; 0
     67c:	b1 e0       	ldi	r27, 0x01	; 1
     67e:	e0 ec       	ldi	r30, 0xC0	; 192
     680:	f8 e5       	ldi	r31, 0x58	; 88
     682:	02 c0       	rjmp	.+4      	; 0x688 <.do_copy_data_start>

00000684 <.do_copy_data_loop>:
     684:	05 90       	lpm	r0, Z+
     686:	0d 92       	st	X+, r0

00000688 <.do_copy_data_start>:
     688:	a2 33       	cpi	r26, 0x32	; 50
     68a:	b1 07       	cpc	r27, r17
     68c:	d9 f7       	brne	.-10     	; 0x684 <.do_copy_data_loop>

0000068e <__do_clear_bss>:
     68e:	13 e0       	ldi	r17, 0x03	; 3
     690:	a2 e3       	ldi	r26, 0x32	; 50
     692:	b1 e0       	ldi	r27, 0x01	; 1
     694:	01 c0       	rjmp	.+2      	; 0x698 <.do_clear_bss_start>

00000696 <.do_clear_bss_loop>:
     696:	1d 92       	st	X+, r1

00000698 <.do_clear_bss_start>:
     698:	a3 34       	cpi	r26, 0x43	; 67
     69a:	b1 07       	cpc	r27, r17
     69c:	e1 f7       	brne	.-8      	; 0x696 <.do_clear_bss_loop>

0000069e <__do_global_ctors>:
     69e:	16 e0       	ldi	r17, 0x06	; 6
     6a0:	cc e6       	ldi	r28, 0x6C	; 108
     6a2:	d6 e0       	ldi	r29, 0x06	; 6
     6a4:	04 c0       	rjmp	.+8      	; 0x6ae <.do_global_ctors_start>

000006a6 <.do_global_ctors_loop>:
     6a6:	22 97       	sbiw	r28, 0x02	; 2
     6a8:	fe 01       	movw	r30, r28
     6aa:	0e 94 5a 2c 	call	0x58b4	; 0x58b4 <__tablejump__>

000006ae <.do_global_ctors_start>:
     6ae:	c4 36       	cpi	r28, 0x64	; 100
     6b0:	d1 07       	cpc	r29, r17
     6b2:	c9 f7       	brne	.-14     	; 0x6a6 <.do_global_ctors_loop>
     6b4:	0e 94 cc 28 	call	0x5198	; 0x5198 <main>
     6b8:	0c 94 5e 2c 	jmp	0x58bc	; 0x58bc <_exit>

000006bc <__bad_interrupt>:
     6bc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000006c0 <abort>:
     6c0:	81 e0       	ldi	r24, 0x01	; 1
     6c2:	90 e0       	ldi	r25, 0x00	; 0
     6c4:	f8 94       	cli
     6c6:	0c 94 5e 2c 	jmp	0x58bc	; 0x58bc <_exit>

000006ca <atoi>:
     6ca:	fc 01       	movw	r30, r24
     6cc:	88 27       	eor	r24, r24
     6ce:	99 27       	eor	r25, r25
     6d0:	e8 94       	clt
     6d2:	21 91       	ld	r18, Z+
     6d4:	20 32       	cpi	r18, 0x20	; 32
     6d6:	e9 f3       	breq	.-6      	; 0x6d2 <atoi+0x8>
     6d8:	29 30       	cpi	r18, 0x09	; 9
     6da:	10 f0       	brcs	.+4      	; 0x6e0 <atoi+0x16>
     6dc:	2e 30       	cpi	r18, 0x0E	; 14
     6de:	c8 f3       	brcs	.-14     	; 0x6d2 <atoi+0x8>
     6e0:	2b 32       	cpi	r18, 0x2B	; 43
     6e2:	41 f0       	breq	.+16     	; 0x6f4 <atoi+0x2a>
     6e4:	2d 32       	cpi	r18, 0x2D	; 45
     6e6:	39 f4       	brne	.+14     	; 0x6f6 <atoi+0x2c>
     6e8:	68 94       	set
     6ea:	04 c0       	rjmp	.+8      	; 0x6f4 <atoi+0x2a>
     6ec:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <__mulhi_const_10>
     6f0:	82 0f       	add	r24, r18
     6f2:	91 1d       	adc	r25, r1
     6f4:	21 91       	ld	r18, Z+
     6f6:	20 53       	subi	r18, 0x30	; 48
     6f8:	2a 30       	cpi	r18, 0x0A	; 10
     6fa:	c0 f3       	brcs	.-16     	; 0x6ec <atoi+0x22>
     6fc:	1e f4       	brtc	.+6      	; 0x704 <atoi+0x3a>
     6fe:	90 95       	com	r25
     700:	81 95       	neg	r24
     702:	9f 4f       	sbci	r25, 0xFF	; 255
     704:	08 95       	ret

00000706 <strlen_P>:
     706:	fc 01       	movw	r30, r24
     708:	05 90       	lpm	r0, Z+
     70a:	00 20       	and	r0, r0
     70c:	e9 f7       	brne	.-6      	; 0x708 <strlen_P+0x2>
     70e:	80 95       	com	r24
     710:	90 95       	com	r25
     712:	8e 0f       	add	r24, r30
     714:	9f 1f       	adc	r25, r31
     716:	08 95       	ret

00000718 <strtok_r>:
     718:	00 97       	sbiw	r24, 0x00	; 0
     71a:	31 f4       	brne	.+12     	; 0x728 <strtok_r+0x10>
     71c:	da 01       	movw	r26, r20
     71e:	8d 91       	ld	r24, X+
     720:	9c 91       	ld	r25, X
     722:	00 97       	sbiw	r24, 0x00	; 0
     724:	09 f4       	brne	.+2      	; 0x728 <strtok_r+0x10>
     726:	0e c0       	rjmp	.+28     	; 0x744 <strtok_r+0x2c>
     728:	dc 01       	movw	r26, r24
     72a:	fb 01       	movw	r30, r22
     72c:	3d 91       	ld	r19, X+
     72e:	21 91       	ld	r18, Z+
     730:	22 23       	and	r18, r18
     732:	19 f0       	breq	.+6      	; 0x73a <strtok_r+0x22>
     734:	32 17       	cp	r19, r18
     736:	c9 f3       	breq	.-14     	; 0x72a <strtok_r+0x12>
     738:	fa cf       	rjmp	.-12     	; 0x72e <strtok_r+0x16>
     73a:	33 23       	and	r19, r19
     73c:	31 f4       	brne	.+12     	; 0x74a <strtok_r+0x32>
     73e:	da 01       	movw	r26, r20
     740:	1d 92       	st	X+, r1
     742:	1c 92       	st	X, r1
     744:	88 27       	eor	r24, r24
     746:	99 27       	eor	r25, r25
     748:	08 95       	ret
     74a:	11 97       	sbiw	r26, 0x01	; 1
     74c:	af 93       	push	r26
     74e:	bf 93       	push	r27
     750:	fb 01       	movw	r30, r22
     752:	3d 91       	ld	r19, X+
     754:	21 91       	ld	r18, Z+
     756:	32 17       	cp	r19, r18
     758:	71 f4       	brne	.+28     	; 0x776 <strtok_r+0x5e>
     75a:	33 23       	and	r19, r19
     75c:	21 f4       	brne	.+8      	; 0x766 <strtok_r+0x4e>
     75e:	88 27       	eor	r24, r24
     760:	99 27       	eor	r25, r25
     762:	11 97       	sbiw	r26, 0x01	; 1
     764:	02 c0       	rjmp	.+4      	; 0x76a <strtok_r+0x52>
     766:	1e 92       	st	-X, r1
     768:	11 96       	adiw	r26, 0x01	; 1
     76a:	fa 01       	movw	r30, r20
     76c:	a1 93       	st	Z+, r26
     76e:	b0 83       	st	Z, r27
     770:	9f 91       	pop	r25
     772:	8f 91       	pop	r24
     774:	08 95       	ret
     776:	22 23       	and	r18, r18
     778:	69 f7       	brne	.-38     	; 0x754 <strtok_r+0x3c>
     77a:	ea cf       	rjmp	.-44     	; 0x750 <strtok_r+0x38>

0000077c <strupr>:
     77c:	dc 01       	movw	r26, r24
     77e:	6c 91       	ld	r22, X
     780:	61 56       	subi	r22, 0x61	; 97
     782:	6a 31       	cpi	r22, 0x1A	; 26
     784:	08 f0       	brcs	.+2      	; 0x788 <strupr+0xc>
     786:	60 5e       	subi	r22, 0xE0	; 224
     788:	6f 5b       	subi	r22, 0xBF	; 191
     78a:	6d 93       	st	X+, r22
     78c:	c1 f7       	brne	.-16     	; 0x77e <strupr+0x2>
     78e:	08 95       	ret

00000790 <__eerd_word>:
     790:	df 92       	push	r13
     792:	ef 92       	push	r14
     794:	ff 92       	push	r15
     796:	0f 93       	push	r16
     798:	1f 93       	push	r17
     79a:	7b 01       	movw	r14, r22
     79c:	8c 01       	movw	r16, r24
     79e:	fb 01       	movw	r30, r22
     7a0:	09 95       	icall
     7a2:	d8 2e       	mov	r13, r24
     7a4:	c8 01       	movw	r24, r16
     7a6:	01 96       	adiw	r24, 0x01	; 1
     7a8:	f7 01       	movw	r30, r14
     7aa:	09 95       	icall
     7ac:	98 2f       	mov	r25, r24
     7ae:	8d 2d       	mov	r24, r13
     7b0:	1f 91       	pop	r17
     7b2:	0f 91       	pop	r16
     7b4:	ff 90       	pop	r15
     7b6:	ef 90       	pop	r14
     7b8:	df 90       	pop	r13
     7ba:	08 95       	ret

000007bc <__eewr_word>:
     7bc:	df 92       	push	r13
     7be:	ef 92       	push	r14
     7c0:	ff 92       	push	r15
     7c2:	0f 93       	push	r16
     7c4:	1f 93       	push	r17
     7c6:	d7 2e       	mov	r13, r23
     7c8:	7a 01       	movw	r14, r20
     7ca:	8c 01       	movw	r16, r24
     7cc:	fa 01       	movw	r30, r20
     7ce:	09 95       	icall
     7d0:	c8 01       	movw	r24, r16
     7d2:	01 96       	adiw	r24, 0x01	; 1
     7d4:	6d 2d       	mov	r22, r13
     7d6:	f7 01       	movw	r30, r14
     7d8:	09 95       	icall
     7da:	1f 91       	pop	r17
     7dc:	0f 91       	pop	r16
     7de:	ff 90       	pop	r15
     7e0:	ef 90       	pop	r14
     7e2:	df 90       	pop	r13
     7e4:	08 95       	ret

000007e6 <__mulhi_const_10>:
     7e6:	7a e0       	ldi	r23, 0x0A	; 10
     7e8:	97 9f       	mul	r25, r23
     7ea:	90 2d       	mov	r25, r0
     7ec:	87 9f       	mul	r24, r23
     7ee:	80 2d       	mov	r24, r0
     7f0:	91 0d       	add	r25, r1
     7f2:	11 24       	eor	r1, r1
     7f4:	08 95       	ret

000007f6 <isRoomLit()>:

static bool isRoomLitFlag;

// Returns true if room/environs well enough lit for normal activity.
// Based on results of last call to readAmbientLight().
bool isRoomLit() { return(isRoomLitFlag); }
     7f6:	80 91 32 01 	lds	r24, 0x0132
     7fa:	08 95       	ret

000007fc <getAmbientLight()>:

// Ambient light levels in range [0,1023].
static int ambientLightLevel;

// Return previously-read (with readAmbientLight()) ambient light level in range [0,1023]; very fast.
int getAmbientLight() { return(ambientLightLevel); }
     7fc:	80 91 33 01 	lds	r24, 0x0133
     800:	90 91 34 01 	lds	r25, 0x0134
     804:	08 95       	ret

00000806 <readAmbientLight()>:
// Measure/store/return the current room ambient light levels in range [0,1023].
// This may consume significant power and time.
// Probably no need to do this more than (say) once per minute.
// This implementation expects LDR (1M dark resistance) from IO_POWER_UP to LDR_SENSOR_AIN and 100k to ground.
// (Not intended to be called from ISR.)
int readAmbientLight()
     806:	cf 93       	push	r28
     808:	df 93       	push	r29
  {
  power_intermittent_peripherals_enable(true);
     80a:	81 e0       	ldi	r24, 0x01	; 1
     80c:	0e 94 83 10 	call	0x2106	; 0x2106 <power_intermittent_peripherals_enable(bool)>
  const int al = analogueNoiseReducedRead(LDR_SENSOR_AIN, DEFAULT); // Vcc reference.
     810:	80 e0       	ldi	r24, 0x00	; 0
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	61 e0       	ldi	r22, 0x01	; 1
     816:	0e 94 9c 0e 	call	0x1d38	; 0x1d38 <analogueNoiseReducedRead(int, unsigned char)>
     81a:	ec 01       	movw	r28, r24
  power_intermittent_peripherals_disable();
     81c:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <power_intermittent_peripherals_disable()>

  // TODO: capture entropy from changed LS bits esp if reduced-noise version doesn't change.

  // Adjust room-lit flag, with hysteresis.
  if(al < LDR_THR_LOW)
     820:	c2 33       	cpi	r28, 0x32	; 50
     822:	d1 05       	cpc	r29, r1
     824:	1c f4       	brge	.+6      	; 0x82c <readAmbientLight()+0x26>
    { isRoomLitFlag = false; }
     826:	10 92 32 01 	sts	0x0132, r1
     82a:	12 c0       	rjmp	.+36     	; 0x850 <readAmbientLight()+0x4a>
  else if(al > LDR_THR_HIGH)
     82c:	c7 34       	cpi	r28, 0x47	; 71
     82e:	d1 05       	cpc	r29, r1
     830:	7c f0       	brlt	.+30     	; 0x850 <readAmbientLight()+0x4a>
    {
    // Take sharp transition from dark to light as possible indication of occupancy, eg light flicked on.
    // TODO: consider refusal to trigger from zero to avoid power-up in light conditions causing transition. 
    if((!isRoomLitFlag) && (ambientLightLevel < LDR_THR_LOW)) { markAsPossiblyOccupied(); }
     832:	80 91 32 01 	lds	r24, 0x0132
     836:	88 23       	and	r24, r24
     838:	41 f4       	brne	.+16     	; 0x84a <readAmbientLight()+0x44>
     83a:	80 91 33 01 	lds	r24, 0x0133
     83e:	90 91 34 01 	lds	r25, 0x0134
     842:	c2 97       	sbiw	r24, 0x32	; 50
     844:	14 f4       	brge	.+4      	; 0x84a <readAmbientLight()+0x44>
     846:	0e 94 77 06 	call	0xcee	; 0xcee <markAsPossiblyOccupied()>

    isRoomLitFlag = true;
     84a:	81 e0       	ldi	r24, 0x01	; 1
     84c:	80 93 32 01 	sts	0x0132, r24
    }

  // Store new value.
  ambientLightLevel = al;
     850:	d0 93 34 01 	sts	0x0134, r29
     854:	c0 93 33 01 	sts	0x0133, r28
  DEBUG_SERIAL_PRINT(isRoomLitFlag);
  DEBUG_SERIAL_PRINTLN();
#endif

  return(al);
  }
     858:	ce 01       	movw	r24, r28
     85a:	df 91       	pop	r29
     85c:	cf 91       	pop	r28
     85e:	08 95       	ret

00000860 <getTRVPercentOpen()>:
#include "Temp_Pot.h"
#include "UI_Minimal.h"

// Percentage open for local TRV being controlled in range [0,100]; 0 is closed/off and is also the initial state.
static uint8_t TRVPercentOpen;
uint8_t getTRVPercentOpen() { return(TRVPercentOpen); }
     860:	80 91 3d 01 	lds	r24, 0x013D
     864:	08 95       	ret

00000866 <getTargetTempC()>:

// Target temperature in Centigrade.
static uint8_t targetTempC;
uint8_t getTargetTempC() { return(targetTempC); }
     866:	80 91 3c 01 	lds	r24, 0x013C
     86a:	08 95       	ret

0000086c <getMinBoilerOnMinutes()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     86c:	f9 99       	sbic	0x1f, 1	; 31
     86e:	fe cf       	rjmp	.-4      	; 0x86c <getMinBoilerOnMinutes()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     870:	82 e1       	ldi	r24, 0x12	; 18
     872:	90 e0       	ldi	r25, 0x00	; 0
     874:	92 bd       	out	0x22, r25	; 34
     876:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     878:	f8 9a       	sbi	0x1f, 0	; 31
     87a:	80 b5       	in	r24, 0x20	; 32
#endif


#ifndef getMinBoilerOnMinutes
// Get minimum on (and off) time for pointer (minutes); zero if not in hub mode.
uint8_t getMinBoilerOnMinutes() { return(~eeprom_read_byte((uint8_t *)EE_START_MIN_BOILER_ON_MINS_INV)); }
     87c:	80 95       	com	r24
     87e:	08 95       	ret

00000880 <isLikelyOccupied()>:

// Returns true if the room appears to be likely occupied (with active users) now or recently.
// Operates on a timeout; calling markAsOccupied() restarts the timer.
// Defaults to false (and API still exists) when OCCUPANCY_SUPPORT not defined.
// Do not call from an ISR.
bool isLikelyOccupied() { return(0 != occupationCountdownM); }
     880:	80 91 3b 01 	lds	r24, 0x013B
     884:	81 11       	cpse	r24, r1
     886:	81 e0       	ldi	r24, 0x01	; 1
     888:	08 95       	ret

0000088a <isLikelyRecentlyOccupied()>:
// Returns true if the room appears to be likely occupied (with active users) recently.
// This uses the same timer as isOccupied() (restarted by markAsOccupied())
// but returns to false somewhat sooner for example to allow ramping up more costly occupancy detection methods
// and to allow some simple graduated occupancy responses.
// Do not call from an ISR.
bool isLikelyRecentlyOccupied() { return(occupationCountdownM > OCCUPATION_TIMEOUT_M/2); }
     88a:	90 e0       	ldi	r25, 0x00	; 0
     88c:	80 91 3b 01 	lds	r24, 0x013B
     890:	87 31       	cpi	r24, 0x17	; 23
     892:	08 f0       	brcs	.+2      	; 0x896 <isLikelyRecentlyOccupied()+0xc>
     894:	91 e0       	ldi	r25, 0x01	; 1
     896:	89 2f       	mov	r24, r25
     898:	08 95       	ret

0000089a <markAsOccupied()>:

// Call when some strong evidence of room occupation has occurred.
// Such evidence may include operation of buttons (etc) on the unit or PIR.
// Do not call from (for example) 'on' schedule change.
// Do not call from an ISR.
void markAsOccupied() { occupationCountdownM = OCCUPATION_TIMEOUT_M; }
     89a:	8d e2       	ldi	r24, 0x2D	; 45
     89c:	80 93 3b 01 	sts	0x013B, r24
     8a0:	08 95       	ret

000008a2 <getByHourStat(unsigned char, unsigned char)>:
// Get raw stats value for hour HH [0,23] from stats set N from non-volatile (EEPROM) store.
// A value of 0xff (255) means unset (or out of range); other values depend on which stats set is being used.
// The stats set is determined by the order in memory.
uint8_t getByHourStat(uint8_t hh, uint8_t statsSet)
  {
  if(statsSet > (EE_END_STATS - EE_START_STATS) / EE_STATS_SET_SIZE) { return((uint8_t) 0xff); } // Invalid set.
     8a2:	65 30       	cpi	r22, 0x05	; 5
     8a4:	98 f4       	brcc	.+38     	; 0x8cc <getByHourStat(unsigned char, unsigned char)+0x2a>
  if(hh > 23) { return((uint8_t) 0xff); } // Invalid hour.
     8a6:	88 31       	cpi	r24, 0x18	; 24
     8a8:	88 f4       	brcc	.+34     	; 0x8cc <getByHourStat(unsigned char, unsigned char)+0x2a>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     8aa:	f9 99       	sbic	0x1f, 1	; 31
     8ac:	fe cf       	rjmp	.-4      	; 0x8aa <getByHourStat(unsigned char, unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     8ae:	28 2f       	mov	r18, r24
     8b0:	30 e0       	ldi	r19, 0x00	; 0
     8b2:	20 50       	subi	r18, 0x00	; 0
     8b4:	3f 4f       	sbci	r19, 0xFF	; 255
     8b6:	88 e1       	ldi	r24, 0x18	; 24
     8b8:	68 9f       	mul	r22, r24
     8ba:	c0 01       	movw	r24, r0
     8bc:	11 24       	eor	r1, r1
     8be:	28 0f       	add	r18, r24
     8c0:	39 1f       	adc	r19, r25
     8c2:	32 bd       	out	0x22, r19	; 34
     8c4:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     8c6:	f8 9a       	sbi	0x1f, 0	; 31
     8c8:	80 b5       	in	r24, 0x20	; 32
     8ca:	08 95       	ret
  return(eeprom_read_byte((uint8_t *)(EE_START_STATS + (statsSet * (int)EE_STATS_SET_SIZE) + (int)hh)));
     8cc:	8f ef       	ldi	r24, 0xFF	; 255
  }
     8ce:	08 95       	ret

000008d0 <compressTempC16(int)>:
#define COMPRESSION_C16_HIGH_THR_AFTER (COMPRESSION_C16_LOW_THR_AFTER + ((COMPRESSION_C16_HIGH_THRESHOLD-COMPRESSION_C16_LOW_THRESHOLD)>>1)) // High threshold after compression.
#define COMPRESSION_C16_CEIL_VAL (100<<4) // Ceiling input value to compression.
#define COMPRESSION_C16_CEIL_VAL_AFTER (COMPRESSION_C16_HIGH_THR_AFTER + ((COMPRESSION_C16_CEIL_VAL-COMPRESSION_C16_HIGH_THRESHOLD) >> 3)) // Ceiling input value after compression.
uint8_t compressTempC16(int tempC16)
  {
  if(tempC16 <= 0) { return(0); } // Clamp negative values to zero.
     8d0:	18 16       	cp	r1, r24
     8d2:	19 06       	cpc	r1, r25
     8d4:	14 f0       	brlt	.+4      	; 0x8da <compressTempC16(int)+0xa>
     8d6:	80 e0       	ldi	r24, 0x00	; 0
     8d8:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_LOW_THRESHOLD) { return(tempC16 >> 3); } // Preserve 1 bit after the binary point (0.5C precision).
     8da:	8f 3f       	cpi	r24, 0xFF	; 255
     8dc:	91 05       	cpc	r25, r1
     8de:	09 f0       	breq	.+2      	; 0x8e2 <compressTempC16(int)+0x12>
     8e0:	34 f4       	brge	.+12     	; 0x8ee <compressTempC16(int)+0x1e>
     8e2:	43 e0       	ldi	r20, 0x03	; 3
     8e4:	95 95       	asr	r25
     8e6:	87 95       	ror	r24
     8e8:	4a 95       	dec	r20
     8ea:	e1 f7       	brne	.-8      	; 0x8e4 <compressTempC16(int)+0x14>
     8ec:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_HIGH_THRESHOLD)
     8ee:	21 e0       	ldi	r18, 0x01	; 1
     8f0:	80 38       	cpi	r24, 0x80	; 128
     8f2:	92 07       	cpc	r25, r18
     8f4:	34 f4       	brge	.+12     	; 0x902 <__stack+0x3>
    { return(((tempC16 - COMPRESSION_C16_LOW_THRESHOLD) >> 1) + COMPRESSION_C16_LOW_THR_AFTER); }
     8f6:	80 50       	subi	r24, 0x00	; 0
     8f8:	91 40       	sbci	r25, 0x01	; 1
     8fa:	95 95       	asr	r25
     8fc:	87 95       	ror	r24
     8fe:	80 5e       	subi	r24, 0xE0	; 224
     900:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_CEIL_VAL)
     902:	26 e0       	ldi	r18, 0x06	; 6
     904:	80 34       	cpi	r24, 0x40	; 64
     906:	92 07       	cpc	r25, r18
     908:	14 f0       	brlt	.+4      	; 0x90e <__stack+0xf>
     90a:	88 ef       	ldi	r24, 0xF8	; 248
     90c:	08 95       	ret
    { return(((tempC16 - COMPRESSION_C16_HIGH_THRESHOLD) >> 3) + COMPRESSION_C16_HIGH_THR_AFTER); }
     90e:	80 58       	subi	r24, 0x80	; 128
     910:	91 40       	sbci	r25, 0x01	; 1
     912:	23 e0       	ldi	r18, 0x03	; 3
     914:	95 95       	asr	r25
     916:	87 95       	ror	r24
     918:	2a 95       	dec	r18
     91a:	e1 f7       	brne	.-8      	; 0x914 <__stack+0x15>
     91c:	80 5a       	subi	r24, 0xA0	; 160
  return(COMPRESSION_C16_CEIL_VAL_AFTER);
  }
     91e:	08 95       	ret

00000920 <expandTempC16(unsigned char)>:

// Reverses range compression done by compressTempC16(); results in range [0,100], with varying precision based on original value.
// 0xff (or other invalid) input results in STATS_UNSET_INT. 
int expandTempC16(uint8_t cTemp)
  {
  if(cTemp < COMPRESSION_C16_LOW_THR_AFTER) { return(cTemp << 3); }
     920:	80 32       	cpi	r24, 0x20	; 32
     922:	40 f4       	brcc	.+16     	; 0x934 <expandTempC16(unsigned char)+0x14>
     924:	28 2f       	mov	r18, r24
     926:	30 e0       	ldi	r19, 0x00	; 0
     928:	73 e0       	ldi	r23, 0x03	; 3
     92a:	22 0f       	add	r18, r18
     92c:	33 1f       	adc	r19, r19
     92e:	7a 95       	dec	r23
     930:	e1 f7       	brne	.-8      	; 0x92a <expandTempC16(unsigned char)+0xa>
     932:	17 c0       	rjmp	.+46     	; 0x962 <expandTempC16(unsigned char)+0x42>
  if(cTemp < COMPRESSION_C16_HIGH_THR_AFTER)
     934:	80 36       	cpi	r24, 0x60	; 96
     936:	38 f4       	brcc	.+14     	; 0x946 <expandTempC16(unsigned char)+0x26>
    { return(((cTemp - COMPRESSION_C16_LOW_THR_AFTER) << 1) + COMPRESSION_C16_LOW_THRESHOLD); }
     938:	28 2f       	mov	r18, r24
     93a:	30 e0       	ldi	r19, 0x00	; 0
     93c:	22 0f       	add	r18, r18
     93e:	33 1f       	adc	r19, r19
     940:	20 54       	subi	r18, 0x40	; 64
     942:	3f 4f       	sbci	r19, 0xFF	; 255
     944:	0e c0       	rjmp	.+28     	; 0x962 <expandTempC16(unsigned char)+0x42>
  if(cTemp <= COMPRESSION_C16_CEIL_VAL_AFTER)
     946:	89 3f       	cpi	r24, 0xF9	; 249
     948:	18 f0       	brcs	.+6      	; 0x950 <expandTempC16(unsigned char)+0x30>
     94a:	2f ef       	ldi	r18, 0xFF	; 255
     94c:	3f e7       	ldi	r19, 0x7F	; 127
     94e:	09 c0       	rjmp	.+18     	; 0x962 <expandTempC16(unsigned char)+0x42>
    { return(((cTemp - COMPRESSION_C16_HIGH_THR_AFTER) << 3) + COMPRESSION_C16_HIGH_THRESHOLD); }
     950:	28 2f       	mov	r18, r24
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	53 e0       	ldi	r21, 0x03	; 3
     956:	22 0f       	add	r18, r18
     958:	33 1f       	adc	r19, r19
     95a:	5a 95       	dec	r21
     95c:	e1 f7       	brne	.-8      	; 0x956 <expandTempC16(unsigned char)+0x36>
     95e:	20 58       	subi	r18, 0x80	; 128
     960:	31 40       	sbci	r19, 0x01	; 1
  return(STATS_UNSET_INT); // Invalid/unset input.
  }
     962:	c9 01       	movw	r24, r18
     964:	08 95       	ret

00000966 <getMinValvePcReallyOpen()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     966:	f9 99       	sbic	0x1f, 1	; 31
     968:	fe cf       	rjmp	.-4      	; 0x966 <getMinValvePcReallyOpen()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     96a:	83 e1       	ldi	r24, 0x13	; 19
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	92 bd       	out	0x22, r25	; 34
     970:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     972:	f8 9a       	sbi	0x1f, 0	; 31
     974:	90 b5       	in	r25, 0x20	; 32
// At the boiler hub this is also the threshold precentage-open on eavesdropped requests that will call for heat.
// If no override is set then DEFAULT_MIN_VALVE_PC_REALLY_OPEN is used.
uint8_t getMinValvePcReallyOpen()
  {
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
  if((stored > 0) && (stored <= 100)) { return(stored); }
     976:	89 2f       	mov	r24, r25
     978:	81 50       	subi	r24, 0x01	; 1
     97a:	84 36       	cpi	r24, 0x64	; 100
     97c:	08 f0       	brcs	.+2      	; 0x980 <getMinValvePcReallyOpen()+0x1a>
     97e:	9a e0       	ldi	r25, 0x0A	; 10
  return(DEFAULT_MIN_VALVE_PC_REALLY_OPEN);
  }
     980:	89 2f       	mov	r24, r25
     982:	08 95       	ret

00000984 <zapStats(unsigned int)>:

// Clear all collected statistics, eg when moving device to a new room or at a major time change.
// Requires 1.8ms per byte for each byte that actually needs erasing.
//   * maxBytesToErase limit the number of bytes erased to this; strictly positive, else 0 to allow 65536
// Returns true if finished with all bytes erased.
bool zapStats(uint16_t maxBytesToErase)
     984:	0f 93       	push	r16
     986:	1f 93       	push	r17
     988:	cf 93       	push	r28
     98a:	df 93       	push	r29
     98c:	8c 01       	movw	r16, r24
     98e:	c0 e0       	ldi	r28, 0x00	; 0
     990:	d1 e0       	ldi	r29, 0x01	; 1
  {
  for(uint8_t *p = (uint8_t *)EE_START_STATS; p <= (uint8_t *)EE_END_STATS; ++p)
    { if(eeprom_smart_erase_byte(p)) { if(--maxBytesToErase == 0) { return(false); } } } // Stop if out of time...
     992:	ce 01       	movw	r24, r28
     994:	0e 94 7e 07 	call	0xefc	; 0xefc <eeprom_smart_erase_byte(unsigned char*)>
     998:	88 23       	and	r24, r24
     99a:	29 f0       	breq	.+10     	; 0x9a6 <zapStats(unsigned int)+0x22>
     99c:	01 50       	subi	r16, 0x01	; 1
     99e:	10 40       	sbci	r17, 0x00	; 0
     9a0:	11 f4       	brne	.+4      	; 0x9a6 <zapStats(unsigned int)+0x22>
     9a2:	80 e0       	ldi	r24, 0x00	; 0
     9a4:	06 c0       	rjmp	.+12     	; 0x9b2 <zapStats(unsigned int)+0x2e>
// Requires 1.8ms per byte for each byte that actually needs erasing.
//   * maxBytesToErase limit the number of bytes erased to this; strictly positive, else 0 to allow 65536
// Returns true if finished with all bytes erased.
bool zapStats(uint16_t maxBytesToErase)
  {
  for(uint8_t *p = (uint8_t *)EE_START_STATS; p <= (uint8_t *)EE_END_STATS; ++p)
     9a6:	21 96       	adiw	r28, 0x01	; 1
     9a8:	81 e0       	ldi	r24, 0x01	; 1
     9aa:	c8 37       	cpi	r28, 0x78	; 120
     9ac:	d8 07       	cpc	r29, r24
     9ae:	89 f7       	brne	.-30     	; 0x992 <zapStats(unsigned int)+0xe>
     9b0:	81 e0       	ldi	r24, 0x01	; 1
    { if(eeprom_smart_erase_byte(p)) { if(--maxBytesToErase == 0) { return(false); } } } // Stop if out of time...
  return(true); // All done.
  }
     9b2:	df 91       	pop	r29
     9b4:	cf 91       	pop	r28
     9b6:	1f 91       	pop	r17
     9b8:	0f 91       	pop	r16
     9ba:	08 95       	ret

000009bc <setMinValvePcReallyOpen(unsigned char)>:
  }

// Set percent open to be considered really open.
// Applies to local valve and, at hub, to calls for remote calls for heat.
// Any out-of-range value (eg >100) clears the override and DEFAULT_MIN_VALVE_PC_REALLY_OPEN will be used.
void setMinValvePcReallyOpen(uint8_t percent)
     9bc:	68 2f       	mov	r22, r24
  {
  if((percent > 100) || (percent == 0) || (percent == DEFAULT_MIN_VALVE_PC_REALLY_OPEN))
     9be:	81 50       	subi	r24, 0x01	; 1
     9c0:	84 36       	cpi	r24, 0x64	; 100
     9c2:	10 f4       	brcc	.+4      	; 0x9c8 <setMinValvePcReallyOpen(unsigned char)+0xc>
     9c4:	6a 30       	cpi	r22, 0x0A	; 10
     9c6:	29 f4       	brne	.+10     	; 0x9d2 <setMinValvePcReallyOpen(unsigned char)+0x16>
    {
    // Bad / out-of-range / default value so erase stored value if not already so.
    eeprom_smart_erase_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
     9c8:	83 e1       	ldi	r24, 0x13	; 19
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	0e 94 7e 07 	call	0xefc	; 0xefc <eeprom_smart_erase_byte(unsigned char*)>
     9d0:	08 95       	ret
    return;
    }
  // Store specified value with as low wear as possible.
  eeprom_smart_update_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN, percent);
     9d2:	83 e1       	ldi	r24, 0x13	; 19
     9d4:	90 e0       	ldi	r25, 0x00	; 0
     9d6:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
     9da:	08 95       	ret

000009dc <setMinBoilerOnMinutes(unsigned char)>:
#endif

#ifndef setMinBoilerOnMinutes
// Set minimum on (and off) time for pointer (minutes); zero to disable hub mode.
// Suggested minimum of 4 minutes for gas combi; much longer for heat pumps for example.
void setMinBoilerOnMinutes(uint8_t mins) { eeprom_smart_update_byte((uint8_t *)EE_START_MIN_BOILER_ON_MINS_INV, ~(mins)); }
     9dc:	68 2f       	mov	r22, r24
     9de:	60 95       	com	r22
     9e0:	82 e1       	ldi	r24, 0x12	; 18
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
     9e8:	08 95       	ret

000009ea <hasEcoBias()>:
#if defined(TEMP_POT_AVAILABLE)
// If true (the default) then the system has an 'Eco' energy-saving bias, else it has a 'comfort' bias.
// Several system parameters are adjusted depending on the bias,
// with 'eco' slanted toward saving energy, eg with lower target temperatures and shorter on-times.
// TRUE IF TEMP POT LESS THAN HALF WAY.
bool hasEcoBias() { return(getTempPotReducedNoise() < 128); }
     9ea:	0e 94 b7 15 	call	0x2b6e	; 0x2b6e <getTempPotReducedNoise()>
     9ee:	80 95       	com	r24
     9f0:	88 1f       	adc	r24, r24
     9f2:	88 27       	eor	r24, r24
     9f4:	88 1f       	adc	r24, r24
     9f6:	08 95       	ret

000009f8 <getFROSTTargetC()>:
uint8_t getFROSTTargetC()
  {
  // Crudely select between eco/comfort FROST levels at the half-way mark.
  // Should not be critical enough to worry over.
  // TODO: used stored value as base/minimum.
  if(!hasEcoBias()) { return(BIASCOM_FROST); }
     9f8:	0e 94 f5 04 	call	0x9ea	; 0x9ea <hasEcoBias()>
     9fc:	88 23       	and	r24, r24
     9fe:	11 f0       	breq	.+4      	; 0xa04 <getFROSTTargetC()+0xc>
     a00:	85 e0       	ldi	r24, 0x05	; 5
     a02:	08 95       	ret
     a04:	8a e0       	ldi	r24, 0x0A	; 10
  return(BIASECO_FROST); // Default is 'eco' notion of frost protection.
  }
     a06:	08 95       	ret

00000a08 <getWARMTargetC()>:
// Get 'WARM' target in C; no lower than getFROSTTargetC() returns, strictly positive, in range [MIN_TARGET_C,MAX_TARGET_C].
#if defined(TEMP_POT_AVAILABLE)
// Derived from temperature pot position.
uint8_t getWARMTargetC()
  {
  const uint8_t pot = getTempPotReducedNoise();
     a08:	0e 94 b7 15 	call	0x2b6e	; 0x2b6e <getTempPotReducedNoise()>
  // Temp ranges from eco-1C to comfort+1C levels across full (reduced jitter) [0,255] pot range.
  // TODO: used stored value as base.
  const uint8_t range = (BIASCOM_WARM+1) - (BIASECO_WARM-1) + 1;
  const int band = 256 / range;
  if(pot >= 256 - band) { return(BIASCOM_WARM+1); } // At top...
     a0c:	86 3d       	cpi	r24, 0xD6	; 214
     a0e:	10 f0       	brcs	.+4      	; 0xa14 <getWARMTargetC()+0xc>
     a10:	85 e1       	ldi	r24, 0x15	; 21
     a12:	08 95       	ret
  if(pot < band) { return(BIASECO_WARM-1); } // At bottom...
     a14:	8a 32       	cpi	r24, 0x2A	; 42
     a16:	10 f4       	brcc	.+4      	; 0xa1c <getWARMTargetC()+0x14>
     a18:	80 e1       	ldi	r24, 0x10	; 16
     a1a:	08 95       	ret
  return((pot / band) + BIASECO_WARM-1); // Intermediate (requires expensive division).
     a1c:	6a e2       	ldi	r22, 0x2A	; 42
     a1e:	0e 94 03 2c 	call	0x5806	; 0x5806 <__udivmodqi4>
     a22:	80 5f       	subi	r24, 0xF0	; 240
  }
     a24:	08 95       	ret

00000a26 <shouldBeWarmedAtHour(unsigned char)>:

// Returns true iff room likely to be occupied and need warming at the specified hour's sample point based on collected stats.
// Used for predictively warming a room in smart mode and for choosing setback depths.
// Returns false if no good evidence to warm the room at the given time based on past history over about one week.
//   * hh hour to check for predictive warming [0,23]
bool shouldBeWarmedAtHour(const uint_least8_t hh)
     a26:	cf 93       	push	r28
     a28:	df 93       	push	r29
  {
#ifndef OMIT_MODULE_LDROCCUPANCYDETECTION
  // Return false if the sample hour's historic ambient light level falls in the bottom quartile.
  // Thus avoid any 'smart' warming for at least 25% of the daily cycle.
  const uint8_t smoothedAmbLight = eeprom_read_byte((uint8_t *)(EE_START_LAST_AMBLIGHT_BY_HOUR_SMOOTHED + hh));
     a2a:	48 2f       	mov	r20, r24
     a2c:	50 e0       	ldi	r21, 0x00	; 0
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     a2e:	f9 99       	sbic	0x1f, 1	; 31
     a30:	fe cf       	rjmp	.-4      	; 0xa2e <shouldBeWarmedAtHour(unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     a32:	48 5b       	subi	r20, 0xB8	; 184
     a34:	5e 4f       	sbci	r21, 0xFE	; 254
     a36:	52 bd       	out	0x22, r21	; 34
     a38:	41 bd       	out	0x21, r20	; 33
     a3a:	48 54       	subi	r20, 0x48	; 72
     a3c:	51 40       	sbci	r21, 0x01	; 1
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     a3e:	f8 9a       	sbi	0x1f, 0	; 31
     a40:	60 b5       	in	r22, 0x20	; 32
     a42:	28 e4       	ldi	r18, 0x48	; 72
     a44:	31 e0       	ldi	r19, 0x01	; 1
     a46:	90 e0       	ldi	r25, 0x00	; 0
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     a48:	f9 99       	sbic	0x1f, 1	; 31
     a4a:	fe cf       	rjmp	.-4      	; 0xa48 <shouldBeWarmedAtHour(unsigned char)+0x22>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     a4c:	32 bd       	out	0x22, r19	; 34
     a4e:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     a50:	f8 9a       	sbi	0x1f, 0	; 31
     a52:	80 b5       	in	r24, 0x20	; 32
  uint8_t valuesHigher = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
    {
    const uint8_t v = eeprom_read_byte(sE); 
    if(STATS_UNSET_INT == v) { return(false); } // Abort if not a full set of stats (eg at least one full days' worth). 
    if(v > sample) { if(++valuesHigher >= 18) { return(true); } } // Stop as soon as known to be in lower quartile.
     a54:	68 17       	cp	r22, r24
     a56:	20 f4       	brcc	.+8      	; 0xa60 <shouldBeWarmedAtHour(unsigned char)+0x3a>
     a58:	9f 5f       	subi	r25, 0xFF	; 255
     a5a:	92 31       	cpi	r25, 0x12	; 18
     a5c:	08 f0       	brcs	.+2      	; 0xa60 <shouldBeWarmedAtHour(unsigned char)+0x3a>
     a5e:	55 c0       	rjmp	.+170    	; 0xb0a <shouldBeWarmedAtHour(unsigned char)+0xe4>
//   * s is start of (24) sample set in EEPROM
//   * sample to be tested for being in lower quartile
static bool inBottomQuartile(uint8_t *sE, const uint8_t sample)
  {
  uint8_t valuesHigher = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
     a60:	2f 5f       	subi	r18, 0xFF	; 255
     a62:	3f 4f       	sbci	r19, 0xFF	; 255
     a64:	81 e0       	ldi	r24, 0x01	; 1
     a66:	20 36       	cpi	r18, 0x60	; 96
     a68:	38 07       	cpc	r19, r24
     a6a:	71 f7       	brne	.-36     	; 0xa48 <shouldBeWarmedAtHour(unsigned char)+0x22>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     a6c:	f9 99       	sbic	0x1f, 1	; 31
     a6e:	fe cf       	rjmp	.-4      	; 0xa6c <shouldBeWarmedAtHour(unsigned char)+0x46>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     a70:	40 5a       	subi	r20, 0xA0	; 160
     a72:	5e 4f       	sbci	r21, 0xFE	; 254
     a74:	52 bd       	out	0x22, r21	; 34
     a76:	41 bd       	out	0x21, r20	; 33
     a78:	40 56       	subi	r20, 0x60	; 96
     a7a:	51 40       	sbci	r21, 0x01	; 1
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     a7c:	f8 9a       	sbi	0x1f, 0	; 31
     a7e:	80 b5       	in	r24, 0x20	; 32
#endif

  // Return false if no WARM mode this hour for the last week (ie the unit needs reminding at least once per week).
  // Return true if this hour was in WARM mode yesterday or a week ago, and at least one other day.
  const uint8_t warmHistory = eeprom_read_byte((uint8_t *)(EE_START_LAST_WARMMODE_BY_HOUR + hh));
  if(0 == (0x80 & warmHistory)) // This hour has a history.
     a80:	87 fd       	sbrc	r24, 7
     a82:	0e c0       	rjmp	.+28     	; 0xaa0 <shouldBeWarmedAtHour(unsigned char)+0x7a>
    {
    if(0 == warmHistory) // No explicit WARM for a week at this hour, so prevent 'smart' warming.
     a84:	88 23       	and	r24, r24
     a86:	09 f4       	brne	.+2      	; 0xa8a <shouldBeWarmedAtHour(unsigned char)+0x64>
     a88:	40 c0       	rjmp	.+128    	; 0xb0a <shouldBeWarmedAtHour(unsigned char)+0xe4>
      { return(false); }
    if((0 != (0x41 & warmHistory)) && (0 != (0x3e & warmHistory)))
     a8a:	28 2f       	mov	r18, r24
     a8c:	30 e0       	ldi	r19, 0x00	; 0
     a8e:	c9 01       	movw	r24, r18
     a90:	81 74       	andi	r24, 0x41	; 65
     a92:	90 70       	andi	r25, 0x00	; 0
     a94:	89 2b       	or	r24, r25
     a96:	21 f0       	breq	.+8      	; 0xaa0 <shouldBeWarmedAtHour(unsigned char)+0x7a>
     a98:	2e 73       	andi	r18, 0x3E	; 62
     a9a:	30 70       	andi	r19, 0x00	; 0
     a9c:	23 2b       	or	r18, r19
     a9e:	99 f5       	brne	.+102    	; 0xb06 <shouldBeWarmedAtHour(unsigned char)+0xe0>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     aa0:	f9 99       	sbic	0x1f, 1	; 31
     aa2:	fe cf       	rjmp	.-4      	; 0xaa0 <shouldBeWarmedAtHour(unsigned char)+0x7a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     aa4:	48 5e       	subi	r20, 0xE8	; 232
     aa6:	5e 4f       	sbci	r21, 0xFE	; 254
     aa8:	52 bd       	out	0x22, r21	; 34
     aaa:	41 bd       	out	0x21, r20	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     aac:	f8 9a       	sbi	0x1f, 0	; 31
     aae:	80 b5       	in	r24, 0x20	; 32

// Reverses range compression done by compressTempC16(); results in range [0,100], with varying precision based on original value.
// 0xff (or other invalid) input results in STATS_UNSET_INT. 
int expandTempC16(uint8_t cTemp)
  {
  if(cTemp < COMPRESSION_C16_LOW_THR_AFTER) { return(cTemp << 3); }
     ab0:	80 32       	cpi	r24, 0x20	; 32
     ab2:	40 f4       	brcc	.+16     	; 0xac4 <shouldBeWarmedAtHour(unsigned char)+0x9e>
     ab4:	c8 2f       	mov	r28, r24
     ab6:	d0 e0       	ldi	r29, 0x00	; 0
     ab8:	b3 e0       	ldi	r27, 0x03	; 3
     aba:	cc 0f       	add	r28, r28
     abc:	dd 1f       	adc	r29, r29
     abe:	ba 95       	dec	r27
     ac0:	e1 f7       	brne	.-8      	; 0xaba <shouldBeWarmedAtHour(unsigned char)+0x94>
     ac2:	14 c0       	rjmp	.+40     	; 0xaec <shouldBeWarmedAtHour(unsigned char)+0xc6>
  if(cTemp < COMPRESSION_C16_HIGH_THR_AFTER)
     ac4:	80 36       	cpi	r24, 0x60	; 96
     ac6:	38 f4       	brcc	.+14     	; 0xad6 <shouldBeWarmedAtHour(unsigned char)+0xb0>
    { return(((cTemp - COMPRESSION_C16_LOW_THR_AFTER) << 1) + COMPRESSION_C16_LOW_THRESHOLD); }
     ac8:	c8 2f       	mov	r28, r24
     aca:	d0 e0       	ldi	r29, 0x00	; 0
     acc:	cc 0f       	add	r28, r28
     ace:	dd 1f       	adc	r29, r29
     ad0:	c0 54       	subi	r28, 0x40	; 64
     ad2:	df 4f       	sbci	r29, 0xFF	; 255
     ad4:	0b c0       	rjmp	.+22     	; 0xaec <shouldBeWarmedAtHour(unsigned char)+0xc6>
  if(cTemp <= COMPRESSION_C16_CEIL_VAL_AFTER)
     ad6:	89 3f       	cpi	r24, 0xF9	; 249
     ad8:	c0 f4       	brcc	.+48     	; 0xb0a <shouldBeWarmedAtHour(unsigned char)+0xe4>
    { return(((cTemp - COMPRESSION_C16_HIGH_THR_AFTER) << 3) + COMPRESSION_C16_HIGH_THRESHOLD); }
     ada:	c8 2f       	mov	r28, r24
     adc:	d0 e0       	ldi	r29, 0x00	; 0
     ade:	f3 e0       	ldi	r31, 0x03	; 3
     ae0:	cc 0f       	add	r28, r28
     ae2:	dd 1f       	adc	r29, r29
     ae4:	fa 95       	dec	r31
     ae6:	e1 f7       	brne	.-8      	; 0xae0 <shouldBeWarmedAtHour(unsigned char)+0xba>
     ae8:	c0 58       	subi	r28, 0x80	; 128
     aea:	d1 40       	sbci	r29, 0x01	; 1
  DEBUG_SERIAL_PRINT(hh);
  DEBUG_SERIAL_PRINT_FLASHSTRING("h is ");
  DEBUG_SERIAL_PRINT(smoothedTempHHNext >> 4);
  DEBUG_SERIAL_PRINTLN();
#endif
  if((STATS_UNSET_INT != smoothedTempHHNext) && (((smoothedTempHHNext+8)>>4) >= getWARMTargetC()))
     aec:	0e 94 04 05 	call	0xa08	; 0xa08 <getWARMTargetC()>
     af0:	20 e0       	ldi	r18, 0x00	; 0
     af2:	28 96       	adiw	r28, 0x08	; 8
     af4:	e4 e0       	ldi	r30, 0x04	; 4
     af6:	d5 95       	asr	r29
     af8:	c7 95       	ror	r28
     afa:	ea 95       	dec	r30
     afc:	e1 f7       	brne	.-8      	; 0xaf6 <shouldBeWarmedAtHour(unsigned char)+0xd0>
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	c8 17       	cp	r28, r24
     b02:	d9 07       	cpc	r29, r25
     b04:	1c f0       	brlt	.+6      	; 0xb0c <shouldBeWarmedAtHour(unsigned char)+0xe6>
     b06:	21 e0       	ldi	r18, 0x01	; 1
     b08:	01 c0       	rjmp	.+2      	; 0xb0c <shouldBeWarmedAtHour(unsigned char)+0xe6>
     b0a:	20 e0       	ldi	r18, 0x00	; 0
    { return(true); }

  // No good evidence for room to be warmed for specified hour.
  return(false);
  }
     b0c:	82 2f       	mov	r24, r18
     b0e:	df 91       	pop	r29
     b10:	cf 91       	pop	r28
     b12:	08 95       	ret

00000b14 <smoothStatsValue(unsigned char, unsigned char)>:

// Compute new linearly-smoothed value given old smoothed value and new value.
// Guaranteed not to produce a value higher than the max of the old smoothed value and the new value.
// Uses stochastic rounding to nearest to allow nominally sub-lsb values to have an effect over time.
// Usually only made public for unit testing.
uint8_t smoothStatsValue(const uint8_t oldSmoothed, const uint8_t newValue)
     b14:	0f 93       	push	r16
     b16:	1f 93       	push	r17
     b18:	18 2f       	mov	r17, r24
     b1a:	06 2f       	mov	r16, r22
  {
  if(oldSmoothed == newValue) { return(oldSmoothed); } // Optimisation: smoothed value is unchanged if new value is the same as extant.
     b1c:	86 17       	cp	r24, r22
     b1e:	b9 f0       	breq	.+46     	; 0xb4e <smoothStatsValue(unsigned char, unsigned char)+0x3a>
  // Compute and update with new stochastically-rounded exponentially-smoothed ("Brown's simple exponential smoothing") value.
  // Stochastic rounding allows sub-lsb values to have an effect over time.
  const uint8_t stocAdd = randRNG8() & ((1 << STATS_SMOOTH_SHIFT) - 1); // Allows sub-lsb values to have an effect over time.
     b20:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <randRNG8()>
  DEBUG_SERIAL_PRINT_FLASHSTRING("stocAdd=");
  DEBUG_SERIAL_PRINT(stocAdd);
  DEBUG_SERIAL_PRINTLN();
#endif
  // Do arithmetic in 16 bits to avoid over-/under- flows.
  return((uint8_t) (((((uint16_t) oldSmoothed) << STATS_SMOOTH_SHIFT) - ((uint16_t)oldSmoothed) + ((uint16_t)newValue) + stocAdd) >> STATS_SMOOTH_SHIFT));
     b24:	21 2f       	mov	r18, r17
     b26:	30 e0       	ldi	r19, 0x00	; 0
     b28:	a9 01       	movw	r20, r18
     b2a:	93 e0       	ldi	r25, 0x03	; 3
     b2c:	44 0f       	add	r20, r20
     b2e:	55 1f       	adc	r21, r21
     b30:	9a 95       	dec	r25
     b32:	e1 f7       	brne	.-8      	; 0xb2c <smoothStatsValue(unsigned char, unsigned char)+0x18>
     b34:	42 1b       	sub	r20, r18
     b36:	53 0b       	sbc	r21, r19
     b38:	87 70       	andi	r24, 0x07	; 7
     b3a:	48 0f       	add	r20, r24
     b3c:	51 1d       	adc	r21, r1
     b3e:	40 0f       	add	r20, r16
     b40:	51 1d       	adc	r21, r1
     b42:	13 e0       	ldi	r17, 0x03	; 3
     b44:	56 95       	lsr	r21
     b46:	47 95       	ror	r20
     b48:	1a 95       	dec	r17
     b4a:	e1 f7       	brne	.-8      	; 0xb44 <smoothStatsValue(unsigned char, unsigned char)+0x30>
     b4c:	14 2f       	mov	r17, r20
  }
     b4e:	81 2f       	mov	r24, r17
     b50:	1f 91       	pop	r17
     b52:	0f 91       	pop	r16
     b54:	08 95       	ret

00000b56 <sampleStats(bool)>:
// Call this once per hour with fullSample==true, as near the end of the hour as possible;
// this will update the non-volatile stats record for the current hour.
// Optionally call this at a small (2--10) even number of evenly-spaced number of other times thoughout the hour
// with fullSample=false to sub-sample (and these may receive lower weighting or be ignored).
// (EEPROM wear should not be an issue at this update rate in normal use.)
void sampleStats(const bool fullSample)
     b56:	ef 92       	push	r14
     b58:	ff 92       	push	r15
     b5a:	0f 93       	push	r16
     b5c:	1f 93       	push	r17
     b5e:	cf 93       	push	r28
     b60:	df 93       	push	r29
     b62:	08 2f       	mov	r16, r24
  {
  // (Sub-)sample processing.
  static uint8_t sampleCount; // General sub-sample count; initially zero, and zeroed after each full sample.
  const bool firstSample = (0 == sampleCount++);
     b64:	80 91 3a 01 	lds	r24, 0x013A
     b68:	10 e0       	ldi	r17, 0x00	; 0
     b6a:	88 23       	and	r24, r24
     b6c:	09 f4       	brne	.+2      	; 0xb70 <sampleStats(bool)+0x1a>
     b6e:	11 e0       	ldi	r17, 0x01	; 1
     b70:	8f 5f       	subi	r24, 0xFF	; 255
     b72:	80 93 3a 01 	sts	0x013A, r24
  // WARM mode count.
  static int8_t warmCount; // Sub-sample WARM count; initially zero, and zeroed after each full sample.
  if(inWarmModeDebounced()) { ++warmCount; } else { --warmCount; }
     b76:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <inWarmModeDebounced()>
     b7a:	90 91 39 01 	lds	r25, 0x0139
     b7e:	88 23       	and	r24, r24
     b80:	11 f0       	breq	.+4      	; 0xb86 <sampleStats(bool)+0x30>
     b82:	9f 5f       	subi	r25, 0xFF	; 255
     b84:	01 c0       	rjmp	.+2      	; 0xb88 <sampleStats(bool)+0x32>
     b86:	91 50       	subi	r25, 0x01	; 1
     b88:	90 93 39 01 	sts	0x0139, r25
  // Ambient light.
  const int ambLight = getAmbientLight();
     b8c:	0e 94 fe 03 	call	0x7fc	; 0x7fc <getAmbientLight()>
     b90:	9c 01       	movw	r18, r24
  static int ambLightTotal;
  ambLightTotal = firstSample ? ambLight : (ambLightTotal + ambLight);
     b92:	11 23       	and	r17, r17
     b94:	31 f4       	brne	.+12     	; 0xba2 <sampleStats(bool)+0x4c>
     b96:	80 91 37 01 	lds	r24, 0x0137
     b9a:	90 91 38 01 	lds	r25, 0x0138
     b9e:	28 0f       	add	r18, r24
     ba0:	39 1f       	adc	r19, r25
     ba2:	30 93 38 01 	sts	0x0138, r19
     ba6:	20 93 37 01 	sts	0x0137, r18
  const int tempC16 = getTemperatureC16();
     baa:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <getTemperatureC16()>
     bae:	9c 01       	movw	r18, r24
  static int tempC16Total;
  tempC16Total = firstSample ? tempC16 : (tempC16Total + tempC16);
     bb0:	11 23       	and	r17, r17
     bb2:	31 f4       	brne	.+12     	; 0xbc0 <sampleStats(bool)+0x6a>
     bb4:	80 91 35 01 	lds	r24, 0x0135
     bb8:	90 91 36 01 	lds	r25, 0x0136
     bbc:	28 0f       	add	r18, r24
     bbe:	39 1f       	adc	r19, r25
     bc0:	30 93 36 01 	sts	0x0136, r19
     bc4:	20 93 35 01 	sts	0x0135, r18
  if(!fullSample) { return; } // Only accumulate values cached until a full sample.
     bc8:	00 23       	and	r16, r16
     bca:	09 f4       	brne	.+2      	; 0xbce <sampleStats(bool)+0x78>
     bcc:	89 c0       	rjmp	.+274    	; 0xce0 <sampleStats(bool)+0x18a>

  const uint_least8_t hh = getHoursLT(); // Get the current local-time hour...
     bce:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <getHoursLT()>
     bd2:	18 2f       	mov	r17, r24

  // Scale and constrain last-read temperature to valid range for stats.
  const uint8_t temp = compressTempC16((tempC16Total + (sampleCount/2)) / sampleCount);
     bd4:	60 91 3a 01 	lds	r22, 0x013A
     bd8:	26 2f       	mov	r18, r22
     bda:	26 95       	lsr	r18
     bdc:	80 91 35 01 	lds	r24, 0x0135
     be0:	90 91 36 01 	lds	r25, 0x0136
     be4:	82 0f       	add	r24, r18
     be6:	91 1d       	adc	r25, r1
     be8:	70 e0       	ldi	r23, 0x00	; 0
     bea:	0e 94 23 2c 	call	0x5846	; 0x5846 <__divmodhi4>
     bee:	cb 01       	movw	r24, r22
     bf0:	0e 94 68 04 	call	0x8d0	; 0x8d0 <compressTempC16(int)>
     bf4:	08 2f       	mov	r16, r24
  // Update the last-sample slot using the mean samples value.
  eeprom_smart_update_byte((uint8_t *)(EE_START_LAST_TEMP_BY_HOUR + hh), temp);
     bf6:	e1 2e       	mov	r14, r17
     bf8:	ff 24       	eor	r15, r15
     bfa:	c7 01       	movw	r24, r14
     bfc:	80 50       	subi	r24, 0x00	; 0
     bfe:	9f 4f       	sbci	r25, 0xFF	; 255
     c00:	60 2f       	mov	r22, r16
     c02:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
  // If existing smoothed value unset or invalid, use new one as is, else fold in.
  uint8_t *const phT = (uint8_t *)(EE_START_LAST_TEMP_BY_HOUR_SMOOTHED + hh);
     c06:	e7 01       	movw	r28, r14
     c08:	c8 5e       	subi	r28, 0xE8	; 232
     c0a:	de 4f       	sbci	r29, 0xFE	; 254
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     c0c:	f9 99       	sbic	0x1f, 1	; 31
     c0e:	fe cf       	rjmp	.-4      	; 0xc0c <sampleStats(bool)+0xb6>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     c10:	d2 bd       	out	0x22, r29	; 34
     c12:	c1 bd       	out	0x21, r28	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     c14:	f8 9a       	sbi	0x1f, 0	; 31
     c16:	80 b5       	in	r24, 0x20	; 32
  const uint8_t tempSmoothed = eeprom_read_byte(phT);
  if(tempSmoothed > MAX_STATS_TEMP) { eeprom_smart_update_byte(phT, temp); }
     c18:	89 3f       	cpi	r24, 0xF9	; 249
     c1a:	18 f0       	brcs	.+6      	; 0xc22 <sampleStats(bool)+0xcc>
     c1c:	ce 01       	movw	r24, r28
     c1e:	60 2f       	mov	r22, r16
     c20:	05 c0       	rjmp	.+10     	; 0xc2c <sampleStats(bool)+0xd6>
  else { eeprom_smart_update_byte(phT, smoothStatsValue(tempSmoothed, temp)); }
     c22:	60 2f       	mov	r22, r16
     c24:	0e 94 8a 05 	call	0xb14	; 0xb14 <smoothStatsValue(unsigned char, unsigned char)>
     c28:	68 2f       	mov	r22, r24
     c2a:	ce 01       	movw	r24, r28
     c2c:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>

  // Scale and constrain mean ambient-light value to valid range for stats; very top of range is compressed to retain maximum gamut.
  const uint8_t ambLShifted = (uint8_t) ((ambLightTotal + (sampleCount<<1)) / (sampleCount<<2));
     c30:	80 91 3a 01 	lds	r24, 0x013A
     c34:	90 e0       	ldi	r25, 0x00	; 0
  const uint8_t ambL = min(ambLShifted, MAX_STATS_AMBLIGHT);
     c36:	20 91 37 01 	lds	r18, 0x0137
     c3a:	30 91 38 01 	lds	r19, 0x0138
     c3e:	bc 01       	movw	r22, r24
     c40:	66 0f       	add	r22, r22
     c42:	77 1f       	adc	r23, r23
     c44:	66 0f       	add	r22, r22
     c46:	77 1f       	adc	r23, r23
     c48:	88 0f       	add	r24, r24
     c4a:	99 1f       	adc	r25, r25
     c4c:	82 0f       	add	r24, r18
     c4e:	93 1f       	adc	r25, r19
     c50:	0e 94 23 2c 	call	0x5846	; 0x5846 <__divmodhi4>
     c54:	16 2f       	mov	r17, r22
     c56:	6f 3f       	cpi	r22, 0xFF	; 255
     c58:	08 f0       	brcs	.+2      	; 0xc5c <sampleStats(bool)+0x106>
     c5a:	1e ef       	ldi	r17, 0xFE	; 254
  // Update the last-sample slot using the mean samples value.
  eeprom_smart_update_byte((uint8_t *)(EE_START_LAST_AMBLIGHT_BY_HOUR + hh), ambL);
     c5c:	c7 01       	movw	r24, r14
     c5e:	80 5d       	subi	r24, 0xD0	; 208
     c60:	9e 4f       	sbci	r25, 0xFE	; 254
     c62:	61 2f       	mov	r22, r17
     c64:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
  // If existing smoothed value unset or invalid, use new one as is, else fold in.
  uint8_t *const phA = (uint8_t *)(EE_START_LAST_AMBLIGHT_BY_HOUR_SMOOTHED + hh);
     c68:	e7 01       	movw	r28, r14
     c6a:	c8 5b       	subi	r28, 0xB8	; 184
     c6c:	de 4f       	sbci	r29, 0xFE	; 254
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     c6e:	f9 99       	sbic	0x1f, 1	; 31
     c70:	fe cf       	rjmp	.-4      	; 0xc6e <sampleStats(bool)+0x118>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     c72:	d2 bd       	out	0x22, r29	; 34
     c74:	c1 bd       	out	0x21, r28	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     c76:	f8 9a       	sbi	0x1f, 0	; 31
     c78:	80 b5       	in	r24, 0x20	; 32
  const uint8_t ambLSmoothed = eeprom_read_byte(phA);
  if(ambLSmoothed > MAX_STATS_AMBLIGHT) { eeprom_smart_update_byte(phA, ambL); }
     c7a:	8f 3f       	cpi	r24, 0xFF	; 255
     c7c:	19 f4       	brne	.+6      	; 0xc84 <sampleStats(bool)+0x12e>
     c7e:	ce 01       	movw	r24, r28
     c80:	61 2f       	mov	r22, r17
     c82:	05 c0       	rjmp	.+10     	; 0xc8e <sampleStats(bool)+0x138>
  else { eeprom_smart_update_byte(phA, smoothStatsValue(ambLSmoothed, ambL)); }
     c84:	61 2f       	mov	r22, r17
     c86:	0e 94 8a 05 	call	0xb14	; 0xb14 <smoothStatsValue(unsigned char, unsigned char)>
     c8a:	68 2f       	mov	r22, r24
     c8c:	ce 01       	movw	r24, r28
     c8e:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
  // Bit 6 is 1 if most recent day's sample was in WARM (or BAKE) mode, 0 if in FROST mode.
  // At each new sampling, bits 6--1 are shifted down and the new bit 6 set as above.
  // Designed to enable low-wear no-write or selective erase/write use much of the time;
  // periods which are always the same mode will achieve a steady-state value (eliminating most EEPROM wear)
  // while even some of the rest (while switching over from all-WARM to all-FROST) will only need pure writes (no erase).
  uint8_t *const phW = (uint8_t *)(EE_START_LAST_WARMMODE_BY_HOUR + hh);
     c92:	e7 01       	movw	r28, r14
     c94:	c0 5a       	subi	r28, 0xA0	; 160
     c96:	de 4f       	sbci	r29, 0xFE	; 254
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     c98:	f9 99       	sbic	0x1f, 1	; 31
     c9a:	fe cf       	rjmp	.-4      	; 0xc98 <sampleStats(bool)+0x142>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     c9c:	d2 bd       	out	0x22, r29	; 34
     c9e:	c1 bd       	out	0x21, r28	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     ca0:	f8 9a       	sbi	0x1f, 0	; 31
     ca2:	80 b5       	in	r24, 0x20	; 32
  const uint8_t warmHistory = eeprom_read_byte(phW);
  if(warmHistory & 0x80) { eeprom_smart_clear_bits(phW, inWarmModeDebounced() ? 0x7f : 0); } // First use sets all history bits to current sample value.
     ca4:	87 ff       	sbrs	r24, 7
     ca6:	0b c0       	rjmp	.+22     	; 0xcbe <sampleStats(bool)+0x168>
     ca8:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <inWarmModeDebounced()>
     cac:	88 23       	and	r24, r24
     cae:	11 f4       	brne	.+4      	; 0xcb4 <sampleStats(bool)+0x15e>
     cb0:	60 e0       	ldi	r22, 0x00	; 0
     cb2:	01 c0       	rjmp	.+2      	; 0xcb6 <sampleStats(bool)+0x160>
     cb4:	6f e7       	ldi	r22, 0x7F	; 127
     cb6:	ce 01       	movw	r24, r28
     cb8:	0e 94 92 07 	call	0xf24	; 0xf24 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
     cbc:	0d c0       	rjmp	.+26     	; 0xcd8 <sampleStats(bool)+0x182>
  else // Shift in today's sample bit value for this hour at bit 6...
    {
    uint8_t newWarmHistory = (warmHistory >> 1) & 0x3f;
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	95 95       	asr	r25
     cc2:	87 95       	ror	r24
     cc4:	68 2f       	mov	r22, r24
     cc6:	6f 73       	andi	r22, 0x3F	; 63
    if(warmCount > 0) { newWarmHistory |= 0x40; } // Treat as warm iff more WARM than FROST (sub-)samples.
     cc8:	80 91 39 01 	lds	r24, 0x0139
     ccc:	18 16       	cp	r1, r24
     cce:	0c f4       	brge	.+2      	; 0xcd2 <sampleStats(bool)+0x17c>
     cd0:	60 64       	ori	r22, 0x40	; 64
    eeprom_smart_update_byte(phW, newWarmHistory);
     cd2:	ce 01       	movw	r24, r28
     cd4:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    }
  // Reset WARM sub-sample count after full sample.
  warmCount = 0;
     cd8:	10 92 39 01 	sts	0x0139, r1

  // TODO: other stats measures...


  // Reset generical sub-sample count to initial state after fill sample.
  sampleCount = 0;
     cdc:	10 92 3a 01 	sts	0x013A, r1
  }
     ce0:	df 91       	pop	r29
     ce2:	cf 91       	pop	r28
     ce4:	1f 91       	pop	r17
     ce6:	0f 91       	pop	r16
     ce8:	ff 90       	pop	r15
     cea:	ef 90       	pop	r14
     cec:	08 95       	ret

00000cee <markAsPossiblyOccupied()>:
// Also use to simulate demand on behalf of user, eg for some part of schedule.
// In this implementation sets the timeout to half the usual time (unless already higher),
// which shouldn't force the room to appear recently occupied.
// Do not call from an ISR.
void markAsPossiblyOccupied()
  { occupationCountdownM = fmax(occupationCountdownM, OCCUPATION_TIMEOUT_M/2); }
     cee:	60 91 3b 01 	lds	r22, 0x013B
     cf2:	70 e0       	ldi	r23, 0x00	; 0
     cf4:	80 e0       	ldi	r24, 0x00	; 0
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	0e 94 37 2b 	call	0x566e	; 0x566e <__floatunsisf>
     cfc:	20 e0       	ldi	r18, 0x00	; 0
     cfe:	30 e0       	ldi	r19, 0x00	; 0
     d00:	40 eb       	ldi	r20, 0xB0	; 176
     d02:	51 e4       	ldi	r21, 0x41	; 65
     d04:	0e 94 74 2b 	call	0x56e8	; 0x56e8 <fmax>
     d08:	0e 94 0b 2b 	call	0x5616	; 0x5616 <__fixunssfsi>
     d0c:	60 93 3b 01 	sts	0x013B, r22
     d10:	08 95       	ret

00000d12 <computeTargetTemperature()>:
// Will be called by computeCallForHeat().
void computeTargetTemperature()
  {
#if defined(TEMP_POT_AVAILABLE)
  // Force up-to-date reading of temperature pot.
  readTempPot();
     d12:	0e 94 ba 15 	call	0x2b74	; 0x2b74 <readTempPot()>
#endif

  if(!inWarmModeDebounced()) // In FROST mode.
     d16:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <inWarmModeDebounced()>
     d1a:	88 23       	and	r24, r24
     d1c:	19 f4       	brne	.+6      	; 0xd24 <computeTargetTemperature()+0x12>
    {
    const uint8_t frostC = getFROSTTargetC();
     d1e:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <getFROSTTargetC()>
     d22:	24 c0       	rjmp	.+72     	; 0xd6c <computeTargetTemperature()+0x5a>
      }
#endif
    }

#ifdef SUPPORT_BAKE
  else if(inBakeModeDebounced()) // If in BAKE mode then use elevated target.
     d24:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <inBakeModeDebounced()>
     d28:	88 23       	and	r24, r24
     d2a:	39 f0       	breq	.+14     	; 0xd3a <computeTargetTemperature()+0x28>
    {
    // dec bakeCountdownM // Moved management of counter to UI code.
    targetTempC = fnmin((uint8_t)(getWARMTargetC() + BAKE_UPLIFT), (uint8_t)MAX_TARGET_C); // No setbacks apply in BAKE mode.
     d2c:	0e 94 04 05 	call	0xa08	; 0xa08 <getWARMTargetC()>
     d30:	8b 5f       	subi	r24, 0xFB	; 251
     d32:	80 36       	cpi	r24, 0x60	; 96
     d34:	d8 f0       	brcs	.+54     	; 0xd6c <computeTargetTemperature()+0x5a>
     d36:	8f e5       	ldi	r24, 0x5F	; 95
     d38:	19 c0       	rjmp	.+50     	; 0xd6c <computeTargetTemperature()+0x5a>
    // TODO: If no schedule set and no occupancy detected for over 1 day, then invoke full setback assuming people are away, eg on holiday.

    // Set back target temperature a little if room is too dark for activity AND room seems unoccupied
    // AND the unit has an eco bias or no schedule is on WARM at the moment (TODO-111).
    // TODO: with full occupancy support then allow setback simply based on lack of occupancy.
    if(isRoomDark() && isLikelyUnoccupied() &&
     d3a:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <isRoomLit()>
     d3e:	88 23       	and	r24, r24
     d40:	99 f4       	brne	.+38     	; 0xd68 <computeTargetTemperature()+0x56>
     d42:	80 91 3b 01 	lds	r24, 0x013B
     d46:	88 23       	and	r24, r24
     d48:	79 f4       	brne	.+30     	; 0xd68 <computeTargetTemperature()+0x56>
     d4a:	0e 94 f5 04 	call	0x9ea	; 0x9ea <hasEcoBias()>
     d4e:	88 23       	and	r24, r24
     d50:	21 f4       	brne	.+8      	; 0xd5a <computeTargetTemperature()+0x48>
     d52:	0e 94 b7 14 	call	0x296e	; 0x296e <isAnyScheduleOnWARMNow()>
     d56:	88 23       	and	r24, r24
     d58:	39 f4       	brne	.+14     	; 0xd68 <computeTargetTemperature()+0x56>
      // Set a 'smarter' setback target temperature based on predicted occupancy, etc, even if not explicitly in 'smart' mode.
      const uint_least8_t hh = getHoursLT();
      const uint8_t sb = shouldBeWarmedAtHour(hh) ? SETBACK : SETBACK_FULL; 
      targetTempC = fnmax((uint8_t)(getWARMTargetC() - sb), getFROSTTargetC());
#else // Lighter-weight code, eg for PICAXE.
      targetTempC = fnmax((uint8_t)(getWARMTargetC() - SETBACK), (uint8_t)MIN_TARGET_C); // Target must never be set low enough to create a frost/freeze hazard.
     d5a:	0e 94 04 05 	call	0xa08	; 0xa08 <getWARMTargetC()>
     d5e:	81 50       	subi	r24, 0x01	; 1



// Templated function versions of min/max that do not evaluate the arguments twice.
template <class T> const T& fnmin(const T& a, const T& b) { return((a>b)?b:a); }
template <class T> const T& fnmax(const T& a, const T& b) { return((a<b)?b:a); }
     d60:	85 30       	cpi	r24, 0x05	; 5
     d62:	20 f4       	brcc	.+8      	; 0xd6c <computeTargetTemperature()+0x5a>
     d64:	85 e0       	ldi	r24, 0x05	; 5
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <computeTargetTemperature()+0x5a>
#endif
      }
    else
      { targetTempC = getWARMTargetC(); } // Room not known to be too dark for normal activity so use WARM target directly.
     d68:	0e 94 04 05 	call	0xa08	; 0xa08 <getWARMTargetC()>
     d6c:	80 93 3c 01 	sts	0x013C, r24
     d70:	08 95       	ret

00000d72 <computeCallForHeat()>:
// The inputs must be valid (and recent).
// Values set are targetTempC, TRVPercentOpen.
// This may also prepare data such as TX command sequences for the TRV, boiler, etc.
// This routine may take significant CPU time; no I/O is done, only internal state is updated.
// Returns true if valve target changed and thus messages may need to be recomputed/sent/etc.
bool computeCallForHeat()
     d72:	ef 92       	push	r14
     d74:	0f 93       	push	r16
     d76:	df 93       	push	r29
     d78:	cf 93       	push	r28
     d7a:	00 d0       	rcall	.+0      	; 0xd7c <computeCallForHeat()+0xa>
     d7c:	00 d0       	rcall	.+0      	; 0xd7e <computeCallForHeat()+0xc>
     d7e:	cd b7       	in	r28, 0x3d	; 61
     d80:	de b7       	in	r29, 0x3e	; 62
  {
  // Run down occupation timer if need be.
  if(occupationCountdownM > 0) { --occupationCountdownM; }
     d82:	80 91 3b 01 	lds	r24, 0x013B
     d86:	88 23       	and	r24, r24
     d88:	19 f0       	breq	.+6      	; 0xd90 <computeCallForHeat()+0x1e>
     d8a:	81 50       	subi	r24, 0x01	; 1
     d8c:	80 93 3b 01 	sts	0x013B, r24

  computeTargetTemperature();
     d90:	0e 94 89 06 	call	0xd12	; 0xd12 <computeTargetTemperature()>
// and try to eliminate unnecessary 'hunting' which makes noise and uses actuator energy.
static bool computeRequiredTRVPercentOpen()
  {
  bool changed = false;

  const int currentTempC16 = getTemperatureC16();
     d94:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <getTemperatureC16()>
     d98:	ac 01       	movw	r20, r24
  const uint8_t currentTempC = (uint8_t)(currentTempC16 >> 4);
     d9a:	64 e0       	ldi	r22, 0x04	; 4
     d9c:	95 95       	asr	r25
     d9e:	87 95       	ror	r24
     da0:	6a 95       	dec	r22
     da2:	e1 f7       	brne	.-8      	; 0xd9c <computeCallForHeat()+0x2a>

  if(currentTempC < targetTempC) // (Well) under temp target: open valve.
     da4:	30 91 3c 01 	lds	r19, 0x013C
     da8:	83 17       	cp	r24, r19
     daa:	e0 f4       	brcc	.+56     	; 0xde4 <computeCallForHeat()+0x72>
    {
    // Limit valve open slew to help minimise overshoot and actuator noise.
    // This should also reduce nugatory setting changes when occupancy (etc) is fluctuating.
    // Thus it may take several minutes to turn the radiator fully on,
    // though probably opening the first 30% will allow near-maximum heat output in practice.
    if(TRVPercentOpen != 100)
     dac:	80 91 3d 01 	lds	r24, 0x013D
     db0:	84 36       	cpi	r24, 0x64	; 100
     db2:	09 f4       	brne	.+2      	; 0xdb6 <computeCallForHeat()+0x44>
     db4:	95 c0       	rjmp	.+298    	; 0xee0 <computeCallForHeat()+0x16e>
      {
#if defined(SUPPORT_BAKE) && !defined(TRV_SLEW_GLACIAL)
      // If room is well below target then in BAKE mode immediately open to 100%, unless always glacial.
      // FIXME: use debounced bake mode value to avoid spurious slamming open of the valve if user cycles through modes.
      if(inBakeModeDebounced()) { TRVPercentOpen = 100; }
     db6:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <inBakeModeDebounced()>
     dba:	88 23       	and	r24, r24
     dbc:	61 f4       	brne	.+24     	; 0xdd6 <computeCallForHeat()+0x64>
      else
#endif
        {
#if !defined(TRV_SLEW_GLACIAL) // Unless glacial, open faster than usual even with eco bias, and even faster with comfort.
        const uint8_t tmp = TRVPercentOpen + ((!hasEcoBias()) ? TRV_SLEW_PC_PER_MIN_VFAST : TRV_SLEW_PC_PER_MIN_FAST);
     dbe:	00 91 3d 01 	lds	r16, 0x013D
     dc2:	0e 94 f5 04 	call	0x9ea	; 0x9ea <hasEcoBias()>
     dc6:	88 23       	and	r24, r24
     dc8:	11 f0       	breq	.+4      	; 0xdce <computeCallForHeat()+0x5c>
     dca:	8a e0       	ldi	r24, 0x0A	; 10
     dcc:	01 c0       	rjmp	.+2      	; 0xdd0 <computeCallForHeat()+0x5e>
     dce:	84 e1       	ldi	r24, 0x14	; 20
     dd0:	80 0f       	add	r24, r16
#else
        const uint8_t tmp = TRVPercentOpen + TRV_MAX_SLEW_PC_PER_MIN;
#endif
        if(tmp > 100) { TRVPercentOpen = 100; } // Capped at 100%.
     dd2:	85 36       	cpi	r24, 0x65	; 101
     dd4:	10 f0       	brcs	.+4      	; 0xdda <computeCallForHeat()+0x68>
     dd6:	84 e6       	ldi	r24, 0x64	; 100
     dd8:	8e c0       	rjmp	.+284    	; 0xef6 <computeCallForHeat()+0x184>
        else
          {
#if defined(VALVE_TURN_OFF_LINGER) && (DEFAULT_MIN_VALVE_PC_REALLY_OPEN > TRV_MAX_SLEW_PC_PER_MIN)
          // Ensure valve will be immediately significantly opened (and that linger can work properly).
          if(tmp < DEFAULT_MIN_VALVE_PC_REALLY_OPEN) { TRVPercentOpen = DEFAULT_MIN_VALVE_PC_REALLY_OPEN; }
     dda:	8a 30       	cpi	r24, 0x0A	; 10
     ddc:	08 f0       	brcs	.+2      	; 0xde0 <computeCallForHeat()+0x6e>
     dde:	8b c0       	rjmp	.+278    	; 0xef6 <computeCallForHeat()+0x184>
     de0:	8a e0       	ldi	r24, 0x0A	; 10
     de2:	89 c0       	rjmp	.+274    	; 0xef6 <computeCallForHeat()+0x184>
          }
        }      
      changed = true; // TRV setting has been changed.
      }
    }
  else if(currentTempC > targetTempC) // (Well) over temp target: close valve if not yet closed.
     de4:	38 17       	cp	r19, r24
     de6:	30 f5       	brcc	.+76     	; 0xe34 <computeCallForHeat()+0xc2>
    {
    cancelBake(); // Ensure BAKE mode cancelled immediately if over target (eg when target is BAKE).
     de8:	0e 94 b9 16 	call	0x2d72	; 0x2d72 <cancelBake()>
    if(TRVPercentOpen != 0)
     dec:	80 91 3d 01 	lds	r24, 0x013D
     df0:	88 23       	and	r24, r24
     df2:	09 f4       	brne	.+2      	; 0xdf6 <computeCallForHeat()+0x84>
     df4:	75 c0       	rjmp	.+234    	; 0xee0 <computeCallForHeat()+0x16e>
      // Continue shutting valve as not yet closed.
#if defined(VALVE_TURN_OFF_LINGER) && (DEFAULT_MIN_VALVE_PC_REALLY_OPEN > 0)
      // TODO-117: allow very slow final turn off to help systems with poor bypass, ~1% per minute.
      // Special slow-turn-off rules for final part of travel at/below DEFAULT_MIN_VALVE_PC_REALLY_OPEN floor.
      const uint8_t lingerThreshold = DEFAULT_MIN_VALVE_PC_REALLY_OPEN - 1; // Should be below 'call for heat' threshold.
      if(TRVPercentOpen <= lingerThreshold)
     df6:	8a 30       	cpi	r24, 0x0A	; 10
     df8:	38 f4       	brcc	.+14     	; 0xe08 <computeCallForHeat()+0x96>
        {
        // If lingered long enough then do final chunk in one burst to help avoid valve hiss and temperature overshoot.
        if((DEFAULT_MAX_RUN_ON_TIME_M < DEFAULT_MIN_VALVE_PC_REALLY_OPEN) && (TRVPercentOpen < DEFAULT_MIN_VALVE_PC_REALLY_OPEN - DEFAULT_MAX_RUN_ON_TIME_M))
     dfa:	84 30       	cpi	r24, 0x04	; 4
     dfc:	18 f4       	brcc	.+6      	; 0xe04 <computeCallForHeat()+0x92>
          { TRVPercentOpen = 0; } // Shut right off.
     dfe:	10 92 3d 01 	sts	0x013D, r1
     e02:	52 c0       	rjmp	.+164    	; 0xea8 <computeCallForHeat()+0x136>
        else
          { --TRVPercentOpen; } // Turn down as slowly as reasonably possible to help boiler cool.
     e04:	81 50       	subi	r24, 0x01	; 1
     e06:	77 c0       	rjmp	.+238    	; 0xef6 <computeCallForHeat()+0x184>
#else
      // No special linger threshold.
      const uint8_t lingerThreshold = 0; // Fully off.
#endif    
      // TODO-109: with comfort bias (or at hub because of self-heating temp errors) slew to off relatively slowly.
      if(((!hasEcoBias()) || inHubMode()) && (TRVPercentOpen > lingerThreshold + TRV_SLEW_PC_PER_MIN_VFAST)) { TRVPercentOpen -= TRV_SLEW_PC_PER_MIN_VFAST; }
     e08:	0e 94 f5 04 	call	0x9ea	; 0x9ea <hasEcoBias()>
     e0c:	88 23       	and	r24, r24
     e0e:	59 f0       	breq	.+22     	; 0xe26 <computeCallForHeat()+0xb4>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     e10:	f9 99       	sbic	0x1f, 1	; 31
     e12:	fe cf       	rjmp	.-4      	; 0xe10 <computeCallForHeat()+0x9e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     e14:	82 e1       	ldi	r24, 0x12	; 18
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	92 bd       	out	0x22, r25	; 34
     e1a:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     e1c:	f8 9a       	sbi	0x1f, 0	; 31
     e1e:	80 b5       	in	r24, 0x20	; 32
     e20:	8f 3f       	cpi	r24, 0xFF	; 255
     e22:	09 f4       	brne	.+2      	; 0xe26 <computeCallForHeat()+0xb4>
     e24:	67 c0       	rjmp	.+206    	; 0xef4 <computeCallForHeat()+0x182>
     e26:	80 91 3d 01 	lds	r24, 0x013D
     e2a:	8e 31       	cpi	r24, 0x1E	; 30
     e2c:	08 f4       	brcc	.+2      	; 0xe30 <computeCallForHeat()+0xbe>
     e2e:	62 c0       	rjmp	.+196    	; 0xef4 <computeCallForHeat()+0x182>
     e30:	84 51       	subi	r24, 0x14	; 20
     e32:	61 c0       	rjmp	.+194    	; 0xef6 <computeCallForHeat()+0x184>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     e34:	f9 99       	sbic	0x1f, 1	; 31
     e36:	fe cf       	rjmp	.-4      	; 0xe34 <computeCallForHeat()+0xc2>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     e38:	83 e1       	ldi	r24, 0x13	; 19
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	92 bd       	out	0x22, r25	; 34
     e3e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     e40:	f8 9a       	sbi	0x1f, 0	; 31
     e42:	00 b5       	in	r16, 0x20	; 32
// At the boiler hub this is also the threshold precentage-open on eavesdropped requests that will call for heat.
// If no override is set then DEFAULT_MIN_VALVE_PC_REALLY_OPEN is used.
uint8_t getMinValvePcReallyOpen()
  {
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
  if((stored > 0) && (stored <= 100)) { return(stored); }
     e44:	80 2f       	mov	r24, r16
     e46:	81 50       	subi	r24, 0x01	; 1
     e48:	84 36       	cpi	r24, 0x64	; 100
     e4a:	08 f0       	brcs	.+2      	; 0xe4e <computeCallForHeat()+0xdc>
     e4c:	0a e0       	ldi	r16, 0x0A	; 10
    }
  else // Close to temp target: set valve partly open to try to tightly regulate.
    {
    // Use currentTempC16 lsbits to set valve percentage for proportional feedback
    // to provide more efficient and quieter TRV drive and probably more stable room temperature.
    uint8_t tmp = (uint8_t) (currentTempC16 & 0xf); // Only interested in lsbits.
     e4e:	24 2f       	mov	r18, r20
     e50:	2f 70       	andi	r18, 0x0F	; 15
    const uint8_t ulpStep = 6;
    // Get to nominal range 6 to 96, eg valve nearly shut just below top of 'correct' temperature window.
    const uint8_t targetPORaw = tmp * ulpStep;
#if defined(VALVE_TURN_OFF_LINGER)
    // Constrain from below to likely minimum-open value, in part to deal with TODO-117 'linger open' in lieu of boiler bypass.
    const uint8_t targetPO = fmax(targetPORaw, getMinValvePcReallyOpen());
     e52:	60 e1       	ldi	r22, 0x10	; 16
     e54:	62 1b       	sub	r22, r18
     e56:	26 e0       	ldi	r18, 0x06	; 6
     e58:	62 9f       	mul	r22, r18
     e5a:	60 2d       	mov	r22, r0
     e5c:	11 24       	eor	r1, r1
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	80 e0       	ldi	r24, 0x00	; 0
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	0e 94 37 2b 	call	0x566e	; 0x566e <__floatunsisf>
     e68:	69 83       	std	Y+1, r22	; 0x01
     e6a:	7a 83       	std	Y+2, r23	; 0x02
     e6c:	8b 83       	std	Y+3, r24	; 0x03
     e6e:	9c 83       	std	Y+4, r25	; 0x04
     e70:	60 2f       	mov	r22, r16
     e72:	70 e0       	ldi	r23, 0x00	; 0
     e74:	80 e0       	ldi	r24, 0x00	; 0
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	0e 94 37 2b 	call	0x566e	; 0x566e <__floatunsisf>
     e7c:	9b 01       	movw	r18, r22
     e7e:	ac 01       	movw	r20, r24
     e80:	69 81       	ldd	r22, Y+1	; 0x01
     e82:	7a 81       	ldd	r23, Y+2	; 0x02
     e84:	8b 81       	ldd	r24, Y+3	; 0x03
     e86:	9c 81       	ldd	r25, Y+4	; 0x04
     e88:	0e 94 74 2b 	call	0x56e8	; 0x56e8 <fmax>
     e8c:	0e 94 0b 2b 	call	0x5616	; 0x5616 <__fixunssfsi>
     e90:	e6 2e       	mov	r14, r22
#else
    // Use as-is.
    const uint8_t targetPO = targetPORaw;
#endif
    // Reduce spurious valve/boiler adjustment by avoiding movement at all unless current error is significant.
    if(targetPO < TRVPercentOpen) // Currently open more than required.
     e92:	20 91 3d 01 	lds	r18, 0x013D
     e96:	62 17       	cp	r22, r18
     e98:	48 f4       	brcc	.+18     	; 0xeac <computeCallForHeat()+0x13a>
      {
      const uint8_t slew = TRVPercentOpen - targetPO;
      if(slew >= max((1+ulpStep), TRV_MIN_SLEW_PC)) // Ensure no hunting for 1ulp temperature wobble.
     e9a:	82 2f       	mov	r24, r18
     e9c:	8e 19       	sub	r24, r14
     e9e:	87 30       	cpi	r24, 0x07	; 7
     ea0:	f8 f0       	brcs	.+62     	; 0xee0 <computeCallForHeat()+0x16e>
        {
        if(slew > TRV_MAX_SLEW_PC_PER_MIN)
            { TRVPercentOpen -= TRV_MAX_SLEW_PC_PER_MIN; } // Cap slew rate.
     ea2:	25 50       	subi	r18, 0x05	; 5
     ea4:	20 93 3d 01 	sts	0x013D, r18
     ea8:	81 e0       	ldi	r24, 0x01	; 1
     eaa:	1b c0       	rjmp	.+54     	; 0xee2 <computeCallForHeat()+0x170>
        else
            { TRVPercentOpen = targetPO; } // Adjust directly to target.
        changed = true; // TRV setting has been changed.
        }
      }
    else if(targetPO > TRVPercentOpen) // Currently open less than required.
     eac:	26 17       	cp	r18, r22
     eae:	c0 f4       	brcc	.+48     	; 0xee0 <computeCallForHeat()+0x16e>
      {
      const uint8_t slew = targetPO - TRVPercentOpen;
     eb0:	06 2f       	mov	r16, r22
     eb2:	02 1b       	sub	r16, r18
      if(slew >= max((1+ulpStep), TRV_MIN_SLEW_PC)) // Ensure no hunting for 1ulp temperature wobble.
     eb4:	07 30       	cpi	r16, 0x07	; 7
     eb6:	a0 f0       	brcs	.+40     	; 0xee0 <computeCallForHeat()+0x16e>
        {
        // Slew open faster in BAKE mode or with comfort bias (unless always glacial).
#if !defined(TRV_SLEW_GLACIAL)
        const uint8_t maxSlew = (inBakeModeDebounced() || !hasEcoBias()) ? TRV_SLEW_PC_PER_MIN_FAST : TRV_MAX_SLEW_PC_PER_MIN;
     eb8:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <inBakeModeDebounced()>
     ebc:	88 23       	and	r24, r24
     ebe:	31 f4       	brne	.+12     	; 0xecc <computeCallForHeat()+0x15a>
     ec0:	0e 94 f5 04 	call	0x9ea	; 0x9ea <hasEcoBias()>
     ec4:	88 23       	and	r24, r24
     ec6:	11 f0       	breq	.+4      	; 0xecc <computeCallForHeat()+0x15a>
     ec8:	95 e0       	ldi	r25, 0x05	; 5
     eca:	03 c0       	rjmp	.+6      	; 0xed2 <computeCallForHeat()+0x160>
#else
        const uint8_t maxSlew = TRV_MAX_SLEW_PC_PER_MIN;
#endif
        if(slew > maxSlew)
     ecc:	0b 30       	cpi	r16, 0x0B	; 11
     ece:	28 f0       	brcs	.+10     	; 0xeda <computeCallForHeat()+0x168>
     ed0:	9a e0       	ldi	r25, 0x0A	; 10
            { TRVPercentOpen += maxSlew; } // Cap slew rate.
     ed2:	80 91 3d 01 	lds	r24, 0x013D
     ed6:	89 0f       	add	r24, r25
     ed8:	0e c0       	rjmp	.+28     	; 0xef6 <computeCallForHeat()+0x184>
        else
            { TRVPercentOpen = targetPO; } // Adjust directly to target.
     eda:	e0 92 3d 01 	sts	0x013D, r14
     ede:	e4 cf       	rjmp	.-56     	; 0xea8 <computeCallForHeat()+0x136>
     ee0:	80 e0       	ldi	r24, 0x00	; 0
  // Run down occupation timer if need be.
  if(occupationCountdownM > 0) { --occupationCountdownM; }

  computeTargetTemperature();
  return(computeRequiredTRVPercentOpen());
  }
     ee2:	0f 90       	pop	r0
     ee4:	0f 90       	pop	r0
     ee6:	0f 90       	pop	r0
     ee8:	0f 90       	pop	r0
     eea:	cf 91       	pop	r28
     eec:	df 91       	pop	r29
     eee:	0f 91       	pop	r16
     ef0:	ef 90       	pop	r14
     ef2:	08 95       	ret
#endif    
      // TODO-109: with comfort bias (or at hub because of self-heating temp errors) slew to off relatively slowly.
      if(((!hasEcoBias()) || inHubMode()) && (TRVPercentOpen > lingerThreshold + TRV_SLEW_PC_PER_MIN_VFAST)) { TRVPercentOpen -= TRV_SLEW_PC_PER_MIN_VFAST; }
      // Else (by default) force to (nearly) off immediately when requested, ie eagerly stop heating to conserve energy.
      // In any case percentage open should now be low enough to stop calling for heat immediately.
      else { TRVPercentOpen = lingerThreshold; }
     ef4:	89 e0       	ldi	r24, 0x09	; 9
     ef6:	80 93 3d 01 	sts	0x013D, r24
     efa:	d6 cf       	rjmp	.-84     	; 0xea8 <computeCallForHeat()+0x136>

00000efc <eeprom_smart_erase_byte(unsigned char*)>:
// If the target byte is already 0xff then this does nothing at all beyond an initial read.
// This saves a bit of time and power and possibly a little EEPROM cell wear also.
// Without split erase/write this degenerates to a specialised eeprom_update_byte().
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff an erase was performed.
bool eeprom_smart_erase_byte(uint8_t *p)
     efc:	9c 01       	movw	r18, r24
  eeprom_write_byte(p, 0xff); // Set to 0xff.
  return(true); // Performed an erase (and probably a write, too).
#else

  // Wait until EEPROM is idle/ready.
  eeprom_busy_wait();
     efe:	f9 99       	sbic	0x1f, 1	; 31
     f00:	fe cf       	rjmp	.-4      	; 0xefe <eeprom_smart_erase_byte(unsigned char*)+0x2>
  //     if((uint8_t) 0xff == eeprom_read_byte(p)) { return; }
  // but leaves EEAR[L] set up appropriately for any erase or write.
#if E2END <= 0xFF
  EEARL = (uint8_t)p;
#else
  EEAR = (uint16_t)p;
     f02:	32 bd       	out	0x22, r19	; 34
     f04:	21 bd       	out	0x21, r18	; 33
#endif
  // Ignore problems that some AVRs have with EECR and STS instructions (ATmega64 errata).
  EECR = _BV(EERE); // Start EEPROM read operation.
     f06:	81 e0       	ldi	r24, 0x01	; 1
     f08:	8f bb       	out	0x1f, r24	; 31
  const uint8_t oldValue = EEDR; // Get old EEPROM value.
     f0a:	80 b5       	in	r24, 0x20	; 32
  if((uint8_t) 0xff != oldValue) // Needs erase...
     f0c:	8f 3f       	cpi	r24, 0xFF	; 255
     f0e:	11 f4       	brne	.+4      	; 0xf14 <eeprom_smart_erase_byte(unsigned char*)+0x18>
     f10:	80 e0       	ldi	r24, 0x00	; 0
     f12:	08 95       	ret
    {
    ATOMIC_BLOCK (ATOMIC_RESTORESTATE) // Avoid timing problems from interrupts.
     f14:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f16:	f8 94       	cli
      {
      // Erase to 0xff; no write needed.
      EECR = _BV(EEMPE) | _BV(EEPM0); // Set master write-enable bit and erase-only mode.
     f18:	84 e1       	ldi	r24, 0x14	; 20
     f1a:	8f bb       	out	0x1f, r24	; 31
      EECR |= _BV(EEPE);  // Start erase-only operation.
     f1c:	f9 9a       	sbi	0x1f, 1	; 31
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f1e:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     f20:	81 e0       	ldi	r24, 0x01	; 1
      }
    return(true); // Performed the erase.
    }
  return(false);
#endif
  }
     f22:	08 95       	ret

00000f24 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>:
// If ANDing in the mask has no effect then this does nothing at all beyond an initial read.
// This saves a bit of time and power and possibly a little EEPROM cell wear also.
// Without split erase/write this degenerates to a specialised eeprom_update_byte().
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff a write was performed.
bool eeprom_smart_clear_bits(uint8_t *p, uint8_t mask)
     f24:	9c 01       	movw	r18, r24
  eeprom_write_byte(p, newValue); // Set to masked value.
  return(true); // Performed a write (and probably an erase, too).
#else

  // Wait until EEPROM is idle/ready.
  eeprom_busy_wait();
     f26:	f9 99       	sbic	0x1f, 1	; 31
     f28:	fe cf       	rjmp	.-4      	; 0xf26 <eeprom_smart_clear_bits(unsigned char*, unsigned char)+0x2>
  //     oldValue = eeprom_read_byte(p);
  // and leaves EEAR[L] set up appropriately for any erase or write.
#if E2END <= 0xFF
  EEARL = (uint8_t)p;
#else
  EEAR = (uint16_t)p;
     f2a:	32 bd       	out	0x22, r19	; 34
     f2c:	21 bd       	out	0x21, r18	; 33
#endif
  // Ignore problems that some AVRs have with EECR and STS instructions (ATmega64 errata).
  EECR = _BV(EERE); // Start EEPROM read operation.
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	8f bb       	out	0x1f, r24	; 31
  const uint8_t oldValue = EEDR; // Get old EEPROM value.
     f32:	80 b5       	in	r24, 0x20	; 32
  const uint8_t newValue = oldValue & mask;
     f34:	68 23       	and	r22, r24
  if(oldValue != newValue) // Write is needed...
     f36:	86 17       	cp	r24, r22
     f38:	11 f4       	brne	.+4      	; 0xf3e <eeprom_smart_clear_bits(unsigned char*, unsigned char)+0x1a>
     f3a:	80 e0       	ldi	r24, 0x00	; 0
     f3c:	08 95       	ret
    {
    // Do the write: no erase is needed.
    EEDR = newValue; // Set EEPROM data register to required new value.
     f3e:	60 bd       	out	0x20, r22	; 32
    ATOMIC_BLOCK (ATOMIC_RESTORESTATE) // Avoid timing problems from interrupts.
     f40:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f42:	f8 94       	cli
      {
      EECR = _BV(EEMPE) | _BV(EEPM1); // Set master write-enable bit and write-only mode.
     f44:	84 e2       	ldi	r24, 0x24	; 36
     f46:	8f bb       	out	0x1f, r24	; 31
      EECR |= _BV(EEPE);  // Start write-only operation.
     f48:	f9 9a       	sbi	0x1f, 1	; 31
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f4a:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     f4c:	81 e0       	ldi	r24, 0x01	; 1
      }
    return(true); // Performed the write.
    }
  return(false);
#endif
  }
     f4e:	08 95       	ret

00000f50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>:
// Updates an EEEPROM byte iff not currently at the specified target value.
// May be able to selectively erase or write (ie reduce wear) to reach the desired value.
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff an erase and/or write was performed.
// TODO: make smarter, eg don't wait/read twice...
bool eeprom_smart_update_byte(uint8_t *p, uint8_t value)
     f50:	78 2f       	mov	r23, r24
     f52:	e9 2f       	mov	r30, r25
  {
  // If target byte is 0xff then attempt smart erase rather than more generic write or erase+write.
  if((uint8_t) 0xff == value) { return(eeprom_smart_erase_byte(p)); }
     f54:	6f 3f       	cpi	r22, 0xFF	; 255
     f56:	19 f4       	brne	.+6      	; 0xf5e <eeprom_smart_update_byte(unsigned char*, unsigned char)+0xe>
     f58:	0e 94 7e 07 	call	0xefc	; 0xefc <eeprom_smart_erase_byte(unsigned char*)>
     f5c:	08 95       	ret
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     f5e:	f9 99       	sbic	0x1f, 1	; 31
     f60:	fe cf       	rjmp	.-4      	; 0xf5e <eeprom_smart_update_byte(unsigned char*, unsigned char)+0xe>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     f62:	47 2f       	mov	r20, r23
     f64:	5e 2f       	mov	r21, r30
     f66:	52 bd       	out	0x22, r21	; 34
     f68:	41 bd       	out	0x21, r20	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     f6a:	f8 9a       	sbi	0x1f, 0	; 31
     f6c:	80 b5       	in	r24, 0x20	; 32
  // More than an erase might be required...
  const uint8_t oldValue = eeprom_read_byte(p);
  if(value == oldValue) { return(false); } // No change needed.
     f6e:	68 17       	cp	r22, r24
     f70:	11 f4       	brne	.+4      	; 0xf76 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x26>
     f72:	80 e0       	ldi	r24, 0x00	; 0
     f74:	08 95       	ret
#ifdef EEPROM_SPLIT_ERASE_WRITE // Can do selective write.
  if(value == (value & oldValue)) { return(eeprom_smart_clear_bits(p, value)); } // Can use pure write to clear bits to zero.
     f76:	26 2f       	mov	r18, r22
     f78:	30 e0       	ldi	r19, 0x00	; 0
     f7a:	90 e0       	ldi	r25, 0x00	; 0
     f7c:	82 23       	and	r24, r18
     f7e:	93 23       	and	r25, r19
     f80:	28 17       	cp	r18, r24
     f82:	39 07       	cpc	r19, r25
     f84:	29 f4       	brne	.+10     	; 0xf90 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x40>
     f86:	87 2f       	mov	r24, r23
     f88:	9e 2f       	mov	r25, r30
     f8a:	0e 94 92 07 	call	0xf24	; 0xf24 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
     f8e:	08 95       	ret
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     f90:	f9 99       	sbic	0x1f, 1	; 31
     f92:	fe cf       	rjmp	.-4      	; 0xf90 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x40>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
     f94:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     f96:	52 bd       	out	0x22, r21	; 34
     f98:	41 bd       	out	0x21, r20	; 33
#endif
    EEDR = __value;
     f9a:	60 bd       	out	0x20, r22	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
     f9c:	0f b6       	in	r0, 0x3f	; 63
     f9e:	f8 94       	cli
     fa0:	fa 9a       	sbi	0x1f, 2	; 31
     fa2:	f9 9a       	sbi	0x1f, 1	; 31
     fa4:	0f be       	out	0x3f, r0	; 63
     fa6:	81 e0       	ldi	r24, 0x01	; 1
#endif
  eeprom_write_byte(p, value); // Needs to set some (but not all) bits to 1, so needs erase and write.
  return(true); // Performed an update.
  }
     fa8:	08 95       	ret

00000faa <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>:
// bptr must be pointing at the current byte to update on entry which must start off as 0xff;
// this will write the byte and increment bptr (and write 0xff to the new location) if one is filled up.
// Partial byte can only have even number of bits present, ie be in one of 4 states.
// Two least significant bits used to indicate how many bit pairs are still to be filled,
// so initial 0xff value (which is never a valid complete filled byte) indicates 'empty'.
static uint8_t *_FHT8VCreate200usAppendEncBit(uint8_t *bptr, const bool is1)
     faa:	fc 01       	movw	r30, r24
  {
  const uint8_t bitPairsLeft = (*bptr) & 3; // Find out how many bit pairs are left to fill in the current byte.
     fac:	80 81       	ld	r24, Z
     fae:	98 2f       	mov	r25, r24
     fb0:	93 70       	andi	r25, 0x03	; 3
  if(!is1) // Appending 1100.
     fb2:	66 23       	and	r22, r22
     fb4:	b1 f4       	brne	.+44     	; 0xfe2 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x38>
    {
    switch(bitPairsLeft)
     fb6:	92 30       	cpi	r25, 0x02	; 2
     fb8:	51 f0       	breq	.+20     	; 0xfce <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x24>
     fba:	93 30       	cpi	r25, 0x03	; 3
     fbc:	31 f0       	breq	.+12     	; 0xfca <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x20>
     fbe:	9f 01       	movw	r18, r30
     fc0:	2f 5f       	subi	r18, 0xFF	; 255
     fc2:	3f 4f       	sbci	r19, 0xFF	; 255
     fc4:	91 30       	cpi	r25, 0x01	; 1
     fc6:	59 f4       	brne	.+22     	; 0xfde <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x34>
     fc8:	05 c0       	rjmp	.+10     	; 0xfd4 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x2a>
      {
      case 3: // Empty target byte (should be 0xff currently).
        *bptr = 0xcd; // %11001101 Write back partial byte (msbits now 1100 and two bit pairs remain free).
     fca:	8d ec       	ldi	r24, 0xCD	; 205
     fcc:	25 c0       	rjmp	.+74     	; 0x1018 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 2: // Top bit pair already filled.
        *bptr = (*bptr & 0xc0) | 0x30; // Preserve existing ms bit-pair, set middle four bits 1100, one bit pair remains free.
     fce:	80 7c       	andi	r24, 0xC0	; 192
     fd0:	80 63       	ori	r24, 0x30	; 48
     fd2:	22 c0       	rjmp	.+68     	; 0x1018 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 1: // Top two bit pairs already filled.
        *bptr = (*bptr & 0xf0) | 0xc; // Preserve existing ms (2) bit-pairs, set bottom four bits 1100, write back full byte.
     fd4:	80 7f       	andi	r24, 0xF0	; 240
     fd6:	8c 60       	ori	r24, 0x0C	; 12
     fd8:	80 83       	st	Z, r24
        *++bptr = (uint8_t) ~0U; // Initialise next byte for next incremental update.
     fda:	f9 01       	movw	r30, r18
     fdc:	11 c0       	rjmp	.+34     	; 0x1000 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x56>
        break;
      default: // Top three bit pairs already filled.
        *bptr |= 3; // Preserve existing ms (3) bit-pairs, OR in leading 11 bits, write back full byte.
     fde:	83 60       	ori	r24, 0x03	; 3
     fe0:	13 c0       	rjmp	.+38     	; 0x1008 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x5e>
        break;
      }
    }
  else // Appending 111000.
    {
    switch(bitPairsLeft)
     fe2:	92 30       	cpi	r25, 0x02	; 2
     fe4:	51 f0       	breq	.+20     	; 0xffa <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x50>
     fe6:	93 30       	cpi	r25, 0x03	; 3
     fe8:	31 f0       	breq	.+12     	; 0xff6 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x4c>
     fea:	9f 01       	movw	r18, r30
     fec:	2f 5f       	subi	r18, 0xFF	; 255
     fee:	3f 4f       	sbci	r19, 0xFF	; 255
     ff0:	91 30       	cpi	r25, 0x01	; 1
     ff2:	71 f4       	brne	.+28     	; 0x1010 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x66>
     ff4:	07 c0       	rjmp	.+14     	; 0x1004 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x5a>
      {
      case 3: // Empty target byte (should be 0xff currently).
        *bptr = 0xe0; // %11100000 Write back partial byte (msbits now 111000 and one bit pair remains free).
     ff6:	80 ee       	ldi	r24, 0xE0	; 224
     ff8:	0f c0       	rjmp	.+30     	; 0x1018 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 2: // Top bit pair already filled.
        *bptr = (*bptr & 0xc0) | 0x38; // Preserve existing ms bit-pair, set lsbits to 111000, write back full byte.
     ffa:	80 7c       	andi	r24, 0xC0	; 192
     ffc:	88 63       	ori	r24, 0x38	; 56
     ffe:	81 93       	st	Z+, r24
        *++bptr = (uint8_t) ~0U; // Initialise next byte for next incremental update.
    1000:	8f ef       	ldi	r24, 0xFF	; 255
    1002:	0a c0       	rjmp	.+20     	; 0x1018 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 1: // Top two bit pairs already filled.
        *bptr = (*bptr & 0xf0) | 0xe; // Preserve existing (2) ms bit-pairs, set bottom four bits to 1110, write back full byte.
    1004:	80 7f       	andi	r24, 0xF0	; 240
    1006:	8e 60       	ori	r24, 0x0E	; 14
    1008:	80 83       	st	Z, r24
        *++bptr = 0x3e; // %00111110 Write trailing 00 bits to next byte and indicate 3 bit-pairs free for next incremental update.
    100a:	f9 01       	movw	r30, r18
    100c:	8e e3       	ldi	r24, 0x3E	; 62
    100e:	04 c0       	rjmp	.+8      	; 0x1018 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      default: // Top three bit pairs already filled.
        *bptr |= 3; // Preserve existing ms (3) bit-pairs, OR in leading 11 bits, write back full byte.
    1010:	83 60       	ori	r24, 0x03	; 3
    1012:	80 83       	st	Z, r24
        *++bptr = 0x8d; // Write trailing 1000 bits to next byte and indicate 2 bit-pairs free for next incremental update.
    1014:	f9 01       	movw	r30, r18
    1016:	8d e8       	ldi	r24, 0x8D	; 141
    1018:	80 83       	st	Z, r24
        break;
      }
    }
  return(bptr);
  }
    101a:	cf 01       	movw	r24, r30
    101c:	08 95       	ret

0000101e <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>:

// Appends encoded byte in b msbit first plus trailing even parity bit (9 bits total)
// to the byte stream being created by FHT8VCreate200usBitStreamBptr.
static uint8_t *_FHT8VCreate200usAppendByteEP(uint8_t *bptr, const uint8_t b)
    101e:	ef 92       	push	r14
    1020:	ff 92       	push	r15
    1022:	0f 93       	push	r16
    1024:	1f 93       	push	r17
    1026:	cf 93       	push	r28
    1028:	df 93       	push	r29
    102a:	9c 01       	movw	r18, r24
    102c:	16 2f       	mov	r17, r22
    102e:	00 e8       	ldi	r16, 0x80	; 128
    1030:	c0 e0       	ldi	r28, 0x00	; 0
    1032:	d0 e0       	ldi	r29, 0x00	; 0
  {
  for(uint8_t mask = 0x80; mask != 0; mask >>= 1)
    { bptr = _FHT8VCreate200usAppendEncBit(bptr, 0 != (b & mask)); }
    1034:	e6 2e       	mov	r14, r22
    1036:	ff 24       	eor	r15, r15
    1038:	60 e0       	ldi	r22, 0x00	; 0
    103a:	80 2f       	mov	r24, r16
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	8e 21       	and	r24, r14
    1040:	9f 21       	and	r25, r15
    1042:	89 2b       	or	r24, r25
    1044:	09 f0       	breq	.+2      	; 0x1048 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)+0x2a>
    1046:	61 e0       	ldi	r22, 0x01	; 1
    1048:	c9 01       	movw	r24, r18
    104a:	0e 94 d5 07 	call	0xfaa	; 0xfaa <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
    104e:	9c 01       	movw	r18, r24

// Appends encoded byte in b msbit first plus trailing even parity bit (9 bits total)
// to the byte stream being created by FHT8VCreate200usBitStreamBptr.
static uint8_t *_FHT8VCreate200usAppendByteEP(uint8_t *bptr, const uint8_t b)
  {
  for(uint8_t mask = 0x80; mask != 0; mask >>= 1)
    1050:	06 95       	lsr	r16
    1052:	21 96       	adiw	r28, 0x01	; 1
    1054:	c8 30       	cpi	r28, 0x08	; 8
    1056:	d1 05       	cpc	r29, r1
    1058:	79 f7       	brne	.-34     	; 0x1038 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)+0x1a>
    { bptr = _FHT8VCreate200usAppendEncBit(bptr, 0 != (b & mask)); }
  return(_FHT8VCreate200usAppendEncBit(bptr, (bool) parity_even_bit(b))); // Append even parity bit.
    105a:	01 2e       	mov	r0, r17
    105c:	12 95       	swap	r17
    105e:	10 25       	eor	r17, r0
    1060:	01 2e       	mov	r0, r17
    1062:	16 95       	lsr	r17
    1064:	16 95       	lsr	r17
    1066:	10 25       	eor	r17, r0
    1068:	61 2f       	mov	r22, r17
    106a:	70 e0       	ldi	r23, 0x00	; 0
    106c:	6f 5f       	subi	r22, 0xFF	; 255
    106e:	7f 4f       	sbci	r23, 0xFF	; 255
    1070:	76 95       	lsr	r23
    1072:	67 95       	ror	r22
    1074:	61 70       	andi	r22, 0x01	; 1
    1076:	c9 01       	movw	r24, r18
    1078:	0e 94 d5 07 	call	0xfaa	; 0xfaa <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
  }
    107c:	df 91       	pop	r29
    107e:	cf 91       	pop	r28
    1080:	1f 91       	pop	r17
    1082:	0f 91       	pop	r16
    1084:	ff 90       	pop	r15
    1086:	ef 90       	pop	r14
    1088:	08 95       	ret

0000108a <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>:
// On entry the populated FHT8V command struct is passed by pointer.
// On exit, the memory block starting at buffer contains the low-byte, msbit-first bit, 0xff-terminated TX sequence.
// The maximum and minimum possible encoded message sizes are 35 (all zero bytes) and 45 (all 0xff bytes) bytes long.
// Note that a buffer space of at least 46 bytes is needed to accommodate the longest-possible encoded message and terminator.
// Returns pointer to the terminating 0xff on exit.
uint8_t *FHT8VCreate200usBitStreamBptr(uint8_t *bptr, const fht8v_msg_t *command)
    108a:	ff 92       	push	r15
    108c:	0f 93       	push	r16
    108e:	1f 93       	push	r17
    1090:	dc 01       	movw	r26, r24
    1092:	8b 01       	movw	r16, r22
  {
  // Generate FHT8V preamble.
  // First 12 x 0 bits of preamble, pre-encoded as 6 x 0xcc bytes.
  *bptr++ = 0xcc;
    1094:	8c ec       	ldi	r24, 0xCC	; 204
    1096:	fd 01       	movw	r30, r26
    1098:	81 93       	st	Z+, r24
  *bptr++ = 0xcc;
    109a:	11 96       	adiw	r26, 0x01	; 1
    109c:	8c 93       	st	X, r24
    109e:	df 01       	movw	r26, r30
    10a0:	11 96       	adiw	r26, 0x01	; 1
  *bptr++ = 0xcc;
    10a2:	81 83       	std	Z+1, r24	; 0x01
    10a4:	fd 01       	movw	r30, r26
    10a6:	31 96       	adiw	r30, 0x01	; 1
  *bptr++ = 0xcc;
    10a8:	11 96       	adiw	r26, 0x01	; 1
    10aa:	8c 93       	st	X, r24
    10ac:	df 01       	movw	r26, r30
    10ae:	11 96       	adiw	r26, 0x01	; 1
  *bptr++ = 0xcc;
    10b0:	81 83       	std	Z+1, r24	; 0x01
    10b2:	fd 01       	movw	r30, r26
    10b4:	31 96       	adiw	r30, 0x01	; 1
  *bptr++ = 0xcc;
    10b6:	11 96       	adiw	r26, 0x01	; 1
    10b8:	8c 93       	st	X, r24
  *bptr = (uint8_t) ~0U; // Initialise for _FHT8VCreate200usAppendEncBit routine.
    10ba:	ff 24       	eor	r15, r15
    10bc:	fa 94       	dec	r15
    10be:	f1 82       	std	Z+1, r15	; 0x01
  // Push remaining 1 of preamble.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, true); // Encode 1.
    10c0:	cf 01       	movw	r24, r30
    10c2:	01 96       	adiw	r24, 0x01	; 1
    10c4:	61 e0       	ldi	r22, 0x01	; 1
    10c6:	0e 94 d5 07 	call	0xfaa	; 0xfaa <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>

  // Generate body.
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->hc1);
    10ca:	f8 01       	movw	r30, r16
    10cc:	60 81       	ld	r22, Z
    10ce:	0e 94 0f 08 	call	0x101e	; 0x101e <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->hc2);
    10d2:	f8 01       	movw	r30, r16
    10d4:	61 81       	ldd	r22, Z+1	; 0x01
    10d6:	0e 94 0f 08 	call	0x101e	; 0x101e <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#ifdef FHT8V_ADR_USED
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->address);
#else
  bptr = _FHT8VCreate200usAppendByteEP(bptr, 0); // Default/broadcast.  TODO: could possibly be further optimised to send 0 value more efficiently.
    10da:	60 e0       	ldi	r22, 0x00	; 0
    10dc:	0e 94 0f 08 	call	0x101e	; 0x101e <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#endif
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->command);
    10e0:	f8 01       	movw	r30, r16
    10e2:	62 81       	ldd	r22, Z+2	; 0x02
    10e4:	0e 94 0f 08 	call	0x101e	; 0x101e <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->extension);
    10e8:	f8 01       	movw	r30, r16
    10ea:	63 81       	ldd	r22, Z+3	; 0x03
    10ec:	0e 94 0f 08 	call	0x101e	; 0x101e <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#ifdef FHT8V_ADR_USED
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->address + command->command + command->extension;
#else
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->command + command->extension;
#endif
  bptr = _FHT8VCreate200usAppendByteEP(bptr, checksum);
    10f0:	f8 01       	movw	r30, r16
    10f2:	60 81       	ld	r22, Z
    10f4:	21 81       	ldd	r18, Z+1	; 0x01
    10f6:	62 0f       	add	r22, r18
    10f8:	64 5f       	subi	r22, 0xF4	; 244
    10fa:	22 81       	ldd	r18, Z+2	; 0x02
    10fc:	62 0f       	add	r22, r18
    10fe:	23 81       	ldd	r18, Z+3	; 0x03
    1100:	62 0f       	add	r22, r18
    1102:	0e 94 0f 08 	call	0x101e	; 0x101e <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>

  // Generate trailer.
  // Append 0 bit for trailer.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, false);
    1106:	60 e0       	ldi	r22, 0x00	; 0
    1108:	0e 94 d5 07 	call	0xfaa	; 0xfaa <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
  // Append extra 0 bit to ensure that final required bits are flushed out.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, false);
    110c:	60 e0       	ldi	r22, 0x00	; 0
    110e:	0e 94 d5 07 	call	0xfaa	; 0xfaa <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
    1112:	fc 01       	movw	r30, r24
  *bptr = (uint8_t)0xff; // Terminate TX bytes.
    1114:	f0 82       	st	Z, r15
  return(bptr);
  }
    1116:	1f 91       	pop	r17
    1118:	0f 91       	pop	r16
    111a:	ff 90       	pop	r15
    111c:	08 95       	ret

0000111e <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)>:
// The TRVPercentOpen value is used to generate the frame.
// On entry hc1, hc2 (and addresss if used) must be set correctly; this sets command and extension.
// The generated command frame can be resent indefinitely.
// The command buffer used must be (at least) FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE bytes.
// Returns pointer to the terminating 0xff on exit.
uint8_t *FHT8VCreateValveSetCmdFrame_r(uint8_t *bptr, fht8v_msg_t *command, const uint8_t TRVPercentOpen)
    111e:	9c 01       	movw	r18, r24
    1120:	fb 01       	movw	r30, r22
  {
  command->command = 0x26;
    1122:	86 e2       	ldi	r24, 0x26	; 38
    1124:	82 83       	std	Z+2, r24	; 0x02
  command->extension = (TRVPercentOpen * 255) / 100;
    1126:	8f ef       	ldi	r24, 0xFF	; 255
    1128:	48 9f       	mul	r20, r24
    112a:	c0 01       	movw	r24, r0
    112c:	11 24       	eor	r1, r1
    112e:	64 e6       	ldi	r22, 0x64	; 100
    1130:	70 e0       	ldi	r23, 0x00	; 0
    1132:	0e 94 23 2c 	call	0x5846	; 0x5846 <__divmodhi4>
    1136:	63 83       	std	Z+3, r22	; 0x03
    *bptr++ = 0xaa;
    *bptr++ = 0xaa;
    *bptr++ = 0xaa;
    }
#endif
  return(FHT8VCreate200usBitStreamBptr(bptr, command));
    1138:	c9 01       	movw	r24, r18
    113a:	bf 01       	movw	r22, r30
    113c:	0e 94 45 08 	call	0x108a	; 0x108a <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
  }
    1140:	08 95       	ret

00001142 <FHT8VGetHC1()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1142:	f9 99       	sbic	0x1f, 1	; 31
    1144:	fe cf       	rjmp	.-4      	; 0x1142 <FHT8VGetHC1()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1146:	80 e1       	ldi	r24, 0x10	; 16
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	92 bd       	out	0x22, r25	; 34
    114c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    114e:	f8 9a       	sbi	0x1f, 0	; 31
    1150:	80 b5       	in	r24, 0x20	; 32
// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
void FHT8VSetHC2(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC2, hc); }

// Get (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control (will be 0xff until set).
uint8_t FHT8VGetHC1() { return(eeprom_read_byte((uint8_t*)EE_START_FHT8V_HC1)); }
    1152:	08 95       	ret

00001154 <FHT8VGetHC2()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1154:	f9 99       	sbic	0x1f, 1	; 31
    1156:	fe cf       	rjmp	.-4      	; 0x1154 <FHT8VGetHC2()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1158:	81 e1       	ldi	r24, 0x11	; 17
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	92 bd       	out	0x22, r25	; 34
    115e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1160:	f8 9a       	sbi	0x1f, 0	; 31
    1162:	80 b5       	in	r24, 0x20	; 32
uint8_t FHT8VGetHC2() { return(eeprom_read_byte((uint8_t*)EE_START_FHT8V_HC2)); }
    1164:	08 95       	ret

00001166 <isSyncedWithFHT8V()>:
  }

// True once/while this node is synced with and controlling the target FHT8V valve; initially false.
static bool syncedWithFHT8V;
#ifndef IGNORE_FHT_SYNC
bool isSyncedWithFHT8V() { return(syncedWithFHT8V); }
    1166:	80 91 6d 01 	lds	r24, 0x016D
    116a:	08 95       	ret

0000116c <isControlledValveOpen()>:
#endif


// True if FHT8V valve is believed to be open under instruction from this system; false if not in sync.
static bool FHT8V_isValveOpen;
bool getFHT8V_isValveOpen() { return(syncedWithFHT8V && FHT8V_isValveOpen); }
    116c:	80 91 6d 01 	lds	r24, 0x016D
    1170:	88 23       	and	r24, r24
    1172:	21 f0       	breq	.+8      	; 0x117c <isControlledValveOpen()+0x10>
    1174:	80 91 9f 01 	lds	r24, 0x019F
    1178:	81 11       	cpse	r24, r1
    117a:	81 e0       	ldi	r24, 0x01	; 1
// GLOBAL NOTION OF CONTRLLED VALVE STATE PROVIDED HERE
// True iff the valve(s) (if any) controlled by this unit are really open.
// This waits until, for example, an ACK where appropriate, or at least the command has been sent.
// This also implies open to DEFAULT_MIN_VALVE_PC_REALLY_OPEN or equivalent.
// Must be exectly one definition supplied at link time.
bool isControlledValveOpen() { return(getFHT8V_isValveOpen()); }
    117c:	08 95       	ret

0000117e <FHT8VSyncAndTXReset()>:
//   FHT8V_isValveOpen (bit, true if this node has last sent command to open valve)
//   syncStateFHT8V (byte, internal)
//   halfSecondsToNextFHT8VTX (byte).
void FHT8VSyncAndTXReset()
  {
  syncedWithFHT8V = false;
    117e:	10 92 6d 01 	sts	0x016D, r1
  syncStateFHT8V = 0;
    1182:	10 92 9e 01 	sts	0x019E, r1
  halfSecondsToNextFHT8VTX = 0;
    1186:	10 92 6e 01 	sts	0x016E, r1
  FHT8V_isValveOpen = false;
    118a:	10 92 9f 01 	sts	0x019F, r1
  }
    118e:	08 95       	ret

00001190 <FHT8VCallForHeatHeardGetAndClear()>:
  }

// Atomically returns one housecode calling for heat heard since last call and clears, or ~0 if none.
uint16_t FHT8VCallForHeatHeardGetAndClear()
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    1190:	4f b7       	in	r20, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1192:	f8 94       	cli
    {
    const uint16_t result = lastCallForHeatHC;
    1194:	20 91 02 01 	lds	r18, 0x0102
    1198:	30 91 03 01 	lds	r19, 0x0103
    lastCallForHeatHC = ~0;
    119c:	8f ef       	ldi	r24, 0xFF	; 255
    119e:	9f ef       	ldi	r25, 0xFF	; 255
    11a0:	90 93 03 01 	sts	0x0103, r25
    11a4:	80 93 02 01 	sts	0x0102, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11a8:	4f bf       	out	0x3f, r20	; 63
    return(result);
    }
  }
    11aa:	c9 01       	movw	r24, r18
    11ac:	08 95       	ret

000011ae <StopEavesdropOnFHT8V(bool)>:
// Stop listening out for remote TRVs calling for heat iff currently eavesdropping, else does nothing.
// Puts radio in standby mode.
// DOES NOT clear flags which indicate that a call for heat has been heard.
void StopEavesdropOnFHT8V(bool force)
  {
  if(!force && !eavesdropping) { return; }
    11ae:	88 23       	and	r24, r24
    11b0:	21 f4       	brne	.+8      	; 0x11ba <StopEavesdropOnFHT8V(bool)+0xc>
    11b2:	80 91 3e 01 	lds	r24, 0x013E
    11b6:	88 23       	and	r24, r24
    11b8:	21 f0       	breq	.+8      	; 0x11c2 <StopEavesdropOnFHT8V(bool)+0x14>
  eavesdropping = false;
    11ba:	10 92 3e 01 	sts	0x013E, r1
  RFM22ModeStandbyAndClearState();
    11be:	0e 94 63 12 	call	0x24c6	; 0x24c6 <RFM22ModeStandbyAndClearState()>
    11c2:	08 95       	ret

000011c4 <_SetupRFM22ToEavesdropOnFHT8V()>:
// Must be written/read under a lock if any chance of access from ISR.
static volatile uint16_t lastCallForHeatHC = ~0;

static void _SetupRFM22ToEavesdropOnFHT8V()
  {
  RFM22ModeStandbyAndClearState();
    11c4:	0e 94 63 12 	call	0x24c6	; 0x24c6 <RFM22ModeStandbyAndClearState()>
  RFM22SetUpRX(MIN_FHT8V_200US_BIT_STREAM_BUF_SIZE, true, true); // Set to RX longest-possible valid FS20 encoded frame.
    11c8:	8e e2       	ldi	r24, 0x2E	; 46
    11ca:	61 e0       	ldi	r22, 0x01	; 1
    11cc:	41 e0       	ldi	r20, 0x01	; 1
    11ce:	0e 94 59 11 	call	0x22b2	; 0x22b2 <RFM22SetUpRX(unsigned char, bool, bool)>
#error Board revision not defined.
#endif
#if V0p2_REV > 0
// TODO: hook into interrupts?
#endif
  }
    11d2:	08 95       	ret

000011d4 <SetupToEavesdropOnFHT8V(bool)>:
// Only done if in central hub mode.
// May set up interrupts/handlers.
// Does NOT clear flags indicating receipt of call for heat for example.
void SetupToEavesdropOnFHT8V(bool force)
  {
  if(!force && eavesdropping) { return; } // Already eavesdropping.
    11d4:	88 23       	and	r24, r24
    11d6:	21 f4       	brne	.+8      	; 0x11e0 <SetupToEavesdropOnFHT8V(bool)+0xc>
    11d8:	80 91 3e 01 	lds	r24, 0x013E
    11dc:	88 23       	and	r24, r24
    11de:	29 f4       	brne	.+10     	; 0x11ea <SetupToEavesdropOnFHT8V(bool)+0x16>
  eavesdropping = true;
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	80 93 3e 01 	sts	0x013E, r24
  _SetupRFM22ToEavesdropOnFHT8V();
    11e6:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <_SetupRFM22ToEavesdropOnFHT8V()>
    11ea:	08 95       	ret

000011ec <readOneBit(decode_state_t*)>:
  } decode_state_t;

// Decode bit pattern 1100 as 0, 111000 as 1.
// Returns 1 or 0 for the bit decoded, else marks the state as failed.
// Reads two bits at a time, MSB to LSB, advancing the byte pointer if necessary.
static uint8_t readOneBit(decode_state_t *const state)
    11ec:	cf 93       	push	r28
    11ee:	df 93       	push	r29
    11f0:	ec 01       	movw	r28, r24
  {
  if(state->bitStream > state->lastByte) { state->failed = true; } // Stop if off the buffer end.
    11f2:	28 81       	ld	r18, Y
    11f4:	39 81       	ldd	r19, Y+1	; 0x01
    11f6:	8a 81       	ldd	r24, Y+2	; 0x02
    11f8:	9b 81       	ldd	r25, Y+3	; 0x03
    11fa:	82 17       	cp	r24, r18
    11fc:	93 07       	cpc	r25, r19
    11fe:	10 f4       	brcc	.+4      	; 0x1204 <readOneBit(decode_state_t*)+0x18>
    1200:	81 e0       	ldi	r24, 0x01	; 1
    1202:	8d 83       	std	Y+5, r24	; 0x05
  if(state->failed) { return(0); } // Refuse to do anything further once decoding has failed.
    1204:	8d 81       	ldd	r24, Y+5	; 0x05
    1206:	88 23       	and	r24, r24
    1208:	09 f0       	breq	.+2      	; 0x120c <readOneBit(decode_state_t*)+0x20>
    120a:	7e c0       	rjmp	.+252    	; 0x1308 <readOneBit(decode_state_t*)+0x11c>

  if(0 == state->mask) { state->mask = 0xc0; } // Special treatment of 0 as equivalent to 0xc0 on entry.
    120c:	8c 81       	ldd	r24, Y+4	; 0x04
    120e:	88 23       	and	r24, r24
    1210:	11 f4       	brne	.+4      	; 0x1216 <readOneBit(decode_state_t*)+0x2a>
    1212:	80 ec       	ldi	r24, 0xC0	; 192
    1214:	8c 83       	std	Y+4, r24	; 0x04
#if defined(DEBUG)
  if((state->mask != 0xc0) && (state->mask != 0x30) && (state->mask != 0xc) && (state->mask != 3)) { panic(); }
    1216:	8c 81       	ldd	r24, Y+4	; 0x04
    1218:	80 3c       	cpi	r24, 0xC0	; 192
    121a:	41 f0       	breq	.+16     	; 0x122c <readOneBit(decode_state_t*)+0x40>
    121c:	80 33       	cpi	r24, 0x30	; 48
    121e:	31 f0       	breq	.+12     	; 0x122c <readOneBit(decode_state_t*)+0x40>
    1220:	8c 30       	cpi	r24, 0x0C	; 12
    1222:	21 f0       	breq	.+8      	; 0x122c <readOneBit(decode_state_t*)+0x40>
    1224:	83 30       	cpi	r24, 0x03	; 3
    1226:	11 f0       	breq	.+4      	; 0x122c <readOneBit(decode_state_t*)+0x40>
    1228:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
#endif

  // First two bits read must be 11.
  if(state->mask != (state->mask & *(state->bitStream)))
    122c:	8c 81       	ldd	r24, Y+4	; 0x04
    122e:	28 2f       	mov	r18, r24
    1230:	30 e0       	ldi	r19, 0x00	; 0
    1232:	e8 81       	ld	r30, Y
    1234:	f9 81       	ldd	r31, Y+1	; 0x01
    1236:	80 81       	ld	r24, Z
    1238:	90 e0       	ldi	r25, 0x00	; 0
    123a:	82 23       	and	r24, r18
    123c:	93 23       	and	r25, r19
    123e:	28 17       	cp	r18, r24
    1240:	39 07       	cpc	r19, r25
    1242:	09 f0       	breq	.+2      	; 0x1246 <readOneBit(decode_state_t*)+0x5a>
    1244:	51 c0       	rjmp	.+162    	; 0x12e8 <readOneBit(decode_state_t*)+0xfc>
#endif
    state->failed = true; return(0);
    }

  // Advance the mask; if the mask becomes 0 (then 0xc0 again) then advance the byte pointer.
  if(0 == ((state->mask) >>= 2))
    1246:	c9 01       	movw	r24, r18
    1248:	95 95       	asr	r25
    124a:	87 95       	ror	r24
    124c:	95 95       	asr	r25
    124e:	87 95       	ror	r24
    1250:	8c 83       	std	Y+4, r24	; 0x04
    1252:	88 23       	and	r24, r24
    1254:	61 f4       	brne	.+24     	; 0x126e <readOneBit(decode_state_t*)+0x82>
    {
    state->mask = 0xc0;
    1256:	80 ec       	ldi	r24, 0xC0	; 192
    1258:	8c 83       	std	Y+4, r24	; 0x04
    // If end of stream is encountered this is an error since more bits need to be read.
    if(++(state->bitStream) > state->lastByte) { state->failed = true; return(0); }
    125a:	9f 01       	movw	r18, r30
    125c:	2f 5f       	subi	r18, 0xFF	; 255
    125e:	3f 4f       	sbci	r19, 0xFF	; 255
    1260:	39 83       	std	Y+1, r19	; 0x01
    1262:	28 83       	st	Y, r18
    1264:	8a 81       	ldd	r24, Y+2	; 0x02
    1266:	9b 81       	ldd	r25, Y+3	; 0x03
    1268:	82 17       	cp	r24, r18
    126a:	93 07       	cpc	r25, r19
    126c:	e8 f1       	brcs	.+122    	; 0x12e8 <readOneBit(decode_state_t*)+0xfc>
    }

  // Next two bits can be 00 to decode a zero,
  // or 10 (followed by 00) to decode a one.
  const uint8_t secondPair = (state->mask & *(state->bitStream));
    126e:	8c 81       	ldd	r24, Y+4	; 0x04
  switch(secondPair)
    1270:	e8 81       	ld	r30, Y
    1272:	f9 81       	ldd	r31, Y+1	; 0x01
    1274:	20 81       	ld	r18, Z
    1276:	28 23       	and	r18, r24
    1278:	28 30       	cpi	r18, 0x08	; 8
    127a:	c1 f0       	breq	.+48     	; 0x12ac <readOneBit(decode_state_t*)+0xc0>
    127c:	29 30       	cpi	r18, 0x09	; 9
    127e:	28 f4       	brcc	.+10     	; 0x128a <readOneBit(decode_state_t*)+0x9e>
    1280:	22 23       	and	r18, r18
    1282:	41 f0       	breq	.+16     	; 0x1294 <readOneBit(decode_state_t*)+0xa8>
    1284:	22 30       	cpi	r18, 0x02	; 2
    1286:	81 f5       	brne	.+96     	; 0x12e8 <readOneBit(decode_state_t*)+0xfc>
    1288:	11 c0       	rjmp	.+34     	; 0x12ac <readOneBit(decode_state_t*)+0xc0>
    128a:	20 32       	cpi	r18, 0x20	; 32
    128c:	79 f0       	breq	.+30     	; 0x12ac <readOneBit(decode_state_t*)+0xc0>
    128e:	20 38       	cpi	r18, 0x80	; 128
    1290:	59 f5       	brne	.+86     	; 0x12e8 <readOneBit(decode_state_t*)+0xfc>
    1292:	0c c0       	rjmp	.+24     	; 0x12ac <readOneBit(decode_state_t*)+0xc0>
      {
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("decoded 0");
#endif
      // Advance the mask; if the mask becomes 0 then advance the byte pointer.
      if(0 == ((state->mask) >>= 2)) { ++(state->bitStream); }
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	95 95       	asr	r25
    1298:	87 95       	ror	r24
    129a:	95 95       	asr	r25
    129c:	87 95       	ror	r24
    129e:	8c 83       	std	Y+4, r24	; 0x04
    12a0:	88 23       	and	r24, r24
    12a2:	91 f5       	brne	.+100    	; 0x1308 <readOneBit(decode_state_t*)+0x11c>
    12a4:	31 96       	adiw	r30, 0x01	; 1
    12a6:	f9 83       	std	Y+1, r31	; 0x01
    12a8:	e8 83       	st	Y, r30
    12aa:	2f c0       	rjmp	.+94     	; 0x130a <readOneBit(decode_state_t*)+0x11e>
      state->failed = true; return(0);
      }
    }

  // Advance the mask; if the mask becomes 0 (then 0xc0 again) then advance the byte pointer.
  if(0 == ((state->mask) >>= 2))
    12ac:	90 e0       	ldi	r25, 0x00	; 0
    12ae:	95 95       	asr	r25
    12b0:	87 95       	ror	r24
    12b2:	95 95       	asr	r25
    12b4:	87 95       	ror	r24
    12b6:	8c 83       	std	Y+4, r24	; 0x04
    12b8:	88 23       	and	r24, r24
    12ba:	61 f4       	brne	.+24     	; 0x12d4 <readOneBit(decode_state_t*)+0xe8>
    {
    state->mask = 0xc0;
    12bc:	80 ec       	ldi	r24, 0xC0	; 192
    12be:	8c 83       	std	Y+4, r24	; 0x04
    // If end of stream is encountered this is an error since more bits need to be read.
    if(++(state->bitStream) > state->lastByte) { state->failed = true; return(0); }
    12c0:	88 81       	ld	r24, Y
    12c2:	99 81       	ldd	r25, Y+1	; 0x01
    12c4:	01 96       	adiw	r24, 0x01	; 1
    12c6:	99 83       	std	Y+1, r25	; 0x01
    12c8:	88 83       	st	Y, r24
    12ca:	2a 81       	ldd	r18, Y+2	; 0x02
    12cc:	3b 81       	ldd	r19, Y+3	; 0x03
    12ce:	28 17       	cp	r18, r24
    12d0:	39 07       	cpc	r19, r25
    12d2:	50 f0       	brcs	.+20     	; 0x12e8 <readOneBit(decode_state_t*)+0xfc>
    }

  // Third pair of bits must be 00.
  if(0 != (state->mask & *(state->bitStream)))
    12d4:	2c 81       	ldd	r18, Y+4	; 0x04
    12d6:	e8 81       	ld	r30, Y
    12d8:	f9 81       	ldd	r31, Y+1	; 0x01
    12da:	80 81       	ld	r24, Z
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	82 23       	and	r24, r18
    12e2:	93 23       	and	r25, r19
    12e4:	89 2b       	or	r24, r25
    12e6:	19 f0       	breq	.+6      	; 0x12ee <readOneBit(decode_state_t*)+0x102>
     {
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("trailing 00 corrupt");
#endif
    state->failed = true; return(0);
    12e8:	81 e0       	ldi	r24, 0x01	; 1
    12ea:	8d 83       	std	Y+5, r24	; 0x05
    12ec:	0d c0       	rjmp	.+26     	; 0x1308 <readOneBit(decode_state_t*)+0x11c>
    }    

  // Advance the mask; if the mask becomes 0 then advance the byte pointer.
  if(0 == ((state->mask) >>= 2)) { ++(state->bitStream); }
    12ee:	c9 01       	movw	r24, r18
    12f0:	95 95       	asr	r25
    12f2:	87 95       	ror	r24
    12f4:	95 95       	asr	r25
    12f6:	87 95       	ror	r24
    12f8:	8c 83       	std	Y+4, r24	; 0x04
    12fa:	88 23       	and	r24, r24
    12fc:	19 f4       	brne	.+6      	; 0x1304 <readOneBit(decode_state_t*)+0x118>
    12fe:	31 96       	adiw	r30, 0x01	; 1
    1300:	f9 83       	std	Y+1, r31	; 0x01
    1302:	e8 83       	st	Y, r30
    1304:	81 e0       	ldi	r24, 0x01	; 1
    1306:	01 c0       	rjmp	.+2      	; 0x130a <readOneBit(decode_state_t*)+0x11e>
    1308:	80 e0       	ldi	r24, 0x00	; 0
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("decoded 1");
#endif
  return(1); // Decoded a 1.
  }
    130a:	df 91       	pop	r29
    130c:	cf 91       	pop	r28
    130e:	08 95       	ret

00001310 <readOneByteWithParity(decode_state_t*)>:

// Decodes a series of encoded bits plus parity (and checks the parity, failing if wrong).
// Returns the byte decoded, else marks the state as failed.
static uint8_t readOneByteWithParity(decode_state_t *const state)
    1310:	ef 92       	push	r14
    1312:	ff 92       	push	r15
    1314:	0f 93       	push	r16
    1316:	1f 93       	push	r17
    1318:	cf 93       	push	r28
    131a:	df 93       	push	r29
    131c:	7c 01       	movw	r14, r24
  {
  if(state->failed) { return(0); } // Refuse to do anything further once decoding has failed.
    131e:	fc 01       	movw	r30, r24
    1320:	85 81       	ldd	r24, Z+5	; 0x05
    1322:	88 23       	and	r24, r24
    1324:	11 f0       	breq	.+4      	; 0x132a <readOneByteWithParity(decode_state_t*)+0x1a>
    1326:	10 e0       	ldi	r17, 0x00	; 0
    1328:	1b c0       	rjmp	.+54     	; 0x1360 <readOneByteWithParity(decode_state_t*)+0x50>

  // Read first bit specially...
  const uint8_t b7 = readOneBit(state); 
    132a:	c7 01       	movw	r24, r14
    132c:	0e 94 f6 08 	call	0x11ec	; 0x11ec <readOneBit(decode_state_t*)>
    1330:	18 2f       	mov	r17, r24
    1332:	08 2f       	mov	r16, r24
    1334:	c7 e0       	ldi	r28, 0x07	; 7
    1336:	d0 e0       	ldi	r29, 0x00	; 0
    1338:	06 c0       	rjmp	.+12     	; 0x1346 <readOneByteWithParity(decode_state_t*)+0x36>
  uint8_t result = b7;
  uint8_t parity = b7;
  // Then remaining 7 bits...
  for(int i = 7; --i >= 0; )
    {
    const uint8_t bit = readOneBit(state);
    133a:	c7 01       	movw	r24, r14
    133c:	0e 94 f6 08 	call	0x11ec	; 0x11ec <readOneBit(decode_state_t*)>
    parity ^= bit;
    1340:	08 27       	eor	r16, r24
    result = (result << 1) | bit;
    1342:	11 0f       	add	r17, r17
    1344:	18 2b       	or	r17, r24
  // Read first bit specially...
  const uint8_t b7 = readOneBit(state); 
  uint8_t result = b7;
  uint8_t parity = b7;
  // Then remaining 7 bits...
  for(int i = 7; --i >= 0; )
    1346:	21 97       	sbiw	r28, 0x01	; 1
    1348:	ff ef       	ldi	r31, 0xFF	; 255
    134a:	cf 3f       	cpi	r28, 0xFF	; 255
    134c:	df 07       	cpc	r29, r31
    134e:	a9 f7       	brne	.-22     	; 0x133a <readOneByteWithParity(decode_state_t*)+0x2a>
    const uint8_t bit = readOneBit(state);
    parity ^= bit;
    result = (result << 1) | bit;
    }
  // Then get parity bit and check.
  if(parity != readOneBit(state))
    1350:	c7 01       	movw	r24, r14
    1352:	0e 94 f6 08 	call	0x11ec	; 0x11ec <readOneBit(decode_state_t*)>
    1356:	08 17       	cp	r16, r24
    1358:	19 f0       	breq	.+6      	; 0x1360 <readOneByteWithParity(decode_state_t*)+0x50>
    {
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("bad parity");
#endif
    state->failed = true;
    135a:	81 e0       	ldi	r24, 0x01	; 1
    135c:	f7 01       	movw	r30, r14
    135e:	85 83       	std	Z+5, r24	; 0x05
    }
  return(result);
  }
    1360:	81 2f       	mov	r24, r17
    1362:	df 91       	pop	r29
    1364:	cf 91       	pop	r28
    1366:	1f 91       	pop	r17
    1368:	0f 91       	pop	r16
    136a:	ff 90       	pop	r15
    136c:	ef 90       	pop	r14
    136e:	08 95       	ret

00001370 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)>:

// Decode raw bitstream into non-null command structure passed in; returns true if successful.
// Will return true if OK, else false if anything obviously invalid is detected such as failing parity or checksum.
// Finds and discards leading encoded 1 and trailing 0.
bool FHT8VDecodeBitStream(uint8_t const *bitStream, uint8_t const *lastByte, fht8v_msg_t *command)
    1370:	df 92       	push	r13
    1372:	ef 92       	push	r14
    1374:	ff 92       	push	r15
    1376:	0f 93       	push	r16
    1378:	1f 93       	push	r17
    137a:	df 93       	push	r29
    137c:	cf 93       	push	r28
    137e:	00 d0       	rcall	.+0      	; 0x1380 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x10>
    1380:	00 d0       	rcall	.+0      	; 0x1382 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x12>
    1382:	00 d0       	rcall	.+0      	; 0x1384 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x14>
    1384:	cd b7       	in	r28, 0x3d	; 61
    1386:	de b7       	in	r29, 0x3e	; 62
    1388:	8a 01       	movw	r16, r20
  {
  decode_state_t state;
  state.bitStream = bitStream;
    138a:	9a 83       	std	Y+2, r25	; 0x02
    138c:	89 83       	std	Y+1, r24	; 0x01
  state.lastByte = lastByte;
    138e:	7c 83       	std	Y+4, r23	; 0x04
    1390:	6b 83       	std	Y+3, r22	; 0x03
  state.mask = 0;
    1392:	1d 82       	std	Y+5, r1	; 0x05
  state.failed = false;
    1394:	1e 82       	std	Y+6, r1	; 0x06
      }
  DEBUG_SERIAL_PRINTLN();
#endif

  // Find and absorb the leading encoded '1', else quit if not found by end of stream.
  while(0 == readOneBit(&state)) { if(state.failed) { return(false); } }
    1396:	7e 01       	movw	r14, r28
    1398:	08 94       	sec
    139a:	e1 1c       	adc	r14, r1
    139c:	f1 1c       	adc	r15, r1
    139e:	03 c0       	rjmp	.+6      	; 0x13a6 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x36>
    13a0:	8e 81       	ldd	r24, Y+6	; 0x06
    13a2:	88 23       	and	r24, r24
    13a4:	c9 f5       	brne	.+114    	; 0x1418 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xa8>
    13a6:	c7 01       	movw	r24, r14
    13a8:	0e 94 f6 08 	call	0x11ec	; 0x11ec <readOneBit(decode_state_t*)>
    13ac:	88 23       	and	r24, r24
    13ae:	c1 f3       	breq	.-16     	; 0x13a0 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x30>
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Read leading 1");
#endif

  command->hc1 = readOneByteWithParity(&state);
    13b0:	c7 01       	movw	r24, r14
    13b2:	0e 94 88 09 	call	0x1310	; 0x1310 <readOneByteWithParity(decode_state_t*)>
    13b6:	f8 01       	movw	r30, r16
    13b8:	80 83       	st	Z, r24
  command->hc2 = readOneByteWithParity(&state);
    13ba:	c7 01       	movw	r24, r14
    13bc:	0e 94 88 09 	call	0x1310	; 0x1310 <readOneByteWithParity(decode_state_t*)>
    13c0:	f8 01       	movw	r30, r16
    13c2:	81 83       	std	Z+1, r24	; 0x01
#ifdef FHT8V_ADR_USED
  command->address = readOneByteWithParity(&state);
#else
  const uint8_t address = readOneByteWithParity(&state);
    13c4:	c7 01       	movw	r24, r14
    13c6:	0e 94 88 09 	call	0x1310	; 0x1310 <readOneByteWithParity(decode_state_t*)>
    13ca:	d8 2e       	mov	r13, r24
#endif
  command->command = readOneByteWithParity(&state);
    13cc:	c7 01       	movw	r24, r14
    13ce:	0e 94 88 09 	call	0x1310	; 0x1310 <readOneByteWithParity(decode_state_t*)>
    13d2:	f8 01       	movw	r30, r16
    13d4:	82 83       	std	Z+2, r24	; 0x02
  command->extension = readOneByteWithParity(&state);
    13d6:	c7 01       	movw	r24, r14
    13d8:	0e 94 88 09 	call	0x1310	; 0x1310 <readOneByteWithParity(decode_state_t*)>
    13dc:	f8 01       	movw	r30, r16
    13de:	83 83       	std	Z+3, r24	; 0x03
  const uint8_t checksumRead = readOneByteWithParity(&state);
    13e0:	c7 01       	movw	r24, r14
    13e2:	0e 94 88 09 	call	0x1310	; 0x1310 <readOneByteWithParity(decode_state_t*)>
    13e6:	28 2f       	mov	r18, r24
  if(state.failed)
    13e8:	8e 81       	ldd	r24, Y+6	; 0x06
    13ea:	88 23       	and	r24, r24
    13ec:	a9 f4       	brne	.+42     	; 0x1418 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xa8>
#ifdef FHT8V_ADR_USED
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->address + command->command + command->extension;
#else
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + address + command->command + command->extension;
#endif
  if(checksum != checksumRead)
    13ee:	f8 01       	movw	r30, r16
    13f0:	80 81       	ld	r24, Z
    13f2:	91 81       	ldd	r25, Z+1	; 0x01
    13f4:	89 0f       	add	r24, r25
    13f6:	84 5f       	subi	r24, 0xF4	; 244
    13f8:	92 81       	ldd	r25, Z+2	; 0x02
    13fa:	89 0f       	add	r24, r25
    13fc:	93 81       	ldd	r25, Z+3	; 0x03
    13fe:	89 0f       	add	r24, r25
    1400:	8d 0d       	add	r24, r13
    1402:	82 17       	cp	r24, r18
    1404:	49 f4       	brne	.+18     	; 0x1418 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xa8>
#endif
    state.failed = true; return(false);
    }

  // Check the trailing encoded '0'.
  if(0 != readOneBit(&state)) { state.failed = true; return(false); }
    1406:	c7 01       	movw	r24, r14
    1408:	0e 94 f6 08 	call	0x11ec	; 0x11ec <readOneBit(decode_state_t*)>
    140c:	88 23       	and	r24, r24
    140e:	21 f4       	brne	.+8      	; 0x1418 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xa8>

  return(!state.failed);
    1410:	9e 81       	ldd	r25, Y+6	; 0x06
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	98 27       	eor	r25, r24
    1416:	01 c0       	rjmp	.+2      	; 0x141a <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xaa>
    1418:	90 e0       	ldi	r25, 0x00	; 0
  }
    141a:	89 2f       	mov	r24, r25
    141c:	26 96       	adiw	r28, 0x06	; 6
    141e:	0f b6       	in	r0, 0x3f	; 63
    1420:	f8 94       	cli
    1422:	de bf       	out	0x3e, r29	; 62
    1424:	0f be       	out	0x3f, r0	; 63
    1426:	cd bf       	out	0x3d, r28	; 61
    1428:	cf 91       	pop	r28
    142a:	df 91       	pop	r29
    142c:	1f 91       	pop	r17
    142e:	0f 91       	pop	r16
    1430:	ff 90       	pop	r15
    1432:	ef 90       	pop	r14
    1434:	df 90       	pop	r13
    1436:	08 95       	ret

00001438 <FHT8VCallForHeatPoll()>:
// If used instead of an interrupt then should probably called at least about once every 100ms.
// Returns true if any useful activity/progress was detected by this call (not necessarily a full valid call-for-heat).
// Upon receipt of a valid call-for-heat this comes out of eavesdropping mode to save energy.
// If a problem is encountered this restarts the eavesdropping process.
// Does not block nor take significant time.
bool FHT8VCallForHeatPoll()
    1438:	0f 93       	push	r16
    143a:	1f 93       	push	r17
    143c:	df 93       	push	r29
    143e:	cf 93       	push	r28
    1440:	00 d0       	rcall	.+0      	; 0x1442 <FHT8VCallForHeatPoll()+0xa>
    1442:	00 d0       	rcall	.+0      	; 0x1444 <FHT8VCallForHeatPoll()+0xc>
    1444:	cd b7       	in	r28, 0x3d	; 61
    1446:	de b7       	in	r29, 0x3e	; 62
  {
  // Do nothing unless already in eavesdropping mode.
  if(!eavesdropping) { return(false); }
    1448:	80 91 3e 01 	lds	r24, 0x013E
    144c:	88 23       	and	r24, r24
    144e:	09 f4       	brne	.+2      	; 0x1452 <FHT8VCallForHeatPoll()+0x1a>
    1450:	5e c0       	rjmp	.+188    	; 0x150e <FHT8VCallForHeatPoll()+0xd6>

#ifdef PIN_RFM_NIRQ
  // If nIRQ line is available then abort if it is not active (and thus spare the SPI bus).
  if(fastDigitalRead(PIN_RFM_NIRQ) != LOW) { return(false); }
    1452:	19 99       	sbic	0x03, 1	; 3
    1454:	5c c0       	rjmp	.+184    	; 0x150e <FHT8VCallForHeatPoll()+0xd6>

// Returns true if there is a pending accepted call for heat.
// If so a non-~0 housecode will be returned by FHT8VCallForHeatHeardGetAndClear().
bool FHT8VCallForHeatHeard()
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    1456:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1458:	f8 94       	cli
    { return(lastCallForHeatHC != (uint16_t)~0); }
    145a:	80 91 02 01 	lds	r24, 0x0102
    145e:	90 91 03 01 	lds	r25, 0x0103
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1462:	2f bf       	out	0x3f, r18	; 63
  // If nIRQ line is available then abort if it is not active (and thus spare the SPI bus).
  if(fastDigitalRead(PIN_RFM_NIRQ) != LOW) { return(false); }
#endif

  // Do nothing once call for heat has been collected and is pending action.
  if(FHT8VCallForHeatHeard()) { return(false); }
    1464:	8f 5f       	subi	r24, 0xFF	; 255
    1466:	9f 4f       	sbci	r25, 0xFF	; 255
    1468:	09 f0       	breq	.+2      	; 0x146c <FHT8VCallForHeatPoll()+0x34>
    146a:	51 c0       	rjmp	.+162    	; 0x150e <FHT8VCallForHeatPoll()+0xd6>

  const uint16_t status = RFM22ReadStatusBoth(); // reg1:reg2, on V0.08 PICAXE tempB2:SPI_DATAB.
    146c:	0e 94 3e 12 	call	0x247c	; 0x247c <RFM22ReadStatusBoth()>

  // TODO: capture some entropy from RSSI and timing

  if(status & 0x1000) // Received frame.
    1470:	94 ff       	sbrs	r25, 4
    1472:	45 c0       	rjmp	.+138    	; 0x14fe <FHT8VCallForHeatPoll()+0xc6>
    1474:	ed e6       	ldi	r30, 0x6D	; 109
    1476:	f1 e0       	ldi	r31, 0x01	; 1
    1478:	01 c0       	rjmp	.+2      	; 0x147c <FHT8VCallForHeatPoll()+0x44>
    {
    // Ensure that a previous frame is not trivially re-read.
    for(uint8_t *p = FHT8VRXHubArea + FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE; --p >= FHT8VRXHubArea; )
      { *p = 0; }
    147a:	10 82       	st	Z, r1
  // TODO: capture some entropy from RSSI and timing

  if(status & 0x1000) // Received frame.
    {
    // Ensure that a previous frame is not trivially re-read.
    for(uint8_t *p = FHT8VRXHubArea + FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE; --p >= FHT8VRXHubArea; )
    147c:	31 97       	sbiw	r30, 0x01	; 1
    147e:	81 e0       	ldi	r24, 0x01	; 1
    1480:	ee 33       	cpi	r30, 0x3E	; 62
    1482:	f8 07       	cpc	r31, r24
    1484:	d1 f7       	brne	.-12     	; 0x147a <FHT8VCallForHeatPoll()+0x42>
      { *p = 0; }
    // Attempt to read the entire frame.
    RFM22RXFIFO(FHT8VRXHubArea, FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE);
    1486:	8f 01       	movw	r16, r30
    1488:	0f 5f       	subi	r16, 0xFF	; 255
    148a:	1f 4f       	sbci	r17, 0xFF	; 255
    148c:	c8 01       	movw	r24, r16
    148e:	6e e2       	ldi	r22, 0x2E	; 46
    1490:	0e 94 f1 10 	call	0x21e2	; 0x21e2 <RFM22RXFIFO(unsigned char*, unsigned char)>
    1494:	f8 01       	movw	r30, r16
    1496:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t pos; // Current byte position in RX buffer...
    // Validate FHT8V premable (zeros encoded as up to 6x 0xcc bytes), else abort/restart.
    // Insist on at least a couple of bytes of valid premable being present.
    for(pos = 0; pos < 6; ++pos)
      {
      if(0xcc != FHT8VRXHubArea[pos])
    1498:	80 81       	ld	r24, Z
    149a:	8c 3c       	cpi	r24, 0xCC	; 204
    149c:	19 f0       	breq	.+6      	; 0x14a4 <FHT8VCallForHeatPoll()+0x6c>
        {
        if(pos < 2)
    149e:	92 30       	cpi	r25, 0x02	; 2
    14a0:	28 f4       	brcc	.+10     	; 0x14ac <FHT8VCallForHeatPoll()+0x74>
    14a2:	33 c0       	rjmp	.+102    	; 0x150a <FHT8VCallForHeatPoll()+0xd2>
    // Attempt to read the entire frame.
    RFM22RXFIFO(FHT8VRXHubArea, FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE);
    uint8_t pos; // Current byte position in RX buffer...
    // Validate FHT8V premable (zeros encoded as up to 6x 0xcc bytes), else abort/restart.
    // Insist on at least a couple of bytes of valid premable being present.
    for(pos = 0; pos < 6; ++pos)
    14a4:	9f 5f       	subi	r25, 0xFF	; 255
    14a6:	31 96       	adiw	r30, 0x01	; 1
    14a8:	96 30       	cpi	r25, 0x06	; 6
    14aa:	b1 f7       	brne	.-20     	; 0x1498 <FHT8VCallForHeatPoll()+0x60>
          }
        break; // If enough preamble has been seen, move on to the body.
        }
      }
    fht8v_msg_t command;
    const bool decoded = FHT8VDecodeBitStream(FHT8VRXHubArea + pos, FHT8VRXHubArea + FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE - 1, &command);
    14ac:	89 2f       	mov	r24, r25
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	81 5c       	subi	r24, 0xC1	; 193
    14b2:	9e 4f       	sbci	r25, 0xFE	; 254
    14b4:	6c e6       	ldi	r22, 0x6C	; 108
    14b6:	71 e0       	ldi	r23, 0x01	; 1
    14b8:	ae 01       	movw	r20, r28
    14ba:	4f 5f       	subi	r20, 0xFF	; 255
    14bc:	5f 4f       	sbci	r21, 0xFF	; 255
    14be:	0e 94 b8 09 	call	0x1370	; 0x1370 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)>
    if(decoded)
    14c2:	88 23       	and	r24, r24
    14c4:	c9 f0       	breq	.+50     	; 0x14f8 <FHT8VCallForHeatPoll()+0xc0>
      DEBUG_SERIAL_PRINT_FLASHSTRING(" ext ");
      DEBUG_SERIAL_PRINT(command.extension);
      DEBUG_SERIAL_PRINTLN();
#endif
      // Potentially accept as call for heat only if command is 0x26 (38) and value open enough as used by OpenTRV to TX.
      if((0x26 == command.command) && (command.extension >= getMinValvePcReallyOpen()))
    14c6:	8b 81       	ldd	r24, Y+3	; 0x03
    14c8:	86 32       	cpi	r24, 0x26	; 38
    14ca:	19 f5       	brne	.+70     	; 0x1512 <FHT8VCallForHeatPoll()+0xda>
    14cc:	1c 81       	ldd	r17, Y+4	; 0x04
    14ce:	0e 94 b3 04 	call	0x966	; 0x966 <getMinValvePcReallyOpen()>
    14d2:	18 17       	cp	r17, r24
    14d4:	f0 f0       	brcs	.+60     	; 0x1512 <FHT8VCallForHeatPoll()+0xda>
        {
        const uint16_t compoundHC = (command.hc1 << 8) | command.hc2;
    14d6:	99 81       	ldd	r25, Y+1	; 0x01
    14d8:	80 e0       	ldi	r24, 0x00	; 0
    14da:	2a 81       	ldd	r18, Y+2	; 0x02
    14dc:	30 e0       	ldi	r19, 0x00	; 0
    14de:	82 2b       	or	r24, r18
    14e0:	93 2b       	or	r25, r19
        if(FHT8VHubAcceptedHouseCode(command.hc1, command.hc2))
          {
          // Accept if house code not filtered out.
          ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    14e2:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    14e4:	f8 94       	cli
            { lastCallForHeatHC = compoundHC; } // Update atomically.
    14e6:	90 93 03 01 	sts	0x0103, r25
    14ea:	80 93 02 01 	sts	0x0102, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    14ee:	2f bf       	out	0x3f, r18	; 63
          StopEavesdropOnFHT8V(); // Need not eavesdrop for a while.
    14f0:	80 e0       	ldi	r24, 0x00	; 0
    14f2:	0e 94 d7 08 	call	0x11ae	; 0x11ae <StopEavesdropOnFHT8V(bool)>
    14f6:	0d c0       	rjmp	.+26     	; 0x1512 <FHT8VCallForHeatPoll()+0xda>
      return(true); // Got a valid frame.
      }
    else
      {
#if 1 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("Bad RX frame");
    14f8:	86 ec       	ldi	r24, 0xC6	; 198
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	04 c0       	rjmp	.+8      	; 0x1506 <FHT8VCallForHeatPoll()+0xce>
//  else if(status & 0x80) // Got sync from incoming FHT8V message.
//    { 
////    syncSeen = true;
//    return(true);
//    }
  else if(status & 0x8000) // RX FIFO overflow/underflow: give up and restart...
    14fe:	97 ff       	sbrs	r25, 7
    1500:	06 c0       	rjmp	.+12     	; 0x150e <FHT8VCallForHeatPoll()+0xd6>
    {
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("RX FIFO problem");
    1502:	86 eb       	ldi	r24, 0xB6	; 182
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
    _SetupRFM22ToEavesdropOnFHT8V(); // Reset/restart RX.
    150a:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <_SetupRFM22ToEavesdropOnFHT8V()>
    return(false);
    150e:	80 e0       	ldi	r24, 0x00	; 0
    1510:	01 c0       	rjmp	.+2      	; 0x1514 <FHT8VCallForHeatPoll()+0xdc>
    1512:	81 e0       	ldi	r24, 0x01	; 1
    }

  return(false);
  }
    1514:	0f 90       	pop	r0
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	cf 91       	pop	r28
    151e:	df 91       	pop	r29
    1520:	1f 91       	pop	r17
    1522:	0f 91       	pop	r16
    1524:	08 95       	ret

00001526 <FHT8VCreateValveSetCmdFrame()>:

// Create FHT8V TRV outgoing valve-setting command frame (terminated with 0xff) in the shared TX buffer.
// The getTRVPercentOpen() result is used to generate the frame.
// HC1 and HC2 are fetched with the FHT8VGetHC1() and FHT8VGetHC2() calls, and address is always 0.
// The generated command frame can be resent indefinitely.
void FHT8VCreateValveSetCmdFrame()
    1526:	df 93       	push	r29
    1528:	cf 93       	push	r28
    152a:	00 d0       	rcall	.+0      	; 0x152c <FHT8VCreateValveSetCmdFrame()+0x6>
    152c:	00 d0       	rcall	.+0      	; 0x152e <FHT8VCreateValveSetCmdFrame()+0x8>
    152e:	cd b7       	in	r28, 0x3d	; 61
    1530:	de b7       	in	r29, 0x3e	; 62
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1532:	f9 99       	sbic	0x1f, 1	; 31
    1534:	fe cf       	rjmp	.-4      	; 0x1532 <FHT8VCreateValveSetCmdFrame()+0xc>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1536:	80 e1       	ldi	r24, 0x10	; 16
    1538:	90 e0       	ldi	r25, 0x00	; 0
    153a:	92 bd       	out	0x22, r25	; 34
    153c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    153e:	f8 9a       	sbi	0x1f, 0	; 31
    1540:	20 b5       	in	r18, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1542:	f9 99       	sbic	0x1f, 1	; 31
    1544:	fe cf       	rjmp	.-4      	; 0x1542 <FHT8VCreateValveSetCmdFrame()+0x1c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1546:	81 e1       	ldi	r24, 0x11	; 17
    1548:	90 e0       	ldi	r25, 0x00	; 0
    154a:	92 bd       	out	0x22, r25	; 34
    154c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    154e:	f8 9a       	sbi	0x1f, 0	; 31
    1550:	80 b5       	in	r24, 0x20	; 32
  {
  fht8v_msg_t command;
  command.hc1 = FHT8VGetHC1();
  command.hc2 = FHT8VGetHC2();
    1552:	8a 83       	std	Y+2, r24	; 0x02
// HC1 and HC2 are fetched with the FHT8VGetHC1() and FHT8VGetHC2() calls, and address is always 0.
// The generated command frame can be resent indefinitely.
void FHT8VCreateValveSetCmdFrame()
  {
  fht8v_msg_t command;
  command.hc1 = FHT8VGetHC1();
    1554:	29 83       	std	Y+1, r18	; 0x01
  command.hc2 = FHT8VGetHC2();
#ifdef FHT8V_ADR_USED
  command.address = 0;
#endif
  FHT8VCreateValveSetCmdFrame_r(FHT8VTXCommandArea, &command, getTRVPercentOpen());
    1556:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    155a:	48 2f       	mov	r20, r24
    155c:	8f e6       	ldi	r24, 0x6F	; 111
    155e:	91 e0       	ldi	r25, 0x01	; 1
    1560:	be 01       	movw	r22, r28
    1562:	6f 5f       	subi	r22, 0xFF	; 255
    1564:	7f 4f       	sbci	r23, 0xFF	; 255
    1566:	0e 94 8f 08 	call	0x111e	; 0x111e <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)>
  }
    156a:	0f 90       	pop	r0
    156c:	0f 90       	pop	r0
    156e:	0f 90       	pop	r0
    1570:	0f 90       	pop	r0
    1572:	cf 91       	pop	r28
    1574:	df 91       	pop	r29
    1576:	08 95       	ret

00001578 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>:
// The trailing 0xff is not sent.
// Returns immediately without transmitting if the command buffer starts with 0xff (ie is empty).
// (If doubleTX is true, sends the bitstream twice, with a short (~8ms) pause between transmissions, to help ensure reliable delivery.)
//
// TODO: in RX-on/HUB mode, this has to turn RX off (noting anything received) before TX, and restore RX after (rather than standby).
static void FHT8VTXFHTQueueAndSendCmd(uint8_t *bptr, const bool doubleTX)
    1578:	0f 93       	push	r16
    157a:	1f 93       	push	r17
    157c:	cf 93       	push	r28
    157e:	df 93       	push	r29
    1580:	ec 01       	movw	r28, r24
    1582:	06 2f       	mov	r16, r22
  {
  if(((uint8_t)0xff) == *bptr) { return; }
    1584:	88 81       	ld	r24, Y
    1586:	8f 3f       	cpi	r24, 0xFF	; 255
    1588:	41 f1       	breq	.+80     	; 0x15da <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x62>
#ifdef DEBUG
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8V frame not initialised"); panic(); }
    158a:	88 23       	and	r24, r24
    158c:	31 f4       	brne	.+12     	; 0x159a <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x22>
    158e:	83 ed       	ldi	r24, 0xD3	; 211
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    1596:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
#endif

#if defined(ENABLE_BOILER_HUB)
  const bool hubMode = inHubMode();
    159a:	0e 94 36 04 	call	0x86c	; 0x86c <getMinBoilerOnMinutes()>
    159e:	18 2f       	mov	r17, r24
    15a0:	88 23       	and	r24, r24
    15a2:	19 f0       	breq	.+6      	; 0x15aa <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x32>
    15a4:	11 e0       	ldi	r17, 0x01	; 1
  // Do a final poll for any call for heat that just arrived before doing TX.
  if(hubMode) { FHT8VCallForHeatPoll(); }
    15a6:	0e 94 1c 0a 	call	0x1438	; 0x1438 <FHT8VCallForHeatPoll()>
  StopEavesdropOnFHT8V(); // Unconditional cleardown of eavesdrop.
    15aa:	80 e0       	ldi	r24, 0x00	; 0
    15ac:	0e 94 d7 08 	call	0x11ae	; 0x11ae <StopEavesdropOnFHT8V(bool)>
#endif

  RFM22QueueCmdToFF(bptr);
    15b0:	ce 01       	movw	r24, r28
    15b2:	0e 94 cb 11 	call	0x2396	; 0x2396 <RFM22QueueCmdToFF(unsigned char*)>
  RFM22TXFIFO(); // Send it!
    15b6:	0e 94 ab 12 	call	0x2556	; 0x2556 <RFM22TXFIFO()>

  if(doubleTX)
    15ba:	00 23       	and	r16, r16
    15bc:	31 f0       	breq	.+12     	; 0x15ca <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x52>
    {
    // Should nominally pause about 8--9ms or similar before retransmission...
    sleepLowPowerMs(8);
    15be:	8d e3       	ldi	r24, 0x3D	; 61
    15c0:	90 e0       	ldi	r25, 0x00	; 0
    15c2:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    RFM22TXFIFO(); // Re-send it!
    15c6:	0e 94 ab 12 	call	0x2556	; 0x2556 <RFM22TXFIFO()>
    }

#if defined(ENABLE_BOILER_HUB)
  if(hubMode)
    15ca:	11 23       	and	r17, r17
    15cc:	21 f0       	breq	.+8      	; 0x15d6 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x5e>
    { SetupToEavesdropOnFHT8V(); } // Revert to hub listening...
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <SetupToEavesdropOnFHT8V(bool)>
    15d4:	02 c0       	rjmp	.+4      	; 0x15da <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x62>
  else
#endif
    { RFM22ModeStandbyAndClearState(); } // Go to standby to conserve energy.
    15d6:	0e 94 63 12 	call	0x24c6	; 0x24c6 <RFM22ModeStandbyAndClearState()>
  }
    15da:	df 91       	pop	r29
    15dc:	cf 91       	pop	r28
    15de:	1f 91       	pop	r17
    15e0:	0f 91       	pop	r16
    15e2:	08 95       	ret

000015e4 <FHT8VDoSafeExtraTXToHub()>:
// Does an extra (single) TX if safe to help ensure that the hub hears, eg in case of poor comms.
// Safe means when in sync with the valve,
// and well away from the normal transmission windows to avoid confusing the valve.
// Returns true iff a TX was done.
// This may also be omitted if the TX would not be heard by the hub anyway.
bool FHT8VDoSafeExtraTXToHub()
    15e4:	1f 93       	push	r17
  {
  // Do nothing until in sync.
  if(!syncedWithFHT8V) { return(false); }
    15e6:	80 91 6d 01 	lds	r24, 0x016D
    15ea:	88 23       	and	r24, r24
    15ec:	99 f0       	breq	.+38     	; 0x1614 <FHT8VDoSafeExtraTXToHub()+0x30>
  // Do nothing if too close to (within maybe 10s of) the start or finish of a ~2m TX cycle
  // (which might cause FHT8V to latch onto the wrong, extra, TX, for example).
  if((halfSecondsToNextFHT8VTX < 20) || (halfSecondsToNextFHT8VTX > 210)) { return(false); }
    15ee:	80 91 6e 01 	lds	r24, 0x016E
    15f2:	84 51       	subi	r24, 0x14	; 20
    15f4:	8f 3b       	cpi	r24, 0xBF	; 191
    15f6:	70 f4       	brcc	.+28     	; 0x1614 <FHT8VDoSafeExtraTXToHub()+0x30>
  // Do nothing if we would not send something that the hub would hear anyway.
  if(getTRVPercentOpen() < getMinValvePcReallyOpen()) { return(false); }
    15f8:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    15fc:	18 2f       	mov	r17, r24
    15fe:	0e 94 b3 04 	call	0x966	; 0x966 <getMinValvePcReallyOpen()>
    1602:	18 17       	cp	r17, r24
    1604:	38 f0       	brcs	.+14     	; 0x1614 <FHT8VDoSafeExtraTXToHub()+0x30>
  // Do (single) TX.
  FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, false);
    1606:	8f e6       	ldi	r24, 0x6F	; 111
    1608:	91 e0       	ldi	r25, 0x01	; 1
    160a:	60 e0       	ldi	r22, 0x00	; 0
    160c:	0e 94 bc 0a 	call	0x1578	; 0x1578 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
    1610:	81 e0       	ldi	r24, 0x01	; 1
    1612:	01 c0       	rjmp	.+2      	; 0x1616 <FHT8VDoSafeExtraTXToHub()+0x32>
  // Done it.
  return(true);
    1614:	80 e0       	ldi	r24, 0x00	; 0
  }
    1616:	1f 91       	pop	r17
    1618:	08 95       	ret

0000161a <valveSettingTX(bool)>:
    { RFM22ModeStandbyAndClearState(); } // Go to standby to conserve energy.
  }

// Send current (assumed valve-setting) command and adjust FHT8V_isValveOpen as appropriate.
// Only appropriate when the command is going to be heard by the FHT8V valve itself, not just the hub.
static void valveSettingTX(const bool allowDoubleTX)
    161a:	1f 93       	push	r17
    161c:	68 2f       	mov	r22, r24
  {
  // Transmit correct valve-setting command that should already be in the buffer...
  FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX);
    161e:	8f e6       	ldi	r24, 0x6F	; 111
    1620:	91 e0       	ldi	r25, 0x01	; 1
    1622:	0e 94 bc 0a 	call	0x1578	; 0x1578 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>

// Call just after TX of valve-setting command which is assumed to reflect current TRVPercentOpen state.
// This helps avoiding calling for heat from a central boiler until the valve is really open,
// eg to avoid excess load on (or power wasting in) the circulation pump.
static void setFHT8V_isValveOpen()
  { FHT8V_isValveOpen = (getTRVPercentOpen() >= getMinValvePcReallyOpen()); }
    1626:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    162a:	18 2f       	mov	r17, r24
    162c:	0e 94 b3 04 	call	0x966	; 0x966 <getMinValvePcReallyOpen()>
    1630:	10 92 9f 01 	sts	0x019F, r1
    1634:	18 17       	cp	r17, r24
    1636:	18 f0       	brcs	.+6      	; 0x163e <valveSettingTX(bool)+0x24>
    1638:	81 e0       	ldi	r24, 0x01	; 1
    163a:	80 93 9f 01 	sts	0x019F, r24
  {
  // Transmit correct valve-setting command that should already be in the buffer...
  FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX);
  // Indicate state that valve should now actually be in (or physically moving to)...
  setFHT8V_isValveOpen();
  }
    163e:	1f 91       	pop	r17
    1640:	08 95       	ret

00001642 <sleepUntilSubCycleTimeOptionalRX(unsigned char)>:
// Returns true if OK, false if specified time already passed or significantly missed (eg by more than one tick).
// May use a combination of techniques to hit the required time.
// Requesting a sleep until at or near the end of the cycle risks overrun and may be unwise.
// Using this to sleep less then 2 ticks may prove unreliable as the RTC rolls on underneath...
// This is NOT intended to be used to sleep over the end of a minor cycle. 
static void sleepUntilSubCycleTimeOptionalRX(const uint8_t sleepUntil)
    1642:	8f 92       	push	r8
    1644:	9f 92       	push	r9
    1646:	af 92       	push	r10
    1648:	bf 92       	push	r11
    164a:	cf 92       	push	r12
    164c:	df 92       	push	r13
    164e:	ef 92       	push	r14
    1650:	ff 92       	push	r15
    1652:	0f 93       	push	r16
    1654:	1f 93       	push	r17
    1656:	98 2e       	mov	r9, r24
    {
#if defined(ENABLE_BOILER_HUB)
    const bool hubMode = inHubMode();
    1658:	0e 94 36 04 	call	0x86c	; 0x86c <getMinBoilerOnMinutes()>
    165c:	88 2e       	mov	r8, r24
    165e:	88 23       	and	r24, r24
    1660:	a9 f1       	breq	.+106    	; 0x16cc <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x8a>
    1662:	88 24       	eor	r8, r8
    1664:	83 94       	inc	r8
      {
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_PRINT_FLASHSTRING("TXwait");
#endif
      // Only do nap+poll if lots of time left.
      while(sleepUntil > fmax(getSubCycleTime() + (50/SUBCYCLE_TICK_MS_RD), GSCT_MAX))
    1666:	89 2d       	mov	r24, r9
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	5c 01       	movw	r10, r24
    166c:	cc 24       	eor	r12, r12
    166e:	b7 fc       	sbrc	r11, 7
    1670:	c0 94       	com	r12
    1672:	dc 2c       	mov	r13, r12
    1674:	06 c0       	rjmp	.+12     	; 0x1682 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x40>
//   * force if true then force full poll on every call (ie do not internally rate-limit)
// NOTE: implementation may not be in power-management module.
bool pollIO(bool force = false);
// Nap productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for about 30ms; tries to allow ealier wakeup if interrupt is received, etc.
static void inline nap30AndPoll() { nap(WDTO_30MS); pollIO(true); }
    1676:	81 e0       	ldi	r24, 0x01	; 1
    1678:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
    167c:	81 e0       	ldi	r24, 0x01	; 1
    167e:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <pollIO(bool)>
    1682:	60 91 b2 00 	lds	r22, 0x00B2
    1686:	70 e0       	ldi	r23, 0x00	; 0
    1688:	69 5f       	subi	r22, 0xF9	; 249
    168a:	7f 4f       	sbci	r23, 0xFF	; 255
    168c:	88 27       	eor	r24, r24
    168e:	77 fd       	sbrc	r23, 7
    1690:	80 95       	com	r24
    1692:	98 2f       	mov	r25, r24
    1694:	0e 94 39 2b 	call	0x5672	; 0x5672 <__floatsisf>
    1698:	20 e0       	ldi	r18, 0x00	; 0
    169a:	30 e0       	ldi	r19, 0x00	; 0
    169c:	4f e7       	ldi	r20, 0x7F	; 127
    169e:	53 e4       	ldi	r21, 0x43	; 67
    16a0:	0e 94 74 2b 	call	0x56e8	; 0x56e8 <fmax>
    16a4:	7b 01       	movw	r14, r22
    16a6:	8c 01       	movw	r16, r24
    16a8:	c6 01       	movw	r24, r12
    16aa:	b5 01       	movw	r22, r10
    16ac:	0e 94 39 2b 	call	0x5672	; 0x5672 <__floatsisf>
    16b0:	a8 01       	movw	r20, r16
    16b2:	97 01       	movw	r18, r14
    16b4:	0e 94 e0 2b 	call	0x57c0	; 0x57c0 <__gesf2>
    16b8:	18 16       	cp	r1, r24
    16ba:	ec f2       	brlt	.-70     	; 0x1676 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x34>
    16bc:	03 c0       	rjmp	.+6      	; 0x16c4 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x82>
        { nap30AndPoll(); } // Assumed ~30ms sleep max.
      // Poll in remaining time without nap.
      while(sleepUntil > getSubCycleTime())
        { pollIO(); }
    16be:	80 e0       	ldi	r24, 0x00	; 0
    16c0:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <pollIO(bool)>
#endif
      // Only do nap+poll if lots of time left.
      while(sleepUntil > fmax(getSubCycleTime() + (50/SUBCYCLE_TICK_MS_RD), GSCT_MAX))
        { nap30AndPoll(); } // Assumed ~30ms sleep max.
      // Poll in remaining time without nap.
      while(sleepUntil > getSubCycleTime())
    16c4:	80 91 b2 00 	lds	r24, 0x00B2
    16c8:	89 15       	cp	r24, r9
    16ca:	c8 f3       	brcs	.-14     	; 0x16be <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x7c>
#endif
      }
#endif

    // Sleep until exactly the right time.
    sleepUntilSubCycleTime(sleepUntil);
    16cc:	89 2d       	mov	r24, r9
    16ce:	0e 94 e9 0f 	call	0x1fd2	; 0x1fd2 <sleepUntilSubCycleTime(unsigned char)>

#if defined(ENABLE_BOILER_HUB)
    // Final quick poll for RX activity.
    if(hubMode) { FHT8VCallForHeatPoll(); }
    16d2:	88 20       	and	r8, r8
    16d4:	11 f0       	breq	.+4      	; 0x16da <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x98>
    16d6:	0e 94 1c 0a 	call	0x1438	; 0x1438 <FHT8VCallForHeatPoll()>
#endif
    }
    16da:	1f 91       	pop	r17
    16dc:	0f 91       	pop	r16
    16de:	ff 90       	pop	r15
    16e0:	ef 90       	pop	r14
    16e2:	df 90       	pop	r13
    16e4:	cf 90       	pop	r12
    16e6:	bf 90       	pop	r11
    16e8:	af 90       	pop	r10
    16ea:	9f 90       	pop	r9
    16ec:	8f 90       	pop	r8
    16ee:	08 95       	ret

000016f0 <doSync(bool)>:

// Run the algorithm to get in sync with the receiver.
// Uses halfSecondCount.
// Iff this returns true then a(nother) call FHT8VPollSyncAndTX_Next() at or before each 0.5s from the cycle start should be made.
static bool doSync(const bool allowDoubleTX)
    16f0:	1f 93       	push	r17
    16f2:	df 93       	push	r29
    16f4:	cf 93       	push	r28
    16f6:	00 d0       	rcall	.+0      	; 0x16f8 <doSync(bool)+0x8>
    16f8:	00 d0       	rcall	.+0      	; 0x16fa <doSync(bool)+0xa>
    16fa:	cd b7       	in	r28, 0x3d	; 61
    16fc:	de b7       	in	r29, 0x3e	; 62
    16fe:	18 2f       	mov	r17, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1700:	f9 99       	sbic	0x1f, 1	; 31
    1702:	fe cf       	rjmp	.-4      	; 0x1700 <doSync(bool)+0x10>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1704:	80 e1       	ldi	r24, 0x10	; 16
    1706:	90 e0       	ldi	r25, 0x00	; 0
    1708:	92 bd       	out	0x22, r25	; 34
    170a:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    170c:	f8 9a       	sbi	0x1f, 0	; 31
    170e:	80 b5       	in	r24, 0x20	; 32
  {
  // Do not attempt sync at all (and thus do not attempt any other TX) if local FHT8V valve disabled.
  if(!localFHT8VTRVEnabled())
    1710:	84 36       	cpi	r24, 0x64	; 100
    1712:	58 f4       	brcc	.+22     	; 0x172a <doSync(bool)+0x3a>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1714:	f9 99       	sbic	0x1f, 1	; 31
    1716:	fe cf       	rjmp	.-4      	; 0x1714 <doSync(bool)+0x24>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1718:	81 e1       	ldi	r24, 0x11	; 17
    171a:	90 e0       	ldi	r25, 0x00	; 0
    171c:	92 bd       	out	0x22, r25	; 34
    171e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1720:	f8 9a       	sbi	0x1f, 0	; 31
    1722:	80 b5       	in	r24, 0x20	; 32
    1724:	84 36       	cpi	r24, 0x64	; 100
    1726:	08 f4       	brcc	.+2      	; 0x172a <doSync(bool)+0x3a>
    1728:	af c0       	rjmp	.+350    	; 0x1888 <doSync(bool)+0x198>
    { syncedWithFHT8V = false; return(false); }
    172a:	10 92 6d 01 	sts	0x016D, r1
    172e:	a1 c0       	rjmp	.+322    	; 0x1872 <doSync(bool)+0x182>

  if(0 == syncStateFHT8V)
    {
    // Starting sync process.
    syncStateFHT8V = 241;
    1730:	81 ef       	ldi	r24, 0xF1	; 241
    1732:	80 93 9e 01 	sts	0x019E, r24
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_TIMESTAMP();
    1736:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <_debug_serial_timestamp()>
    DEBUG_SERIAL_PRINT(' ');
    173a:	80 e2       	ldi	r24, 0x20	; 32
    173c:	0e 94 39 15 	call	0x2a72	; 0x2a72 <serialPrintAndFlush(char)>
    //DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8V syncing...");
#endif
    serialPrintlnAndFlush(F("FHT8V SYNC..."));
    1740:	84 e3       	ldi	r24, 0x34	; 52
    1742:	91 e0       	ldi	r25, 0x01	; 1
    1744:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    }

  if(syncStateFHT8V >= 2)
    1748:	20 91 9e 01 	lds	r18, 0x019E
    174c:	22 30       	cpi	r18, 0x02	; 2
    174e:	08 f4       	brcc	.+2      	; 0x1752 <doSync(bool)+0x62>
    1750:	45 c0       	rjmp	.+138    	; 0x17dc <doSync(bool)+0xec>
    {
    // Generate and send sync (command 12) message immediately for odd-numbered ticks, ie once per second.
    if(syncStateFHT8V & 1)
    1752:	20 ff       	sbrs	r18, 0
    1754:	2b c0       	rjmp	.+86     	; 0x17ac <doSync(bool)+0xbc>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1756:	f9 99       	sbic	0x1f, 1	; 31
    1758:	fe cf       	rjmp	.-4      	; 0x1756 <doSync(bool)+0x66>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    175a:	80 e1       	ldi	r24, 0x10	; 16
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	92 bd       	out	0x22, r25	; 34
    1760:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1762:	f8 9a       	sbi	0x1f, 0	; 31
    1764:	30 b5       	in	r19, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1766:	f9 99       	sbic	0x1f, 1	; 31
    1768:	fe cf       	rjmp	.-4      	; 0x1766 <doSync(bool)+0x76>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    176a:	81 e1       	ldi	r24, 0x11	; 17
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	92 bd       	out	0x22, r25	; 34
    1770:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1772:	f8 9a       	sbi	0x1f, 0	; 31
    1774:	80 b5       	in	r24, 0x20	; 32
      {
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
      command.hc2 = FHT8VGetHC2();
    1776:	8a 83       	std	Y+2, r24	; 0x02
      command.command = 0x2c; // Command 12, extension byte present.
    1778:	8c e2       	ldi	r24, 0x2C	; 44
    177a:	8b 83       	std	Y+3, r24	; 0x03
      command.extension = syncStateFHT8V;
    177c:	2c 83       	std	Y+4, r18	; 0x04
    {
    // Generate and send sync (command 12) message immediately for odd-numbered ticks, ie once per second.
    if(syncStateFHT8V & 1)
      {
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
    177e:	39 83       	std	Y+1, r19	; 0x01
      command.hc2 = FHT8VGetHC2();
      command.command = 0x2c; // Command 12, extension byte present.
      command.extension = syncStateFHT8V;
      FHT8VCreate200usBitStreamBptr(FHT8VTXCommandArea, &command);
    1780:	8f e6       	ldi	r24, 0x6F	; 111
    1782:	91 e0       	ldi	r25, 0x01	; 1
    1784:	be 01       	movw	r22, r28
    1786:	6f 5f       	subi	r22, 0xFF	; 255
    1788:	7f 4f       	sbci	r23, 0xFF	; 255
    178a:	0e 94 45 08 	call	0x108a	; 0x108a <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
      if(halfSecondCount > 0)
    178e:	80 91 9d 01 	lds	r24, 0x019D
    1792:	88 23       	and	r24, r24
    1794:	31 f0       	breq	.+12     	; 0x17a2 <doSync(bool)+0xb2>
        { sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); }
    1796:	82 95       	swap	r24
    1798:	88 0f       	add	r24, r24
    179a:	88 0f       	add	r24, r24
    179c:	80 7c       	andi	r24, 0xC0	; 192
    179e:	0e 94 21 0b 	call	0x1642	; 0x1642 <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
      FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX); // SEND SYNC
    17a2:	8f e6       	ldi	r24, 0x6F	; 111
    17a4:	91 e0       	ldi	r25, 0x01	; 1
    17a6:	61 2f       	mov	r22, r17
    17a8:	0e 94 bc 0a 	call	0x1578	; 0x1578 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
      DEBUG_SERIAL_PRINTLN();
#endif
      }

    // After penultimate sync TX set up time to sending of final sync command.
    if(1 == --syncStateFHT8V)
    17ac:	80 91 9e 01 	lds	r24, 0x019E
    17b0:	81 50       	subi	r24, 0x01	; 1
    17b2:	80 93 9e 01 	sts	0x019E, r24
    17b6:	81 30       	cpi	r24, 0x01	; 1
    17b8:	09 f0       	breq	.+2      	; 0x17bc <doSync(bool)+0xcc>
    17ba:	5d c0       	rjmp	.+186    	; 0x1876 <doSync(bool)+0x186>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    17bc:	f9 99       	sbic	0x1f, 1	; 31
    17be:	fe cf       	rjmp	.-4      	; 0x17bc <doSync(bool)+0xcc>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    17c0:	81 e1       	ldi	r24, 0x11	; 17
    17c2:	90 e0       	ldi	r25, 0x00	; 0
    17c4:	92 bd       	out	0x22, r25	; 34
    17c6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    17c8:	f8 9a       	sbi	0x1f, 0	; 31
    17ca:	90 b5       	in	r25, 0x20	; 32
      {
      // Set up timer to sent sync final (0) command
      // with formula: t = 0.5 * (HC2 & 7) + 4 seconds.
      halfSecondsToNextFHT8VTX = (FHT8VGetHC2() & 7) + 8; // Note units of half-seconds for this counter.
      halfSecondsToNextFHT8VTX -= (MAX_HSC - halfSecondCount);
    17cc:	80 91 9d 01 	lds	r24, 0x019D
    17d0:	8b 5f       	subi	r24, 0xFB	; 251
    17d2:	97 70       	andi	r25, 0x07	; 7
    17d4:	89 0f       	add	r24, r25
    17d6:	80 93 6e 01 	sts	0x016E, r24
    17da:	4b c0       	rjmp	.+150    	; 0x1872 <doSync(bool)+0x182>
      }
    }

  else // syncStateFHT8V == 1 so waiting to send sync final (0) command...
    {
    if(--halfSecondsToNextFHT8VTX == 0)
    17dc:	80 91 6e 01 	lds	r24, 0x016E
    17e0:	81 50       	subi	r24, 0x01	; 1
    17e2:	80 93 6e 01 	sts	0x016E, r24
    17e6:	88 23       	and	r24, r24
    17e8:	09 f0       	breq	.+2      	; 0x17ec <doSync(bool)+0xfc>
    17ea:	45 c0       	rjmp	.+138    	; 0x1876 <doSync(bool)+0x186>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    17ec:	f9 99       	sbic	0x1f, 1	; 31
    17ee:	fe cf       	rjmp	.-4      	; 0x17ec <doSync(bool)+0xfc>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    17f0:	80 e1       	ldi	r24, 0x10	; 16
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	92 bd       	out	0x22, r25	; 34
    17f6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    17f8:	f8 9a       	sbi	0x1f, 0	; 31
    17fa:	20 b5       	in	r18, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    17fc:	f9 99       	sbic	0x1f, 1	; 31
    17fe:	fe cf       	rjmp	.-4      	; 0x17fc <doSync(bool)+0x10c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1800:	81 e1       	ldi	r24, 0x11	; 17
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	92 bd       	out	0x22, r25	; 34
    1806:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1808:	f8 9a       	sbi	0x1f, 0	; 31
    180a:	80 b5       	in	r24, 0x20	; 32
      {
      // Send sync final command.
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
      command.hc2 = FHT8VGetHC2();
    180c:	8a 83       	std	Y+2, r24	; 0x02
      command.command = 0x20; // Command 0, extension byte present.
    180e:	80 e2       	ldi	r24, 0x20	; 32
    1810:	8b 83       	std	Y+3, r24	; 0x03
      command.extension = 0; // DHD20130324: could set to TRVPercentOpen, but anything other than zero seems to lock up FHT8V-3 units.
    1812:	1c 82       	std	Y+4, r1	; 0x04
      FHT8V_isValveOpen = false; // Note that valve will be closed (0%) upon receipt.
    1814:	10 92 9f 01 	sts	0x019F, r1
    {
    if(--halfSecondsToNextFHT8VTX == 0)
      {
      // Send sync final command.
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
    1818:	29 83       	std	Y+1, r18	; 0x01
      command.hc2 = FHT8VGetHC2();
      command.command = 0x20; // Command 0, extension byte present.
      command.extension = 0; // DHD20130324: could set to TRVPercentOpen, but anything other than zero seems to lock up FHT8V-3 units.
      FHT8V_isValveOpen = false; // Note that valve will be closed (0%) upon receipt.
      FHT8VCreate200usBitStreamBptr(FHT8VTXCommandArea, &command);      
    181a:	8f e6       	ldi	r24, 0x6F	; 111
    181c:	91 e0       	ldi	r25, 0x01	; 1
    181e:	be 01       	movw	r22, r28
    1820:	6f 5f       	subi	r22, 0xFF	; 255
    1822:	7f 4f       	sbci	r23, 0xFF	; 255
    1824:	0e 94 45 08 	call	0x108a	; 0x108a <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
      if(halfSecondCount > 0) { sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); }
    1828:	80 91 9d 01 	lds	r24, 0x019D
    182c:	88 23       	and	r24, r24
    182e:	31 f0       	breq	.+12     	; 0x183c <doSync(bool)+0x14c>
    1830:	82 95       	swap	r24
    1832:	88 0f       	add	r24, r24
    1834:	88 0f       	add	r24, r24
    1836:	80 7c       	andi	r24, 0xC0	; 192
    1838:	0e 94 21 0b 	call	0x1642	; 0x1642 <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
      FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX); // SEND SYNC FINAL
    183c:	8f e6       	ldi	r24, 0x6F	; 111
    183e:	91 e0       	ldi	r25, 0x01	; 1
    1840:	61 2f       	mov	r22, r17
    1842:	0e 94 bc 0a 	call	0x1578	; 0x1578 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
    // Note that FHT8VTXCommandArea now does not contain a valid valve-setting command...
#if 1 && defined(DEBUG)
      DEBUG_SERIAL_TIMESTAMP();
    1846:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <_debug_serial_timestamp()>
      DEBUG_SERIAL_PRINT(' ');
    184a:	80 e2       	ldi	r24, 0x20	; 32
    184c:	0e 94 39 15 	call	0x2a72	; 0x2a72 <serialPrintAndFlush(char)>
      //DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V SYNC FINAL");
#endif
      serialPrintlnAndFlush(F("FHT8V SYNC FINAL"));
    1850:	83 e2       	ldi	r24, 0x23	; 35
    1852:	91 e0       	ldi	r25, 0x01	; 1
    1854:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>

      // Assume now in sync...
      syncedWithFHT8V = true;
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	80 93 6d 01 	sts	0x016D, r24
      // On PICAXE there was no time to recompute valve-setting command immediately after SYNC FINAL SEND...
      // Mark buffer as empty to get it filled with the real TRV valve-setting command ASAP.
      //*FHT8VTXCommandArea = 0xff;

      // On ATmega there is plenty of CPU heft to fill command buffer immediately with valve-setting command.
      FHT8VCreateValveSetCmdFrame();
    185e:	0e 94 93 0a 	call	0x1526	; 0x1526 <FHT8VCreateValveSetCmdFrame()>

      // Set up correct delay to next TX; no more this minor cycle...
      halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(command.hc2, halfSecondCount);
    1862:	90 91 9d 01 	lds	r25, 0x019D
    1866:	9d 51       	subi	r25, 0x1D	; 29
    1868:	8a 81       	ldd	r24, Y+2	; 0x02
    186a:	87 70       	andi	r24, 0x07	; 7
    186c:	98 0f       	add	r25, r24
    186e:	90 93 6e 01 	sts	0x016E, r25
    1872:	80 e0       	ldi	r24, 0x00	; 0
    1874:	01 c0       	rjmp	.+2      	; 0x1878 <doSync(bool)+0x188>
      return(false);
    1876:	81 e0       	ldi	r24, 0x01	; 1
    }

  // For simplicity, insist on being called every half-second during sync.
  // TODO: avoid forcing most of these calls to save some CPU/energy and improve responsiveness.
  return(true);
  }
    1878:	0f 90       	pop	r0
    187a:	0f 90       	pop	r0
    187c:	0f 90       	pop	r0
    187e:	0f 90       	pop	r0
    1880:	cf 91       	pop	r28
    1882:	df 91       	pop	r29
    1884:	1f 91       	pop	r17
    1886:	08 95       	ret
  {
  // Do not attempt sync at all (and thus do not attempt any other TX) if local FHT8V valve disabled.
  if(!localFHT8VTRVEnabled())
    { syncedWithFHT8V = false; return(false); }

  if(0 == syncStateFHT8V)
    1888:	80 91 9e 01 	lds	r24, 0x019E
    188c:	88 23       	and	r24, r24
    188e:	09 f0       	breq	.+2      	; 0x1892 <doSync(bool)+0x1a2>
    1890:	5b cf       	rjmp	.-330    	; 0x1748 <doSync(bool)+0x58>
    1892:	4e cf       	rjmp	.-356    	; 0x1730 <doSync(bool)+0x40>

00001894 <FHT8VPollSyncAndTX_First(bool)>:
//
// Iff this returns true then call FHT8VPollSyncAndTX_Next() at or before each 0.5s from the cycle start
// to allow for possible transmissions.
//
// See https://sourceforge.net/p/opentrv/wiki/FHT%20Protocol/ for the underlying protocol.
bool FHT8VPollSyncAndTX_First(const bool allowDoubleTX)
    1894:	1f 93       	push	r17
    1896:	18 2f       	mov	r17, r24
  {
  halfSecondCount = 0;
    1898:	10 92 9d 01 	sts	0x019D, r1
  return(true); // Will need anther TX in slot 2.
#else

  // Give priority to getting in sync over all other tasks, though pass control to them afterwards...
  // NOTE: startup state, or state to force resync is: syncedWithFHT8V = 0 AND syncStateFHT8V = 0
  if(!syncedWithFHT8V) { return(doSync(allowDoubleTX)); }
    189c:	80 91 6d 01 	lds	r24, 0x016D
    18a0:	88 23       	and	r24, r24
    18a2:	21 f4       	brne	.+8      	; 0x18ac <FHT8VPollSyncAndTX_First(bool)+0x18>
    18a4:	81 2f       	mov	r24, r17
    18a6:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <doSync(bool)>
    18aa:	30 c0       	rjmp	.+96     	; 0x190c <FHT8VPollSyncAndTX_First(bool)+0x78>

#ifdef DEBUG
   if(0 == halfSecondsToNextFHT8VTX) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8V hs count 0 too soon"); panic(); }
    18ac:	80 91 6e 01 	lds	r24, 0x016E
    18b0:	88 23       	and	r24, r24
    18b2:	31 f4       	brne	.+12     	; 0x18c0 <FHT8VPollSyncAndTX_First(bool)+0x2c>
    18b4:	8b e4       	ldi	r24, 0x4B	; 75
    18b6:	91 e0       	ldi	r25, 0x01	; 1
    18b8:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    18bc:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
#endif

  // If no TX required in this minor cycle then can return false quickly (having decremented ticks-to-next-TX value suitably).
  if(halfSecondsToNextFHT8VTX > MAX_HSC+1)
    18c0:	80 91 6e 01 	lds	r24, 0x016E
    18c4:	85 30       	cpi	r24, 0x05	; 5
    18c6:	10 f0       	brcs	.+4      	; 0x18cc <FHT8VPollSyncAndTX_First(bool)+0x38>
    {
    halfSecondsToNextFHT8VTX -= (MAX_HSC+1);
    18c8:	84 50       	subi	r24, 0x04	; 4
    18ca:	1d c0       	rjmp	.+58     	; 0x1906 <FHT8VPollSyncAndTX_First(bool)+0x72>
    return(false); // No TX this minor cycle.
    }

  // TX is due this (first) slot so do it (and no more will be needed this minor cycle).
  if(0 == --halfSecondsToNextFHT8VTX)
    18cc:	81 50       	subi	r24, 0x01	; 1
    18ce:	80 93 6e 01 	sts	0x016E, r24
    18d2:	88 23       	and	r24, r24
    18d4:	11 f0       	breq	.+4      	; 0x18da <FHT8VPollSyncAndTX_First(bool)+0x46>
    18d6:	81 e0       	ldi	r24, 0x01	; 1
    18d8:	19 c0       	rjmp	.+50     	; 0x190c <FHT8VPollSyncAndTX_First(bool)+0x78>
    {
    valveSettingTX(allowDoubleTX); // Should be heard by valve.
    18da:	81 2f       	mov	r24, r17
    18dc:	0e 94 0d 0b 	call	0x161a	; 0x161a <valveSettingTX(bool)>
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_TIMESTAMP();
    18e0:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <_debug_serial_timestamp()>
    DEBUG_SERIAL_PRINT(' ');
    18e4:	80 e2       	ldi	r24, 0x20	; 32
    18e6:	0e 94 39 15 	call	0x2a72	; 0x2a72 <serialPrintAndFlush(char)>
    // DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V TX");
#endif
    serialPrintlnAndFlush(F("FHT8V TX"));
    18ea:	82 e4       	ldi	r24, 0x42	; 66
    18ec:	91 e0       	ldi	r25, 0x01	; 1
    18ee:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    18f2:	f9 99       	sbic	0x1f, 1	; 31
    18f4:	fe cf       	rjmp	.-4      	; 0x18f2 <FHT8VPollSyncAndTX_First(bool)+0x5e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    18f6:	81 e1       	ldi	r24, 0x11	; 17
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	92 bd       	out	0x22, r25	; 34
    18fc:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    18fe:	f8 9a       	sbi	0x1f, 0	; 31
    1900:	80 b5       	in	r24, 0x20	; 32
    // Set up correct delay to next TX.
    halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(FHT8VGetHC2(), 0);
    1902:	87 70       	andi	r24, 0x07	; 7
    1904:	8d 51       	subi	r24, 0x1D	; 29
    1906:	80 93 6e 01 	sts	0x016E, r24
    190a:	80 e0       	ldi	r24, 0x00	; 0
    }

  // Will need to TX in a following slot in this minor cycle...
  return(true);
#endif
  }
    190c:	1f 91       	pop	r17
    190e:	08 95       	ret

00001910 <FHT8VPollSyncAndTX_Next(bool)>:
//
// ALSO MANAGES RX FROM OTHER NODES WHEN ENABLED IN HUB MODE.
//
// Iff this returns false then no further TX slots will be needed
// (and thus this routine need not be called again) on this minor cycle
bool FHT8VPollSyncAndTX_Next(const bool allowDoubleTX)
    1910:	1f 93       	push	r17
    1912:	18 2f       	mov	r17, r24
  {
  ++halfSecondCount; // Reflects count of calls since _First(), ie how many 
    1914:	80 91 9d 01 	lds	r24, 0x019D
    1918:	8f 5f       	subi	r24, 0xFF	; 255
    191a:	80 93 9d 01 	sts	0x019D, r24
#ifdef DEBUG
    if(halfSecondCount > MAX_HSC) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8VPollSyncAndTX_Next() called too often"); panic(); }
    191e:	84 30       	cpi	r24, 0x04	; 4
    1920:	30 f0       	brcs	.+12     	; 0x192e <FHT8VPollSyncAndTX_Next(bool)+0x1e>
    1922:	88 ef       	ldi	r24, 0xF8	; 248
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    192a:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
  return(true); // Need to do further TXes this minor cycle.
#else

  // Give priority to getting in sync over all other tasks, though pass control to them afterwards...
  // NOTE: startup state, or state to force resync is: syncedWithFHT8V = 0 AND syncStateFHT8V = 0
  if(!syncedWithFHT8V) { return(doSync(allowDoubleTX)); }
    192e:	80 91 6d 01 	lds	r24, 0x016D
    1932:	88 23       	and	r24, r24
    1934:	21 f4       	brne	.+8      	; 0x193e <FHT8VPollSyncAndTX_Next(bool)+0x2e>
    1936:	81 2f       	mov	r24, r17
    1938:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <doSync(bool)>
    193c:	2d c0       	rjmp	.+90     	; 0x1998 <FHT8VPollSyncAndTX_Next(bool)+0x88>

  // TX is due this slot so do it (and no more will be needed this minor cycle).
  if(0 == --halfSecondsToNextFHT8VTX)
    193e:	80 91 6e 01 	lds	r24, 0x016E
    1942:	81 50       	subi	r24, 0x01	; 1
    1944:	80 93 6e 01 	sts	0x016E, r24
    1948:	88 23       	and	r24, r24
    194a:	11 f0       	breq	.+4      	; 0x1950 <FHT8VPollSyncAndTX_Next(bool)+0x40>
    194c:	81 e0       	ldi	r24, 0x01	; 1
    194e:	24 c0       	rjmp	.+72     	; 0x1998 <FHT8VPollSyncAndTX_Next(bool)+0x88>
    {
    sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); // Sleep.
    1950:	80 91 9d 01 	lds	r24, 0x019D
    1954:	82 95       	swap	r24
    1956:	88 0f       	add	r24, r24
    1958:	88 0f       	add	r24, r24
    195a:	80 7c       	andi	r24, 0xC0	; 192
    195c:	0e 94 21 0b 	call	0x1642	; 0x1642 <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
    valveSettingTX(allowDoubleTX); // Should be heard by valve.
    1960:	81 2f       	mov	r24, r17
    1962:	0e 94 0d 0b 	call	0x161a	; 0x161a <valveSettingTX(bool)>
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_TIMESTAMP();
    1966:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <_debug_serial_timestamp()>
    DEBUG_SERIAL_PRINT(' ');
    196a:	80 e2       	ldi	r24, 0x20	; 32
    196c:	0e 94 39 15 	call	0x2a72	; 0x2a72 <serialPrintAndFlush(char)>
    // DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V TX");
#endif
    serialPrintlnAndFlush(F("FHT8V TX"));
    1970:	8f ee       	ldi	r24, 0xEF	; 239
    1972:	90 e0       	ldi	r25, 0x00	; 0
    1974:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1978:	f9 99       	sbic	0x1f, 1	; 31
    197a:	fe cf       	rjmp	.-4      	; 0x1978 <FHT8VPollSyncAndTX_Next(bool)+0x68>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    197c:	81 e1       	ldi	r24, 0x11	; 17
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	92 bd       	out	0x22, r25	; 34
    1982:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1984:	f8 9a       	sbi	0x1f, 0	; 31
    1986:	90 b5       	in	r25, 0x20	; 32

    // Set up correct delay to next TX.
    halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(FHT8VGetHC2(), halfSecondCount);
    1988:	80 91 9d 01 	lds	r24, 0x019D
    198c:	8d 51       	subi	r24, 0x1D	; 29
    198e:	97 70       	andi	r25, 0x07	; 7
    1990:	89 0f       	add	r24, r25
    1992:	80 93 6e 01 	sts	0x016E, r24
    1996:	80 e0       	ldi	r24, 0x00	; 0
    }

  // Will need to TX in a following slot in this minor cycle...
  return(true);
#endif
  }
    1998:	1f 91       	pop	r17
    199a:	08 95       	ret

0000199c <FHT8VSetHC2(unsigned char)>:
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
  }

// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
void FHT8VSetHC2(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC2, hc); }
    199c:	68 2f       	mov	r22, r24
    199e:	81 e1       	ldi	r24, 0x11	; 17
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    19a6:	08 95       	ret

000019a8 <FHT8VSetHC1(unsigned char)>:
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC1);
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
  }

// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
    19a8:	68 2f       	mov	r22, r24
    19aa:	80 e1       	ldi	r24, 0x10	; 16
    19ac:	90 e0       	ldi	r25, 0x00	; 0
    19ae:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    19b2:	08 95       	ret

000019b4 <FHT8VClearHC()>:
  }

// Clear both housecode parts (and thus disable local valve).
void FHT8VClearHC()
  {
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC1);
    19b4:	80 e1       	ldi	r24, 0x10	; 16
    19b6:	90 e0       	ldi	r25, 0x00	; 0
    19b8:	0e 94 7e 07 	call	0xefc	; 0xefc <eeprom_smart_erase_byte(unsigned char*)>
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
    19bc:	81 e1       	ldi	r24, 0x11	; 17
    19be:	90 e0       	ldi	r25, 0x00	; 0
    19c0:	0e 94 7e 07 	call	0xefc	; 0xefc <eeprom_smart_erase_byte(unsigned char*)>
  }
    19c4:	08 95       	ret

000019c6 <__vector_9>:
  timer2XtalIntSetup();
#endif
  }

#ifdef WAKEUP_32768HZ_XTAL
ISR(TIMER2_OVF_vect)
    19c6:	1f 92       	push	r1
    19c8:	0f 92       	push	r0
    19ca:	0f b6       	in	r0, 0x3f	; 63
    19cc:	0f 92       	push	r0
    19ce:	11 24       	eor	r1, r1
    19d0:	2f 93       	push	r18
    19d2:	8f 93       	push	r24
    19d4:	9f 93       	push	r25
// must not enable interrupts, and must leave interrupt state as was on entry.
// If not being called from an ISR then locking round this call that works with the getXXX() functions should be considered.
static inline void tickSecondISR()
#endif
  {
  register uint_fast8_t sTemp = _secondsLT; // Avoid some redundant memory accesses.
    19d6:	80 91 aa 01 	lds	r24, 0x01AA
#if defined(TWO_S_TICK_RTC_SUPPORT)
  sTemp += 2;
    19da:	8e 5f       	subi	r24, 0xFE	; 254
#else
  ++sTemp;
#endif
  if(sTemp > 59)
    19dc:	8c 33       	cpi	r24, 0x3C	; 60
    19de:	c8 f0       	brcs	.+50     	; 0x1a12 <__vector_9+0x4c>
    {
    sTemp = 0; // Seconds roll.
    register uint_least16_t mTemp = _minutesSinceMidnightLT + 1; // Avoid some redundant memory accesses.
    19e0:	80 91 ab 01 	lds	r24, 0x01AB
    19e4:	90 91 ac 01 	lds	r25, 0x01AC
    19e8:	01 96       	adiw	r24, 0x01	; 1
    if(mTemp > 1439)
    19ea:	25 e0       	ldi	r18, 0x05	; 5
    19ec:	80 3a       	cpi	r24, 0xA0	; 160
    19ee:	92 07       	cpc	r25, r18
    19f0:	58 f0       	brcs	.+22     	; 0x1a08 <__vector_9+0x42>
      {
      mTemp = 0; // Minutes/hours roll.
      // Increment the day.
      ++_daysSince1999LT; // Don't currently prevent roll.
    19f2:	80 91 ad 01 	lds	r24, 0x01AD
    19f6:	90 91 ae 01 	lds	r25, 0x01AE
    19fa:	01 96       	adiw	r24, 0x01	; 1
    19fc:	90 93 ae 01 	sts	0x01AE, r25
    1a00:	80 93 ad 01 	sts	0x01AD, r24
    1a04:	80 e0       	ldi	r24, 0x00	; 0
    1a06:	90 e0       	ldi	r25, 0x00	; 0
      }
    _minutesSinceMidnightLT = mTemp;
    1a08:	90 93 ac 01 	sts	0x01AC, r25
    1a0c:	80 93 ab 01 	sts	0x01AB, r24
    1a10:	80 e0       	ldi	r24, 0x00	; 0
    }
  _secondsLT = sTemp;
    1a12:	80 93 aa 01 	sts	0x01AA, r24
#if defined(TWO_S_TICK_RTC_SUPPORT)
  tickDoubleSecondISR();
#else
  tickSecondISR();
#endif
  }
    1a16:	9f 91       	pop	r25
    1a18:	8f 91       	pop	r24
    1a1a:	2f 91       	pop	r18
    1a1c:	0f 90       	pop	r0
    1a1e:	0f be       	out	0x3f, r0	; 63
    1a20:	0f 90       	pop	r0
    1a22:	1f 90       	pop	r1
    1a24:	18 95       	reti

00001a26 <__vector_6>:
// May contain a little entropy concentrated in the least-significant bits, in part from WDT-vs-CPU-clock jitter, especially if not sleeping.
static volatile uint8_t _watchdogFired;

// Catch watchdog timer interrupt to automatically clear WDIE and WDIF.
// This allows use of watchdog for low-power timed sleep.
ISR(WDT_vect)
    1a26:	1f 92       	push	r1
    1a28:	0f 92       	push	r0
    1a2a:	0f b6       	in	r0, 0x3f	; 63
    1a2c:	0f 92       	push	r0
    1a2e:	11 24       	eor	r1, r1
    1a30:	8f 93       	push	r24
    1a32:	9f 93       	push	r25
    1a34:	df 93       	push	r29
    1a36:	cf 93       	push	r28
    1a38:	0f 92       	push	r0
    1a3a:	cd b7       	in	r28, 0x3d	; 61
    1a3c:	de b7       	in	r29, 0x3e	; 62
  {
  // WDIE and WDIF are cleared in hardware upon entering this ISR.
  wdt_disable();
    1a3e:	88 e1       	ldi	r24, 0x18	; 24
    1a40:	0f b6       	in	r0, 0x3f	; 63
    1a42:	f8 94       	cli
    1a44:	80 93 60 00 	sts	0x0060, r24
    1a48:	10 92 60 00 	sts	0x0060, r1
    1a4c:	0f be       	out	0x3f, r0	; 63
  // Note: be careful of what is accessed from this ISR.
  // Capture some marginal entropy from the stack position.
  uint8_t x;
  _watchdogFired = (uint8_t) 0x80 | (uint8_t) (int) &x; // Ensure non-zero, retaining any entropy in ls bits.
    1a4e:	ce 01       	movw	r24, r28
    1a50:	01 96       	adiw	r24, 0x01	; 1
    1a52:	80 68       	ori	r24, 0x80	; 128
    1a54:	80 93 a0 01 	sts	0x01A0, r24
  }
    1a58:	0f 90       	pop	r0
    1a5a:	cf 91       	pop	r28
    1a5c:	df 91       	pop	r29
    1a5e:	9f 91       	pop	r25
    1a60:	8f 91       	pop	r24
    1a62:	0f 90       	pop	r0
    1a64:	0f be       	out	0x3f, r0	; 63
    1a66:	0f 90       	pop	r0
    1a68:	1f 90       	pop	r1
    1a6a:	18 95       	reti

00001a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>:
// Note: inlining is prevented so as to avoid migrating anything into the section where the CPU is running slowly.
//
// Note: may be dubious to run CPU clock less than 4x 32768Hz crystal speed,
// eg at 31250Hz for 8MHz RC clock and max prescale.
// Don't access timer 2 regs at low CPU speed, eg in ISRs.
__attribute__ ((noinline)) void sleepLowPowerLoopsMinCPUSpeed(uint16_t loops)
    1a6c:	fc 01       	movw	r30, r24
  {
  const clock_div_t prescale = clock_prescale_get(); // Capture current prescale value.
    1a6e:	80 91 61 00 	lds	r24, 0x0061
  clock_prescale_set(MAX_CPU_PRESCALE); // Reduce clock speed (increase prescale) as far as possible.
    1a72:	28 e0       	ldi	r18, 0x08	; 8
    1a74:	30 e0       	ldi	r19, 0x00	; 0
    1a76:	40 e8       	ldi	r20, 0x80	; 128
    1a78:	0f b6       	in	r0, 0x3f	; 63
    1a7a:	f8 94       	cli
    1a7c:	40 93 61 00 	sts	0x0061, r20
    1a80:	20 93 61 00 	sts	0x0061, r18
    1a84:	0f be       	out	0x3f, r0	; 63
	__asm__ volatile (
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
    1a86:	31 97       	sbiw	r30, 0x01	; 1
    1a88:	f1 f7       	brne	.-4      	; 0x1a86 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)+0x1a>
  _delay_loop_2(loops); // Burn cycles...
  clock_prescale_set(prescale); // Restore clock prescale.
    1a8a:	90 e0       	ldi	r25, 0x00	; 0
    1a8c:	8f 70       	andi	r24, 0x0F	; 15
    1a8e:	90 70       	andi	r25, 0x00	; 0
    1a90:	20 e8       	ldi	r18, 0x80	; 128
    1a92:	0f b6       	in	r0, 0x3f	; 63
    1a94:	f8 94       	cli
    1a96:	20 93 61 00 	sts	0x0061, r18
    1a9a:	80 93 61 00 	sts	0x0061, r24
    1a9e:	0f be       	out	0x3f, r0	; 63
  }
    1aa0:	08 95       	ret

00001aa2 <sleepPwrSaveWithBODDisabled()>:
#endif

// Sleep with BOD disabled in power-save mode; will wake on any interrupt.
void sleepPwrSaveWithBODDisabled()
  {
  set_sleep_mode(SLEEP_MODE_PWR_SAVE); // Stop all but timer 2 and watchdog when sleeping.
    1aa2:	83 b7       	in	r24, 0x33	; 51
    1aa4:	81 7f       	andi	r24, 0xF1	; 241
    1aa6:	86 60       	ori	r24, 0x06	; 6
    1aa8:	83 bf       	out	0x33, r24	; 51
  cli();
    1aaa:	f8 94       	cli
  sleep_enable();
    1aac:	83 b7       	in	r24, 0x33	; 51
    1aae:	81 60       	ori	r24, 0x01	; 1
    1ab0:	83 bf       	out	0x33, r24	; 51
  sleep_bod_disable();
    1ab2:	85 b7       	in	r24, 0x35	; 53
    1ab4:	80 66       	ori	r24, 0x60	; 96
    1ab6:	85 bf       	out	0x35, r24	; 53
    1ab8:	8f 7d       	andi	r24, 0xDF	; 223
    1aba:	85 bf       	out	0x35, r24	; 53
  sei();
    1abc:	78 94       	sei
  sleep_cpu();
    1abe:	88 95       	sleep
  sleep_disable();
    1ac0:	83 b7       	in	r24, 0x33	; 51
    1ac2:	8e 7f       	andi	r24, 0xFE	; 254
    1ac4:	83 bf       	out	0x33, r24	; 51
  sei();
    1ac6:	78 94       	sei
  }
    1ac8:	08 95       	ret

00001aca <nap(signed char)>:
//   * watchdogSleep is one of the WDTO_XX values from <avr/wdt.h>
// May be useful to call minimsePowerWithoutSleep() first, when not needing any modules left on.
void nap(int_fast8_t watchdogSleep)
  {
  // Watchdog should (already) be disabled on entry.
  _watchdogFired = 0;
    1aca:	10 92 a0 01 	sts	0x01A0, r1

  wdt_enable(watchdogSleep);
    1ace:	83 fd       	sbrc	r24, 3
    1ad0:	02 c0       	rjmp	.+4      	; 0x1ad6 <nap(signed char)+0xc>
    1ad2:	28 e0       	ldi	r18, 0x08	; 8
    1ad4:	01 c0       	rjmp	.+2      	; 0x1ad8 <nap(signed char)+0xe>
    1ad6:	28 e2       	ldi	r18, 0x28	; 40
    1ad8:	87 70       	andi	r24, 0x07	; 7
    1ada:	28 2b       	or	r18, r24
    1adc:	88 e1       	ldi	r24, 0x18	; 24
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	0f b6       	in	r0, 0x3f	; 63
    1ae2:	f8 94       	cli
    1ae4:	a8 95       	wdr
    1ae6:	80 93 60 00 	sts	0x0060, r24
    1aea:	0f be       	out	0x3f, r0	; 63
    1aec:	20 93 60 00 	sts	0x0060, r18
  WDTCSR |= (1 << WDIE);
    1af0:	80 91 60 00 	lds	r24, 0x0060
    1af4:	80 64       	ori	r24, 0x40	; 64
    1af6:	80 93 60 00 	sts	0x0060, r24
#endif

// Sleep with BOD disabled in power-save mode; will wake on any interrupt.
void sleepPwrSaveWithBODDisabled()
  {
  set_sleep_mode(SLEEP_MODE_PWR_SAVE); // Stop all but timer 2 and watchdog when sleeping.
    1afa:	83 b7       	in	r24, 0x33	; 51
    1afc:	81 7f       	andi	r24, 0xF1	; 241
    1afe:	86 60       	ori	r24, 0x06	; 6
    1b00:	83 bf       	out	0x33, r24	; 51
  cli();
    1b02:	f8 94       	cli
  sleep_enable();
    1b04:	83 b7       	in	r24, 0x33	; 51
    1b06:	81 60       	ori	r24, 0x01	; 1
    1b08:	83 bf       	out	0x33, r24	; 51
  sleep_bod_disable();
    1b0a:	85 b7       	in	r24, 0x35	; 53
    1b0c:	80 66       	ori	r24, 0x60	; 96
    1b0e:	85 bf       	out	0x35, r24	; 53
    1b10:	8f 7d       	andi	r24, 0xDF	; 223
    1b12:	85 bf       	out	0x35, r24	; 53
  sei();
    1b14:	78 94       	sei
  sleep_cpu();
    1b16:	88 95       	sleep
  sleep_disable();
    1b18:	83 b7       	in	r24, 0x33	; 51
    1b1a:	8e 7f       	andi	r24, 0xFE	; 254
    1b1c:	83 bf       	out	0x33, r24	; 51
  sei();
    1b1e:	78 94       	sei

  // Keep sleeping until watchdog actually fires.
  for( ; ; )
    {
    sleepPwrSaveWithBODDisabled();
    if(_watchdogFired)
    1b20:	80 91 a0 01 	lds	r24, 0x01A0
    1b24:	88 23       	and	r24, r24
    1b26:	49 f3       	breq	.-46     	; 0x1afa <nap(signed char)+0x30>
      {
      wdt_disable(); // Avoid spurious wakeup later.
    1b28:	88 e1       	ldi	r24, 0x18	; 24
    1b2a:	0f b6       	in	r0, 0x3f	; 63
    1b2c:	f8 94       	cli
    1b2e:	80 93 60 00 	sts	0x0060, r24
    1b32:	10 92 60 00 	sts	0x0060, r1
    1b36:	0f be       	out	0x3f, r0	; 63
      return; // All done!
      }
    }
 }
    1b38:	08 95       	ret

00001b3a <idleCPU(signed char)>:
// Should reduce power consumption vs spinning the CPU >> 3x, though not nearly as much as nap().
// True iff watchdog timer expired; false if something else woke the CPU.
bool idleCPU(const int_fast8_t watchdogSleep)
  {
  // Watchdog should (already) be disabled on entry.
  _watchdogFired = 0;
    1b3a:	10 92 a0 01 	sts	0x01A0, r1
  wdt_enable(watchdogSleep);
    1b3e:	83 fd       	sbrc	r24, 3
    1b40:	02 c0       	rjmp	.+4      	; 0x1b46 <idleCPU(signed char)+0xc>
    1b42:	28 e0       	ldi	r18, 0x08	; 8
    1b44:	01 c0       	rjmp	.+2      	; 0x1b48 <idleCPU(signed char)+0xe>
    1b46:	28 e2       	ldi	r18, 0x28	; 40
    1b48:	87 70       	andi	r24, 0x07	; 7
    1b4a:	28 2b       	or	r18, r24
    1b4c:	88 e1       	ldi	r24, 0x18	; 24
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	0f b6       	in	r0, 0x3f	; 63
    1b52:	f8 94       	cli
    1b54:	a8 95       	wdr
    1b56:	80 93 60 00 	sts	0x0060, r24
    1b5a:	0f be       	out	0x3f, r0	; 63
    1b5c:	20 93 60 00 	sts	0x0060, r18
  WDTCSR |= (1 << WDIE);
    1b60:	80 91 60 00 	lds	r24, 0x0060
    1b64:	80 64       	ori	r24, 0x40	; 64
    1b66:	80 93 60 00 	sts	0x0060, r24
  set_sleep_mode(SLEEP_MODE_IDLE); // Leave everything running but the CPU...
    1b6a:	83 b7       	in	r24, 0x33	; 51
    1b6c:	81 7f       	andi	r24, 0xF1	; 241
    1b6e:	83 bf       	out	0x33, r24	; 51
  sleep_mode();
    1b70:	83 b7       	in	r24, 0x33	; 51
    1b72:	81 60       	ori	r24, 0x01	; 1
    1b74:	83 bf       	out	0x33, r24	; 51
    1b76:	88 95       	sleep
    1b78:	83 b7       	in	r24, 0x33	; 51
    1b7a:	8e 7f       	andi	r24, 0xFE	; 254
    1b7c:	83 bf       	out	0x33, r24	; 51
  //sleep_disable();
  wdt_disable();
    1b7e:	88 e1       	ldi	r24, 0x18	; 24
    1b80:	0f b6       	in	r0, 0x3f	; 63
    1b82:	f8 94       	cli
    1b84:	80 93 60 00 	sts	0x0060, r24
    1b88:	10 92 60 00 	sts	0x0060, r1
    1b8c:	0f be       	out	0x3f, r0	; 63
  return(_watchdogFired != 0);
    1b8e:	80 91 a0 01 	lds	r24, 0x01A0
    1b92:	81 11       	cpse	r24, r1
    1b94:	81 e0       	ldi	r24, 0x01	; 1
  }
    1b96:	08 95       	ret

00001b98 <__vector_21>:
  }


// Allow wake from (lower-power) sleep while ADC is running.
static volatile bool ADC_complete;
ISR(ADC_vect) { ADC_complete = true; }
    1b98:	1f 92       	push	r1
    1b9a:	0f 92       	push	r0
    1b9c:	0f b6       	in	r0, 0x3f	; 63
    1b9e:	0f 92       	push	r0
    1ba0:	11 24       	eor	r1, r1
    1ba2:	8f 93       	push	r24
    1ba4:	81 e0       	ldi	r24, 0x01	; 1
    1ba6:	80 93 a2 01 	sts	0x01A2, r24
    1baa:	8f 91       	pop	r24
    1bac:	0f 90       	pop	r0
    1bae:	0f be       	out	0x3f, r0	; 63
    1bb0:	0f 90       	pop	r0
    1bb2:	1f 90       	pop	r1
    1bb4:	18 95       	reti

00001bb6 <_analogueNoiseReducedReadM(unsigned char, signed char)>:

// Read ADC/analogue input with reduced noise if possible, in range [0,1023].
//   * admux  is the value to set ADMUX to
//   * samples  maximum number of samples to take (if one, nap() before); strictly positive
// Sets sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
static uint16_t _analogueNoiseReducedReadM(uint8_t admux, int8_t samples = 3)
    1bb6:	0f 93       	push	r16
    1bb8:	1f 93       	push	r17
    1bba:	98 2f       	mov	r25, r24
    1bbc:	16 2f       	mov	r17, r22
// If ADC was disabled, power it up, do Serial.begin(), and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSerial() may be advisable.
bool powerUpADCIfDisabled()
  {
  if(!(PRR & _BV(PRADC))) { return(false); }
    1bbe:	80 91 64 00 	lds	r24, 0x0064
    1bc2:	80 fd       	sbrc	r24, 0
    1bc4:	02 c0       	rjmp	.+4      	; 0x1bca <_analogueNoiseReducedReadM(unsigned char, signed char)+0x14>
    1bc6:	00 e0       	ldi	r16, 0x00	; 0
    1bc8:	0b c0       	rjmp	.+22     	; 0x1be0 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x2a>
  PRR &= ~_BV(PRADC); // Enable the ADC.
    1bca:	80 91 64 00 	lds	r24, 0x0064
    1bce:	8e 7f       	andi	r24, 0xFE	; 254
    1bd0:	80 93 64 00 	sts	0x0064, r24
  ADCSRA |= _BV(ADEN);
    1bd4:	80 91 7a 00 	lds	r24, 0x007A
    1bd8:	80 68       	ori	r24, 0x80	; 128
    1bda:	80 93 7a 00 	sts	0x007A, r24
    1bde:	01 e0       	ldi	r16, 0x01	; 1
//   * samples  maximum number of samples to take (if one, nap() before); strictly positive
// Sets sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
static uint16_t _analogueNoiseReducedReadM(uint8_t admux, int8_t samples = 3)
  {
  const bool neededEnable = powerUpADCIfDisabled();
  ADMUX = admux;
    1be0:	90 93 7c 00 	sts	0x007C, r25
  if(samples < 2) { nap(WDTO_15MS); } // Allow plenty of time for things to settle if not taking multiple samples.
    1be4:	12 30       	cpi	r17, 0x02	; 2
    1be6:	1c f4       	brge	.+6      	; 0x1bee <_analogueNoiseReducedReadM(unsigned char, signed char)+0x38>
    1be8:	80 e0       	ldi	r24, 0x00	; 0
    1bea:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
  set_sleep_mode(SLEEP_MODE_ADC);
    1bee:	83 b7       	in	r24, 0x33	; 51
    1bf0:	81 7f       	andi	r24, 0xF1	; 241
    1bf2:	82 60       	ori	r24, 0x02	; 2
    1bf4:	83 bf       	out	0x33, r24	; 51
  ADCSRB = 0; // Enable free-running mode.
    1bf6:	10 92 7b 00 	sts	0x007B, r1
  bitWrite(ADCSRA, ADATE, (samples>1)); // Enable ADC auto-trigger iff wanting multiple samples.
    1bfa:	12 30       	cpi	r17, 0x02	; 2
    1bfc:	24 f0       	brlt	.+8      	; 0x1c06 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x50>
    1bfe:	80 91 7a 00 	lds	r24, 0x007A
    1c02:	80 62       	ori	r24, 0x20	; 32
    1c04:	03 c0       	rjmp	.+6      	; 0x1c0c <_analogueNoiseReducedReadM(unsigned char, signed char)+0x56>
    1c06:	80 91 7a 00 	lds	r24, 0x007A
    1c0a:	8f 7d       	andi	r24, 0xDF	; 223
    1c0c:	80 93 7a 00 	sts	0x007A, r24
  bitSet(ADCSRA, ADIE); // Turn on ADC interrupt.
    1c10:	80 91 7a 00 	lds	r24, 0x007A
    1c14:	88 60       	ori	r24, 0x08	; 8
    1c16:	80 93 7a 00 	sts	0x007A, r24
  bitSet(ADCSRA, ADSC); // Start conversion(s).
    1c1a:	80 91 7a 00 	lds	r24, 0x007A
    1c1e:	80 64       	ori	r24, 0x40	; 64
    1c20:	80 93 7a 00 	sts	0x007A, r24
    1c24:	20 91 a1 01 	lds	r18, 0x01A1
    1c28:	5f ef       	ldi	r21, 0xFF	; 255
    1c2a:	4f ef       	ldi	r20, 0xFF	; 255
    1c2c:	1e c0       	rjmp	.+60     	; 0x1c6a <_analogueNoiseReducedReadM(unsigned char, signed char)+0xb4>
  uint8_t oldADCL = 0xff;
  uint8_t oldADCH = 0xff; // Ensure that a second sample will get taken if multiple samples have been requested.
  // Usually take several readings to improve accuracy.  Discard all but the last...
  while(--samples >= 0)
      {
      ADC_complete = false;
    1c2e:	10 92 a2 01 	sts	0x01A2, r1
    1c32:	07 c0       	rjmp	.+14     	; 0x1c42 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x8c>
      while(!ADC_complete) { sleep_mode(); }
    1c34:	83 b7       	in	r24, 0x33	; 51
    1c36:	81 60       	ori	r24, 0x01	; 1
    1c38:	83 bf       	out	0x33, r24	; 51
    1c3a:	88 95       	sleep
    1c3c:	83 b7       	in	r24, 0x33	; 51
    1c3e:	8e 7f       	andi	r24, 0xFE	; 254
    1c40:	83 bf       	out	0x33, r24	; 51
    1c42:	80 91 a2 01 	lds	r24, 0x01A2
    1c46:	88 23       	and	r24, r24
    1c48:	a9 f3       	breq	.-22     	; 0x1c34 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x7e>
      const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
    1c4a:	30 91 78 00 	lds	r19, 0x0078
      const uint8_t h = ADCH; // Capture the high byte.
    1c4e:	90 91 79 00 	lds	r25, 0x0079
      if((h == oldADCH) && (l == oldADCL)) { break; } // Stop now if result seems to have settled.
    1c52:	94 17       	cp	r25, r20
    1c54:	11 f4       	brne	.+4      	; 0x1c5a <_analogueNoiseReducedReadM(unsigned char, signed char)+0xa4>
    1c56:	35 17       	cp	r19, r21
    1c58:	59 f0       	breq	.+22     	; 0x1c70 <_analogueNoiseReducedReadM(unsigned char, signed char)+0xba>
      oldADCL = l;
      oldADCH = h;
      _adcNoise = (_adcNoise >> 1) + (l ^ h) + (__TIME__[7] & 0xf); // Capture a little entropy.
    1c5a:	82 2f       	mov	r24, r18
    1c5c:	86 95       	lsr	r24
    1c5e:	29 2f       	mov	r18, r25
    1c60:	23 27       	eor	r18, r19
    1c62:	2f 5f       	subi	r18, 0xFF	; 255
    1c64:	28 0f       	add	r18, r24
    1c66:	49 2f       	mov	r20, r25
    1c68:	53 2f       	mov	r21, r19
  bitSet(ADCSRA, ADIE); // Turn on ADC interrupt.
  bitSet(ADCSRA, ADSC); // Start conversion(s).
  uint8_t oldADCL = 0xff;
  uint8_t oldADCH = 0xff; // Ensure that a second sample will get taken if multiple samples have been requested.
  // Usually take several readings to improve accuracy.  Discard all but the last...
  while(--samples >= 0)
    1c6a:	11 50       	subi	r17, 0x01	; 1
    1c6c:	17 ff       	sbrs	r17, 7
    1c6e:	df cf       	rjmp	.-66     	; 0x1c2e <_analogueNoiseReducedReadM(unsigned char, signed char)+0x78>
    1c70:	20 93 a1 01 	sts	0x01A1, r18
      if((h == oldADCH) && (l == oldADCL)) { break; } // Stop now if result seems to have settled.
      oldADCL = l;
      oldADCH = h;
      _adcNoise = (_adcNoise >> 1) + (l ^ h) + (__TIME__[7] & 0xf); // Capture a little entropy.
      }
  bitClear(ADCSRA, ADIE); // Turn off ADC interrupt.
    1c74:	80 91 7a 00 	lds	r24, 0x007A
    1c78:	87 7f       	andi	r24, 0xF7	; 247
    1c7a:	80 93 7a 00 	sts	0x007A, r24
  bitClear(ADCSRA, ADATE); // Turn off ADC auto-trigger.
    1c7e:	80 91 7a 00 	lds	r24, 0x007A
    1c82:	8f 7d       	andi	r24, 0xDF	; 223
    1c84:	80 93 7a 00 	sts	0x007A, r24
  //sleep_disable();
  const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
    1c88:	20 91 78 00 	lds	r18, 0x0078
  const uint8_t h = ADCH; // Capture the high byte.
    1c8c:	40 91 79 00 	lds	r20, 0x0079
  if(neededEnable) { powerDownADC(); }
    1c90:	00 23       	and	r16, r16
    1c92:	51 f0       	breq	.+20     	; 0x1ca8 <_analogueNoiseReducedReadM(unsigned char, signed char)+0xf2>
  }
    
// Power ADC down.
void powerDownADC()
  {
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
    1c94:	80 91 7a 00 	lds	r24, 0x007A
    1c98:	8f 77       	andi	r24, 0x7F	; 127
    1c9a:	80 93 7a 00 	sts	0x007A, r24
  PRR |= _BV(PRADC); // Disable the ADC.
    1c9e:	80 91 64 00 	lds	r24, 0x0064
    1ca2:	81 60       	ori	r24, 0x01	; 1
    1ca4:	80 93 64 00 	sts	0x0064, r24
    1ca8:	94 2f       	mov	r25, r20
    1caa:	80 e0       	ldi	r24, 0x00	; 0
    1cac:	30 e0       	ldi	r19, 0x00	; 0
    1cae:	28 2b       	or	r18, r24
    1cb0:	39 2b       	or	r19, r25
  //sleep_disable();
  const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
  const uint8_t h = ADCH; // Capture the high byte.
  if(neededEnable) { powerDownADC(); }
  return((h << 8) | l);
  }
    1cb2:	c9 01       	movw	r24, r18
    1cb4:	1f 91       	pop	r17
    1cb6:	0f 91       	pop	r16
    1cb8:	08 95       	ret

00001cba <isBatteryLow()>:


// True if battery voltage was low when last read.
// For a 2xAA NiMH configuration this is ~2.0V, where the BOD may force a reset at 1.8V.
static bool batteryLow; // Initially false.
bool isBatteryLow() { return(batteryLow); }
    1cba:	80 91 a5 01 	lds	r24, 0x01A5
    1cbe:	08 95       	ret

00001cc0 <getBatterymV()>:
// Last-read battery voltage.
static uint16_t batterymV;

// Get power supply voltage in mV as last read by readBatterymV(); non-negative, intially zero until first readBatterymV().
uint16_t getBatterymV() { return(batterymV); }
    1cc0:	80 91 a3 01 	lds	r24, 0x01A3
    1cc4:	90 91 a4 01 	lds	r25, 0x01A4
    1cc8:	08 95       	ret

00001cca <readBatterymV()>:
// Only accurate to +/- 10%.
// May set sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
uint16_t readBatterymV()
  {
  // Measure internal bandgap (1.1V nominal, 1.0--1.2V) as fraction of Vcc.
  const uint16_t raw = _analogueNoiseReducedReadM(_BV(REFS0) | 14);
    1cca:	8e e4       	ldi	r24, 0x4E	; 78
    1ccc:	63 e0       	ldi	r22, 0x03	; 3
    1cce:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <_analogueNoiseReducedReadM(unsigned char, signed char)>
    1cd2:	bc 01       	movw	r22, r24
  // If Vcc was 1.1V ADC would give 1023.
  // If Vcc was 2.2V ADC would give 511.
  const uint16_t result = ((1023U<<6) / raw) * (1100U>>6);
    1cd4:	80 ec       	ldi	r24, 0xC0	; 192
    1cd6:	9f ef       	ldi	r25, 0xFF	; 255
    1cd8:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
    1cdc:	9b 01       	movw	r18, r22
    1cde:	84 e0       	ldi	r24, 0x04	; 4
    1ce0:	22 0f       	add	r18, r18
    1ce2:	33 1f       	adc	r19, r19
    1ce4:	8a 95       	dec	r24
    1ce6:	e1 f7       	brne	.-8      	; 0x1ce0 <readBatterymV()+0x16>
    1ce8:	26 0f       	add	r18, r22
    1cea:	37 1f       	adc	r19, r23
  batterymV = result;
    1cec:	30 93 a4 01 	sts	0x01A4, r19
    1cf0:	20 93 a3 01 	sts	0x01A3, r18
  batteryLow = (result < 2000); // Suitable for 2xAA NiMH, with BOD at 1.8V.
    1cf4:	10 92 a5 01 	sts	0x01A5, r1
    1cf8:	87 e0       	ldi	r24, 0x07	; 7
    1cfa:	20 3d       	cpi	r18, 0xD0	; 208
    1cfc:	38 07       	cpc	r19, r24
    1cfe:	18 f4       	brcc	.+6      	; 0x1d06 <readBatterymV()+0x3c>
    1d00:	81 e0       	ldi	r24, 0x01	; 1
    1d02:	80 93 a5 01 	sts	0x01A5, r24
  DEBUG_SERIAL_PRINT(raw);
  if(batteryLow) { DEBUG_SERIAL_PRINT_FLASHSTRING(" LOW"); }
  DEBUG_SERIAL_PRINTLN();
#endif
  return(result);
  }
    1d06:	c9 01       	movw	r24, r18
    1d08:	08 95       	ret

00001d0a <readInternalTemperatureC16()>:
// May set sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
int readInternalTemperatureC16()
  {
  // Measure internal temperature sensor against internal voltage source.
  // Response is ~1mv/C with 0C at ~289mV according to the data sheet.
  const uint16_t raw = _analogueNoiseReducedReadM(_BV(REFS1) | _BV(REFS0) | _BV(MUX3), 1);
    1d0a:	88 ec       	ldi	r24, 0xC8	; 200
    1d0c:	61 e0       	ldi	r22, 0x01	; 1
    1d0e:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <_analogueNoiseReducedReadM(unsigned char, signed char)>
    1d12:	84 54       	subi	r24, 0x44	; 68
    1d14:	91 40       	sbci	r25, 0x01	; 1
    1d16:	22 ed       	ldi	r18, 0xD2	; 210
    1d18:	30 e0       	ldi	r19, 0x00	; 0
    1d1a:	a9 01       	movw	r20, r18
    1d1c:	84 9f       	mul	r24, r20
    1d1e:	90 01       	movw	r18, r0
    1d20:	85 9f       	mul	r24, r21
    1d22:	30 0d       	add	r19, r0
    1d24:	94 9f       	mul	r25, r20
    1d26:	30 0d       	add	r19, r0
    1d28:	11 24       	eor	r1, r1
    1d2a:	94 e0       	ldi	r25, 0x04	; 4
    1d2c:	35 95       	asr	r19
    1d2e:	27 95       	ror	r18
    1d30:	9a 95       	dec	r25
    1d32:	e1 f7       	brne	.-8      	; 0x1d2c <readInternalTemperatureC16()+0x22>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("");
#endif
  //const int degC = (raw - 328) ; // Crude fast adjustment for one sensor at ~20C (DHD20130429).
  const int degC = ((((int)raw) - 324) * 210) >> 4; // Slightly less crude adjustment, see http://playground.arduino.cc//Main/InternalTemperatureSensor
  return(degC);
  }
    1d34:	c9 01       	movw	r24, r18
    1d36:	08 95       	ret

00001d38 <analogueNoiseReducedRead(int, unsigned char)>:
// Read ADC/analogue input with reduced noise if possible, in range [0,1023].
//   * mode  is the analogue reference, eg DEFAULT (Vcc).
// May set sleep mode to SLEEP_MODE_ADC, and disable sleep on exit.
// Nominally equivalent to analogReference(mode); return(analogRead(pinNumber));
uint16_t analogueNoiseReducedRead(int pinNumber, uint8_t mode)
  { return(_analogueNoiseReducedReadM((mode << 6) | (pinNumber & 7))); }
    1d38:	62 95       	swap	r22
    1d3a:	66 0f       	add	r22, r22
    1d3c:	66 0f       	add	r22, r22
    1d3e:	60 7c       	andi	r22, 0xC0	; 192
    1d40:	87 70       	andi	r24, 0x07	; 7
    1d42:	86 2b       	or	r24, r22
    1d44:	63 e0       	ldi	r22, 0x03	; 3
    1d46:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <_analogueNoiseReducedReadM(unsigned char, signed char)>
    1d4a:	08 95       	ret

00001d4c <powerDownTWI()>:
  }

// Power down TWI (I2C).
void powerDownTWI()
  {
  TWCR &= ~_BV(TWEN); // Disable TWI.
    1d4c:	ec eb       	ldi	r30, 0xBC	; 188
    1d4e:	f0 e0       	ldi	r31, 0x00	; 0
    1d50:	80 81       	ld	r24, Z
    1d52:	8b 7f       	andi	r24, 0xFB	; 251
    1d54:	80 83       	st	Z, r24
  PRR |= _BV(PRTWI); // Disable TWI power.
    1d56:	e4 e6       	ldi	r30, 0x64	; 100
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	80 81       	ld	r24, Z
    1d5c:	80 68       	ori	r24, 0x80	; 128
    1d5e:	80 83       	st	Z, r24
  //digitalWrite(SCL, 0);

  // Convert to hi-Z inputs.
  //pinMode(SDA, INPUT);
  //pinMode(SCL, INPUT);
  }
    1d60:	08 95       	ret

00001d62 <clockJitterWDT()>:
// Expensive in terms of CPU time and thus energy.
// TODO: may be able to reduce clock speed to lower energy cost while still detecting useful jitter.
uint_fast8_t clockJitterWDT()
  {
  // Watchdog should be (already) be disabled on entry.
  _watchdogFired = false;
    1d62:	10 92 a0 01 	sts	0x01A0, r1
  wdt_enable(WDTO_15MS); // Set watchdog for minimum time.
    1d66:	88 e0       	ldi	r24, 0x08	; 8
    1d68:	28 e1       	ldi	r18, 0x18	; 24
    1d6a:	30 e0       	ldi	r19, 0x00	; 0
    1d6c:	0f b6       	in	r0, 0x3f	; 63
    1d6e:	f8 94       	cli
    1d70:	a8 95       	wdr
    1d72:	20 93 60 00 	sts	0x0060, r18
    1d76:	0f be       	out	0x3f, r0	; 63
    1d78:	80 93 60 00 	sts	0x0060, r24
  WDTCSR |= (1 << WDIE);
    1d7c:	80 91 60 00 	lds	r24, 0x0060
    1d80:	80 64       	ori	r24, 0x40	; 64
    1d82:	80 93 60 00 	sts	0x0060, r24
    1d86:	90 e0       	ldi	r25, 0x00	; 0
    1d88:	01 c0       	rjmp	.+2      	; 0x1d8c <clockJitterWDT()+0x2a>
  uint_fast8_t count = 0;
  while(!_watchdogFired) { ++count; } // Effectively count CPU cycles until WDT fires.
    1d8a:	9f 5f       	subi	r25, 0xFF	; 255
    1d8c:	80 91 a0 01 	lds	r24, 0x01A0
    1d90:	88 23       	and	r24, r24
    1d92:	d9 f3       	breq	.-10     	; 0x1d8a <clockJitterWDT()+0x28>
  return(count);
  }
    1d94:	89 2f       	mov	r24, r25
    1d96:	08 95       	ret

00001d98 <clockJitterEntropyByte()>:
// Expensive in terms of CPU time and thus energy, though possibly more efficient than basic clockJitterXXX() routines.
// Internally this uses a CRC as a relatively fast and hopefully effective hash over intermediate values.
// Note the that rejection of repeat values will be less effective with two interleaved gathering mechanisms
// as the interaction while not necessarily adding genuine entropy, will make counts differ between runs.
// DHD20130519: measured as taking ~63ms to run, ie ~8ms per bit gathered.
uint_fast8_t clockJitterEntropyByte()
    1d98:	1f 93       	push	r17

  uint_fast8_t result = 0;
  uint_fast8_t countR = 0, lastCountR = 0;
  uint_fast8_t countW = 0, lastCountW = 0;

  const uint8_t t0 = TCNT2; // Wait for sub-cycle timer to roll.
    1d9a:	90 91 b2 00 	lds	r25, 0x00B2
    1d9e:	40 e0       	ldi	r20, 0x00	; 0
    1da0:	50 e0       	ldi	r21, 0x00	; 0
    1da2:	02 c0       	rjmp	.+4      	; 0x1da8 <clockJitterEntropyByte()+0x10>
  while(t0 == TCNT2) { ++hash; } // Possibly capture some entropy from recent program activity/timing.
    1da4:	4f 5f       	subi	r20, 0xFF	; 255
    1da6:	5f 4f       	sbci	r21, 0xFF	; 255
    1da8:	80 91 b2 00 	lds	r24, 0x00B2
    1dac:	98 17       	cp	r25, r24
    1dae:	d1 f3       	breq	.-12     	; 0x1da4 <clockJitterEntropyByte()+0xc>
  uint8_t t1 = TCNT2;
    1db0:	f0 91 b2 00 	lds	r31, 0x00B2

  _watchdogFired = 0;
    1db4:	10 92 a0 01 	sts	0x01A0, r1
  wdt_enable(WDTO_15MS); // Start watchdog, with minimum timeout.
    1db8:	88 e0       	ldi	r24, 0x08	; 8
    1dba:	28 e1       	ldi	r18, 0x18	; 24
    1dbc:	30 e0       	ldi	r19, 0x00	; 0
    1dbe:	0f b6       	in	r0, 0x3f	; 63
    1dc0:	f8 94       	cli
    1dc2:	a8 95       	wdr
    1dc4:	20 93 60 00 	sts	0x0060, r18
    1dc8:	0f be       	out	0x3f, r0	; 63
    1dca:	80 93 60 00 	sts	0x0060, r24
  WDTCSR |= (1 << WDIE);
    1dce:	80 91 60 00 	lds	r24, 0x0060
    1dd2:	80 64       	ori	r24, 0x40	; 64
    1dd4:	80 93 60 00 	sts	0x0060, r24
    1dd8:	90 e0       	ldi	r25, 0x00	; 0
    1dda:	60 e0       	ldi	r22, 0x00	; 0
    1ddc:	e0 e0       	ldi	r30, 0x00	; 0
    1dde:	20 e0       	ldi	r18, 0x00	; 0
    1de0:	70 e0       	ldi	r23, 0x00	; 0
    1de2:	38 e0       	ldi	r19, 0x08	; 8
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
        lastCountW = countW;
        }
      countW = 0;
      _watchdogFired = 0;
      wdt_enable(WDTO_15MS); // Restart watchdog, with minimum timeout.
    1de4:	a8 e1       	ldi	r26, 0x18	; 24
    1de6:	b0 e0       	ldi	r27, 0x00	; 0
    1de8:	18 e0       	ldi	r17, 0x08	; 8
  WDTCSR |= (1 << WDIE);
  int_fast8_t bitsLeft = 8; // Decrement when a bit is harvested...
  for( ; ; )
    {
    // Extract watchdog jitter vs CPU.
    if(!_watchdogFired) { ++countW; }
    1dea:	80 91 a0 01 	lds	r24, 0x01A0
    1dee:	88 23       	and	r24, r24
    1df0:	11 f4       	brne	.+4      	; 0x1df6 <clockJitterEntropyByte()+0x5e>
    1df2:	2f 5f       	subi	r18, 0xFF	; 255
    1df4:	2a c0       	rjmp	.+84     	; 0x1e4a <clockJitterEntropyByte()+0xb2>
    else // Watchdog fired.
      {
      if(countW != lastCountW) // Got a different value from last; assume one bit of entropy.
    1df6:	27 17       	cp	r18, r23
    1df8:	c1 f0       	breq	.+48     	; 0x1e2a <clockJitterEntropyByte()+0x92>
        "eor    %A0,__tmp_reg__"

        : "=d" (__ret)
        : "r" (__data), "0" (__crc)
        : "r0"
    );
    1dfa:	42 27       	eor	r20, r18
    1dfc:	04 2e       	mov	r0, r20
    1dfe:	42 95       	swap	r20
    1e00:	40 7f       	andi	r20, 0xF0	; 240
    1e02:	40 25       	eor	r20, r0
    1e04:	05 2e       	mov	r0, r21
    1e06:	54 2f       	mov	r21, r20
    1e08:	42 95       	swap	r20
    1e0a:	4f 70       	andi	r20, 0x0F	; 15
    1e0c:	04 26       	eor	r0, r20
    1e0e:	46 95       	lsr	r20
    1e10:	54 27       	eor	r21, r20
    1e12:	45 27       	eor	r20, r21
    1e14:	44 0f       	add	r20, r20
    1e16:	44 0f       	add	r20, r20
    1e18:	44 0f       	add	r20, r20
    1e1a:	40 25       	eor	r20, r0
        {
        hash = _crc_ccitt_update(hash, countW);
        result = (result << 1) ^ ((uint_fast8_t)hash); // Nominally capturing (at least) lsb of hash.
    1e1c:	99 0f       	add	r25, r25
    1e1e:	94 27       	eor	r25, r20
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
    1e20:	31 50       	subi	r19, 0x01	; 1
    1e22:	13 16       	cp	r1, r19
    1e24:	0c f0       	brlt	.+2      	; 0x1e28 <clockJitterEntropyByte()+0x90>
    1e26:	34 c0       	rjmp	.+104    	; 0x1e90 <clockJitterEntropyByte()+0xf8>
    1e28:	72 2f       	mov	r23, r18
        lastCountW = countW;
        }
      countW = 0;
      _watchdogFired = 0;
    1e2a:	10 92 a0 01 	sts	0x01A0, r1
      wdt_enable(WDTO_15MS); // Restart watchdog, with minimum timeout.
    1e2e:	0f b6       	in	r0, 0x3f	; 63
    1e30:	f8 94       	cli
    1e32:	a8 95       	wdr
    1e34:	a0 93 60 00 	sts	0x0060, r26
    1e38:	0f be       	out	0x3f, r0	; 63
    1e3a:	10 93 60 00 	sts	0x0060, r17
      WDTCSR |= (1 << WDIE);
    1e3e:	80 91 60 00 	lds	r24, 0x0060
    1e42:	80 64       	ori	r24, 0x40	; 64
    1e44:	80 93 60 00 	sts	0x0060, r24
    1e48:	20 e0       	ldi	r18, 0x00	; 0
      }

    // Extract RTC jitter vs CPU.
    if(t1 == TCNT2) { --countR; }
    1e4a:	80 91 b2 00 	lds	r24, 0x00B2
    1e4e:	f8 17       	cp	r31, r24
    1e50:	11 f4       	brne	.+4      	; 0x1e56 <clockJitterEntropyByte()+0xbe>
    1e52:	61 50       	subi	r22, 0x01	; 1
    1e54:	ca cf       	rjmp	.-108    	; 0x1dea <clockJitterEntropyByte()+0x52>
    else // Sub-cycle timer rolled.
      {
      if(countR != lastCountR) // Got a different value from last; assume one bit of entropy.
    1e56:	6e 17       	cp	r22, r30
    1e58:	b9 f0       	breq	.+46     	; 0x1e88 <clockJitterEntropyByte()+0xf0>
    1e5a:	46 27       	eor	r20, r22
    1e5c:	04 2e       	mov	r0, r20
    1e5e:	42 95       	swap	r20
    1e60:	40 7f       	andi	r20, 0xF0	; 240
    1e62:	40 25       	eor	r20, r0
    1e64:	05 2e       	mov	r0, r21
    1e66:	54 2f       	mov	r21, r20
    1e68:	42 95       	swap	r20
    1e6a:	4f 70       	andi	r20, 0x0F	; 15
    1e6c:	04 26       	eor	r0, r20
    1e6e:	46 95       	lsr	r20
    1e70:	54 27       	eor	r21, r20
    1e72:	45 27       	eor	r20, r21
    1e74:	44 0f       	add	r20, r20
    1e76:	44 0f       	add	r20, r20
    1e78:	44 0f       	add	r20, r20
    1e7a:	40 25       	eor	r20, r0
        {
        hash = _crc_ccitt_update(hash, countR);
        result = (result << 1) ^ ((uint_fast8_t)hash); // Nominally capturing (at least) lsb of hash.
    1e7c:	99 0f       	add	r25, r25
    1e7e:	94 27       	eor	r25, r20
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
    1e80:	31 50       	subi	r19, 0x01	; 1
    1e82:	13 16       	cp	r1, r19
    1e84:	2c f4       	brge	.+10     	; 0x1e90 <clockJitterEntropyByte()+0xf8>
    1e86:	e6 2f       	mov	r30, r22
        lastCountR = countR;
        }
      countR = 0;
      t1 = TCNT2; // Set to look for next roll.
    1e88:	f0 91 b2 00 	lds	r31, 0x00B2
    1e8c:	60 e0       	ldi	r22, 0x00	; 0
    1e8e:	ad cf       	rjmp	.-166    	; 0x1dea <clockJitterEntropyByte()+0x52>
      }
    }

  wdt_disable(); // Ensure no spurious WDT wakeup pending.
    1e90:	88 e1       	ldi	r24, 0x18	; 24
    1e92:	0f b6       	in	r0, 0x3f	; 63
    1e94:	f8 94       	cli
    1e96:	80 93 60 00 	sts	0x0060, r24
    1e9a:	10 92 60 00 	sts	0x0060, r1
    1e9e:	0f be       	out	0x3f, r0	; 63
  return(result);
  }
    1ea0:	89 2f       	mov	r24, r25
    1ea2:	1f 91       	pop	r17
    1ea4:	08 95       	ret

00001ea6 <captureEntropy1()>:

// Capture a little system entropy.
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or do I/O, or sleep.
void captureEntropy1()
  { seedRNG8(getSubCycleTime() ^ _adcNoise, cycleCountCPU(), _watchdogFired); }
    1ea6:	80 91 b2 00 	lds	r24, 0x00B2
    1eaa:	66 b5       	in	r22, 0x26	; 38
    1eac:	40 91 a0 01 	lds	r20, 0x01A0
    1eb0:	90 91 a1 01 	lds	r25, 0x01A1
    1eb4:	89 27       	eor	r24, r25
    1eb6:	0e 94 b9 10 	call	0x2172	; 0x2172 <seedRNG8(unsigned char, unsigned char, unsigned char)>
    1eba:	08 95       	ret

00001ebc <powerDownSPI()>:
  }

// Power down SPI.
void powerDownSPI()
  {
  SPCR &= ~_BV(SPE); // Disable SPI.
    1ebc:	8c b5       	in	r24, 0x2c	; 44
    1ebe:	8f 7b       	andi	r24, 0xBF	; 191
    1ec0:	8c bd       	out	0x2c, r24	; 44
  PRR |= _BV(PRSPI); // Power down...
    1ec2:	e4 e6       	ldi	r30, 0x64	; 100
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	80 81       	ld	r24, Z
    1ec8:	84 60       	ori	r24, 0x04	; 4
    1eca:	80 83       	st	Z, r24

  pinMode(PIN_SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    1ecc:	8a e0       	ldi	r24, 0x0A	; 10
    1ece:	61 e0       	ldi	r22, 0x01	; 1
    1ed0:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
  fastDigitalWrite(PIN_SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    1ed4:	2a 9a       	sbi	0x05, 2	; 5

  // Avoid pins from floating when SPI is disabled.
  // Try to preserve general I/O direction and restore previous output values for outputs.
  pinMode(PIN_SPI_SCK, OUTPUT);
    1ed6:	8d e0       	ldi	r24, 0x0D	; 13
    1ed8:	61 e0       	ldi	r22, 0x01	; 1
    1eda:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
  pinMode(PIN_SPI_MOSI, OUTPUT);
    1ede:	8b e0       	ldi	r24, 0x0B	; 11
    1ee0:	61 e0       	ldi	r22, 0x01	; 1
    1ee2:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
  pinMode(PIN_SPI_MISO, INPUT_PULLUP);
    1ee6:	8c e0       	ldi	r24, 0x0C	; 12
    1ee8:	62 e0       	ldi	r22, 0x02	; 2
    1eea:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>

  // If sharing SPI SCK with LED indicator then return this pin to being an output (retaining previous value).
  //if(LED_HEATCALL == PIN_SPI_SCK) { pinMode(LED_HEATCALL, OUTPUT); }
  }
    1eee:	08 95       	ret

00001ef0 <powerUpSPIIfDisabled()>:
// If SPI was disabled, power it up, enable it as master and with a sensible clock speed, etc, and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSPI() may be advisable.
bool powerUpSPIIfDisabled()
  {
  if(!(PRR & _BV(PRSPI))) { return(false); }
    1ef0:	80 91 64 00 	lds	r24, 0x0064
    1ef4:	82 fd       	sbrc	r24, 2
    1ef6:	02 c0       	rjmp	.+4      	; 0x1efc <powerUpSPIIfDisabled()+0xc>
    1ef8:	80 e0       	ldi	r24, 0x00	; 0
    1efa:	08 95       	ret

  pinMode(PIN_SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    1efc:	8a e0       	ldi	r24, 0x0A	; 10
    1efe:	61 e0       	ldi	r22, 0x01	; 1
    1f00:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
  fastDigitalWrite(PIN_SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    1f04:	2a 9a       	sbi	0x05, 2	; 5

  PRR &= ~_BV(PRSPI); // Enable SPI power.
    1f06:	80 91 64 00 	lds	r24, 0x0064
    1f0a:	8b 7f       	andi	r24, 0xFB	; 251
    1f0c:	80 93 64 00 	sts	0x0064, r24
  // Configure raw SPI to match better how it was used in PICAXE V0.09 code.
  // CPOL = 0, CPHA = 0
  // Enable SPI, set master mode, set speed.
  const uint8_t ENABLE_MASTER =  _BV(SPE) | _BV(MSTR);
#if F_CPU <= 2000000 // Needs minimum prescale (x2) with slow (<=2MHz) CPU clock.
  SPCR = ENABLE_MASTER; // 2x clock prescale for <=1MHz SPI clock from <=2MHz CPU clock (500kHz SPI @ 1MHz CPU).
    1f10:	80 e5       	ldi	r24, 0x50	; 80
    1f12:	8c bd       	out	0x2c, r24	; 44
  SPSR = _BV(SPI2X);
    1f14:	81 e0       	ldi	r24, 0x01	; 1
    1f16:	8d bd       	out	0x2d, r24	; 45
#else // Needs setting for fast (~16MHz) CPU clock.
  SPCR = _BV(SPR0) | ENABLE_MASTER; // 8x clock prescale for ~2MHz SPI clock from nominal ~16MHz CPU clock.
  SPSR = _BV(SPI2X);
#endif
  return(true);
  }
    1f18:	08 95       	ret

00001f1a <power_intermittent_peripherals_disable()>:
// Disable/remove power to intermittent peripherals.
// Switches the digital line to input with no pull-up(ie high-Z).
// There should be some sort of load to stop this floating.
void power_intermittent_peripherals_disable()
  {
  pinMode(IO_POWER_UP, INPUT);
    1f1a:	87 e0       	ldi	r24, 0x07	; 7
    1f1c:	60 e0       	ldi	r22, 0x00	; 0
    1f1e:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
  }
    1f22:	08 95       	ret

00001f24 <minimisePowerWithoutSleep()>:
// to ensure that nothing power-hungry is accidentally left on.
// Any module that may need to run all the time should not be turned off here.
// May be called from panic(), so do not be too clever.
// Does NOT attempt to power down the radio, eg in case that needs to be left in RX mode.
// Does NOT attempt to adjust serial power state.
void minimisePowerWithoutSleep()
    1f24:	0f 93       	push	r16
    1f26:	1f 93       	push	r17
  {
  // Disable the watchdog timer.
  wdt_disable();
    1f28:	88 e1       	ldi	r24, 0x18	; 24
    1f2a:	0f b6       	in	r0, 0x3f	; 63
    1f2c:	f8 94       	cli
    1f2e:	80 93 60 00 	sts	0x0060, r24
    1f32:	10 92 60 00 	sts	0x0060, r1
    1f36:	0f be       	out	0x3f, r0	; 63
  
  // Ensure that external peripherals are powered down.
  power_intermittent_peripherals_disable();
    1f38:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <power_intermittent_peripherals_disable()>

  // Turn off analogue stuff that eats power.
  ADCSRA = 0; // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
    1f3c:	10 92 7a 00 	sts	0x007A, r1
  ACSR = (1<<ACD); // Disable the analog comparator.
    1f40:	80 e8       	ldi	r24, 0x80	; 128
    1f42:	80 bf       	out	0x30, r24	; 48
  DIDR0 = 0x3F; // Disable digital input buffers on all ADC0-ADC5 pins.
    1f44:	8f e3       	ldi	r24, 0x3F	; 63
    1f46:	80 93 7e 00 	sts	0x007E, r24
  DIDR1 = (1<<AIN1D)|(1<<AIN0D); // Disable digital input buffer on AIN1/0.
    1f4a:	83 e0       	ldi	r24, 0x03	; 3
    1f4c:	80 93 7f 00 	sts	0x007F, r24
  power_adc_disable();
    1f50:	04 e6       	ldi	r16, 0x64	; 100
    1f52:	10 e0       	ldi	r17, 0x00	; 0
    1f54:	f8 01       	movw	r30, r16
    1f56:	80 81       	ld	r24, Z
    1f58:	81 60       	ori	r24, 0x01	; 1
    1f5a:	80 83       	st	Z, r24

  // Ensure that SPI is powered down.
  powerDownSPI();
    1f5c:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>

#ifdef DONT_USE_TIMER0
  power_timer0_disable();
#endif

  power_timer1_disable();
    1f60:	f8 01       	movw	r30, r16
    1f62:	80 81       	ld	r24, Z
    1f64:	88 60       	ori	r24, 0x08	; 8
    1f66:	80 83       	st	Z, r24

#ifndef WAKEUP_32768HZ_XTAL
  power_timer2_disable();
#endif
  }
    1f68:	1f 91       	pop	r17
    1f6a:	0f 91       	pop	r16
    1f6c:	08 95       	ret

00001f6e <powerUpTWIIfDisabled()>:
// If TWI (I2C) was disabled, power it up, do Wire.begin(), and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownRWI() may be advisable.
bool powerUpTWIIfDisabled()
  {
  if(!(PRR & _BV(PRTWI))) { return(false); }
    1f6e:	80 91 64 00 	lds	r24, 0x0064
    1f72:	87 fd       	sbrc	r24, 7
    1f74:	02 c0       	rjmp	.+4      	; 0x1f7a <powerUpTWIIfDisabled()+0xc>
    1f76:	80 e0       	ldi	r24, 0x00	; 0
    1f78:	08 95       	ret

  PRR &= ~_BV(PRTWI); // Enable TWI power.
    1f7a:	80 91 64 00 	lds	r24, 0x0064
    1f7e:	8f 77       	andi	r24, 0x7F	; 127
    1f80:	80 93 64 00 	sts	0x0064, r24
  TWCR |= _BV(TWEN); // Enable TWI.
    1f84:	80 91 bc 00 	lds	r24, 0x00BC
    1f88:	84 60       	ori	r24, 0x04	; 4
    1f8a:	80 93 bc 00 	sts	0x00BC, r24
  Wire.begin(); // Set it going.
    1f8e:	82 e1       	ldi	r24, 0x12	; 18
    1f90:	92 e0       	ldi	r25, 0x02	; 2
    1f92:	0e 94 58 23 	call	0x46b0	; 0x46b0 <TwoWire::begin()>
  // TODO: reset TWBR and prescaler for our low CPU frequency     (TWBR = ((F_CPU / TWI_FREQ) - 16) / 2 gives -3!)
#if F_CPU <= 1000000
  TWBR = 0; // Implies SCL freq of F_CPU / (16 + 2 * TBWR * PRESC) = 62.5kHz @ F_CPU==1MHz and PRESC==1 (from Wire/TWI code).
    1f96:	10 92 b8 00 	sts	0x00B8, r1
    1f9a:	81 e0       	ldi	r24, 0x01	; 1
#endif
  return(true);
  }
    1f9c:	08 95       	ret

00001f9e <powerDownSerial()>:
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
  PRR |= _BV(PRADC); // Disable the ADC.
  }

// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    1f9e:	80 91 64 00 	lds	r24, 0x0064


// Flush any pending serial output and power it down if up.
void powerDownSerial()
  {
  if(_serialIsPoweredUp())
    1fa2:	81 fd       	sbrc	r24, 1
    1fa4:	08 c0       	rjmp	.+16     	; 0x1fb6 <powerDownSerial()+0x18>
    {
    // Flush serial output and shut down if apparently active.
    Serial.flush();
    1fa6:	84 e1       	ldi	r24, 0x14	; 20
    1fa8:	93 e0       	ldi	r25, 0x03	; 3
    1faa:	0e 94 26 28 	call	0x504c	; 0x504c <HardwareSerial::flush()>
    //flushSerialHW();
    Serial.end();
    1fae:	84 e1       	ldi	r24, 0x14	; 20
    1fb0:	93 e0       	ldi	r25, 0x03	; 3
    1fb2:	0e 94 66 27 	call	0x4ecc	; 0x4ecc <HardwareSerial::end()>
    }
  pinMode(PIN_SERIAL_RX, INPUT_PULLUP);
    1fb6:	80 e0       	ldi	r24, 0x00	; 0
    1fb8:	62 e0       	ldi	r22, 0x02	; 2
    1fba:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
  pinMode(PIN_SERIAL_TX, INPUT_PULLUP);
    1fbe:	81 e0       	ldi	r24, 0x01	; 1
    1fc0:	62 e0       	ldi	r22, 0x02	; 2
    1fc2:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
  PRR |= _BV(PRUSART0); // Disable the UART module.
    1fc6:	80 91 64 00 	lds	r24, 0x0064
    1fca:	82 60       	ori	r24, 0x02	; 2
    1fcc:	80 93 64 00 	sts	0x0064, r24
  }
    1fd0:	08 95       	ret

00001fd2 <sleepUntilSubCycleTime(unsigned char)>:
// May use a combination of techniques to hit the required time.
// Requesting a sleep until at or near the end of the cycle risks overrun and may be unwise.
// Using this to sleep less then 2 ticks may prove unreliable as the RTC rolls on underneath...
// This is NOT intended to be used to sleep over the end of a minor cycle.
// May poll I/O.
bool sleepUntilSubCycleTime(const uint8_t sleepUntil)
    1fd2:	0f 93       	push	r16
    1fd4:	1f 93       	push	r17
    1fd6:	cf 93       	push	r28
    1fd8:	df 93       	push	r29
    1fda:	18 2f       	mov	r17, r24
      sleepLowPowerLessThanMs(max(SUBCYCLE_TICK_MS_RD / 2, 1)); // Assumed to be a constant expression.
      continue;
      }

    // Compute remaining time in milliseconds, rounded down...
    const uint16_t msLeft = ((uint16_t)SUBCYCLE_TICK_MS_RD) * ticksLeft;
    1fdc:	07 e0       	ldi	r16, 0x07	; 7
// May poll I/O.
bool sleepUntilSubCycleTime(const uint8_t sleepUntil)
  {
  for( ; ; )
    {
    const uint8_t now = getSubCycleTime();
    1fde:	80 91 b2 00 	lds	r24, 0x00B2
    if(now == sleepUntil) { return(true); } // Done it!
    1fe2:	81 17       	cp	r24, r17
    1fe4:	e1 f1       	breq	.+120    	; 0x205e <sleepUntilSubCycleTime(unsigned char)+0x8c>
    if(now > sleepUntil) { return(false); } // Too late...
    1fe6:	18 17       	cp	r17, r24
    1fe8:	10 f4       	brcc	.+4      	; 0x1fee <sleepUntilSubCycleTime(unsigned char)+0x1c>
    1fea:	80 e0       	ldi	r24, 0x00	; 0
    1fec:	39 c0       	rjmp	.+114    	; 0x2060 <sleepUntilSubCycleTime(unsigned char)+0x8e>

    // Compute time left to sleep.
    // It is easy to sleep a bit more later if necessary, but oversleeping is bad.
    const uint8_t ticksLeft = sleepUntil - now;
    1fee:	21 2f       	mov	r18, r17
    1ff0:	28 1b       	sub	r18, r24
    // Deal with shortest sleep specially to avoid missing target from overheads...
    if(1 == ticksLeft)
    1ff2:	21 30       	cpi	r18, 0x01	; 1
    1ff4:	19 f4       	brne	.+6      	; 0x1ffc <sleepUntilSubCycleTime(unsigned char)+0x2a>
      {
      // Take a very short sleep, less than half a tick,
      // eg as may be some way into this tick already.
      //burnHundredsOfCyclesProductively();
      sleepLowPowerLessThanMs(max(SUBCYCLE_TICK_MS_RD / 2, 1)); // Assumed to be a constant expression.
    1ff6:	83 e1       	ldi	r24, 0x13	; 19
    1ff8:	90 e0       	ldi	r25, 0x00	; 0
    1ffa:	2e c0       	rjmp	.+92     	; 0x2058 <sleepUntilSubCycleTime(unsigned char)+0x86>
      continue;
      }

    // Compute remaining time in milliseconds, rounded down...
    const uint16_t msLeft = ((uint16_t)SUBCYCLE_TICK_MS_RD) * ticksLeft;
    1ffc:	20 9f       	mul	r18, r16
    1ffe:	e0 01       	movw	r28, r0
    2000:	11 24       	eor	r1, r1

    // If comfortably in the area of nap()s then use one of them for improved energy savings.
    // Allow for nap() to overrun a little as its timing can vary with temperature and supply voltage,
    // and the bulk of energy savings should still be available without pushing the timing to the wire.
    if(msLeft >= 20)
    2002:	c4 31       	cpi	r28, 0x14	; 20
    2004:	d1 05       	cpc	r29, r1
    2006:	70 f0       	brcs	.+28     	; 0x2024 <sleepUntilSubCycleTime(unsigned char)+0x52>
      {
      if(msLeft >= 80)
    2008:	c0 35       	cpi	r28, 0x50	; 80
    200a:	d1 05       	cpc	r29, r1
    200c:	38 f0       	brcs	.+14     	; 0x201c <sleepUntilSubCycleTime(unsigned char)+0x4a>
        {
        if(msLeft >= 333)
    200e:	cd 54       	subi	r28, 0x4D	; 77
    2010:	d1 40       	sbci	r29, 0x01	; 1
    2012:	10 f0       	brcs	.+4      	; 0x2018 <sleepUntilSubCycleTime(unsigned char)+0x46>
          {
          nap(WDTO_250MS); // Nominal 250ms sleep.
    2014:	84 e0       	ldi	r24, 0x04	; 4
    2016:	03 c0       	rjmp	.+6      	; 0x201e <sleepUntilSubCycleTime(unsigned char)+0x4c>
          continue;
          }
        nap(WDTO_60MS); // Nominal 60ms sleep.
    2018:	82 e0       	ldi	r24, 0x02	; 2
    201a:	01 c0       	rjmp	.+2      	; 0x201e <sleepUntilSubCycleTime(unsigned char)+0x4c>
        continue;
        }
      nap(WDTO_15MS); // Nominal 15ms sleep.
    201c:	80 e0       	ldi	r24, 0x00	; 0
    201e:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
    2022:	dd cf       	rjmp	.-70     	; 0x1fde <sleepUntilSubCycleTime(unsigned char)+0xc>
    // Use low-power CPU sleep for residual time, but being very careful not to oversleep.
    // Aim to sleep somewhat under residual time, eg to allow for overheads, interrupts, and other slippages.
    // Assumed to be > 1 else would have been special-cased above.
    // Assumed to be << 1s else a nap() would have been used above.
#ifdef DEBUG
    if((msLeft < 2) || (msLeft > 1000)) { panic(); }
    2024:	ce 01       	movw	r24, r28
    2026:	02 97       	sbiw	r24, 0x02	; 2
    2028:	87 5e       	subi	r24, 0xE7	; 231
    202a:	93 40       	sbci	r25, 0x03	; 3
    202c:	10 f0       	brcs	.+4      	; 0x2032 <sleepUntilSubCycleTime(unsigned char)+0x60>
    202e:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
#endif
    sleepLowPowerLessThanMs(msLeft - 1);
    2032:	9e 01       	movw	r18, r28
    2034:	21 50       	subi	r18, 0x01	; 1
    2036:	30 40       	sbci	r19, 0x00	; 0
    2038:	40 e0       	ldi	r20, 0x00	; 0
    203a:	50 e0       	ldi	r21, 0x00	; 0
    203c:	da 01       	movw	r26, r20
    203e:	c9 01       	movw	r24, r18
    2040:	63 e0       	ldi	r22, 0x03	; 3
    2042:	88 0f       	add	r24, r24
    2044:	99 1f       	adc	r25, r25
    2046:	aa 1f       	adc	r26, r26
    2048:	bb 1f       	adc	r27, r27
    204a:	6a 95       	dec	r22
    204c:	d1 f7       	brne	.-12     	; 0x2042 <sleepUntilSubCycleTime(unsigned char)+0x70>
    204e:	82 1b       	sub	r24, r18
    2050:	93 0b       	sbc	r25, r19
    2052:	a4 0b       	sbc	r26, r20
    2054:	b5 0b       	sbc	r27, r21
    2056:	02 97       	sbiw	r24, 0x02	; 2
    2058:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    205c:	c0 cf       	rjmp	.-128    	; 0x1fde <sleepUntilSubCycleTime(unsigned char)+0xc>
    205e:	81 e0       	ldi	r24, 0x01	; 1
    }
  }
    2060:	df 91       	pop	r29
    2062:	cf 91       	pop	r28
    2064:	1f 91       	pop	r17
    2066:	0f 91       	pop	r16
    2068:	08 95       	ret

0000206a <burnHundredsOfCyclesProductivelyAndPoll()>:
// This may churn PRNGs or gather entropy for example.
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or sleep.
void burnHundredsOfCyclesProductivelyAndPoll()
  {
  if(pollIO()) { seedRNG8(cycleCountCPU(), 0, getSubCycleTime()); }
    206a:	80 e0       	ldi	r24, 0x00	; 0
    206c:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <pollIO(bool)>
    2070:	88 23       	and	r24, r24
    2072:	39 f0       	breq	.+14     	; 0x2082 <burnHundredsOfCyclesProductivelyAndPoll()+0x18>
    2074:	86 b5       	in	r24, 0x26	; 38
    2076:	40 91 b2 00 	lds	r20, 0x00B2
    207a:	60 e0       	ldi	r22, 0x00	; 0
    207c:	0e 94 b9 10 	call	0x2172	; 0x2172 <seedRNG8(unsigned char, unsigned char, unsigned char)>
    2080:	08 95       	ret
  else { captureEntropy1(); }
    2082:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <captureEntropy1()>
    2086:	08 95       	ret

00002088 <flushSerialProductive()>:
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
  PRR |= _BV(PRADC); // Disable the ADC.
  }

// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    2088:	80 91 64 00 	lds	r24, 0x0064
// Assumes hundreds of CPU cycles available for each character queued for TX.
// Does not change CPU clock speed or disable or mess with USART0, though may poll it.
void flushSerialProductive()
  {
#if 1 && defined(DEBUG)
  if(!_serialIsPoweredUp()) { panic(); } // Trying to operate serial without it powered up.
    208c:	81 ff       	sbrs	r24, 1
    208e:	05 c0       	rjmp	.+10     	; 0x209a <flushSerialProductive()+0x12>
    2090:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
    2094:	02 c0       	rjmp	.+4      	; 0x209a <flushSerialProductive()+0x12>
#endif
  // Can productively spin here churning PRNGs or the like before the flush(), checking for the UART TX buffer to empty...
  // An occasional premature exit to flush() due to Serial interrupt handler interaction is benign, and indeed more grist to the mill.
  while(serialTXInProgress()) { burnHundredsOfCyclesProductivelyAndPoll(); }
    2096:	0e 94 35 10 	call	0x206a	; 0x206a <burnHundredsOfCyclesProductivelyAndPoll()>
    209a:	80 91 c0 00 	lds	r24, 0x00C0
    209e:	85 ff       	sbrs	r24, 5
    20a0:	fa cf       	rjmp	.-12     	; 0x2096 <flushSerialProductive()+0xe>
  Serial.flush(); // Wait for all output to have been sent.
    20a2:	84 e1       	ldi	r24, 0x14	; 20
    20a4:	93 e0       	ldi	r25, 0x03	; 3
    20a6:	0e 94 26 28 	call	0x504c	; 0x504c <HardwareSerial::flush()>
  }
    20aa:	08 95       	ret

000020ac <flushSerialSCTSensitive()>:
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
  PRR |= _BV(PRADC); // Disable the ADC.
  }

// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    20ac:	80 91 64 00 	lds	r24, 0x0064
// Switches to flushSerialProductive() behaviour
// if in danger of overrunning a minor cycle while idling.
void flushSerialSCTSensitive()
  {
#if 1 && defined(DEBUG)
  if(!_serialIsPoweredUp()) { panic(); } // Trying to operate serial without it powered up.
    20b0:	81 ff       	sbrs	r24, 1
    20b2:	02 c0       	rjmp	.+4      	; 0x20b8 <flushSerialSCTSensitive()+0xc>
    20b4:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
#endif
#ifdef ENABLE_AVR_IDLE_MODE
  while(serialTXInProgress() && (getSubCycleTime() < GSCT_MAX - 2 - (20/SUBCYCLE_TICK_MS_RD)))
    20b8:	80 91 c0 00 	lds	r24, 0x00C0
    20bc:	85 fd       	sbrc	r24, 5
    20be:	0b c0       	rjmp	.+22     	; 0x20d6 <flushSerialSCTSensitive()+0x2a>
    20c0:	80 91 b2 00 	lds	r24, 0x00B2
    20c4:	8b 3f       	cpi	r24, 0xFB	; 251
    20c6:	38 f4       	brcc	.+14     	; 0x20d6 <flushSerialSCTSensitive()+0x2a>
#ifdef ENABLE_AVR_IDLE_MODE
// Idle productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for about 30ms; tries to allow ealier wakeup if interrupt is received, etc.
static void inline idle30AndPoll() { idleCPU(WDTO_30MS); pollIO(true); }
    20c8:	81 e0       	ldi	r24, 0x01	; 1
    20ca:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <idleCPU(signed char)>
    20ce:	81 e0       	ldi	r24, 0x01	; 1
    20d0:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <pollIO(bool)>
    20d4:	f1 cf       	rjmp	.-30     	; 0x20b8 <flushSerialSCTSensitive()+0xc>
    {
    idle30AndPoll(); // Save much power by idling CPU, though everything else runs.
    }
#endif
  flushSerialProductive();
    20d6:	0e 94 44 10 	call	0x2088	; 0x2088 <flushSerialProductive()>
  }
    20da:	08 95       	ret

000020dc <powerUpSerialIfDisabled()>:
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
  PRR |= _BV(PRADC); // Disable the ADC.
  }

// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    20dc:	80 91 64 00 	lds	r24, 0x0064
// If serial was disabled, power it up, do Serial.begin(), and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSerial() may be advisable.
bool powerUpSerialIfDisabled()
  {
  if(_serialIsPoweredUp()) { return(false); }
    20e0:	81 fd       	sbrc	r24, 1
    20e2:	02 c0       	rjmp	.+4      	; 0x20e8 <powerUpSerialIfDisabled()+0xc>
    20e4:	80 e0       	ldi	r24, 0x00	; 0
    20e6:	08 95       	ret
  PRR &= ~_BV(PRUSART0); // Enable the UART.
    20e8:	80 91 64 00 	lds	r24, 0x0064
    20ec:	8d 7f       	andi	r24, 0xFD	; 253
    20ee:	80 93 64 00 	sts	0x0064, r24
  Serial.begin(BAUD); // Set it going.
    20f2:	84 e1       	ldi	r24, 0x14	; 20
    20f4:	93 e0       	ldi	r25, 0x03	; 3
    20f6:	40 ec       	ldi	r20, 0xC0	; 192
    20f8:	52 e1       	ldi	r21, 0x12	; 18
    20fa:	60 e0       	ldi	r22, 0x00	; 0
    20fc:	70 e0       	ldi	r23, 0x00	; 0
    20fe:	0e 94 e8 26 	call	0x4dd0	; 0x4dd0 <HardwareSerial::begin(unsigned long)>
    2102:	81 e0       	ldi	r24, 0x01	; 1
  return(true);
  }
    2104:	08 95       	ret

00002106 <power_intermittent_peripherals_enable(bool)>:
// Enable power to intermittent peripherals.
//   * waitUntilStable  wait long enough (and maybe test) for I/O power to become stable.
// Switches the digital line to high then output (to avoid ever *discharging* the output cap).
// Note that with 100nF cap, and 330R (or lower) resistor from the output pin,
// then 1ms delay should be plenty for the voltage on the cap to settle.
void power_intermittent_peripherals_enable(bool waitUntilStable)
    2106:	1f 93       	push	r17
    2108:	18 2f       	mov	r17, r24
  {
  digitalWrite(IO_POWER_UP, HIGH);
    210a:	87 e0       	ldi	r24, 0x07	; 7
    210c:	61 e0       	ldi	r22, 0x01	; 1
    210e:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <digitalWrite>
  pinMode(IO_POWER_UP, OUTPUT);
    2112:	87 e0       	ldi	r24, 0x07	; 7
    2114:	61 e0       	ldi	r22, 0x01	; 1
    2116:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
  // If requested, wait long enough that I/O peripheral power should be stable.
  // Wait in a relatively low-power way...
  if(waitUntilStable) { sleepLowPowerMs(1); }
    211a:	11 23       	and	r17, r17
    211c:	21 f0       	breq	.+8      	; 0x2126 <power_intermittent_peripherals_enable(bool)+0x20>
    211e:	86 e0       	ldi	r24, 0x06	; 6
    2120:	90 e0       	ldi	r25, 0x00	; 0
    2122:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
  }
    2126:	1f 91       	pop	r17
    2128:	08 95       	ret

0000212a <powerSetup()>:
// Call from setup() to turn off unused modules, set up timers and interrupts, etc.
// I/O pin setting is not done here.
void powerSetup()
  {
#ifdef DEBUG
  assert(DEFAULT_CPU_PRESCALE == clock_prescale_get()); // Verify that CPU prescaling is as expected.
    212a:	80 91 61 00 	lds	r24, 0x0061
    212e:	8f 70       	andi	r24, 0x0F	; 15
    2130:	83 30       	cpi	r24, 0x03	; 3
    2132:	11 f0       	breq	.+4      	; 0x2138 <powerSetup()+0xe>
    2134:	0e 94 60 03 	call	0x6c0	; 0x6c0 <abort>
#endif

  // Do normal gentle switch off, including analogue module/control in correct order.
  minimisePowerWithoutSleep();
    2138:	0e 94 92 0f 	call	0x1f24	; 0x1f24 <minimisePowerWithoutSleep()>

  // Brutally force off all modules, then re-enable explicitly below any still needed.
  power_all_disable(); 
    213c:	80 91 64 00 	lds	r24, 0x0064
    2140:	8f 6e       	ori	r24, 0xEF	; 239
    2142:	80 93 64 00 	sts	0x0064, r24

#ifndef DONT_USE_TIMER0
  power_timer0_enable(); // Turning timer 0 off messes up some standard Arduino support such as delay() and millis().
    2146:	80 91 64 00 	lds	r24, 0x0064
    214a:	8f 7d       	andi	r24, 0xDF	; 223
    214c:	80 93 64 00 	sts	0x0064, r24
#endif
  
#if defined(WAKEUP_32768HZ_XTAL)
  power_timer2_enable();
    2150:	80 91 64 00 	lds	r24, 0x0064
    2154:	8f 7b       	andi	r24, 0xBF	; 191
    2156:	80 93 64 00 	sts	0x0064, r24
#ifdef WAKEUP_32768HZ_XTAL
static void timer2XtalIntSetup()
 {
  // Set up TIMER2 to wake CPU out of sleep regularly using external 32768Hz crystal.
  // See http://www.atmel.com/Images/doc2505.pdf
  TCCR2A = 0x00;
    215a:	10 92 b0 00 	sts	0x00B0, r1

#if defined(HALF_SECOND_RTC_SUPPORT)
  TCCR2B = (1<<CS22); // Set CLK/64 for overflow interrupt every 0.5s.
#elif defined(TWO_S_TICK_RTC_SUPPORT)
  TCCR2B = (1<<CS22)|(1<<CS21); // Set CLK/128 for overflow interrupt every 2s.
    215e:	86 e0       	ldi	r24, 0x06	; 6
    2160:	80 93 b1 00 	sts	0x00B1, r24
#else
  TCCR2B = (1<<CS22)|(1<<CS20); // Set CLK/128 for overflow interrupt every 1s.
#endif
  //TCCR2B = (1<<CS22)|(1<<CS21)|(1<<CS20); // Set CLK/1024 for overflow interrupt every 8s (slowest possible).

  ASSR = (1<<AS2); // Enable asynchronous operation.
    2164:	80 e2       	ldi	r24, 0x20	; 32
    2166:	80 93 b6 00 	sts	0x00B6, r24
  TIMSK2 = (1<<TOIE2); // Enable the timer 2 interrupt.
    216a:	81 e0       	ldi	r24, 0x01	; 1
    216c:	80 93 70 00 	sts	0x0070, r24
  
#if defined(WAKEUP_32768HZ_XTAL)
  power_timer2_enable();
  timer2XtalIntSetup();
#endif
  }
    2170:	08 95       	ret

00002172 <seedRNG8(unsigned char, unsigned char, unsigned char)>:
//2 ADDs, one bit shift right , and one increment. Difficult or slow operations like multiply, etc 
//were avoided for maximum speed on ultra low power devices.
void seedRNG8(uint8_t s1, uint8_t s2, uint8_t s3) // Originally init_rng(s1,s2,s3) //Can also be used to seed the rng with more entropy during use.
  {
  //XOR new entropy into key state
  a ^=s1;
    2172:	20 91 a8 01 	lds	r18, 0x01A8
  b ^=s2;
    2176:	90 91 a9 01 	lds	r25, 0x01A9
    217a:	69 27       	eor	r22, r25
  c ^=s3;
    217c:	90 91 a6 01 	lds	r25, 0x01A6
    2180:	49 27       	eor	r20, r25
  x++;
    2182:	90 91 a7 01 	lds	r25, 0x01A7
    2186:	9f 5f       	subi	r25, 0xFF	; 255
    2188:	90 93 a7 01 	sts	0x01A7, r25
  a = (a^c^x);
    218c:	28 27       	eor	r18, r24
    218e:	24 27       	eor	r18, r20
    2190:	29 27       	eor	r18, r25
    2192:	20 93 a8 01 	sts	0x01A8, r18
  b = (b+a);
    2196:	62 0f       	add	r22, r18
    2198:	60 93 a9 01 	sts	0x01A9, r22
  c = ((c+(b>>1))^a);
    219c:	66 95       	lsr	r22
    219e:	64 0f       	add	r22, r20
    21a0:	62 27       	eor	r22, r18
    21a2:	60 93 a6 01 	sts	0x01A6, r22
  }
    21a6:	08 95       	ret

000021a8 <randRNG8()>:
//
uint8_t randRNG8() // Originally unsigned char randomize().
  {
  x++;               //x is incremented every round and is not affected by any other variable
    21a8:	80 91 a7 01 	lds	r24, 0x01A7
    21ac:	8f 5f       	subi	r24, 0xFF	; 255
    21ae:	80 93 a7 01 	sts	0x01A7, r24
  a = (a^c^x);       //note the mix of addition and XOR
    21b2:	20 91 a6 01 	lds	r18, 0x01A6
    21b6:	90 91 a8 01 	lds	r25, 0x01A8
    21ba:	92 27       	eor	r25, r18
    21bc:	98 27       	eor	r25, r24
    21be:	90 93 a8 01 	sts	0x01A8, r25
  b = (b+a);         //And the use of very few instructions
    21c2:	80 91 a9 01 	lds	r24, 0x01A9
    21c6:	89 0f       	add	r24, r25
    21c8:	80 93 a9 01 	sts	0x01A9, r24
  c = ((c+(b>>1))^a);  //the right shift is to ensure that high-order bits from b can affect  
    21cc:	86 95       	lsr	r24
    21ce:	82 0f       	add	r24, r18
    21d0:	89 27       	eor	r24, r25
    21d2:	80 93 a6 01 	sts	0x01A6, r24
  return(c);         //low order bits of other variables
  }
    21d6:	08 95       	ret

000021d8 <global constructors keyed to _Z8seedRNG8hhh>:
uint8_t randRNG8(); // Originally called 'randomize()'.
// RNG8 working state.
static uint8_t a, b, c;
// DHD20130603: avoid the hidden counter always starting at zero c/o some per-build state.
// Derived from linker-driven pointer base plus hash of compilation timestamp, with little run-time cost.
static uint8_t x = (uint8_t)(intptr_t) ((&c) + (uint8_t)((__TIME__[7] * 17) ^ (__TIME__[6]) ^ (__TIME__[4] << 11)));
    21d8:	8b e1       	ldi	r24, 0x1B	; 27
    21da:	92 e0       	ldi	r25, 0x02	; 2
    21dc:	80 93 a7 01 	sts	0x01A7, r24
  x++;               //x is incremented every round and is not affected by any other variable
  a = (a^c^x);       //note the mix of addition and XOR
  b = (b+a);         //And the use of very few instructions
  c = ((c+(b>>1))^a);  //the right shift is to ensure that high-order bits from b can affect  
  return(c);         //low order bits of other variables
  }
    21e0:	08 95       	ret

000021e2 <RFM22RXFIFO(unsigned char*, unsigned char)>:


// Put RFM22 into standby, attempt to read specified number of bytes from FIFO to buffer.
// Leaves RFM22 in low-power standby mode.
// Trailing bytes (more than were actually sent) undefined.
void RFM22RXFIFO(uint8_t *buf, const uint8_t bufSize)
    21e2:	ff 92       	push	r15
    21e4:	0f 93       	push	r16
    21e6:	1f 93       	push	r17
    21e8:	18 2f       	mov	r17, r24
    21ea:	09 2f       	mov	r16, r25
    21ec:	f6 2e       	mov	r15, r22
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    21ee:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
    21f2:	48 2f       	mov	r20, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    21f4:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    21f6:	87 e8       	ldi	r24, 0x87	; 135
    21f8:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    21fa:	0d b4       	in	r0, 0x2d	; 45
    21fc:	07 fe       	sbrs	r0, 7
    21fe:	fd cf       	rjmp	.-6      	; 0x21fa <RFM22RXFIFO(unsigned char*, unsigned char)+0x18>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2200:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2202:	0d b4       	in	r0, 0x2d	; 45
    2204:	07 fe       	sbrs	r0, 7
    2206:	fd cf       	rjmp	.-6      	; 0x2202 <RFM22RXFIFO(unsigned char*, unsigned char)+0x20>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2208:	2a 9a       	sbi	0x05, 2	; 5
  {
  const bool neededEnable = powerUpSPIIfDisabled();

  _RFM22ModeStandby();

  _RFM22_SELECT();
    220a:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    220c:	8f e7       	ldi	r24, 0x7F	; 127
    220e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2210:	0d b4       	in	r0, 0x2d	; 45
    2212:	07 fe       	sbrs	r0, 7
    2214:	fd cf       	rjmp	.-6      	; 0x2210 <RFM22RXFIFO(unsigned char*, unsigned char)+0x2e>
  return(SPDR);
    2216:	8e b5       	in	r24, 0x2e	; 46
    2218:	81 2f       	mov	r24, r17
    221a:	90 2f       	mov	r25, r16
    221c:	9c 01       	movw	r18, r24
    221e:	f9 01       	movw	r30, r18
    2220:	90 e0       	ldi	r25, 0x00	; 0
    2222:	07 c0       	rjmp	.+14     	; 0x2232 <RFM22RXFIFO(unsigned char*, unsigned char)+0x50>

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2224:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2226:	0d b4       	in	r0, 0x2d	; 45
    2228:	07 fe       	sbrs	r0, 7
    222a:	fd cf       	rjmp	.-6      	; 0x2226 <RFM22RXFIFO(unsigned char*, unsigned char)+0x44>
  return(SPDR);
    222c:	8e b5       	in	r24, 0x2e	; 46

  _RFM22_SELECT();
  _RFM22_io(RFM22REG_FIFO & 0x7F); // Start burst read from RX FIFO.
//  uint8_t val;
  for(uint8_t i = 0; i < bufSize; ++i)
    { buf[i] = _RFM22_io(0);  }
    222e:	81 93       	st	Z+, r24
  _RFM22ModeStandby();

  _RFM22_SELECT();
  _RFM22_io(RFM22REG_FIFO & 0x7F); // Start burst read from RX FIFO.
//  uint8_t val;
  for(uint8_t i = 0; i < bufSize; ++i)
    2230:	9f 5f       	subi	r25, 0xFF	; 255
    2232:	9f 15       	cp	r25, r15
    2234:	b8 f3       	brcs	.-18     	; 0x2224 <RFM22RXFIFO(unsigned char*, unsigned char)+0x42>
    { buf[i] = _RFM22_io(0);  }
  _RFM22_DESELECT();
    2236:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2238:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    223a:	88 e8       	ldi	r24, 0x88	; 136
    223c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    223e:	0d b4       	in	r0, 0x2d	; 45
    2240:	07 fe       	sbrs	r0, 7
    2242:	fd cf       	rjmp	.-6      	; 0x223e <RFM22RXFIFO(unsigned char*, unsigned char)+0x5c>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2244:	83 e0       	ldi	r24, 0x03	; 3
    2246:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2248:	0d b4       	in	r0, 0x2d	; 45
    224a:	07 fe       	sbrs	r0, 7
    224c:	fd cf       	rjmp	.-6      	; 0x2248 <RFM22RXFIFO(unsigned char*, unsigned char)+0x66>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    224e:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2250:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2252:	88 e8       	ldi	r24, 0x88	; 136
    2254:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2256:	0d b4       	in	r0, 0x2d	; 45
    2258:	07 fe       	sbrs	r0, 7
    225a:	fd cf       	rjmp	.-6      	; 0x2256 <RFM22RXFIFO(unsigned char*, unsigned char)+0x74>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    225c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    225e:	0d b4       	in	r0, 0x2d	; 45
    2260:	07 fe       	sbrs	r0, 7
    2262:	fd cf       	rjmp	.-6      	; 0x225e <RFM22RXFIFO(unsigned char*, unsigned char)+0x7c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2264:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    2266:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2268:	85 e8       	ldi	r24, 0x85	; 133
    226a:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    226c:	0d b4       	in	r0, 0x2d	; 45
    226e:	07 fe       	sbrs	r0, 7
    2270:	fd cf       	rjmp	.-6      	; 0x226c <RFM22RXFIFO(unsigned char*, unsigned char)+0x8a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2272:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2274:	0d b4       	in	r0, 0x2d	; 45
    2276:	07 fe       	sbrs	r0, 7
    2278:	fd cf       	rjmp	.-6      	; 0x2274 <RFM22RXFIFO(unsigned char*, unsigned char)+0x92>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    227a:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    227c:	0d b4       	in	r0, 0x2d	; 45
    227e:	07 fe       	sbrs	r0, 7
    2280:	fd cf       	rjmp	.-6      	; 0x227c <RFM22RXFIFO(unsigned char*, unsigned char)+0x9a>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    2282:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    2284:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2286:	83 e8       	ldi	r24, 0x83	; 131
    2288:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    228a:	0d b4       	in	r0, 0x2d	; 45
    228c:	07 fe       	sbrs	r0, 7
    228e:	fd cf       	rjmp	.-6      	; 0x228a <RFM22RXFIFO(unsigned char*, unsigned char)+0xa8>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2290:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2292:	0d b4       	in	r0, 0x2d	; 45
    2294:	07 fe       	sbrs	r0, 7
    2296:	fd cf       	rjmp	.-6      	; 0x2292 <RFM22RXFIFO(unsigned char*, unsigned char)+0xb0>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2298:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    229a:	0d b4       	in	r0, 0x2d	; 45
    229c:	07 fe       	sbrs	r0, 7
    229e:	fd cf       	rjmp	.-6      	; 0x229a <RFM22RXFIFO(unsigned char*, unsigned char)+0xb8>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    22a0:	2a 9a       	sbi	0x05, 2	; 5
  _RFM22WriteReg16Bit0(RFM22REG_INT_ENABLE1);
  // Clear any interrupts already/still pending...
  _RFM22ClearInterrupts();  
  //_RFM22WriteReg8Bit(0xd, 0x1f); // Drive GPIO2 to ground as output... (Move to general register settings.)

  if(neededEnable) { powerDownSPI(); }
    22a2:	44 23       	and	r20, r20
    22a4:	11 f0       	breq	.+4      	; 0x22aa <RFM22RXFIFO(unsigned char*, unsigned char)+0xc8>
    22a6:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
  }
    22aa:	1f 91       	pop	r17
    22ac:	0f 91       	pop	r16
    22ae:	ff 90       	pop	r15
    22b0:	08 95       	ret

000022b2 <RFM22SetUpRX(unsigned char, bool, bool)>:
  _RFM22_DESELECT();
  if(neededEnable) { powerDownSPI(); }
  }

// Put RFM22 into RX mode with given RX FIFO 'nearly-full' threshold and optional interrupts enabled.
void RFM22SetUpRX(const uint8_t nearlyFullThreshold, const bool syncInt, const bool dataInt)
    22b2:	ff 92       	push	r15
    22b4:	0f 93       	push	r16
    22b6:	1f 93       	push	r17
    22b8:	18 2f       	mov	r17, r24
    22ba:	f6 2e       	mov	r15, r22
    22bc:	04 2f       	mov	r16, r20
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    22be:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
    22c2:	28 2f       	mov	r18, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    22c4:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    22c6:	88 e8       	ldi	r24, 0x88	; 136
    22c8:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    22ca:	0d b4       	in	r0, 0x2d	; 45
    22cc:	07 fe       	sbrs	r0, 7
    22ce:	fd cf       	rjmp	.-6      	; 0x22ca <RFM22SetUpRX(unsigned char, bool, bool)+0x18>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    22d0:	83 e0       	ldi	r24, 0x03	; 3
    22d2:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    22d4:	0d b4       	in	r0, 0x2d	; 45
    22d6:	07 fe       	sbrs	r0, 7
    22d8:	fd cf       	rjmp	.-6      	; 0x22d4 <RFM22SetUpRX(unsigned char, bool, bool)+0x22>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    22da:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    22dc:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    22de:	88 e8       	ldi	r24, 0x88	; 136
    22e0:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    22e2:	0d b4       	in	r0, 0x2d	; 45
    22e4:	07 fe       	sbrs	r0, 7
    22e6:	fd cf       	rjmp	.-6      	; 0x22e2 <RFM22SetUpRX(unsigned char, bool, bool)+0x30>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    22e8:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    22ea:	0d b4       	in	r0, 0x2d	; 45
    22ec:	07 fe       	sbrs	r0, 7
    22ee:	fd cf       	rjmp	.-6      	; 0x22ea <RFM22SetUpRX(unsigned char, bool, bool)+0x38>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    22f0:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    22f2:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    22f4:	8e ef       	ldi	r24, 0xFE	; 254
    22f6:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    22f8:	0d b4       	in	r0, 0x2d	; 45
    22fa:	07 fe       	sbrs	r0, 7
    22fc:	fd cf       	rjmp	.-6      	; 0x22f8 <RFM22SetUpRX(unsigned char, bool, bool)+0x46>
  // Clear RX and TX FIFOs.
  _RFM22WriteReg8Bit(RFM22REG_OP_CTRL2, 3); // FFCLRTX | FFCLRTX
  _RFM22WriteReg8Bit(RFM22REG_OP_CTRL2, 0);

  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));
    22fe:	81 2f       	mov	r24, r17
    2300:	10 34       	cpi	r17, 0x40	; 64
    2302:	08 f0       	brcs	.+2      	; 0x2306 <RFM22SetUpRX(unsigned char, bool, bool)+0x54>
    2304:	8f e3       	ldi	r24, 0x3F	; 63

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2306:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2308:	0d b4       	in	r0, 0x2d	; 45
    230a:	07 fe       	sbrs	r0, 7
    230c:	fd cf       	rjmp	.-6      	; 0x2308 <RFM22SetUpRX(unsigned char, bool, bool)+0x56>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    230e:	2a 9a       	sbi	0x05, 2	; 5

  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));

  // Enable requested RX-related interrupts.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE1, (dataInt?0x10:0)); // enrxffafull: Enable RX FIFO Almost Full.
    2310:	00 23       	and	r16, r16
    2312:	11 f4       	brne	.+4      	; 0x2318 <RFM22SetUpRX(unsigned char, bool, bool)+0x66>
    2314:	90 e0       	ldi	r25, 0x00	; 0
    2316:	01 c0       	rjmp	.+2      	; 0x231a <RFM22SetUpRX(unsigned char, bool, bool)+0x68>
    2318:	90 e1       	ldi	r25, 0x10	; 16

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    231a:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    231c:	85 e8       	ldi	r24, 0x85	; 133
    231e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2320:	0d b4       	in	r0, 0x2d	; 45
    2322:	07 fe       	sbrs	r0, 7
    2324:	fd cf       	rjmp	.-6      	; 0x2320 <RFM22SetUpRX(unsigned char, bool, bool)+0x6e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2326:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2328:	0d b4       	in	r0, 0x2d	; 45
    232a:	07 fe       	sbrs	r0, 7
    232c:	fd cf       	rjmp	.-6      	; 0x2328 <RFM22SetUpRX(unsigned char, bool, bool)+0x76>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    232e:	2a 9a       	sbi	0x05, 2	; 5
  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));

  // Enable requested RX-related interrupts.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE1, (dataInt?0x10:0)); // enrxffafull: Enable RX FIFO Almost Full.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE2, (syncInt?0x80:0)); // enswdet: Enable Sync Word Detected.
    2330:	ff 20       	and	r15, r15
    2332:	11 f4       	brne	.+4      	; 0x2338 <RFM22SetUpRX(unsigned char, bool, bool)+0x86>
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	01 c0       	rjmp	.+2      	; 0x233a <RFM22SetUpRX(unsigned char, bool, bool)+0x88>
    2338:	90 e8       	ldi	r25, 0x80	; 128

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    233a:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    233c:	86 e8       	ldi	r24, 0x86	; 134
    233e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2340:	0d b4       	in	r0, 0x2d	; 45
    2342:	07 fe       	sbrs	r0, 7
    2344:	fd cf       	rjmp	.-6      	; 0x2340 <RFM22SetUpRX(unsigned char, bool, bool)+0x8e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2346:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2348:	0d b4       	in	r0, 0x2d	; 45
    234a:	07 fe       	sbrs	r0, 7
    234c:	fd cf       	rjmp	.-6      	; 0x2348 <RFM22SetUpRX(unsigned char, bool, bool)+0x96>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    234e:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    2350:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2352:	83 e8       	ldi	r24, 0x83	; 131
    2354:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2356:	0d b4       	in	r0, 0x2d	; 45
    2358:	07 fe       	sbrs	r0, 7
    235a:	fd cf       	rjmp	.-6      	; 0x2356 <RFM22SetUpRX(unsigned char, bool, bool)+0xa4>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    235c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    235e:	0d b4       	in	r0, 0x2d	; 45
    2360:	07 fe       	sbrs	r0, 7
    2362:	fd cf       	rjmp	.-6      	; 0x235e <RFM22SetUpRX(unsigned char, bool, bool)+0xac>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2364:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2366:	0d b4       	in	r0, 0x2d	; 45
    2368:	07 fe       	sbrs	r0, 7
    236a:	fd cf       	rjmp	.-6      	; 0x2366 <RFM22SetUpRX(unsigned char, bool, bool)+0xb4>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    236c:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    236e:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2370:	87 e8       	ldi	r24, 0x87	; 135
    2372:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2374:	0d b4       	in	r0, 0x2d	; 45
    2376:	07 fe       	sbrs	r0, 7
    2378:	fd cf       	rjmp	.-6      	; 0x2374 <RFM22SetUpRX(unsigned char, bool, bool)+0xc2>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    237a:	85 e0       	ldi	r24, 0x05	; 5
    237c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    237e:	0d b4       	in	r0, 0x2d	; 45
    2380:	07 fe       	sbrs	r0, 7
    2382:	fd cf       	rjmp	.-6      	; 0x237e <RFM22SetUpRX(unsigned char, bool, bool)+0xcc>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2384:	2a 9a       	sbi	0x05, 2	; 5
  _RFM22ClearInterrupts();

  // Start listening.
  _RFM22ModeRX();
  
  if(neededEnable) { powerDownSPI(); }
    2386:	22 23       	and	r18, r18
    2388:	11 f0       	breq	.+4      	; 0x238e <RFM22SetUpRX(unsigned char, bool, bool)+0xdc>
    238a:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
  }
    238e:	1f 91       	pop	r17
    2390:	0f 91       	pop	r16
    2392:	ff 90       	pop	r15
    2394:	08 95       	ret

00002396 <RFM22QueueCmdToFF(unsigned char*)>:

// Clears the RFM22 TX FIFO and queues up ready to send via the TXFIFO the 0xff-terminated bytes starting at bptr.
// This routine does not change the command area.
// This uses an efficient burst write.
// For DEBUG can abort after (over-)filling the 64-byte FIFO at no extra cost with a check before spinning waiting for SPI byte to be sent.
void RFM22QueueCmdToFF(uint8_t *bptr)
    2396:	cf 93       	push	r28
    2398:	df 93       	push	r29
    239a:	ec 01       	movw	r28, r24
  {
#if 0 && defined(DEBUG)
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer uninitialised"); panic(); } 
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
    239c:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
    23a0:	98 2f       	mov	r25, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    23a2:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23a4:	88 e8       	ldi	r24, 0x88	; 136
    23a6:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23a8:	0d b4       	in	r0, 0x2d	; 45
    23aa:	07 fe       	sbrs	r0, 7
    23ac:	fd cf       	rjmp	.-6      	; 0x23a8 <RFM22QueueCmdToFF(unsigned char*)+0x12>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23ae:	81 e0       	ldi	r24, 0x01	; 1
    23b0:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23b2:	0d b4       	in	r0, 0x2d	; 45
    23b4:	07 fe       	sbrs	r0, 7
    23b6:	fd cf       	rjmp	.-6      	; 0x23b2 <RFM22QueueCmdToFF(unsigned char*)+0x1c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    23b8:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    23ba:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23bc:	88 e8       	ldi	r24, 0x88	; 136
    23be:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23c0:	0d b4       	in	r0, 0x2d	; 45
    23c2:	07 fe       	sbrs	r0, 7
    23c4:	fd cf       	rjmp	.-6      	; 0x23c0 <RFM22QueueCmdToFF(unsigned char*)+0x2a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23c6:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23c8:	0d b4       	in	r0, 0x2d	; 45
    23ca:	07 fe       	sbrs	r0, 7
    23cc:	fd cf       	rjmp	.-6      	; 0x23c8 <RFM22QueueCmdToFF(unsigned char*)+0x32>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    23ce:	2a 9a       	sbi	0x05, 2	; 5
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer uninitialised"); panic(); } 
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
  // Clear the TX FIFO.
  _RFM22ClearTXFIFO();
  _RFM22_SELECT();
    23d0:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23d2:	8f ef       	ldi	r24, 0xFF	; 255
    23d4:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23d6:	0d b4       	in	r0, 0x2d	; 45
    23d8:	07 fe       	sbrs	r0, 7
    23da:	fd cf       	rjmp	.-6      	; 0x23d6 <RFM22QueueCmdToFF(unsigned char*)+0x40>
    23dc:	04 c0       	rjmp	.+8      	; 0x23e6 <RFM22QueueCmdToFF(unsigned char*)+0x50>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23de:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23e0:	0d b4       	in	r0, 0x2d	; 45
    23e2:	07 fe       	sbrs	r0, 7
    23e4:	fd cf       	rjmp	.-6      	; 0x23e0 <RFM22QueueCmdToFF(unsigned char*)+0x4a>
    SPDR = val;
    if(--i < 0) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer unterminated"); panic(); }
    while (!(SPSR & _BV(SPIF))) { }
    }
#else
  while((uint8_t)0xff != (val = *bptr++)) { _RFM22_wr(val); }
    23e6:	89 91       	ld	r24, Y+
    23e8:	8f 3f       	cpi	r24, 0xFF	; 255
    23ea:	c9 f7       	brne	.-14     	; 0x23de <RFM22QueueCmdToFF(unsigned char*)+0x48>
#endif
  _RFM22_DESELECT();
    23ec:	2a 9a       	sbi	0x05, 2	; 5
  if(neededEnable) { powerDownSPI(); }
    23ee:	99 23       	and	r25, r25
    23f0:	11 f0       	breq	.+4      	; 0x23f6 <RFM22QueueCmdToFF(unsigned char*)+0x60>
    23f2:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
  }
    23f6:	df 91       	pop	r29
    23f8:	cf 91       	pop	r28
    23fa:	08 95       	ret

000023fc <RFM22RegisterBlockSetup(unsigned char const (*) [2])>:


// Configure the radio from a list of register/value pairs in readonly PROGMEM/Flash, terminating with an 0xff register value.
// NOTE: argument is not a pointer into SRAM, it is into PROGMEM!
// Could optimise case where multiple values are for successive RFM22 registers by using burst write.
void RFM22RegisterBlockSetup(const uint8_t registerValues[][2])
    23fc:	cf 93       	push	r28
    23fe:	df 93       	push	r29
    2400:	ec 01       	movw	r28, r24
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    2402:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
  for( ; ; )
    {
    const uint8_t reg = pgm_read_byte(&(registerValues[0][0]));
    2406:	fe 01       	movw	r30, r28
    2408:	94 91       	lpm	r25, Z+
    const uint8_t val = pgm_read_byte(&(registerValues[0][1]));
    240a:	21 96       	adiw	r28, 0x01	; 1
    240c:	fe 01       	movw	r30, r28
    240e:	24 91       	lpm	r18, Z+
    2410:	21 97       	sbiw	r28, 0x01	; 1
    if(0xff == reg) { break; }
    2412:	9f 3f       	cpi	r25, 0xFF	; 255
    2414:	69 f0       	breq	.+26     	; 0x2430 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x34>

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2416:	2a 98       	cbi	0x05, 2	; 5
  _RFM22_wr(addr | 0x80); // Force to write.
    2418:	90 68       	ori	r25, 0x80	; 128

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    241a:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    241c:	0d b4       	in	r0, 0x2d	; 45
    241e:	07 fe       	sbrs	r0, 7
    2420:	fd cf       	rjmp	.-6      	; 0x241c <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x20>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2422:	2e bd       	out	0x2e, r18	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2424:	0d b4       	in	r0, 0x2d	; 45
    2426:	07 fe       	sbrs	r0, 7
    2428:	fd cf       	rjmp	.-6      	; 0x2424 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x28>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    242a:	2a 9a       	sbi	0x05, 2	; 5
    DEBUG_SERIAL_PRINT_FLASHSTRING(" = 0x");
    DEBUG_SERIAL_PRINTFMT(val, HEX);
    DEBUG_SERIAL_PRINTLN();
#endif
    _RFM22WriteReg8Bit(reg, val);
    ++registerValues;
    242c:	22 96       	adiw	r28, 0x02	; 2
    242e:	eb cf       	rjmp	.-42     	; 0x2406 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0xa>
    }
  if(neededEnable) { powerDownSPI(); }
    2430:	88 23       	and	r24, r24
    2432:	11 f0       	breq	.+4      	; 0x2438 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x3c>
    2434:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
  }
    2438:	df 91       	pop	r29
    243a:	cf 91       	pop	r28
    243c:	08 95       	ret

0000243e <RFM22PowerOnInit()>:
void RFM22PowerOnInit()
  {
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22 reset...");
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
    243e:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
    2442:	98 2f       	mov	r25, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2444:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2446:	87 e8       	ldi	r24, 0x87	; 135
    2448:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    244a:	0d b4       	in	r0, 0x2d	; 45
    244c:	07 fe       	sbrs	r0, 7
    244e:	fd cf       	rjmp	.-6      	; 0x244a <RFM22PowerOnInit()+0xc>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2450:	80 e8       	ldi	r24, 0x80	; 128
    2452:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2454:	0d b4       	in	r0, 0x2d	; 45
    2456:	07 fe       	sbrs	r0, 7
    2458:	fd cf       	rjmp	.-6      	; 0x2454 <RFM22PowerOnInit()+0x16>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    245a:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    245c:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    245e:	87 e8       	ldi	r24, 0x87	; 135
    2460:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2462:	0d b4       	in	r0, 0x2d	; 45
    2464:	07 fe       	sbrs	r0, 7
    2466:	fd cf       	rjmp	.-6      	; 0x2462 <RFM22PowerOnInit()+0x24>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2468:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    246a:	0d b4       	in	r0, 0x2d	; 45
    246c:	07 fe       	sbrs	r0, 7
    246e:	fd cf       	rjmp	.-6      	; 0x246a <RFM22PowerOnInit()+0x2c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2470:	2a 9a       	sbi	0x05, 2	; 5
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22 reset...");
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
  _RFM22WriteReg8Bit(RFM22REG_OP_CTRL1, RFM22REG_OP_CTRL1_SWRES);
  _RFM22ModeStandby();
  if(neededEnable) { powerDownSPI(); }
    2472:	99 23       	and	r25, r25
    2474:	11 f0       	breq	.+4      	; 0x247a <RFM22PowerOnInit()+0x3c>
    2476:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
    247a:	08 95       	ret

0000247c <RFM22ReadStatusBoth()>:
  }

// Read status (both registers) and clear interrupts.
// Status register 1 is returned in the top 8 bits, register 2 in the bottom 8 bits.
// Zero indicates no pending interrupts or other status flags set.
uint16_t RFM22ReadStatusBoth()
    247c:	0f 93       	push	r16
    247e:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    2480:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
    2484:	98 2f       	mov	r25, r24

// Read from 16-bit big-endian register pair.
// The result has the first (lower-numbered) register in the most significant byte.
static uint16_t _RFM22ReadReg16Bit(const uint8_t addr)
{
  _RFM22_SELECT();
    2486:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2488:	83 e0       	ldi	r24, 0x03	; 3
    248a:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    248c:	0d b4       	in	r0, 0x2d	; 45
    248e:	07 fe       	sbrs	r0, 7
    2490:	fd cf       	rjmp	.-6      	; 0x248c <RFM22ReadStatusBoth()+0x10>
  return(SPDR);
    2492:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2494:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2496:	0d b4       	in	r0, 0x2d	; 45
    2498:	07 fe       	sbrs	r0, 7
    249a:	fd cf       	rjmp	.-6      	; 0x2496 <RFM22ReadStatusBoth()+0x1a>
  return(SPDR);
    249c:	0e b5       	in	r16, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    249e:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24a0:	0d b4       	in	r0, 0x2d	; 45
    24a2:	07 fe       	sbrs	r0, 7
    24a4:	fd cf       	rjmp	.-6      	; 0x24a0 <RFM22ReadStatusBoth()+0x24>
  return(SPDR);
    24a6:	1e b5       	in	r17, 0x2e	; 46
{
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  uint16_t result = ((uint16_t)_RFM22_io(0)) << 8;
  result |= ((uint16_t)_RFM22_io(0));
  _RFM22_DESELECT();
    24a8:	2a 9a       	sbi	0x05, 2	; 5
// Zero indicates no pending interrupts or other status flags set.
uint16_t RFM22ReadStatusBoth()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
  const uint16_t result = _RFM22ReadReg16Bit(RFM22REG_INT_STATUS1);
  if(neededEnable) { powerDownSPI(); }
    24aa:	99 23       	and	r25, r25
    24ac:	11 f0       	breq	.+4      	; 0x24b2 <RFM22ReadStatusBoth()+0x36>
    24ae:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
    24b2:	90 2f       	mov	r25, r16
    24b4:	80 e0       	ldi	r24, 0x00	; 0
    24b6:	21 2f       	mov	r18, r17
    24b8:	30 e0       	ldi	r19, 0x00	; 0
    24ba:	28 2b       	or	r18, r24
    24bc:	39 2b       	or	r19, r25
  return(result);
  }
    24be:	c9 01       	movw	r24, r18
    24c0:	1f 91       	pop	r17
    24c2:	0f 91       	pop	r16
    24c4:	08 95       	ret

000024c6 <RFM22ModeStandbyAndClearState()>:
// Enter standby mode (consume least possible power but retain register contents).
// FIFO state and pending interrupts are cleared.
// Typical consumption in standby 450nA (cf 15nA when shut down, 8.5mA TUNE, 18--80mA RX/TX).
void RFM22ModeStandbyAndClearState()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    24c6:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
    24ca:	98 2f       	mov	r25, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    24cc:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24ce:	87 e8       	ldi	r24, 0x87	; 135
    24d0:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24d2:	0d b4       	in	r0, 0x2d	; 45
    24d4:	07 fe       	sbrs	r0, 7
    24d6:	fd cf       	rjmp	.-6      	; 0x24d2 <RFM22ModeStandbyAndClearState()+0xc>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24d8:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24da:	0d b4       	in	r0, 0x2d	; 45
    24dc:	07 fe       	sbrs	r0, 7
    24de:	fd cf       	rjmp	.-6      	; 0x24da <RFM22ModeStandbyAndClearState()+0x14>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    24e0:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    24e2:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24e4:	88 e8       	ldi	r24, 0x88	; 136
    24e6:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24e8:	0d b4       	in	r0, 0x2d	; 45
    24ea:	07 fe       	sbrs	r0, 7
    24ec:	fd cf       	rjmp	.-6      	; 0x24e8 <RFM22ModeStandbyAndClearState()+0x22>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24ee:	83 e0       	ldi	r24, 0x03	; 3
    24f0:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24f2:	0d b4       	in	r0, 0x2d	; 45
    24f4:	07 fe       	sbrs	r0, 7
    24f6:	fd cf       	rjmp	.-6      	; 0x24f2 <RFM22ModeStandbyAndClearState()+0x2c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    24f8:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    24fa:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24fc:	88 e8       	ldi	r24, 0x88	; 136
    24fe:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2500:	0d b4       	in	r0, 0x2d	; 45
    2502:	07 fe       	sbrs	r0, 7
    2504:	fd cf       	rjmp	.-6      	; 0x2500 <RFM22ModeStandbyAndClearState()+0x3a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2506:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2508:	0d b4       	in	r0, 0x2d	; 45
    250a:	07 fe       	sbrs	r0, 7
    250c:	fd cf       	rjmp	.-6      	; 0x2508 <RFM22ModeStandbyAndClearState()+0x42>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    250e:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    2510:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2512:	85 e8       	ldi	r24, 0x85	; 133
    2514:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2516:	0d b4       	in	r0, 0x2d	; 45
    2518:	07 fe       	sbrs	r0, 7
    251a:	fd cf       	rjmp	.-6      	; 0x2516 <RFM22ModeStandbyAndClearState()+0x50>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    251c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    251e:	0d b4       	in	r0, 0x2d	; 45
    2520:	07 fe       	sbrs	r0, 7
    2522:	fd cf       	rjmp	.-6      	; 0x251e <RFM22ModeStandbyAndClearState()+0x58>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2524:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2526:	0d b4       	in	r0, 0x2d	; 45
    2528:	07 fe       	sbrs	r0, 7
    252a:	fd cf       	rjmp	.-6      	; 0x2526 <RFM22ModeStandbyAndClearState()+0x60>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    252c:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    252e:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2530:	83 e8       	ldi	r24, 0x83	; 131
    2532:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2534:	0d b4       	in	r0, 0x2d	; 45
    2536:	07 fe       	sbrs	r0, 7
    2538:	fd cf       	rjmp	.-6      	; 0x2534 <RFM22ModeStandbyAndClearState()+0x6e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    253a:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    253c:	0d b4       	in	r0, 0x2d	; 45
    253e:	07 fe       	sbrs	r0, 7
    2540:	fd cf       	rjmp	.-6      	; 0x253c <RFM22ModeStandbyAndClearState()+0x76>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2542:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2544:	0d b4       	in	r0, 0x2d	; 45
    2546:	07 fe       	sbrs	r0, 7
    2548:	fd cf       	rjmp	.-6      	; 0x2544 <RFM22ModeStandbyAndClearState()+0x7e>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    254a:	2a 9a       	sbi	0x05, 2	; 5
//  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE2, 0); // TODO: combine in burst write with previous...
  _RFM22WriteReg16Bit0(RFM22REG_INT_ENABLE1);
  // Clear any interrupts already/still pending...
  _RFM22ClearInterrupts();  
  //_RFM22WriteReg8Bit(0xd, 0x1f); // Drive GPIO2 to ground as output... (Move to general register settings.)
  if(neededEnable) { powerDownSPI(); }
    254c:	99 23       	and	r25, r25
    254e:	11 f0       	breq	.+4      	; 0x2554 <RFM22ModeStandbyAndClearState()+0x8e>
    2550:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
    2554:	08 95       	ret

00002556 <RFM22TXFIFO()>:

// Transmit contents of on-chip TX FIFO: caller should revert to low-power standby mode (etc) if required.
// Returns true if packet apparently sent correctly/fully.
// Does not clear TX FIFO (so possible to re-send immediately).
// Note: Reliability possibly helped by early move to 'tune' mode to work other than with default (4MHz) lowish PICAXE clock speeds.
bool RFM22TXFIFO()
    2556:	ff 92       	push	r15
    2558:	0f 93       	push	r16
    255a:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    255c:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
    2560:	f8 2e       	mov	r15, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2562:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2564:	85 e8       	ldi	r24, 0x85	; 133
    2566:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2568:	0d b4       	in	r0, 0x2d	; 45
    256a:	07 fe       	sbrs	r0, 7
    256c:	fd cf       	rjmp	.-6      	; 0x2568 <RFM22TXFIFO()+0x12>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    256e:	84 e0       	ldi	r24, 0x04	; 4
    2570:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2572:	0d b4       	in	r0, 0x2d	; 45
    2574:	07 fe       	sbrs	r0, 7
    2576:	fd cf       	rjmp	.-6      	; 0x2572 <RFM22TXFIFO()+0x1c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2578:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    257a:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    257c:	86 e8       	ldi	r24, 0x86	; 134
    257e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2580:	0d b4       	in	r0, 0x2d	; 45
    2582:	07 fe       	sbrs	r0, 7
    2584:	fd cf       	rjmp	.-6      	; 0x2580 <RFM22TXFIFO()+0x2a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2586:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2588:	0d b4       	in	r0, 0x2d	; 45
    258a:	07 fe       	sbrs	r0, 7
    258c:	fd cf       	rjmp	.-6      	; 0x2588 <RFM22TXFIFO()+0x32>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    258e:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    2590:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2592:	83 e8       	ldi	r24, 0x83	; 131
    2594:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2596:	0d b4       	in	r0, 0x2d	; 45
    2598:	07 fe       	sbrs	r0, 7
    259a:	fd cf       	rjmp	.-6      	; 0x2596 <RFM22TXFIFO()+0x40>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    259c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    259e:	0d b4       	in	r0, 0x2d	; 45
    25a0:	07 fe       	sbrs	r0, 7
    25a2:	fd cf       	rjmp	.-6      	; 0x259e <RFM22TXFIFO()+0x48>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    25a4:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    25a6:	0d b4       	in	r0, 0x2d	; 45
    25a8:	07 fe       	sbrs	r0, 7
    25aa:	fd cf       	rjmp	.-6      	; 0x25a6 <RFM22TXFIFO()+0x50>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    25ac:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    25ae:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    25b0:	87 e8       	ldi	r24, 0x87	; 135
    25b2:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    25b4:	0d b4       	in	r0, 0x2d	; 45
    25b6:	07 fe       	sbrs	r0, 7
    25b8:	fd cf       	rjmp	.-6      	; 0x25b4 <RFM22TXFIFO()+0x5e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    25ba:	89 e0       	ldi	r24, 0x09	; 9
    25bc:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    25be:	0d b4       	in	r0, 0x2d	; 45
    25c0:	07 fe       	sbrs	r0, 7
    25c2:	fd cf       	rjmp	.-6      	; 0x25be <RFM22TXFIFO()+0x68>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    25c4:	2a 9a       	sbi	0x05, 2	; 5
    25c6:	18 e0       	ldi	r17, 0x08	; 8

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    25c8:	03 e0       	ldi	r16, 0x03	; 3
    25ca:	13 c0       	rjmp	.+38     	; 0x25f2 <RFM22TXFIFO()+0x9c>
  // Repeately nap until packet sent, with upper bound of ~120ms on TX time in case there is a problem.
  // TX time is ~1.6ms per byte at 5000bps.
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    {
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    25cc:	80 e0       	ldi	r24, 0x00	; 0
    25ce:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    25d2:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    25d4:	0e bd       	out	0x2e, r16	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    25d6:	0d b4       	in	r0, 0x2d	; 45
    25d8:	07 fe       	sbrs	r0, 7
    25da:	fd cf       	rjmp	.-6      	; 0x25d6 <RFM22TXFIFO()+0x80>
  return(SPDR);
    25dc:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    25de:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    25e0:	0d b4       	in	r0, 0x2d	; 45
    25e2:	07 fe       	sbrs	r0, 7
    25e4:	fd cf       	rjmp	.-6      	; 0x25e0 <RFM22TXFIFO()+0x8a>
  return(SPDR);
    25e6:	8e b5       	in	r24, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    25e8:	2a 9a       	sbi	0x05, 2	; 5
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    {
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    const uint8_t status = _RFM22ReadReg8Bit(RFM22REG_INT_STATUS1); // TODO: could use nIRQ instead if available.
    if(status & 4) { result = true; break; } // Packet sent!
    25ea:	82 ff       	sbrs	r24, 2
    25ec:	02 c0       	rjmp	.+4      	; 0x25f2 <RFM22TXFIFO()+0x9c>
    25ee:	11 e0       	ldi	r17, 0x01	; 1
    25f0:	03 c0       	rjmp	.+6      	; 0x25f8 <RFM22TXFIFO()+0xa2>
  _RFM22ModeTX(); // Enable TX mode and transmit TX FIFO contents.

  // Repeately nap until packet sent, with upper bound of ~120ms on TX time in case there is a problem.
  // TX time is ~1.6ms per byte at 5000bps.
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    25f2:	11 50       	subi	r17, 0x01	; 1
    25f4:	58 f7       	brcc	.-42     	; 0x25cc <RFM22TXFIFO()+0x76>
    25f6:	10 e0       	ldi	r17, 0x00	; 0
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    const uint8_t status = _RFM22ReadReg8Bit(RFM22REG_INT_STATUS1); // TODO: could use nIRQ instead if available.
    if(status & 4) { result = true; break; } // Packet sent!
    }

  if(neededEnable) { powerDownSPI(); }
    25f8:	ff 20       	and	r15, r15
    25fa:	11 f0       	breq	.+4      	; 0x2600 <RFM22TXFIFO()+0xaa>
    25fc:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
  return(result);
  }
    2600:	81 2f       	mov	r24, r17
    2602:	1f 91       	pop	r17
    2604:	0f 91       	pop	r16
    2606:	ff 90       	pop	r15
    2608:	08 95       	ret

0000260a <RFM22CheckConnected()>:
  _RFM22ModeStandby();
  if(neededEnable) { powerDownSPI(); }
  }

// Returns true iff RFM22 (or RFM23) appears to be correctly connected.
bool RFM22CheckConnected()
    260a:	0f 93       	push	r16
    260c:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    260e:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <powerUpSPIIfDisabled()>
    2612:	08 2f       	mov	r16, r24

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    2614:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2616:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2618:	0d b4       	in	r0, 0x2d	; 45
    261a:	07 fe       	sbrs	r0, 7
    261c:	fd cf       	rjmp	.-6      	; 0x2618 <RFM22CheckConnected()+0xe>
  return(SPDR);
    261e:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2620:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2622:	0d b4       	in	r0, 0x2d	; 45
    2624:	07 fe       	sbrs	r0, 7
    2626:	fd cf       	rjmp	.-6      	; 0x2622 <RFM22CheckConnected()+0x18>
  return(SPDR);
    2628:	1e b5       	in	r17, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    262a:	2a 9a       	sbi	0x05, 2	; 5
bool RFM22CheckConnected()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
  bool isOK = false;
  const uint8_t rType = _RFM22ReadReg8Bit(0); // May read as 0 if not connected at all.
  if(RFM22_SUPPORTED_DEVICE_TYPE == rType)
    262c:	18 30       	cpi	r17, 0x08	; 8
    262e:	a1 f4       	brne	.+40     	; 0x2658 <RFM22CheckConnected()+0x4e>

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    2630:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2632:	81 e0       	ldi	r24, 0x01	; 1
    2634:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2636:	0d b4       	in	r0, 0x2d	; 45
    2638:	07 fe       	sbrs	r0, 7
    263a:	fd cf       	rjmp	.-6      	; 0x2636 <RFM22CheckConnected()+0x2c>
  return(SPDR);
    263c:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    263e:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2640:	0d b4       	in	r0, 0x2d	; 45
    2642:	07 fe       	sbrs	r0, 7
    2644:	fd cf       	rjmp	.-6      	; 0x2640 <RFM22CheckConnected()+0x36>
  return(SPDR);
    2646:	1e b5       	in	r17, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    2648:	2a 9a       	sbi	0x05, 2	; 5
  bool isOK = false;
  const uint8_t rType = _RFM22ReadReg8Bit(0); // May read as 0 if not connected at all.
  if(RFM22_SUPPORTED_DEVICE_TYPE == rType)
    {
    const uint8_t rVersion = _RFM22ReadReg8Bit(1);
    if(RFM22_SUPPORTED_DEVICE_VERSION == rVersion)
    264a:	16 30       	cpi	r17, 0x06	; 6
    264c:	11 f4       	brne	.+4      	; 0x2652 <RFM22CheckConnected()+0x48>
    264e:	11 e0       	ldi	r17, 0x01	; 1
    2650:	10 c0       	rjmp	.+32     	; 0x2672 <RFM22CheckConnected()+0x68>
      { isOK = true; }
#if 1 && defined(DEBUG)
    else
      {
      DEBUG_SERIAL_PRINT_FLASHSTRING("RFM22 bad version: ");
    2652:	86 e7       	ldi	r24, 0x76	; 118
    2654:	91 e0       	ldi	r25, 0x01	; 1
    2656:	02 c0       	rjmp	.+4      	; 0x265c <RFM22CheckConnected()+0x52>
#endif
    }
#if 1 && defined(DEBUG)
  else
    {
    DEBUG_SERIAL_PRINT_FLASHSTRING("RFM22 bad type: ");
    2658:	85 e6       	ldi	r24, 0x65	; 101
    265a:	91 e0       	ldi	r25, 0x01	; 1
    265c:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
    DEBUG_SERIAL_PRINTFMT(rType, HEX);
    2660:	81 2f       	mov	r24, r17
    2662:	90 e0       	ldi	r25, 0x00	; 0
    2664:	60 e1       	ldi	r22, 0x10	; 16
    2666:	70 e0       	ldi	r23, 0x00	; 0
    2668:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
    DEBUG_SERIAL_PRINTLN();
    266c:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
    2670:	10 e0       	ldi	r17, 0x00	; 0
    }
#endif
  if(neededEnable) { powerDownSPI(); }
    2672:	00 23       	and	r16, r16
    2674:	11 f0       	breq	.+4      	; 0x267a <RFM22CheckConnected()+0x70>
    2676:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <powerDownSPI()>
  return(isOK);
  }
    267a:	81 2f       	mov	r24, r17
    267c:	1f 91       	pop	r17
    267e:	0f 91       	pop	r16
    2680:	08 95       	ret

00002682 <eeprom_read_byte>:


/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
    2682:	9c 01       	movw	r18, r24
{
    do {} while (!eeprom_is_ready ());
    2684:	f9 99       	sbic	0x1f, 1	; 31
    2686:	fe cf       	rjmp	.-4      	; 0x2684 <eeprom_read_byte+0x2>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2688:	32 bd       	out	0x22, r19	; 34
    268a:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    268c:	f8 9a       	sbi	0x1f, 0	; 31
    268e:	80 b5       	in	r24, 0x20	; 32
    return __result;
}
    2690:	08 95       	ret

00002692 <eeprom_write_byte>:
}

/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
    2692:	9c 01       	movw	r18, r24
{
    do {} while (!eeprom_is_ready ());
    2694:	f9 99       	sbic	0x1f, 1	; 31
    2696:	fe cf       	rjmp	.-4      	; 0x2694 <eeprom_write_byte+0x2>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2698:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    269a:	32 bd       	out	0x22, r19	; 34
    269c:	21 bd       	out	0x21, r18	; 33
#endif
    EEDR = __value;
    269e:	60 bd       	out	0x20, r22	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    26a0:	0f b6       	in	r0, 0x3f	; 63
    26a2:	f8 94       	cli
    26a4:	fa 9a       	sbi	0x1f, 2	; 31
    26a6:	f9 9a       	sbi	0x1f, 1	; 31
    26a8:	0f be       	out	0x3f, r0	; 63
}
    26aa:	08 95       	ret

000026ac <getMinutesSinceMidnightLT()>:
// Preserves interrupt state.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    26ac:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    26ae:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    26b0:	20 91 ab 01 	lds	r18, 0x01AB
    26b4:	30 91 ac 01 	lds	r19, 0x01AC
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    26b8:	8f bf       	out	0x3f, r24	; 63
  return(result);
  }
    26ba:	c9 01       	movw	r24, r18
    26bc:	08 95       	ret

000026be <getMinutesLT()>:
// Preserves interrupt state.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    26be:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    26c0:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    26c2:	80 91 ab 01 	lds	r24, 0x01AB
    26c6:	90 91 ac 01 	lds	r25, 0x01AC
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    26ca:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    26cc:	6c e3       	ldi	r22, 0x3C	; 60
    26ce:	70 e0       	ldi	r23, 0x00	; 0
    26d0:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
  return(result);
  }
#endif

// Get local time minutes from RTC [0,59].
uint_least8_t getMinutesLT() { return(getMinutesSinceMidnightLT() % 60); }
    26d4:	08 95       	ret

000026d6 <getHoursLT()>:
// Preserves interrupt state.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    26d6:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    26d8:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    26da:	80 91 ab 01 	lds	r24, 0x01AB
    26de:	90 91 ac 01 	lds	r25, 0x01AC
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    26e2:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    26e4:	6c e3       	ldi	r22, 0x3C	; 60
    26e6:	70 e0       	ldi	r23, 0x00	; 0
    26e8:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
    26ec:	86 2f       	mov	r24, r22

// Get local time minutes from RTC [0,59].
uint_least8_t getMinutesLT() { return(getMinutesSinceMidnightLT() % 60); }

// Get local time hours from RTC [0,23].
uint_least8_t getHoursLT() { return(getMinutesSinceMidnightLT() / 60); }
    26ee:	08 95       	ret

000026f0 <restoreRTC()>:

// Restore software RTC information from non-volatile (EEPROM) store, if possible.
// Returns true if the persisted data seemed valid and was restored, in full or part.
// To void on average using 15/2 minutes at each reset/restart,
// this starts the internal time a little over half way into the restored 15-minute slot.
bool restoreRTC()
    26f0:	1f 93       	push	r17
  {
  uint8_t persistedValue;
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    26f2:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    26f4:	f8 94       	cli
    Read one 16-bit word (little endian) from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint16_t eeprom_read_word (const uint16_t *__p)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    return __eerd_word (__p, eeprom_read_byte);
    26f6:	88 e0       	ldi	r24, 0x08	; 8
    26f8:	90 e0       	ldi	r25, 0x00	; 0
    26fa:	61 e4       	ldi	r22, 0x41	; 65
    26fc:	73 e1       	ldi	r23, 0x13	; 19
    26fe:	0e 94 c8 03 	call	0x790	; 0x790 <__eerd_word>
    {
    // Restore the persisted days, though ignore if apparently unset (all 1s).
    const uint16_t days = eeprom_read_word((uint16_t*)EE_START_RTC_DAY_PERSIST);
    if(days != (uint16_t)~0U) { _daysSince1999LT = days; }
    2702:	2f ef       	ldi	r18, 0xFF	; 255
    2704:	8f 3f       	cpi	r24, 0xFF	; 255
    2706:	92 07       	cpc	r25, r18
    2708:	21 f0       	breq	.+8      	; 0x2712 <restoreRTC()+0x22>
    270a:	90 93 ae 01 	sts	0x01AE, r25
    270e:	80 93 ad 01 	sts	0x01AD, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2712:	f9 99       	sbic	0x1f, 1	; 31
    2714:	fe cf       	rjmp	.-4      	; 0x2712 <restoreRTC()+0x22>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2716:	8a e0       	ldi	r24, 0x0A	; 10
    2718:	90 e0       	ldi	r25, 0x00	; 0
    271a:	92 bd       	out	0x22, r25	; 34
    271c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    271e:	f8 9a       	sbi	0x1f, 0	; 31
    2720:	60 b5       	in	r22, 0x20	; 32
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2722:	1f bf       	out	0x3f, r17	; 63
    // Now recover persisted HH:MM value.
    persistedValue = eeprom_read_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST);
    }

  // Abort if value clearly invalid, eg likely an unprogrammed (0xff) byte.
  if(persistedValue >= (24 << 3)) { return(false); }
    2724:	60 3c       	cpi	r22, 0xC0	; 192
    2726:	90 f5       	brcc	.+100    	; 0x278c <restoreRTC()+0x9c>

  uint_least16_t minutesSinceMidnight = (persistedValue >> 3) * 60;
    2728:	86 2f       	mov	r24, r22
    272a:	90 e0       	ldi	r25, 0x00	; 0
    272c:	23 e0       	ldi	r18, 0x03	; 3
    272e:	95 95       	asr	r25
    2730:	87 95       	ror	r24
    2732:	2a 95       	dec	r18
    2734:	e1 f7       	brne	.-8      	; 0x272e <restoreRTC()+0x3e>
    2736:	2c e3       	ldi	r18, 0x3C	; 60
    2738:	30 e0       	ldi	r19, 0x00	; 0
    273a:	82 9f       	mul	r24, r18
    273c:	a0 01       	movw	r20, r0
    273e:	83 9f       	mul	r24, r19
    2740:	50 0d       	add	r21, r0
    2742:	92 9f       	mul	r25, r18
    2744:	50 0d       	add	r21, r0
    2746:	11 24       	eor	r1, r1
  minutesSinceMidnight += 8; // Start just over half-way into one quantum to minimise average time lost on restart.
    2748:	9a 01       	movw	r18, r20
    274a:	28 5f       	subi	r18, 0xF8	; 248
    274c:	3f 4f       	sbci	r19, 0xFF	; 255
  const uint8_t lowBits = persistedValue & 7; // Extract quarter-hour bits.
  switch(lowBits)
    274e:	86 2f       	mov	r24, r22
    2750:	87 70       	andi	r24, 0x07	; 7
    2752:	81 30       	cpi	r24, 0x01	; 1
    2754:	59 f0       	breq	.+22     	; 0x276c <restoreRTC()+0x7c>
    2756:	81 30       	cpi	r24, 0x01	; 1
    2758:	28 f0       	brcs	.+10     	; 0x2764 <restoreRTC()+0x74>
    275a:	83 30       	cpi	r24, 0x03	; 3
    275c:	59 f0       	breq	.+22     	; 0x2774 <restoreRTC()+0x84>
    275e:	87 30       	cpi	r24, 0x07	; 7
    2760:	a9 f4       	brne	.+42     	; 0x278c <restoreRTC()+0x9c>
    2762:	0b c0       	rjmp	.+22     	; 0x277a <restoreRTC()+0x8a>
    {
    case 0: minutesSinceMidnight += 45; break;
    2764:	9a 01       	movw	r18, r20
    2766:	2b 5c       	subi	r18, 0xCB	; 203
    2768:	3f 4f       	sbci	r19, 0xFF	; 255
    276a:	07 c0       	rjmp	.+14     	; 0x277a <restoreRTC()+0x8a>
    case 1: minutesSinceMidnight += 30; break;
    276c:	9a 01       	movw	r18, r20
    276e:	2a 5d       	subi	r18, 0xDA	; 218
    2770:	3f 4f       	sbci	r19, 0xFF	; 255
    2772:	03 c0       	rjmp	.+6      	; 0x277a <restoreRTC()+0x8a>
    case 3: minutesSinceMidnight += 15; break;
    2774:	9a 01       	movw	r18, r20
    2776:	29 5e       	subi	r18, 0xE9	; 233
    2778:	3f 4f       	sbci	r19, 0xFF	; 255
    default: return(false); // Invalid bit pattern: abort.
    }

  // Set the hours and minutes (atomically).
  // Deliberately leave the seconds unset to avoid units becoming too synchronised with one another, increasing TX collisions, etc.
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    277a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    277c:	f8 94       	cli
    { _minutesSinceMidnightLT = minutesSinceMidnight; }
    277e:	30 93 ac 01 	sts	0x01AC, r19
    2782:	20 93 ab 01 	sts	0x01AB, r18
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2786:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
    2788:	81 e0       	ldi	r24, 0x01	; 1
    278a:	01 c0       	rjmp	.+2      	; 0x278e <restoreRTC()+0x9e>

  return(true);
    278c:	80 e0       	ldi	r24, 0x00	; 0
  }
    278e:	1f 91       	pop	r17
    2790:	08 95       	ret

00002792 <persistRTC()>:
// but enough to help avoid the clock slipping too much during (say) a battery change.
// There is no point calling this more than (say) once per minute,
// though it will simply return relatively quickly from redundant calls.
// The RTC data is stored so as not to wear out AVR EEPROM for at least several years.
// IMPLEMENTATION OF THIS AND THE eeprom_smart_xxx_byte() ROUTINES IS CRITICAL TO PERFORMANCE AND LONGEVITY.
void persistRTC()
    2792:	1f 93       	push	r17
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2794:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2796:	f8 94       	cli
    {
    uint8_t quarterHours = (_minutesSinceMidnightLT / 15);
    2798:	80 91 ab 01 	lds	r24, 0x01AB
    279c:	90 91 ac 01 	lds	r25, 0x01AC
    27a0:	6f e0       	ldi	r22, 0x0F	; 15
    27a2:	70 e0       	ldi	r23, 0x00	; 0
    27a4:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
    uint8_t targetByte = (quarterHours << 1) & ~7U; // Bit pattern now hhhhh000 where hhhhh is whole hours [0,23].
    27a8:	46 2f       	mov	r20, r22
    27aa:	44 0f       	add	r20, r20
    27ac:	48 7f       	andi	r20, 0xF8	; 248
    switch(quarterHours & 3)
    27ae:	70 e0       	ldi	r23, 0x00	; 0
    27b0:	63 70       	andi	r22, 0x03	; 3
    27b2:	70 70       	andi	r23, 0x00	; 0
    27b4:	61 30       	cpi	r22, 0x01	; 1
    27b6:	71 05       	cpc	r23, r1
    27b8:	39 f0       	breq	.+14     	; 0x27c8 <persistRTC()+0x36>
    27ba:	62 30       	cpi	r22, 0x02	; 2
    27bc:	71 05       	cpc	r23, r1
    27be:	31 f0       	breq	.+12     	; 0x27cc <persistRTC()+0x3a>
    27c0:	67 2b       	or	r22, r23
    27c2:	29 f4       	brne	.+10     	; 0x27ce <persistRTC()+0x3c>
      {
      case 0: targetByte |= 7; break;
    27c4:	47 60       	ori	r20, 0x07	; 7
    27c6:	03 c0       	rjmp	.+6      	; 0x27ce <persistRTC()+0x3c>
      case 1: targetByte |= 3; break;
    27c8:	43 60       	ori	r20, 0x03	; 3
    27ca:	01 c0       	rjmp	.+2      	; 0x27ce <persistRTC()+0x3c>
      case 2: targetByte |= 1; break;
    27cc:	41 60       	ori	r20, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    27ce:	f9 99       	sbic	0x1f, 1	; 31
    27d0:	fe cf       	rjmp	.-4      	; 0x27ce <persistRTC()+0x3c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    27d2:	8a e0       	ldi	r24, 0x0A	; 10
    27d4:	90 e0       	ldi	r25, 0x00	; 0
    27d6:	92 bd       	out	0x22, r25	; 34
    27d8:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    27da:	f8 9a       	sbi	0x1f, 0	; 31
    27dc:	80 b5       	in	r24, 0x20	; 32
      }

    // Update if target HH:MM not already correct.
    const uint8_t persistedValue = eeprom_read_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST);
    if(persistedValue != targetByte)
    27de:	84 17       	cp	r24, r20
    27e0:	91 f1       	breq	.+100    	; 0x2846 <persistRTC()+0xb4>
      {
      // Where it is not possible to get the target value just by setting bits to 0,
      // eg for a new hour (ie completely different hour to that in EEPROM and on roll to new hour),
      // then do a full erase/write...
      //if((0 == quarterHours) || ((persistedValue & 0xf8) != (targetByte & 0xf8)))
      if(targetByte != (persistedValue & targetByte))
    27e2:	24 2f       	mov	r18, r20
    27e4:	30 e0       	ldi	r19, 0x00	; 0
    27e6:	90 e0       	ldi	r25, 0x00	; 0
    27e8:	82 23       	and	r24, r18
    27ea:	93 23       	and	r25, r19
    27ec:	28 17       	cp	r18, r24
    27ee:	39 07       	cpc	r19, r25
    27f0:	71 f0       	breq	.+28     	; 0x280e <persistRTC()+0x7c>
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    27f2:	f9 99       	sbic	0x1f, 1	; 31
    27f4:	fe cf       	rjmp	.-4      	; 0x27f2 <persistRTC()+0x60>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    27f6:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    27f8:	8a e0       	ldi	r24, 0x0A	; 10
    27fa:	90 e0       	ldi	r25, 0x00	; 0
    27fc:	92 bd       	out	0x22, r25	; 34
    27fe:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    2800:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    2802:	0f b6       	in	r0, 0x3f	; 63
    2804:	f8 94       	cli
    2806:	fa 9a       	sbi	0x1f, 2	; 31
    2808:	f9 9a       	sbi	0x1f, 1	; 31
    280a:	0f be       	out	0x3f, r0	; 63
    280c:	05 c0       	rjmp	.+10     	; 0x2818 <persistRTC()+0x86>
        { eeprom_write_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST, targetByte); }
      // Else do a write without erase, typically clearing the quarter bits one at a time...
      else
        { eeprom_smart_clear_bits((uint8_t*)EE_START_RTC_HHMM_PERSIST, targetByte); }
    280e:	8a e0       	ldi	r24, 0x0A	; 10
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	64 2f       	mov	r22, r20
    2814:	0e 94 92 07 	call	0xf24	; 0xf24 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
    Read one 16-bit word (little endian) from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint16_t eeprom_read_word (const uint16_t *__p)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    return __eerd_word (__p, eeprom_read_byte);
    2818:	88 e0       	ldi	r24, 0x08	; 8
    281a:	90 e0       	ldi	r25, 0x00	; 0
    281c:	61 e4       	ldi	r22, 0x41	; 65
    281e:	73 e1       	ldi	r23, 0x13	; 19
    2820:	0e 94 c8 03 	call	0x790	; 0x790 <__eerd_word>

      // Also persist the current days if not up to date.
      const uint16_t days = eeprom_read_word((uint16_t*)EE_START_RTC_DAY_PERSIST);
      if(days != _daysSince1999LT) { eeprom_write_word((uint16_t*)EE_START_RTC_DAY_PERSIST, _daysSince1999LT); }
    2824:	20 91 ad 01 	lds	r18, 0x01AD
    2828:	30 91 ae 01 	lds	r19, 0x01AE
    282c:	82 17       	cp	r24, r18
    282e:	93 07       	cpc	r25, r19
    2830:	51 f0       	breq	.+20     	; 0x2846 <persistRTC()+0xb4>
    2832:	60 91 ad 01 	lds	r22, 0x01AD
    2836:	70 91 ae 01 	lds	r23, 0x01AE
    Write a word \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_word (uint16_t *__p, uint16_t __value)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    __eewr_word (__p, __value, eeprom_write_byte);
    283a:	88 e0       	ldi	r24, 0x08	; 8
    283c:	90 e0       	ldi	r25, 0x00	; 0
    283e:	49 e4       	ldi	r20, 0x49	; 73
    2840:	53 e1       	ldi	r21, 0x13	; 19
    2842:	0e 94 de 03 	call	0x7bc	; 0x7bc <__eewr_word>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2846:	1f bf       	out	0x3f, r17	; 63
      }
    }
  }
    2848:	1f 91       	pop	r17
    284a:	08 95       	ret

0000284c <setHoursMinutesLT(int, int)>:
// Will ignore attempts to set bad values and return false in that case.
// Returns true if all OK and the time has been set.
// Does not attempt to set seconds.
// Thread/interrupt safe, but do not call this from an ISR.
// Will persist time to survive reset as neceessary.
bool setHoursMinutesLT(int hours, int minutes)
    284c:	1f 93       	push	r17
    284e:	ac 01       	movw	r20, r24
  {
  if((hours < 0) || (hours > 23) || (minutes < 0) || (minutes > 59)) { return(false); } // Invalid time.
    2850:	88 31       	cpi	r24, 0x18	; 24
    2852:	91 05       	cpc	r25, r1
    2854:	10 f5       	brcc	.+68     	; 0x289a <setHoursMinutesLT(int, int)+0x4e>
    2856:	77 fd       	sbrc	r23, 7
    2858:	20 c0       	rjmp	.+64     	; 0x289a <setHoursMinutesLT(int, int)+0x4e>
    285a:	6c 33       	cpi	r22, 0x3C	; 60
    285c:	71 05       	cpc	r23, r1
    285e:	ec f4       	brge	.+58     	; 0x289a <setHoursMinutesLT(int, int)+0x4e>
  const uint_least16_t computedMinutesSinceMidnightLT = (uint_least16_t) ((60 * hours) + minutes);
    2860:	8c e3       	ldi	r24, 0x3C	; 60
    2862:	90 e0       	ldi	r25, 0x00	; 0
    2864:	48 9f       	mul	r20, r24
    2866:	90 01       	movw	r18, r0
    2868:	49 9f       	mul	r20, r25
    286a:	30 0d       	add	r19, r0
    286c:	58 9f       	mul	r21, r24
    286e:	30 0d       	add	r19, r0
    2870:	11 24       	eor	r1, r1
    2872:	26 0f       	add	r18, r22
    2874:	37 1f       	adc	r19, r23
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    2876:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2878:	f8 94       	cli
    {
    if(computedMinutesSinceMidnightLT != _minutesSinceMidnightLT)
    287a:	80 91 ab 01 	lds	r24, 0x01AB
    287e:	90 91 ac 01 	lds	r25, 0x01AC
    2882:	28 17       	cp	r18, r24
    2884:	39 07       	cpc	r19, r25
    2886:	31 f0       	breq	.+12     	; 0x2894 <setHoursMinutesLT(int, int)+0x48>
      {
      // If time has changed then store it locally and persist it if need be.
      _minutesSinceMidnightLT = computedMinutesSinceMidnightLT;
    2888:	30 93 ac 01 	sts	0x01AC, r19
    288c:	20 93 ab 01 	sts	0x01AB, r18
      persistRTC();
    2890:	0e 94 c9 13 	call	0x2792	; 0x2792 <persistRTC()>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2894:	1f bf       	out	0x3f, r17	; 63
    __asm__ volatile ("" ::: "memory");
    2896:	81 e0       	ldi	r24, 0x01	; 1
    2898:	01 c0       	rjmp	.+2      	; 0x289c <setHoursMinutesLT(int, int)+0x50>
      }
    }
  return(true); // Assume set and persisted OK.
    289a:	80 e0       	ldi	r24, 0x00	; 0
  }
    289c:	1f 91       	pop	r17
    289e:	08 95       	ret

000028a0 <getSimpleScheduleOn(unsigned char)>:
// Will usually include a pre-warm time before the actual time set.
// Note that unprogrammed EEPROM value will result in invalid time, ie schedule not set.
//   * which  schedule number, counting from 0
uint_least16_t getSimpleScheduleOn(const uint8_t which)
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return(~0); } // Invalid schedule number.
    28a0:	82 30       	cpi	r24, 0x02	; 2
    28a2:	d0 f4       	brcc	.+52     	; 0x28d8 <getSimpleScheduleOn(unsigned char)+0x38>
  uint8_t startMM;
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    28a4:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    28a6:	f8 94       	cli
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    28a8:	f9 99       	sbic	0x1f, 1	; 31
    28aa:	fe cf       	rjmp	.-4      	; 0x28a8 <getSimpleScheduleOn(unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    28ac:	90 e0       	ldi	r25, 0x00	; 0
    28ae:	0c 96       	adiw	r24, 0x0c	; 12
    28b0:	92 bd       	out	0x22, r25	; 34
    28b2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    28b4:	f8 9a       	sbi	0x1f, 0	; 31
    28b6:	90 b5       	in	r25, 0x20	; 32
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    28b8:	2f bf       	out	0x3f, r18	; 63
    { startMM = eeprom_read_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which)); }
  if(startMM > MAX_COMPRESSED_MINS_AFTER_MIDNIGHT) { return(~0); } // No schedule set.
    28ba:	90 3f       	cpi	r25, 0xF0	; 240
    28bc:	68 f4       	brcc	.+26     	; 0x28d8 <getSimpleScheduleOn(unsigned char)+0x38>
  // Compute start time from stored shedule value.
  uint_least16_t startTime = SIMPLE_SCHEDULE_GRANULARITY_MINS * startMM;
    28be:	86 e0       	ldi	r24, 0x06	; 6
    28c0:	98 9f       	mul	r25, r24
    28c2:	c0 01       	movw	r24, r0
    28c4:	11 24       	eor	r1, r1
  const uint8_t windBackM = PREWARM_MINS; // Wind back start time by about 25% of full interval.
  if(windBackM > startTime) { startTime += MINS_PER_DAY; } // Allow for wrap-around at midnight.
    28c6:	8f 30       	cpi	r24, 0x0F	; 15
    28c8:	91 05       	cpc	r25, r1
    28ca:	10 f4       	brcc	.+4      	; 0x28d0 <getSimpleScheduleOn(unsigned char)+0x30>
    28cc:	80 56       	subi	r24, 0x60	; 96
    28ce:	9a 4f       	sbci	r25, 0xFA	; 250
  startTime -= windBackM;
    28d0:	9c 01       	movw	r18, r24
    28d2:	2f 50       	subi	r18, 0x0F	; 15
    28d4:	30 40       	sbci	r19, 0x00	; 0
    28d6:	02 c0       	rjmp	.+4      	; 0x28dc <getSimpleScheduleOn(unsigned char)+0x3c>
  return(startTime);
    28d8:	2f ef       	ldi	r18, 0xFF	; 255
    28da:	3f ef       	ldi	r19, 0xFF	; 255
  }
    28dc:	c9 01       	movw	r24, r18
    28de:	08 95       	ret

000028e0 <clearSimpleSchedule(unsigned char)>:
  }

// Clear a simple schedule.
// There will be neither on nor off events from the selected simple schedule once this is called.
//   * which  schedule number, counting from 0
void clearSimpleSchedule(const uint8_t which)
    28e0:	1f 93       	push	r17
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return; } // Invalid schedule number.
    28e2:	82 30       	cpi	r24, 0x02	; 2
    28e4:	38 f4       	brcc	.+14     	; 0x28f4 <clearSimpleSchedule(unsigned char)+0x14>
  // Clear the schedule back to 'unprogrammed' values, minimising wear.
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    28e6:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    28e8:	f8 94       	cli
    { eeprom_smart_erase_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which)); }
    28ea:	90 e0       	ldi	r25, 0x00	; 0
    28ec:	0c 96       	adiw	r24, 0x0c	; 12
    28ee:	0e 94 7e 07 	call	0xefc	; 0xefc <eeprom_smart_erase_byte(unsigned char*)>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    28f2:	1f bf       	out	0x3f, r17	; 63
  }
    28f4:	1f 91       	pop	r17
    28f6:	08 95       	ret

000028f8 <setSimpleSchedule(unsigned int, unsigned char)>:
//   * startMinutesSinceMidnightLT  is start/on time in minutes after midnight [0,1439]
//   * which  schedule number, counting from 0
// Invalid parameters will be ignored and false returned,
// else this will return true and isSimpleScheduleSet() will return true after this.
// NOTE: over-use of this routine can prematurely wear out the EEPROM.
bool setSimpleSchedule(const uint_least16_t startMinutesSinceMidnightLT, const uint8_t which)
    28f8:	1f 93       	push	r17
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return(false); } // Invalid schedule number.
    28fa:	62 30       	cpi	r22, 0x02	; 2
    28fc:	98 f4       	brcc	.+38     	; 0x2924 <setSimpleSchedule(unsigned int, unsigned char)+0x2c>
  if(startMinutesSinceMidnightLT >= MINS_PER_DAY) { return(false); } // Invalid time.
    28fe:	25 e0       	ldi	r18, 0x05	; 5
    2900:	80 3a       	cpi	r24, 0xA0	; 160
    2902:	92 07       	cpc	r25, r18
    2904:	78 f4       	brcc	.+30     	; 0x2924 <setSimpleSchedule(unsigned int, unsigned char)+0x2c>

  // Set the schedule, minimising wear.
  const uint8_t startMM = startMinutesSinceMidnightLT / SIMPLE_SCHEDULE_GRANULARITY_MINS; // Round down...
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2906:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2908:	f8 94       	cli
    { eeprom_smart_update_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which), startMM); }
    290a:	26 2f       	mov	r18, r22
    290c:	30 e0       	ldi	r19, 0x00	; 0
    290e:	66 e0       	ldi	r22, 0x06	; 6
    2910:	70 e0       	ldi	r23, 0x00	; 0
    2912:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
    2916:	c9 01       	movw	r24, r18
    2918:	0c 96       	adiw	r24, 0x0c	; 12
    291a:	0e 94 a8 07 	call	0xf50	; 0xf50 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    291e:	1f bf       	out	0x3f, r17	; 63
    __asm__ volatile ("" ::: "memory");
    2920:	81 e0       	ldi	r24, 0x01	; 1
    2922:	01 c0       	rjmp	.+2      	; 0x2926 <setSimpleSchedule(unsigned int, unsigned char)+0x2e>
  return(true); // Assume EEPROM programmed OK...
    2924:	80 e0       	ldi	r24, 0x00	; 0
  }
    2926:	1f 91       	pop	r17
    2928:	08 95       	ret

0000292a <getSimpleScheduleOff(unsigned char)>:
  }

// Get the simple/primary schedule off time, as minutes after midnight [0,1439]; invalid (eg ~0) if none set.
// This is based on specifed start time and some element of the current eco/comfort bias.
//   * which  schedule number, counting from 0
uint_least16_t getSimpleScheduleOff(const uint8_t which)
    292a:	cf 93       	push	r28
    292c:	df 93       	push	r29
  {
  const uint_least16_t startMins = getSimpleScheduleOn(which);
    292e:	0e 94 50 14 	call	0x28a0	; 0x28a0 <getSimpleScheduleOn(unsigned char)>
    2932:	ec 01       	movw	r28, r24
  if(startMins == (uint_least16_t)~0) { return(~0); }
    2934:	8f ef       	ldi	r24, 0xFF	; 255
    2936:	cf 3f       	cpi	r28, 0xFF	; 255
    2938:	d8 07       	cpc	r29, r24
    293a:	19 f4       	brne	.+6      	; 0x2942 <getSimpleScheduleOff(unsigned char)+0x18>
    293c:	2f ef       	ldi	r18, 0xFF	; 255
    293e:	3f ef       	ldi	r19, 0xFF	; 255
    2940:	12 c0       	rjmp	.+36     	; 0x2966 <getSimpleScheduleOff(unsigned char)+0x3c>
// Number of minutes of schedule on time to use.
// Will depend on eco bias.
// TODO: make gradual.
static inline uint8_t onTime()
  {
  const uint8_t lengthM = hasEcoBias() ? LEARNED_ON_PERIOD_M : LEARNED_ON_PERIOD_COMFORT_M;
    2942:	0e 94 f5 04 	call	0x9ea	; 0x9ea <hasEcoBias()>
    2946:	88 23       	and	r24, r24
    2948:	11 f4       	brne	.+4      	; 0x294e <getSimpleScheduleOff(unsigned char)+0x24>
    294a:	88 e7       	ldi	r24, 0x78	; 120
    294c:	01 c0       	rjmp	.+2      	; 0x2950 <getSimpleScheduleOff(unsigned char)+0x26>
    294e:	8c e3       	ldi	r24, 0x3C	; 60
uint_least16_t getSimpleScheduleOff(const uint8_t which)
  {
  const uint_least16_t startMins = getSimpleScheduleOn(which);
  if(startMins == (uint_least16_t)~0) { return(~0); }
  // Compute end from start, allowing for wrap-around at midnight.
  uint_least16_t endTime = startMins + PREWARM_MINS + onTime();
    2950:	9e 01       	movw	r18, r28
    2952:	21 5f       	subi	r18, 0xF1	; 241
    2954:	3f 4f       	sbci	r19, 0xFF	; 255
    2956:	28 0f       	add	r18, r24
    2958:	31 1d       	adc	r19, r1
  if(endTime >= MINS_PER_DAY) { endTime -= MINS_PER_DAY; } // Allow for wrap-around at midnight.
    295a:	85 e0       	ldi	r24, 0x05	; 5
    295c:	20 3a       	cpi	r18, 0xA0	; 160
    295e:	38 07       	cpc	r19, r24
    2960:	10 f0       	brcs	.+4      	; 0x2966 <getSimpleScheduleOff(unsigned char)+0x3c>
    2962:	20 5a       	subi	r18, 0xA0	; 160
    2964:	35 40       	sbci	r19, 0x05	; 5
  return(endTime);
  }
    2966:	c9 01       	movw	r24, r18
    2968:	df 91       	pop	r29
    296a:	cf 91       	pop	r28
    296c:	08 95       	ret

0000296e <isAnyScheduleOnWARMNow()>:

// True iff any schedule is currently 'on'/'WARM' even when schedules overlap.
// May be relatively slow/expensive.
// Can be used to suppress all 'off' activity except for the final one.
// Can be used to suppress set-backs during on times.
bool isAnyScheduleOnWARMNow()
    296e:	0f 93       	push	r16
    2970:	1f 93       	push	r17
    2972:	cf 93       	push	r28
    2974:	df 93       	push	r29
  {
  const uint_least16_t mm = getMinutesSinceMidnightLT();
    2976:	0e 94 56 13 	call	0x26ac	; 0x26ac <getMinutesSinceMidnightLT()>
    297a:	8c 01       	movw	r16, r24

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    297c:	80 e0       	ldi	r24, 0x00	; 0
    297e:	0e 94 50 14 	call	0x28a0	; 0x28a0 <getSimpleScheduleOn(unsigned char)>
    2982:	ec 01       	movw	r28, r24
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    2984:	08 17       	cp	r16, r24
    2986:	19 07       	cpc	r17, r25
    2988:	68 f0       	brcs	.+26     	; 0x29a4 <isAnyScheduleOnWARMNow()+0x36>
    uint_least16_t e = getSimpleScheduleOff(which);
    298a:	80 e0       	ldi	r24, 0x00	; 0
    298c:	0e 94 95 14 	call	0x292a	; 0x292a <getSimpleScheduleOff(unsigned char)>
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    2990:	8c 17       	cp	r24, r28
    2992:	9d 07       	cpc	r25, r29
    2994:	20 f0       	brcs	.+8      	; 0x299e <isAnyScheduleOnWARMNow()+0x30>
    if(mm < e) { return(true); }
    2996:	08 17       	cp	r16, r24
    2998:	19 07       	cpc	r17, r25
    299a:	20 f4       	brcc	.+8      	; 0x29a4 <isAnyScheduleOnWARMNow()+0x36>
    299c:	17 c0       	rjmp	.+46     	; 0x29cc <isAnyScheduleOnWARMNow()+0x5e>
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    uint_least16_t e = getSimpleScheduleOff(which);
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    299e:	80 56       	subi	r24, 0x60	; 96
    29a0:	9a 4f       	sbci	r25, 0xFA	; 250
    29a2:	f9 cf       	rjmp	.-14     	; 0x2996 <isAnyScheduleOnWARMNow()+0x28>
  {
  const uint_least16_t mm = getMinutesSinceMidnightLT();

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    29a4:	81 e0       	ldi	r24, 0x01	; 1
    29a6:	0e 94 50 14 	call	0x28a0	; 0x28a0 <getSimpleScheduleOn(unsigned char)>
    29aa:	ec 01       	movw	r28, r24
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    29ac:	08 17       	cp	r16, r24
    29ae:	19 07       	cpc	r17, r25
    29b0:	58 f0       	brcs	.+22     	; 0x29c8 <isAnyScheduleOnWARMNow()+0x5a>
    uint_least16_t e = getSimpleScheduleOff(which);
    29b2:	81 e0       	ldi	r24, 0x01	; 1
    29b4:	0e 94 95 14 	call	0x292a	; 0x292a <getSimpleScheduleOff(unsigned char)>
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    29b8:	8c 17       	cp	r24, r28
    29ba:	9d 07       	cpc	r25, r29
    29bc:	10 f4       	brcc	.+4      	; 0x29c2 <isAnyScheduleOnWARMNow()+0x54>
    29be:	80 56       	subi	r24, 0x60	; 96
    29c0:	9a 4f       	sbci	r25, 0xFA	; 250
    if(mm < e) { return(true); }
    29c2:	08 17       	cp	r16, r24
    29c4:	19 07       	cpc	r17, r25
    29c6:	10 f0       	brcs	.+4      	; 0x29cc <isAnyScheduleOnWARMNow()+0x5e>
    29c8:	80 e0       	ldi	r24, 0x00	; 0
    29ca:	01 c0       	rjmp	.+2      	; 0x29ce <isAnyScheduleOnWARMNow()+0x60>
// Can be used to suppress set-backs during on times.
bool isAnyScheduleOnWARMNow()
  {
  const uint_least16_t mm = getMinutesSinceMidnightLT();

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    29cc:	81 e0       	ldi	r24, 0x01	; 1
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    if(mm < e) { return(true); }
    }

  return(false);
  }
    29ce:	df 91       	pop	r29
    29d0:	cf 91       	pop	r28
    29d2:	1f 91       	pop	r17
    29d4:	0f 91       	pop	r16
    29d6:	08 95       	ret

000029d8 <_debug_serial_timestamp()>:


#ifdef DEBUG // Don't emit debug-support code unless in DEBUG.

// Print timestamp with no newline in format: MinutesSinceMidnight:Seconds:SubCycleTime
void _debug_serial_timestamp()
    29d8:	ff 92       	push	r15
    29da:	0f 93       	push	r16
    29dc:	1f 93       	push	r17
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    29de:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    29e2:	f8 2e       	mov	r15, r24
  // Grab time values ASAP, fastest-incrementing first.
  // TODO: could lock out interrupts to capture atomically.
  const uint8_t ss = getSubCycleTime();
    29e4:	00 91 b2 00 	lds	r16, 0x00B2
  const uint8_t s = getSecondsLT();
    29e8:	10 91 aa 01 	lds	r17, 0x01AA
  const uint16_t m = getMinutesSinceMidnightLT();
    29ec:	0e 94 56 13 	call	0x26ac	; 0x26ac <getMinutesSinceMidnightLT()>
    29f0:	bc 01       	movw	r22, r24
  Serial.print(m);
    29f2:	84 e1       	ldi	r24, 0x14	; 20
    29f4:	93 e0       	ldi	r25, 0x03	; 3
    29f6:	4a e0       	ldi	r20, 0x0A	; 10
    29f8:	50 e0       	ldi	r21, 0x00	; 0
    29fa:	0e 94 f3 29 	call	0x53e6	; 0x53e6 <Print::print(unsigned int, int)>
  Serial.print(':'); Serial.print(s);
    29fe:	84 e1       	ldi	r24, 0x14	; 20
    2a00:	93 e0       	ldi	r25, 0x03	; 3
    2a02:	6a e3       	ldi	r22, 0x3A	; 58
    2a04:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    2a08:	84 e1       	ldi	r24, 0x14	; 20
    2a0a:	93 e0       	ldi	r25, 0x03	; 3
    2a0c:	61 2f       	mov	r22, r17
    2a0e:	4a e0       	ldi	r20, 0x0A	; 10
    2a10:	50 e0       	ldi	r21, 0x00	; 0
    2a12:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
  Serial.print(':'); Serial.print(ss);
    2a16:	84 e1       	ldi	r24, 0x14	; 20
    2a18:	93 e0       	ldi	r25, 0x03	; 3
    2a1a:	6a e3       	ldi	r22, 0x3A	; 58
    2a1c:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    2a20:	84 e1       	ldi	r24, 0x14	; 20
    2a22:	93 e0       	ldi	r25, 0x03	; 3
    2a24:	60 2f       	mov	r22, r16
    2a26:	4a e0       	ldi	r20, 0x0A	; 10
    2a28:	50 e0       	ldi	r21, 0x00	; 0
    2a2a:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
  _flush();
    2a2e:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2a32:	ff 20       	and	r15, r15
    2a34:	11 f0       	breq	.+4      	; 0x2a3a <_debug_serial_timestamp()+0x62>
    2a36:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    2a3a:	1f 91       	pop	r17
    2a3c:	0f 91       	pop	r16
    2a3e:	ff 90       	pop	r15
    2a40:	08 95       	ret

00002a42 <serialPrintAndFlush(unsigned int, int)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) number to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const unsigned u, const int fmt)
    2a42:	ff 92       	push	r15
    2a44:	0f 93       	push	r16
    2a46:	1f 93       	push	r17
    2a48:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2a4a:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    2a4e:	f8 2e       	mov	r15, r24
  // Send the character.
  Serial.print(u);
    2a50:	84 e1       	ldi	r24, 0x14	; 20
    2a52:	93 e0       	ldi	r25, 0x03	; 3
    2a54:	b8 01       	movw	r22, r16
    2a56:	4a e0       	ldi	r20, 0x0A	; 10
    2a58:	50 e0       	ldi	r21, 0x00	; 0
    2a5a:	0e 94 f3 29 	call	0x53e6	; 0x53e6 <Print::print(unsigned int, int)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2a5e:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2a62:	ff 20       	and	r15, r15
    2a64:	11 f0       	breq	.+4      	; 0x2a6a <serialPrintAndFlush(unsigned int, int)+0x28>
    2a66:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    2a6a:	1f 91       	pop	r17
    2a6c:	0f 91       	pop	r16
    2a6e:	ff 90       	pop	r15
    2a70:	08 95       	ret

00002a72 <serialPrintAndFlush(char)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) character to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const char c)
    2a72:	0f 93       	push	r16
    2a74:	1f 93       	push	r17
    2a76:	18 2f       	mov	r17, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2a78:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    2a7c:	08 2f       	mov	r16, r24
  // Send the character.
  Serial.print(c);
    2a7e:	84 e1       	ldi	r24, 0x14	; 20
    2a80:	93 e0       	ldi	r25, 0x03	; 3
    2a82:	61 2f       	mov	r22, r17
    2a84:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2a88:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2a8c:	00 23       	and	r16, r16
    2a8e:	11 f0       	breq	.+4      	; 0x2a94 <serialPrintAndFlush(char)+0x22>
    2a90:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    2a94:	1f 91       	pop	r17
    2a96:	0f 91       	pop	r16
    2a98:	08 95       	ret

00002a9a <serialPrintlnAndFlush()>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write line-end to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintlnAndFlush()
    2a9a:	1f 93       	push	r17
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2a9c:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    2aa0:	18 2f       	mov	r17, r24
  // Send the text.
  Serial.println();
    2aa2:	84 e1       	ldi	r24, 0x14	; 20
    2aa4:	93 e0       	ldi	r25, 0x03	; 3
    2aa6:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2aaa:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2aae:	11 23       	and	r17, r17
    2ab0:	11 f0       	breq	.+4      	; 0x2ab6 <serialPrintlnAndFlush()+0x1c>
    2ab2:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    2ab6:	1f 91       	pop	r17
    2ab8:	08 95       	ret

00002aba <serialPrintAndFlush(int, int)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) number to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const int i, const int fmt)
    2aba:	ff 92       	push	r15
    2abc:	0f 93       	push	r16
    2abe:	1f 93       	push	r17
    2ac0:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2ac2:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    2ac6:	f8 2e       	mov	r15, r24
  // Send the character.
  Serial.print(i);
    2ac8:	84 e1       	ldi	r24, 0x14	; 20
    2aca:	93 e0       	ldi	r25, 0x03	; 3
    2acc:	b8 01       	movw	r22, r16
    2ace:	4a e0       	ldi	r20, 0x0A	; 10
    2ad0:	50 e0       	ldi	r21, 0x00	; 0
    2ad2:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2ad6:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2ada:	ff 20       	and	r15, r15
    2adc:	11 f0       	breq	.+4      	; 0x2ae2 <serialPrintAndFlush(int, int)+0x28>
    2ade:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    2ae2:	1f 91       	pop	r17
    2ae4:	0f 91       	pop	r16
    2ae6:	ff 90       	pop	r15
    2ae8:	08 95       	ret

00002aea <serialPrintAndFlush(char const*)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (read-only) string to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const char * const text)
    2aea:	ff 92       	push	r15
    2aec:	0f 93       	push	r16
    2aee:	1f 93       	push	r17
    2af0:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2af2:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    2af6:	f8 2e       	mov	r15, r24
  // Send the text.
  Serial.print(text);
    2af8:	84 e1       	ldi	r24, 0x14	; 20
    2afa:	93 e0       	ldi	r25, 0x03	; 3
    2afc:	b8 01       	movw	r22, r16
    2afe:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <Print::print(char const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2b02:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2b06:	ff 20       	and	r15, r15
    2b08:	11 f0       	breq	.+4      	; 0x2b0e <serialPrintAndFlush(char const*)+0x24>
    2b0a:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    2b0e:	1f 91       	pop	r17
    2b10:	0f 91       	pop	r16
    2b12:	ff 90       	pop	r15
    2b14:	08 95       	ret

00002b16 <serialPrintAndFlush(__FlashStringHelper const*)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) string to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(__FlashStringHelper const * const text)
    2b16:	ff 92       	push	r15
    2b18:	0f 93       	push	r16
    2b1a:	1f 93       	push	r17
    2b1c:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2b1e:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    2b22:	f8 2e       	mov	r15, r24
  // Send the text.
  Serial.print(text);
    2b24:	84 e1       	ldi	r24, 0x14	; 20
    2b26:	93 e0       	ldi	r25, 0x03	; 3
    2b28:	b8 01       	movw	r22, r16
    2b2a:	0e 94 05 29 	call	0x520a	; 0x520a <Print::print(__FlashStringHelper const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2b2e:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2b32:	ff 20       	and	r15, r15
    2b34:	11 f0       	breq	.+4      	; 0x2b3a <serialPrintAndFlush(__FlashStringHelper const*)+0x24>
    2b36:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    2b3a:	1f 91       	pop	r17
    2b3c:	0f 91       	pop	r16
    2b3e:	ff 90       	pop	r15
    2b40:	08 95       	ret

00002b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>:
// Flush to use for all serialPrintXXX() and DEBUG_PRINTXXX routines.
#define _flush() flushSerialSCTSensitive()

// Write a single (Flash-resident) string to serial followed by line-end and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintlnAndFlush(__FlashStringHelper const * const line)
    2b42:	ff 92       	push	r15
    2b44:	0f 93       	push	r16
    2b46:	1f 93       	push	r17
    2b48:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2b4a:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    2b4e:	f8 2e       	mov	r15, r24
  // Send the line of text followed by line end.
  Serial.println(line);
    2b50:	84 e1       	ldi	r24, 0x14	; 20
    2b52:	93 e0       	ldi	r25, 0x03	; 3
    2b54:	b8 01       	movw	r22, r16
    2b56:	0e 94 50 29 	call	0x52a0	; 0x52a0 <Print::println(__FlashStringHelper const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2b5a:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2b5e:	ff 20       	and	r15, r15
    2b60:	11 f0       	breq	.+4      	; 0x2b66 <serialPrintlnAndFlush(__FlashStringHelper const*)+0x24>
    2b62:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    2b66:	1f 91       	pop	r17
    2b68:	0f 91       	pop	r16
    2b6a:	ff 90       	pop	r15
    2b6c:	08 95       	ret

00002b6e <getTempPotReducedNoise()>:

// Get reduced-noise temperature pot user control value (previously read with readTempPot()) in range [0,255]; very fast.
// In particular this value should not jitter between readings even if the pot is sitting at the boundary.
uint8_t getTempPotReducedNoise() { return(tempPotReducedNoise); }
    2b6e:	80 91 b1 01 	lds	r24, 0x01B1
    2b72:	08 95       	ret

00002b74 <readTempPot()>:

// Read the user 'temperature pot' setting in range [0,1023]; higher value implies higher target temperature.
// This may consume significant power and time.
int readTempPot()
    2b74:	0f 93       	push	r16
    2b76:	1f 93       	push	r17
    2b78:	cf 93       	push	r28
    2b7a:	df 93       	push	r29
  {
  power_intermittent_peripherals_enable(true);
    2b7c:	81 e0       	ldi	r24, 0x01	; 1
    2b7e:	0e 94 83 10 	call	0x2106	; 0x2106 <power_intermittent_peripherals_enable(bool)>
  const int tpRaw = analogueNoiseReducedRead(TEMP_POT_AIN, DEFAULT); // Vcc reference.
    2b82:	81 e0       	ldi	r24, 0x01	; 1
    2b84:	90 e0       	ldi	r25, 0x00	; 0
    2b86:	61 e0       	ldi	r22, 0x01	; 1
    2b88:	0e 94 9c 0e 	call	0x1d38	; 0x1d38 <analogueNoiseReducedRead(int, unsigned char)>
    2b8c:	8c 01       	movw	r16, r24
  power_intermittent_peripherals_disable();
    2b8e:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <power_intermittent_peripherals_disable()>

#if defined(TEMP_POT_REVERSE)
  const int tp = TEMP_POT_RAW_MAX - tpRaw; // Travel is in opposite direction to natural!
    2b92:	cf ef       	ldi	r28, 0xFF	; 255
    2b94:	d3 e0       	ldi	r29, 0x03	; 3
    2b96:	c0 1b       	sub	r28, r16
    2b98:	d1 0b       	sbc	r29, r17


  // TODO: capture entropy from changed LS bits esp if reduced-noise version doesn't change.

  // Store new value.
  tempPot = tp;
    2b9a:	d0 93 b0 01 	sts	0x01B0, r29
    2b9e:	c0 93 af 01 	sts	0x01AF, r28

  // Capture reduced-noise value with a little hysteresis.
  const int shifted = tp >> 2; // Keep signed to avoid wrap-round confusion.
    2ba2:	9e 01       	movw	r18, r28
    2ba4:	35 95       	asr	r19
    2ba6:	27 95       	ror	r18
    2ba8:	35 95       	asr	r19
    2baa:	27 95       	ror	r18
  if(((shifted > tempPotReducedNoise) && (shifted - tempPotReducedNoise >= RN_HYST)) ||
    2bac:	80 91 b1 01 	lds	r24, 0x01B1
    2bb0:	90 e0       	ldi	r25, 0x00	; 0
    2bb2:	82 17       	cp	r24, r18
    2bb4:	93 07       	cpc	r25, r19
    2bb6:	2c f4       	brge	.+10     	; 0x2bc2 <readTempPot()+0x4e>
    2bb8:	a9 01       	movw	r20, r18
    2bba:	48 1b       	sub	r20, r24
    2bbc:	59 0b       	sbc	r21, r25
    2bbe:	ca 01       	movw	r24, r20
    2bc0:	05 c0       	rjmp	.+10     	; 0x2bcc <readTempPot()+0x58>
    2bc2:	28 17       	cp	r18, r24
    2bc4:	39 07       	cpc	r19, r25
    2bc6:	44 f4       	brge	.+16     	; 0x2bd8 <readTempPot()+0x64>
    2bc8:	82 1b       	sub	r24, r18
    2bca:	93 0b       	sbc	r25, r19
    2bcc:	04 97       	sbiw	r24, 0x04	; 4
    2bce:	24 f0       	brlt	.+8      	; 0x2bd8 <readTempPot()+0x64>
     ((shifted < tempPotReducedNoise) && (tempPotReducedNoise - shifted >= RN_HYST)))
    {
    tempPotReducedNoise = (uint8_t) shifted;
    2bd0:	20 93 b1 01 	sts	0x01B1, r18
    markUIControlUsed(); // Note user operation of pot.
    2bd4:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <markUIControlUsed()>
  DEBUG_SERIAL_PRINT(tempPotReducedNoise);
  DEBUG_SERIAL_PRINTLN();
#endif

  return(tp);
  }
    2bd8:	ce 01       	movw	r24, r28
    2bda:	df 91       	pop	r29
    2bdc:	cf 91       	pop	r28
    2bde:	1f 91       	pop	r17
    2be0:	0f 91       	pop	r16
    2be2:	08 95       	ret

00002be4 <getTemperatureC16()>:

  return(t16);
  }

// Return previously-read (with readTemperatureC16()) temperature; very fast.
int getTemperatureC16() { return(temp16); }
    2be4:	80 91 b2 01 	lds	r24, 0x01B2
    2be8:	90 91 b3 01 	lds	r25, 0x01B3
    2bec:	08 95       	ret

00002bee <readTemperatureC16()>:
// This may consume significant power and time.
// Probably no need to do this more than (say) once per minute.
// The first read will initialise the device as necessary and leave it in a low-power mode afterwards.
// This will simulate a zero temperature in case of detected error talking to the sensor as fail-safe for this use.
// Check for errors at certain critical places, not everywhere.
int readTemperatureC16()
    2bee:	0f 93       	push	r16
    2bf0:	1f 93       	push	r17
    2bf2:	cf 93       	push	r28
    2bf4:	df 93       	push	r29
#ifdef FAKE_TMP102
  temp16 = 17 * 16;
  return(temp16); // FAKE IT!
#endif

  const bool neededPowerUp = powerUpTWIIfDisabled();
    2bf6:	0e 94 b7 0f 	call	0x1f6e	; 0x1f6e <powerUpTWIIfDisabled()>
    2bfa:	08 2f       	mov	r16, r24
  DEBUG_SERIAL_PRINT(neededPowerUp);
  DEBUG_SERIAL_PRINTLN();
#endif

  // Force start of new one-shot temperature measurement/conversion to complete.
  Wire.beginTransmission(TMP102_I2C_ADDR);
    2bfc:	82 e1       	ldi	r24, 0x12	; 18
    2bfe:	92 e0       	ldi	r25, 0x02	; 2
    2c00:	68 e4       	ldi	r22, 0x48	; 72
    2c02:	70 e0       	ldi	r23, 0x00	; 0
    2c04:	0e 94 7e 22 	call	0x44fc	; 0x44fc <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    2c08:	82 e1       	ldi	r24, 0x12	; 18
    2c0a:	92 e0       	ldi	r25, 0x02	; 2
    2c0c:	61 e0       	ldi	r22, 0x01	; 1
    2c0e:	0e 94 00 23 	call	0x4600	; 0x4600 <TwoWire::write(unsigned char)>
  Wire.write((byte) TMP102_CTRL_B1); // Clear OS bit.
    2c12:	82 e1       	ldi	r24, 0x12	; 18
    2c14:	92 e0       	ldi	r25, 0x02	; 2
    2c16:	61 e3       	ldi	r22, 0x31	; 49
    2c18:	0e 94 00 23 	call	0x4600	; 0x4600 <TwoWire::write(unsigned char)>
  //Wire.write((byte) TMP102_CTRL_B2);
  Wire.endTransmission();
    2c1c:	82 e1       	ldi	r24, 0x12	; 18
    2c1e:	92 e0       	ldi	r25, 0x02	; 2
    2c20:	0e 94 43 23 	call	0x4686	; 0x4686 <TwoWire::endTransmission()>
  Wire.beginTransmission(TMP102_I2C_ADDR);
    2c24:	82 e1       	ldi	r24, 0x12	; 18
    2c26:	92 e0       	ldi	r25, 0x02	; 2
    2c28:	68 e4       	ldi	r22, 0x48	; 72
    2c2a:	70 e0       	ldi	r23, 0x00	; 0
    2c2c:	0e 94 7e 22 	call	0x44fc	; 0x44fc <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    2c30:	82 e1       	ldi	r24, 0x12	; 18
    2c32:	92 e0       	ldi	r25, 0x02	; 2
    2c34:	61 e0       	ldi	r22, 0x01	; 1
    2c36:	0e 94 00 23 	call	0x4600	; 0x4600 <TwoWire::write(unsigned char)>
    void onRequest( void (*)(void) );
  
    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
    2c3a:	82 e1       	ldi	r24, 0x12	; 18
    2c3c:	92 e0       	ldi	r25, 0x02	; 2
    2c3e:	61 eb       	ldi	r22, 0xB1	; 177
    2c40:	0e 94 00 23 	call	0x4600	; 0x4600 <TwoWire::write(unsigned char)>
  Wire.write((byte) TMP102_CTRL_B1 | TMP102_CTRL_B1_OS); // Start one-shot conversion.
  //Wire.write((byte) TMP102_CTRL_B2);
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
    2c44:	82 e1       	ldi	r24, 0x12	; 18
    2c46:	92 e0       	ldi	r25, 0x02	; 2
    2c48:	0e 94 43 23 	call	0x4686	; 0x4686 <TwoWire::endTransmission()>
    2c4c:	88 23       	and	r24, r24
    2c4e:	09 f0       	breq	.+2      	; 0x2c52 <readTemperatureC16()+0x64>
    2c50:	4d c0       	rjmp	.+154    	; 0x2cec <readTemperatureC16()+0xfe>

  // Wait for temperature measurement/conversion to complete, in low-power sleep mode for the bulk of the time.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 waiting for conversion...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
    2c52:	82 e1       	ldi	r24, 0x12	; 18
    2c54:	92 e0       	ldi	r25, 0x02	; 2
    2c56:	68 e4       	ldi	r22, 0x48	; 72
    2c58:	70 e0       	ldi	r23, 0x00	; 0
    2c5a:	0e 94 7e 22 	call	0x44fc	; 0x44fc <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    2c5e:	82 e1       	ldi	r24, 0x12	; 18
    2c60:	92 e0       	ldi	r25, 0x02	; 2
    2c62:	61 e0       	ldi	r22, 0x01	; 1
    2c64:	0e 94 00 23 	call	0x4600	; 0x4600 <TwoWire::write(unsigned char)>
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
    2c68:	82 e1       	ldi	r24, 0x12	; 18
    2c6a:	92 e0       	ldi	r25, 0x02	; 2
    2c6c:	0e 94 43 23 	call	0x4686	; 0x4686 <TwoWire::endTransmission()>
    2c70:	88 23       	and	r24, r24
    2c72:	e1 f5       	brne	.+120    	; 0x2cec <readTemperatureC16()+0xfe>
    2c74:	c8 e0       	ldi	r28, 0x08	; 8
    2c76:	d0 e0       	ldi	r29, 0x00	; 0
    2c78:	16 c0       	rjmp	.+44     	; 0x2ca6 <readTemperatureC16()+0xb8>
  for(int i = 8; --i; ) // 2 orbits should generally be plenty.
    {
    if(i <= 0) { temp16 = 0; return(0); } // Exit if error.
    2c7a:	1c 16       	cp	r1, r28
    2c7c:	1d 06       	cpc	r1, r29
    2c7e:	b4 f5       	brge	.+108    	; 0x2cec <readTemperatureC16()+0xfe>
    if(Wire.requestFrom(TMP102_I2C_ADDR, 1) != 1) { temp16 = 0; return(0); } // Exit if error.
    2c80:	82 e1       	ldi	r24, 0x12	; 18
    2c82:	92 e0       	ldi	r25, 0x02	; 2
    2c84:	68 e4       	ldi	r22, 0x48	; 72
    2c86:	70 e0       	ldi	r23, 0x00	; 0
    2c88:	41 e0       	ldi	r20, 0x01	; 1
    2c8a:	50 e0       	ldi	r21, 0x00	; 0
    2c8c:	0e 94 54 23 	call	0x46a8	; 0x46a8 <TwoWire::requestFrom(int, int)>
    2c90:	81 30       	cpi	r24, 0x01	; 1
    2c92:	61 f5       	brne	.+88     	; 0x2cec <readTemperatureC16()+0xfe>
    const byte b1 = Wire.read();
    2c94:	82 e1       	ldi	r24, 0x12	; 18
    2c96:	92 e0       	ldi	r25, 0x02	; 2
    2c98:	0e 94 91 22 	call	0x4522	; 0x4522 <TwoWire::read()>
    if(b1 & TMP102_CTRL_B1_OS) { break; } // Conversion completed.
    2c9c:	87 fd       	sbrc	r24, 7
    2c9e:	05 c0       	rjmp	.+10     	; 0x2caa <readTemperatureC16()+0xbc>
    nap(WDTO_15MS); // One or two of these naps should allow typical ~26ms conversion to complete...
    2ca0:	80 e0       	ldi	r24, 0x00	; 0
    2ca2:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 waiting for conversion...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
  for(int i = 8; --i; ) // 2 orbits should generally be plenty.
    2ca6:	21 97       	sbiw	r28, 0x01	; 1
    2ca8:	41 f7       	brne	.-48     	; 0x2c7a <readTemperatureC16()+0x8c>

  // Fetch temperature.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 fetching temperature...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
    2caa:	82 e1       	ldi	r24, 0x12	; 18
    2cac:	92 e0       	ldi	r25, 0x02	; 2
    2cae:	68 e4       	ldi	r22, 0x48	; 72
    2cb0:	70 e0       	ldi	r23, 0x00	; 0
    2cb2:	0e 94 7e 22 	call	0x44fc	; 0x44fc <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_TEMP); // Select temperature register (set ptr to 0).
    2cb6:	82 e1       	ldi	r24, 0x12	; 18
    2cb8:	92 e0       	ldi	r25, 0x02	; 2
    2cba:	60 e0       	ldi	r22, 0x00	; 0
    2cbc:	0e 94 00 23 	call	0x4600	; 0x4600 <TwoWire::write(unsigned char)>
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
    2cc0:	82 e1       	ldi	r24, 0x12	; 18
    2cc2:	92 e0       	ldi	r25, 0x02	; 2
    2cc4:	0e 94 43 23 	call	0x4686	; 0x4686 <TwoWire::endTransmission()>
    2cc8:	88 23       	and	r24, r24
    2cca:	81 f4       	brne	.+32     	; 0x2cec <readTemperatureC16()+0xfe>
  if(Wire.requestFrom(TMP102_I2C_ADDR, 2) != 2)  { temp16 = 0; return(0); }
    2ccc:	82 e1       	ldi	r24, 0x12	; 18
    2cce:	92 e0       	ldi	r25, 0x02	; 2
    2cd0:	68 e4       	ldi	r22, 0x48	; 72
    2cd2:	70 e0       	ldi	r23, 0x00	; 0
    2cd4:	42 e0       	ldi	r20, 0x02	; 2
    2cd6:	50 e0       	ldi	r21, 0x00	; 0
    2cd8:	0e 94 54 23 	call	0x46a8	; 0x46a8 <TwoWire::requestFrom(int, int)>
    2cdc:	82 30       	cpi	r24, 0x02	; 2
    2cde:	31 f4       	brne	.+12     	; 0x2cec <readTemperatureC16()+0xfe>
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
    2ce0:	82 e1       	ldi	r24, 0x12	; 18
    2ce2:	92 e0       	ldi	r25, 0x02	; 2
    2ce4:	0e 94 43 23 	call	0x4686	; 0x4686 <TwoWire::endTransmission()>
    2ce8:	88 23       	and	r24, r24
    2cea:	39 f0       	breq	.+14     	; 0x2cfa <readTemperatureC16()+0x10c>
    2cec:	10 92 b3 01 	sts	0x01B3, r1
    2cf0:	10 92 b2 01 	sts	0x01B2, r1
    2cf4:	c0 e0       	ldi	r28, 0x00	; 0
    2cf6:	d0 e0       	ldi	r29, 0x00	; 0
    2cf8:	2a c0       	rjmp	.+84     	; 0x2d4e <readTemperatureC16()+0x160>

  const byte b1 = Wire.read(); // MSByte, should be signed whole degrees C.
    2cfa:	82 e1       	ldi	r24, 0x12	; 18
    2cfc:	92 e0       	ldi	r25, 0x02	; 2
    2cfe:	0e 94 91 22 	call	0x4522	; 0x4522 <TwoWire::read()>
    2d02:	18 2f       	mov	r17, r24
  const uint8_t b2 = Wire.read(); // Avoid sign extension...
    2d04:	82 e1       	ldi	r24, 0x12	; 18
    2d06:	92 e0       	ldi	r25, 0x02	; 2
    2d08:	0e 94 91 22 	call	0x4522	; 0x4522 <TwoWire::read()>

  // Builds 12-bit value (assumes not in extended mode) and sign-extends if necessary for sub-zero temps.
  const int t16 = (b1 << 4) | (b2 >> 4) | ((b1 & 0x80) ? 0xf000 : 0);
    2d0c:	17 fd       	sbrc	r17, 7
    2d0e:	03 c0       	rjmp	.+6      	; 0x2d16 <readTemperatureC16()+0x128>
    2d10:	20 e0       	ldi	r18, 0x00	; 0
    2d12:	30 e0       	ldi	r19, 0x00	; 0
    2d14:	02 c0       	rjmp	.+4      	; 0x2d1a <readTemperatureC16()+0x12c>
    2d16:	20 e0       	ldi	r18, 0x00	; 0
    2d18:	30 ef       	ldi	r19, 0xF0	; 240
    2d1a:	c8 2f       	mov	r28, r24
    2d1c:	d0 e0       	ldi	r29, 0x00	; 0
    2d1e:	54 e0       	ldi	r21, 0x04	; 4
    2d20:	d5 95       	asr	r29
    2d22:	c7 95       	ror	r28
    2d24:	5a 95       	dec	r21
    2d26:	e1 f7       	brne	.-8      	; 0x2d20 <readTemperatureC16()+0x132>
    2d28:	81 2f       	mov	r24, r17
    2d2a:	90 e0       	ldi	r25, 0x00	; 0
    2d2c:	44 e0       	ldi	r20, 0x04	; 4
    2d2e:	88 0f       	add	r24, r24
    2d30:	99 1f       	adc	r25, r25
    2d32:	4a 95       	dec	r20
    2d34:	e1 f7       	brne	.-8      	; 0x2d2e <readTemperatureC16()+0x140>
    2d36:	c8 2b       	or	r28, r24
    2d38:	d9 2b       	or	r29, r25
    2d3a:	c2 2b       	or	r28, r18
    2d3c:	d3 2b       	or	r29, r19

  // Store the result for access at any time.
  temp16 = t16;
    2d3e:	d0 93 b3 01 	sts	0x01B3, r29
    2d42:	c0 93 b2 01 	sts	0x01B2, r28
  DEBUG_SERIAL_PRINT_FLASHSTRING("C / ");
  DEBUG_SERIAL_PRINT(temp16);
  DEBUG_SERIAL_PRINTLN();
#endif

  if(neededPowerUp) { powerDownTWI(); }
    2d46:	00 23       	and	r16, r16
    2d48:	11 f0       	breq	.+4      	; 0x2d4e <readTemperatureC16()+0x160>
    2d4a:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <powerDownTWI()>

  return(t16);
  }
    2d4e:	ce 01       	movw	r24, r28
    2d50:	df 91       	pop	r29
    2d52:	cf 91       	pop	r28
    2d54:	1f 91       	pop	r17
    2d56:	0f 91       	pop	r16
    2d58:	08 95       	ret

00002d5a <inWarmModeDebounced()>:
// If true then is in WARM (or BAKE) mode; defaults to (starts as) false/FROST.
static bool isWarmMode;
// If true then is in WARM (or BAKE) mode, but 'debounced' to avoid accidental operation.
static bool isWarmModeDebounced;
// If true then the unit is in 'warm' (heating) mode, else 'frost' protection mode.
bool inWarmModeDebounced() { return(isWarmModeDebounced); }
    2d5a:	80 91 be 01 	lds	r24, 0x01BE
    2d5e:	08 95       	ret

00002d60 <inBakeModeDebounced()>:
static uint_least8_t bakeCountdownM;
// If true then the unit is in raw 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
    2d60:	80 91 be 01 	lds	r24, 0x01BE
    2d64:	88 23       	and	r24, r24
    2d66:	21 f0       	breq	.+8      	; 0x2d70 <inBakeModeDebounced()+0x10>
    2d68:	80 91 c0 01 	lds	r24, 0x01C0
    2d6c:	81 11       	cpse	r24, r1
    2d6e:	81 e0       	ldi	r24, 0x01	; 1
    2d70:	08 95       	ret

00002d72 <cancelBake()>:
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    2d72:	10 92 c0 01 	sts	0x01C0, r1
    2d76:	08 95       	ret

00002d78 <isCLIActive()>:

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
static void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }

// Returns true if the CLI is active, at least intermittently.
bool isCLIActive() { return(0 != CLITimeoutM); }
    2d78:	80 91 04 01 	lds	r24, 0x0104
    2d7c:	81 11       	cpse	r24, r1
    2d7e:	81 e0       	ldi	r24, 0x01	; 1
    2d80:	08 95       	ret

00002d82 <Serial_print_space()>:
    }
  }


// Prints a single space to Serial (which must be up and running).
static void Serial_print_space() { Serial.print(' '); }
    2d82:	84 e1       	ldi	r24, 0x14	; 20
    2d84:	93 e0       	ldi	r25, 0x03	; 3
    2d86:	60 e2       	ldi	r22, 0x20	; 32
    2d88:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    2d8c:	08 95       	ret

00002d8e <InvalidIgnored()>:
  Serial.println();
  }

// Prints warning to serial (that must be up and running) that invalid (CLI) input has been ignored.
// Probably should not be inlined, to avoid creating duplicate strings in Flash.
static void InvalidIgnored() { Serial.println(F("Invalid, ignored.")); }
    2d8e:	84 e1       	ldi	r24, 0x14	; 20
    2d90:	93 e0       	ldi	r25, 0x03	; 3
    2d92:	6f ea       	ldi	r22, 0xAF	; 175
    2d94:	73 e0       	ldi	r23, 0x03	; 3
    2d96:	0e 94 50 29 	call	0x52a0	; 0x52a0 <Print::println(__FlashStringHelper const*)>
    2d9a:	08 95       	ret

00002d9c <printCLILine(char, __FlashStringHelper const*)>:
  for(int8_t padding = SYNTAX_COL_WIDTH - strlen_P((const char *)syntax); --padding >= 0; ) { Serial_print_space(); }
  Serial.println(description);
  }
// Efficiently print a single line given a single-char syntax element and the description, both non-null.
// NOTE: will skip the description if getting close to the end of a minor cycle to avoid overrun risk.
static void printCLILine(char syntax, __FlashStringHelper const *description)
    2d9c:	1f 93       	push	r17
    2d9e:	cf 93       	push	r28
    2da0:	df 93       	push	r29
    2da2:	28 2f       	mov	r18, r24
    2da4:	eb 01       	movw	r28, r22
  {
  Serial.print(syntax);
    2da6:	84 e1       	ldi	r24, 0x14	; 20
    2da8:	93 e0       	ldi	r25, 0x03	; 3
    2daa:	62 2f       	mov	r22, r18
    2dac:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  Serial.flush();
    2db0:	84 e1       	ldi	r24, 0x14	; 20
    2db2:	93 e0       	ldi	r25, 0x03	; 3
    2db4:	0e 94 26 28 	call	0x504c	; 0x504c <HardwareSerial::flush()>
  if(getSubCycleTime() >= STOP_PRINTING_DESCRIPTION_AT) { Serial.println(); return; }
    2db8:	80 91 b2 00 	lds	r24, 0x00B2
    2dbc:	80 3e       	cpi	r24, 0xE0	; 224
    2dbe:	10 f4       	brcc	.+4      	; 0x2dc4 <printCLILine(char, __FlashStringHelper const*)+0x28>
    2dc0:	19 e0       	ldi	r17, 0x09	; 9
    2dc2:	07 c0       	rjmp	.+14     	; 0x2dd2 <printCLILine(char, __FlashStringHelper const*)+0x36>
    2dc4:	84 e1       	ldi	r24, 0x14	; 20
    2dc6:	93 e0       	ldi	r25, 0x03	; 3
    2dc8:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
    2dcc:	09 c0       	rjmp	.+18     	; 0x2de0 <printCLILine(char, __FlashStringHelper const*)+0x44>
  for(int8_t padding = SYNTAX_COL_WIDTH - 1; --padding >= 0; ) { Serial_print_space(); }
    2dce:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
    2dd2:	11 50       	subi	r17, 0x01	; 1
    2dd4:	e0 f7       	brcc	.-8      	; 0x2dce <printCLILine(char, __FlashStringHelper const*)+0x32>
  Serial.println(description);
    2dd6:	84 e1       	ldi	r24, 0x14	; 20
    2dd8:	93 e0       	ldi	r25, 0x03	; 3
    2dda:	be 01       	movw	r22, r28
    2ddc:	0e 94 50 29 	call	0x52a0	; 0x52a0 <Print::println(__FlashStringHelper const*)>
  }
    2de0:	df 91       	pop	r29
    2de2:	cf 91       	pop	r28
    2de4:	1f 91       	pop	r17
    2de6:	08 95       	ret

00002de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>:

#define SYNTAX_COL_WIDTH 10 // Width of 'syntax' column; strictly positive.
#define STOP_PRINTING_DESCRIPTION_AT (GSCT_MAX-(GSCT_MAX/8)) // Time into minor cycle after which the description should be skipped.
// Efficiently print a single line given the syntax element and the description, both non-null.
// NOTE: will skip the description if getting close to the end of a minor cycle to avoid overrun risk.
static void printCLILine(__FlashStringHelper const *syntax, __FlashStringHelper const *description)
    2de8:	ef 92       	push	r14
    2dea:	ff 92       	push	r15
    2dec:	1f 93       	push	r17
    2dee:	cf 93       	push	r28
    2df0:	df 93       	push	r29
    2df2:	ec 01       	movw	r28, r24
    2df4:	7b 01       	movw	r14, r22
  {
  Serial.print(syntax);
    2df6:	84 e1       	ldi	r24, 0x14	; 20
    2df8:	93 e0       	ldi	r25, 0x03	; 3
    2dfa:	be 01       	movw	r22, r28
    2dfc:	0e 94 05 29 	call	0x520a	; 0x520a <Print::print(__FlashStringHelper const*)>
  Serial.flush();
    2e00:	84 e1       	ldi	r24, 0x14	; 20
    2e02:	93 e0       	ldi	r25, 0x03	; 3
    2e04:	0e 94 26 28 	call	0x504c	; 0x504c <HardwareSerial::flush()>
  if(getSubCycleTime() >= STOP_PRINTING_DESCRIPTION_AT) { Serial.println(); return; }
    2e08:	80 91 b2 00 	lds	r24, 0x00B2
    2e0c:	80 3e       	cpi	r24, 0xE0	; 224
    2e0e:	28 f0       	brcs	.+10     	; 0x2e1a <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)+0x32>
    2e10:	84 e1       	ldi	r24, 0x14	; 20
    2e12:	93 e0       	ldi	r25, 0x03	; 3
    2e14:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
    2e18:	10 c0       	rjmp	.+32     	; 0x2e3a <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)+0x52>
  for(int8_t padding = SYNTAX_COL_WIDTH - strlen_P((const char *)syntax); --padding >= 0; ) { Serial_print_space(); }
    2e1a:	ce 01       	movw	r24, r28
    2e1c:	0e 94 83 03 	call	0x706	; 0x706 <strlen_P>
    2e20:	1a e0       	ldi	r17, 0x0A	; 10
    2e22:	18 1b       	sub	r17, r24
    2e24:	02 c0       	rjmp	.+4      	; 0x2e2a <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)+0x42>
    2e26:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
    2e2a:	11 50       	subi	r17, 0x01	; 1
    2e2c:	17 ff       	sbrs	r17, 7
    2e2e:	fb cf       	rjmp	.-10     	; 0x2e26 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)+0x3e>
  Serial.println(description);
    2e30:	84 e1       	ldi	r24, 0x14	; 20
    2e32:	93 e0       	ldi	r25, 0x03	; 3
    2e34:	b7 01       	movw	r22, r14
    2e36:	0e 94 50 29 	call	0x52a0	; 0x52a0 <Print::println(__FlashStringHelper const*)>
  }
    2e3a:	df 91       	pop	r29
    2e3c:	cf 91       	pop	r28
    2e3e:	1f 91       	pop	r17
    2e40:	ff 90       	pop	r15
    2e42:	ef 90       	pop	r14
    2e44:	08 95       	ret

00002e46 <dumpCLIUsage()>:
  Serial.println(description);
  }

// Dump some brief CLI usage instructions to serial TX, which must be up and running.
// If this gets too big there is a risk of overrunning and missing the next tick...
static void dumpCLIUsage()
    2e46:	0f 93       	push	r16
    2e48:	1f 93       	push	r17
  {
  Serial.println();
    2e4a:	04 e1       	ldi	r16, 0x14	; 20
    2e4c:	13 e0       	ldi	r17, 0x03	; 3
    2e4e:	c8 01       	movw	r24, r16
    2e50:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
  Serial.println(F("CLI usage:"));
    2e54:	c8 01       	movw	r24, r16
    2e56:	64 ea       	ldi	r22, 0xA4	; 164
    2e58:	73 e0       	ldi	r23, 0x03	; 3
    2e5a:	0e 94 50 29 	call	0x52a0	; 0x52a0 <Print::println(__FlashStringHelper const*)>
  printCLILine('?', F("this help"));
    2e5e:	8f e3       	ldi	r24, 0x3F	; 63
    2e60:	6a e9       	ldi	r22, 0x9A	; 154
    2e62:	73 e0       	ldi	r23, 0x03	; 3
    2e64:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
#ifdef ENABLE_BOILER_HUB
  printCLILine(F("C M"), F("Central hub: minimum M mins on, 0 off"));
    2e68:	86 e9       	ldi	r24, 0x96	; 150
    2e6a:	93 e0       	ldi	r25, 0x03	; 3
    2e6c:	60 e7       	ldi	r22, 0x70	; 112
    2e6e:	73 e0       	ldi	r23, 0x03	; 3
    2e70:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
#endif
  printCLILine(F("D N"), F("Dump stats set N"));
    2e74:	8c e6       	ldi	r24, 0x6C	; 108
    2e76:	93 e0       	ldi	r25, 0x03	; 3
    2e78:	6b e5       	ldi	r22, 0x5B	; 91
    2e7a:	73 e0       	ldi	r23, 0x03	; 3
    2e7c:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('E', F("Exit CLI"));
    2e80:	85 e4       	ldi	r24, 0x45	; 69
    2e82:	62 e5       	ldi	r22, 0x52	; 82
    2e84:	73 e0       	ldi	r23, 0x03	; 3
    2e86:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
  printCLILine('F', F("Frost"));
    2e8a:	86 e4       	ldi	r24, 0x46	; 70
    2e8c:	6c e4       	ldi	r22, 0x4C	; 76
    2e8e:	73 e0       	ldi	r23, 0x03	; 3
    2e90:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
#if defined(SETTABLE_TARGET_TEMPERATURES) && !defined(TEMP_POT_AVAILABLE)
  printCLILine(F("F CC"), F("set Frost temp CC"));
#endif
#if defined(USE_MODULE_FHT8VSIMPLE) && defined(LOCAL_TRV)
  printCLILine(F("H H1 H2"), F("set wireless FHT8V House codes 1&2"));
    2e94:	84 e4       	ldi	r24, 0x44	; 68
    2e96:	93 e0       	ldi	r25, 0x03	; 3
    2e98:	61 e2       	ldi	r22, 0x21	; 33
    2e9a:	73 e0       	ldi	r23, 0x03	; 3
    2e9c:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('H', F("clear House codes"));
    2ea0:	88 e4       	ldi	r24, 0x48	; 72
    2ea2:	6f e0       	ldi	r22, 0x0F	; 15
    2ea4:	73 e0       	ldi	r23, 0x03	; 3
    2ea6:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
#endif
  //printCLILine('L', F("Learn to warm every 24h from now, clear if in frost mode, schedule 0"));
  printCLILine(F("L S"), F("Learn daily warm now, clear if in frost mode, schedule S"));
    2eaa:	8b e0       	ldi	r24, 0x0B	; 11
    2eac:	93 e0       	ldi	r25, 0x03	; 3
    2eae:	62 ed       	ldi	r22, 0xD2	; 210
    2eb0:	72 e0       	ldi	r23, 0x02	; 2
    2eb2:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  //printCLILine(F("P HH MM"), F("Program: warm daily starting at HH MM schedule 0"));
  printCLILine(F("P HH MM S"), F("Program: warm daily starting at HH MM schedule S"));
    2eb6:	88 ec       	ldi	r24, 0xC8	; 200
    2eb8:	92 e0       	ldi	r25, 0x02	; 2
    2eba:	67 e9       	ldi	r22, 0x97	; 151
    2ebc:	72 e0       	ldi	r23, 0x02	; 2
    2ebe:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine(F("O PP"), F("min % for valve to be Open"));
    2ec2:	82 e9       	ldi	r24, 0x92	; 146
    2ec4:	92 e0       	ldi	r25, 0x02	; 2
    2ec6:	67 e7       	ldi	r22, 0x77	; 119
    2ec8:	72 e0       	ldi	r23, 0x02	; 2
    2eca:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('O', F("reset Open %"));
    2ece:	8f e4       	ldi	r24, 0x4F	; 79
    2ed0:	6a e6       	ldi	r22, 0x6A	; 106
    2ed2:	72 e0       	ldi	r23, 0x02	; 2
    2ed4:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
#ifdef SUPPORT_BAKE
  printCLILine('Q', F("Quick Heat"));
    2ed8:	81 e5       	ldi	r24, 0x51	; 81
    2eda:	6f e5       	ldi	r22, 0x5F	; 95
    2edc:	72 e0       	ldi	r23, 0x02	; 2
    2ede:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
#endif
  printCLILine(F("R N"), F("dump Raw stats set N"));
    2ee2:	8b e5       	ldi	r24, 0x5B	; 91
    2ee4:	92 e0       	ldi	r25, 0x02	; 2
    2ee6:	66 e4       	ldi	r22, 0x46	; 70
    2ee8:	72 e0       	ldi	r23, 0x02	; 2
    2eea:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('S', F("show Status and smart warming for next 24h"));
    2eee:	83 e5       	ldi	r24, 0x53	; 83
    2ef0:	6b e1       	ldi	r22, 0x1B	; 27
    2ef2:	72 e0       	ldi	r23, 0x02	; 2
    2ef4:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
  printCLILine(F("T HH MM"), F("set 24h Time"));
    2ef8:	83 e1       	ldi	r24, 0x13	; 19
    2efa:	92 e0       	ldi	r25, 0x02	; 2
    2efc:	66 e0       	ldi	r22, 0x06	; 6
    2efe:	72 e0       	ldi	r23, 0x02	; 2
    2f00:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('W', F("Warm"));
    2f04:	87 e5       	ldi	r24, 0x57	; 87
    2f06:	61 e0       	ldi	r22, 0x01	; 1
    2f08:	72 e0       	ldi	r23, 0x02	; 2
    2f0a:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
  printCLILine('V', F("Build/board revision/Version/date/time"));
    2f0e:	86 e5       	ldi	r24, 0x56	; 86
    2f10:	6a ed       	ldi	r22, 0xDA	; 218
    2f12:	71 e0       	ldi	r23, 0x01	; 1
    2f14:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
#if defined(SETTABLE_TARGET_TEMPERATURES) && !defined(TEMP_POT_AVAILABLE)
  printCLILine(F("W CC"), F("set Warm temp CC"));
#endif
  printCLILine('Z', F("Zap stats"));
    2f18:	8a e5       	ldi	r24, 0x5A	; 90
    2f1a:	60 ed       	ldi	r22, 0xD0	; 208
    2f1c:	71 e0       	ldi	r23, 0x01	; 1
    2f1e:	0e 94 ce 16 	call	0x2d9c	; 0x2d9c <printCLILine(char, __FlashStringHelper const*)>
  Serial.println();
    2f22:	c8 01       	movw	r24, r16
    2f24:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
  }
    2f28:	1f 91       	pop	r17
    2f2a:	0f 91       	pop	r16
    2f2c:	08 95       	ret

00002f2e <handleLEARN(unsigned char)>:
#ifdef LEARN_BUTTON_AVAILABLE
// Handle learn button(s).
// First/primary button is 0, second is 1, etc.
// In simple mode: if in frost mode clear simple schedule else set repeat for every 24h from now.
// May be called from pushbutton or CLI UI components.
static void handleLEARN(const uint8_t which)
    2f2e:	1f 93       	push	r17
    2f30:	18 2f       	mov	r17, r24
  {
  // Set simple schedule starting every 24h from a little before now and running for an hour or so.  
  if(isWarmModeDebounced) { setSimpleSchedule(getMinutesSinceMidnightLT(), which); }
    2f32:	80 91 be 01 	lds	r24, 0x01BE
    2f36:	88 23       	and	r24, r24
    2f38:	31 f0       	breq	.+12     	; 0x2f46 <handleLEARN(unsigned char)+0x18>
    2f3a:	0e 94 56 13 	call	0x26ac	; 0x26ac <getMinutesSinceMidnightLT()>
    2f3e:	61 2f       	mov	r22, r17
    2f40:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <setSimpleSchedule(unsigned int, unsigned char)>
    2f44:	03 c0       	rjmp	.+6      	; 0x2f4c <handleLEARN(unsigned char)+0x1e>
  // Clear simple schedule.
  else { clearSimpleSchedule(which); }
    2f46:	81 2f       	mov	r24, r17
    2f48:	0e 94 70 14 	call	0x28e0	; 0x28e0 <clearSimpleSchedule(unsigned char)>
  }
    2f4c:	1f 91       	pop	r17
    2f4e:	08 95       	ret

00002f50 <serialStatusReport()>:

'HC' introduces the optional FHT8V house codes section, if supported and codes are set.
eg 'HC99 99'
HChc1 hc2 are the house codes 1 and 2 for an FHT8V valve.
*/
void serialStatusReport()
    2f50:	df 92       	push	r13
    2f52:	ef 92       	push	r14
    2f54:	ff 92       	push	r15
    2f56:	0f 93       	push	r16
    2f58:	1f 93       	push	r17
    2f5a:	cf 93       	push	r28
    2f5c:	df 93       	push	r29
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2f5e:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    2f62:	d8 2e       	mov	r13, r24

  // Aim to overlap CPU usage with characters being TXed for throughput determined primarily by output size and baud.

  Serial.print('=');
    2f64:	84 e1       	ldi	r24, 0x14	; 20
    2f66:	93 e0       	ldi	r25, 0x03	; 3
    2f68:	6d e3       	ldi	r22, 0x3D	; 61
    2f6a:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
#ifdef SUPPORT_BAKE
  Serial.print(inWarmModeDebounced() ? (inBakeModeDebounced() ? 'B' : 'W') : 'F');
    2f6e:	80 91 be 01 	lds	r24, 0x01BE
    2f72:	88 23       	and	r24, r24
    2f74:	11 f4       	brne	.+4      	; 0x2f7a <serialStatusReport()+0x2a>
    2f76:	66 e4       	ldi	r22, 0x46	; 70
    2f78:	07 c0       	rjmp	.+14     	; 0x2f88 <serialStatusReport()+0x38>
static uint_least8_t bakeCountdownM;
// If true then the unit is in raw 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
    2f7a:	80 91 c0 01 	lds	r24, 0x01C0
    2f7e:	88 23       	and	r24, r24
    2f80:	11 f4       	brne	.+4      	; 0x2f86 <serialStatusReport()+0x36>
    2f82:	67 e5       	ldi	r22, 0x57	; 87
    2f84:	01 c0       	rjmp	.+2      	; 0x2f88 <serialStatusReport()+0x38>
    2f86:	62 e4       	ldi	r22, 0x42	; 66

  // Aim to overlap CPU usage with characters being TXed for throughput determined primarily by output size and baud.

  Serial.print('=');
#ifdef SUPPORT_BAKE
  Serial.print(inWarmModeDebounced() ? (inBakeModeDebounced() ? 'B' : 'W') : 'F');
    2f88:	84 e1       	ldi	r24, 0x14	; 20
    2f8a:	93 e0       	ldi	r25, 0x03	; 3
    2f8c:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
#else
  Serial.print(inWarmModeDebounced() ? 'W' : 'F');
#endif
  Serial.print(getTRVPercentOpen()); Serial.print('%'); // Target valve position.
    2f90:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    2f94:	68 2f       	mov	r22, r24
    2f96:	84 e1       	ldi	r24, 0x14	; 20
    2f98:	93 e0       	ldi	r25, 0x03	; 3
    2f9a:	4a e0       	ldi	r20, 0x0A	; 10
    2f9c:	50 e0       	ldi	r21, 0x00	; 0
    2f9e:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
    2fa2:	84 e1       	ldi	r24, 0x14	; 20
    2fa4:	93 e0       	ldi	r25, 0x03	; 3
    2fa6:	65 e2       	ldi	r22, 0x25	; 37
    2fa8:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  const int temp = getTemperatureC16();
    2fac:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <getTemperatureC16()>
    2fb0:	8c 01       	movw	r16, r24
  Serial.print('@'); Serial.print(temp >> 4); Serial.print('C'); // Unrounded whole degrees C.
    2fb2:	84 e1       	ldi	r24, 0x14	; 20
    2fb4:	93 e0       	ldi	r25, 0x03	; 3
    2fb6:	60 e4       	ldi	r22, 0x40	; 64
    2fb8:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    2fbc:	b8 01       	movw	r22, r16
    2fbe:	84 e0       	ldi	r24, 0x04	; 4
    2fc0:	75 95       	asr	r23
    2fc2:	67 95       	ror	r22
    2fc4:	8a 95       	dec	r24
    2fc6:	e1 f7       	brne	.-8      	; 0x2fc0 <serialStatusReport()+0x70>
    2fc8:	84 e1       	ldi	r24, 0x14	; 20
    2fca:	93 e0       	ldi	r25, 0x03	; 3
    2fcc:	4a e0       	ldi	r20, 0x0A	; 10
    2fce:	50 e0       	ldi	r21, 0x00	; 0
    2fd0:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>
    2fd4:	84 e1       	ldi	r24, 0x14	; 20
    2fd6:	93 e0       	ldi	r25, 0x03	; 3
    2fd8:	63 e4       	ldi	r22, 0x43	; 67
    2fda:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
      Serial.print(temp & 0xf, HEX); // Show 16ths in hex.
    2fde:	0f 70       	andi	r16, 0x0F	; 15
    2fe0:	10 70       	andi	r17, 0x00	; 0
    2fe2:	84 e1       	ldi	r24, 0x14	; 20
    2fe4:	93 e0       	ldi	r25, 0x03	; 3
    2fe6:	b8 01       	movw	r22, r16
    2fe8:	40 e1       	ldi	r20, 0x10	; 16
    2fea:	50 e0       	ldi	r21, 0x00	; 0
    2fec:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>

  Serial.print(';'); // End of initial section.
    2ff0:	84 e1       	ldi	r24, 0x14	; 20
    2ff2:	93 e0       	ldi	r25, 0x03	; 3
    2ff4:	6b e3       	ldi	r22, 0x3B	; 59
    2ff6:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  const uint_least8_t hh = getHoursLT();
    2ffa:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <getHoursLT()>
    2ffe:	e8 2e       	mov	r14, r24
  const uint_least8_t mm = getMinutesLT();
    3000:	0e 94 5f 13 	call	0x26be	; 0x26be <getMinutesLT()>
    3004:	18 2f       	mov	r17, r24
  Serial.print('T'); Serial.print(hh); Serial_print_space(); Serial.print(mm);
    3006:	84 e1       	ldi	r24, 0x14	; 20
    3008:	93 e0       	ldi	r25, 0x03	; 3
    300a:	64 e5       	ldi	r22, 0x54	; 84
    300c:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    3010:	84 e1       	ldi	r24, 0x14	; 20
    3012:	93 e0       	ldi	r25, 0x03	; 3
    3014:	6e 2d       	mov	r22, r14
    3016:	4a e0       	ldi	r20, 0x0A	; 10
    3018:	50 e0       	ldi	r21, 0x00	; 0
    301a:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
    301e:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
    3022:	84 e1       	ldi	r24, 0x14	; 20
    3024:	93 e0       	ldi	r25, 0x03	; 3
    3026:	61 2f       	mov	r22, r17
    3028:	4a e0       	ldi	r20, 0x0A	; 10
    302a:	50 e0       	ldi	r21, 0x00	; 0
    302c:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
    3030:	ff 24       	eor	r15, r15

  // Show all schedules set.
  for(uint8_t scheduleNumber = 0; scheduleNumber < MAX_SIMPLE_SCHEDULES; ++scheduleNumber)
    {
    Serial_print_space();
    3032:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
    uint_least16_t startMinutesSinceMidnightLT = getSimpleScheduleOn(scheduleNumber);
    3036:	8f 2d       	mov	r24, r15
    3038:	0e 94 50 14 	call	0x28a0	; 0x28a0 <getSimpleScheduleOn(unsigned char)>
    303c:	fc 01       	movw	r30, r24
    const bool invalidStartTime = startMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int startH = invalidStartTime ? 255 : (startMinutesSinceMidnightLT / 60);
    303e:	85 e0       	ldi	r24, 0x05	; 5
    3040:	e0 3a       	cpi	r30, 0xA0	; 160
    3042:	f8 07       	cpc	r31, r24
    3044:	28 f0       	brcs	.+10     	; 0x3050 <serialStatusReport()+0x100>
    3046:	00 e0       	ldi	r16, 0x00	; 0
    3048:	10 e0       	ldi	r17, 0x00	; 0
    304a:	cf ef       	ldi	r28, 0xFF	; 255
    304c:	d0 e0       	ldi	r29, 0x00	; 0
    304e:	0c c0       	rjmp	.+24     	; 0x3068 <serialStatusReport()+0x118>
    3050:	cf 01       	movw	r24, r30
    3052:	6c e3       	ldi	r22, 0x3C	; 60
    3054:	70 e0       	ldi	r23, 0x00	; 0
    3056:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
    305a:	eb 01       	movw	r28, r22
    const int startM = invalidStartTime ? 0 : (startMinutesSinceMidnightLT % 60);
    305c:	cf 01       	movw	r24, r30
    305e:	6c e3       	ldi	r22, 0x3C	; 60
    3060:	70 e0       	ldi	r23, 0x00	; 0
    3062:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
    3066:	8c 01       	movw	r16, r24
    Serial.print('W'); Serial.print(startH); Serial_print_space(); Serial.print(startM);
    3068:	84 e1       	ldi	r24, 0x14	; 20
    306a:	93 e0       	ldi	r25, 0x03	; 3
    306c:	67 e5       	ldi	r22, 0x57	; 87
    306e:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    3072:	84 e1       	ldi	r24, 0x14	; 20
    3074:	93 e0       	ldi	r25, 0x03	; 3
    3076:	be 01       	movw	r22, r28
    3078:	4a e0       	ldi	r20, 0x0A	; 10
    307a:	50 e0       	ldi	r21, 0x00	; 0
    307c:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>
    3080:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
    3084:	84 e1       	ldi	r24, 0x14	; 20
    3086:	93 e0       	ldi	r25, 0x03	; 3
    3088:	b8 01       	movw	r22, r16
    308a:	4a e0       	ldi	r20, 0x0A	; 10
    308c:	50 e0       	ldi	r21, 0x00	; 0
    308e:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>
    Serial_print_space();
    3092:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
    uint_least16_t endMinutesSinceMidnightLT = getSimpleScheduleOff(scheduleNumber);
    3096:	8f 2d       	mov	r24, r15
    3098:	0e 94 95 14 	call	0x292a	; 0x292a <getSimpleScheduleOff(unsigned char)>
    309c:	fc 01       	movw	r30, r24
    const bool invalidEndTime = endMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int endH = invalidEndTime ? 255 : (endMinutesSinceMidnightLT / 60);
    309e:	85 e0       	ldi	r24, 0x05	; 5
    30a0:	e0 3a       	cpi	r30, 0xA0	; 160
    30a2:	f8 07       	cpc	r31, r24
    30a4:	28 f0       	brcs	.+10     	; 0x30b0 <serialStatusReport()+0x160>
    30a6:	00 e0       	ldi	r16, 0x00	; 0
    30a8:	10 e0       	ldi	r17, 0x00	; 0
    30aa:	cf ef       	ldi	r28, 0xFF	; 255
    30ac:	d0 e0       	ldi	r29, 0x00	; 0
    30ae:	0c c0       	rjmp	.+24     	; 0x30c8 <serialStatusReport()+0x178>
    30b0:	cf 01       	movw	r24, r30
    30b2:	6c e3       	ldi	r22, 0x3C	; 60
    30b4:	70 e0       	ldi	r23, 0x00	; 0
    30b6:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
    30ba:	eb 01       	movw	r28, r22
    const int endM = invalidEndTime ? 0 : (endMinutesSinceMidnightLT % 60);
    30bc:	cf 01       	movw	r24, r30
    30be:	6c e3       	ldi	r22, 0x3C	; 60
    30c0:	70 e0       	ldi	r23, 0x00	; 0
    30c2:	0e 94 0f 2c 	call	0x581e	; 0x581e <__udivmodhi4>
    30c6:	8c 01       	movw	r16, r24
    Serial.print('F'); Serial.print(endH); Serial_print_space(); Serial.print(endM);
    30c8:	84 e1       	ldi	r24, 0x14	; 20
    30ca:	93 e0       	ldi	r25, 0x03	; 3
    30cc:	66 e4       	ldi	r22, 0x46	; 70
    30ce:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    30d2:	84 e1       	ldi	r24, 0x14	; 20
    30d4:	93 e0       	ldi	r25, 0x03	; 3
    30d6:	be 01       	movw	r22, r28
    30d8:	4a e0       	ldi	r20, 0x0A	; 10
    30da:	50 e0       	ldi	r21, 0x00	; 0
    30dc:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>
    30e0:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
    30e4:	84 e1       	ldi	r24, 0x14	; 20
    30e6:	93 e0       	ldi	r25, 0x03	; 3
    30e8:	b8 01       	movw	r22, r16
    30ea:	4a e0       	ldi	r20, 0x0A	; 10
    30ec:	50 e0       	ldi	r21, 0x00	; 0
    30ee:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>
  const uint_least8_t hh = getHoursLT();
  const uint_least8_t mm = getMinutesLT();
  Serial.print('T'); Serial.print(hh); Serial_print_space(); Serial.print(mm);

  // Show all schedules set.
  for(uint8_t scheduleNumber = 0; scheduleNumber < MAX_SIMPLE_SCHEDULES; ++scheduleNumber)
    30f2:	f3 94       	inc	r15
    30f4:	82 e0       	ldi	r24, 0x02	; 2
    30f6:	f8 16       	cp	r15, r24
    30f8:	09 f0       	breq	.+2      	; 0x30fc <serialStatusReport()+0x1ac>
    30fa:	9b cf       	rjmp	.-202    	; 0x3032 <serialStatusReport()+0xe2>
    const bool invalidEndTime = endMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int endH = invalidEndTime ? 255 : (endMinutesSinceMidnightLT / 60);
    const int endM = invalidEndTime ? 0 : (endMinutesSinceMidnightLT % 60);
    Serial.print('F'); Serial.print(endH); Serial_print_space(); Serial.print(endM);
    }
  if(isAnyScheduleOnWARMNow()) { Serial.print('*'); } // Indicate at least one schedule should be on now.
    30fc:	0e 94 b7 14 	call	0x296e	; 0x296e <isAnyScheduleOnWARMNow()>
    3100:	88 23       	and	r24, r24
    3102:	29 f0       	breq	.+10     	; 0x310e <serialStatusReport()+0x1be>
    3104:	84 e1       	ldi	r24, 0x14	; 20
    3106:	93 e0       	ldi	r25, 0x03	; 3
    3108:	6a e2       	ldi	r22, 0x2A	; 42
    310a:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>

#ifdef SETTABLE_TARGET_TEMPERATURES // Show thresholds and current target since no longer so easily deduced.
  Serial.print(';'); // Terminate previous section.
    310e:	84 e1       	ldi	r24, 0x14	; 20
    3110:	93 e0       	ldi	r25, 0x03	; 3
    3112:	6b e3       	ldi	r22, 0x3B	; 59
    3114:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  Serial.print('S'); // Current settable temperature target, and FROST and WARM settings.
    3118:	84 e1       	ldi	r24, 0x14	; 20
    311a:	93 e0       	ldi	r25, 0x03	; 3
    311c:	63 e5       	ldi	r22, 0x53	; 83
    311e:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  Serial.print(getTargetTempC());
    3122:	0e 94 33 04 	call	0x866	; 0x866 <getTargetTempC()>
    3126:	68 2f       	mov	r22, r24
    3128:	84 e1       	ldi	r24, 0x14	; 20
    312a:	93 e0       	ldi	r25, 0x03	; 3
    312c:	4a e0       	ldi	r20, 0x0A	; 10
    312e:	50 e0       	ldi	r21, 0x00	; 0
    3130:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
  Serial_print_space();
    3134:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
  Serial.print(getFROSTTargetC());
    3138:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <getFROSTTargetC()>
    313c:	68 2f       	mov	r22, r24
    313e:	84 e1       	ldi	r24, 0x14	; 20
    3140:	93 e0       	ldi	r25, 0x03	; 3
    3142:	4a e0       	ldi	r20, 0x0A	; 10
    3144:	50 e0       	ldi	r21, 0x00	; 0
    3146:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
  Serial_print_space();
    314a:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
  Serial.print(getWARMTargetC());
    314e:	0e 94 04 05 	call	0xa08	; 0xa08 <getWARMTargetC()>
    3152:	68 2f       	mov	r22, r24
    3154:	84 e1       	ldi	r24, 0x14	; 20
    3156:	93 e0       	ldi	r25, 0x03	; 3
    3158:	4a e0       	ldi	r20, 0x0A	; 10
    315a:	50 e0       	ldi	r21, 0x00	; 0
    315c:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
  Serial_print_space();
    3160:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
  // Show bias.
  Serial.print(hasEcoBias() ? 'e' : 'c'); // Show eco/comfort bias.
    3164:	0e 94 f5 04 	call	0x9ea	; 0x9ea <hasEcoBias()>
    3168:	88 23       	and	r24, r24
    316a:	11 f4       	brne	.+4      	; 0x3170 <serialStatusReport()+0x220>
    316c:	63 e6       	ldi	r22, 0x63	; 99
    316e:	01 c0       	rjmp	.+2      	; 0x3172 <serialStatusReport()+0x222>
    3170:	65 e6       	ldi	r22, 0x65	; 101
    3172:	84 e1       	ldi	r24, 0x14	; 20
    3174:	93 e0       	ldi	r25, 0x03	; 3
    3176:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  // Show warming predictions.
  Serial.print(shouldBeWarmedAtHour(hh) ? 'w' : 'f');
    317a:	8e 2d       	mov	r24, r14
    317c:	0e 94 13 05 	call	0xa26	; 0xa26 <shouldBeWarmedAtHour(unsigned char)>
    3180:	88 23       	and	r24, r24
    3182:	11 f4       	brne	.+4      	; 0x3188 <serialStatusReport()+0x238>
    3184:	66 e6       	ldi	r22, 0x66	; 102
    3186:	01 c0       	rjmp	.+2      	; 0x318a <serialStatusReport()+0x23a>
    3188:	67 e7       	ldi	r22, 0x77	; 119
    318a:	84 e1       	ldi	r24, 0x14	; 20
    318c:	93 e0       	ldi	r25, 0x03	; 3
    318e:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  Serial.print(shouldBeWarmedAtHour(hh < 23 ? (hh+1) : 0) ? 'w' : 'f');
    3192:	86 e1       	ldi	r24, 0x16	; 22
    3194:	8e 15       	cp	r24, r14
    3196:	10 f4       	brcc	.+4      	; 0x319c <serialStatusReport()+0x24c>
    3198:	80 e0       	ldi	r24, 0x00	; 0
    319a:	02 c0       	rjmp	.+4      	; 0x31a0 <serialStatusReport()+0x250>
    319c:	8e 2d       	mov	r24, r14
    319e:	8f 5f       	subi	r24, 0xFF	; 255
    31a0:	0e 94 13 05 	call	0xa26	; 0xa26 <shouldBeWarmedAtHour(unsigned char)>
    31a4:	88 23       	and	r24, r24
    31a6:	11 f4       	brne	.+4      	; 0x31ac <serialStatusReport()+0x25c>
    31a8:	66 e6       	ldi	r22, 0x66	; 102
    31aa:	01 c0       	rjmp	.+2      	; 0x31ae <serialStatusReport()+0x25e>
    31ac:	67 e7       	ldi	r22, 0x77	; 119
    31ae:	84 e1       	ldi	r24, 0x14	; 20
    31b0:	93 e0       	ldi	r25, 0x03	; 3
    31b2:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  // Show occupancy if known.
  if(isLikelyOccupied()) { Serial.print(isLikelyRecentlyOccupied() ? 'O' : 'o'); } // Show room occupied and how recently.
    31b6:	0e 94 40 04 	call	0x880	; 0x880 <isLikelyOccupied()>
    31ba:	88 23       	and	r24, r24
    31bc:	59 f0       	breq	.+22     	; 0x31d4 <serialStatusReport()+0x284>
    31be:	0e 94 45 04 	call	0x88a	; 0x88a <isLikelyRecentlyOccupied()>
    31c2:	88 23       	and	r24, r24
    31c4:	11 f4       	brne	.+4      	; 0x31ca <serialStatusReport()+0x27a>
    31c6:	6f e6       	ldi	r22, 0x6F	; 111
    31c8:	01 c0       	rjmp	.+2      	; 0x31cc <serialStatusReport()+0x27c>
    31ca:	6f e4       	ldi	r22, 0x4F	; 79
    31cc:	84 e1       	ldi	r24, 0x14	; 20
    31ce:	93 e0       	ldi	r25, 0x03	; 3
    31d0:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
#endif

#if defined(ENABLE_BOILER_HUB)
  // Print optional hub boiler-on-time section if apparently set (non-zero) and thus in hub mode.
  const uint8_t boilerOnMinutes = getMinBoilerOnMinutes();
    31d4:	0e 94 36 04 	call	0x86c	; 0x86c <getMinBoilerOnMinutes()>
    31d8:	18 2f       	mov	r17, r24
  if(boilerOnMinutes != 0)
    31da:	88 23       	and	r24, r24
    31dc:	89 f0       	breq	.+34     	; 0x3200 <serialStatusReport()+0x2b0>
    {
    Serial.print(';'); // Terminate previous section.
    31de:	84 e1       	ldi	r24, 0x14	; 20
    31e0:	93 e0       	ldi	r25, 0x03	; 3
    31e2:	6b e3       	ldi	r22, 0x3B	; 59
    31e4:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    Serial.print('C'); // Indicate central hub mode available.
    31e8:	84 e1       	ldi	r24, 0x14	; 20
    31ea:	93 e0       	ldi	r25, 0x03	; 3
    31ec:	63 e4       	ldi	r22, 0x43	; 67
    31ee:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    Serial.print(boilerOnMinutes); // Show min 'on' time, or zero if disabled.
    31f2:	84 e1       	ldi	r24, 0x14	; 20
    31f4:	93 e0       	ldi	r25, 0x03	; 3
    31f6:	61 2f       	mov	r22, r17
    31f8:	4a e0       	ldi	r20, 0x0A	; 10
    31fa:	50 e0       	ldi	r21, 0x00	; 0
    31fc:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
    }
#endif

#if defined(USE_MODULE_FHT8VSIMPLE)
  // Print optional house code section if codes set.
  const uint8_t hc1 = FHT8VGetHC1();
    3200:	0e 94 a1 08 	call	0x1142	; 0x1142 <FHT8VGetHC1()>
    3204:	18 2f       	mov	r17, r24
  if(hc1 != 255)
    3206:	8f 3f       	cpi	r24, 0xFF	; 255
    3208:	41 f1       	breq	.+80     	; 0x325a <serialStatusReport()+0x30a>
    {
    Serial.print(';'); // Terminate previous section.
    320a:	84 e1       	ldi	r24, 0x14	; 20
    320c:	93 e0       	ldi	r25, 0x03	; 3
    320e:	6b e3       	ldi	r22, 0x3B	; 59
    3210:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    Serial.print(F("HC"));
    3214:	84 e1       	ldi	r24, 0x14	; 20
    3216:	93 e0       	ldi	r25, 0x03	; 3
    3218:	61 ec       	ldi	r22, 0xC1	; 193
    321a:	73 e0       	ldi	r23, 0x03	; 3
    321c:	0e 94 05 29 	call	0x520a	; 0x520a <Print::print(__FlashStringHelper const*)>
    Serial.print(hc1);
    3220:	84 e1       	ldi	r24, 0x14	; 20
    3222:	93 e0       	ldi	r25, 0x03	; 3
    3224:	61 2f       	mov	r22, r17
    3226:	4a e0       	ldi	r20, 0x0A	; 10
    3228:	50 e0       	ldi	r21, 0x00	; 0
    322a:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
    Serial_print_space();
    322e:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
    Serial.print(FHT8VGetHC2());
    3232:	0e 94 aa 08 	call	0x1154	; 0x1154 <FHT8VGetHC2()>
    3236:	68 2f       	mov	r22, r24
    3238:	84 e1       	ldi	r24, 0x14	; 20
    323a:	93 e0       	ldi	r25, 0x03	; 3
    323c:	4a e0       	ldi	r20, 0x0A	; 10
    323e:	50 e0       	ldi	r21, 0x00	; 0
    3240:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
    if(!isSyncedWithFHT8V())
    3244:	0e 94 b3 08 	call	0x1166	; 0x1166 <isSyncedWithFHT8V()>
    3248:	88 23       	and	r24, r24
    324a:	39 f4       	brne	.+14     	; 0x325a <serialStatusReport()+0x30a>
      {
      Serial_print_space();
    324c:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
      Serial.print('s'); // Indicate syncing with trailing lower-case 's' in field...
    3250:	84 e1       	ldi	r24, 0x14	; 20
    3252:	93 e0       	ldi	r25, 0x03	; 3
    3254:	63 e7       	ldi	r22, 0x73	; 115
    3256:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
      }
    }
#endif

  // Print optional min-valve-percentage open section if not at default value.
  const uint8_t minValvePcOpen = getMinValvePcReallyOpen();
    325a:	0e 94 b3 04 	call	0x966	; 0x966 <getMinValvePcReallyOpen()>
    325e:	18 2f       	mov	r17, r24
  if(DEFAULT_MIN_VALVE_PC_REALLY_OPEN != minValvePcOpen)
    3260:	8a 30       	cpi	r24, 0x0A	; 10
    3262:	89 f0       	breq	.+34     	; 0x3286 <serialStatusReport()+0x336>
    {
    Serial.print(';'); // Terminate previous section.
    3264:	84 e1       	ldi	r24, 0x14	; 20
    3266:	93 e0       	ldi	r25, 0x03	; 3
    3268:	6b e3       	ldi	r22, 0x3B	; 59
    326a:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    Serial.print('O');
    326e:	84 e1       	ldi	r24, 0x14	; 20
    3270:	93 e0       	ldi	r25, 0x03	; 3
    3272:	6f e4       	ldi	r22, 0x4F	; 79
    3274:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    Serial.print(minValvePcOpen);
    3278:	84 e1       	ldi	r24, 0x14	; 20
    327a:	93 e0       	ldi	r25, 0x03	; 3
    327c:	61 2f       	mov	r22, r17
    327e:	4a e0       	ldi	r20, 0x0A	; 10
    3280:	50 e0       	ldi	r21, 0x00	; 0
    3282:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
    }

  // Terminate line.
  Serial.println();
    3286:	84 e1       	ldi	r24, 0x14	; 20
    3288:	93 e0       	ldi	r25, 0x03	; 3
    328a:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>

  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  flushSerialSCTSensitive();
    328e:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>

  if(neededWaking) { powerDownSerial(); }
    3292:	dd 20       	and	r13, r13
    3294:	11 f0       	breq	.+4      	; 0x329a <serialStatusReport()+0x34a>
    3296:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  }
    329a:	df 91       	pop	r29
    329c:	cf 91       	pop	r28
    329e:	1f 91       	pop	r17
    32a0:	0f 91       	pop	r16
    32a2:	ff 90       	pop	r15
    32a4:	ef 90       	pop	r14
    32a6:	df 90       	pop	r13
    32a8:	08 95       	ret

000032aa <pollCLI(unsigned char)>:
#endif
// Used to poll user side for CLI input until specified sub-cycle time.
// A period of less than (say) 500ms will be difficult for direct human response on a raw terminal.
// A period of less than (say) 100ms is not recommended to avoid possibility of overrun on long interactions.
// NOT RENTRANT (eg uses static state for speed and code space).
void pollCLI(const uint8_t maxSCT)
    32aa:	bf 92       	push	r11
    32ac:	cf 92       	push	r12
    32ae:	df 92       	push	r13
    32b0:	ef 92       	push	r14
    32b2:	ff 92       	push	r15
    32b4:	0f 93       	push	r16
    32b6:	1f 93       	push	r17
    32b8:	df 93       	push	r29
    32ba:	cf 93       	push	r28
    32bc:	00 d0       	rcall	.+0      	; 0x32be <pollCLI(unsigned char)+0x14>
    32be:	00 d0       	rcall	.+0      	; 0x32c0 <pollCLI(unsigned char)+0x16>
    32c0:	00 d0       	rcall	.+0      	; 0x32c2 <pollCLI(unsigned char)+0x18>
    32c2:	cd b7       	in	r28, 0x3d	; 61
    32c4:	de b7       	in	r29, 0x3e	; 62
  {
  // Compute safe limit time given granularity of sleep and buffer fill.
  const uint8_t targetMaxSCT = (maxSCT <= MIN_POLL_SCT) ? ((uint8_t) 0) : ((uint8_t) (maxSCT - 1 - MIN_POLL_SCT));
    32c6:	83 30       	cpi	r24, 0x03	; 3
    32c8:	10 f4       	brcc	.+4      	; 0x32ce <pollCLI(unsigned char)+0x24>
    32ca:	00 e0       	ldi	r16, 0x00	; 0
    32cc:	02 c0       	rjmp	.+4      	; 0x32d2 <pollCLI(unsigned char)+0x28>
    32ce:	08 2f       	mov	r16, r24
    32d0:	03 50       	subi	r16, 0x03	; 3
  if(getSubCycleTime() >= targetMaxSCT) { return; } // Too short to try.
    32d2:	80 91 b2 00 	lds	r24, 0x00B2
    32d6:	80 17       	cp	r24, r16
    32d8:	08 f0       	brcs	.+2      	; 0x32dc <pollCLI(unsigned char)+0x32>
    32da:	ad c2       	rjmp	.+1370   	; 0x3836 <pollCLI(unsigned char)+0x58c>

  const bool neededWaking = powerUpSerialIfDisabled();
    32dc:	0e 94 6e 10 	call	0x20dc	; 0x20dc <powerUpSerialIfDisabled()>
    32e0:	b8 2e       	mov	r11, r24
    32e2:	04 c0       	rjmp	.+8      	; 0x32ec <pollCLI(unsigned char)+0x42>

  // Purge any stray pending input, such as a trailing LF from previous input.
  while(Serial.available() > 0) { Serial.read(); }
    32e4:	84 e1       	ldi	r24, 0x14	; 20
    32e6:	93 e0       	ldi	r25, 0x03	; 3
    32e8:	0e 94 fd 27 	call	0x4ffa	; 0x4ffa <HardwareSerial::read()>
    32ec:	84 e1       	ldi	r24, 0x14	; 20
    32ee:	93 e0       	ldi	r25, 0x03	; 3
    32f0:	0e 94 cc 27 	call	0x4f98	; 0x4f98 <HardwareSerial::available()>
    32f4:	18 16       	cp	r1, r24
    32f6:	19 06       	cpc	r1, r25
    32f8:	ac f3       	brlt	.-22     	; 0x32e4 <pollCLI(unsigned char)+0x3a>

  // Generate and flush prompt character to the user, after a CRLF to reduce ambiguity.
  Serial.println();
    32fa:	84 e1       	ldi	r24, 0x14	; 20
    32fc:	93 e0       	ldi	r25, 0x03	; 3
    32fe:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
  Serial.print(CLIPromptChar);
    3302:	84 e1       	ldi	r24, 0x14	; 20
    3304:	93 e0       	ldi	r25, 0x03	; 3
    3306:	6e e3       	ldi	r22, 0x3E	; 62
    3308:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
  // Idle a short while to try to save energy, waiting for serial TX end and possible RX response start.
  flushSerialSCTSensitive();
    330c:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>
    3310:	10 e0       	ldi	r17, 0x00	; 0
  //Serial.setTimeout(timeoutms); const int n = Serial.readBytesUntil('\r', buf, MAXIMUM_CLI_RESPONSE_CHARS);
  uint8_t n = 0;
  while(n < MAXIMUM_CLI_RESPONSE_CHARS)
    {
    // Read next character if immediately available.
    if(Serial.available() > 0)
    3312:	84 e1       	ldi	r24, 0x14	; 20
    3314:	93 e0       	ldi	r25, 0x03	; 3
    3316:	0e 94 cc 27 	call	0x4f98	; 0x4f98 <HardwareSerial::available()>
    331a:	18 16       	cp	r1, r24
    331c:	19 06       	cpc	r1, r25
    331e:	8c f4       	brge	.+34     	; 0x3342 <pollCLI(unsigned char)+0x98>
      {
      const int ic = Serial.read();
    3320:	84 e1       	ldi	r24, 0x14	; 20
    3322:	93 e0       	ldi	r25, 0x03	; 3
    3324:	0e 94 fd 27 	call	0x4ffa	; 0x4ffa <HardwareSerial::read()>
      if(('\r' == ic) || ('\n' == ic)) { break; } // Stop at CR, eg from CRLF, or LF.
    3328:	8d 30       	cpi	r24, 0x0D	; 13
    332a:	91 05       	cpc	r25, r1
    332c:	c1 f0       	breq	.+48     	; 0x335e <pollCLI(unsigned char)+0xb4>
    332e:	8a 30       	cpi	r24, 0x0A	; 10
    3330:	91 05       	cpc	r25, r1
    3332:	a9 f0       	breq	.+42     	; 0x335e <pollCLI(unsigned char)+0xb4>
      buf[n++] = (char) ic;
    3334:	e1 2f       	mov	r30, r17
    3336:	f0 e0       	ldi	r31, 0x00	; 0
    3338:	ec 54       	subi	r30, 0x4C	; 76
    333a:	fe 4f       	sbci	r31, 0xFE	; 254
    333c:	80 83       	st	Z, r24
    333e:	1f 5f       	subi	r17, 0xFF	; 255
    3340:	0b c0       	rjmp	.+22     	; 0x3358 <pollCLI(unsigned char)+0xae>
      continue;
      }
    // Quit WITHOUT PROCESSING THE POSSIBLY-INCOMPLETE INPUT if time limit is hit (or very close).
    const uint8_t sct = getSubCycleTime();
    3342:	80 91 b2 00 	lds	r24, 0x00B2
    if(sct >= targetMaxSCT)
    3346:	80 17       	cp	r24, r16
    3348:	08 f0       	brcs	.+2      	; 0x334c <pollCLI(unsigned char)+0xa2>
    334a:	5f c2       	rjmp	.+1214   	; 0x380a <pollCLI(unsigned char)+0x560>
    334c:	81 e0       	ldi	r24, 0x01	; 1
    334e:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <idleCPU(signed char)>
    3352:	81 e0       	ldi	r24, 0x01	; 1
    3354:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <pollIO(bool)>
  // Read a line up to a terminating CR, either on its own or as part of CRLF.
  // (Note that command content and timing may be useful to fold into PRNG entropy pool.)
  static char buf[MAXIMUM_CLI_RESPONSE_CHARS+1]; // Note: static state, efficient for small command lines.  Space for terminating '\0'.
  //Serial.setTimeout(timeoutms); const int n = Serial.readBytesUntil('\r', buf, MAXIMUM_CLI_RESPONSE_CHARS);
  uint8_t n = 0;
  while(n < MAXIMUM_CLI_RESPONSE_CHARS)
    3358:	19 30       	cpi	r17, 0x09	; 9
    335a:	d8 f2       	brcs	.-74     	; 0x3312 <pollCLI(unsigned char)+0x68>
    335c:	03 c0       	rjmp	.+6      	; 0x3364 <pollCLI(unsigned char)+0xba>
#else
    burnHundredsOfCyclesProductivelyAndPoll(); // Use time time to poll for I/O, etc.
#endif
    }

  if(n > 0)
    335e:	11 23       	and	r17, r17
    3360:	09 f4       	brne	.+2      	; 0x3364 <pollCLI(unsigned char)+0xba>
    3362:	53 c2       	rjmp	.+1190   	; 0x380a <pollCLI(unsigned char)+0x560>
    {
    // Restart the CLI timer on receipt of plausible (ASCII) input (cf noise from UART floating or starting up),
    // Else print a very brief low-CPU-cost help message and give up as efficiently and safely and quickly as possible.
    const char firstChar = buf[0];
    const bool plausibleCommand = ((firstChar >= '?') && (firstChar <= 'z'));
    if(plausibleCommand) { resetCLIActiveTimer(); }
    3364:	80 91 b4 01 	lds	r24, 0x01B4
    3368:	8f 53       	subi	r24, 0x3F	; 63
    336a:	8c 33       	cpi	r24, 0x3C	; 60
    336c:	08 f0       	brcs	.+2      	; 0x3370 <pollCLI(unsigned char)+0xc6>
    336e:	43 c0       	rjmp	.+134    	; 0x33f6 <pollCLI(unsigned char)+0x14c>
// Starts up with full value to allow easy set of time, etc, without specially activating CLI.
#define CLI_DEFAULT_TIMEOUT_M 2
static uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
static void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    3370:	82 e0       	ldi	r24, 0x02	; 2
    3372:	80 93 04 01 	sts	0x0104, r24
      if(neededWaking) { powerDownSerial(); }
      return;
      }

    // Null-terminate the command line.
    buf[n] = '\0';
    3376:	e1 2f       	mov	r30, r17
    3378:	f0 e0       	ldi	r31, 0x00	; 0
    337a:	ec 54       	subi	r30, 0x4C	; 76
    337c:	fe 4f       	sbci	r31, 0xFE	; 254
    337e:	10 82       	st	Z, r1

    // Force to upper-case and echo the line received.
    strupr(buf);
    3380:	84 eb       	ldi	r24, 0xB4	; 180
    3382:	91 e0       	ldi	r25, 0x01	; 1
    3384:	0e 94 be 03 	call	0x77c	; 0x77c <strupr>
    Serial.println(buf);
    3388:	84 e1       	ldi	r24, 0x14	; 20
    338a:	93 e0       	ldi	r25, 0x03	; 3
    338c:	64 eb       	ldi	r22, 0xB4	; 180
    338e:	71 e0       	ldi	r23, 0x01	; 1
    3390:	0e 94 6c 2a 	call	0x54d8	; 0x54d8 <Print::println(char const*)>

    // Process the input received, with action based on the first char...
    bool showStatus = true; // Default to showing status.
    switch(buf[0])
    3394:	80 91 b4 01 	lds	r24, 0x01B4
    3398:	80 35       	cpi	r24, 0x50	; 80
    339a:	09 f4       	brne	.+2      	; 0x339e <pollCLI(unsigned char)+0xf4>
    339c:	41 c1       	rjmp	.+642    	; 0x3620 <pollCLI(unsigned char)+0x376>
    339e:	81 35       	cpi	r24, 0x51	; 81
    33a0:	b4 f4       	brge	.+44     	; 0x33ce <pollCLI(unsigned char)+0x124>
    33a2:	86 34       	cpi	r24, 0x46	; 70
    33a4:	09 f4       	brne	.+2      	; 0x33a8 <pollCLI(unsigned char)+0xfe>
    33a6:	d3 c0       	rjmp	.+422    	; 0x354e <pollCLI(unsigned char)+0x2a4>
    33a8:	87 34       	cpi	r24, 0x47	; 71
    33aa:	44 f4       	brge	.+16     	; 0x33bc <pollCLI(unsigned char)+0x112>
    33ac:	84 34       	cpi	r24, 0x44	; 68
    33ae:	09 f4       	brne	.+2      	; 0x33b2 <pollCLI(unsigned char)+0x108>
    33b0:	65 c0       	rjmp	.+202    	; 0x347c <pollCLI(unsigned char)+0x1d2>
    33b2:	85 34       	cpi	r24, 0x45	; 69
    33b4:	e4 f5       	brge	.+120    	; 0x342e <pollCLI(unsigned char)+0x184>
    33b6:	83 34       	cpi	r24, 0x43	; 67
    33b8:	19 f5       	brne	.+70     	; 0x3400 <pollCLI(unsigned char)+0x156>
    33ba:	25 c0       	rjmp	.+74     	; 0x3406 <pollCLI(unsigned char)+0x15c>
    33bc:	8c 34       	cpi	r24, 0x4C	; 76
    33be:	09 f4       	brne	.+2      	; 0x33c2 <pollCLI(unsigned char)+0x118>
    33c0:	07 c1       	rjmp	.+526    	; 0x35d0 <pollCLI(unsigned char)+0x326>
    33c2:	8f 34       	cpi	r24, 0x4F	; 79
    33c4:	09 f4       	brne	.+2      	; 0x33c8 <pollCLI(unsigned char)+0x11e>
    33c6:	18 c1       	rjmp	.+560    	; 0x35f8 <pollCLI(unsigned char)+0x34e>
    33c8:	88 34       	cpi	r24, 0x48	; 72
    33ca:	d1 f4       	brne	.+52     	; 0x3400 <pollCLI(unsigned char)+0x156>
    33cc:	c5 c0       	rjmp	.+394    	; 0x3558 <pollCLI(unsigned char)+0x2ae>
    33ce:	84 35       	cpi	r24, 0x54	; 84
    33d0:	09 f4       	brne	.+2      	; 0x33d4 <pollCLI(unsigned char)+0x12a>
    33d2:	b0 c1       	rjmp	.+864    	; 0x3734 <pollCLI(unsigned char)+0x48a>
    33d4:	85 35       	cpi	r24, 0x55	; 85
    33d6:	34 f4       	brge	.+12     	; 0x33e4 <pollCLI(unsigned char)+0x13a>
    33d8:	82 35       	cpi	r24, 0x52	; 82
    33da:	61 f1       	breq	.+88     	; 0x3434 <pollCLI(unsigned char)+0x18a>
    33dc:	83 35       	cpi	r24, 0x53	; 83
    33de:	0c f0       	brlt	.+2      	; 0x33e2 <pollCLI(unsigned char)+0x138>
    33e0:	69 c1       	rjmp	.+722    	; 0x36b4 <pollCLI(unsigned char)+0x40a>
    33e2:	61 c1       	rjmp	.+706    	; 0x36a6 <pollCLI(unsigned char)+0x3fc>
    33e4:	87 35       	cpi	r24, 0x57	; 87
    33e6:	09 f4       	brne	.+2      	; 0x33ea <pollCLI(unsigned char)+0x140>
    33e8:	d6 c1       	rjmp	.+940    	; 0x3796 <pollCLI(unsigned char)+0x4ec>
    33ea:	8a 35       	cpi	r24, 0x5A	; 90
    33ec:	09 f4       	brne	.+2      	; 0x33f0 <pollCLI(unsigned char)+0x146>
    33ee:	db c1       	rjmp	.+950    	; 0x37a6 <pollCLI(unsigned char)+0x4fc>
    33f0:	86 35       	cpi	r24, 0x56	; 86
    33f2:	31 f4       	brne	.+12     	; 0x3400 <pollCLI(unsigned char)+0x156>
    33f4:	cd c1       	rjmp	.+922    	; 0x3790 <pollCLI(unsigned char)+0x4e6>
    const char firstChar = buf[0];
    const bool plausibleCommand = ((firstChar >= '?') && (firstChar <= 'z'));
    if(plausibleCommand) { resetCLIActiveTimer(); }
    else
      {
      Serial.println(F("? for CLI help"));
    33f6:	84 e1       	ldi	r24, 0x14	; 20
    33f8:	93 e0       	ldi	r25, 0x03	; 3
    33fa:	61 ec       	ldi	r22, 0xC1	; 193
    33fc:	71 e0       	ldi	r23, 0x01	; 1
    33fe:	02 c2       	rjmp	.+1028   	; 0x3804 <pollCLI(unsigned char)+0x55a>
    bool showStatus = true; // Default to showing status.
    switch(buf[0])
      {
      // Explicit request for help, or unrecognised first character.
      // Avoid showing status as may already be rather a lot of output.
      default: case '?': { dumpCLIUsage(); showStatus = false; break; }
    3400:	0e 94 23 17 	call	0x2e46	; 0x2e46 <dumpCLIUsage()>
    3404:	fb c1       	rjmp	.+1014   	; 0x37fc <pollCLI(unsigned char)+0x552>
      case 'C':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "C 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    3406:	13 30       	cpi	r17, 0x03	; 3
    3408:	08 f4       	brcc	.+2      	; 0x340c <pollCLI(unsigned char)+0x162>
    340a:	12 c2       	rjmp	.+1060   	; 0x3830 <pollCLI(unsigned char)+0x586>
    340c:	86 eb       	ldi	r24, 0xB6	; 182
    340e:	91 e0       	ldi	r25, 0x01	; 1
    3410:	60 e0       	ldi	r22, 0x00	; 0
    3412:	71 e0       	ldi	r23, 0x01	; 1
    3414:	ae 01       	movw	r20, r28
    3416:	4f 5f       	subi	r20, 0xFF	; 255
    3418:	5f 4f       	sbci	r21, 0xFF	; 255
    341a:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    341e:	00 97       	sbiw	r24, 0x00	; 0
    3420:	09 f4       	brne	.+2      	; 0x3424 <pollCLI(unsigned char)+0x17a>
    3422:	06 c2       	rjmp	.+1036   	; 0x3830 <pollCLI(unsigned char)+0x586>
          {
          const uint8_t m = (uint8_t) atoi(tok1);
    3424:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
          setMinBoilerOnMinutes(m);
    3428:	0e 94 ee 04 	call	0x9dc	; 0x9dc <setMinBoilerOnMinutes(unsigned char)>
    342c:	01 c2       	rjmp	.+1026   	; 0x3830 <pollCLI(unsigned char)+0x586>
        break;
        }
#endif

      // Exit/deactivate CLI immediately.
      case 'E': { CLITimeoutM = 0; break; }
    342e:	10 92 04 01 	sts	0x0104, r1
    3432:	fe c1       	rjmp	.+1020   	; 0x3830 <pollCLI(unsigned char)+0x586>
      case 'R':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "R 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    3434:	13 30       	cpi	r17, 0x03	; 3
    3436:	08 f4       	brcc	.+2      	; 0x343a <pollCLI(unsigned char)+0x190>
    3438:	fb c1       	rjmp	.+1014   	; 0x3830 <pollCLI(unsigned char)+0x586>
    343a:	86 eb       	ldi	r24, 0xB6	; 182
    343c:	91 e0       	ldi	r25, 0x01	; 1
    343e:	60 e0       	ldi	r22, 0x00	; 0
    3440:	71 e0       	ldi	r23, 0x01	; 1
    3442:	ae 01       	movw	r20, r28
    3444:	4f 5f       	subi	r20, 0xFF	; 255
    3446:	5f 4f       	sbci	r21, 0xFF	; 255
    3448:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    344c:	00 97       	sbiw	r24, 0x00	; 0
    344e:	09 f4       	brne	.+2      	; 0x3452 <pollCLI(unsigned char)+0x1a8>
    3450:	ef c1       	rjmp	.+990    	; 0x3830 <pollCLI(unsigned char)+0x586>
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
    3452:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    3456:	08 2f       	mov	r16, r24
    3458:	10 e0       	ldi	r17, 0x00	; 0
          for(uint8_t hh = 0; hh < 24; ++hh)
            { Serial.print(getByHourStat(hh, setN)); Serial_print_space(); }
    345a:	81 2f       	mov	r24, r17
    345c:	60 2f       	mov	r22, r16
    345e:	0e 94 51 04 	call	0x8a2	; 0x8a2 <getByHourStat(unsigned char, unsigned char)>
    3462:	68 2f       	mov	r22, r24
    3464:	84 e1       	ldi	r24, 0x14	; 20
    3466:	93 e0       	ldi	r25, 0x03	; 3
    3468:	4a e0       	ldi	r20, 0x0A	; 10
    346a:	50 e0       	ldi	r21, 0x00	; 0
    346c:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
    3470:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "R 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
          for(uint8_t hh = 0; hh < 24; ++hh)
    3474:	1f 5f       	subi	r17, 0xFF	; 255
    3476:	18 31       	cpi	r17, 0x18	; 24
    3478:	81 f7       	brne	.-32     	; 0x345a <pollCLI(unsigned char)+0x1b0>
    347a:	57 c1       	rjmp	.+686    	; 0x372a <pollCLI(unsigned char)+0x480>
      case 'D':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "D 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    347c:	13 30       	cpi	r17, 0x03	; 3
    347e:	08 f4       	brcc	.+2      	; 0x3482 <pollCLI(unsigned char)+0x1d8>
    3480:	bd c1       	rjmp	.+890    	; 0x37fc <pollCLI(unsigned char)+0x552>
    3482:	86 eb       	ldi	r24, 0xB6	; 182
    3484:	91 e0       	ldi	r25, 0x01	; 1
    3486:	60 e0       	ldi	r22, 0x00	; 0
    3488:	71 e0       	ldi	r23, 0x01	; 1
    348a:	ae 01       	movw	r20, r28
    348c:	4f 5f       	subi	r20, 0xFF	; 255
    348e:	5f 4f       	sbci	r21, 0xFF	; 255
    3490:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    3494:	00 97       	sbiw	r24, 0x00	; 0
    3496:	09 f4       	brne	.+2      	; 0x349a <pollCLI(unsigned char)+0x1f0>
    3498:	b1 c1       	rjmp	.+866    	; 0x37fc <pollCLI(unsigned char)+0x552>
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
    349a:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    349e:	08 2f       	mov	r16, r24
          const uint8_t thisHH = getHoursLT();
    34a0:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <getHoursLT()>
          const uint8_t lastHH = (thisHH > 0) ? (thisHH-1) : 23;
    34a4:	88 23       	and	r24, r24
    34a6:	19 f4       	brne	.+6      	; 0x34ae <pollCLI(unsigned char)+0x204>
    34a8:	f7 e1       	ldi	r31, 0x17	; 23
    34aa:	ff 2e       	mov	r15, r31
    34ac:	02 c0       	rjmp	.+4      	; 0x34b2 <pollCLI(unsigned char)+0x208>
    34ae:	f8 2e       	mov	r15, r24
    34b0:	fa 94       	dec	r15
    34b2:	10 e0       	ldi	r17, 0x00	; 0
          for(uint8_t hh = 0; hh < 24; ++hh)
            {
            const uint8_t statRaw = getByHourStat(hh, setN);
    34b4:	81 2f       	mov	r24, r17
    34b6:	60 2f       	mov	r22, r16
    34b8:	0e 94 51 04 	call	0x8a2	; 0x8a2 <getByHourStat(unsigned char, unsigned char)>
    34bc:	68 2f       	mov	r22, r24
            // For unset stat show '-'...
            if(STATS_UNSET_BYTE == statRaw) { Serial.print('-'); }
    34be:	8f 3f       	cpi	r24, 0xFF	; 255
    34c0:	21 f4       	brne	.+8      	; 0x34ca <pollCLI(unsigned char)+0x220>
    34c2:	84 e1       	ldi	r24, 0x14	; 20
    34c4:	93 e0       	ldi	r25, 0x03	; 3
    34c6:	6d e2       	ldi	r22, 0x2D	; 45
    34c8:	1b c0       	rjmp	.+54     	; 0x3500 <pollCLI(unsigned char)+0x256>
            // ...else print more human-friendly version of stat.
            else switch(setN) // Relationship between stats set and type should probably be centralised to avoid getting out of sync with usage.
    34ca:	04 30       	cpi	r16, 0x04	; 4
    34cc:	18 f4       	brcc	.+6      	; 0x34d4 <pollCLI(unsigned char)+0x22a>
    34ce:	02 30       	cpi	r16, 0x02	; 2
    34d0:	d0 f4       	brcc	.+52     	; 0x3506 <pollCLI(unsigned char)+0x25c>
    34d2:	03 c0       	rjmp	.+6      	; 0x34da <pollCLI(unsigned char)+0x230>
    34d4:	04 30       	cpi	r16, 0x04	; 4
    34d6:	49 f5       	brne	.+82     	; 0x352a <pollCLI(unsigned char)+0x280>
    34d8:	22 c0       	rjmp	.+68     	; 0x351e <pollCLI(unsigned char)+0x274>
              {
              case 0: case 1: { Serial.print((expandTempC16(statRaw)+8) >> 4); Serial.print('C'); break; } // Uncompanded temperature, rounded.
    34da:	0e 94 90 04 	call	0x920	; 0x920 <expandTempC16(unsigned char)>
    34de:	bc 01       	movw	r22, r24
    34e0:	68 5f       	subi	r22, 0xF8	; 248
    34e2:	7f 4f       	sbci	r23, 0xFF	; 255
    34e4:	e4 e0       	ldi	r30, 0x04	; 4
    34e6:	75 95       	asr	r23
    34e8:	67 95       	ror	r22
    34ea:	ea 95       	dec	r30
    34ec:	e1 f7       	brne	.-8      	; 0x34e6 <pollCLI(unsigned char)+0x23c>
    34ee:	84 e1       	ldi	r24, 0x14	; 20
    34f0:	93 e0       	ldi	r25, 0x03	; 3
    34f2:	4a e0       	ldi	r20, 0x0A	; 10
    34f4:	50 e0       	ldi	r21, 0x00	; 0
    34f6:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>
    34fa:	84 e1       	ldi	r24, 0x14	; 20
    34fc:	93 e0       	ldi	r25, 0x03	; 3
    34fe:	63 e4       	ldi	r22, 0x43	; 67
    3500:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
    3504:	12 c0       	rjmp	.+36     	; 0x352a <pollCLI(unsigned char)+0x280>
              case 2: case 3: { Serial.print(((int)statRaw) << 2); break; } // Uncompressed ambient light level.
    3506:	70 e0       	ldi	r23, 0x00	; 0
    3508:	66 0f       	add	r22, r22
    350a:	77 1f       	adc	r23, r23
    350c:	66 0f       	add	r22, r22
    350e:	77 1f       	adc	r23, r23
    3510:	84 e1       	ldi	r24, 0x14	; 20
    3512:	93 e0       	ldi	r25, 0x03	; 3
    3514:	4a e0       	ldi	r20, 0x0A	; 10
    3516:	50 e0       	ldi	r21, 0x00	; 0
    3518:	0e 94 56 2a 	call	0x54ac	; 0x54ac <Print::print(int, int)>
    351c:	06 c0       	rjmp	.+12     	; 0x352a <pollCLI(unsigned char)+0x280>
              case 4: { Serial.print(statRaw, HEX); break; } // Warm mode usage over week.
    351e:	84 e1       	ldi	r24, 0x14	; 20
    3520:	93 e0       	ldi	r25, 0x03	; 3
    3522:	40 e1       	ldi	r20, 0x10	; 16
    3524:	50 e0       	ldi	r21, 0x00	; 0
    3526:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
              }
            if(hh == lastHH) { Serial.print('<'); } // Highlight most recent stat in this set.
    352a:	1f 15       	cp	r17, r15
    352c:	29 f4       	brne	.+10     	; 0x3538 <pollCLI(unsigned char)+0x28e>
    352e:	84 e1       	ldi	r24, 0x14	; 20
    3530:	93 e0       	ldi	r25, 0x03	; 3
    3532:	6c e3       	ldi	r22, 0x3C	; 60
    3534:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
            Serial_print_space();
    3538:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <Serial_print_space()>
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
          const uint8_t thisHH = getHoursLT();
          const uint8_t lastHH = (thisHH > 0) ? (thisHH-1) : 23;
          for(uint8_t hh = 0; hh < 24; ++hh)
    353c:	1f 5f       	subi	r17, 0xFF	; 255
    353e:	18 31       	cpi	r17, 0x18	; 24
    3540:	09 f0       	breq	.+2      	; 0x3544 <pollCLI(unsigned char)+0x29a>
    3542:	b8 cf       	rjmp	.-144    	; 0x34b4 <pollCLI(unsigned char)+0x20a>
              case 4: { Serial.print(statRaw, HEX); break; } // Warm mode usage over week.
              }
            if(hh == lastHH) { Serial.print('<'); } // Highlight most recent stat in this set.
            Serial_print_space();
            }
          Serial.println();
    3544:	84 e1       	ldi	r24, 0x14	; 20
    3546:	93 e0       	ldi	r25, 0x03	; 3
    3548:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
    354c:	57 c1       	rjmp	.+686    	; 0x37fc <pollCLI(unsigned char)+0x552>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    354e:	10 92 bf 01 	sts	0x01BF, r1
  isWarmModeDebounced = warm;
    3552:	10 92 be 01 	sts	0x01BE, r1
    3556:	24 c1       	rjmp	.+584    	; 0x37a0 <pollCLI(unsigned char)+0x4f6>
      case 'H':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "H 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    3558:	15 30       	cpi	r17, 0x05	; 5
    355a:	08 f4       	brcc	.+2      	; 0x355e <pollCLI(unsigned char)+0x2b4>
    355c:	61 c1       	rjmp	.+706    	; 0x3820 <pollCLI(unsigned char)+0x576>
    355e:	86 eb       	ldi	r24, 0xB6	; 182
    3560:	91 e0       	ldi	r25, 0x01	; 1
    3562:	60 e0       	ldi	r22, 0x00	; 0
    3564:	71 e0       	ldi	r23, 0x01	; 1
    3566:	ae 01       	movw	r20, r28
    3568:	4f 5f       	subi	r20, 0xFF	; 255
    356a:	5f 4f       	sbci	r21, 0xFF	; 255
    356c:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    3570:	7c 01       	movw	r14, r24
    3572:	00 97       	sbiw	r24, 0x00	; 0
    3574:	09 f4       	brne	.+2      	; 0x3578 <pollCLI(unsigned char)+0x2ce>
    3576:	54 c1       	rjmp	.+680    	; 0x3820 <pollCLI(unsigned char)+0x576>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    3578:	80 e0       	ldi	r24, 0x00	; 0
    357a:	90 e0       	ldi	r25, 0x00	; 0
    357c:	60 e0       	ldi	r22, 0x00	; 0
    357e:	71 e0       	ldi	r23, 0x01	; 1
    3580:	ae 01       	movw	r20, r28
    3582:	4f 5f       	subi	r20, 0xFF	; 255
    3584:	5f 4f       	sbci	r21, 0xFF	; 255
    3586:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    358a:	8c 01       	movw	r16, r24
          if(NULL != tok2)
    358c:	00 97       	sbiw	r24, 0x00	; 0
    358e:	09 f4       	brne	.+2      	; 0x3592 <pollCLI(unsigned char)+0x2e8>
    3590:	4f c1       	rjmp	.+670    	; 0x3830 <pollCLI(unsigned char)+0x586>
            {
            const int hc1 = atoi(tok1);
    3592:	c7 01       	movw	r24, r14
    3594:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    3598:	7c 01       	movw	r14, r24
            const int hc2 = atoi(tok2);
    359a:	c8 01       	movw	r24, r16
    359c:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    35a0:	8c 01       	movw	r16, r24
            if((hc1 < 0) || (hc1 > 99) || (hc2 < 0) || (hc2 > 99)) { InvalidIgnored(); }
    35a2:	24 e6       	ldi	r18, 0x64	; 100
    35a4:	e2 16       	cp	r14, r18
    35a6:	f1 04       	cpc	r15, r1
    35a8:	08 f0       	brcs	.+2      	; 0x35ac <pollCLI(unsigned char)+0x302>
    35aa:	ef c0       	rjmp	.+478    	; 0x378a <pollCLI(unsigned char)+0x4e0>
    35ac:	97 fd       	sbrc	r25, 7
    35ae:	ed c0       	rjmp	.+474    	; 0x378a <pollCLI(unsigned char)+0x4e0>
    35b0:	84 36       	cpi	r24, 0x64	; 100
    35b2:	91 05       	cpc	r25, r1
    35b4:	0c f0       	brlt	.+2      	; 0x35b8 <pollCLI(unsigned char)+0x30e>
    35b6:	e9 c0       	rjmp	.+466    	; 0x378a <pollCLI(unsigned char)+0x4e0>
            else
              {
              FHT8VSetHC1(hc1);
    35b8:	8e 2d       	mov	r24, r14
    35ba:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <FHT8VSetHC1(unsigned char)>
              FHT8VSetHC2(hc2);
    35be:	80 2f       	mov	r24, r16
    35c0:	0e 94 ce 0c 	call	0x199c	; 0x199c <FHT8VSetHC2(unsigned char)>
    35c4:	02 c0       	rjmp	.+4      	; 0x35ca <pollCLI(unsigned char)+0x320>
              }
            }
          }
        else if(n < 2) // Just 'H', possibly with trailing whitespace.
          {
          FHT8VClearHC();
    35c6:	0e 94 da 0c 	call	0x19b4	; 0x19b4 <FHT8VClearHC()>
          FHT8VSyncAndTXReset(); // Force into unsynchronized state.
    35ca:	0e 94 bf 08 	call	0x117e	; 0x117e <FHT8VSyncAndTXReset()>
    35ce:	30 c1       	rjmp	.+608    	; 0x3830 <pollCLI(unsigned char)+0x586>
        int s = 0;
//#if MAX_SIMPLE_SCHEDULES > 1
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "L 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    35d0:	13 30       	cpi	r17, 0x03	; 3
    35d2:	08 f4       	brcc	.+2      	; 0x35d6 <pollCLI(unsigned char)+0x32c>
    35d4:	28 c1       	rjmp	.+592    	; 0x3826 <pollCLI(unsigned char)+0x57c>
    35d6:	86 eb       	ldi	r24, 0xB6	; 182
    35d8:	91 e0       	ldi	r25, 0x01	; 1
    35da:	60 e0       	ldi	r22, 0x00	; 0
    35dc:	71 e0       	ldi	r23, 0x01	; 1
    35de:	ae 01       	movw	r20, r28
    35e0:	4f 5f       	subi	r20, 0xFF	; 255
    35e2:	5f 4f       	sbci	r21, 0xFF	; 255
    35e4:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    35e8:	00 97       	sbiw	r24, 0x00	; 0
    35ea:	09 f4       	brne	.+2      	; 0x35ee <pollCLI(unsigned char)+0x344>
    35ec:	1c c1       	rjmp	.+568    	; 0x3826 <pollCLI(unsigned char)+0x57c>
          {
          s = atoi(tok1);
    35ee:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
          }
//#endif
        handleLEARN((uint8_t) s); break;
    35f2:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <handleLEARN(unsigned char)>
    35f6:	1c c1       	rjmp	.+568    	; 0x3830 <pollCLI(unsigned char)+0x586>
      case 'O':
        {
        uint8_t minPcOpen = 0; // Will clear override and use default threshold.
        char *last; // Used by strtok_r().
        char *tok1;
        if((n > 1) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    35f8:	12 30       	cpi	r17, 0x02	; 2
    35fa:	08 f4       	brcc	.+2      	; 0x35fe <pollCLI(unsigned char)+0x354>
    35fc:	17 c1       	rjmp	.+558    	; 0x382c <pollCLI(unsigned char)+0x582>
    35fe:	86 eb       	ldi	r24, 0xB6	; 182
    3600:	91 e0       	ldi	r25, 0x01	; 1
    3602:	60 e0       	ldi	r22, 0x00	; 0
    3604:	71 e0       	ldi	r23, 0x01	; 1
    3606:	ae 01       	movw	r20, r28
    3608:	4f 5f       	subi	r20, 0xFF	; 255
    360a:	5f 4f       	sbci	r21, 0xFF	; 255
    360c:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    3610:	00 97       	sbiw	r24, 0x00	; 0
    3612:	09 f4       	brne	.+2      	; 0x3616 <pollCLI(unsigned char)+0x36c>
    3614:	0b c1       	rjmp	.+534    	; 0x382c <pollCLI(unsigned char)+0x582>
          { minPcOpen = (uint8_t) atoi(tok1); }
    3616:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
        setMinValvePcReallyOpen(minPcOpen);
    361a:	0e 94 de 04 	call	0x9bc	; 0x9bc <setMinValvePcReallyOpen(unsigned char)>
    361e:	08 c1       	rjmp	.+528    	; 0x3830 <pollCLI(unsigned char)+0x586>
      case 'P':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "P 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    3620:	15 30       	cpi	r17, 0x05	; 5
    3622:	08 f4       	brcc	.+2      	; 0x3626 <pollCLI(unsigned char)+0x37c>
    3624:	05 c1       	rjmp	.+522    	; 0x3830 <pollCLI(unsigned char)+0x586>
    3626:	86 eb       	ldi	r24, 0xB6	; 182
    3628:	91 e0       	ldi	r25, 0x01	; 1
    362a:	60 e0       	ldi	r22, 0x00	; 0
    362c:	71 e0       	ldi	r23, 0x01	; 1
    362e:	6e 01       	movw	r12, r28
    3630:	08 94       	sec
    3632:	c1 1c       	adc	r12, r1
    3634:	d1 1c       	adc	r13, r1
    3636:	a6 01       	movw	r20, r12
    3638:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    363c:	7c 01       	movw	r14, r24
    363e:	00 97       	sbiw	r24, 0x00	; 0
    3640:	09 f4       	brne	.+2      	; 0x3644 <pollCLI(unsigned char)+0x39a>
    3642:	f6 c0       	rjmp	.+492    	; 0x3830 <pollCLI(unsigned char)+0x586>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    3644:	80 e0       	ldi	r24, 0x00	; 0
    3646:	90 e0       	ldi	r25, 0x00	; 0
    3648:	60 e0       	ldi	r22, 0x00	; 0
    364a:	71 e0       	ldi	r23, 0x01	; 1
    364c:	a6 01       	movw	r20, r12
    364e:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    3652:	8c 01       	movw	r16, r24
          if(NULL != tok2)
    3654:	00 97       	sbiw	r24, 0x00	; 0
    3656:	09 f4       	brne	.+2      	; 0x365a <pollCLI(unsigned char)+0x3b0>
    3658:	eb c0       	rjmp	.+470    	; 0x3830 <pollCLI(unsigned char)+0x586>
            {
            const int hh = atoi(tok1);
    365a:	c7 01       	movw	r24, r14
    365c:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    3660:	7c 01       	movw	r14, r24
            const int mm = atoi(tok2);
    3662:	c8 01       	movw	r24, r16
    3664:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    3668:	8c 01       	movw	r16, r24
            int s = 0;
//#if MAX_SIMPLE_SCHEDULES > 1         
            char *tok3 = strtok_r(NULL, " ", &last);
    366a:	80 e0       	ldi	r24, 0x00	; 0
    366c:	90 e0       	ldi	r25, 0x00	; 0
    366e:	60 e0       	ldi	r22, 0x00	; 0
    3670:	71 e0       	ldi	r23, 0x01	; 1
    3672:	a6 01       	movw	r20, r12
    3674:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
            if(NULL != tok3)
    3678:	00 97       	sbiw	r24, 0x00	; 0
    367a:	19 f4       	brne	.+6      	; 0x3682 <pollCLI(unsigned char)+0x3d8>
    367c:	60 e0       	ldi	r22, 0x00	; 0
    367e:	70 e0       	ldi	r23, 0x00	; 0
    3680:	03 c0       	rjmp	.+6      	; 0x3688 <pollCLI(unsigned char)+0x3de>
              {
              s = atoi(tok3);
    3682:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    3686:	bc 01       	movw	r22, r24
              }
//#endif
            // Does not fully validate user inputs (eg for -ve values), but cannot set impossible values.
            if(!setSimpleSchedule((uint_least16_t) ((60 * hh) + mm), (uint8_t)s)) { InvalidIgnored(); }
    3688:	8c e3       	ldi	r24, 0x3C	; 60
    368a:	90 e0       	ldi	r25, 0x00	; 0
    368c:	9c 01       	movw	r18, r24
    368e:	e2 9e       	mul	r14, r18
    3690:	c0 01       	movw	r24, r0
    3692:	e3 9e       	mul	r14, r19
    3694:	90 0d       	add	r25, r0
    3696:	f2 9e       	mul	r15, r18
    3698:	90 0d       	add	r25, r0
    369a:	11 24       	eor	r1, r1
    369c:	80 0f       	add	r24, r16
    369e:	91 1f       	adc	r25, r17
    36a0:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <setSimpleSchedule(unsigned int, unsigned char)>
    36a4:	6f c0       	rjmp	.+222    	; 0x3784 <pollCLI(unsigned char)+0x4da>
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
// Start/restart 'bake' mode and timeout.
void startBake() { isWarmMode = true; bakeCountdownM = BAKE_MAX_M; }
    36a6:	81 e0       	ldi	r24, 0x01	; 1
    36a8:	80 93 bf 01 	sts	0x01BF, r24
    36ac:	8e e1       	ldi	r24, 0x1E	; 30
    36ae:	80 93 c0 01 	sts	0x01C0, r24
    36b2:	be c0       	rjmp	.+380    	; 0x3830 <pollCLI(unsigned char)+0x586>
#endif

      // Status line and smart/scheduled warming prediction request.
      case 'S':
        {
        Serial.print(F("Reset count: "));
    36b4:	84 e1       	ldi	r24, 0x14	; 20
    36b6:	93 e0       	ldi	r25, 0x03	; 3
    36b8:	63 eb       	ldi	r22, 0xB3	; 179
    36ba:	71 e0       	ldi	r23, 0x01	; 1
    36bc:	0e 94 05 29 	call	0x520a	; 0x520a <Print::print(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    36c0:	f9 99       	sbic	0x1f, 1	; 31
    36c2:	fe cf       	rjmp	.-4      	; 0x36c0 <pollCLI(unsigned char)+0x416>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    36c4:	86 e0       	ldi	r24, 0x06	; 6
    36c6:	90 e0       	ldi	r25, 0x00	; 0
    36c8:	92 bd       	out	0x22, r25	; 34
    36ca:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    36cc:	f8 9a       	sbi	0x1f, 0	; 31
    36ce:	60 b5       	in	r22, 0x20	; 32
        const uint8_t resetCount = eeprom_read_byte((uint8_t *)EE_START_RESET_COUNT);
        Serial.print(resetCount);
    36d0:	84 e1       	ldi	r24, 0x14	; 20
    36d2:	93 e0       	ldi	r25, 0x03	; 3
    36d4:	4a e0       	ldi	r20, 0x0A	; 10
    36d6:	50 e0       	ldi	r21, 0x00	; 0
    36d8:	0e 94 04 2a 	call	0x5408	; 0x5408 <Print::print(unsigned char, int)>
        Serial.println();
    36dc:	84 e1       	ldi	r24, 0x14	; 20
    36de:	93 e0       	ldi	r25, 0x03	; 3
    36e0:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
        uint_least8_t hh = getHoursLT();
    36e4:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <getHoursLT()>
    36e8:	f8 2e       	mov	r15, r24
        Serial.print(F("Smart warming: "));
    36ea:	84 e1       	ldi	r24, 0x14	; 20
    36ec:	93 e0       	ldi	r25, 0x03	; 3
    36ee:	63 ea       	ldi	r22, 0xA3	; 163
    36f0:	71 e0       	ldi	r23, 0x01	; 1
    36f2:	0e 94 05 29 	call	0x520a	; 0x520a <Print::print(__FlashStringHelper const*)>
    36f6:	08 e1       	ldi	r16, 0x18	; 24
    36f8:	10 e0       	ldi	r17, 0x00	; 0
    36fa:	11 c0       	rjmp	.+34     	; 0x371e <pollCLI(unsigned char)+0x474>
        for(int i = 24; --i >= 0; )
          {
          Serial.print(shouldBeWarmedAtHour(hh) ? 'w' : 'f'); // TODO: show 'W' for scheduled WARM mode.
    36fc:	8f 2d       	mov	r24, r15
    36fe:	0e 94 13 05 	call	0xa26	; 0xa26 <shouldBeWarmedAtHour(unsigned char)>
    3702:	88 23       	and	r24, r24
    3704:	11 f4       	brne	.+4      	; 0x370a <pollCLI(unsigned char)+0x460>
    3706:	66 e6       	ldi	r22, 0x66	; 102
    3708:	01 c0       	rjmp	.+2      	; 0x370c <pollCLI(unsigned char)+0x462>
    370a:	67 e7       	ldi	r22, 0x77	; 119
    370c:	84 e1       	ldi	r24, 0x14	; 20
    370e:	93 e0       	ldi	r25, 0x03	; 3
    3710:	0e 94 28 29 	call	0x5250	; 0x5250 <Print::print(char)>
          if(++hh > 23) { hh = 0; }
    3714:	f3 94       	inc	r15
    3716:	37 e1       	ldi	r19, 0x17	; 23
    3718:	3f 15       	cp	r19, r15
    371a:	08 f4       	brcc	.+2      	; 0x371e <pollCLI(unsigned char)+0x474>
    371c:	ff 24       	eor	r15, r15
        const uint8_t resetCount = eeprom_read_byte((uint8_t *)EE_START_RESET_COUNT);
        Serial.print(resetCount);
        Serial.println();
        uint_least8_t hh = getHoursLT();
        Serial.print(F("Smart warming: "));
        for(int i = 24; --i >= 0; )
    371e:	01 50       	subi	r16, 0x01	; 1
    3720:	10 40       	sbci	r17, 0x00	; 0
    3722:	8f ef       	ldi	r24, 0xFF	; 255
    3724:	0f 3f       	cpi	r16, 0xFF	; 255
    3726:	18 07       	cpc	r17, r24
    3728:	49 f7       	brne	.-46     	; 0x36fc <pollCLI(unsigned char)+0x452>
          {
          Serial.print(shouldBeWarmedAtHour(hh) ? 'w' : 'f'); // TODO: show 'W' for scheduled WARM mode.
          if(++hh > 23) { hh = 0; }
          }
        Serial.println();
    372a:	84 e1       	ldi	r24, 0x14	; 20
    372c:	93 e0       	ldi	r25, 0x03	; 3
    372e:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
    3732:	7e c0       	rjmp	.+252    	; 0x3830 <pollCLI(unsigned char)+0x586>
      case 'T':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "T 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    3734:	15 30       	cpi	r17, 0x05	; 5
    3736:	08 f4       	brcc	.+2      	; 0x373a <pollCLI(unsigned char)+0x490>
    3738:	7b c0       	rjmp	.+246    	; 0x3830 <pollCLI(unsigned char)+0x586>
    373a:	86 eb       	ldi	r24, 0xB6	; 182
    373c:	91 e0       	ldi	r25, 0x01	; 1
    373e:	60 e0       	ldi	r22, 0x00	; 0
    3740:	71 e0       	ldi	r23, 0x01	; 1
    3742:	7e 01       	movw	r14, r28
    3744:	08 94       	sec
    3746:	e1 1c       	adc	r14, r1
    3748:	f1 1c       	adc	r15, r1
    374a:	a7 01       	movw	r20, r14
    374c:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    3750:	8c 01       	movw	r16, r24
    3752:	00 97       	sbiw	r24, 0x00	; 0
    3754:	09 f4       	brne	.+2      	; 0x3758 <pollCLI(unsigned char)+0x4ae>
    3756:	6c c0       	rjmp	.+216    	; 0x3830 <pollCLI(unsigned char)+0x586>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    3758:	80 e0       	ldi	r24, 0x00	; 0
    375a:	90 e0       	ldi	r25, 0x00	; 0
    375c:	60 e0       	ldi	r22, 0x00	; 0
    375e:	71 e0       	ldi	r23, 0x01	; 1
    3760:	a7 01       	movw	r20, r14
    3762:	0e 94 8c 03 	call	0x718	; 0x718 <strtok_r>
    3766:	7c 01       	movw	r14, r24
          if(NULL != tok2)
    3768:	00 97       	sbiw	r24, 0x00	; 0
    376a:	09 f4       	brne	.+2      	; 0x376e <pollCLI(unsigned char)+0x4c4>
    376c:	61 c0       	rjmp	.+194    	; 0x3830 <pollCLI(unsigned char)+0x586>
            {
            const int hh = atoi(tok1);
    376e:	c8 01       	movw	r24, r16
    3770:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    3774:	8c 01       	movw	r16, r24
            const int mm = atoi(tok2);
    3776:	c7 01       	movw	r24, r14
    3778:	0e 94 65 03 	call	0x6ca	; 0x6ca <atoi>
    377c:	bc 01       	movw	r22, r24
            // TODO: zap collected stats if time change too large (eg >> 1h).
            if(!setHoursMinutesLT(hh, mm)) { InvalidIgnored(); }
    377e:	c8 01       	movw	r24, r16
    3780:	0e 94 26 14 	call	0x284c	; 0x284c <setHoursMinutesLT(int, int)>
    3784:	88 23       	and	r24, r24
    3786:	09 f0       	breq	.+2      	; 0x378a <pollCLI(unsigned char)+0x4e0>
    3788:	53 c0       	rjmp	.+166    	; 0x3830 <pollCLI(unsigned char)+0x586>
    378a:	0e 94 c7 16 	call	0x2d8e	; 0x2d8e <InvalidIgnored()>
    378e:	50 c0       	rjmp	.+160    	; 0x3830 <pollCLI(unsigned char)+0x586>
        }

      // Version information printed as one line to serial, machine- and human- parseable.
      case 'V':
        {
        serialPrintlnBuildVersion();
    3790:	0e 94 4e 20 	call	0x409c	; 0x409c <serialPrintlnBuildVersion()>
    3794:	4d c0       	rjmp	.+154    	; 0x3830 <pollCLI(unsigned char)+0x586>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3796:	81 e0       	ldi	r24, 0x01	; 1
    3798:	80 93 bf 01 	sts	0x01BF, r24
  isWarmModeDebounced = warm;
    379c:	80 93 be 01 	sts	0x01BE, r24
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    37a0:	10 92 c0 01 	sts	0x01C0, r1
    37a4:	45 c0       	rjmp	.+138    	; 0x3830 <pollCLI(unsigned char)+0x586>

      // Zap/erase learned statistics.
      case 'Z':
        {
        // Try to avoid causing an overrun if near the end of the minor cycle (even allowing for the warning message if unfinished!).
        if(zapStats((uint16_t) fnmax(1, ((int)msRemainingThisBasicCycle()/2) - 20)))
    37a6:	81 e0       	ldi	r24, 0x01	; 1
    37a8:	90 e0       	ldi	r25, 0x00	; 0
    37aa:	9c 83       	std	Y+4, r25	; 0x04
    37ac:	8b 83       	std	Y+3, r24	; 0x03
    37ae:	80 91 b2 00 	lds	r24, 0x00B2
    37b2:	2f ef       	ldi	r18, 0xFF	; 255
    37b4:	30 e0       	ldi	r19, 0x00	; 0
    37b6:	28 1b       	sub	r18, r24
    37b8:	31 09       	sbc	r19, r1
    37ba:	c9 01       	movw	r24, r18
    37bc:	43 e0       	ldi	r20, 0x03	; 3
    37be:	88 0f       	add	r24, r24
    37c0:	99 1f       	adc	r25, r25
    37c2:	4a 95       	dec	r20
    37c4:	e1 f7       	brne	.-8      	; 0x37be <pollCLI(unsigned char)+0x514>
    37c6:	82 1b       	sub	r24, r18
    37c8:	93 0b       	sbc	r25, r19
    37ca:	95 95       	asr	r25
    37cc:	87 95       	ror	r24
    37ce:	44 97       	sbiw	r24, 0x14	; 20
    37d0:	9e 83       	std	Y+6, r25	; 0x06
    37d2:	8d 83       	std	Y+5, r24	; 0x05
    37d4:	81 30       	cpi	r24, 0x01	; 1
    37d6:	91 05       	cpc	r25, r1
    37d8:	14 f4       	brge	.+4      	; 0x37de <pollCLI(unsigned char)+0x534>
    37da:	81 e0       	ldi	r24, 0x01	; 1
    37dc:	90 e0       	ldi	r25, 0x00	; 0
    37de:	0e 94 c2 04 	call	0x984	; 0x984 <zapStats(unsigned int)>
    37e2:	88 23       	and	r24, r24
    37e4:	29 f0       	breq	.+10     	; 0x37f0 <pollCLI(unsigned char)+0x546>
          { Serial.println(F("Zapped.")); }
    37e6:	84 e1       	ldi	r24, 0x14	; 20
    37e8:	93 e0       	ldi	r25, 0x03	; 3
    37ea:	6b e9       	ldi	r22, 0x9B	; 155
    37ec:	71 e0       	ldi	r23, 0x01	; 1
    37ee:	04 c0       	rjmp	.+8      	; 0x37f8 <pollCLI(unsigned char)+0x54e>
        else
          { Serial.println(F("Not finished.")); }
    37f0:	84 e1       	ldi	r24, 0x14	; 20
    37f2:	93 e0       	ldi	r25, 0x03	; 3
    37f4:	6d e8       	ldi	r22, 0x8D	; 141
    37f6:	71 e0       	ldi	r23, 0x01	; 1
    37f8:	0e 94 50 29 	call	0x52a0	; 0x52a0 <Print::println(__FlashStringHelper const*)>
      }

    // Almost always show status line afterwards as feedback of command received and new state.
    if(showStatus) { serialStatusReport(); }
    // Else show ack of command received.
    else { Serial.println(F("OK")); }
    37fc:	84 e1       	ldi	r24, 0x14	; 20
    37fe:	93 e0       	ldi	r25, 0x03	; 3
    3800:	6a e8       	ldi	r22, 0x8A	; 138
    3802:	71 e0       	ldi	r23, 0x01	; 1
    3804:	0e 94 50 29 	call	0x52a0	; 0x52a0 <Print::println(__FlashStringHelper const*)>
    3808:	04 c0       	rjmp	.+8      	; 0x3812 <pollCLI(unsigned char)+0x568>
    }
  else { Serial.println(); } // Terminate empty CLI input line after timeout.
    380a:	84 e1       	ldi	r24, 0x14	; 20
    380c:	93 e0       	ldi	r25, 0x03	; 3
    380e:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>

  // Force any pending output before return / possible UART power-down.
  flushSerialSCTSensitive();
    3812:	0e 94 56 10 	call	0x20ac	; 0x20ac <flushSerialSCTSensitive()>

  if(neededWaking) { powerDownSerial(); }
    3816:	bb 20       	and	r11, r11
    3818:	71 f0       	breq	.+28     	; 0x3836 <pollCLI(unsigned char)+0x58c>
    381a:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
    381e:	0b c0       	rjmp	.+22     	; 0x3836 <pollCLI(unsigned char)+0x58c>
              FHT8VSetHC2(hc2);
              FHT8VSyncAndTXReset(); // Force re-sync with FHT8V valve.
              }
            }
          }
        else if(n < 2) // Just 'H', possibly with trailing whitespace.
    3820:	12 30       	cpi	r17, 0x02	; 2
    3822:	30 f4       	brcc	.+12     	; 0x3830 <pollCLI(unsigned char)+0x586>
    3824:	d0 ce       	rjmp	.-608    	; 0x35c6 <pollCLI(unsigned char)+0x31c>
    3826:	80 e0       	ldi	r24, 0x00	; 0
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	e3 ce       	rjmp	.-570    	; 0x35f2 <pollCLI(unsigned char)+0x348>
    382c:	80 e0       	ldi	r24, 0x00	; 0
    382e:	f5 ce       	rjmp	.-534    	; 0x361a <pollCLI(unsigned char)+0x370>
        break;
        }
      }

    // Almost always show status line afterwards as feedback of command received and new state.
    if(showStatus) { serialStatusReport(); }
    3830:	0e 94 a8 17 	call	0x2f50	; 0x2f50 <serialStatusReport()>
    3834:	ee cf       	rjmp	.-36     	; 0x3812 <pollCLI(unsigned char)+0x568>

  // Force any pending output before return / possible UART power-down.
  flushSerialSCTSensitive();

  if(neededWaking) { powerDownSerial(); }
  }
    3836:	26 96       	adiw	r28, 0x06	; 6
    3838:	0f b6       	in	r0, 0x3f	; 63
    383a:	f8 94       	cli
    383c:	de bf       	out	0x3e, r29	; 62
    383e:	0f be       	out	0x3f, r0	; 63
    3840:	cd bf       	out	0x3d, r28	; 61
    3842:	cf 91       	pop	r28
    3844:	df 91       	pop	r29
    3846:	1f 91       	pop	r17
    3848:	0f 91       	pop	r16
    384a:	ff 90       	pop	r15
    384c:	ef 90       	pop	r14
    384e:	df 90       	pop	r13
    3850:	cf 90       	pop	r12
    3852:	bf 90       	pop	r11
    3854:	08 95       	ret

00003856 <checkUserSchedule()>:
  return(statusChanged);
  }


// Check/apply the user's schedule, at least once each minute, and act on any timed events.
void checkUserSchedule()
    3856:	0f 93       	push	r16
    3858:	1f 93       	push	r17
    385a:	cf 93       	push	r28
    385c:	df 93       	push	r29
  {
  // Get minutes since midnight local time [0,1439].
  const uint_least16_t msm = getMinutesSinceMidnightLT();
    385e:	0e 94 56 13 	call	0x26ac	; 0x26ac <getMinutesSinceMidnightLT()>
    3862:	ec 01       	movw	r28, r24
    3864:	10 e0       	ldi	r17, 0x00	; 0

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3866:	01 e0       	ldi	r16, 0x01	; 1
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    // Check if now is the simple scheduled off time, as minutes after midnight [0,1439]; invalid (eg ~0) if none set.
    // Programmed off/frost takes priority over on/warm if same to bias towards energy-saving.
    // Note that in the presence of multiple overlapping schedules only the last 'off' applies however.
    if(((MAX_SIMPLE_SCHEDULES < 1) || !isAnyScheduleOnWARMNow()) &&
    3868:	0e 94 b7 14 	call	0x296e	; 0x296e <isAnyScheduleOnWARMNow()>
    386c:	88 23       	and	r24, r24
    386e:	c9 f4       	brne	.+50     	; 0x38a2 <checkUserSchedule()+0x4c>
    3870:	81 2f       	mov	r24, r17
    3872:	0e 94 95 14 	call	0x292a	; 0x292a <getSimpleScheduleOff(unsigned char)>
    3876:	c8 17       	cp	r28, r24
    3878:	d9 07       	cpc	r29, r25
    387a:	99 f4       	brne	.+38     	; 0x38a2 <checkUserSchedule()+0x4c>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    387c:	10 92 bf 01 	sts	0x01BF, r1
  isWarmModeDebounced = warm;
    3880:	10 92 be 01 	sts	0x01BE, r1
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    3884:	10 92 c0 01 	sts	0x01C0, r1
    3888:	08 c0       	rjmp	.+16     	; 0x389a <checkUserSchedule()+0x44>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    388a:	00 93 bf 01 	sts	0x01BF, r16
  isWarmModeDebounced = warm;
    388e:	00 93 be 01 	sts	0x01BE, r16
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    3892:	10 92 c0 01 	sts	0x01C0, r1
    // Check if now is the simple scheduled on time.
    else if(msm == getSimpleScheduleOn(which))
      {
      setWarmMode(true);
      // In addition to forcing WARM mode, weakly inhibit any setbacks, etc, for a while.
      markAsPossiblyOccupied();
    3896:	0e 94 77 06 	call	0xcee	; 0xcee <markAsPossiblyOccupied()>
  // Get minutes since midnight local time [0,1439].
  const uint_least16_t msm = getMinutesSinceMidnightLT();

  // Check all available schedules.
  // FIXME: probably will NOT work as expected for overlapping schedules (ie will got to FROST at end of first one).
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    389a:	1f 5f       	subi	r17, 0xFF	; 255
    389c:	12 30       	cpi	r17, 0x02	; 2
    389e:	21 f7       	brne	.-56     	; 0x3868 <checkUserSchedule()+0x12>
    38a0:	07 c0       	rjmp	.+14     	; 0x38b0 <checkUserSchedule()+0x5a>
    // Note that in the presence of multiple overlapping schedules only the last 'off' applies however.
    if(((MAX_SIMPLE_SCHEDULES < 1) || !isAnyScheduleOnWARMNow()) &&
       (msm == getSimpleScheduleOff(which)))
      { setWarmMode(false); }
    // Check if now is the simple scheduled on time.
    else if(msm == getSimpleScheduleOn(which))
    38a2:	81 2f       	mov	r24, r17
    38a4:	0e 94 50 14 	call	0x28a0	; 0x28a0 <getSimpleScheduleOn(unsigned char)>
    38a8:	c8 17       	cp	r28, r24
    38aa:	d9 07       	cpc	r29, r25
    38ac:	b1 f7       	brne	.-20     	; 0x389a <checkUserSchedule()+0x44>
    38ae:	ed cf       	rjmp	.-38     	; 0x388a <checkUserSchedule()+0x34>
      setWarmMode(true);
      // In addition to forcing WARM mode, weakly inhibit any setbacks, etc, for a while.
      markAsPossiblyOccupied();
      }
    }
  }
    38b0:	df 91       	pop	r29
    38b2:	cf 91       	pop	r28
    38b4:	1f 91       	pop	r17
    38b6:	0f 91       	pop	r16
    38b8:	08 95       	ret

000038ba <offPause()>:
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
// Big low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define BIG_PAUSE_MS 120
static void inline bigPause() { nap(WDTO_120MS); } // 120ms vs 288ms nominal for PICAXE V0.09 impl.
    38ba:	83 e0       	ldi	r24, 0x03	; 3
    38bc:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>

// Pause between flashes to allow them to be distinguished (>100ms); was mediumPause() for PICAXE V0.09 impl.
static void inline offPause()
  {
  bigPause(); // 120ms, was V0.09 144ms mediumPause() for PICAXE V0.09 impl.
  pollIO(); // Slip in an I/O poll.
    38c0:	80 e0       	ldi	r24, 0x00	; 0
    38c2:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <pollIO(bool)>
  }
    38c6:	08 95       	ret

000038c8 <markUIControlUsed()>:
bool isCLIActive() { return(0 != CLITimeoutM); }

// Record local manual operation of a UI control, eg not remote or via CLI.
void markUIControlUsed()
  {
  statusChange = true; // Note a user interaction with the system.
    38c8:	81 e0       	ldi	r24, 0x01	; 1
    38ca:	80 93 c3 01 	sts	0x01C3, r24
  uiTimeoutM = 2; // Ensure that UI controls are kept 'warm' for a little while.
    38ce:	82 e0       	ldi	r24, 0x02	; 2
    38d0:	80 93 c1 01 	sts	0x01C1, r24
// Starts up with full value to allow easy set of time, etc, without specially activating CLI.
#define CLI_DEFAULT_TIMEOUT_M 2
static uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
static void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    38d4:	80 93 04 01 	sts	0x0104, r24
  statusChange = true; // Note a user interaction with the system.
  uiTimeoutM = 2; // Ensure that UI controls are kept 'warm' for a little while.
  // Make CLI active for a while.
  resetCLIActiveTimer();
  // User operation of controls locally is strong indication of presence.
  markAsOccupied();
    38d8:	0e 94 4d 04 	call	0x89a	; 0x89a <markAsOccupied()>
  }
    38dc:	08 95       	ret

000038de <tickUI(unsigned char)>:
// Should never be skipped, so as to allow the UI to remain responsive.
// Runs in 350ms or less; usually takes only a few milliseconds or microseconds.
// Returns true iff the user interacted with the system, and maybe caused a status change.
// NOTE: since this is on the minimum idle-loop code path, minimise CPU cycles, esp in frost mode.
// Also re-activates CLI on main button push.
bool tickUI(const uint_fast8_t sec)
    38de:	1f 93       	push	r17
  {
  const bool sec0 = (0 == sec);

  // Perform any once-per-minute operations.
  if(sec0)
    38e0:	88 23       	and	r24, r24
    38e2:	a9 f4       	brne	.+42     	; 0x390e <tickUI(unsigned char)+0x30>
    {
#ifdef SUPPORT_BAKE
    // Run down BAKE mode timer if need be, one tick per minute.
    if(bakeCountdownM > 0) { --bakeCountdownM; }
    38e4:	80 91 c0 01 	lds	r24, 0x01C0
    38e8:	88 23       	and	r24, r24
    38ea:	19 f0       	breq	.+6      	; 0x38f2 <tickUI(unsigned char)+0x14>
    38ec:	81 50       	subi	r24, 0x01	; 1
    38ee:	80 93 c0 01 	sts	0x01C0, r24
#endif

    // Run down UI iteraction timer if need be, one tick per minute.
    if(uiTimeoutM > 0) { --uiTimeoutM; }
    38f2:	80 91 c1 01 	lds	r24, 0x01C1
    38f6:	88 23       	and	r24, r24
    38f8:	19 f0       	breq	.+6      	; 0x3900 <tickUI(unsigned char)+0x22>
    38fa:	81 50       	subi	r24, 0x01	; 1
    38fc:	80 93 c1 01 	sts	0x01C1, r24

    // Run down CLI timer if need be.
    if(CLITimeoutM > 0) { --CLITimeoutM; }
    3900:	80 91 04 01 	lds	r24, 0x0104
    3904:	88 23       	and	r24, r24
    3906:	19 f0       	breq	.+6      	; 0x390e <tickUI(unsigned char)+0x30>
    3908:	81 50       	subi	r24, 0x01	; 1
    390a:	80 93 04 01 	sts	0x0104, r24
    }

  // True on every 4th tick/call, ie about once every 8 seconds.
  const bool forthTick = !((++tickCount) & 3); // True on every 4th tick.
    390e:	80 91 c2 01 	lds	r24, 0x01C2
    3912:	8f 5f       	subi	r24, 0xFF	; 255
    3914:	80 93 c2 01 	sts	0x01C2, r24
    3918:	10 e0       	ldi	r17, 0x00	; 0
    391a:	90 e0       	ldi	r25, 0x00	; 0
    391c:	83 70       	andi	r24, 0x03	; 3
    391e:	90 70       	andi	r25, 0x00	; 0
    3920:	89 2b       	or	r24, r25
    3922:	09 f4       	brne	.+2      	; 0x3926 <tickUI(unsigned char)+0x48>
    3924:	11 e0       	ldi	r17, 0x01	; 1
    
#ifdef TEMP_POT_AVAILABLE
  const bool rUIcu = recentUIControlUse();
  if(rUIcu || forthTick)
    3926:	80 91 c1 01 	lds	r24, 0x01C1
    392a:	88 23       	and	r24, r24
    392c:	11 f4       	brne	.+4      	; 0x3932 <tickUI(unsigned char)+0x54>
    392e:	11 23       	and	r17, r17
    3930:	11 f0       	breq	.+4      	; 0x3936 <tickUI(unsigned char)+0x58>
    {
    // Force re-read of temp pot device if recent UI activity, and periodically.
    readTempPot();
    3932:	0e 94 ba 15 	call	0x2b74	; 0x2b74 <readTempPot()>
    }
#endif

  if(fastDigitalRead(BUTTON_MODE_L) == LOW)
    3936:	4d 99       	sbic	0x09, 5	; 9
    3938:	21 c0       	rjmp	.+66     	; 0x397c <tickUI(unsigned char)+0x9e>
    {
    // User is pressing the mode button: cycle through FROST | WARM [ | BAKE ].
    // Mark controls used and room as currently occupied given button press.
    markUIControlUsed();
    393a:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <markUIControlUsed()>
    // LED on...
    LED_HEATCALL_ON();
    393e:	5c 98       	cbi	0x0b, 4	; 11
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    3940:	80 e0       	ldi	r24, 0x00	; 0
    3942:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
    tinyPause(); // Leading tiny pause...
    if(!isWarmMode) // Was in frost mode; moving to warm mode.
    3946:	80 91 bf 01 	lds	r24, 0x01BF
    394a:	88 23       	and	r24, r24
    394c:	69 f4       	brne	.+26     	; 0x3968 <tickUI(unsigned char)+0x8a>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    394e:	81 e0       	ldi	r24, 0x01	; 1
    3950:	80 93 bf 01 	sts	0x01BF, r24
  isWarmModeDebounced = warm;
    3954:	80 93 be 01 	sts	0x01BE, r24
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    3958:	10 92 c0 01 	sts	0x01C0, r1
      setWarmMode(true);
#ifdef SUPPORT_BAKE
      cancelBake(); // Ensure no bake mode running.
#endif
      // 2 x flash 'heat call' to indicate now in WARM mode.
      LED_HEATCALL_OFF();
    395c:	5c 9a       	sbi	0x0b, 4	; 11
      offPause();
    395e:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <offPause()>
      LED_HEATCALL_ON();
    3962:	5c 98       	cbi	0x0b, 4	; 11
    3964:	80 e0       	ldi	r24, 0x00	; 0
    3966:	ad c0       	rjmp	.+346    	; 0x3ac2 <tickUI(unsigned char)+0x1e4>

#ifdef SUPPORT_BAKE // IF DEFINED: this unit supports BAKE mode.
// Only relevant if isWarmMode is true,
static uint_least8_t bakeCountdownM;
// If true then the unit is in raw 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
    3968:	80 91 c0 01 	lds	r24, 0x01C0
    396c:	88 23       	and	r24, r24
    396e:	09 f4       	brne	.+2      	; 0x3972 <tickUI(unsigned char)+0x94>
    3970:	95 c0       	rjmp	.+298    	; 0x3a9c <tickUI(unsigned char)+0x1be>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3972:	10 92 bf 01 	sts	0x01BF, r1
  isWarmModeDebounced = warm;
    3976:	10 92 be 01 	sts	0x01BE, r1
    397a:	7b c0       	rjmp	.+246    	; 0x3a72 <tickUI(unsigned char)+0x194>
    }
  else
    {
    // Don't update the debounced WARM mode while button held down.
    // Will also capture programmatic changes to isWarmMode, eg from schedules.
    isWarmModeDebounced = isWarmMode;
    397c:	80 91 bf 01 	lds	r24, 0x01BF
    3980:	80 93 be 01 	sts	0x01BE, r24

    // Mode button not pressed: indicate current mode with flash(es); more flashes if actually calling for heat.
    // Force display while UI controls are being used, eg to indicate temp pot position.
    if(isWarmModeDebounced || statusChange) // Generate flash(es) if in WARM mode or fiddling with UI other than Mode button.
    3984:	88 23       	and	r24, r24
    3986:	29 f4       	brne	.+10     	; 0x3992 <tickUI(unsigned char)+0xb4>
    3988:	80 91 c3 01 	lds	r24, 0x01C3
    398c:	88 23       	and	r24, r24
    398e:	09 f4       	brne	.+2      	; 0x3992 <tickUI(unsigned char)+0xb4>
    3990:	43 c0       	rjmp	.+134    	; 0x3a18 <tickUI(unsigned char)+0x13a>
      {
      // DHD20131223: do not flash if the room is dark so as to save energy and avoid disturbing sleep, etc.
      // In this case force resample of light level frequently in case user turns light on eg to operate unit.
      // Do show LED flash if user has recently operated controls (other than mode button) manually.
      if(!isRoomDark() || statusChange || (forthTick && (0 != readAmbientLight()) && !isRoomDark()))
    3992:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <isRoomLit()>
    3996:	88 23       	and	r24, r24
    3998:	89 f4       	brne	.+34     	; 0x39bc <tickUI(unsigned char)+0xde>
    399a:	80 91 c3 01 	lds	r24, 0x01C3
    399e:	88 23       	and	r24, r24
    39a0:	69 f4       	brne	.+26     	; 0x39bc <tickUI(unsigned char)+0xde>
    39a2:	11 23       	and	r17, r17
    39a4:	09 f4       	brne	.+2      	; 0x39a8 <tickUI(unsigned char)+0xca>
    39a6:	54 c0       	rjmp	.+168    	; 0x3a50 <tickUI(unsigned char)+0x172>
    39a8:	0e 94 03 04 	call	0x806	; 0x806 <readAmbientLight()>
    39ac:	89 2b       	or	r24, r25
    39ae:	09 f4       	brne	.+2      	; 0x39b2 <tickUI(unsigned char)+0xd4>
    39b0:	4f c0       	rjmp	.+158    	; 0x3a50 <tickUI(unsigned char)+0x172>
    39b2:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <isRoomLit()>
    39b6:	88 23       	and	r24, r24
    39b8:	09 f4       	brne	.+2      	; 0x39bc <tickUI(unsigned char)+0xde>
    39ba:	4a c0       	rjmp	.+148    	; 0x3a50 <tickUI(unsigned char)+0x172>
//#ifdef LEARN_BUTTON_AVAILABLE
//        if((!forthTick) || isSimpleScheduleSet()) // Omit every 4th set of flashes unless a schedule is set.
//#endif
          {
          // First flash to indicate WARM mode (or pot being twiddled).
          LED_HEATCALL_ON();
    39bc:	5c 98       	cbi	0x0b, 4	; 11
#if defined(TEMP_POT_AVAILABLE)
          // LED on stepwise proportional to temp pot setting.
          // Small number of steps (3) should help make positioning more obvious.
          const uint8_t wt = getWARMTargetC();
    39be:	0e 94 04 05 	call	0xa08	; 0xa08 <getWARMTargetC()>
          // Makes vtiny|small|medium flash for cool|OK|warm temperature target.
          if(wt <= BIASECO_WARM) { veryTinyPause(); }
    39c2:	82 31       	cpi	r24, 0x12	; 18
    39c4:	28 f4       	brcc	.+10     	; 0x39d0 <tickUI(unsigned char)+0xf2>


// Use WDT-based timer for xxxPause() routines.
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
    39c6:	85 e2       	ldi	r24, 0x25	; 37
    39c8:	90 e0       	ldi	r25, 0x00	; 0
    39ca:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    39ce:	07 c0       	rjmp	.+14     	; 0x39de <tickUI(unsigned char)+0x100>
          else if(wt >= BIASCOM_WARM) { mediumPause(); }
    39d0:	84 31       	cpi	r24, 0x14	; 20
    39d2:	10 f0       	brcs	.+4      	; 0x39d8 <tickUI(unsigned char)+0xfa>
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    39d4:	82 e0       	ldi	r24, 0x02	; 2
    39d6:	01 c0       	rjmp	.+2      	; 0x39da <tickUI(unsigned char)+0xfc>
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    39d8:	80 e0       	ldi	r24, 0x00	; 0
    39da:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
          else { mediumPause(); }
#endif
  
          // Second flash to indicate nominally calling for heat.
          // TODO: could consider using isControlledValveOpen() instead.
          if(getTRVPercentOpen() >= getMinValvePcReallyOpen())
    39de:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    39e2:	18 2f       	mov	r17, r24
    39e4:	0e 94 b3 04 	call	0x966	; 0x966 <getMinValvePcReallyOpen()>
    39e8:	18 17       	cp	r17, r24
    39ea:	90 f1       	brcs	.+100    	; 0x3a50 <tickUI(unsigned char)+0x172>
            {
            LED_HEATCALL_OFF();
    39ec:	5c 9a       	sbi	0x0b, 4	; 11
            offPause(); // V0.09 was mediumPause().
    39ee:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <offPause()>
            LED_HEATCALL_ON(); // flash
    39f2:	5c 98       	cbi	0x0b, 4	; 11
    39f4:	80 e0       	ldi	r24, 0x00	; 0
    39f6:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>

#ifdef SUPPORT_BAKE // IF DEFINED: this unit supports BAKE mode.
// Only relevant if isWarmMode is true,
static uint_least8_t bakeCountdownM;
// If true then the unit is in raw 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
    39fa:	80 91 bf 01 	lds	r24, 0x01BF
    39fe:	88 23       	and	r24, r24
    3a00:	39 f1       	breq	.+78     	; 0x3a50 <tickUI(unsigned char)+0x172>
    3a02:	80 91 c0 01 	lds	r24, 0x01C0
    3a06:	88 23       	and	r24, r24
    3a08:	19 f1       	breq	.+70     	; 0x3a50 <tickUI(unsigned char)+0x172>
  
#ifdef SUPPORT_BAKE
            if(inBakeMode())
              {
              // Third (lengthened) flash to indicate BAKE mode.
              LED_HEATCALL_OFF();
    3a0a:	5c 9a       	sbi	0x0b, 4	; 11
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    3a0c:	82 e0       	ldi	r24, 0x02	; 2
    3a0e:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
              mediumPause(); // Note different flash on/off duty cycle to try to distinguish this last flash.
              LED_HEATCALL_ON();
    3a12:	5c 98       	cbi	0x0b, 4	; 11
    3a14:	82 e0       	ldi	r24, 0x02	; 2
    3a16:	1a c0       	rjmp	.+52     	; 0x3a4c <tickUI(unsigned char)+0x16e>
    // Even in FROST mode, and if actually calling for heat (eg opening the rad valve significantly, etc)
    // then emit a tiny double flash on every 4th tick.
    // This call for heat may be frost protection or pre-warming / anticipating demand.
    // DHD20130528: new 4th-tick flash in FROST mode...
    // DHD20131223: do not flash if the room is dark so as to save energy and avoid disturbing sleep, etc.
    else if(forthTick && !isRoomDark() && isControlledValveOpen() && (getTRVPercentOpen() >= getMinValvePcReallyOpen()))
    3a18:	11 23       	and	r17, r17
    3a1a:	d1 f0       	breq	.+52     	; 0x3a50 <tickUI(unsigned char)+0x172>
    3a1c:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <isRoomLit()>
    3a20:	88 23       	and	r24, r24
    3a22:	b1 f0       	breq	.+44     	; 0x3a50 <tickUI(unsigned char)+0x172>
    3a24:	0e 94 b6 08 	call	0x116c	; 0x116c <isControlledValveOpen()>
    3a28:	88 23       	and	r24, r24
    3a2a:	91 f0       	breq	.+36     	; 0x3a50 <tickUI(unsigned char)+0x172>
    3a2c:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    3a30:	18 2f       	mov	r17, r24
    3a32:	0e 94 b3 04 	call	0x966	; 0x966 <getMinValvePcReallyOpen()>
    3a36:	18 17       	cp	r17, r24
    3a38:	58 f0       	brcs	.+22     	; 0x3a50 <tickUI(unsigned char)+0x172>
      {
      // Double flash every 4th tick indicates call for heat while in FROST MODE (matches call for heat in WARM mode).
      LED_HEATCALL_ON(); // flash
    3a3a:	5c 98       	cbi	0x0b, 4	; 11
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    3a3c:	80 e0       	ldi	r24, 0x00	; 0
    3a3e:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
      tinyPause();
      LED_HEATCALL_OFF();
    3a42:	5c 9a       	sbi	0x0b, 4	; 11
      offPause();
    3a44:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <offPause()>
      LED_HEATCALL_ON(); // flash
    3a48:	5c 98       	cbi	0x0b, 4	; 11
    3a4a:	80 e0       	ldi	r24, 0x00	; 0
    3a4c:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
      tinyPause();
      }

    // Enforce any changes that may have been driven by other UI components (ie other than MODE button).
    // Eg adjustment of temp pot / eco bias changing scheduled state.
    if(statusChange)
    3a50:	80 91 c3 01 	lds	r24, 0x01C3
    3a54:	88 23       	and	r24, r24
    3a56:	79 f0       	breq	.+30     	; 0x3a76 <tickUI(unsigned char)+0x198>
      {
      static bool prevScheduleStatus;
      const bool currentScheduleStatus = isAnyScheduleOnWARMNow();
    3a58:	0e 94 b7 14 	call	0x296e	; 0x296e <isAnyScheduleOnWARMNow()>
    3a5c:	98 2f       	mov	r25, r24
      if(currentScheduleStatus != prevScheduleStatus)
    3a5e:	80 91 c4 01 	lds	r24, 0x01C4
    3a62:	98 17       	cp	r25, r24
    3a64:	41 f0       	breq	.+16     	; 0x3a76 <tickUI(unsigned char)+0x198>
        {
        prevScheduleStatus = currentScheduleStatus;
    3a66:	90 93 c4 01 	sts	0x01C4, r25

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3a6a:	90 93 bf 01 	sts	0x01BF, r25
  isWarmModeDebounced = warm;
    3a6e:	90 93 be 01 	sts	0x01BE, r25
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    3a72:	10 92 c0 01 	sts	0x01C0, r1
        }
      }
    }

  // Ensure LED forced off unconditionally at least once each cycle.
  LED_HEATCALL_OFF();
    3a76:	5c 9a       	sbi	0x0b, 4	; 11

#ifdef LEARN_BUTTON_AVAILABLE
  // Handle learn button if supported and if is currently pressed.
  if(fastDigitalRead(BUTTON_LEARN_L) == LOW)
    3a78:	18 99       	sbic	0x03, 0	; 3
    3a7a:	02 c0       	rjmp	.+4      	; 0x3a80 <tickUI(unsigned char)+0x1a2>
    {
    handleLEARN(0);
    3a7c:	80 e0       	ldi	r24, 0x00	; 0
    3a7e:	03 c0       	rjmp	.+6      	; 0x3a86 <tickUI(unsigned char)+0x1a8>
    LED_HEATCALL_ON(); // Leave heatcall LED on while learn button held down.
    }

#if defined(BUTTON_LEARN2_L)
  // Handle second learn button if supported and currently pressed and primary learn button not pressed.
  else if(fastDigitalRead(BUTTON_LEARN2_L) == LOW)
    3a80:	4b 99       	sbic	0x09, 3	; 9
    3a82:	06 c0       	rjmp	.+12     	; 0x3a90 <tickUI(unsigned char)+0x1b2>
    {
    handleLEARN(1);
    3a84:	81 e0       	ldi	r24, 0x01	; 1
    3a86:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <handleLEARN(unsigned char)>
    markUIControlUsed(); // Mark controls used and room as currently occupied given button press.
    3a8a:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <markUIControlUsed()>
    LED_HEATCALL_ON(); // Leave heatcall LED on while learn button held down.
    3a8e:	5c 98       	cbi	0x0b, 4	; 11
    }
#endif
#endif

  const bool statusChanged = statusChange;
    3a90:	80 91 c3 01 	lds	r24, 0x01C3
  statusChange = false; // Potential race.
    3a94:	10 92 c3 01 	sts	0x01C3, r1
  return(statusChanged);
  }
    3a98:	1f 91       	pop	r17
    3a9a:	08 95       	ret
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
// Start/restart 'bake' mode and timeout.
void startBake() { isWarmMode = true; bakeCountdownM = BAKE_MAX_M; }
    3a9c:	81 e0       	ldi	r24, 0x01	; 1
    3a9e:	80 93 bf 01 	sts	0x01BF, r24
    3aa2:	8e e1       	ldi	r24, 0x1E	; 30
    3aa4:	80 93 c0 01 	sts	0x01C0, r24
#ifdef SUPPORT_BAKE
    else if(!inBakeMode()) // Was in WARM mode, move to BAKE (with full timeout to run).
      {
      startBake();
      // 2 x flash + one longer flash 'heat call' to indicate now in BAKE mode.
      LED_HEATCALL_OFF();
    3aa8:	5c 9a       	sbi	0x0b, 4	; 11
      offPause();
    3aaa:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <offPause()>
      LED_HEATCALL_ON();
    3aae:	5c 98       	cbi	0x0b, 4	; 11
    3ab0:	80 e0       	ldi	r24, 0x00	; 0
    3ab2:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
      tinyPause();
      LED_HEATCALL_OFF();
    3ab6:	5c 9a       	sbi	0x0b, 4	; 11
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    3ab8:	82 e0       	ldi	r24, 0x02	; 2
    3aba:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
      mediumPause(); // Note different flash on/off duty cycle to try to distinguish this last flash.
      LED_HEATCALL_ON();
    3abe:	5c 98       	cbi	0x0b, 4	; 11
    3ac0:	82 e0       	ldi	r24, 0x02	; 2
    3ac2:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
    3ac6:	d7 cf       	rjmp	.-82     	; 0x3a76 <tickUI(unsigned char)+0x198>

00003ac8 <global constructors keyed to _Z5panicv>:
  '/',
  __DATE__[0], __DATE__[1], __DATE__[2],
  '/',
  __DATE__[4], __DATE__[5],
  '\0'
  };
    3ac8:	22 e3       	ldi	r18, 0x32	; 50
    3aca:	20 93 05 01 	sts	0x0105, r18
    3ace:	80 e3       	ldi	r24, 0x30	; 48
    3ad0:	80 93 06 01 	sts	0x0106, r24
    3ad4:	91 e3       	ldi	r25, 0x31	; 49
    3ad6:	90 93 07 01 	sts	0x0107, r25
    3ada:	84 e3       	ldi	r24, 0x34	; 52
    3adc:	80 93 08 01 	sts	0x0108, r24
    3ae0:	8d e4       	ldi	r24, 0x4D	; 77
    3ae2:	80 93 0a 01 	sts	0x010A, r24
    3ae6:	81 e6       	ldi	r24, 0x61	; 97
    3ae8:	80 93 0b 01 	sts	0x010B, r24
    3aec:	82 e7       	ldi	r24, 0x72	; 114
    3aee:	80 93 0c 01 	sts	0x010C, r24
    3af2:	20 93 0e 01 	sts	0x010E, r18
    3af6:	90 93 0f 01 	sts	0x010F, r25
#if defined(USE_MODULE_FHT8VSIMPLE)
    FHT8VSyncAndTXReset(); // Assume that sync with valve may have been lost, so re-sync.
#endif
    TIME_LSD = getSecondsLT(); // Prepare to sleep until start of next full minor cycle.
    }
  }
    3afa:	08 95       	ret

00003afc <pollIO(bool)>:
// Call this to do an I/O poll if needed; returns true if something useful happened.
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or sleep.
// Limits actual poll rate to something like once every 32ms, unless force is true.
//   * force if true then force full poll on every call (ie do not internally rate-limit)
bool pollIO(const bool force)
    3afc:	1f 93       	push	r17
    3afe:	18 2f       	mov	r17, r24
  {
#if defined(ENABLE_BOILER_HUB) && defined(USE_MODULE_FHT8VSIMPLE)
  if(inHubMode())
    3b00:	0e 94 36 04 	call	0x86c	; 0x86c <getMinBoilerOnMinutes()>
    3b04:	88 23       	and	r24, r24
    3b06:	99 f0       	breq	.+38     	; 0x3b2e <pollIO(bool)+0x32>
    {
    static volatile uint8_t _pO_lastPoll;

    // Poll RX at most about every ~32ms to help approx match spil rate when called in loop with 30ms nap.
    const uint8_t sct = getSubCycleTime();
    3b08:	20 91 b2 00 	lds	r18, 0x00B2
    if(force || ((0 == (sct & 3)) && (sct != _pO_lastPoll)))
    3b0c:	11 23       	and	r17, r17
    3b0e:	51 f4       	brne	.+20     	; 0x3b24 <pollIO(bool)+0x28>
    3b10:	82 2f       	mov	r24, r18
    3b12:	90 e0       	ldi	r25, 0x00	; 0
    3b14:	83 70       	andi	r24, 0x03	; 3
    3b16:	90 70       	andi	r25, 0x00	; 0
    3b18:	89 2b       	or	r24, r25
    3b1a:	49 f4       	brne	.+18     	; 0x3b2e <pollIO(bool)+0x32>
    3b1c:	80 91 cb 01 	lds	r24, 0x01CB
    3b20:	28 17       	cp	r18, r24
    3b22:	29 f0       	breq	.+10     	; 0x3b2e <pollIO(bool)+0x32>
      {
      _pO_lastPoll = sct;
    3b24:	20 93 cb 01 	sts	0x01CB, r18
      if(FHT8VCallForHeatPoll()) // Check if call-for-heat has been overheard.
    3b28:	0e 94 1c 0a 	call	0x1438	; 0x1438 <FHT8VCallForHeatPoll()>
    3b2c:	01 c0       	rjmp	.+2      	; 0x3b30 <pollIO(bool)+0x34>
    3b2e:	80 e0       	ldi	r24, 0x00	; 0
        { return(true); }
      }
    }
#endif
  return(false);
  }
    3b30:	1f 91       	pop	r17
    3b32:	08 95       	ret

00003b34 <loop>:
static uint8_t boilerNoCallM;
#endif

// The main control loop routine runs forever.
// Note: exiting loop() and re-entering can take a little while, handling Arduino background tasks such as serial.
void loop()
    3b34:	8f 92       	push	r8
    3b36:	9f 92       	push	r9
    3b38:	af 92       	push	r10
    3b3a:	bf 92       	push	r11
    3b3c:	cf 92       	push	r12
    3b3e:	df 92       	push	r13
    3b40:	ef 92       	push	r14
    3b42:	ff 92       	push	r15
    3b44:	0f 93       	push	r16
    3b46:	1f 93       	push	r17
    3b48:	df 93       	push	r29
    3b4a:	cf 93       	push	r28
    3b4c:	00 d0       	rcall	.+0      	; 0x3b4e <loop+0x1a>
    3b4e:	00 d0       	rcall	.+0      	; 0x3b50 <loop+0x1c>
    3b50:	cd b7       	in	r28, 0x3d	; 61
    3b52:	de b7       	in	r29, 0x3e	; 62

  // Set up some variables before sleeping to minimise delay/jitter after the RTC tick.
  bool showStatus = false; // Show status at end of loop?

  // Use the zeroth second in each minute to force extra deep resets, etc.
  const bool second0 = (0 == TIME_LSD);
    3b54:	dd 24       	eor	r13, r13
    3b56:	80 91 c5 01 	lds	r24, 0x01C5
    3b5a:	88 23       	and	r24, r24
    3b5c:	11 f4       	brne	.+4      	; 0x3b62 <loop+0x2e>
    3b5e:	dd 24       	eor	r13, r13
    3b60:	d3 94       	inc	r13
//  // and if possible noise and heat and light should be minimised in this part of each minute to improve readings.
//  const bool sensorReading30s = (TIME_LSD >= 30);
  // The 0th minute in each group of four is always used for measuring where possible (possibly amongst others)
  // and if possible noise and heat and light should be minimised in this minute to give the best possible readings.
  // This is the first (0th) minute in each group of four.
  const bool minute0From4ForSensors = (0 == (minuteCount & 3));
    3b62:	cc 24       	eor	r12, r12
    3b64:	80 91 c6 01 	lds	r24, 0x01C6
    3b68:	90 e0       	ldi	r25, 0x00	; 0
    3b6a:	83 70       	andi	r24, 0x03	; 3
    3b6c:	90 70       	andi	r25, 0x00	; 0
    3b6e:	89 2b       	or	r24, r25
    3b70:	11 f4       	brne	.+4      	; 0x3b76 <loop+0x42>
    3b72:	cc 24       	eor	r12, r12
    3b74:	c3 94       	inc	r12

  // Note last-measured battery status.
  const bool batteryLow = isBatteryLow();
    3b76:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <isBatteryLow()>
    3b7a:	a8 2e       	mov	r10, r24
    (batteryLow || !inWarmModeDebounced()) && // Don't spare the batteries unless in FROST mode (which should be most of the time) or the batteries are low.
#if defined(ENABLE_BOILER_HUB)
    (0 == boilerCountdownS) && // Unless the boiler is off, stay responsive.
#endif
    (!isControlledValveOpen()) &&  // Run at full speed until the FHT8V valve should actually have shut and the boiler gone off.
    (0 == getTRVPercentOpen()); // Run at full speed until not nominally demanding heat, eg even during FROST mode or pre-heating.
    3b7c:	88 23       	and	r24, r24
    3b7e:	21 f4       	brne	.+8      	; 0x3b88 <loop+0x54>
    3b80:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <inWarmModeDebounced()>
    3b84:	88 23       	and	r24, r24
    3b86:	89 f4       	brne	.+34     	; 0x3baa <loop+0x76>
    3b88:	80 91 c7 01 	lds	r24, 0x01C7
    3b8c:	90 91 c8 01 	lds	r25, 0x01C8
    3b90:	89 2b       	or	r24, r25
    3b92:	59 f4       	brne	.+22     	; 0x3baa <loop+0x76>
    3b94:	0e 94 b6 08 	call	0x116c	; 0x116c <isControlledValveOpen()>
    3b98:	88 23       	and	r24, r24
    3b9a:	39 f4       	brne	.+14     	; 0x3baa <loop+0x76>
    3b9c:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    3ba0:	88 23       	and	r24, r24
    3ba2:	19 f4       	brne	.+6      	; 0x3baa <loop+0x76>
    3ba4:	bb 24       	eor	r11, r11
    3ba6:	b3 94       	inc	r11
    3ba8:	01 c0       	rjmp	.+2      	; 0x3bac <loop+0x78>
    3baa:	bb 24       	eor	r11, r11


  // Is this unit currently in central hub listener mode?
  const bool hubMode = inHubMode();
    3bac:	0e 94 36 04 	call	0x86c	; 0x86c <getMinBoilerOnMinutes()>
    3bb0:	f8 2e       	mov	r15, r24
    3bb2:	88 23       	and	r24, r24
    3bb4:	09 f4       	brne	.+2      	; 0x3bb8 <loop+0x84>
    3bb6:	55 c0       	rjmp	.+170    	; 0x3c62 <loop+0x12e>
    3bb8:	ff 24       	eor	r15, r15
    3bba:	f3 94       	inc	r15
  if(hubMode)
    {
#if defined(USE_MODULE_FHT8VSIMPLE)

    // Final poll to to cover up to end of previous minor loop.
    FHT8VCallForHeatPoll();
    3bbc:	0e 94 1c 0a 	call	0x1438	; 0x1438 <FHT8VCallForHeatPoll()>

    // Fetch and clear current pending sample house code calling for heat.
    const uint16_t hcRequest = FHT8VCallForHeatHeardGetAndClear();
    3bc0:	0e 94 c8 08 	call	0x1190	; 0x1190 <FHT8VCallForHeatHeardGetAndClear()>
    3bc4:	8c 01       	movw	r16, r24
    const bool heardIt = hcRequest != ((uint16_t)~0);
    3bc6:	ee 24       	eor	r14, r14
    3bc8:	8f ef       	ldi	r24, 0xFF	; 255
    3bca:	0f 3f       	cpi	r16, 0xFF	; 255
    3bcc:	18 07       	cpc	r17, r24
    3bce:	e9 f0       	breq	.+58     	; 0x3c0a <loop+0xd6>
    3bd0:	ee 24       	eor	r14, r14
    3bd2:	e3 94       	inc	r14
    if(heardIt)
      {
      DEBUG_SERIAL_TIMESTAMP();
    3bd4:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <_debug_serial_timestamp()>
      DEBUG_SERIAL_PRINT(' ');
    3bd8:	80 e2       	ldi	r24, 0x20	; 32
    3bda:	0e 94 39 15 	call	0x2a72	; 0x2a72 <serialPrintAndFlush(char)>
      serialPrintAndFlush(F("Call for heat from "));
    3bde:	87 e1       	ldi	r24, 0x17	; 23
    3be0:	94 e0       	ldi	r25, 0x04	; 4
    3be2:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
      serialPrintAndFlush((hcRequest >> 8) & 0xff);
    3be6:	81 2f       	mov	r24, r17
    3be8:	90 e0       	ldi	r25, 0x00	; 0
    3bea:	6a e0       	ldi	r22, 0x0A	; 10
    3bec:	70 e0       	ldi	r23, 0x00	; 0
    3bee:	0e 94 21 15 	call	0x2a42	; 0x2a42 <serialPrintAndFlush(unsigned int, int)>
      serialPrintAndFlush(' ');
    3bf2:	80 e2       	ldi	r24, 0x20	; 32
    3bf4:	0e 94 39 15 	call	0x2a72	; 0x2a72 <serialPrintAndFlush(char)>
      serialPrintAndFlush(hcRequest & 0xff);
    3bf8:	c8 01       	movw	r24, r16
    3bfa:	90 70       	andi	r25, 0x00	; 0
    3bfc:	6a e0       	ldi	r22, 0x0A	; 10
    3bfe:	70 e0       	ldi	r23, 0x00	; 0
    3c00:	0e 94 21 15 	call	0x2a42	; 0x2a42 <serialPrintAndFlush(unsigned int, int)>
      serialPrintlnAndFlush();
    3c04:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
    3c08:	04 c0       	rjmp	.+8      	; 0x3c12 <loop+0xde>
      }   

    // Record call for heat, both to start boiler-on cycle and to defer need to listen again. 
    // Optimisation: may be able to stop RX if boiler is on for local demand (can measure local temp better: less self-heating).
    if(heardIt ||
    3c0a:	0e 94 b6 08 	call	0x116c	; 0x116c <isControlledValveOpen()>
    3c0e:	88 23       	and	r24, r24
    3c10:	61 f0       	breq	.+24     	; 0x3c2a <loop+0xf6>
       isControlledValveOpen())
      {
      boilerCountdownS = 60 * getMinBoilerOnMinutes(); // Expect to turn boiler on.
    3c12:	0e 94 36 04 	call	0x86c	; 0x86c <getMinBoilerOnMinutes()>
    3c16:	9c e3       	ldi	r25, 0x3C	; 60
    3c18:	89 9f       	mul	r24, r25
    3c1a:	c0 01       	movw	r24, r0
    3c1c:	11 24       	eor	r1, r1
    3c1e:	90 93 c8 01 	sts	0x01C8, r25
    3c22:	80 93 c7 01 	sts	0x01C7, r24
      boilerNoCallM = 0; // No time has passed since the last call.
    3c26:	10 92 c9 01 	sts	0x01C9, r1
    // Optimisation: if just heard a call need not listen on this next cycle.
    // Optimisation: if boiler timeout is a long time away (>> one FHT8V TX cycle, ~2 minutes excl quiet minute), then can avoid listening for now.
    //    Longish period without any RX listening may allow hub unit to cool and get better sample of local temperature if marginal.
    // Aim to listen in one stretch for greater than full FHT8V TX cycle of ~2m to avoid missing a call for heat.
    // MUST listen for all of final 2 mins of boiler-on to avoid missing TX (without forcing boiler over-run).
    if((boilerCountdownS <= ((MAX_FHT8V_TX_CYCLE_HS+1)/2)) && // Don't miss a final TX that would keep the boiler on...
    3c2a:	20 91 c7 01 	lds	r18, 0x01C7
    3c2e:	30 91 c8 01 	lds	r19, 0x01C8
    3c32:	c9 01       	movw	r24, r18
    3c34:	01 97       	sbiw	r24, 0x01	; 1
    3c36:	87 37       	cpi	r24, 0x77	; 119
    3c38:	91 05       	cpc	r25, r1
    3c3a:	08 f4       	brcc	.+2      	; 0x3c3e <loop+0x10a>
    3c3c:	c3 c1       	rjmp	.+902    	; 0x3fc4 <loop+0x490>
       (boilerCountdownS != 0)) // But don't force unit to listen/RX all the time if no recent call for heat.
      { needsToEavesdrop = true; }
    else if((!heardIt) &&
    3c3e:	ee 20       	and	r14, r14
    3c40:	81 f4       	brne	.+32     	; 0x3c62 <loop+0x12e>
    3c42:	cc 20       	and	r12, r12
    3c44:	71 f4       	brne	.+28     	; 0x3c62 <loop+0x12e>
    3c46:	29 55       	subi	r18, 0x59	; 89
    3c48:	32 40       	sbci	r19, 0x02	; 2
    3c4a:	58 f4       	brcc	.+22     	; 0x3c62 <loop+0x12e>
       (boilerCountdownS <= (RX_REDUCE_MIN_M*60))) // Listen eagerly for fresh calls for heat for last few minutes before turning boiler off.
      {
      // Skip the minute before the 'quiet' minute also in very quiet mode to improve local temp measurement.
      // (Should still catch at least one TX per 4 minutes at worst.)
      needsToEavesdrop =
          ((boilerNoCallM <= RX_REDUCE_MAX_M) || (3 != (minuteCount & 3)));
    3c4c:	80 91 c9 01 	lds	r24, 0x01C9
    3c50:	8f 31       	cpi	r24, 0x1F	; 31
    3c52:	08 f4       	brcc	.+2      	; 0x3c56 <loop+0x122>
    3c54:	b7 c1       	rjmp	.+878    	; 0x3fc4 <loop+0x490>
    3c56:	80 91 c6 01 	lds	r24, 0x01C6
    3c5a:	83 70       	andi	r24, 0x03	; 3
    3c5c:	83 30       	cpi	r24, 0x03	; 3
    3c5e:	09 f0       	breq	.+2      	; 0x3c62 <loop+0x12e>
    3c60:	b1 c1       	rjmp	.+866    	; 0x3fc4 <loop+0x490>
#endif
    }
  else
    {
    // Power down and clear radio state (if currently eavesdropping).
    StopEavesdropOnFHT8V(second0);
    3c62:	8d 2d       	mov	r24, r13
    3c64:	0e 94 d7 08 	call	0x11ae	; 0x11ae <StopEavesdropOnFHT8V(bool)>
    // Clear any RX state so that nothing stale is carried forward.
    FHT8VCallForHeatHeardGetAndClear();
    3c68:	0e 94 c8 08 	call	0x1190	; 0x1190 <FHT8VCallForHeatHeardGetAndClear()>
    3c6c:	10 e0       	ldi	r17, 0x00	; 0
  // NOTE: sleep at the top of the loop to minimise timing jitter/delay from Arduino background activity after loop() returns.
  // DHD20130425: waking up from sleep and getting to start processing below this block may take >10ms.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("*E"); // End-of-cycle sleep.
#endif
  powerDownSerial(); // Ensure that serial I/O is off.
    3c6e:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <powerDownSerial()>
  // Power down most stuff (except radio for hub RX).
  minimisePowerWithoutSleep();
    3c72:	0e 94 92 0f 	call	0x1f24	; 0x1f24 <minimisePowerWithoutSleep()>
    3c76:	11 c0       	rjmp	.+34     	; 0x3c9a <loop+0x166>
  uint_fast8_t newTLSD;
  while(TIME_LSD == (newTLSD = getSecondsLT()))
    {
#if defined(ENABLE_BOILER_HUB) && defined(USE_MODULE_FHT8VSIMPLE) // Deal with FHT8V eavesdropping if needed.
    // Poll for RX of remote calls-for-heat if needed.
    if(needsToEavesdrop) { nap30AndPoll(); continue; }
    3c78:	11 23       	and	r17, r17
    3c7a:	39 f0       	breq	.+14     	; 0x3c8a <loop+0x156>
//   * force if true then force full poll on every call (ie do not internally rate-limit)
// NOTE: implementation may not be in power-management module.
bool pollIO(bool force = false);
// Nap productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for about 30ms; tries to allow ealier wakeup if interrupt is received, etc.
static void inline nap30AndPoll() { nap(WDTO_30MS); pollIO(true); }
    3c7c:	81 e0       	ldi	r24, 0x01	; 1
    3c7e:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
    3c82:	81 e0       	ldi	r24, 0x01	; 1
    3c84:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <pollIO(bool)>
    3c88:	08 c0       	rjmp	.+16     	; 0x3c9a <loop+0x166>
#endif
#if defined(USE_MODULE_RFM22RADIOSIMPLE) // Force radio to power-saving standby state if appropriate.
    // Force radio to known-low-power state from time to time (not every time to avoid unnecessary SPI work, LED flicker, etc.)
    if(batteryLow || second0) { RFM22ModeStandbyAndClearState(); }
    3c8a:	aa 20       	and	r10, r10
    3c8c:	11 f4       	brne	.+4      	; 0x3c92 <loop+0x15e>
    3c8e:	dd 20       	and	r13, r13
    3c90:	11 f0       	breq	.+4      	; 0x3c96 <loop+0x162>
    3c92:	0e 94 63 12 	call	0x24c6	; 0x24c6 <RFM22ModeStandbyAndClearState()>
#endif
    sleepUntilInt(); // Normal long minimal-power sleep until wake-up interrupt.
    3c96:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <sleepPwrSaveWithBODDisabled()>
#endif
  powerDownSerial(); // Ensure that serial I/O is off.
  // Power down most stuff (except radio for hub RX).
  minimisePowerWithoutSleep();
  uint_fast8_t newTLSD;
  while(TIME_LSD == (newTLSD = getSecondsLT()))
    3c9a:	90 91 aa 01 	lds	r25, 0x01AA
    3c9e:	80 91 c5 01 	lds	r24, 0x01C5
    3ca2:	89 17       	cp	r24, r25
    3ca4:	49 f3       	breq	.-46     	; 0x3c78 <loop+0x144>
    // Force radio to known-low-power state from time to time (not every time to avoid unnecessary SPI work, LED flicker, etc.)
    if(batteryLow || second0) { RFM22ModeStandbyAndClearState(); }
#endif
    sleepUntilInt(); // Normal long minimal-power sleep until wake-up interrupt.
    }
  TIME_LSD = newTLSD;
    3ca6:	90 93 c5 01 	sts	0x01C5, r25


#if defined(USE_MODULE_FHT8VSIMPLE)
  // FHT8V is highest priority and runs first.
  // ---------- HALF SECOND #0 -----------
  bool useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_First(!conserveBattery); // Time for extra TX before UI.
    3caa:	0e 94 a1 08 	call	0x1142	; 0x1142 <FHT8VGetHC1()>
    3cae:	84 36       	cpi	r24, 0x64	; 100
    3cb0:	68 f4       	brcc	.+26     	; 0x3ccc <loop+0x198>
    3cb2:	0e 94 aa 08 	call	0x1154	; 0x1154 <FHT8VGetHC2()>
    3cb6:	84 36       	cpi	r24, 0x64	; 100
    3cb8:	48 f4       	brcc	.+18     	; 0x3ccc <loop+0x198>
    3cba:	81 e0       	ldi	r24, 0x01	; 1
    3cbc:	8b 25       	eor	r24, r11
    3cbe:	0e 94 4a 0c 	call	0x1894	; 0x1894 <FHT8VPollSyncAndTX_First(bool)>
    3cc2:	88 23       	and	r24, r24
    3cc4:	19 f0       	breq	.+6      	; 0x3ccc <loop+0x198>
    3cc6:	dd 24       	eor	r13, r13
    3cc8:	d3 94       	inc	r13
    3cca:	01 c0       	rjmp	.+2      	; 0x3cce <loop+0x19a>
    3ccc:	dd 24       	eor	r13, r13
  // Must take ~300ms or less so as not to run over into next half second if two TXs are done.
#if !defined(TWO_S_TICK_RTC_SUPPORT)
  if(0 == (TIME_LSD & 1))
#endif
    {
    if(tickUI(TIME_LSD))
    3cce:	80 91 c5 01 	lds	r24, 0x01C5
    3cd2:	0e 94 6f 1c 	call	0x38de	; 0x38de <tickUI(unsigned char)>
    3cd6:	88 23       	and	r24, r24
    3cd8:	11 f4       	brne	.+4      	; 0x3cde <loop+0x1aa>
    3cda:	88 24       	eor	r8, r8
    3cdc:	04 c0       	rjmp	.+8      	; 0x3ce6 <loop+0x1b2>
      {
      showStatus = true;
      computeTargetTemperature(); // Force recompute of temperature for (UI) responsivene
    3cde:	0e 94 89 06 	call	0xd12	; 0xd12 <computeTargetTemperature()>
    3ce2:	88 24       	eor	r8, r8
    3ce4:	83 94       	inc	r8
      }
    }


#if defined(USE_MODULE_FHT8VSIMPLE)
  if(useExtraFHT8VTXSlots)
    3ce6:	dd 20       	and	r13, r13
    3ce8:	79 f0       	breq	.+30     	; 0x3d08 <loop+0x1d4>
    {
    // Time for extra TX before other actions, but don't bother if minimising power in frost mode.
    // ---------- HALF SECOND #1 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(!conserveBattery); 
    3cea:	0e 94 a1 08 	call	0x1142	; 0x1142 <FHT8VGetHC1()>
    3cee:	84 36       	cpi	r24, 0x64	; 100
    3cf0:	50 f4       	brcc	.+20     	; 0x3d06 <loop+0x1d2>
    3cf2:	0e 94 aa 08 	call	0x1154	; 0x1154 <FHT8VGetHC2()>
    3cf6:	84 36       	cpi	r24, 0x64	; 100
    3cf8:	30 f4       	brcc	.+12     	; 0x3d06 <loop+0x1d2>
    3cfa:	81 e0       	ldi	r24, 0x01	; 1
    3cfc:	8b 25       	eor	r24, r11
    3cfe:	0e 94 88 0c 	call	0x1910	; 0x1910 <FHT8VPollSyncAndTX_Next(bool)>
    3d02:	88 23       	and	r24, r24
    3d04:	09 f4       	brne	.+2      	; 0x3d08 <loop+0x1d4>
    3d06:	dd 24       	eor	r13, r13
  // Once-per-minute tasks: all must take << 0.3s.
  // Run tasks spread throughout the minute to be as kind to batteries (etc) as possible.
  // Only when runAll is true run less-critical tasks that be skipped sometimes when particularly conserving energy.
  // TODO: coordinate temperature reading with time when radio and other heat-generating items are off for more accurate readings.
  // TODO: ensure only take ambient light reading at times when all LEDs are off.
  const bool runAll = (!conserveBattery) || minute0From4ForSensors;
    3d08:	99 24       	eor	r9, r9
    3d0a:	93 94       	inc	r9
    3d0c:	9b 24       	eor	r9, r11
    3d0e:	11 f0       	breq	.+4      	; 0x3d14 <loop+0x1e0>
    3d10:	11 e0       	ldi	r17, 0x01	; 1
    3d12:	01 c0       	rjmp	.+2      	; 0x3d16 <loop+0x1e2>
    3d14:	1c 2d       	mov	r17, r12

  switch(TIME_LSD) // With TWO_S_TICK_RTC_SUPPORT only even seconds are available.
    3d16:	80 91 c5 01 	lds	r24, 0x01C5
    3d1a:	82 33       	cpi	r24, 0x32	; 50
    3d1c:	09 f4       	brne	.+2      	; 0x3d20 <loop+0x1ec>
    3d1e:	6b c0       	rjmp	.+214    	; 0x3df6 <loop+0x2c2>
    3d20:	83 33       	cpi	r24, 0x33	; 51
    3d22:	68 f4       	brcc	.+26     	; 0x3d3e <loop+0x20a>
    3d24:	82 30       	cpi	r24, 0x02	; 2
    3d26:	29 f1       	breq	.+74     	; 0x3d72 <loop+0x23e>
    3d28:	83 30       	cpi	r24, 0x03	; 3
    3d2a:	18 f4       	brcc	.+6      	; 0x3d32 <loop+0x1fe>
    3d2c:	88 23       	and	r24, r24
    3d2e:	b9 f0       	breq	.+46     	; 0x3d5e <loop+0x22a>
    3d30:	fb c0       	rjmp	.+502    	; 0x3f28 <loop+0x3f4>
    3d32:	84 30       	cpi	r24, 0x04	; 4
    3d34:	b9 f1       	breq	.+110    	; 0x3da4 <loop+0x270>
    3d36:	88 30       	cpi	r24, 0x08	; 8
    3d38:	09 f0       	breq	.+2      	; 0x3d3c <loop+0x208>
    3d3a:	f6 c0       	rjmp	.+492    	; 0x3f28 <loop+0x3f4>
    3d3c:	39 c0       	rjmp	.+114    	; 0x3db0 <loop+0x27c>
    3d3e:	86 33       	cpi	r24, 0x36	; 54
    3d40:	09 f4       	brne	.+2      	; 0x3d44 <loop+0x210>
    3d42:	65 c0       	rjmp	.+202    	; 0x3e0e <loop+0x2da>
    3d44:	87 33       	cpi	r24, 0x37	; 55
    3d46:	20 f4       	brcc	.+8      	; 0x3d50 <loop+0x21c>
    3d48:	84 33       	cpi	r24, 0x34	; 52
    3d4a:	09 f0       	breq	.+2      	; 0x3d4e <loop+0x21a>
    3d4c:	ed c0       	rjmp	.+474    	; 0x3f28 <loop+0x3f4>
    3d4e:	59 c0       	rjmp	.+178    	; 0x3e02 <loop+0x2ce>
    3d50:	88 33       	cpi	r24, 0x38	; 56
    3d52:	09 f4       	brne	.+2      	; 0x3d56 <loop+0x222>
    3d54:	65 c0       	rjmp	.+202    	; 0x3e20 <loop+0x2ec>
    3d56:	8a 33       	cpi	r24, 0x3A	; 58
    3d58:	09 f0       	breq	.+2      	; 0x3d5c <loop+0x228>
    3d5a:	e6 c0       	rjmp	.+460    	; 0x3f28 <loop+0x3f4>
    3d5c:	ce c0       	rjmp	.+412    	; 0x3efa <loop+0x3c6>
    {
    case 0:
      {
      // Tasks that must be run every minute.
      ++minuteCount;
    3d5e:	80 91 c6 01 	lds	r24, 0x01C6
    3d62:	8f 5f       	subi	r24, 0xFF	; 255
    3d64:	80 93 c6 01 	sts	0x01C6, r24
      checkUserSchedule(); // Force to user's programmed settings, if any, at the correct time.
    3d68:	0e 94 2b 1c 	call	0x3856	; 0x3856 <checkUserSchedule()>
      // Ensure that RTC is persisted promptly when needed.
      persistRTC();
    3d6c:	0e 94 c9 13 	call	0x2792	; 0x2792 <persistRTC()>
    3d70:	db c0       	rjmp	.+438    	; 0x3f28 <loop+0x3f4>
      break;
      }

    // Churn/reseed PRNG(s) a little to improve unpredictability in use: should be lightweight.
    case 2: { if(runAll) { seedRNG8(minuteCount ^ cycleCountCPU() ^ (uint8_t)getBatterymV(), getSubCycleTime() ^ (uint8_t)getAmbientLight(), (uint8_t)getTemperatureC16()); } break; }
    3d72:	11 23       	and	r17, r17
    3d74:	09 f4       	brne	.+2      	; 0x3d78 <loop+0x244>
    3d76:	d8 c0       	rjmp	.+432    	; 0x3f28 <loop+0x3f4>
    3d78:	06 b5       	in	r16, 0x26	; 38
    3d7a:	80 91 c6 01 	lds	r24, 0x01C6
    3d7e:	08 27       	eor	r16, r24
    3d80:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <getBatterymV()>
    3d84:	e8 2e       	mov	r14, r24
    3d86:	10 91 b2 00 	lds	r17, 0x00B2
    3d8a:	0e 94 fe 03 	call	0x7fc	; 0x7fc <getAmbientLight()>
    3d8e:	f8 2e       	mov	r15, r24
    3d90:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <getTemperatureC16()>
    3d94:	48 2f       	mov	r20, r24
    3d96:	1f 25       	eor	r17, r15
    3d98:	80 2f       	mov	r24, r16
    3d9a:	8e 25       	eor	r24, r14
    3d9c:	61 2f       	mov	r22, r17
    3d9e:	0e 94 b9 10 	call	0x2172	; 0x2172 <seedRNG8(unsigned char, unsigned char, unsigned char)>
    3da2:	c2 c0       	rjmp	.+388    	; 0x3f28 <loop+0x3f4>
    // Monitor battery voltage; measure and recompute status less often when already thought to be low, eg when conserving.
    case 4: { if(runAll) { readBatterymV(); } break; }
    3da4:	11 23       	and	r17, r17
    3da6:	09 f4       	brne	.+2      	; 0x3daa <loop+0x276>
    3da8:	bf c0       	rjmp	.+382    	; 0x3f28 <loop+0x3f4>
    3daa:	0e 94 65 0e 	call	0x1cca	; 0x1cca <readBatterymV()>
    3dae:	bc c0       	rjmp	.+376    	; 0x3f28 <loop+0x3f4>
    // This is entirely optional, and just improves odds of an urgent call for heat being acted on quickly,
    // so it can be cancelled with any reasonable excuse to save some energy and bandwidth.
    // This should always be safe, ie not done unless valve actually open, etc.
    case 8:
      {
      if((!hubMode) && // Hub doesn't need to send extra TXes to itself!
    3db0:	ff 20       	and	r15, r15
    3db2:	09 f0       	breq	.+2      	; 0x3db6 <loop+0x282>
    3db4:	b9 c0       	rjmp	.+370    	; 0x3f28 <loop+0x3f4>
    3db6:	aa 20       	and	r10, r10
    3db8:	09 f0       	breq	.+2      	; 0x3dbc <loop+0x288>
    3dba:	b6 c0       	rjmp	.+364    	; 0x3f28 <loop+0x3f4>
    3dbc:	dd 20       	and	r13, r13
    3dbe:	09 f0       	breq	.+2      	; 0x3dc2 <loop+0x28e>
    3dc0:	b3 c0       	rjmp	.+358    	; 0x3f28 <loop+0x3f4>
    3dc2:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <inWarmModeDebounced()>
    3dc6:	88 23       	and	r24, r24
    3dc8:	09 f4       	brne	.+2      	; 0x3dcc <loop+0x298>
    3dca:	be c0       	rjmp	.+380    	; 0x3f48 <loop+0x414>
    3dcc:	0e 94 b6 08 	call	0x116c	; 0x116c <isControlledValveOpen()>
    3dd0:	88 23       	and	r24, r24
    3dd2:	09 f4       	brne	.+2      	; 0x3dd6 <loop+0x2a2>
    3dd4:	b9 c0       	rjmp	.+370    	; 0x3f48 <loop+0x414>
    3dd6:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    3dda:	8b 34       	cpi	r24, 0x4B	; 75
    3ddc:	28 f4       	brcc	.+10     	; 0x3de8 <loop+0x2b4>
    3dde:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <inBakeModeDebounced()>
    3de2:	88 23       	and	r24, r24
    3de4:	09 f4       	brne	.+2      	; 0x3de8 <loop+0x2b4>
    3de6:	b0 c0       	rjmp	.+352    	; 0x3f48 <loop+0x414>
         (!useExtraFHT8VTXSlots) && // Don't send if there's an immediately pending TX.
         inWarmModeDebounced() && // Only do extra TX if still in a warming mode, ie don't TX if mode just changed to FROST.
         (isControlledValveOpen()) && // Valve should be open already so we won't hurt the pump/boiler with call for heat.
         ((getTRVPercentOpen() >= 75) || inBakeModeDebounced())) // Valve fairly wide open, eg for BAKE or because boiler not hearing us reliably.
          {
          FHT8VDoSafeExtraTXToHub();
    3de8:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <FHT8VDoSafeExtraTXToHub()>
#if 1 && defined(DEBUG)
          DEBUG_SERIAL_PRINTLN_FLASHSTRING("Extra TX");
    3dec:	8e e0       	ldi	r24, 0x0E	; 14
    3dee:	94 e0       	ldi	r25, 0x04	; 4
    3df0:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    3df4:	a9 c0       	rjmp	.+338    	; 0x3f48 <loop+0x414>
#endif

    // Read all environmental inputs, late in the cycle.
#ifdef TEMP_POT_AVAILABLE
    // Sample the user-selected temperature base.
    case 50: { if(runAll) { readTempPot(); } break; }
    3df6:	11 23       	and	r17, r17
    3df8:	09 f4       	brne	.+2      	; 0x3dfc <loop+0x2c8>
    3dfa:	96 c0       	rjmp	.+300    	; 0x3f28 <loop+0x3f4>
    3dfc:	0e 94 ba 15 	call	0x2b74	; 0x2b74 <readTempPot()>
    3e00:	93 c0       	rjmp	.+294    	; 0x3f28 <loop+0x3f4>
#endif
    // Sample ambient light levels.
    case 52: { if(runAll) { readAmbientLight(); } break; }
    3e02:	11 23       	and	r17, r17
    3e04:	09 f4       	brne	.+2      	; 0x3e08 <loop+0x2d4>
    3e06:	90 c0       	rjmp	.+288    	; 0x3f28 <loop+0x3f4>
    3e08:	0e 94 03 04 	call	0x806	; 0x806 <readAmbientLight()>
    3e0c:	8d c0       	rjmp	.+282    	; 0x3f28 <loop+0x3f4>
    // At a hub, sample temperature as late as possible in (and only in the 'quiet') minute, to reduce valve hunting from self-heating.
    case 54: { if(hubMode ? minute0From4ForSensors : runAll) { readTemperatureC16(); } break; }
    3e0e:	ff 20       	and	r15, r15
    3e10:	09 f4       	brne	.+2      	; 0x3e14 <loop+0x2e0>
    3e12:	c1 2e       	mov	r12, r17
    3e14:	cc 20       	and	r12, r12
    3e16:	09 f4       	brne	.+2      	; 0x3e1a <loop+0x2e6>
    3e18:	87 c0       	rjmp	.+270    	; 0x3f28 <loop+0x3f4>
    3e1a:	0e 94 f7 15 	call	0x2bee	; 0x2bee <readTemperatureC16()>
    3e1e:	84 c0       	rjmp	.+264    	; 0x3f28 <loop+0x3f4>
    // Also drives OUT_HEATCALL to control local boiler if in central hub mode.
    case 56:
      {
      static bool boilerOn; // Internal record of current boiler-out state.

      if(computeCallForHeat()) // Should be called once per minute to work correctly.
    3e20:	0e 94 b9 06 	call	0xd72	; 0xd72 <computeCallForHeat()>
    3e24:	88 23       	and	r24, r24
    3e26:	51 f0       	breq	.+20     	; 0x3e3c <loop+0x308>
        {
#if defined(USE_MODULE_FHT8VSIMPLE)
        // Recompute FHT8V command to send if target valve setting has changed...
        if(localFHT8VTRVEnabled()) { FHT8VCreateValveSetCmdFrame(); }
    3e28:	0e 94 a1 08 	call	0x1142	; 0x1142 <FHT8VGetHC1()>
    3e2c:	84 36       	cpi	r24, 0x64	; 100
    3e2e:	30 f4       	brcc	.+12     	; 0x3e3c <loop+0x308>
    3e30:	0e 94 aa 08 	call	0x1154	; 0x1154 <FHT8VGetHC2()>
    3e34:	84 36       	cpi	r24, 0x64	; 100
    3e36:	10 f4       	brcc	.+4      	; 0x3e3c <loop+0x308>
    3e38:	0e 94 93 0a 	call	0x1526	; 0x1526 <FHT8VCreateValveSetCmdFrame()>
#endif
        }

#if defined(ENABLE_BOILER_HUB)
      // Track how long since remote call for heat last heard.
      if(hubMode && (boilerCountdownS == 0) && (boilerNoCallM < (uint8_t)~0)) { ++boilerNoCallM; }
    3e3c:	ff 20       	and	r15, r15
    3e3e:	69 f0       	breq	.+26     	; 0x3e5a <loop+0x326>
    3e40:	80 91 c7 01 	lds	r24, 0x01C7
    3e44:	90 91 c8 01 	lds	r25, 0x01C8
    3e48:	89 2b       	or	r24, r25
    3e4a:	39 f4       	brne	.+14     	; 0x3e5a <loop+0x326>
    3e4c:	80 91 c9 01 	lds	r24, 0x01C9
    3e50:	8f 3f       	cpi	r24, 0xFF	; 255
    3e52:	19 f0       	breq	.+6      	; 0x3e5a <loop+0x326>
    3e54:	8f 5f       	subi	r24, 0xFF	; 255
    3e56:	80 93 c9 01 	sts	0x01C9, r24

      // If remote calls for heat from local boiler are (still) active then ensure that the boiler is on.
      if(hubMode && (boilerCountdownS > 0))
    3e5a:	ff 20       	and	r15, r15
    3e5c:	51 f1       	breq	.+84     	; 0x3eb2 <loop+0x37e>
    3e5e:	80 91 c7 01 	lds	r24, 0x01C7
    3e62:	90 91 c8 01 	lds	r25, 0x01C8
    3e66:	89 2b       	or	r24, r25
    3e68:	21 f1       	breq	.+72     	; 0x3eb2 <loop+0x37e>
        {
        fastDigitalWrite(OUT_HEATCALL, HIGH);
    3e6a:	5e 9a       	sbi	0x0b, 6	; 11
        boilerOn = true;
    3e6c:	81 e0       	ldi	r24, 0x01	; 1
    3e6e:	80 93 ca 01 	sts	0x01CA, r24
#if 1 && defined(DEBUG)
        DEBUG_SERIAL_PRINT_FLASHSTRING("Boiler on, s left: ");
    3e72:	8a ef       	ldi	r24, 0xFA	; 250
    3e74:	93 e0       	ldi	r25, 0x03	; 3
    3e76:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
        DEBUG_SERIAL_PRINT(boilerCountdownS);
    3e7a:	80 91 c7 01 	lds	r24, 0x01C7
    3e7e:	90 91 c8 01 	lds	r25, 0x01C8
    3e82:	6a e0       	ldi	r22, 0x0A	; 10
    3e84:	70 e0       	ldi	r23, 0x00	; 0
    3e86:	0e 94 21 15 	call	0x2a42	; 0x2a42 <serialPrintAndFlush(unsigned int, int)>
        DEBUG_SERIAL_PRINTLN();
    3e8a:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
#else
        serialPrintlnAndFlush(F("Boiler on"));
#endif
        if(boilerCountdownS < 60) { boilerCountdownS = 0; }
    3e8e:	80 91 c7 01 	lds	r24, 0x01C7
    3e92:	90 91 c8 01 	lds	r25, 0x01C8
    3e96:	8c 33       	cpi	r24, 0x3C	; 60
    3e98:	91 05       	cpc	r25, r1
    3e9a:	28 f4       	brcc	.+10     	; 0x3ea6 <loop+0x372>
    3e9c:	10 92 c8 01 	sts	0x01C8, r1
    3ea0:	10 92 c7 01 	sts	0x01C7, r1
    3ea4:	25 c0       	rjmp	.+74     	; 0x3ef0 <loop+0x3bc>
        else { boilerCountdownS -= 60; }
    3ea6:	cc 97       	sbiw	r24, 0x3c	; 60
    3ea8:	90 93 c8 01 	sts	0x01C8, r25
    3eac:	80 93 c7 01 	sts	0x01C7, r24
    3eb0:	1f c0       	rjmp	.+62     	; 0x3ef0 <loop+0x3bc>
        }
      else
#endif
        // Local call for heat given local TRV is at least partly open/on.  (TODO: modulating!)
        // In hub mode delay turning on until any local valve is at least partly open to be kind to the boiler.
        if(hubMode ? isControlledValveOpen() : (0 != getTRVPercentOpen()))
    3eb2:	ff 20       	and	r15, r15
    3eb4:	19 f0       	breq	.+6      	; 0x3ebc <loop+0x388>
    3eb6:	0e 94 b6 08 	call	0x116c	; 0x116c <isControlledValveOpen()>
    3eba:	04 c0       	rjmp	.+8      	; 0x3ec4 <loop+0x390>
    3ebc:	0e 94 30 04 	call	0x860	; 0x860 <getTRVPercentOpen()>
    3ec0:	81 11       	cpse	r24, r1
    3ec2:	81 e0       	ldi	r24, 0x01	; 1
    3ec4:	88 23       	and	r24, r24
    3ec6:	49 f0       	breq	.+18     	; 0x3eda <loop+0x3a6>
          {
          fastDigitalWrite(OUT_HEATCALL, HIGH);
    3ec8:	5e 9a       	sbi	0x0b, 6	; 11
          boilerOn = true;
    3eca:	81 e0       	ldi	r24, 0x01	; 1
    3ecc:	80 93 ca 01 	sts	0x01CA, r24
#if 1 && defined(DEBUG)
          if(boilerOn) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("Boiler out: on"); }
    3ed0:	8b ee       	ldi	r24, 0xEB	; 235
    3ed2:	93 e0       	ldi	r25, 0x03	; 3
    3ed4:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    3ed8:	0b c0       	rjmp	.+22     	; 0x3ef0 <loop+0x3bc>
#endif
          }
      else // Stop calling for heat from the boiler.
        {
        fastDigitalWrite(OUT_HEATCALL, LOW);
    3eda:	5e 98       	cbi	0x0b, 6	; 11
#if 1 && defined(DEBUG)
        if(boilerOn) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("Boiler out: off"); }
    3edc:	80 91 ca 01 	lds	r24, 0x01CA
    3ee0:	88 23       	and	r24, r24
    3ee2:	21 f0       	breq	.+8      	; 0x3eec <loop+0x3b8>
    3ee4:	8b ed       	ldi	r24, 0xDB	; 219
    3ee6:	93 e0       	ldi	r25, 0x03	; 3
    3ee8:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
        boilerOn = false;
    3eec:	10 92 ca 01 	sts	0x01CA, r1
        }

      // Show current status if appropriate.
      if(runAll) { showStatus = true; }
    3ef0:	11 23       	and	r17, r17
    3ef2:	d1 f0       	breq	.+52     	; 0x3f28 <loop+0x3f4>
    3ef4:	88 24       	eor	r8, r8
    3ef6:	83 94       	inc	r8
    3ef8:	17 c0       	rjmp	.+46     	; 0x3f28 <loop+0x3f4>
    // Stats samples; should never be missed.
    case 58:
      {
      // Take full stats sample as near the end of the hour as reasonably possible (without danger of overrun),
      // and with other optional non-full samples evenly spaced throughout the hour (if not low on battery).
      if(minute0From4ForSensors) // Hope to take lowest-noise samples on the special minute out of each 4.
    3efa:	cc 20       	and	r12, r12
    3efc:	a9 f0       	breq	.+42     	; 0x3f28 <loop+0x3f4>
        {
        const uint_least8_t mm = getMinutesLT();
    3efe:	0e 94 5f 13 	call	0x26be	; 0x26be <getMinutesLT()>
        switch(mm)
    3f02:	88 32       	cpi	r24, 0x28	; 40
    3f04:	30 f4       	brcc	.+12     	; 0x3f12 <loop+0x3de>
    3f06:	84 32       	cpi	r24, 0x24	; 36
    3f08:	40 f4       	brcc	.+16     	; 0x3f1a <loop+0x3e6>
    3f0a:	80 51       	subi	r24, 0x10	; 16
    3f0c:	84 30       	cpi	r24, 0x04	; 4
    3f0e:	60 f4       	brcc	.+24     	; 0x3f28 <loop+0x3f4>
    3f10:	04 c0       	rjmp	.+8      	; 0x3f1a <loop+0x3e6>
    3f12:	88 53       	subi	r24, 0x38	; 56
    3f14:	84 30       	cpi	r24, 0x04	; 4
    3f16:	40 f4       	brcc	.+16     	; 0x3f28 <loop+0x3f4>
    3f18:	04 c0       	rjmp	.+8      	; 0x3f22 <loop+0x3ee>
          {
          case 16: case 17: case 18: case 19:
          case 36: case 37: case 38: case 39:
            { if(!batteryLow) { sampleStats(false); } break; } // Skip sub-samples if short of juice.
    3f1a:	aa 20       	and	r10, r10
    3f1c:	29 f4       	brne	.+10     	; 0x3f28 <loop+0x3f4>
    3f1e:	80 e0       	ldi	r24, 0x00	; 0
    3f20:	01 c0       	rjmp	.+2      	; 0x3f24 <loop+0x3f0>
          case 56: case 57: case 58: case 59:
            { sampleStats(true); break; } // Always take the full sample at end of hour.
    3f22:	81 e0       	ldi	r24, 0x01	; 1
    3f24:	0e 94 ab 05 	call	0xb56	; 0xb56 <sampleStats(bool)>
      break;
      }
    }

#if defined(USE_MODULE_FHT8VSIMPLE) && defined(TWO_S_TICK_RTC_SUPPORT)
  if(useExtraFHT8VTXSlots)
    3f28:	dd 20       	and	r13, r13
    3f2a:	71 f0       	breq	.+28     	; 0x3f48 <loop+0x414>
    {
    // Time for extra TX before other actions, but don't bother if minimising power in frost mode.
    // ---------- HALF SECOND #2 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(!conserveBattery); 
    3f2c:	0e 94 a1 08 	call	0x1142	; 0x1142 <FHT8VGetHC1()>
    3f30:	84 36       	cpi	r24, 0x64	; 100
    3f32:	48 f4       	brcc	.+18     	; 0x3f46 <loop+0x412>
    3f34:	0e 94 aa 08 	call	0x1154	; 0x1154 <FHT8VGetHC2()>
    3f38:	84 36       	cpi	r24, 0x64	; 100
    3f3a:	28 f4       	brcc	.+10     	; 0x3f46 <loop+0x412>
    3f3c:	89 2d       	mov	r24, r9
    3f3e:	0e 94 88 0c 	call	0x1910	; 0x1910 <FHT8VPollSyncAndTX_Next(bool)>
    3f42:	88 23       	and	r24, r24
    3f44:	09 f4       	brne	.+2      	; 0x3f48 <loop+0x414>
    3f46:	dd 24       	eor	r13, r13
//    if(useExtraFHT8VTXSlots) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("ES@2"); }
    }
#endif

  // Generate periodic status reports.
  if(showStatus) { serialStatusReport(); }
    3f48:	88 20       	and	r8, r8
    3f4a:	11 f0       	breq	.+4      	; 0x3f50 <loop+0x41c>
    3f4c:	0e 94 a8 17 	call	0x2f50	; 0x2f50 <serialStatusReport()>

#if defined(USE_MODULE_FHT8VSIMPLE) && defined(TWO_S_TICK_RTC_SUPPORT)
  if(useExtraFHT8VTXSlots)
    3f50:	dd 20       	and	r13, r13
    3f52:	59 f0       	breq	.+22     	; 0x3f6a <loop+0x436>
    {
    // ---------- HALF SECOND #3 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(!conserveBattery); 
    3f54:	0e 94 a1 08 	call	0x1142	; 0x1142 <FHT8VGetHC1()>
    3f58:	84 36       	cpi	r24, 0x64	; 100
    3f5a:	38 f4       	brcc	.+14     	; 0x3f6a <loop+0x436>
    3f5c:	0e 94 aa 08 	call	0x1154	; 0x1154 <FHT8VGetHC2()>
    3f60:	84 36       	cpi	r24, 0x64	; 100
    3f62:	18 f4       	brcc	.+6      	; 0x3f6a <loop+0x436>
    3f64:	89 2d       	mov	r24, r9
    3f66:	0e 94 88 0c 	call	0x1910	; 0x1910 <FHT8VPollSyncAndTX_Next(bool)>
  // then poll/prompt the user for input
  // using a timeout which should safely avoid missing the next basic tick
  // and which should also allow some energy-saving sleep.
  // TODO: be clever and if getSubCycleTime() has gone backwards then assume end tick has been missed and return from loop() without sleeping.
#if defined(SUPPORT_CLI)
  if(showStatus || isCLIActive())
    3f6a:	88 20       	and	r8, r8
    3f6c:	21 f4       	brne	.+8      	; 0x3f76 <loop+0x442>
    3f6e:	0e 94 bc 16 	call	0x2d78	; 0x2d78 <isCLIActive()>
    3f72:	88 23       	and	r24, r24
    3f74:	b1 f0       	breq	.+44     	; 0x3fa2 <loop+0x46e>
    {
    const uint8_t sct = getSubCycleTime();
    3f76:	20 91 b2 00 	lds	r18, 0x00B2
    if(sct < (GSCT_MAX-(GSCT_MAX/8)))
    3f7a:	20 3e       	cpi	r18, 0xE0	; 224
    3f7c:	90 f4       	brcc	.+36     	; 0x3fa2 <loop+0x46e>
      // Don't listen longer than ~500ms or beyond the last 16th of the cycle,
      // as listening for UART RX uses lots of power.
      { pollCLI((uint8_t)fnmin(GSCT_MAX-(GSCT_MAX/16), sct+(int)(SUB_CYCLE_TICKS_PER_S/2))); }
    3f7e:	80 ef       	ldi	r24, 0xF0	; 240
    3f80:	90 e0       	ldi	r25, 0x00	; 0
    3f82:	9a 83       	std	Y+2, r25	; 0x02
    3f84:	89 83       	std	Y+1, r24	; 0x01
    3f86:	30 e0       	ldi	r19, 0x00	; 0
    3f88:	20 5c       	subi	r18, 0xC0	; 192
    3f8a:	3f 4f       	sbci	r19, 0xFF	; 255




// Templated function versions of min/max that do not evaluate the arguments twice.
template <class T> const T& fnmin(const T& a, const T& b) { return((a>b)?b:a); }
    3f8c:	20 3f       	cpi	r18, 0xF0	; 240
    3f8e:	31 05       	cpc	r19, r1
    3f90:	14 f4       	brge	.+4      	; 0x3f96 <loop+0x462>
    3f92:	c9 01       	movw	r24, r18
    3f94:	02 c0       	rjmp	.+4      	; 0x3f9a <loop+0x466>
    3f96:	80 ef       	ldi	r24, 0xF0	; 240
    3f98:	90 e0       	ldi	r25, 0x00	; 0
    3f9a:	3c 83       	std	Y+4, r19	; 0x04
    3f9c:	2b 83       	std	Y+3, r18	; 0x03
    3f9e:	0e 94 55 19 	call	0x32aa	; 0x32aa <pollCLI(unsigned char)>
    DEBUG_SERIAL_PRINTLN();
    }
#endif

  // Detect and handle overrun, if it happens, though it should not.
  if(TIME_LSD != getSecondsLT())
    3fa2:	90 91 aa 01 	lds	r25, 0x01AA
    3fa6:	80 91 c5 01 	lds	r24, 0x01C5
    3faa:	89 17       	cp	r24, r25
    3fac:	81 f0       	breq	.+32     	; 0x3fce <loop+0x49a>
    {
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("ERROR: loop() overrun!");
    3fae:	84 ec       	ldi	r24, 0xC4	; 196
    3fb0:	93 e0       	ldi	r25, 0x03	; 3
    3fb2:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
#if defined(USE_MODULE_FHT8VSIMPLE)
    FHT8VSyncAndTXReset(); // Assume that sync with valve may have been lost, so re-sync.
    3fb6:	0e 94 bf 08 	call	0x117e	; 0x117e <FHT8VSyncAndTXReset()>
#endif
    TIME_LSD = getSecondsLT(); // Prepare to sleep until start of next full minor cycle.
    3fba:	80 91 aa 01 	lds	r24, 0x01AA
    3fbe:	80 93 c5 01 	sts	0x01C5, r24
    3fc2:	05 c0       	rjmp	.+10     	; 0x3fce <loop+0x49a>
#if defined(USE_MODULE_FHT8VSIMPLE)
  // Act on eavesdropping need, setting up or clearing down hooks as required.
  if(needsToEavesdrop)
    {
    // Ensure radio is in RX mode rather than standby, and possibly hook up interrupts if available (REV1 board).
    SetupToEavesdropOnFHT8V(second0); // Start listening (if not already so).
    3fc4:	8d 2d       	mov	r24, r13
    3fc6:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <SetupToEavesdropOnFHT8V(bool)>
    3fca:	11 e0       	ldi	r17, 0x01	; 1
    3fcc:	50 ce       	rjmp	.-864    	; 0x3c6e <loop+0x13a>
#if defined(USE_MODULE_FHT8VSIMPLE)
    FHT8VSyncAndTXReset(); // Assume that sync with valve may have been lost, so re-sync.
#endif
    TIME_LSD = getSecondsLT(); // Prepare to sleep until start of next full minor cycle.
    }
  }
    3fce:	0f 90       	pop	r0
    3fd0:	0f 90       	pop	r0
    3fd2:	0f 90       	pop	r0
    3fd4:	0f 90       	pop	r0
    3fd6:	cf 91       	pop	r28
    3fd8:	df 91       	pop	r29
    3fda:	1f 91       	pop	r17
    3fdc:	0f 91       	pop	r16
    3fde:	ff 90       	pop	r15
    3fe0:	ef 90       	pop	r14
    3fe2:	df 90       	pop	r13
    3fe4:	cf 90       	pop	r12
    3fe6:	bf 90       	pop	r11
    3fe8:	af 90       	pop	r10
    3fea:	9f 90       	pop	r9
    3fec:	8f 90       	pop	r8
    3fee:	08 95       	ret

00003ff0 <posPOST(unsigned char, __FlashStringHelper const*)>:
//   * Two quick flashes from the Arduino bootloader then the LED comes on.
//   * Each of the 5 main sections of Power On Self Test is 1 second LED on, 0.5 second off, n short flashes separated by 0.25s off, then 0.5s off, then 1s on.
//     The value of n is 1, 2, 3, 4, 5.
//   * The LED should then go off except for optional faint flickers as the radio is being driven if set up to do so.
#define PP_OFF_MS 250
static void posPOST(const uint8_t position, const __FlashStringHelper *s)
    3ff0:	ff 92       	push	r15
    3ff2:	0f 93       	push	r16
    3ff4:	1f 93       	push	r17
    3ff6:	cf 93       	push	r28
    3ff8:	df 93       	push	r29
    3ffa:	f8 2e       	mov	r15, r24
    3ffc:	8b 01       	movw	r16, r22
  {
  sleepLowPowerMs(1000);
    3ffe:	83 e8       	ldi	r24, 0x83	; 131
    4000:	9e e1       	ldi	r25, 0x1E	; 30
    4002:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
#ifdef DEBUG
  DEBUG_SERIAL_PRINT_FLASHSTRING("posPOST: "); // Can only be used once serial is set up.
    4006:	8e ed       	ldi	r24, 0xDE	; 222
    4008:	95 e0       	ldi	r25, 0x05	; 5
    400a:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(position);
    400e:	cf 2d       	mov	r28, r15
    4010:	d0 e0       	ldi	r29, 0x00	; 0
    4012:	ce 01       	movw	r24, r28
    4014:	6a e0       	ldi	r22, 0x0A	; 10
    4016:	70 e0       	ldi	r23, 0x00	; 0
    4018:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINT_FLASHSTRING(": ");
    401c:	8b ed       	ldi	r24, 0xDB	; 219
    401e:	95 e0       	ldi	r25, 0x05	; 5
    4020:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(s);
    4024:	c8 01       	movw	r24, r16
    4026:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINTLN();
    402a:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
#else
  serialPrintlnAndFlush(s);
#endif
//  pinMode(LED_HEATCALL, OUTPUT);
  LED_HEATCALL_OFF();
    402e:	5c 9a       	sbi	0x0b, 4	; 11
  sleepLowPowerMs(2*PP_OFF_MS);
    4030:	80 e4       	ldi	r24, 0x40	; 64
    4032:	9f e0       	ldi	r25, 0x0F	; 15
    4034:	07 c0       	rjmp	.+14     	; 0x4044 <posPOST(unsigned char, __FlashStringHelper const*)+0x54>
  
  int i = position;
  while(--i >= 0)
    {
    LED_HEATCALL_ON();
    4036:	5c 98       	cbi	0x0b, 4	; 11
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    4038:	80 e0       	ldi	r24, 0x00	; 0
    403a:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
    tinyPause();
    LED_HEATCALL_OFF();
    403e:	5c 9a       	sbi	0x0b, 4	; 11
    sleepLowPowerMs(PP_OFF_MS);
    4040:	8f e9       	ldi	r24, 0x9F	; 159
    4042:	97 e0       	ldi	r25, 0x07	; 7
    4044:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
//  pinMode(LED_HEATCALL, OUTPUT);
  LED_HEATCALL_OFF();
  sleepLowPowerMs(2*PP_OFF_MS);
  
  int i = position;
  while(--i >= 0)
    4048:	21 97       	sbiw	r28, 0x01	; 1
    404a:	8f ef       	ldi	r24, 0xFF	; 255
    404c:	cf 3f       	cpi	r28, 0xFF	; 255
    404e:	d8 07       	cpc	r29, r24
    4050:	91 f7       	brne	.-28     	; 0x4036 <posPOST(unsigned char, __FlashStringHelper const*)+0x46>
    tinyPause();
    LED_HEATCALL_OFF();
    sleepLowPowerMs(PP_OFF_MS);
    }

  sleepLowPowerMs(PP_OFF_MS);
    4052:	8f e9       	ldi	r24, 0x9F	; 159
    4054:	97 e0       	ldi	r25, 0x07	; 7
    4056:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
  LED_HEATCALL_ON();
    405a:	5c 98       	cbi	0x0b, 4	; 11
  sleepLowPowerMs(1000);
    405c:	83 e8       	ldi	r24, 0x83	; 131
    405e:	9e e1       	ldi	r25, 0x1E	; 30
    4060:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
  }
    4064:	df 91       	pop	r29
    4066:	cf 91       	pop	r28
    4068:	1f 91       	pop	r17
    406a:	0f 91       	pop	r16
    406c:	ff 90       	pop	r15
    406e:	08 95       	ret

00004070 <panic()>:
// Tries not to use lots of energy so as to keep distress beacon running for a while.
void panic()
  {
#ifdef USE_MODULE_RFM22RADIOSIMPLE
  // Reset radio and go into low-power mode.
  RFM22PowerOnInit();
    4070:	0e 94 1f 12 	call	0x243e	; 0x243e <RFM22PowerOnInit()>
#endif
  // Power down almost everything else...
  minimisePowerWithoutSleep();
    4074:	0e 94 92 0f 	call	0x1f24	; 0x1f24 <minimisePowerWithoutSleep()>
#ifdef LED_HEATCALL
  pinMode(LED_HEATCALL, OUTPUT);
#else
  pinMode(LED_HEATCALL_L, OUTPUT);
    4078:	84 e0       	ldi	r24, 0x04	; 4
    407a:	61 e0       	ldi	r22, 0x01	; 1
    407c:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
#endif
  for( ; ; )
    {
    LED_HEATCALL_ON();
    4080:	5c 98       	cbi	0x0b, 4	; 11
    4082:	80 e0       	ldi	r24, 0x00	; 0
    4084:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
    tinyPause();
    LED_HEATCALL_OFF();
    4088:	5c 9a       	sbi	0x0b, 4	; 11
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
// Big low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define BIG_PAUSE_MS 120
static void inline bigPause() { nap(WDTO_120MS); } // 120ms vs 288ms nominal for PICAXE V0.09 impl.
    408a:	83 e0       	ldi	r24, 0x03	; 3
    408c:	0e 94 65 0d 	call	0x1aca	; 0x1aca <nap(signed char)>
    4090:	f7 cf       	rjmp	.-18     	; 0x4080 <panic()+0x10>

00004092 <panic(__FlashStringHelper const*)>:
  }

// Panic with fixed message.
void panic(const __FlashStringHelper *s)
  {
  serialPrintlnAndFlush(s); // May fail.
    4092:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
  panic();  
    4096:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
  }
    409a:	08 95       	ret

0000409c <serialPrintlnBuildVersion()>:
  };
// Version (code/board) information printed as one line to serial (with line-end, and flushed); machine- and human- parseable.
// Format: "board VXXXX REVY; code YYYY/Mmm/DD HH:MM:SS".
void serialPrintlnBuildVersion()
  {
  serialPrintAndFlush(F("board V0.2 REV"));
    409c:	8a ef       	ldi	r24, 0xFA	; 250
    409e:	95 e0       	ldi	r25, 0x05	; 5
    40a0:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintAndFlush(V0p2_REV);
    40a4:	82 e0       	ldi	r24, 0x02	; 2
    40a6:	90 e0       	ldi	r25, 0x00	; 0
    40a8:	6a e0       	ldi	r22, 0x0A	; 10
    40aa:	70 e0       	ldi	r23, 0x00	; 0
    40ac:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  serialPrintAndFlush(F("; code "));
    40b0:	82 ef       	ldi	r24, 0xF2	; 242
    40b2:	95 e0       	ldi	r25, 0x05	; 5
    40b4:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintAndFlush(_YYYYMmmDD);
    40b8:	85 e0       	ldi	r24, 0x05	; 5
    40ba:	91 e0       	ldi	r25, 0x01	; 1
    40bc:	0e 94 75 15 	call	0x2aea	; 0x2aea <serialPrintAndFlush(char const*)>
  serialPrintAndFlush(F(" " __TIME__));
    40c0:	88 ee       	ldi	r24, 0xE8	; 232
    40c2:	95 e0       	ldi	r25, 0x05	; 5
    40c4:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintlnAndFlush();
    40c8:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
  }
    40cc:	08 95       	ret

000040ce <setup>:

// Setup routine: runs once after reset.
// Does some limited board self-test and will panic() if anything is obviously broken.
void setup()
    40ce:	2f 92       	push	r2
    40d0:	3f 92       	push	r3
    40d2:	4f 92       	push	r4
    40d4:	5f 92       	push	r5
    40d6:	6f 92       	push	r6
    40d8:	7f 92       	push	r7
    40da:	8f 92       	push	r8
    40dc:	9f 92       	push	r9
    40de:	af 92       	push	r10
    40e0:	bf 92       	push	r11
    40e2:	cf 92       	push	r12
    40e4:	df 92       	push	r13
    40e6:	ef 92       	push	r14
    40e8:	ff 92       	push	r15
    40ea:	0f 93       	push	r16
    40ec:	1f 93       	push	r17
    40ee:	df 93       	push	r29
    40f0:	cf 93       	push	r28
    40f2:	00 d0       	rcall	.+0      	; 0x40f4 <setup+0x26>
    40f4:	cd b7       	in	r28, 0x3d	; 61
    40f6:	de b7       	in	r29, 0x3e	; 62
  {
  // Set appropriate low-power states, interrupts, etc, ASAP.
  powerSetup();
    40f8:	0e 94 95 10 	call	0x212a	; 0x212a <powerSetup()>

  // Capture early sub-cycle time to help ensure that the 32768Hz async clock is actually running.
  const uint8_t earlySCT = getSubCycleTime();
    40fc:	e0 90 b2 00 	lds	r14, 0x00B2
    4100:	0e e0       	ldi	r16, 0x0E	; 14
    4102:	10 e0       	ldi	r17, 0x00	; 0
    4104:	3f c0       	rjmp	.+126    	; 0x4184 <setup+0xb6>
  {
  // Initialise all digital I/O to safe state ASAP and avoid floating lines where possible.
  // In absence of a specific alternative, drive low as an output to minimise consumption (eg from floating input).
  for(int i = 14; --i >= 0; ) // For all digital pins from 0 to 13 inclusive...
    {
    switch(i)
    4106:	04 30       	cpi	r16, 0x04	; 4
    4108:	11 05       	cpc	r17, r1
    410a:	31 f1       	breq	.+76     	; 0x4158 <setup+0x8a>
    410c:	05 30       	cpi	r16, 0x05	; 5
    410e:	11 05       	cpc	r17, r1
    4110:	4c f4       	brge	.+18     	; 0x4124 <setup+0x56>
    4112:	02 30       	cpi	r16, 0x02	; 2
    4114:	11 05       	cpc	r17, r1
    4116:	79 f1       	breq	.+94     	; 0x4176 <setup+0xa8>
    4118:	03 30       	cpi	r16, 0x03	; 3
    411a:	11 05       	cpc	r17, r1
    411c:	34 f5       	brge	.+76     	; 0x416a <setup+0x9c>
    411e:	17 ff       	sbrs	r17, 7
    4120:	24 c0       	rjmp	.+72     	; 0x416a <setup+0x9c>
    4122:	13 c0       	rjmp	.+38     	; 0x414a <setup+0x7c>
    4124:	09 30       	cpi	r16, 0x09	; 9
    4126:	11 05       	cpc	r17, r1
    4128:	49 f1       	breq	.+82     	; 0x417c <setup+0xae>
    412a:	0a 30       	cpi	r16, 0x0A	; 10
    412c:	11 05       	cpc	r17, r1
    412e:	3c f4       	brge	.+14     	; 0x413e <setup+0x70>
    4130:	05 30       	cpi	r16, 0x05	; 5
    4132:	11 05       	cpc	r17, r1
    4134:	d1 f0       	breq	.+52     	; 0x416a <setup+0x9c>
    4136:	08 30       	cpi	r16, 0x08	; 8
    4138:	11 05       	cpc	r17, r1
    413a:	39 f4       	brne	.+14     	; 0x414a <setup+0x7c>
    413c:	16 c0       	rjmp	.+44     	; 0x416a <setup+0x9c>
    413e:	0a 30       	cpi	r16, 0x0A	; 10
    4140:	11 05       	cpc	r17, r1
    4142:	a9 f0       	breq	.+42     	; 0x416e <setup+0xa0>
    4144:	0c 30       	cpi	r16, 0x0C	; 12
    4146:	11 05       	cpc	r17, r1
    4148:	a1 f0       	breq	.+40     	; 0x4172 <setup+0xa4>
      {
      // Low output is good low-power default.
      default: { digitalWrite(i, LOW); pinMode(i, OUTPUT); break; }
    414a:	80 2f       	mov	r24, r16
    414c:	60 e0       	ldi	r22, 0x00	; 0
    414e:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <digitalWrite>
    4152:	80 2f       	mov	r24, r16
    4154:	61 e0       	ldi	r22, 0x01	; 1
    4156:	14 c0       	rjmp	.+40     	; 0x4180 <setup+0xb2>
      // Switch main UI LED on for the rest of initialisation...
#ifdef LED_HEATCALL
      case LED_HEATCALL: { pinMode(LED_HEATCALL, OUTPUT); digitalWrite(LED_HEATCALL, HIGH); break; }
#endif
#ifdef LED_HEATCALL_L
      case LED_HEATCALL_L: { pinMode(LED_HEATCALL_L, OUTPUT); digitalWrite(LED_HEATCALL_L, LOW); break; }
    4158:	84 e0       	ldi	r24, 0x04	; 4
    415a:	61 e0       	ldi	r22, 0x01	; 1
    415c:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
    4160:	84 e0       	ldi	r24, 0x04	; 4
    4162:	60 e0       	ldi	r22, 0x00	; 0
    4164:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <digitalWrite>
    4168:	0d c0       	rjmp	.+26     	; 0x4184 <setup+0xb6>
      case BUTTON_LEARN_L: // Learn button is optional.
#endif
#ifdef BUTTON_LEARN2_L
      case BUTTON_LEARN2_L: // Learn button 2 is optional.
#endif
      case BUTTON_MODE_L: { pinMode(i, INPUT_PULLUP); break; }
    416a:	80 2f       	mov	r24, r16
    416c:	05 c0       	rjmp	.+10     	; 0x4178 <setup+0xaa>

#ifdef PIN_SPI_nSS
      // Do not leave/set SPI nSS as low output (or floating) to avoid waking up SPI slave(s).
      case PIN_SPI_nSS: { pinMode(PIN_SPI_nSS, INPUT_PULLUP); break; }
    416e:	8a e0       	ldi	r24, 0x0A	; 10
    4170:	03 c0       	rjmp	.+6      	; 0x4178 <setup+0xaa>
#endif
#ifdef PIN_SPI_MISO
      // Do not leave/set SPI MISO as (low) output (or floating).
      case PIN_SPI_MISO: { pinMode(PIN_SPI_MISO, INPUT_PULLUP); break; }
    4172:	8c e0       	ldi	r24, 0x0C	; 12
    4174:	01 c0       	rjmp	.+2      	; 0x4178 <setup+0xaa>
#endif

#ifdef PIN_OW_DQ_DATA
      // Weak pull-up to avoid leakage current.
      case PIN_OW_DQ_DATA: { pinMode(PIN_OW_DQ_DATA, INPUT_PULLUP); break; }
    4176:	82 e0       	ldi	r24, 0x02	; 2
    4178:	62 e0       	ldi	r22, 0x02	; 2
    417a:	02 c0       	rjmp	.+4      	; 0x4180 <setup+0xb2>
#endif

#ifdef PIN_RFM_NIRQ 
      // Set as input to avoid contention current.
      case PIN_RFM_NIRQ: { pinMode(PIN_RFM_NIRQ, INPUT); break; }
    417c:	89 e0       	ldi	r24, 0x09	; 9
    417e:	60 e0       	ldi	r22, 0x00	; 0
    4180:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <pinMode>
// Call this ASAP in setup() to configure I/O safely for the board, avoid pins floating, etc.
static inline void IOSetup()
  {
  // Initialise all digital I/O to safe state ASAP and avoid floating lines where possible.
  // In absence of a specific alternative, drive low as an output to minimise consumption (eg from floating input).
  for(int i = 14; --i >= 0; ) // For all digital pins from 0 to 13 inclusive...
    4184:	01 50       	subi	r16, 0x01	; 1
    4186:	10 40       	sbci	r17, 0x00	; 0
    4188:	17 ff       	sbrs	r17, 7
    418a:	bd cf       	rjmp	.-134    	; 0x4106 <setup+0x38>

  IOSetup();

  // Restore previous RTC state if available.
  restoreRTC();
    418c:	0e 94 78 13 	call	0x26f0	; 0x26f0 <restoreRTC()>
  // TODO: consider code to calibrate the internal RC oscillator against the xtal, eg to keep serial comms happy, eg http://www.avrfreaks.net/index.php?name=PNphpBB2&file=printview&t=36237&start=0

  serialPrintAndFlush(F("\r\nOpenTRV booting: ")); // Leading CRLF to clear leading junk, eg from bootloader.
    4190:	87 ec       	ldi	r24, 0xC7	; 199
    4192:	95 e0       	ldi	r25, 0x05	; 5
    4194:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
    serialPrintlnBuildVersion();
    4198:	0e 94 4e 20 	call	0x409c	; 0x409c <serialPrintlnBuildVersion()>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    419c:	f9 99       	sbic	0x1f, 1	; 31
    419e:	fe cf       	rjmp	.-4      	; 0x419c <setup+0xce>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    41a0:	86 e0       	ldi	r24, 0x06	; 6
    41a2:	90 e0       	ldi	r25, 0x00	; 0
    41a4:	92 bd       	out	0x22, r25	; 34
    41a6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    41a8:	f8 9a       	sbi	0x1f, 0	; 31
    41aa:	10 b5       	in	r17, 0x20	; 32
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    41ac:	f9 99       	sbic	0x1f, 1	; 31
    41ae:	fe cf       	rjmp	.-4      	; 0x41ac <setup+0xde>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    41b0:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    41b2:	86 e0       	ldi	r24, 0x06	; 6
    41b4:	90 e0       	ldi	r25, 0x00	; 0
    41b6:	92 bd       	out	0x22, r25	; 34
    41b8:	81 bd       	out	0x21, r24	; 33

  // Count resets to detect unexpected crashes/restarts.
  const uint8_t oldResetCount = eeprom_read_byte((uint8_t *)EE_START_RESET_COUNT);
  eeprom_write_byte((uint8_t *)EE_START_RESET_COUNT, 1 + oldResetCount);
    41ba:	1f 5f       	subi	r17, 0xFF	; 255
#endif
    EEDR = __value;
    41bc:	10 bd       	out	0x20, r17	; 32
    41be:	11 50       	subi	r17, 0x01	; 1
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    41c0:	0f b6       	in	r0, 0x3f	; 63
    41c2:	f8 94       	cli
    41c4:	fa 9a       	sbi	0x1f, 2	; 31
    41c6:	f9 9a       	sbi	0x1f, 1	; 31
    41c8:	0f be       	out	0x3f, r0	; 63

#ifdef DEBUG
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("DEBUG mode with serial logging");
    41ca:	88 ea       	ldi	r24, 0xA8	; 168
    41cc:	95 e0       	ldi	r25, 0x05	; 5
    41ce:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
#ifdef DEBUG
  DEBUG_SERIAL_PRINT_FLASHSTRING("Reset count: ");
    41d2:	8a e9       	ldi	r24, 0x9A	; 154
    41d4:	95 e0       	ldi	r25, 0x05	; 5
    41d6:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(oldResetCount);
    41da:	81 2f       	mov	r24, r17
    41dc:	90 e0       	ldi	r25, 0x00	; 0
    41de:	6a e0       	ldi	r22, 0x0A	; 10
    41e0:	70 e0       	ldi	r23, 0x00	; 0
    41e2:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    41e6:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
//  DEBUG_SERIAL_PRINT_FLASHSTRING("MCUSR: "); // bits: 3 WDRF, 2 BORF, 1 EXTRF, 0 PORF.
//  DEBUG_SERIAL_PRINTFMT(mcusr, HEX);
//  DEBUG_SERIAL_PRINTLN();
  // Compute approx free RAM: see http://jeelabs.org/2011/05/22/atmega-memory-use/
  DEBUG_SERIAL_PRINT_FLASHSTRING("Free RAM: ");
    41ea:	8f e8       	ldi	r24, 0x8F	; 143
    41ec:	95 e0       	ldi	r25, 0x05	; 5
    41ee:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  extern int __heap_start, *__brkval;
  int x;
  DEBUG_SERIAL_PRINT((int) &x - (__brkval == 0 ? (int) &__heap_start : (int) __brkval));
    41f2:	80 91 3f 03 	lds	r24, 0x033F
    41f6:	90 91 40 03 	lds	r25, 0x0340
    41fa:	00 97       	sbiw	r24, 0x00	; 0
    41fc:	11 f0       	breq	.+4      	; 0x4202 <setup+0x134>
    41fe:	9c 01       	movw	r18, r24
    4200:	02 c0       	rjmp	.+4      	; 0x4206 <setup+0x138>
    4202:	23 e4       	ldi	r18, 0x43	; 67
    4204:	33 e0       	ldi	r19, 0x03	; 3
    4206:	ce 01       	movw	r24, r28
    4208:	01 96       	adiw	r24, 0x01	; 1
    420a:	82 1b       	sub	r24, r18
    420c:	93 0b       	sbc	r25, r19
    420e:	6a e0       	ldi	r22, 0x0A	; 10
    4210:	70 e0       	ldi	r23, 0x00	; 0
    4212:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    4216:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
#ifdef UNIT_TESTS
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("UNIT TESTS WILL BE RUN...");
#endif
#endif

  posPOST(1, F("about to test RFM23"));
    421a:	81 e0       	ldi	r24, 0x01	; 1
    421c:	6b e7       	ldi	r22, 0x7B	; 123
    421e:	75 e0       	ldi	r23, 0x05	; 5
    4220:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <posPOST(unsigned char, __FlashStringHelper const*)>
#ifdef USE_MODULE_RFM22RADIOSIMPLE
#if !defined(RFM22_IS_ACTUALLY_RFM23) && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("(Using RFM22.)");
#endif
  // Initialise the radio, if configured, ASAP because it can suck a lot of power until properly initialised.
  RFM22PowerOnInit();
    4224:	0e 94 1f 12 	call	0x243e	; 0x243e <RFM22PowerOnInit()>
  // Check that the radio is correctly connected; panic if not...
  if(!RFM22CheckConnected()) { panic(); }
    4228:	0e 94 05 13 	call	0x260a	; 0x260a <RFM22CheckConnected()>
    422c:	88 23       	and	r24, r24
    422e:	11 f4       	brne	.+4      	; 0x4234 <setup+0x166>
    4230:	0e 94 38 20 	call	0x4070	; 0x4070 <panic()>
  // Configure the radio.
  RFM22RegisterBlockSetup(FHT8V_RFM22_Reg_Values);
    4234:	88 e6       	ldi	r24, 0x68	; 104
    4236:	90 e0       	ldi	r25, 0x00	; 0
    4238:	0e 94 fe 11 	call	0x23fc	; 0x23fc <RFM22RegisterBlockSetup(unsigned char const (*) [2])>
  // Put the radio in low-power standby mode.
  RFM22ModeStandbyAndClearState();
    423c:	0e 94 63 12 	call	0x24c6	; 0x24c6 <RFM22ModeStandbyAndClearState()>
#endif

  posPOST(2, F("RFM23 OK"));
    4240:	82 e0       	ldi	r24, 0x02	; 2
    4242:	62 e7       	ldi	r22, 0x72	; 114
    4244:	75 e0       	ldi	r23, 0x05	; 5
    4246:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <posPOST(unsigned char, __FlashStringHelper const*)>
  // Do additional POST.
  optionalPOST();
#endif

  // Get current power supply voltage.
  const uint16_t Vcc = readBatterymV();
    424a:	0e 94 65 0e 	call	0x1cca	; 0x1cca <readBatterymV()>
    424e:	1c 01       	movw	r2, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("Vcc: ");
    4250:	8c e6       	ldi	r24, 0x6C	; 108
    4252:	95 e0       	ldi	r25, 0x05	; 5
    4254:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(Vcc);
    4258:	c1 01       	movw	r24, r2
    425a:	6a e0       	ldi	r22, 0x0A	; 10
    425c:	70 e0       	ldi	r23, 0x00	; 0
    425e:	0e 94 21 15 	call	0x2a42	; 0x2a42 <serialPrintAndFlush(unsigned int, int)>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("mV");
    4262:	89 e6       	ldi	r24, 0x69	; 105
    4264:	95 e0       	ldi	r25, 0x05	; 5
    4266:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
  // Get internal temperature measurement.
  const int intTempC16 = readInternalTemperatureC16();
    426a:	0e 94 85 0e 	call	0x1d0a	; 0x1d0a <readInternalTemperatureC16()>
    426e:	2c 01       	movw	r4, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("Int temp: ");
    4270:	8e e5       	ldi	r24, 0x5E	; 94
    4272:	95 e0       	ldi	r25, 0x05	; 5
    4274:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT((intTempC16 + 8) >> 4);
    4278:	c2 01       	movw	r24, r4
    427a:	08 96       	adiw	r24, 0x08	; 8
    427c:	64 e0       	ldi	r22, 0x04	; 4
    427e:	95 95       	asr	r25
    4280:	87 95       	ror	r24
    4282:	6a 95       	dec	r22
    4284:	e1 f7       	brne	.-8      	; 0x427e <setup+0x1b0>
    4286:	6a e0       	ldi	r22, 0x0A	; 10
    4288:	70 e0       	ldi	r23, 0x00	; 0
    428a:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINT_FLASHSTRING("C / ");
    428e:	89 e5       	ldi	r24, 0x59	; 89
    4290:	95 e0       	ldi	r25, 0x05	; 5
    4292:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(intTempC16);
    4296:	c2 01       	movw	r24, r4
    4298:	6a e0       	ldi	r22, 0x0A	; 10
    429a:	70 e0       	ldi	r23, 0x00	; 0
    429c:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    42a0:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
#endif

  posPOST(3, F("internal sensors OK, next light/temp/other"));
    42a4:	83 e0       	ldi	r24, 0x03	; 3
    42a6:	6e e2       	ldi	r22, 0x2E	; 46
    42a8:	75 e0       	ldi	r23, 0x05	; 5
    42aa:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <posPOST(unsigned char, __FlashStringHelper const*)>

#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Gathering initial inputs and computing target/demand...");
    42ae:	86 ef       	ldi	r24, 0xF6	; 246
    42b0:	94 e0       	ldi	r25, 0x04	; 4
    42b2:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
  // Collect full set of environmental values before entering loop().
  // This should also help ensure that sensors are properly initialised.
  const int light = readAmbientLight();
    42b6:	0e 94 03 04 	call	0x806	; 0x806 <readAmbientLight()>
    42ba:	3c 01       	movw	r6, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("light: ");
    42bc:	8e ee       	ldi	r24, 0xEE	; 238
    42be:	94 e0       	ldi	r25, 0x04	; 4
    42c0:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(light);
    42c4:	c3 01       	movw	r24, r6
    42c6:	6a e0       	ldi	r22, 0x0A	; 10
    42c8:	70 e0       	ldi	r23, 0x00	; 0
    42ca:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    42ce:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
#endif
//  // Assume 0 or full-scale values unlikely.
//  if((0 == light) || (light >= 1023)) { panic(F("LDR fault")); }

  const int heat = readTemperatureC16();
    42d2:	0e 94 f7 15 	call	0x2bee	; 0x2bee <readTemperatureC16()>
    42d6:	4c 01       	movw	r8, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("temp: ");
    42d8:	87 ee       	ldi	r24, 0xE7	; 231
    42da:	94 e0       	ldi	r25, 0x04	; 4
    42dc:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(heat);
    42e0:	c4 01       	movw	r24, r8
    42e2:	6a e0       	ldi	r22, 0x0A	; 10
    42e4:	70 e0       	ldi	r23, 0x00	; 0
    42e6:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    42ea:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
#endif

#if defined(TEMP_POT_AVAILABLE)
  const int tempPot = readTempPot();
    42ee:	0e 94 ba 15 	call	0x2b74	; 0x2b74 <readTempPot()>
    42f2:	8c 01       	movw	r16, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("temp pot: ");
    42f4:	8c ed       	ldi	r24, 0xDC	; 220
    42f6:	94 e0       	ldi	r25, 0x04	; 4
    42f8:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(tempPot);
    42fc:	c8 01       	movw	r24, r16
    42fe:	6a e0       	ldi	r22, 0x0A	; 10
    4300:	70 e0       	ldi	r23, 0x00	; 0
    4302:	0e 94 5d 15 	call	0x2aba	; 0x2aba <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    4306:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <serialPrintlnAndFlush()>
#endif
#endif

  // Check buttons not stuck enabled.
  if(fastDigitalRead(BUTTON_MODE_L) == LOW) { panic(F("M stuck")); }
    430a:	4d 99       	sbic	0x09, 5	; 9
    430c:	04 c0       	rjmp	.+8      	; 0x4316 <setup+0x248>
    430e:	84 ed       	ldi	r24, 0xD4	; 212
    4310:	94 e0       	ldi	r25, 0x04	; 4
    4312:	0e 94 49 20 	call	0x4092	; 0x4092 <panic(__FlashStringHelper const*)>
#if defined(BUTTON_LEARN_L)
  if(fastDigitalRead(BUTTON_LEARN_L) == LOW) { panic(F("L stuck")); }
    4316:	18 99       	sbic	0x03, 0	; 3
    4318:	04 c0       	rjmp	.+8      	; 0x4322 <setup+0x254>
    431a:	8c ec       	ldi	r24, 0xCC	; 204
    431c:	94 e0       	ldi	r25, 0x04	; 4
    431e:	0e 94 49 20 	call	0x4092	; 0x4092 <panic(__FlashStringHelper const*)>
#endif
#if defined(BUTTON_LEARN2_L)
  if(fastDigitalRead(BUTTON_LEARN2_L) == LOW) { panic(F("L2 stuck")); }
    4322:	4b 99       	sbic	0x09, 3	; 9
    4324:	04 c0       	rjmp	.+8      	; 0x432e <setup+0x260>
    4326:	83 ec       	ldi	r24, 0xC3	; 195
    4328:	94 e0       	ldi	r25, 0x04	; 4
    432a:	0e 94 49 20 	call	0x4092	; 0x4092 <panic(__FlashStringHelper const*)>
#endif


  posPOST(4, F("light/temp OK"));
    432e:	84 e0       	ldi	r24, 0x04	; 4
    4330:	65 eb       	ldi	r22, 0xB5	; 181
    4332:	74 e0       	ldi	r23, 0x04	; 4
    4334:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <posPOST(unsigned char, __FlashStringHelper const*)>

#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Gathering initial inputs and computing target/demand...");
#endif
  // Update targets, output to TRV and boiler, etc, to be sensible before main loop starts.
  computeCallForHeat();
    4338:	0e 94 b9 06 	call	0xd72	; 0xd72 <computeCallForHeat()>
#if defined(USE_MODULE_FHT8VSIMPLE)
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Creating initial FHT8V frame...");
#endif
  // Unconditionally ensure that a valid FHT8V TRV command frame has been computed and stored.
  FHT8VCreateValveSetCmdFrame();
    433c:	0e 94 93 0a 	call	0x1526	; 0x1526 <FHT8VCreateValveSetCmdFrame()>
    4340:	e0 e0       	ldi	r30, 0x00	; 0
    4342:	f1 e0       	ldi	r31, 0x01	; 1
    4344:	aa 24       	eor	r10, r10
    4346:	aa 94       	dec	r10
    4348:	ba 2c       	mov	r11, r10
    434a:	81 91       	ld	r24, Z+
    434c:	95 01       	movw	r18, r10
    434e:	28 27       	eor	r18, r24
    4350:	02 2e       	mov	r0, r18
    4352:	22 95       	swap	r18
    4354:	20 7f       	andi	r18, 0xF0	; 240
    4356:	20 25       	eor	r18, r0
    4358:	03 2e       	mov	r0, r19
    435a:	32 2f       	mov	r19, r18
    435c:	22 95       	swap	r18
    435e:	2f 70       	andi	r18, 0x0F	; 15
    4360:	02 26       	eor	r0, r18
    4362:	26 95       	lsr	r18
    4364:	32 27       	eor	r19, r18
    4366:	23 27       	eor	r18, r19
    4368:	22 0f       	add	r18, r18
    436a:	22 0f       	add	r18, r18
    436c:	22 0f       	add	r18, r18
    436e:	20 25       	eor	r18, r0
    4370:	59 01       	movw	r10, r18
#define RAMSTART (0x100)
#endif
static uint16_t sramCRC()
  {
  uint16_t result = ~0U;
  for(uint8_t *p = (uint8_t *)RAMSTART; p <= (uint8_t *)RAMEND; ++p)
    4372:	39 e0       	ldi	r19, 0x09	; 9
    4374:	e0 30       	cpi	r30, 0x00	; 0
    4376:	f3 07       	cpc	r31, r19
    4378:	41 f7       	brne	.-48     	; 0x434a <setup+0x27c>
    437a:	20 e0       	ldi	r18, 0x00	; 0
    437c:	30 e0       	ldi	r19, 0x00	; 0
    437e:	cc 24       	eor	r12, r12
    4380:	ca 94       	dec	r12
    4382:	dc 2c       	mov	r13, r12
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    4384:	f9 99       	sbic	0x1f, 1	; 31
    4386:	fe cf       	rjmp	.-4      	; 0x4384 <setup+0x2b6>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    4388:	32 bd       	out	0x22, r19	; 34
    438a:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    438c:	f8 9a       	sbi	0x1f, 0	; 31
    438e:	80 b5       	in	r24, 0x20	; 32
    4390:	a6 01       	movw	r20, r12
    4392:	48 27       	eor	r20, r24
    4394:	04 2e       	mov	r0, r20
    4396:	42 95       	swap	r20
    4398:	40 7f       	andi	r20, 0xF0	; 240
    439a:	40 25       	eor	r20, r0
    439c:	05 2e       	mov	r0, r21
    439e:	54 2f       	mov	r21, r20
    43a0:	42 95       	swap	r20
    43a2:	4f 70       	andi	r20, 0x0F	; 15
    43a4:	04 26       	eor	r0, r20
    43a6:	46 95       	lsr	r20
    43a8:	54 27       	eor	r21, r20
    43aa:	45 27       	eor	r20, r21
    43ac:	44 0f       	add	r20, r20
    43ae:	44 0f       	add	r20, r20
    43b0:	44 0f       	add	r20, r20
    43b2:	40 25       	eor	r20, r0
    43b4:	6a 01       	movw	r12, r20
  }
// Compute a CRC of all of EEPROM as a hash that may contain some entropy, particularly across restarts.
static uint16_t eeCRC()
  {
  uint16_t result = ~0U;
  for(uint8_t *p = (uint8_t *)0; p <= (uint8_t *)E2END; ++p)
    43b6:	2f 5f       	subi	r18, 0xFF	; 255
    43b8:	3f 4f       	sbci	r19, 0xFF	; 255
    43ba:	54 e0       	ldi	r21, 0x04	; 4
    43bc:	20 30       	cpi	r18, 0x00	; 0
    43be:	35 07       	cpc	r19, r21
    43c0:	09 f7       	brne	.-62     	; 0x4384 <setup+0x2b6>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Starting seed computation...");
#endif
  const uint16_t srseed = sramCRC();
  const uint16_t eeseed = eeCRC();
  // Check that the 32768Hz async clock is actually running having done significant CPU-intensive work.
  const uint8_t laterSCT = getSubCycleTime();
    43c2:	f0 90 b2 00 	lds	r15, 0x00B2
  if(laterSCT == earlySCT)
    43c6:	fe 14       	cp	r15, r14
    43c8:	09 f5       	brne	.+66     	; 0x440c <setup+0x33e>
    {
#if defined(WAKEUP_32768HZ_XTAL)
    // Allow (an extra) 1s+ for 32768Hz crystal to start reliably, see: http://www.atmel.com/Images/doc1259.pdf
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("Sleeping to let async 32768Hz clock start...");
    43ca:	88 e8       	ldi	r24, 0x88	; 136
    43cc:	94 e0       	ldi	r25, 0x04	; 4
    43ce:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    43d2:	04 e1       	ldi	r16, 0x14	; 20
    43d4:	10 e0       	ldi	r17, 0x00	; 0
#endif
    // Time spent here should not be a whole multiple of basic cycle time to avoid spuriously stationary async clock reading!
    for(int i = 20; (--i >= 0) && (earlySCT == getSubCycleTime()); )
    43d6:	01 50       	subi	r16, 0x01	; 1
    43d8:	10 40       	sbci	r17, 0x00	; 0
    43da:	8f ef       	ldi	r24, 0xFF	; 255
    43dc:	0f 3f       	cpi	r16, 0xFF	; 255
    43de:	18 07       	cpc	r17, r24
    43e0:	09 f4       	brne	.+2      	; 0x43e4 <setup+0x316>
    43e2:	86 c0       	rjmp	.+268    	; 0x44f0 <setup+0x422>
    43e4:	80 91 b2 00 	lds	r24, 0x00B2
    43e8:	f8 16       	cp	r15, r24
    43ea:	09 f0       	breq	.+2      	; 0x43ee <setup+0x320>
    43ec:	81 c0       	rjmp	.+258    	; 0x44f0 <setup+0x422>
      {
      sleepLowPowerMs(691);
    43ee:	84 e1       	ldi	r24, 0x14	; 20
    43f0:	95 e1       	ldi	r25, 0x15	; 21
    43f2:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
      captureEntropy1();
    43f6:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <captureEntropy1()>
    43fa:	ed cf       	rjmp	.-38     	; 0x43d6 <setup+0x308>
#endif
    const uint8_t latestSCT = getSubCycleTime();
    if(latestSCT == earlySCT)
      {
#if 1 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("Async 32768Hz clock may not be running!");
    43fc:	80 e6       	ldi	r24, 0x60	; 96
    43fe:	94 e0       	ldi	r25, 0x04	; 4
    4400:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
      panic(F("XTAL dead")); // Async clock not running.
    4404:	86 e5       	ldi	r24, 0x56	; 86
    4406:	94 e0       	ldi	r25, 0x04	; 4
    4408:	0e 94 49 20 	call	0x4092	; 0x4092 <panic(__FlashStringHelper const*)>
      }
    }
  posPOST(5, F("slow RTC clock OK"));
    440c:	85 e0       	ldi	r24, 0x05	; 5
    440e:	64 e4       	ldi	r22, 0x44	; 68
    4410:	74 e0       	ldi	r23, 0x04	; 4
    4412:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <posPOST(unsigned char, __FlashStringHelper const*)>
  // DHD20130430: maybe as much as 16 bits of entropy on each reset in seed1, concentrated in the least-significant bits.
  const uint16_t s16 = (__DATE__[5]) ^ ((getMinutesSinceMidnightLT() << 5) ^ (((int)getSubCycleTime()) << 7) ^ (heat << 2) ^ (light << 6) ^ Vcc ^ intTempC16); /* This fits in an int (16 bits). */
    4416:	0e 94 56 13 	call	0x26ac	; 0x26ac <getMinutesSinceMidnightLT()>
    441a:	00 91 b2 00 	lds	r16, 0x00B2
    441e:	10 e0       	ldi	r17, 0x00	; 0
    4420:	16 95       	lsr	r17
    4422:	10 2f       	mov	r17, r16
    4424:	00 27       	eor	r16, r16
    4426:	17 95       	ror	r17
    4428:	07 95       	ror	r16
    442a:	01 63       	ori	r16, 0x31	; 49
    442c:	02 25       	eor	r16, r2
    442e:	13 25       	eor	r17, r3
    4430:	04 25       	eor	r16, r4
    4432:	15 25       	eor	r17, r5
    4434:	88 0c       	add	r8, r8
    4436:	99 1c       	adc	r9, r9
    4438:	88 0c       	add	r8, r8
    443a:	99 1c       	adc	r9, r9
    443c:	08 25       	eor	r16, r8
    443e:	19 25       	eor	r17, r9
    4440:	36 e0       	ldi	r19, 0x06	; 6
    4442:	66 0c       	add	r6, r6
    4444:	77 1c       	adc	r7, r7
    4446:	3a 95       	dec	r19
    4448:	e1 f7       	brne	.-8      	; 0x4442 <setup+0x374>
    444a:	06 25       	eor	r16, r6
    444c:	17 25       	eor	r17, r7
    444e:	25 e0       	ldi	r18, 0x05	; 5
    4450:	88 0f       	add	r24, r24
    4452:	99 1f       	adc	r25, r25
    4454:	2a 95       	dec	r18
    4456:	e1 f7       	brne	.-8      	; 0x4450 <setup+0x382>
    4458:	08 27       	eor	r16, r24
    445a:	19 27       	eor	r17, r25
  //const long seed1 = ((((long) clockJitterRTC()) << 13) ^ (((long)clockJitterWDT()) << 21) ^ (((long)(srseed^eeseed)) << 16)) + s16;
  // Seed simple/fast/small built-in PRNG.  (Smaller and faster than srandom()/random().)
  seedRNG8((uint8_t) s16, (uint8_t)((s16+eeseed) >> 8), clockJitterWDT() ^ (uint8_t)srseed);
    445c:	0e 94 b1 0e 	call	0x1d62	; 0x1d62 <clockJitterWDT()>
    4460:	98 01       	movw	r18, r16
    4462:	2c 0d       	add	r18, r12
    4464:	3d 1d       	adc	r19, r13
    4466:	48 2f       	mov	r20, r24
    4468:	4a 25       	eor	r20, r10
    446a:	80 2f       	mov	r24, r16
    446c:	63 2f       	mov	r22, r19
    446e:	0e 94 b9 10 	call	0x2172	; 0x2172 <seedRNG8(unsigned char, unsigned char, unsigned char)>
  // Carry a few bits of entropy over a reset by picking one of the four designated EEPROM bytes at random;
  // if zero, erase to 0xff, else AND in part of the seed including some of the previous EEPROM hash (and write).
  // This amounts to about a quarter of an erase/write cycle per reset/restart per byte, or 400k restarts endurance!
  // These 4 bytes should be picked up as part of the hash/CRC of EEPROM above, next time,
  // essentially forming a longish-cycle (poor) PRNG even with little new real entropy each time.
  uint8_t *const erp = (uint8_t *)(EE_START_SEED + (3&((s16)^((eeseed>>8)+(__TIME__[7]))))); // Use some new and some eeseed bits to choose which byte to updated.
    4472:	8d 2d       	mov	r24, r13
    4474:	99 27       	eor	r25, r25
    4476:	c1 96       	adiw	r24, 0x31	; 49
    4478:	80 27       	eor	r24, r16
    447a:	91 27       	eor	r25, r17
    447c:	83 70       	andi	r24, 0x03	; 3
    447e:	90 70       	andi	r25, 0x00	; 0
    4480:	02 96       	adiw	r24, 0x02	; 2
    4482:	18 2f       	mov	r17, r24
    4484:	09 2f       	mov	r16, r25
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    4486:	f9 99       	sbic	0x1f, 1	; 31
    4488:	fe cf       	rjmp	.-4      	; 0x4486 <setup+0x3b8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    448a:	92 bd       	out	0x22, r25	; 34
    448c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    448e:	f8 9a       	sbi	0x1f, 0	; 31
    4490:	80 b5       	in	r24, 0x20	; 32
  const uint8_t erv = eeprom_read_byte(erp);
  if(0 == erv) { eeprom_smart_erase_byte(erp); }
    4492:	88 23       	and	r24, r24
    4494:	29 f4       	brne	.+10     	; 0x44a0 <setup+0x3d2>
    4496:	81 2f       	mov	r24, r17
    4498:	90 2f       	mov	r25, r16
    449a:	0e 94 7e 07 	call	0xefc	; 0xefc <eeprom_smart_erase_byte(unsigned char*)>
    449e:	08 c0       	rjmp	.+16     	; 0x44b0 <setup+0x3e2>
  else { eeprom_smart_clear_bits(erp, clockJitterEntropyByte() + ((uint8_t)eeseed)); } // Nominally include disjoint set of eeseed bits in choice of which to clear.
    44a0:	0e 94 cc 0e 	call	0x1d98	; 0x1d98 <clockJitterEntropyByte()>
    44a4:	68 2f       	mov	r22, r24
    44a6:	6c 0d       	add	r22, r12
    44a8:	81 2f       	mov	r24, r17
    44aa:	90 2f       	mov	r25, r16
    44ac:	0e 94 92 07 	call	0xf24	; 0xf24 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
  DEBUG_SERIAL_PRINTLN();
#endif

  // Initialised: turn heatcall UI LED off.
//  pinMode(LED_HEATCALL, OUTPUT);
  LED_HEATCALL_OFF();
    44b0:	5c 9a       	sbi	0x0b, 4	; 11
  
#if defined(SUPPORT_CLI)
  // Help user get to CLI.
  serialPrintlnAndFlush(F("? at CLI prompt for help"));
    44b2:	8b e2       	ldi	r24, 0x2B	; 43
    44b4:	94 e0       	ldi	r25, 0x04	; 4
    44b6:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif

  // Report initial status.
  serialStatusReport();
    44ba:	0e 94 a8 17 	call	0x2f50	; 0x2f50 <serialStatusReport()>

  // Set appropriate loop() values just before entering it.
  TIME_LSD = getSecondsLT();
    44be:	80 91 aa 01 	lds	r24, 0x01AA
    44c2:	80 93 c5 01 	sts	0x01C5, r24
  }
    44c6:	0f 90       	pop	r0
    44c8:	0f 90       	pop	r0
    44ca:	cf 91       	pop	r28
    44cc:	df 91       	pop	r29
    44ce:	1f 91       	pop	r17
    44d0:	0f 91       	pop	r16
    44d2:	ff 90       	pop	r15
    44d4:	ef 90       	pop	r14
    44d6:	df 90       	pop	r13
    44d8:	cf 90       	pop	r12
    44da:	bf 90       	pop	r11
    44dc:	af 90       	pop	r10
    44de:	9f 90       	pop	r9
    44e0:	8f 90       	pop	r8
    44e2:	7f 90       	pop	r7
    44e4:	6f 90       	pop	r6
    44e6:	5f 90       	pop	r5
    44e8:	4f 90       	pop	r4
    44ea:	3f 90       	pop	r3
    44ec:	2f 90       	pop	r2
    44ee:	08 95       	ret
      {
      sleepLowPowerMs(691);
      captureEntropy1();
      }
#endif
    const uint8_t latestSCT = getSubCycleTime();
    44f0:	80 91 b2 00 	lds	r24, 0x00B2
    if(latestSCT == earlySCT)
    44f4:	8f 15       	cp	r24, r15
    44f6:	09 f0       	breq	.+2      	; 0x44fa <setup+0x42c>
    44f8:	89 cf       	rjmp	.-238    	; 0x440c <setup+0x33e>
    44fa:	80 cf       	rjmp	.-256    	; 0x43fc <setup+0x32e>

000044fc <TwoWire::beginTransmission(int)>:
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    44fc:	81 e0       	ldi	r24, 0x01	; 1
    44fe:	80 93 11 02 	sts	0x0211, r24
  // set address of targeted slave
  txAddress = address;
    4502:	60 93 ee 01 	sts	0x01EE, r22
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    4506:	10 92 0f 02 	sts	0x020F, r1
  txBufferLength = 0;
    450a:	10 92 10 02 	sts	0x0210, r1
}

void TwoWire::beginTransmission(int address)
{
  beginTransmission((uint8_t)address);
}
    450e:	08 95       	ret

00004510 <TwoWire::available()>:
}

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
    4510:	20 91 ed 01 	lds	r18, 0x01ED
    4514:	30 e0       	ldi	r19, 0x00	; 0
    4516:	80 91 ec 01 	lds	r24, 0x01EC
    451a:	28 1b       	sub	r18, r24
    451c:	31 09       	sbc	r19, r1
{
  return rxBufferLength - rxBufferIndex;
}
    451e:	c9 01       	movw	r24, r18
    4520:	08 95       	ret

00004522 <TwoWire::read()>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
    4522:	40 91 ec 01 	lds	r20, 0x01EC
    4526:	80 91 ed 01 	lds	r24, 0x01ED
    452a:	48 17       	cp	r20, r24
    452c:	18 f0       	brcs	.+6      	; 0x4534 <TwoWire::read()+0x12>
    452e:	2f ef       	ldi	r18, 0xFF	; 255
    4530:	3f ef       	ldi	r19, 0xFF	; 255
    4532:	0a c0       	rjmp	.+20     	; 0x4548 <TwoWire::read()+0x26>
    value = rxBuffer[rxBufferIndex];
    4534:	e4 2f       	mov	r30, r20
    4536:	f0 e0       	ldi	r31, 0x00	; 0
    4538:	e4 53       	subi	r30, 0x34	; 52
    453a:	fe 4f       	sbci	r31, 0xFE	; 254
    453c:	80 81       	ld	r24, Z
    453e:	28 2f       	mov	r18, r24
    4540:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
    4542:	4f 5f       	subi	r20, 0xFF	; 255
    4544:	40 93 ec 01 	sts	0x01EC, r20
  }

  return value;
}
    4548:	c9 01       	movw	r24, r18
    454a:	08 95       	ret

0000454c <TwoWire::peek()>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
    454c:	e0 91 ec 01 	lds	r30, 0x01EC
    4550:	80 91 ed 01 	lds	r24, 0x01ED
    4554:	e8 17       	cp	r30, r24
    4556:	18 f0       	brcs	.+6      	; 0x455e <TwoWire::peek()+0x12>
    4558:	ef ef       	ldi	r30, 0xFF	; 255
    455a:	ff ef       	ldi	r31, 0xFF	; 255
    455c:	06 c0       	rjmp	.+12     	; 0x456a <TwoWire::peek()+0x1e>
    value = rxBuffer[rxBufferIndex];
    455e:	f0 e0       	ldi	r31, 0x00	; 0
    4560:	e4 53       	subi	r30, 0x34	; 52
    4562:	fe 4f       	sbci	r31, 0xFE	; 254
    4564:	80 81       	ld	r24, Z
    4566:	e8 2f       	mov	r30, r24
    4568:	f0 e0       	ldi	r31, 0x00	; 0
  }

  return value;
}
    456a:	cf 01       	movw	r24, r30
    456c:	08 95       	ret

0000456e <TwoWire::flush()>:

void TwoWire::flush(void)
{
  // XXX: to be implemented.
}
    456e:	08 95       	ret

00004570 <global constructors keyed to _ZN7TwoWire8rxBufferE>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    4570:	10 92 15 02 	sts	0x0215, r1
    4574:	10 92 14 02 	sts	0x0214, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
    4578:	88 ee       	ldi	r24, 0xE8	; 232
    457a:	93 e0       	ldi	r25, 0x03	; 3
    457c:	a0 e0       	ldi	r26, 0x00	; 0
    457e:	b0 e0       	ldi	r27, 0x00	; 0
    4580:	80 93 16 02 	sts	0x0216, r24
    4584:	90 93 17 02 	sts	0x0217, r25
    4588:	a0 93 18 02 	sts	0x0218, r26
    458c:	b0 93 19 02 	sts	0x0219, r27
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
    4590:	85 e1       	ldi	r24, 0x15	; 21
    4592:	91 e0       	ldi	r25, 0x01	; 1
    4594:	90 93 13 02 	sts	0x0213, r25
    4598:	80 93 12 02 	sts	0x0212, r24
  user_onRequest = function;
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    459c:	08 95       	ret

0000459e <TwoWire::write(unsigned char const*, unsigned int)>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
    459e:	cf 92       	push	r12
    45a0:	df 92       	push	r13
    45a2:	ef 92       	push	r14
    45a4:	ff 92       	push	r15
    45a6:	0f 93       	push	r16
    45a8:	1f 93       	push	r17
    45aa:	cf 93       	push	r28
    45ac:	df 93       	push	r29
    45ae:	7c 01       	movw	r14, r24
    45b0:	6b 01       	movw	r12, r22
    45b2:	8a 01       	movw	r16, r20
{
  if(transmitting){
    45b4:	80 91 11 02 	lds	r24, 0x0211
    45b8:	88 23       	and	r24, r24
    45ba:	a1 f0       	breq	.+40     	; 0x45e4 <TwoWire::write(unsigned char const*, unsigned int)+0x46>
    45bc:	c0 e0       	ldi	r28, 0x00	; 0
    45be:	d0 e0       	ldi	r29, 0x00	; 0
    45c0:	0d c0       	rjmp	.+26     	; 0x45dc <TwoWire::write(unsigned char const*, unsigned int)+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
      write(data[i]);
    45c2:	d7 01       	movw	r26, r14
    45c4:	ed 91       	ld	r30, X+
    45c6:	fc 91       	ld	r31, X
    45c8:	d6 01       	movw	r26, r12
    45ca:	ac 0f       	add	r26, r28
    45cc:	bd 1f       	adc	r27, r29
    45ce:	01 90       	ld	r0, Z+
    45d0:	f0 81       	ld	r31, Z
    45d2:	e0 2d       	mov	r30, r0
    45d4:	c7 01       	movw	r24, r14
    45d6:	6c 91       	ld	r22, X
    45d8:	09 95       	icall
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  if(transmitting){
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
    45da:	21 96       	adiw	r28, 0x01	; 1
    45dc:	c0 17       	cp	r28, r16
    45de:	d1 07       	cpc	r29, r17
    45e0:	80 f3       	brcs	.-32     	; 0x45c2 <TwoWire::write(unsigned char const*, unsigned int)+0x24>
    45e2:	04 c0       	rjmp	.+8      	; 0x45ec <TwoWire::write(unsigned char const*, unsigned int)+0x4e>
      write(data[i]);
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
    45e4:	cb 01       	movw	r24, r22
    45e6:	64 2f       	mov	r22, r20
    45e8:	0e 94 01 24 	call	0x4802	; 0x4802 <twi_transmit>
  }
  return quantity;
}
    45ec:	c8 01       	movw	r24, r16
    45ee:	df 91       	pop	r29
    45f0:	cf 91       	pop	r28
    45f2:	1f 91       	pop	r17
    45f4:	0f 91       	pop	r16
    45f6:	ff 90       	pop	r15
    45f8:	ef 90       	pop	r14
    45fa:	df 90       	pop	r13
    45fc:	cf 90       	pop	r12
    45fe:	08 95       	ret

00004600 <TwoWire::write(unsigned char)>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
    4600:	df 93       	push	r29
    4602:	cf 93       	push	r28
    4604:	0f 92       	push	r0
    4606:	cd b7       	in	r28, 0x3d	; 61
    4608:	de b7       	in	r29, 0x3e	; 62
    460a:	fc 01       	movw	r30, r24
    460c:	69 83       	std	Y+1, r22	; 0x01
{
  if(transmitting){
    460e:	80 91 11 02 	lds	r24, 0x0211
    4612:	88 23       	and	r24, r24
    4614:	c9 f0       	breq	.+50     	; 0x4648 <TwoWire::write(unsigned char)+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
    4616:	80 91 10 02 	lds	r24, 0x0210
    461a:	80 32       	cpi	r24, 0x20	; 32
    461c:	38 f0       	brcs	.+14     	; 0x462c <TwoWire::write(unsigned char)+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
    461e:	81 e0       	ldi	r24, 0x01	; 1
    4620:	90 e0       	ldi	r25, 0x00	; 0
    4622:	93 83       	std	Z+3, r25	; 0x03
    4624:	82 83       	std	Z+2, r24	; 0x02
    4626:	20 e0       	ldi	r18, 0x00	; 0
    4628:	30 e0       	ldi	r19, 0x00	; 0
    462a:	15 c0       	rjmp	.+42     	; 0x4656 <TwoWire::write(unsigned char)+0x56>
      setWriteError();
      return 0;
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
    462c:	80 91 0f 02 	lds	r24, 0x020F
    4630:	e8 2f       	mov	r30, r24
    4632:	f0 e0       	ldi	r31, 0x00	; 0
    4634:	e1 51       	subi	r30, 0x11	; 17
    4636:	fe 4f       	sbci	r31, 0xFE	; 254
    4638:	99 81       	ldd	r25, Y+1	; 0x01
    463a:	90 83       	st	Z, r25
    ++txBufferIndex;
    463c:	8f 5f       	subi	r24, 0xFF	; 255
    463e:	80 93 0f 02 	sts	0x020F, r24
    // update amount in buffer   
    txBufferLength = txBufferIndex;
    4642:	80 93 10 02 	sts	0x0210, r24
    4646:	05 c0       	rjmp	.+10     	; 0x4652 <TwoWire::write(unsigned char)+0x52>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
    4648:	ce 01       	movw	r24, r28
    464a:	01 96       	adiw	r24, 0x01	; 1
    464c:	61 e0       	ldi	r22, 0x01	; 1
    464e:	0e 94 01 24 	call	0x4802	; 0x4802 <twi_transmit>
    4652:	21 e0       	ldi	r18, 0x01	; 1
    4654:	30 e0       	ldi	r19, 0x00	; 0
  }
  return 1;
}
    4656:	c9 01       	movw	r24, r18
    4658:	0f 90       	pop	r0
    465a:	cf 91       	pop	r28
    465c:	df 91       	pop	r29
    465e:	08 95       	ret

00004660 <TwoWire::endTransmission(unsigned char)>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
    4660:	0f 93       	push	r16
    4662:	06 2f       	mov	r16, r22
{
  // transmit buffer (blocking)
  int8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
    4664:	80 91 ee 01 	lds	r24, 0x01EE
    4668:	6f ee       	ldi	r22, 0xEF	; 239
    466a:	71 e0       	ldi	r23, 0x01	; 1
    466c:	40 91 10 02 	lds	r20, 0x0210
    4670:	21 e0       	ldi	r18, 0x01	; 1
    4672:	0e 94 ac 23 	call	0x4758	; 0x4758 <twi_writeTo>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    4676:	10 92 0f 02 	sts	0x020F, r1
  txBufferLength = 0;
    467a:	10 92 10 02 	sts	0x0210, r1
  // indicate that we are done transmitting
  transmitting = 0;
    467e:	10 92 11 02 	sts	0x0211, r1
  return ret;
}
    4682:	0f 91       	pop	r16
    4684:	08 95       	ret

00004686 <TwoWire::endTransmission()>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
    4686:	61 e0       	ldi	r22, 0x01	; 1
    4688:	0e 94 30 23 	call	0x4660	; 0x4660 <TwoWire::endTransmission(unsigned char)>
}
    468c:	08 95       	ret

0000468e <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)>:
  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
    468e:	41 32       	cpi	r20, 0x21	; 33
    4690:	08 f0       	brcs	.+2      	; 0x4694 <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)+0x6>
    4692:	40 e2       	ldi	r20, 0x20	; 32
    4694:	86 2f       	mov	r24, r22
    4696:	6c ec       	ldi	r22, 0xCC	; 204
    4698:	71 e0       	ldi	r23, 0x01	; 1
    469a:	0e 94 63 23 	call	0x46c6	; 0x46c6 <twi_readFrom>
  // set rx buffer iterator vars
  rxBufferIndex = 0;
    469e:	10 92 ec 01 	sts	0x01EC, r1
  rxBufferLength = read;
    46a2:	80 93 ed 01 	sts	0x01ED, r24

  return read;
}
    46a6:	08 95       	ret

000046a8 <TwoWire::requestFrom(int, int)>:
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
}

uint8_t TwoWire::requestFrom(int address, int quantity)
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
    46a8:	21 e0       	ldi	r18, 0x01	; 1
    46aa:	0e 94 47 23 	call	0x468e	; 0x468e <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)>
}
    46ae:	08 95       	ret

000046b0 <TwoWire::begin()>:

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
    46b0:	10 92 ec 01 	sts	0x01EC, r1
  rxBufferLength = 0;
    46b4:	10 92 ed 01 	sts	0x01ED, r1

  txBufferIndex = 0;
    46b8:	10 92 0f 02 	sts	0x020F, r1
  txBufferLength = 0;
    46bc:	10 92 10 02 	sts	0x0210, r1

  twi_init();
    46c0:	0e 94 ad 25 	call	0x4b5a	; 0x4b5a <twi_init>
}
    46c4:	08 95       	ret

000046c6 <twi_readFrom>:
 *          length: number of bytes to read into array
 *          sendStop: Boolean indicating whether to send a stop at the end
 * Output   number of bytes read
 */
uint8_t twi_readFrom(uint8_t address, uint8_t* data, uint8_t length, uint8_t sendStop)
{
    46c6:	38 2f       	mov	r19, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    46c8:	41 32       	cpi	r20, 0x21	; 33
    46ca:	10 f0       	brcs	.+4      	; 0x46d0 <twi_readFrom+0xa>
    46cc:	40 e0       	ldi	r20, 0x00	; 0
    46ce:	42 c0       	rjmp	.+132    	; 0x4754 <twi_readFrom+0x8e>
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
    46d0:	80 91 1e 02 	lds	r24, 0x021E
    46d4:	88 23       	and	r24, r24
    46d6:	e1 f7       	brne	.-8      	; 0x46d0 <twi_readFrom+0xa>
    continue;
  }
  twi_state = TWI_MRX;
    46d8:	91 e0       	ldi	r25, 0x01	; 1
    46da:	90 93 1e 02 	sts	0x021E, r25
  twi_sendStop = sendStop;
    46de:	20 93 20 02 	sts	0x0220, r18
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    46e2:	8f ef       	ldi	r24, 0xFF	; 255
    46e4:	80 93 8b 02 	sts	0x028B, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    46e8:	10 92 46 02 	sts	0x0246, r1
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
    46ec:	41 50       	subi	r20, 0x01	; 1
    46ee:	40 93 47 02 	sts	0x0247, r20
    46f2:	4f 5f       	subi	r20, 0xFF	; 255
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
    46f4:	90 93 1f 02 	sts	0x021F, r25
  twi_slarw |= address << 1;
    46f8:	80 91 1f 02 	lds	r24, 0x021F
    46fc:	33 0f       	add	r19, r19
    46fe:	83 2b       	or	r24, r19
    4700:	80 93 1f 02 	sts	0x021F, r24

  if (true == twi_inRepStart) {
    4704:	80 91 21 02 	lds	r24, 0x0221
    4708:	81 30       	cpi	r24, 0x01	; 1
    470a:	41 f4       	brne	.+16     	; 0x471c <twi_readFrom+0x56>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    470c:	10 92 21 02 	sts	0x0221, r1
    TWDR = twi_slarw;
    4710:	80 91 1f 02 	lds	r24, 0x021F
    4714:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    4718:	85 ec       	ldi	r24, 0xC5	; 197
    471a:	01 c0       	rjmp	.+2      	; 0x471e <twi_readFrom+0x58>
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
    471c:	85 ee       	ldi	r24, 0xE5	; 229
    471e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for read operation to complete
  while(TWI_MRX == twi_state){
    4722:	80 91 1e 02 	lds	r24, 0x021E
    4726:	81 30       	cpi	r24, 0x01	; 1
    4728:	e1 f3       	breq	.-8      	; 0x4722 <twi_readFrom+0x5c>
    continue;
  }

  if (twi_masterBufferIndex < length)
    472a:	80 91 46 02 	lds	r24, 0x0246
    472e:	84 17       	cp	r24, r20
    4730:	10 f4       	brcc	.+4      	; 0x4736 <twi_readFrom+0x70>
    length = twi_masterBufferIndex;
    4732:	40 91 46 02 	lds	r20, 0x0246
    4736:	20 e0       	ldi	r18, 0x00	; 0
    4738:	30 e0       	ldi	r19, 0x00	; 0
    473a:	0a c0       	rjmp	.+20     	; 0x4750 <twi_readFrom+0x8a>

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
    473c:	fb 01       	movw	r30, r22
    473e:	e2 0f       	add	r30, r18
    4740:	f3 1f       	adc	r31, r19
    4742:	d9 01       	movw	r26, r18
    4744:	aa 5d       	subi	r26, 0xDA	; 218
    4746:	bd 4f       	sbci	r27, 0xFD	; 253
    4748:	8c 91       	ld	r24, X
    474a:	80 83       	st	Z, r24
    474c:	2f 5f       	subi	r18, 0xFF	; 255
    474e:	3f 4f       	sbci	r19, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    4750:	24 17       	cp	r18, r20
    4752:	a0 f3       	brcs	.-24     	; 0x473c <twi_readFrom+0x76>
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
    4754:	84 2f       	mov	r24, r20
    4756:	08 95       	ret

00004758 <twi_writeTo>:
 *          2 .. address send, NACK received
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
    4758:	0f 93       	push	r16
    475a:	1f 93       	push	r17
    475c:	58 2f       	mov	r21, r24
    475e:	12 2f       	mov	r17, r18
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    4760:	41 32       	cpi	r20, 0x21	; 33
    4762:	10 f0       	brcs	.+4      	; 0x4768 <twi_writeTo+0x10>
    4764:	81 e0       	ldi	r24, 0x01	; 1
    4766:	4a c0       	rjmp	.+148    	; 0x47fc <twi_writeTo+0xa4>
    return 1;
  }

  // wait until twi is ready, become master transmitter
  while(TWI_READY != twi_state){
    4768:	80 91 1e 02 	lds	r24, 0x021E
    476c:	88 23       	and	r24, r24
    476e:	e1 f7       	brne	.-8      	; 0x4768 <twi_writeTo+0x10>
    continue;
  }
  twi_state = TWI_MTX;
    4770:	82 e0       	ldi	r24, 0x02	; 2
    4772:	80 93 1e 02 	sts	0x021E, r24
  twi_sendStop = sendStop;
    4776:	00 93 20 02 	sts	0x0220, r16
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    477a:	8f ef       	ldi	r24, 0xFF	; 255
    477c:	80 93 8b 02 	sts	0x028B, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    4780:	10 92 46 02 	sts	0x0246, r1
  twi_masterBufferLength = length;
    4784:	40 93 47 02 	sts	0x0247, r20
    4788:	a6 e2       	ldi	r26, 0x26	; 38
    478a:	b2 e0       	ldi	r27, 0x02	; 2
    478c:	fb 01       	movw	r30, r22
    478e:	02 c0       	rjmp	.+4      	; 0x4794 <twi_writeTo+0x3c>
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    twi_masterBuffer[i] = data[i];
    4790:	81 91       	ld	r24, Z+
    4792:	8d 93       	st	X+, r24
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    4794:	8e 2f       	mov	r24, r30
    4796:	86 1b       	sub	r24, r22
    4798:	84 17       	cp	r24, r20
    479a:	d0 f3       	brcs	.-12     	; 0x4790 <twi_writeTo+0x38>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
    479c:	10 92 1f 02 	sts	0x021F, r1
  twi_slarw |= address << 1;
    47a0:	80 91 1f 02 	lds	r24, 0x021F
    47a4:	55 0f       	add	r21, r21
    47a6:	85 2b       	or	r24, r21
    47a8:	80 93 1f 02 	sts	0x021F, r24
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
    47ac:	80 91 21 02 	lds	r24, 0x0221
    47b0:	81 30       	cpi	r24, 0x01	; 1
    47b2:	41 f4       	brne	.+16     	; 0x47c4 <twi_writeTo+0x6c>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    47b4:	10 92 21 02 	sts	0x0221, r1
    TWDR = twi_slarw;				
    47b8:	80 91 1f 02 	lds	r24, 0x021F
    47bc:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    47c0:	85 ec       	ldi	r24, 0xC5	; 197
    47c2:	01 c0       	rjmp	.+2      	; 0x47c6 <twi_writeTo+0x6e>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
    47c4:	85 ee       	ldi	r24, 0xE5	; 229
    47c6:	80 93 bc 00 	sts	0x00BC, r24

  // wait for write operation to complete
  while(wait && (TWI_MTX == twi_state)){
    47ca:	11 23       	and	r17, r17
    47cc:	21 f0       	breq	.+8      	; 0x47d6 <twi_writeTo+0x7e>
    47ce:	80 91 1e 02 	lds	r24, 0x021E
    47d2:	82 30       	cpi	r24, 0x02	; 2
    47d4:	e1 f3       	breq	.-8      	; 0x47ce <twi_writeTo+0x76>
    continue;
  }
  
  if (twi_error == 0xFF)
    47d6:	80 91 8b 02 	lds	r24, 0x028B
    47da:	8f 3f       	cpi	r24, 0xFF	; 255
    47dc:	11 f4       	brne	.+4      	; 0x47e2 <twi_writeTo+0x8a>
    47de:	80 e0       	ldi	r24, 0x00	; 0
    47e0:	0d c0       	rjmp	.+26     	; 0x47fc <twi_writeTo+0xa4>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    47e2:	80 91 8b 02 	lds	r24, 0x028B
    47e6:	80 32       	cpi	r24, 0x20	; 32
    47e8:	11 f4       	brne	.+4      	; 0x47ee <twi_writeTo+0x96>
    47ea:	82 e0       	ldi	r24, 0x02	; 2
    47ec:	07 c0       	rjmp	.+14     	; 0x47fc <twi_writeTo+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
    47ee:	80 91 8b 02 	lds	r24, 0x028B
    47f2:	80 33       	cpi	r24, 0x30	; 48
    47f4:	11 f0       	breq	.+4      	; 0x47fa <twi_writeTo+0xa2>
    47f6:	84 e0       	ldi	r24, 0x04	; 4
    47f8:	01 c0       	rjmp	.+2      	; 0x47fc <twi_writeTo+0xa4>
    47fa:	83 e0       	ldi	r24, 0x03	; 3
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
}
    47fc:	1f 91       	pop	r17
    47fe:	0f 91       	pop	r16
    4800:	08 95       	ret

00004802 <twi_transmit>:
 * Output   1 length too long for buffer
 *          2 not slave transmitter
 *          0 ok
 */
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
    4802:	48 2f       	mov	r20, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    4804:	61 32       	cpi	r22, 0x21	; 33
    4806:	10 f0       	brcs	.+4      	; 0x480c <twi_transmit+0xa>
    4808:	81 e0       	ldi	r24, 0x01	; 1
    480a:	08 95       	ret
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
    480c:	80 91 1e 02 	lds	r24, 0x021E
    4810:	84 30       	cpi	r24, 0x04	; 4
    4812:	11 f0       	breq	.+4      	; 0x4818 <twi_transmit+0x16>
    4814:	82 e0       	ldi	r24, 0x02	; 2
    4816:	08 95       	ret
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
    4818:	60 93 69 02 	sts	0x0269, r22
    481c:	a8 e4       	ldi	r26, 0x48	; 72
    481e:	b2 e0       	ldi	r27, 0x02	; 2
    4820:	84 2f       	mov	r24, r20
    4822:	9c 01       	movw	r18, r24
    4824:	f9 01       	movw	r30, r18
    4826:	02 c0       	rjmp	.+4      	; 0x482c <twi_transmit+0x2a>
  for(i = 0; i < length; ++i){
    twi_txBuffer[i] = data[i];
    4828:	81 91       	ld	r24, Z+
    482a:	8d 93       	st	X+, r24
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
  for(i = 0; i < length; ++i){
    482c:	8e 2f       	mov	r24, r30
    482e:	84 1b       	sub	r24, r20
    4830:	86 17       	cp	r24, r22
    4832:	d0 f3       	brcs	.-12     	; 0x4828 <twi_transmit+0x26>
    4834:	80 e0       	ldi	r24, 0x00	; 0
    twi_txBuffer[i] = data[i];
  }
  
  return 0;
}
    4836:	08 95       	ret

00004838 <__vector_24>:
  // update twi state
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
    4838:	1f 92       	push	r1
    483a:	0f 92       	push	r0
    483c:	0f b6       	in	r0, 0x3f	; 63
    483e:	0f 92       	push	r0
    4840:	11 24       	eor	r1, r1
    4842:	2f 93       	push	r18
    4844:	3f 93       	push	r19
    4846:	4f 93       	push	r20
    4848:	5f 93       	push	r21
    484a:	6f 93       	push	r22
    484c:	7f 93       	push	r23
    484e:	8f 93       	push	r24
    4850:	9f 93       	push	r25
    4852:	af 93       	push	r26
    4854:	bf 93       	push	r27
    4856:	ef 93       	push	r30
    4858:	ff 93       	push	r31
  switch(TW_STATUS){
    485a:	80 91 b9 00 	lds	r24, 0x00B9
    485e:	90 e0       	ldi	r25, 0x00	; 0
    4860:	88 7f       	andi	r24, 0xF8	; 248
    4862:	90 70       	andi	r25, 0x00	; 0
    4864:	80 36       	cpi	r24, 0x60	; 96
    4866:	91 05       	cpc	r25, r1
    4868:	09 f4       	brne	.+2      	; 0x486c <__vector_24+0x34>
    486a:	f2 c0       	rjmp	.+484    	; 0x4a50 <__vector_24+0x218>
    486c:	81 36       	cpi	r24, 0x61	; 97
    486e:	91 05       	cpc	r25, r1
    4870:	cc f5       	brge	.+114    	; 0x48e4 <__vector_24+0xac>
    4872:	88 32       	cpi	r24, 0x28	; 40
    4874:	91 05       	cpc	r25, r1
    4876:	09 f4       	brne	.+2      	; 0x487a <__vector_24+0x42>
    4878:	7b c0       	rjmp	.+246    	; 0x4970 <__vector_24+0x138>
    487a:	89 32       	cpi	r24, 0x29	; 41
    487c:	91 05       	cpc	r25, r1
    487e:	b4 f4       	brge	.+44     	; 0x48ac <__vector_24+0x74>
    4880:	80 31       	cpi	r24, 0x10	; 16
    4882:	91 05       	cpc	r25, r1
    4884:	09 f4       	brne	.+2      	; 0x4888 <__vector_24+0x50>
    4886:	6f c0       	rjmp	.+222    	; 0x4966 <__vector_24+0x12e>
    4888:	81 31       	cpi	r24, 0x11	; 17
    488a:	91 05       	cpc	r25, r1
    488c:	3c f4       	brge	.+14     	; 0x489c <__vector_24+0x64>
    488e:	00 97       	sbiw	r24, 0x00	; 0
    4890:	09 f4       	brne	.+2      	; 0x4894 <__vector_24+0x5c>
    4892:	47 c1       	rjmp	.+654    	; 0x4b22 <__vector_24+0x2ea>
    4894:	08 97       	sbiw	r24, 0x08	; 8
    4896:	09 f0       	breq	.+2      	; 0x489a <__vector_24+0x62>
    4898:	4f c1       	rjmp	.+670    	; 0x4b38 <__vector_24+0x300>
    489a:	65 c0       	rjmp	.+202    	; 0x4966 <__vector_24+0x12e>
    489c:	88 31       	cpi	r24, 0x18	; 24
    489e:	91 05       	cpc	r25, r1
    48a0:	09 f4       	brne	.+2      	; 0x48a4 <__vector_24+0x6c>
    48a2:	66 c0       	rjmp	.+204    	; 0x4970 <__vector_24+0x138>
    48a4:	80 97       	sbiw	r24, 0x20	; 32
    48a6:	09 f0       	breq	.+2      	; 0x48aa <__vector_24+0x72>
    48a8:	47 c1       	rjmp	.+654    	; 0x4b38 <__vector_24+0x300>
    48aa:	82 c0       	rjmp	.+260    	; 0x49b0 <__vector_24+0x178>
    48ac:	80 34       	cpi	r24, 0x40	; 64
    48ae:	91 05       	cpc	r25, r1
    48b0:	09 f4       	brne	.+2      	; 0x48b4 <__vector_24+0x7c>
    48b2:	a4 c0       	rjmp	.+328    	; 0x49fc <__vector_24+0x1c4>
    48b4:	81 34       	cpi	r24, 0x41	; 65
    48b6:	91 05       	cpc	r25, r1
    48b8:	44 f4       	brge	.+16     	; 0x48ca <__vector_24+0x92>
    48ba:	80 33       	cpi	r24, 0x30	; 48
    48bc:	91 05       	cpc	r25, r1
    48be:	09 f4       	brne	.+2      	; 0x48c2 <__vector_24+0x8a>
    48c0:	82 c0       	rjmp	.+260    	; 0x49c6 <__vector_24+0x18e>
    48c2:	c8 97       	sbiw	r24, 0x38	; 56
    48c4:	09 f0       	breq	.+2      	; 0x48c8 <__vector_24+0x90>
    48c6:	38 c1       	rjmp	.+624    	; 0x4b38 <__vector_24+0x300>
    48c8:	89 c0       	rjmp	.+274    	; 0x49dc <__vector_24+0x1a4>
    48ca:	80 35       	cpi	r24, 0x50	; 80
    48cc:	91 05       	cpc	r25, r1
    48ce:	09 f4       	brne	.+2      	; 0x48d2 <__vector_24+0x9a>
    48d0:	89 c0       	rjmp	.+274    	; 0x49e4 <__vector_24+0x1ac>
    48d2:	88 35       	cpi	r24, 0x58	; 88
    48d4:	91 05       	cpc	r25, r1
    48d6:	09 f4       	brne	.+2      	; 0x48da <__vector_24+0xa2>
    48d8:	96 c0       	rjmp	.+300    	; 0x4a06 <__vector_24+0x1ce>
    48da:	88 34       	cpi	r24, 0x48	; 72
    48dc:	91 05       	cpc	r25, r1
    48de:	09 f0       	breq	.+2      	; 0x48e2 <__vector_24+0xaa>
    48e0:	2b c1       	rjmp	.+598    	; 0x4b38 <__vector_24+0x300>
    48e2:	ae c0       	rjmp	.+348    	; 0x4a40 <__vector_24+0x208>
    48e4:	88 39       	cpi	r24, 0x98	; 152
    48e6:	91 05       	cpc	r25, r1
    48e8:	09 f4       	brne	.+2      	; 0x48ec <__vector_24+0xb4>
    48ea:	13 c1       	rjmp	.+550    	; 0x4b12 <__vector_24+0x2da>
    48ec:	89 39       	cpi	r24, 0x99	; 153
    48ee:	91 05       	cpc	r25, r1
    48f0:	ec f4       	brge	.+58     	; 0x492c <__vector_24+0xf4>
    48f2:	88 37       	cpi	r24, 0x78	; 120
    48f4:	91 05       	cpc	r25, r1
    48f6:	09 f4       	brne	.+2      	; 0x48fa <__vector_24+0xc2>
    48f8:	ab c0       	rjmp	.+342    	; 0x4a50 <__vector_24+0x218>
    48fa:	89 37       	cpi	r24, 0x79	; 121
    48fc:	91 05       	cpc	r25, r1
    48fe:	4c f4       	brge	.+18     	; 0x4912 <__vector_24+0xda>
    4900:	88 36       	cpi	r24, 0x68	; 104
    4902:	91 05       	cpc	r25, r1
    4904:	09 f4       	brne	.+2      	; 0x4908 <__vector_24+0xd0>
    4906:	a4 c0       	rjmp	.+328    	; 0x4a50 <__vector_24+0x218>
    4908:	80 37       	cpi	r24, 0x70	; 112
    490a:	91 05       	cpc	r25, r1
    490c:	09 f0       	breq	.+2      	; 0x4910 <__vector_24+0xd8>
    490e:	14 c1       	rjmp	.+552    	; 0x4b38 <__vector_24+0x300>
    4910:	9f c0       	rjmp	.+318    	; 0x4a50 <__vector_24+0x218>
    4912:	88 38       	cpi	r24, 0x88	; 136
    4914:	91 05       	cpc	r25, r1
    4916:	09 f4       	brne	.+2      	; 0x491a <__vector_24+0xe2>
    4918:	fc c0       	rjmp	.+504    	; 0x4b12 <__vector_24+0x2da>
    491a:	80 39       	cpi	r24, 0x90	; 144
    491c:	91 05       	cpc	r25, r1
    491e:	09 f4       	brne	.+2      	; 0x4922 <__vector_24+0xea>
    4920:	9d c0       	rjmp	.+314    	; 0x4a5c <__vector_24+0x224>
    4922:	80 38       	cpi	r24, 0x80	; 128
    4924:	91 05       	cpc	r25, r1
    4926:	09 f0       	breq	.+2      	; 0x492a <__vector_24+0xf2>
    4928:	07 c1       	rjmp	.+526    	; 0x4b38 <__vector_24+0x300>
    492a:	98 c0       	rjmp	.+304    	; 0x4a5c <__vector_24+0x224>
    492c:	80 3b       	cpi	r24, 0xB0	; 176
    492e:	91 05       	cpc	r25, r1
    4930:	09 f4       	brne	.+2      	; 0x4934 <__vector_24+0xfc>
    4932:	c6 c0       	rjmp	.+396    	; 0x4ac0 <__vector_24+0x288>
    4934:	81 3b       	cpi	r24, 0xB1	; 177
    4936:	91 05       	cpc	r25, r1
    4938:	4c f4       	brge	.+18     	; 0x494c <__vector_24+0x114>
    493a:	80 3a       	cpi	r24, 0xA0	; 160
    493c:	91 05       	cpc	r25, r1
    493e:	09 f4       	brne	.+2      	; 0x4942 <__vector_24+0x10a>
    4940:	9f c0       	rjmp	.+318    	; 0x4a80 <__vector_24+0x248>
    4942:	88 3a       	cpi	r24, 0xA8	; 168
    4944:	91 05       	cpc	r25, r1
    4946:	09 f0       	breq	.+2      	; 0x494a <__vector_24+0x112>
    4948:	f7 c0       	rjmp	.+494    	; 0x4b38 <__vector_24+0x300>
    494a:	ba c0       	rjmp	.+372    	; 0x4ac0 <__vector_24+0x288>
    494c:	80 3c       	cpi	r24, 0xC0	; 192
    494e:	91 05       	cpc	r25, r1
    4950:	09 f4       	brne	.+2      	; 0x4954 <__vector_24+0x11c>
    4952:	e3 c0       	rjmp	.+454    	; 0x4b1a <__vector_24+0x2e2>
    4954:	88 3c       	cpi	r24, 0xC8	; 200
    4956:	91 05       	cpc	r25, r1
    4958:	09 f4       	brne	.+2      	; 0x495c <__vector_24+0x124>
    495a:	df c0       	rjmp	.+446    	; 0x4b1a <__vector_24+0x2e2>
    495c:	88 3b       	cpi	r24, 0xB8	; 184
    495e:	91 05       	cpc	r25, r1
    4960:	09 f0       	breq	.+2      	; 0x4964 <__vector_24+0x12c>
    4962:	ea c0       	rjmp	.+468    	; 0x4b38 <__vector_24+0x300>
    4964:	c2 c0       	rjmp	.+388    	; 0x4aea <__vector_24+0x2b2>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
    4966:	80 91 1f 02 	lds	r24, 0x021F
    496a:	80 93 bb 00 	sts	0x00BB, r24
    496e:	cf c0       	rjmp	.+414    	; 0x4b0e <__vector_24+0x2d6>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
    4970:	90 91 46 02 	lds	r25, 0x0246
    4974:	80 91 47 02 	lds	r24, 0x0247
    4978:	98 17       	cp	r25, r24
    497a:	68 f4       	brcc	.+26     	; 0x4996 <__vector_24+0x15e>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
    497c:	90 91 46 02 	lds	r25, 0x0246
    4980:	e9 2f       	mov	r30, r25
    4982:	f0 e0       	ldi	r31, 0x00	; 0
    4984:	ea 5d       	subi	r30, 0xDA	; 218
    4986:	fd 4f       	sbci	r31, 0xFD	; 253
    4988:	80 81       	ld	r24, Z
    498a:	80 93 bb 00 	sts	0x00BB, r24
    498e:	9f 5f       	subi	r25, 0xFF	; 255
    4990:	90 93 46 02 	sts	0x0246, r25
    4994:	bc c0       	rjmp	.+376    	; 0x4b0e <__vector_24+0x2d6>
        twi_reply(1);
      }else{
	if (twi_sendStop)
    4996:	80 91 20 02 	lds	r24, 0x0220
    499a:	88 23       	and	r24, r24
    499c:	09 f4       	brne	.+2      	; 0x49a0 <__vector_24+0x168>
    499e:	4b c0       	rjmp	.+150    	; 0x4a36 <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    49a0:	85 ed       	ldi	r24, 0xD5	; 213
    49a2:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    49a6:	80 91 bc 00 	lds	r24, 0x00BC
    49aa:	84 fd       	sbrc	r24, 4
    49ac:	fc cf       	rjmp	.-8      	; 0x49a6 <__vector_24+0x16e>
    49ae:	c2 c0       	rjmp	.+388    	; 0x4b34 <__vector_24+0x2fc>
	  twi_state = TWI_READY;
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
    49b0:	80 e2       	ldi	r24, 0x20	; 32
    49b2:	80 93 8b 02 	sts	0x028B, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    49b6:	85 ed       	ldi	r24, 0xD5	; 213
    49b8:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    49bc:	80 91 bc 00 	lds	r24, 0x00BC
    49c0:	84 fd       	sbrc	r24, 4
    49c2:	fc cf       	rjmp	.-8      	; 0x49bc <__vector_24+0x184>
    49c4:	b7 c0       	rjmp	.+366    	; 0x4b34 <__vector_24+0x2fc>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
    49c6:	80 e3       	ldi	r24, 0x30	; 48
    49c8:	80 93 8b 02 	sts	0x028B, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    49cc:	85 ed       	ldi	r24, 0xD5	; 213
    49ce:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    49d2:	80 91 bc 00 	lds	r24, 0x00BC
    49d6:	84 fd       	sbrc	r24, 4
    49d8:	fc cf       	rjmp	.-8      	; 0x49d2 <__vector_24+0x19a>
    49da:	ac c0       	rjmp	.+344    	; 0x4b34 <__vector_24+0x2fc>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
    49dc:	88 e3       	ldi	r24, 0x38	; 56
    49de:	80 93 8b 02 	sts	0x028B, r24
    49e2:	9b c0       	rjmp	.+310    	; 0x4b1a <__vector_24+0x2e2>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    49e4:	80 91 46 02 	lds	r24, 0x0246
    49e8:	90 91 bb 00 	lds	r25, 0x00BB
    49ec:	e8 2f       	mov	r30, r24
    49ee:	f0 e0       	ldi	r31, 0x00	; 0
    49f0:	ea 5d       	subi	r30, 0xDA	; 218
    49f2:	fd 4f       	sbci	r31, 0xFD	; 253
    49f4:	90 83       	st	Z, r25
    49f6:	8f 5f       	subi	r24, 0xFF	; 255
    49f8:	80 93 46 02 	sts	0x0246, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
    49fc:	90 91 46 02 	lds	r25, 0x0246
    4a00:	80 91 47 02 	lds	r24, 0x0247
    4a04:	82 c0       	rjmp	.+260    	; 0x4b0a <__vector_24+0x2d2>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    4a06:	80 91 46 02 	lds	r24, 0x0246
    4a0a:	90 91 bb 00 	lds	r25, 0x00BB
    4a0e:	e8 2f       	mov	r30, r24
    4a10:	f0 e0       	ldi	r31, 0x00	; 0
    4a12:	ea 5d       	subi	r30, 0xDA	; 218
    4a14:	fd 4f       	sbci	r31, 0xFD	; 253
    4a16:	90 83       	st	Z, r25
    4a18:	8f 5f       	subi	r24, 0xFF	; 255
    4a1a:	80 93 46 02 	sts	0x0246, r24
	if (twi_sendStop)
    4a1e:	80 91 20 02 	lds	r24, 0x0220
    4a22:	88 23       	and	r24, r24
    4a24:	41 f0       	breq	.+16     	; 0x4a36 <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4a26:	85 ed       	ldi	r24, 0xD5	; 213
    4a28:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4a2c:	80 91 bc 00 	lds	r24, 0x00BC
    4a30:	84 fd       	sbrc	r24, 4
    4a32:	fc cf       	rjmp	.-8      	; 0x4a2c <__vector_24+0x1f4>
    4a34:	7f c0       	rjmp	.+254    	; 0x4b34 <__vector_24+0x2fc>
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
	if (twi_sendStop)
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    4a36:	81 e0       	ldi	r24, 0x01	; 1
    4a38:	80 93 21 02 	sts	0x0221, r24
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    4a3c:	84 ea       	ldi	r24, 0xA4	; 164
    4a3e:	6e c0       	rjmp	.+220    	; 0x4b1c <__vector_24+0x2e4>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4a40:	85 ed       	ldi	r24, 0xD5	; 213
    4a42:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4a46:	80 91 bc 00 	lds	r24, 0x00BC
    4a4a:	84 fd       	sbrc	r24, 4
    4a4c:	fc cf       	rjmp	.-8      	; 0x4a46 <__vector_24+0x20e>
    4a4e:	72 c0       	rjmp	.+228    	; 0x4b34 <__vector_24+0x2fc>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
    4a50:	83 e0       	ldi	r24, 0x03	; 3
    4a52:	80 93 1e 02 	sts	0x021E, r24
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
    4a56:	10 92 8a 02 	sts	0x028A, r1
    4a5a:	59 c0       	rjmp	.+178    	; 0x4b0e <__vector_24+0x2d6>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    4a5c:	80 91 8a 02 	lds	r24, 0x028A
    4a60:	80 32       	cpi	r24, 0x20	; 32
    4a62:	08 f0       	brcs	.+2      	; 0x4a66 <__vector_24+0x22e>
    4a64:	56 c0       	rjmp	.+172    	; 0x4b12 <__vector_24+0x2da>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
    4a66:	80 91 8a 02 	lds	r24, 0x028A
    4a6a:	90 91 bb 00 	lds	r25, 0x00BB
    4a6e:	e8 2f       	mov	r30, r24
    4a70:	f0 e0       	ldi	r31, 0x00	; 0
    4a72:	e6 59       	subi	r30, 0x96	; 150
    4a74:	fd 4f       	sbci	r31, 0xFD	; 253
    4a76:	90 83       	st	Z, r25
    4a78:	8f 5f       	subi	r24, 0xFF	; 255
    4a7a:	80 93 8a 02 	sts	0x028A, r24
    4a7e:	47 c0       	rjmp	.+142    	; 0x4b0e <__vector_24+0x2d6>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    4a80:	80 91 8a 02 	lds	r24, 0x028A
    4a84:	80 32       	cpi	r24, 0x20	; 32
    4a86:	30 f4       	brcc	.+12     	; 0x4a94 <__vector_24+0x25c>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
    4a88:	e0 91 8a 02 	lds	r30, 0x028A
    4a8c:	f0 e0       	ldi	r31, 0x00	; 0
    4a8e:	e6 59       	subi	r30, 0x96	; 150
    4a90:	fd 4f       	sbci	r31, 0xFD	; 253
    4a92:	10 82       	st	Z, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4a94:	85 ed       	ldi	r24, 0xD5	; 213
    4a96:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4a9a:	80 91 bc 00 	lds	r24, 0x00BC
    4a9e:	84 fd       	sbrc	r24, 4
    4aa0:	fc cf       	rjmp	.-8      	; 0x4a9a <__vector_24+0x262>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    4aa2:	10 92 1e 02 	sts	0x021E, r1
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
    4aa6:	60 91 8a 02 	lds	r22, 0x028A
    4aaa:	e0 91 24 02 	lds	r30, 0x0224
    4aae:	f0 91 25 02 	lds	r31, 0x0225
    4ab2:	8a e6       	ldi	r24, 0x6A	; 106
    4ab4:	92 e0       	ldi	r25, 0x02	; 2
    4ab6:	70 e0       	ldi	r23, 0x00	; 0
    4ab8:	09 95       	icall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
    4aba:	10 92 8a 02 	sts	0x028A, r1
    4abe:	2d c0       	rjmp	.+90     	; 0x4b1a <__vector_24+0x2e2>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
    4ac0:	84 e0       	ldi	r24, 0x04	; 4
    4ac2:	80 93 1e 02 	sts	0x021E, r24
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
    4ac6:	10 92 68 02 	sts	0x0268, r1
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
    4aca:	10 92 69 02 	sts	0x0269, r1
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
    4ace:	e0 91 22 02 	lds	r30, 0x0222
    4ad2:	f0 91 23 02 	lds	r31, 0x0223
    4ad6:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
    4ad8:	80 91 69 02 	lds	r24, 0x0269
    4adc:	88 23       	and	r24, r24
    4ade:	29 f4       	brne	.+10     	; 0x4aea <__vector_24+0x2b2>
        twi_txBufferLength = 1;
    4ae0:	81 e0       	ldi	r24, 0x01	; 1
    4ae2:	80 93 69 02 	sts	0x0269, r24
        twi_txBuffer[0] = 0x00;
    4ae6:	10 92 48 02 	sts	0x0248, r1
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
    4aea:	90 91 68 02 	lds	r25, 0x0268
    4aee:	e9 2f       	mov	r30, r25
    4af0:	f0 e0       	ldi	r31, 0x00	; 0
    4af2:	e8 5b       	subi	r30, 0xB8	; 184
    4af4:	fd 4f       	sbci	r31, 0xFD	; 253
    4af6:	80 81       	ld	r24, Z
    4af8:	80 93 bb 00 	sts	0x00BB, r24
    4afc:	9f 5f       	subi	r25, 0xFF	; 255
    4afe:	90 93 68 02 	sts	0x0268, r25
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
    4b02:	90 91 68 02 	lds	r25, 0x0268
    4b06:	80 91 69 02 	lds	r24, 0x0269
    4b0a:	98 17       	cp	r25, r24
    4b0c:	10 f4       	brcc	.+4      	; 0x4b12 <__vector_24+0x2da>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    4b0e:	85 ec       	ldi	r24, 0xC5	; 197
    4b10:	01 c0       	rjmp	.+2      	; 0x4b14 <__vector_24+0x2dc>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    4b12:	85 e8       	ldi	r24, 0x85	; 133
    4b14:	80 93 bc 00 	sts	0x00BC, r24
    4b18:	0f c0       	rjmp	.+30     	; 0x4b38 <__vector_24+0x300>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    4b1a:	85 ec       	ldi	r24, 0xC5	; 197
    4b1c:	80 93 bc 00 	sts	0x00BC, r24
    4b20:	09 c0       	rjmp	.+18     	; 0x4b34 <__vector_24+0x2fc>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
    4b22:	10 92 8b 02 	sts	0x028B, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4b26:	85 ed       	ldi	r24, 0xD5	; 213
    4b28:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4b2c:	80 91 bc 00 	lds	r24, 0x00BC
    4b30:	84 fd       	sbrc	r24, 4
    4b32:	fc cf       	rjmp	.-8      	; 0x4b2c <__vector_24+0x2f4>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    4b34:	10 92 1e 02 	sts	0x021E, r1
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
      twi_stop();
      break;
  }
}
    4b38:	ff 91       	pop	r31
    4b3a:	ef 91       	pop	r30
    4b3c:	bf 91       	pop	r27
    4b3e:	af 91       	pop	r26
    4b40:	9f 91       	pop	r25
    4b42:	8f 91       	pop	r24
    4b44:	7f 91       	pop	r23
    4b46:	6f 91       	pop	r22
    4b48:	5f 91       	pop	r21
    4b4a:	4f 91       	pop	r20
    4b4c:	3f 91       	pop	r19
    4b4e:	2f 91       	pop	r18
    4b50:	0f 90       	pop	r0
    4b52:	0f be       	out	0x3f, r0	; 63
    4b54:	0f 90       	pop	r0
    4b56:	1f 90       	pop	r1
    4b58:	18 95       	reti

00004b5a <twi_init>:
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
    4b5a:	10 92 1e 02 	sts	0x021E, r1
  twi_sendStop = true;		// default value
    4b5e:	81 e0       	ldi	r24, 0x01	; 1
    4b60:	80 93 20 02 	sts	0x0220, r24
  twi_inRepStart = false;
    4b64:	10 92 21 02 	sts	0x0221, r1
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
    4b68:	82 e1       	ldi	r24, 0x12	; 18
    4b6a:	61 e0       	ldi	r22, 0x01	; 1
    4b6c:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <digitalWrite>
  digitalWrite(SCL, 1);
    4b70:	83 e1       	ldi	r24, 0x13	; 19
    4b72:	61 e0       	ldi	r22, 0x01	; 1
    4b74:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
    4b78:	e9 eb       	ldi	r30, 0xB9	; 185
    4b7a:	f0 e0       	ldi	r31, 0x00	; 0
    4b7c:	80 81       	ld	r24, Z
    4b7e:	8e 7f       	andi	r24, 0xFE	; 254
    4b80:	80 83       	st	Z, r24
  cbi(TWSR, TWPS1);
    4b82:	80 81       	ld	r24, Z
    4b84:	8d 7f       	andi	r24, 0xFD	; 253
    4b86:	80 83       	st	Z, r24
  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
    4b88:	8d ef       	ldi	r24, 0xFD	; 253
    4b8a:	80 93 b8 00 	sts	0x00B8, r24
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
    4b8e:	85 e4       	ldi	r24, 0x45	; 69
    4b90:	80 93 bc 00 	sts	0x00BC, r24
}
    4b94:	08 95       	ret

00004b96 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    4b96:	cf 93       	push	r28
    4b98:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    4b9a:	48 2f       	mov	r20, r24
    4b9c:	50 e0       	ldi	r21, 0x00	; 0
    4b9e:	ca 01       	movw	r24, r20
    4ba0:	85 5c       	subi	r24, 0xC5	; 197
    4ba2:	99 4f       	sbci	r25, 0xF9	; 249
    4ba4:	fc 01       	movw	r30, r24
    4ba6:	34 91       	lpm	r19, Z+
	uint8_t port = digitalPinToPort(pin);
    4ba8:	49 5d       	subi	r20, 0xD9	; 217
    4baa:	59 4f       	sbci	r21, 0xF9	; 249
    4bac:	fa 01       	movw	r30, r20
    4bae:	84 91       	lpm	r24, Z+
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    4bb0:	88 23       	and	r24, r24
    4bb2:	69 f1       	breq	.+90     	; 0x4c0e <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    4bb4:	90 e0       	ldi	r25, 0x00	; 0
    4bb6:	88 0f       	add	r24, r24
    4bb8:	99 1f       	adc	r25, r25
    4bba:	fc 01       	movw	r30, r24
    4bbc:	e7 5f       	subi	r30, 0xF7	; 247
    4bbe:	f9 4f       	sbci	r31, 0xF9	; 249
    4bc0:	a5 91       	lpm	r26, Z+
    4bc2:	b4 91       	lpm	r27, Z+
	out = portOutputRegister(port);
    4bc4:	fc 01       	movw	r30, r24
    4bc6:	ed 5e       	subi	r30, 0xED	; 237
    4bc8:	f9 4f       	sbci	r31, 0xF9	; 249
    4bca:	c5 91       	lpm	r28, Z+
    4bcc:	d4 91       	lpm	r29, Z+

	if (mode == INPUT) { 
    4bce:	66 23       	and	r22, r22
    4bd0:	51 f4       	brne	.+20     	; 0x4be6 <pinMode+0x50>
		uint8_t oldSREG = SREG;
    4bd2:	2f b7       	in	r18, 0x3f	; 63
                cli();
    4bd4:	f8 94       	cli
		*reg &= ~bit;
    4bd6:	8c 91       	ld	r24, X
    4bd8:	93 2f       	mov	r25, r19
    4bda:	90 95       	com	r25
    4bdc:	89 23       	and	r24, r25
    4bde:	8c 93       	st	X, r24
		*out &= ~bit;
    4be0:	88 81       	ld	r24, Y
    4be2:	89 23       	and	r24, r25
    4be4:	0b c0       	rjmp	.+22     	; 0x4bfc <pinMode+0x66>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    4be6:	62 30       	cpi	r22, 0x02	; 2
    4be8:	61 f4       	brne	.+24     	; 0x4c02 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    4bea:	2f b7       	in	r18, 0x3f	; 63
                cli();
    4bec:	f8 94       	cli
		*reg &= ~bit;
    4bee:	8c 91       	ld	r24, X
    4bf0:	93 2f       	mov	r25, r19
    4bf2:	90 95       	com	r25
    4bf4:	89 23       	and	r24, r25
    4bf6:	8c 93       	st	X, r24
		*out |= bit;
    4bf8:	88 81       	ld	r24, Y
    4bfa:	83 2b       	or	r24, r19
    4bfc:	88 83       	st	Y, r24
		SREG = oldSREG;
    4bfe:	2f bf       	out	0x3f, r18	; 63
    4c00:	06 c0       	rjmp	.+12     	; 0x4c0e <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    4c02:	9f b7       	in	r25, 0x3f	; 63
                cli();
    4c04:	f8 94       	cli
		*reg |= bit;
    4c06:	8c 91       	ld	r24, X
    4c08:	83 2b       	or	r24, r19
    4c0a:	8c 93       	st	X, r24
		SREG = oldSREG;
    4c0c:	9f bf       	out	0x3f, r25	; 63
	}
}
    4c0e:	df 91       	pop	r29
    4c10:	cf 91       	pop	r28
    4c12:	08 95       	ret

00004c14 <digitalWrite>:
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
	uint8_t timer = digitalPinToTimer(pin);
    4c14:	48 2f       	mov	r20, r24
    4c16:	50 e0       	ldi	r21, 0x00	; 0
    4c18:	ca 01       	movw	r24, r20
    4c1a:	81 5b       	subi	r24, 0xB1	; 177
    4c1c:	99 4f       	sbci	r25, 0xF9	; 249
    4c1e:	fc 01       	movw	r30, r24
    4c20:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    4c22:	ca 01       	movw	r24, r20
    4c24:	85 5c       	subi	r24, 0xC5	; 197
    4c26:	99 4f       	sbci	r25, 0xF9	; 249
    4c28:	fc 01       	movw	r30, r24
    4c2a:	94 91       	lpm	r25, Z+
	uint8_t port = digitalPinToPort(pin);
    4c2c:	49 5d       	subi	r20, 0xD9	; 217
    4c2e:	59 4f       	sbci	r21, 0xF9	; 249
    4c30:	fa 01       	movw	r30, r20
    4c32:	34 91       	lpm	r19, Z+
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    4c34:	33 23       	and	r19, r19
    4c36:	09 f4       	brne	.+2      	; 0x4c3a <digitalWrite+0x26>
    4c38:	40 c0       	rjmp	.+128    	; 0x4cba <digitalWrite+0xa6>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    4c3a:	22 23       	and	r18, r18
    4c3c:	51 f1       	breq	.+84     	; 0x4c92 <digitalWrite+0x7e>
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    4c3e:	23 30       	cpi	r18, 0x03	; 3
    4c40:	71 f0       	breq	.+28     	; 0x4c5e <digitalWrite+0x4a>
    4c42:	24 30       	cpi	r18, 0x04	; 4
    4c44:	28 f4       	brcc	.+10     	; 0x4c50 <digitalWrite+0x3c>
    4c46:	21 30       	cpi	r18, 0x01	; 1
    4c48:	a1 f0       	breq	.+40     	; 0x4c72 <digitalWrite+0x5e>
    4c4a:	22 30       	cpi	r18, 0x02	; 2
    4c4c:	11 f5       	brne	.+68     	; 0x4c92 <digitalWrite+0x7e>
    4c4e:	14 c0       	rjmp	.+40     	; 0x4c78 <digitalWrite+0x64>
    4c50:	26 30       	cpi	r18, 0x06	; 6
    4c52:	b1 f0       	breq	.+44     	; 0x4c80 <digitalWrite+0x6c>
    4c54:	27 30       	cpi	r18, 0x07	; 7
    4c56:	c1 f0       	breq	.+48     	; 0x4c88 <digitalWrite+0x74>
    4c58:	24 30       	cpi	r18, 0x04	; 4
    4c5a:	d9 f4       	brne	.+54     	; 0x4c92 <digitalWrite+0x7e>
    4c5c:	04 c0       	rjmp	.+8      	; 0x4c66 <digitalWrite+0x52>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    4c5e:	80 91 80 00 	lds	r24, 0x0080
    4c62:	8f 77       	andi	r24, 0x7F	; 127
    4c64:	03 c0       	rjmp	.+6      	; 0x4c6c <digitalWrite+0x58>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    4c66:	80 91 80 00 	lds	r24, 0x0080
    4c6a:	8f 7d       	andi	r24, 0xDF	; 223
    4c6c:	80 93 80 00 	sts	0x0080, r24
    4c70:	10 c0       	rjmp	.+32     	; 0x4c92 <digitalWrite+0x7e>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    4c72:	84 b5       	in	r24, 0x24	; 36
    4c74:	8f 77       	andi	r24, 0x7F	; 127
    4c76:	02 c0       	rjmp	.+4      	; 0x4c7c <digitalWrite+0x68>
		#endif
		
		#if defined(TIMER0B) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    4c78:	84 b5       	in	r24, 0x24	; 36
    4c7a:	8f 7d       	andi	r24, 0xDF	; 223
    4c7c:	84 bd       	out	0x24, r24	; 36
    4c7e:	09 c0       	rjmp	.+18     	; 0x4c92 <digitalWrite+0x7e>
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    4c80:	80 91 b0 00 	lds	r24, 0x00B0
    4c84:	8f 77       	andi	r24, 0x7F	; 127
    4c86:	03 c0       	rjmp	.+6      	; 0x4c8e <digitalWrite+0x7a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    4c88:	80 91 b0 00 	lds	r24, 0x00B0
    4c8c:	8f 7d       	andi	r24, 0xDF	; 223
    4c8e:	80 93 b0 00 	sts	0x00B0, r24

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	out = portOutputRegister(port);
    4c92:	e3 2f       	mov	r30, r19
    4c94:	f0 e0       	ldi	r31, 0x00	; 0
    4c96:	ee 0f       	add	r30, r30
    4c98:	ff 1f       	adc	r31, r31
    4c9a:	ed 5e       	subi	r30, 0xED	; 237
    4c9c:	f9 4f       	sbci	r31, 0xF9	; 249
    4c9e:	a5 91       	lpm	r26, Z+
    4ca0:	b4 91       	lpm	r27, Z+

	uint8_t oldSREG = SREG;
    4ca2:	2f b7       	in	r18, 0x3f	; 63
	cli();
    4ca4:	f8 94       	cli

	if (val == LOW) {
    4ca6:	66 23       	and	r22, r22
    4ca8:	21 f4       	brne	.+8      	; 0x4cb2 <digitalWrite+0x9e>
		*out &= ~bit;
    4caa:	8c 91       	ld	r24, X
    4cac:	90 95       	com	r25
    4cae:	89 23       	and	r24, r25
    4cb0:	02 c0       	rjmp	.+4      	; 0x4cb6 <digitalWrite+0xa2>
	} else {
		*out |= bit;
    4cb2:	8c 91       	ld	r24, X
    4cb4:	89 2b       	or	r24, r25
    4cb6:	8c 93       	st	X, r24
	}

	SREG = oldSREG;
    4cb8:	2f bf       	out	0x3f, r18	; 63
    4cba:	08 95       	ret

00004cbc <serialEvent()>:
#if !defined(USART_RX_vect) && !defined(USART0_RX_vect) && \
    !defined(USART_RXC_vect)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
    4cbc:	08 95       	ret

00004cbe <__vector_18>:
  #define serialEvent_implemented
#if defined(USART_RX_vect)
  ISR(USART_RX_vect)
    4cbe:	1f 92       	push	r1
    4cc0:	0f 92       	push	r0
    4cc2:	0f b6       	in	r0, 0x3f	; 63
    4cc4:	0f 92       	push	r0
    4cc6:	11 24       	eor	r1, r1
    4cc8:	2f 93       	push	r18
    4cca:	3f 93       	push	r19
    4ccc:	4f 93       	push	r20
    4cce:	8f 93       	push	r24
    4cd0:	9f 93       	push	r25
    4cd2:	ef 93       	push	r30
    4cd4:	ff 93       	push	r31
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#endif
  {
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
    4cd6:	80 91 c0 00 	lds	r24, 0x00C0
    4cda:	82 fd       	sbrc	r24, 2
    4cdc:	1d c0       	rjmp	.+58     	; 0x4d18 <__vector_18+0x5a>
      unsigned char c = UDR0;
    4cde:	40 91 c6 00 	lds	r20, 0x00C6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    4ce2:	20 91 cc 02 	lds	r18, 0x02CC
    4ce6:	30 91 cd 02 	lds	r19, 0x02CD

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    4cea:	2f 5f       	subi	r18, 0xFF	; 255
    4cec:	3f 4f       	sbci	r19, 0xFF	; 255
    4cee:	2f 73       	andi	r18, 0x3F	; 63
    4cf0:	30 70       	andi	r19, 0x00	; 0
    4cf2:	80 91 ce 02 	lds	r24, 0x02CE
    4cf6:	90 91 cf 02 	lds	r25, 0x02CF
    4cfa:	28 17       	cp	r18, r24
    4cfc:	39 07       	cpc	r19, r25
    4cfe:	71 f0       	breq	.+28     	; 0x4d1c <__vector_18+0x5e>
    buffer->buffer[buffer->head] = c;
    4d00:	e0 91 cc 02 	lds	r30, 0x02CC
    4d04:	f0 91 cd 02 	lds	r31, 0x02CD
    4d08:	e4 57       	subi	r30, 0x74	; 116
    4d0a:	fd 4f       	sbci	r31, 0xFD	; 253
    4d0c:	40 83       	st	Z, r20
    buffer->head = i;
    4d0e:	30 93 cd 02 	sts	0x02CD, r19
    4d12:	20 93 cc 02 	sts	0x02CC, r18
    4d16:	02 c0       	rjmp	.+4      	; 0x4d1c <__vector_18+0x5e>
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
      unsigned char c = UDR0;
      store_char(c, &rx_buffer);
    } else {
      unsigned char c = UDR0;
    4d18:	80 91 c6 00 	lds	r24, 0x00C6
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
    4d1c:	ff 91       	pop	r31
    4d1e:	ef 91       	pop	r30
    4d20:	9f 91       	pop	r25
    4d22:	8f 91       	pop	r24
    4d24:	4f 91       	pop	r20
    4d26:	3f 91       	pop	r19
    4d28:	2f 91       	pop	r18
    4d2a:	0f 90       	pop	r0
    4d2c:	0f be       	out	0x3f, r0	; 63
    4d2e:	0f 90       	pop	r0
    4d30:	1f 90       	pop	r1
    4d32:	18 95       	reti

00004d34 <serialEventRun()>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    4d34:	e0 91 20 03 	lds	r30, 0x0320
    4d38:	f0 91 21 03 	lds	r31, 0x0321
    4d3c:	e0 5c       	subi	r30, 0xC0	; 192
    4d3e:	ff 4f       	sbci	r31, 0xFF	; 255
    4d40:	81 91       	ld	r24, Z+
    4d42:	91 91       	ld	r25, Z+
    4d44:	20 81       	ld	r18, Z
    4d46:	31 81       	ldd	r19, Z+1	; 0x01
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
    4d48:	82 1b       	sub	r24, r18
    4d4a:	93 0b       	sbc	r25, r19
    4d4c:	8f 73       	andi	r24, 0x3F	; 63
    4d4e:	90 70       	andi	r25, 0x00	; 0
    4d50:	89 2b       	or	r24, r25
    4d52:	11 f0       	breq	.+4      	; 0x4d58 <serialEventRun()+0x24>
    4d54:	0e 94 5e 26 	call	0x4cbc	; 0x4cbc <serialEvent()>
    4d58:	08 95       	ret

00004d5a <__vector_19>:
#elif defined(UART_UDRE_vect)
ISR(UART_UDRE_vect)
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
    4d5a:	1f 92       	push	r1
    4d5c:	0f 92       	push	r0
    4d5e:	0f b6       	in	r0, 0x3f	; 63
    4d60:	0f 92       	push	r0
    4d62:	11 24       	eor	r1, r1
    4d64:	2f 93       	push	r18
    4d66:	3f 93       	push	r19
    4d68:	8f 93       	push	r24
    4d6a:	9f 93       	push	r25
    4d6c:	ef 93       	push	r30
    4d6e:	ff 93       	push	r31
#endif
{
  if (tx_buffer.head == tx_buffer.tail) {
    4d70:	20 91 10 03 	lds	r18, 0x0310
    4d74:	30 91 11 03 	lds	r19, 0x0311
    4d78:	80 91 12 03 	lds	r24, 0x0312
    4d7c:	90 91 13 03 	lds	r25, 0x0313
    4d80:	28 17       	cp	r18, r24
    4d82:	39 07       	cpc	r19, r25
    4d84:	31 f4       	brne	.+12     	; 0x4d92 <__vector_19+0x38>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
    4d86:	80 91 c1 00 	lds	r24, 0x00C1
    4d8a:	8f 7d       	andi	r24, 0xDF	; 223
    4d8c:	80 93 c1 00 	sts	0x00C1, r24
    4d90:	14 c0       	rjmp	.+40     	; 0x4dba <__vector_19+0x60>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
    4d92:	e0 91 12 03 	lds	r30, 0x0312
    4d96:	f0 91 13 03 	lds	r31, 0x0313
    4d9a:	e0 53       	subi	r30, 0x30	; 48
    4d9c:	fd 4f       	sbci	r31, 0xFD	; 253
    4d9e:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
    4da0:	80 91 12 03 	lds	r24, 0x0312
    4da4:	90 91 13 03 	lds	r25, 0x0313
    4da8:	01 96       	adiw	r24, 0x01	; 1
    4daa:	8f 73       	andi	r24, 0x3F	; 63
    4dac:	90 70       	andi	r25, 0x00	; 0
    4dae:	90 93 13 03 	sts	0x0313, r25
    4db2:	80 93 12 03 	sts	0x0312, r24
	
  #if defined(UDR0)
    UDR0 = c;
    4db6:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
    4dba:	ff 91       	pop	r31
    4dbc:	ef 91       	pop	r30
    4dbe:	9f 91       	pop	r25
    4dc0:	8f 91       	pop	r24
    4dc2:	3f 91       	pop	r19
    4dc4:	2f 91       	pop	r18
    4dc6:	0f 90       	pop	r0
    4dc8:	0f be       	out	0x3f, r0	; 63
    4dca:	0f 90       	pop	r0
    4dcc:	1f 90       	pop	r1
    4dce:	18 95       	reti

00004dd0 <HardwareSerial::begin(unsigned long)>:
  _u2x = u2x;
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud)
    4dd0:	af 92       	push	r10
    4dd2:	bf 92       	push	r11
    4dd4:	df 92       	push	r13
    4dd6:	ef 92       	push	r14
    4dd8:	ff 92       	push	r15
    4dda:	0f 93       	push	r16
    4ddc:	1f 93       	push	r17
    4dde:	cf 93       	push	r28
    4de0:	df 93       	push	r29
    4de2:	ec 01       	movw	r28, r24
    4de4:	7a 01       	movw	r14, r20
    4de6:	8b 01       	movw	r16, r22
    4de8:	dd 24       	eor	r13, r13
    4dea:	d3 94       	inc	r13
#endif

try_again:
  
  if (use_u2x) {
    *_ucsra = 1 << _u2x;
    4dec:	91 e0       	ldi	r25, 0x01	; 1
    4dee:	a9 2e       	mov	r10, r25
    4df0:	b1 2c       	mov	r11, r1
    4df2:	ec 89       	ldd	r30, Y+20	; 0x14
    4df4:	fd 89       	ldd	r31, Y+21	; 0x15
  }
#endif

try_again:
  
  if (use_u2x) {
    4df6:	dd 20       	and	r13, r13
    4df8:	69 f0       	breq	.+26     	; 0x4e14 <HardwareSerial::begin(unsigned long)+0x44>
    *_ucsra = 1 << _u2x;
    4dfa:	c5 01       	movw	r24, r10
    4dfc:	08 a0       	ldd	r0, Y+32	; 0x20
    4dfe:	02 c0       	rjmp	.+4      	; 0x4e04 <HardwareSerial::begin(unsigned long)+0x34>
    4e00:	88 0f       	add	r24, r24
    4e02:	99 1f       	adc	r25, r25
    4e04:	0a 94       	dec	r0
    4e06:	e2 f7       	brpl	.-8      	; 0x4e00 <HardwareSerial::begin(unsigned long)+0x30>
    4e08:	80 83       	st	Z, r24
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
    4e0a:	60 e9       	ldi	r22, 0x90	; 144
    4e0c:	70 ed       	ldi	r23, 0xD0	; 208
    4e0e:	83 e0       	ldi	r24, 0x03	; 3
    4e10:	90 e0       	ldi	r25, 0x00	; 0
    4e12:	05 c0       	rjmp	.+10     	; 0x4e1e <HardwareSerial::begin(unsigned long)+0x4e>
  } else {
    *_ucsra = 0;
    4e14:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    4e16:	68 e4       	ldi	r22, 0x48	; 72
    4e18:	78 ee       	ldi	r23, 0xE8	; 232
    4e1a:	81 e0       	ldi	r24, 0x01	; 1
    4e1c:	90 e0       	ldi	r25, 0x00	; 0
    4e1e:	a8 01       	movw	r20, r16
    4e20:	97 01       	movw	r18, r14
    4e22:	0e 94 36 2c 	call	0x586c	; 0x586c <__udivmodsi4>
    4e26:	21 50       	subi	r18, 0x01	; 1
    4e28:	30 40       	sbci	r19, 0x00	; 0
    4e2a:	40 40       	sbci	r20, 0x00	; 0
    4e2c:	50 40       	sbci	r21, 0x00	; 0
    4e2e:	56 95       	lsr	r21
    4e30:	47 95       	ror	r20
    4e32:	37 95       	ror	r19
    4e34:	27 95       	ror	r18
  }
  
  if ((baud_setting > 4095) && use_u2x)
    4e36:	80 e1       	ldi	r24, 0x10	; 16
    4e38:	20 30       	cpi	r18, 0x00	; 0
    4e3a:	38 07       	cpc	r19, r24
    4e3c:	20 f0       	brcs	.+8      	; 0x4e46 <HardwareSerial::begin(unsigned long)+0x76>
    4e3e:	dd 20       	and	r13, r13
    4e40:	11 f0       	breq	.+4      	; 0x4e46 <HardwareSerial::begin(unsigned long)+0x76>
    4e42:	dd 24       	eor	r13, r13
    4e44:	d6 cf       	rjmp	.-84     	; 0x4df2 <HardwareSerial::begin(unsigned long)+0x22>
    use_u2x = false;
    goto try_again;
  }

  // assign the baud_setting, a.k.a. ubbr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    4e46:	e8 89       	ldd	r30, Y+16	; 0x10
    4e48:	f9 89       	ldd	r31, Y+17	; 0x11
    4e4a:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    4e4c:	ea 89       	ldd	r30, Y+18	; 0x12
    4e4e:	fb 89       	ldd	r31, Y+19	; 0x13
    4e50:	20 83       	st	Z, r18

  transmitting = false;
    4e52:	19 a2       	std	Y+33, r1	; 0x21

  sbi(*_ucsrb, _rxen);
    4e54:	ee 89       	ldd	r30, Y+22	; 0x16
    4e56:	ff 89       	ldd	r31, Y+23	; 0x17
    4e58:	40 81       	ld	r20, Z
    4e5a:	21 e0       	ldi	r18, 0x01	; 1
    4e5c:	30 e0       	ldi	r19, 0x00	; 0
    4e5e:	c9 01       	movw	r24, r18
    4e60:	0c 8c       	ldd	r0, Y+28	; 0x1c
    4e62:	02 c0       	rjmp	.+4      	; 0x4e68 <HardwareSerial::begin(unsigned long)+0x98>
    4e64:	88 0f       	add	r24, r24
    4e66:	99 1f       	adc	r25, r25
    4e68:	0a 94       	dec	r0
    4e6a:	e2 f7       	brpl	.-8      	; 0x4e64 <HardwareSerial::begin(unsigned long)+0x94>
    4e6c:	48 2b       	or	r20, r24
    4e6e:	40 83       	st	Z, r20
  sbi(*_ucsrb, _txen);
    4e70:	ee 89       	ldd	r30, Y+22	; 0x16
    4e72:	ff 89       	ldd	r31, Y+23	; 0x17
    4e74:	40 81       	ld	r20, Z
    4e76:	c9 01       	movw	r24, r18
    4e78:	0d 8c       	ldd	r0, Y+29	; 0x1d
    4e7a:	02 c0       	rjmp	.+4      	; 0x4e80 <HardwareSerial::begin(unsigned long)+0xb0>
    4e7c:	88 0f       	add	r24, r24
    4e7e:	99 1f       	adc	r25, r25
    4e80:	0a 94       	dec	r0
    4e82:	e2 f7       	brpl	.-8      	; 0x4e7c <HardwareSerial::begin(unsigned long)+0xac>
    4e84:	48 2b       	or	r20, r24
    4e86:	40 83       	st	Z, r20
  sbi(*_ucsrb, _rxcie);
    4e88:	ee 89       	ldd	r30, Y+22	; 0x16
    4e8a:	ff 89       	ldd	r31, Y+23	; 0x17
    4e8c:	40 81       	ld	r20, Z
    4e8e:	c9 01       	movw	r24, r18
    4e90:	0e 8c       	ldd	r0, Y+30	; 0x1e
    4e92:	02 c0       	rjmp	.+4      	; 0x4e98 <HardwareSerial::begin(unsigned long)+0xc8>
    4e94:	88 0f       	add	r24, r24
    4e96:	99 1f       	adc	r25, r25
    4e98:	0a 94       	dec	r0
    4e9a:	e2 f7       	brpl	.-8      	; 0x4e94 <HardwareSerial::begin(unsigned long)+0xc4>
    4e9c:	48 2b       	or	r20, r24
    4e9e:	40 83       	st	Z, r20
  cbi(*_ucsrb, _udrie);
    4ea0:	ee 89       	ldd	r30, Y+22	; 0x16
    4ea2:	ff 89       	ldd	r31, Y+23	; 0x17
    4ea4:	80 81       	ld	r24, Z
    4ea6:	0f 8c       	ldd	r0, Y+31	; 0x1f
    4ea8:	02 c0       	rjmp	.+4      	; 0x4eae <HardwareSerial::begin(unsigned long)+0xde>
    4eaa:	22 0f       	add	r18, r18
    4eac:	33 1f       	adc	r19, r19
    4eae:	0a 94       	dec	r0
    4eb0:	e2 f7       	brpl	.-8      	; 0x4eaa <HardwareSerial::begin(unsigned long)+0xda>
    4eb2:	20 95       	com	r18
    4eb4:	28 23       	and	r18, r24
    4eb6:	20 83       	st	Z, r18
}
    4eb8:	df 91       	pop	r29
    4eba:	cf 91       	pop	r28
    4ebc:	1f 91       	pop	r17
    4ebe:	0f 91       	pop	r16
    4ec0:	ff 90       	pop	r15
    4ec2:	ef 90       	pop	r14
    4ec4:	df 90       	pop	r13
    4ec6:	bf 90       	pop	r11
    4ec8:	af 90       	pop	r10
    4eca:	08 95       	ret

00004ecc <HardwareSerial::end()>:
  sbi(*_ucsrb, _txen);
  sbi(*_ucsrb, _rxcie);
  cbi(*_ucsrb, _udrie);
}

void HardwareSerial::end()
    4ecc:	cf 93       	push	r28
    4ece:	df 93       	push	r29
    4ed0:	dc 01       	movw	r26, r24
{
  // wait for transmission of outgoing data
  while (_tx_buffer->head != _tx_buffer->tail)
    4ed2:	1e 96       	adiw	r26, 0x0e	; 14
    4ed4:	8d 91       	ld	r24, X+
    4ed6:	9c 91       	ld	r25, X
    4ed8:	1f 97       	sbiw	r26, 0x0f	; 15
    4eda:	ec 01       	movw	r28, r24
    4edc:	c0 5c       	subi	r28, 0xC0	; 192
    4ede:	df 4f       	sbci	r29, 0xFF	; 255
    4ee0:	fc 01       	movw	r30, r24
    4ee2:	ee 5b       	subi	r30, 0xBE	; 190
    4ee4:	ff 4f       	sbci	r31, 0xFF	; 255
    4ee6:	28 81       	ld	r18, Y
    4ee8:	39 81       	ldd	r19, Y+1	; 0x01
    4eea:	80 81       	ld	r24, Z
    4eec:	91 81       	ldd	r25, Z+1	; 0x01
    4eee:	28 17       	cp	r18, r24
    4ef0:	39 07       	cpc	r19, r25
    4ef2:	c9 f7       	brne	.-14     	; 0x4ee6 <HardwareSerial::end()+0x1a>
    ;

  cbi(*_ucsrb, _rxen);
    4ef4:	56 96       	adiw	r26, 0x16	; 22
    4ef6:	ed 91       	ld	r30, X+
    4ef8:	fc 91       	ld	r31, X
    4efa:	57 97       	sbiw	r26, 0x17	; 23
    4efc:	40 81       	ld	r20, Z
    4efe:	21 e0       	ldi	r18, 0x01	; 1
    4f00:	30 e0       	ldi	r19, 0x00	; 0
    4f02:	c9 01       	movw	r24, r18
    4f04:	5c 96       	adiw	r26, 0x1c	; 28
    4f06:	0c 90       	ld	r0, X
    4f08:	5c 97       	sbiw	r26, 0x1c	; 28
    4f0a:	02 c0       	rjmp	.+4      	; 0x4f10 <HardwareSerial::end()+0x44>
    4f0c:	88 0f       	add	r24, r24
    4f0e:	99 1f       	adc	r25, r25
    4f10:	0a 94       	dec	r0
    4f12:	e2 f7       	brpl	.-8      	; 0x4f0c <HardwareSerial::end()+0x40>
    4f14:	80 95       	com	r24
    4f16:	84 23       	and	r24, r20
    4f18:	80 83       	st	Z, r24
  cbi(*_ucsrb, _txen);
    4f1a:	56 96       	adiw	r26, 0x16	; 22
    4f1c:	ed 91       	ld	r30, X+
    4f1e:	fc 91       	ld	r31, X
    4f20:	57 97       	sbiw	r26, 0x17	; 23
    4f22:	40 81       	ld	r20, Z
    4f24:	c9 01       	movw	r24, r18
    4f26:	5d 96       	adiw	r26, 0x1d	; 29
    4f28:	0c 90       	ld	r0, X
    4f2a:	5d 97       	sbiw	r26, 0x1d	; 29
    4f2c:	02 c0       	rjmp	.+4      	; 0x4f32 <HardwareSerial::end()+0x66>
    4f2e:	88 0f       	add	r24, r24
    4f30:	99 1f       	adc	r25, r25
    4f32:	0a 94       	dec	r0
    4f34:	e2 f7       	brpl	.-8      	; 0x4f2e <HardwareSerial::end()+0x62>
    4f36:	80 95       	com	r24
    4f38:	84 23       	and	r24, r20
    4f3a:	80 83       	st	Z, r24
  cbi(*_ucsrb, _rxcie);  
    4f3c:	56 96       	adiw	r26, 0x16	; 22
    4f3e:	ed 91       	ld	r30, X+
    4f40:	fc 91       	ld	r31, X
    4f42:	57 97       	sbiw	r26, 0x17	; 23
    4f44:	40 81       	ld	r20, Z
    4f46:	c9 01       	movw	r24, r18
    4f48:	5e 96       	adiw	r26, 0x1e	; 30
    4f4a:	0c 90       	ld	r0, X
    4f4c:	5e 97       	sbiw	r26, 0x1e	; 30
    4f4e:	02 c0       	rjmp	.+4      	; 0x4f54 <HardwareSerial::end()+0x88>
    4f50:	88 0f       	add	r24, r24
    4f52:	99 1f       	adc	r25, r25
    4f54:	0a 94       	dec	r0
    4f56:	e2 f7       	brpl	.-8      	; 0x4f50 <HardwareSerial::end()+0x84>
    4f58:	80 95       	com	r24
    4f5a:	84 23       	and	r24, r20
    4f5c:	80 83       	st	Z, r24
  cbi(*_ucsrb, _udrie);
    4f5e:	56 96       	adiw	r26, 0x16	; 22
    4f60:	ed 91       	ld	r30, X+
    4f62:	fc 91       	ld	r31, X
    4f64:	57 97       	sbiw	r26, 0x17	; 23
    4f66:	80 81       	ld	r24, Z
    4f68:	5f 96       	adiw	r26, 0x1f	; 31
    4f6a:	0c 90       	ld	r0, X
    4f6c:	5f 97       	sbiw	r26, 0x1f	; 31
    4f6e:	02 c0       	rjmp	.+4      	; 0x4f74 <HardwareSerial::end()+0xa8>
    4f70:	22 0f       	add	r18, r18
    4f72:	33 1f       	adc	r19, r19
    4f74:	0a 94       	dec	r0
    4f76:	e2 f7       	brpl	.-8      	; 0x4f70 <HardwareSerial::end()+0xa4>
    4f78:	20 95       	com	r18
    4f7a:	28 23       	and	r18, r24
    4f7c:	20 83       	st	Z, r18
  
  // clear any received data
  _rx_buffer->head = _rx_buffer->tail;
    4f7e:	1c 96       	adiw	r26, 0x0c	; 12
    4f80:	ed 91       	ld	r30, X+
    4f82:	fc 91       	ld	r31, X
    4f84:	1d 97       	sbiw	r26, 0x0d	; 13
    4f86:	ee 5b       	subi	r30, 0xBE	; 190
    4f88:	ff 4f       	sbci	r31, 0xFF	; 255
    4f8a:	80 81       	ld	r24, Z
    4f8c:	91 81       	ldd	r25, Z+1	; 0x01
    4f8e:	92 93       	st	-Z, r25
    4f90:	82 93       	st	-Z, r24
}
    4f92:	df 91       	pop	r29
    4f94:	cf 91       	pop	r28
    4f96:	08 95       	ret

00004f98 <HardwareSerial::available()>:

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    4f98:	dc 01       	movw	r26, r24
    4f9a:	1c 96       	adiw	r26, 0x0c	; 12
    4f9c:	ed 91       	ld	r30, X+
    4f9e:	fc 91       	ld	r31, X
    4fa0:	1d 97       	sbiw	r26, 0x0d	; 13
    4fa2:	e0 5c       	subi	r30, 0xC0	; 192
    4fa4:	ff 4f       	sbci	r31, 0xFF	; 255
    4fa6:	21 91       	ld	r18, Z+
    4fa8:	31 91       	ld	r19, Z+
    4faa:	80 81       	ld	r24, Z
    4fac:	91 81       	ldd	r25, Z+1	; 0x01
    4fae:	28 1b       	sub	r18, r24
    4fb0:	39 0b       	sbc	r19, r25
    4fb2:	2f 73       	andi	r18, 0x3F	; 63
    4fb4:	30 70       	andi	r19, 0x00	; 0
}
    4fb6:	c9 01       	movw	r24, r18
    4fb8:	08 95       	ret

00004fba <HardwareSerial::peek()>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
    4fba:	dc 01       	movw	r26, r24
    4fbc:	1c 96       	adiw	r26, 0x0c	; 12
    4fbe:	ed 91       	ld	r30, X+
    4fc0:	fc 91       	ld	r31, X
    4fc2:	1d 97       	sbiw	r26, 0x0d	; 13
    4fc4:	e0 5c       	subi	r30, 0xC0	; 192
    4fc6:	ff 4f       	sbci	r31, 0xFF	; 255
    4fc8:	20 81       	ld	r18, Z
    4fca:	31 81       	ldd	r19, Z+1	; 0x01
    4fcc:	e0 54       	subi	r30, 0x40	; 64
    4fce:	f0 40       	sbci	r31, 0x00	; 0
    4fd0:	df 01       	movw	r26, r30
    4fd2:	ae 5b       	subi	r26, 0xBE	; 190
    4fd4:	bf 4f       	sbci	r27, 0xFF	; 255
    4fd6:	8d 91       	ld	r24, X+
    4fd8:	9c 91       	ld	r25, X
    4fda:	11 97       	sbiw	r26, 0x01	; 1
    4fdc:	28 17       	cp	r18, r24
    4fde:	39 07       	cpc	r19, r25
    4fe0:	19 f4       	brne	.+6      	; 0x4fe8 <HardwareSerial::peek()+0x2e>
    4fe2:	2f ef       	ldi	r18, 0xFF	; 255
    4fe4:	3f ef       	ldi	r19, 0xFF	; 255
    4fe6:	07 c0       	rjmp	.+14     	; 0x4ff6 <HardwareSerial::peek()+0x3c>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
    4fe8:	8d 91       	ld	r24, X+
    4fea:	9c 91       	ld	r25, X
    4fec:	e8 0f       	add	r30, r24
    4fee:	f9 1f       	adc	r31, r25
    4ff0:	80 81       	ld	r24, Z
    4ff2:	28 2f       	mov	r18, r24
    4ff4:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    4ff6:	c9 01       	movw	r24, r18
    4ff8:	08 95       	ret

00004ffa <HardwareSerial::read()>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
    4ffa:	dc 01       	movw	r26, r24
    4ffc:	1c 96       	adiw	r26, 0x0c	; 12
    4ffe:	ed 91       	ld	r30, X+
    5000:	fc 91       	ld	r31, X
    5002:	1d 97       	sbiw	r26, 0x0d	; 13
    5004:	e0 5c       	subi	r30, 0xC0	; 192
    5006:	ff 4f       	sbci	r31, 0xFF	; 255
    5008:	20 81       	ld	r18, Z
    500a:	31 81       	ldd	r19, Z+1	; 0x01
    500c:	e0 54       	subi	r30, 0x40	; 64
    500e:	f0 40       	sbci	r31, 0x00	; 0
    5010:	df 01       	movw	r26, r30
    5012:	ae 5b       	subi	r26, 0xBE	; 190
    5014:	bf 4f       	sbci	r27, 0xFF	; 255
    5016:	8d 91       	ld	r24, X+
    5018:	9c 91       	ld	r25, X
    501a:	11 97       	sbiw	r26, 0x01	; 1
    501c:	28 17       	cp	r18, r24
    501e:	39 07       	cpc	r19, r25
    5020:	19 f4       	brne	.+6      	; 0x5028 <HardwareSerial::read()+0x2e>
    5022:	2f ef       	ldi	r18, 0xFF	; 255
    5024:	3f ef       	ldi	r19, 0xFF	; 255
    5026:	10 c0       	rjmp	.+32     	; 0x5048 <HardwareSerial::read()+0x4e>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
    5028:	8d 91       	ld	r24, X+
    502a:	9c 91       	ld	r25, X
    502c:	11 97       	sbiw	r26, 0x01	; 1
    502e:	e8 0f       	add	r30, r24
    5030:	f9 1f       	adc	r31, r25
    5032:	20 81       	ld	r18, Z
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
    5034:	8d 91       	ld	r24, X+
    5036:	9c 91       	ld	r25, X
    5038:	11 97       	sbiw	r26, 0x01	; 1
    503a:	01 96       	adiw	r24, 0x01	; 1
    503c:	8f 73       	andi	r24, 0x3F	; 63
    503e:	90 70       	andi	r25, 0x00	; 0
    5040:	11 96       	adiw	r26, 0x01	; 1
    5042:	9c 93       	st	X, r25
    5044:	8e 93       	st	-X, r24
    return c;
    5046:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    5048:	c9 01       	movw	r24, r18
    504a:	08 95       	ret

0000504c <HardwareSerial::flush()>:

void HardwareSerial::flush()
    504c:	dc 01       	movw	r26, r24
{
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
    504e:	91 96       	adiw	r26, 0x21	; 33
    5050:	8c 91       	ld	r24, X
    5052:	91 97       	sbiw	r26, 0x21	; 33
    5054:	88 23       	and	r24, r24
    5056:	39 f0       	breq	.+14     	; 0x5066 <HardwareSerial::flush()+0x1a>
    5058:	54 96       	adiw	r26, 0x14	; 20
    505a:	ed 91       	ld	r30, X+
    505c:	fc 91       	ld	r31, X
    505e:	55 97       	sbiw	r26, 0x15	; 21
    5060:	80 81       	ld	r24, Z
    5062:	86 ff       	sbrs	r24, 6
    5064:	f9 cf       	rjmp	.-14     	; 0x5058 <HardwareSerial::flush()+0xc>
  transmitting = false;
    5066:	91 96       	adiw	r26, 0x21	; 33
    5068:	1c 92       	st	X, r1
}
    506a:	08 95       	ret

0000506c <HardwareSerial::write(unsigned char)>:

size_t HardwareSerial::write(uint8_t c)
    506c:	cf 93       	push	r28
    506e:	df 93       	push	r29
    5070:	ec 01       	movw	r28, r24
{
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
    5072:	ee 85       	ldd	r30, Y+14	; 0x0e
    5074:	ff 85       	ldd	r31, Y+15	; 0x0f
    5076:	e0 5c       	subi	r30, 0xC0	; 192
    5078:	ff 4f       	sbci	r31, 0xFF	; 255
    507a:	20 81       	ld	r18, Z
    507c:	31 81       	ldd	r19, Z+1	; 0x01
    507e:	e0 54       	subi	r30, 0x40	; 64
    5080:	f0 40       	sbci	r31, 0x00	; 0
    5082:	2f 5f       	subi	r18, 0xFF	; 255
    5084:	3f 4f       	sbci	r19, 0xFF	; 255
    5086:	2f 73       	andi	r18, 0x3F	; 63
    5088:	30 70       	andi	r19, 0x00	; 0
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
    508a:	df 01       	movw	r26, r30
    508c:	ae 5b       	subi	r26, 0xBE	; 190
    508e:	bf 4f       	sbci	r27, 0xFF	; 255
    5090:	8d 91       	ld	r24, X+
    5092:	9c 91       	ld	r25, X
    5094:	11 97       	sbiw	r26, 0x01	; 1
    5096:	28 17       	cp	r18, r24
    5098:	39 07       	cpc	r19, r25
    509a:	d1 f3       	breq	.-12     	; 0x5090 <HardwareSerial::write(unsigned char)+0x24>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
    509c:	e0 5c       	subi	r30, 0xC0	; 192
    509e:	ff 4f       	sbci	r31, 0xFF	; 255
    50a0:	80 81       	ld	r24, Z
    50a2:	91 81       	ldd	r25, Z+1	; 0x01
    50a4:	e0 54       	subi	r30, 0x40	; 64
    50a6:	f0 40       	sbci	r31, 0x00	; 0
    50a8:	e8 0f       	add	r30, r24
    50aa:	f9 1f       	adc	r31, r25
    50ac:	60 83       	st	Z, r22
  _tx_buffer->head = i;
    50ae:	ee 85       	ldd	r30, Y+14	; 0x0e
    50b0:	ff 85       	ldd	r31, Y+15	; 0x0f
    50b2:	e0 5c       	subi	r30, 0xC0	; 192
    50b4:	ff 4f       	sbci	r31, 0xFF	; 255
    50b6:	31 83       	std	Z+1, r19	; 0x01
    50b8:	20 83       	st	Z, r18
	
  sbi(*_ucsrb, _udrie);
    50ba:	ee 89       	ldd	r30, Y+22	; 0x16
    50bc:	ff 89       	ldd	r31, Y+23	; 0x17
    50be:	20 81       	ld	r18, Z
    50c0:	81 e0       	ldi	r24, 0x01	; 1
    50c2:	90 e0       	ldi	r25, 0x00	; 0
    50c4:	0f 8c       	ldd	r0, Y+31	; 0x1f
    50c6:	02 c0       	rjmp	.+4      	; 0x50cc <HardwareSerial::write(unsigned char)+0x60>
    50c8:	88 0f       	add	r24, r24
    50ca:	99 1f       	adc	r25, r25
    50cc:	0a 94       	dec	r0
    50ce:	e2 f7       	brpl	.-8      	; 0x50c8 <HardwareSerial::write(unsigned char)+0x5c>
    50d0:	28 2b       	or	r18, r24
    50d2:	20 83       	st	Z, r18
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
    50d4:	81 e0       	ldi	r24, 0x01	; 1
    50d6:	89 a3       	std	Y+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
    50d8:	ec 89       	ldd	r30, Y+20	; 0x14
    50da:	fd 89       	ldd	r31, Y+21	; 0x15
    50dc:	80 81       	ld	r24, Z
    50de:	80 64       	ori	r24, 0x40	; 64
    50e0:	80 83       	st	Z, r24
  
  return 1;
}
    50e2:	81 e0       	ldi	r24, 0x01	; 1
    50e4:	90 e0       	ldi	r25, 0x00	; 0
    50e6:	df 91       	pop	r29
    50e8:	cf 91       	pop	r28
    50ea:	08 95       	ret

000050ec <global constructors keyed to rx_buffer>:
  public:
    Print() : write_error(0) {}
    50ec:	10 92 17 03 	sts	0x0317, r1
    50f0:	10 92 16 03 	sts	0x0316, r1
    50f4:	88 ee       	ldi	r24, 0xE8	; 232
    50f6:	93 e0       	ldi	r25, 0x03	; 3
    50f8:	a0 e0       	ldi	r26, 0x00	; 0
    50fa:	b0 e0       	ldi	r27, 0x00	; 0
    50fc:	80 93 18 03 	sts	0x0318, r24
    5100:	90 93 19 03 	sts	0x0319, r25
    5104:	a0 93 1a 03 	sts	0x031A, r26
    5108:	b0 93 1b 03 	sts	0x031B, r27

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    510c:	85 e2       	ldi	r24, 0x25	; 37
    510e:	91 e0       	ldi	r25, 0x01	; 1
    5110:	90 93 15 03 	sts	0x0315, r25
    5114:	80 93 14 03 	sts	0x0314, r24
{
  _rx_buffer = rx_buffer;
    5118:	8c e8       	ldi	r24, 0x8C	; 140
    511a:	92 e0       	ldi	r25, 0x02	; 2
    511c:	90 93 21 03 	sts	0x0321, r25
    5120:	80 93 20 03 	sts	0x0320, r24
  _tx_buffer = tx_buffer;
    5124:	80 ed       	ldi	r24, 0xD0	; 208
    5126:	92 e0       	ldi	r25, 0x02	; 2
    5128:	90 93 23 03 	sts	0x0323, r25
    512c:	80 93 22 03 	sts	0x0322, r24
  _ubrrh = ubrrh;
    5130:	85 ec       	ldi	r24, 0xC5	; 197
    5132:	90 e0       	ldi	r25, 0x00	; 0
    5134:	90 93 25 03 	sts	0x0325, r25
    5138:	80 93 24 03 	sts	0x0324, r24
  _ubrrl = ubrrl;
    513c:	84 ec       	ldi	r24, 0xC4	; 196
    513e:	90 e0       	ldi	r25, 0x00	; 0
    5140:	90 93 27 03 	sts	0x0327, r25
    5144:	80 93 26 03 	sts	0x0326, r24
  _ucsra = ucsra;
    5148:	80 ec       	ldi	r24, 0xC0	; 192
    514a:	90 e0       	ldi	r25, 0x00	; 0
    514c:	90 93 29 03 	sts	0x0329, r25
    5150:	80 93 28 03 	sts	0x0328, r24
  _ucsrb = ucsrb;
    5154:	81 ec       	ldi	r24, 0xC1	; 193
    5156:	90 e0       	ldi	r25, 0x00	; 0
    5158:	90 93 2b 03 	sts	0x032B, r25
    515c:	80 93 2a 03 	sts	0x032A, r24
  _ucsrc = ucsrc;
    5160:	82 ec       	ldi	r24, 0xC2	; 194
    5162:	90 e0       	ldi	r25, 0x00	; 0
    5164:	90 93 2d 03 	sts	0x032D, r25
    5168:	80 93 2c 03 	sts	0x032C, r24
  _udr = udr;
    516c:	86 ec       	ldi	r24, 0xC6	; 198
    516e:	90 e0       	ldi	r25, 0x00	; 0
    5170:	90 93 2f 03 	sts	0x032F, r25
    5174:	80 93 2e 03 	sts	0x032E, r24
  _rxen = rxen;
    5178:	84 e0       	ldi	r24, 0x04	; 4
    517a:	80 93 30 03 	sts	0x0330, r24
  _txen = txen;
    517e:	83 e0       	ldi	r24, 0x03	; 3
    5180:	80 93 31 03 	sts	0x0331, r24
  _rxcie = rxcie;
    5184:	87 e0       	ldi	r24, 0x07	; 7
    5186:	80 93 32 03 	sts	0x0332, r24
  _udrie = udrie;
    518a:	85 e0       	ldi	r24, 0x05	; 5
    518c:	80 93 33 03 	sts	0x0333, r24
  _u2x = u2x;
    5190:	81 e0       	ldi	r24, 0x01	; 1
    5192:	80 93 34 03 	sts	0x0334, r24
// Preinstantiate Objects //////////////////////////////////////////////////////

#if defined(UBRRH) && defined(UBRRL)
  HardwareSerial Serial(&rx_buffer, &tx_buffer, &UBRRH, &UBRRL, &UCSRA, &UCSRB, &UCSRC, &UDR, RXEN, TXEN, RXCIE, UDRIE, U2X);
#elif defined(UBRR0H) && defined(UBRR0L)
  HardwareSerial Serial(&rx_buffer, &tx_buffer, &UBRR0H, &UBRR0L, &UCSR0A, &UCSR0B, &UCSR0C, &UDR0, RXEN0, TXEN0, RXCIE0, UDRIE0, U2X0);
    5196:	08 95       	ret

00005198 <main>:
#include <Arduino.h>

int main(void)
    5198:	cf 93       	push	r28
    519a:	df 93       	push	r29
{
	init();
    519c:	0e 94 d3 2a 	call	0x55a6	; 0x55a6 <init>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    51a0:	0e 94 67 20 	call	0x40ce	; 0x40ce <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    51a4:	ca e9       	ldi	r28, 0x9A	; 154
    51a6:	d6 e2       	ldi	r29, 0x26	; 38
#endif
	
	setup();
    
	for (;;) {
		loop();
    51a8:	0e 94 9a 1d 	call	0x3b34	; 0x3b34 <loop>
		if (serialEventRun) serialEventRun();
    51ac:	20 97       	sbiw	r28, 0x00	; 0
    51ae:	e1 f3       	breq	.-8      	; 0x51a8 <main+0x10>
    51b0:	0e 94 9a 26 	call	0x4d34	; 0x4d34 <serialEventRun()>
    51b4:	f9 cf       	rjmp	.-14     	; 0x51a8 <main+0x10>

000051b6 <Print::write(unsigned char const*, unsigned int)>:
#include "Print.h"

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
    51b6:	cf 92       	push	r12
    51b8:	df 92       	push	r13
    51ba:	ef 92       	push	r14
    51bc:	ff 92       	push	r15
    51be:	0f 93       	push	r16
    51c0:	1f 93       	push	r17
    51c2:	cf 93       	push	r28
    51c4:	df 93       	push	r29
    51c6:	7c 01       	movw	r14, r24
    51c8:	6b 01       	movw	r12, r22
    51ca:	8a 01       	movw	r16, r20
    51cc:	c0 e0       	ldi	r28, 0x00	; 0
    51ce:	d0 e0       	ldi	r29, 0x00	; 0
    51d0:	0f c0       	rjmp	.+30     	; 0x51f0 <Print::write(unsigned char const*, unsigned int)+0x3a>
{
  size_t n = 0;
  while (size--) {
    n += write(*buffer++);
    51d2:	d6 01       	movw	r26, r12
    51d4:	6d 91       	ld	r22, X+
    51d6:	6d 01       	movw	r12, r26
    51d8:	d7 01       	movw	r26, r14
    51da:	ed 91       	ld	r30, X+
    51dc:	fc 91       	ld	r31, X
    51de:	01 90       	ld	r0, Z+
    51e0:	f0 81       	ld	r31, Z
    51e2:	e0 2d       	mov	r30, r0
    51e4:	c7 01       	movw	r24, r14
    51e6:	09 95       	icall
    51e8:	c8 0f       	add	r28, r24
    51ea:	d9 1f       	adc	r29, r25
    51ec:	01 50       	subi	r16, 0x01	; 1
    51ee:	10 40       	sbci	r17, 0x00	; 0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
    51f0:	01 15       	cp	r16, r1
    51f2:	11 05       	cpc	r17, r1
    51f4:	71 f7       	brne	.-36     	; 0x51d2 <Print::write(unsigned char const*, unsigned int)+0x1c>
    n += write(*buffer++);
  }
  return n;
}
    51f6:	ce 01       	movw	r24, r28
    51f8:	df 91       	pop	r29
    51fa:	cf 91       	pop	r28
    51fc:	1f 91       	pop	r17
    51fe:	0f 91       	pop	r16
    5200:	ff 90       	pop	r15
    5202:	ef 90       	pop	r14
    5204:	df 90       	pop	r13
    5206:	cf 90       	pop	r12
    5208:	08 95       	ret

0000520a <Print::print(__FlashStringHelper const*)>:

size_t Print::print(const __FlashStringHelper *ifsh)
    520a:	ef 92       	push	r14
    520c:	ff 92       	push	r15
    520e:	0f 93       	push	r16
    5210:	1f 93       	push	r17
    5212:	cf 93       	push	r28
    5214:	df 93       	push	r29
    5216:	7c 01       	movw	r14, r24
{
  const char PROGMEM *p = (const char PROGMEM *)ifsh;
    5218:	8b 01       	movw	r16, r22
    521a:	c0 e0       	ldi	r28, 0x00	; 0
    521c:	d0 e0       	ldi	r29, 0x00	; 0
    521e:	f8 01       	movw	r30, r16
  size_t n = 0;
  while (1) {
    unsigned char c = pgm_read_byte(p++);
    5220:	0f 5f       	subi	r16, 0xFF	; 255
    5222:	1f 4f       	sbci	r17, 0xFF	; 255
    5224:	64 91       	lpm	r22, Z+
    if (c == 0) break;
    5226:	66 23       	and	r22, r22
    5228:	59 f0       	breq	.+22     	; 0x5240 <Print::print(__FlashStringHelper const*)+0x36>
    n += write(c);
    522a:	d7 01       	movw	r26, r14
    522c:	ed 91       	ld	r30, X+
    522e:	fc 91       	ld	r31, X
    5230:	01 90       	ld	r0, Z+
    5232:	f0 81       	ld	r31, Z
    5234:	e0 2d       	mov	r30, r0
    5236:	c7 01       	movw	r24, r14
    5238:	09 95       	icall
    523a:	c8 0f       	add	r28, r24
    523c:	d9 1f       	adc	r29, r25
    523e:	ef cf       	rjmp	.-34     	; 0x521e <Print::print(__FlashStringHelper const*)+0x14>
  }
  return n;
}
    5240:	ce 01       	movw	r24, r28
    5242:	df 91       	pop	r29
    5244:	cf 91       	pop	r28
    5246:	1f 91       	pop	r17
    5248:	0f 91       	pop	r16
    524a:	ff 90       	pop	r15
    524c:	ef 90       	pop	r14
    524e:	08 95       	ret

00005250 <Print::print(char)>:
size_t Print::print(const char str[])
{
  return write(str);
}

size_t Print::print(char c)
    5250:	dc 01       	movw	r26, r24
{
  return write(c);
    5252:	ed 91       	ld	r30, X+
    5254:	fc 91       	ld	r31, X
    5256:	01 90       	ld	r0, Z+
    5258:	f0 81       	ld	r31, Z
    525a:	e0 2d       	mov	r30, r0
    525c:	09 95       	icall
}
    525e:	08 95       	ret

00005260 <Print::println()>:
size_t Print::print(const Printable& x)
{
  return x.printTo(*this);
}

size_t Print::println(void)
    5260:	ef 92       	push	r14
    5262:	ff 92       	push	r15
    5264:	0f 93       	push	r16
    5266:	1f 93       	push	r17
    5268:	8c 01       	movw	r16, r24
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    526a:	dc 01       	movw	r26, r24
    526c:	ed 91       	ld	r30, X+
    526e:	fc 91       	ld	r31, X
    5270:	01 90       	ld	r0, Z+
    5272:	f0 81       	ld	r31, Z
    5274:	e0 2d       	mov	r30, r0
    5276:	6d e0       	ldi	r22, 0x0D	; 13
    5278:	09 95       	icall
    527a:	7c 01       	movw	r14, r24
size_t Print::println(void)
{
  size_t n = print('\r');
  n += print('\n');
  return n;
}
    527c:	d8 01       	movw	r26, r16
    527e:	ed 91       	ld	r30, X+
    5280:	fc 91       	ld	r31, X
    5282:	01 90       	ld	r0, Z+
    5284:	f0 81       	ld	r31, Z
    5286:	e0 2d       	mov	r30, r0
    5288:	c8 01       	movw	r24, r16
    528a:	6a e0       	ldi	r22, 0x0A	; 10
    528c:	09 95       	icall
    528e:	9c 01       	movw	r18, r24
    5290:	2e 0d       	add	r18, r14
    5292:	3f 1d       	adc	r19, r15
    5294:	c9 01       	movw	r24, r18
    5296:	1f 91       	pop	r17
    5298:	0f 91       	pop	r16
    529a:	ff 90       	pop	r15
    529c:	ef 90       	pop	r14
    529e:	08 95       	ret

000052a0 <Print::println(__FlashStringHelper const*)>:
size_t Print::print(double n, int digits)
{
  return printFloat(n, digits);
}

size_t Print::println(const __FlashStringHelper *ifsh)
    52a0:	ef 92       	push	r14
    52a2:	ff 92       	push	r15
    52a4:	0f 93       	push	r16
    52a6:	1f 93       	push	r17
    52a8:	7c 01       	movw	r14, r24
{
  size_t n = print(ifsh);
    52aa:	0e 94 05 29 	call	0x520a	; 0x520a <Print::print(__FlashStringHelper const*)>
    52ae:	8c 01       	movw	r16, r24
  n += println();
    52b0:	c7 01       	movw	r24, r14
    52b2:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
    52b6:	9c 01       	movw	r18, r24
    52b8:	20 0f       	add	r18, r16
    52ba:	31 1f       	adc	r19, r17
  return n;
}
    52bc:	c9 01       	movw	r24, r18
    52be:	1f 91       	pop	r17
    52c0:	0f 91       	pop	r16
    52c2:	ff 90       	pop	r15
    52c4:	ef 90       	pop	r14
    52c6:	08 95       	ret

000052c8 <Print::write(char const*)>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
    52c8:	cf 93       	push	r28
    52ca:	df 93       	push	r29
    52cc:	ec 01       	movw	r28, r24
      if (str == NULL) return 0;
    52ce:	61 15       	cp	r22, r1
    52d0:	71 05       	cpc	r23, r1
    52d2:	19 f4       	brne	.+6      	; 0x52da <Print::write(char const*)+0x12>
    52d4:	20 e0       	ldi	r18, 0x00	; 0
    52d6:	30 e0       	ldi	r19, 0x00	; 0
    52d8:	0f c0       	rjmp	.+30     	; 0x52f8 <Print::write(char const*)+0x30>
      return write((const uint8_t *)str, strlen(str));
    52da:	db 01       	movw	r26, r22
    52dc:	0d 90       	ld	r0, X+
    52de:	00 20       	and	r0, r0
    52e0:	e9 f7       	brne	.-6      	; 0x52dc <Print::write(char const*)+0x14>
    52e2:	11 97       	sbiw	r26, 0x01	; 1
    52e4:	a6 1b       	sub	r26, r22
    52e6:	b7 0b       	sbc	r27, r23
    52e8:	e8 81       	ld	r30, Y
    52ea:	f9 81       	ldd	r31, Y+1	; 0x01
    52ec:	02 80       	ldd	r0, Z+2	; 0x02
    52ee:	f3 81       	ldd	r31, Z+3	; 0x03
    52f0:	e0 2d       	mov	r30, r0
    52f2:	ad 01       	movw	r20, r26
    52f4:	09 95       	icall
    52f6:	9c 01       	movw	r18, r24
    }
    52f8:	c9 01       	movw	r24, r18
    52fa:	df 91       	pop	r29
    52fc:	cf 91       	pop	r28
    52fe:	08 95       	ret

00005300 <Print::printNumber(unsigned long, unsigned char)>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
    5300:	4f 92       	push	r4
    5302:	5f 92       	push	r5
    5304:	7f 92       	push	r7
    5306:	8f 92       	push	r8
    5308:	9f 92       	push	r9
    530a:	af 92       	push	r10
    530c:	bf 92       	push	r11
    530e:	cf 92       	push	r12
    5310:	df 92       	push	r13
    5312:	ef 92       	push	r14
    5314:	ff 92       	push	r15
    5316:	0f 93       	push	r16
    5318:	1f 93       	push	r17
    531a:	df 93       	push	r29
    531c:	cf 93       	push	r28
    531e:	cd b7       	in	r28, 0x3d	; 61
    5320:	de b7       	in	r29, 0x3e	; 62
    5322:	a1 97       	sbiw	r28, 0x21	; 33
    5324:	0f b6       	in	r0, 0x3f	; 63
    5326:	f8 94       	cli
    5328:	de bf       	out	0x3e, r29	; 62
    532a:	0f be       	out	0x3f, r0	; 63
    532c:	cd bf       	out	0x3d, r28	; 61
    532e:	2c 01       	movw	r4, r24
    5330:	74 2e       	mov	r7, r20
    5332:	cb 01       	movw	r24, r22
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
    5334:	22 30       	cpi	r18, 0x02	; 2
    5336:	08 f4       	brcc	.+2      	; 0x533a <Print::printNumber(unsigned long, unsigned char)+0x3a>
    5338:	2a e0       	ldi	r18, 0x0A	; 10

size_t Print::printNumber(unsigned long n, uint8_t base) {
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
    533a:	19 a2       	std	Y+33, r1	; 0x21
    533c:	31 e2       	ldi	r19, 0x21	; 33
    533e:	c3 2e       	mov	r12, r19
    5340:	d1 2c       	mov	r13, r1
    5342:	cc 0e       	add	r12, r28
    5344:	dd 1e       	adc	r13, r29
  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    unsigned long m = n;
    n /= base;
    5346:	82 2e       	mov	r8, r18
    5348:	99 24       	eor	r9, r9
    534a:	aa 24       	eor	r10, r10
    534c:	bb 24       	eor	r11, r11
    534e:	67 2d       	mov	r22, r7
    5350:	75 2f       	mov	r23, r21
    5352:	a5 01       	movw	r20, r10
    5354:	94 01       	movw	r18, r8
    5356:	0e 94 36 2c 	call	0x586c	; 0x586c <__udivmodsi4>
    535a:	79 01       	movw	r14, r18
    535c:	8a 01       	movw	r16, r20
    char c = m - base * n;
    535e:	c8 01       	movw	r24, r16
    5360:	b7 01       	movw	r22, r14
    5362:	a5 01       	movw	r20, r10
    5364:	94 01       	movw	r18, r8
    5366:	0e 94 e4 2b 	call	0x57c8	; 0x57c8 <__mulsi3>
    536a:	47 2d       	mov	r20, r7
    536c:	46 1b       	sub	r20, r22
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
    536e:	08 94       	sec
    5370:	c1 08       	sbc	r12, r1
    5372:	d1 08       	sbc	r13, r1
    5374:	4a 30       	cpi	r20, 0x0A	; 10
    5376:	14 f4       	brge	.+4      	; 0x537c <Print::printNumber(unsigned long, unsigned char)+0x7c>
    5378:	40 5d       	subi	r20, 0xD0	; 208
    537a:	01 c0       	rjmp	.+2      	; 0x537e <Print::printNumber(unsigned long, unsigned char)+0x7e>
    537c:	49 5c       	subi	r20, 0xC9	; 201
    537e:	f6 01       	movw	r30, r12
    5380:	40 83       	st	Z, r20
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    5382:	e1 14       	cp	r14, r1
    5384:	f1 04       	cpc	r15, r1
    5386:	01 05       	cpc	r16, r1
    5388:	11 05       	cpc	r17, r1
    538a:	21 f0       	breq	.+8      	; 0x5394 <Print::printNumber(unsigned long, unsigned char)+0x94>
    538c:	7e 2c       	mov	r7, r14
    538e:	5f 2d       	mov	r21, r15
    5390:	c8 01       	movw	r24, r16
    5392:	dd cf       	rjmp	.-70     	; 0x534e <Print::printNumber(unsigned long, unsigned char)+0x4e>
    n /= base;
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
    5394:	c2 01       	movw	r24, r4
    5396:	b6 01       	movw	r22, r12
    5398:	0e 94 64 29 	call	0x52c8	; 0x52c8 <Print::write(char const*)>
}
    539c:	a1 96       	adiw	r28, 0x21	; 33
    539e:	0f b6       	in	r0, 0x3f	; 63
    53a0:	f8 94       	cli
    53a2:	de bf       	out	0x3e, r29	; 62
    53a4:	0f be       	out	0x3f, r0	; 63
    53a6:	cd bf       	out	0x3d, r28	; 61
    53a8:	cf 91       	pop	r28
    53aa:	df 91       	pop	r29
    53ac:	1f 91       	pop	r17
    53ae:	0f 91       	pop	r16
    53b0:	ff 90       	pop	r15
    53b2:	ef 90       	pop	r14
    53b4:	df 90       	pop	r13
    53b6:	cf 90       	pop	r12
    53b8:	bf 90       	pop	r11
    53ba:	af 90       	pop	r10
    53bc:	9f 90       	pop	r9
    53be:	8f 90       	pop	r8
    53c0:	7f 90       	pop	r7
    53c2:	5f 90       	pop	r5
    53c4:	4f 90       	pop	r4
    53c6:	08 95       	ret

000053c8 <Print::print(unsigned long, int)>:
  } else {
    return printNumber(n, base);
  }
}

size_t Print::print(unsigned long n, int base)
    53c8:	dc 01       	movw	r26, r24
{
  if (base == 0) return write(n);
    53ca:	21 15       	cp	r18, r1
    53cc:	31 05       	cpc	r19, r1
    53ce:	41 f4       	brne	.+16     	; 0x53e0 <Print::print(unsigned long, int)+0x18>
    53d0:	ed 91       	ld	r30, X+
    53d2:	fc 91       	ld	r31, X
    53d4:	01 90       	ld	r0, Z+
    53d6:	f0 81       	ld	r31, Z
    53d8:	e0 2d       	mov	r30, r0
    53da:	64 2f       	mov	r22, r20
    53dc:	09 95       	icall
    53de:	08 95       	ret
  else return printNumber(n, base);
    53e0:	0e 94 80 29 	call	0x5300	; 0x5300 <Print::printNumber(unsigned long, unsigned char)>
}
    53e4:	08 95       	ret

000053e6 <Print::print(unsigned int, int)>:
size_t Print::print(int n, int base)
{
  return print((long) n, base);
}

size_t Print::print(unsigned int n, int base)
    53e6:	ef 92       	push	r14
    53e8:	ff 92       	push	r15
    53ea:	0f 93       	push	r16
    53ec:	1f 93       	push	r17
    53ee:	9a 01       	movw	r18, r20
{
  return print((unsigned long) n, base);
    53f0:	7b 01       	movw	r14, r22
    53f2:	00 e0       	ldi	r16, 0x00	; 0
    53f4:	10 e0       	ldi	r17, 0x00	; 0
    53f6:	b8 01       	movw	r22, r16
    53f8:	a7 01       	movw	r20, r14
    53fa:	0e 94 e4 29 	call	0x53c8	; 0x53c8 <Print::print(unsigned long, int)>
}
    53fe:	1f 91       	pop	r17
    5400:	0f 91       	pop	r16
    5402:	ff 90       	pop	r15
    5404:	ef 90       	pop	r14
    5406:	08 95       	ret

00005408 <Print::print(unsigned char, int)>:
size_t Print::print(char c)
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
    5408:	ef 92       	push	r14
    540a:	ff 92       	push	r15
    540c:	0f 93       	push	r16
    540e:	1f 93       	push	r17
    5410:	9a 01       	movw	r18, r20
{
  return print((unsigned long) b, base);
    5412:	e6 2e       	mov	r14, r22
    5414:	ff 24       	eor	r15, r15
    5416:	00 e0       	ldi	r16, 0x00	; 0
    5418:	10 e0       	ldi	r17, 0x00	; 0
    541a:	b8 01       	movw	r22, r16
    541c:	a7 01       	movw	r20, r14
    541e:	0e 94 e4 29 	call	0x53c8	; 0x53c8 <Print::print(unsigned long, int)>
}
    5422:	1f 91       	pop	r17
    5424:	0f 91       	pop	r16
    5426:	ff 90       	pop	r15
    5428:	ef 90       	pop	r14
    542a:	08 95       	ret

0000542c <Print::print(long, int)>:
size_t Print::print(unsigned int n, int base)
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
    542c:	cf 92       	push	r12
    542e:	df 92       	push	r13
    5430:	ef 92       	push	r14
    5432:	ff 92       	push	r15
    5434:	0f 93       	push	r16
    5436:	1f 93       	push	r17
    5438:	cf 93       	push	r28
    543a:	df 93       	push	r29
    543c:	ec 01       	movw	r28, r24
    543e:	6a 01       	movw	r12, r20
    5440:	7b 01       	movw	r14, r22
{
  if (base == 0) {
    5442:	21 15       	cp	r18, r1
    5444:	31 05       	cpc	r19, r1
    5446:	41 f4       	brne	.+16     	; 0x5458 <Print::print(long, int)+0x2c>
    return write(n);
    5448:	e8 81       	ld	r30, Y
    544a:	f9 81       	ldd	r31, Y+1	; 0x01
    544c:	01 90       	ld	r0, Z+
    544e:	f0 81       	ld	r31, Z
    5450:	e0 2d       	mov	r30, r0
    5452:	64 2f       	mov	r22, r20
    5454:	09 95       	icall
    5456:	1f c0       	rjmp	.+62     	; 0x5496 <Print::print(long, int)+0x6a>
  } else if (base == 10) {
    5458:	2a 30       	cpi	r18, 0x0A	; 10
    545a:	31 05       	cpc	r19, r1
    545c:	d1 f4       	brne	.+52     	; 0x5492 <Print::print(long, int)+0x66>
    if (n < 0) {
    545e:	77 ff       	sbrs	r23, 7
    5460:	17 c0       	rjmp	.+46     	; 0x5490 <Print::print(long, int)+0x64>
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    5462:	e8 81       	ld	r30, Y
    5464:	f9 81       	ldd	r31, Y+1	; 0x01
    5466:	01 90       	ld	r0, Z+
    5468:	f0 81       	ld	r31, Z
    546a:	e0 2d       	mov	r30, r0
    546c:	6d e2       	ldi	r22, 0x2D	; 45
    546e:	09 95       	icall
    5470:	8c 01       	movw	r16, r24
    return write(n);
  } else if (base == 10) {
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    5472:	44 27       	eor	r20, r20
    5474:	55 27       	eor	r21, r21
    5476:	ba 01       	movw	r22, r20
    5478:	4c 19       	sub	r20, r12
    547a:	5d 09       	sbc	r21, r13
    547c:	6e 09       	sbc	r22, r14
    547e:	7f 09       	sbc	r23, r15
    5480:	ce 01       	movw	r24, r28
    5482:	2a e0       	ldi	r18, 0x0A	; 10
    5484:	0e 94 80 29 	call	0x5300	; 0x5300 <Print::printNumber(unsigned long, unsigned char)>
    5488:	98 01       	movw	r18, r16
    548a:	28 0f       	add	r18, r24
    548c:	39 1f       	adc	r19, r25
    548e:	04 c0       	rjmp	.+8      	; 0x5498 <Print::print(long, int)+0x6c>
    }
    return printNumber(n, 10);
    5490:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
    5492:	0e 94 80 29 	call	0x5300	; 0x5300 <Print::printNumber(unsigned long, unsigned char)>
    5496:	9c 01       	movw	r18, r24
  }
}
    5498:	c9 01       	movw	r24, r18
    549a:	df 91       	pop	r29
    549c:	cf 91       	pop	r28
    549e:	1f 91       	pop	r17
    54a0:	0f 91       	pop	r16
    54a2:	ff 90       	pop	r15
    54a4:	ef 90       	pop	r14
    54a6:	df 90       	pop	r13
    54a8:	cf 90       	pop	r12
    54aa:	08 95       	ret

000054ac <Print::print(int, int)>:
size_t Print::print(unsigned char b, int base)
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
    54ac:	ef 92       	push	r14
    54ae:	ff 92       	push	r15
    54b0:	0f 93       	push	r16
    54b2:	1f 93       	push	r17
    54b4:	7b 01       	movw	r14, r22
    54b6:	9a 01       	movw	r18, r20
{
  return print((long) n, base);
    54b8:	00 27       	eor	r16, r16
    54ba:	f7 fc       	sbrc	r15, 7
    54bc:	00 95       	com	r16
    54be:	10 2f       	mov	r17, r16
    54c0:	b8 01       	movw	r22, r16
    54c2:	a7 01       	movw	r20, r14
    54c4:	0e 94 16 2a 	call	0x542c	; 0x542c <Print::print(long, int)>
}
    54c8:	1f 91       	pop	r17
    54ca:	0f 91       	pop	r16
    54cc:	ff 90       	pop	r15
    54ce:	ef 90       	pop	r14
    54d0:	08 95       	ret

000054d2 <Print::print(char const*)>:
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    54d2:	0e 94 64 29 	call	0x52c8	; 0x52c8 <Print::write(char const*)>
}
    54d6:	08 95       	ret

000054d8 <Print::println(char const*)>:
  size_t n = print(s);
  n += println();
  return n;
}

size_t Print::println(const char c[])
    54d8:	ef 92       	push	r14
    54da:	ff 92       	push	r15
    54dc:	0f 93       	push	r16
    54de:	1f 93       	push	r17
    54e0:	7c 01       	movw	r14, r24
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    54e2:	0e 94 64 29 	call	0x52c8	; 0x52c8 <Print::write(char const*)>
    54e6:	8c 01       	movw	r16, r24
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
    54e8:	c7 01       	movw	r24, r14
    54ea:	0e 94 30 29 	call	0x5260	; 0x5260 <Print::println()>
    54ee:	08 0f       	add	r16, r24
    54f0:	19 1f       	adc	r17, r25
  return n;
}
    54f2:	c8 01       	movw	r24, r16
    54f4:	1f 91       	pop	r17
    54f6:	0f 91       	pop	r16
    54f8:	ff 90       	pop	r15
    54fa:	ef 90       	pop	r14
    54fc:	08 95       	ret

000054fe <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    54fe:	1f 92       	push	r1
    5500:	0f 92       	push	r0
    5502:	0f b6       	in	r0, 0x3f	; 63
    5504:	0f 92       	push	r0
    5506:	11 24       	eor	r1, r1
    5508:	2f 93       	push	r18
    550a:	3f 93       	push	r19
    550c:	4f 93       	push	r20
    550e:	5f 93       	push	r21
    5510:	6f 93       	push	r22
    5512:	7f 93       	push	r23
    5514:	8f 93       	push	r24
    5516:	9f 93       	push	r25
    5518:	af 93       	push	r26
    551a:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    551c:	20 91 3a 03 	lds	r18, 0x033A
    5520:	30 91 3b 03 	lds	r19, 0x033B
    5524:	40 91 3c 03 	lds	r20, 0x033C
    5528:	50 91 3d 03 	lds	r21, 0x033D
	unsigned char f = timer0_fract;
    552c:	70 91 3e 03 	lds	r23, 0x033E

	m += MILLIS_INC;
    5530:	da 01       	movw	r26, r20
    5532:	c9 01       	movw	r24, r18
    5534:	40 96       	adiw	r24, 0x10	; 16
    5536:	a1 1d       	adc	r26, r1
    5538:	b1 1d       	adc	r27, r1
	f += FRACT_INC;
    553a:	67 2f       	mov	r22, r23
    553c:	60 5d       	subi	r22, 0xD0	; 208
	if (f >= FRACT_MAX) {
    553e:	6d 37       	cpi	r22, 0x7D	; 125
    5540:	30 f0       	brcs	.+12     	; 0x554e <__vector_16+0x50>
		f -= FRACT_MAX;
    5542:	6d 57       	subi	r22, 0x7D	; 125
		m += 1;
    5544:	da 01       	movw	r26, r20
    5546:	c9 01       	movw	r24, r18
    5548:	41 96       	adiw	r24, 0x11	; 17
    554a:	a1 1d       	adc	r26, r1
    554c:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    554e:	60 93 3e 03 	sts	0x033E, r22
	timer0_millis = m;
    5552:	80 93 3a 03 	sts	0x033A, r24
    5556:	90 93 3b 03 	sts	0x033B, r25
    555a:	a0 93 3c 03 	sts	0x033C, r26
    555e:	b0 93 3d 03 	sts	0x033D, r27
	timer0_overflow_count++;
    5562:	80 91 36 03 	lds	r24, 0x0336
    5566:	90 91 37 03 	lds	r25, 0x0337
    556a:	a0 91 38 03 	lds	r26, 0x0338
    556e:	b0 91 39 03 	lds	r27, 0x0339
    5572:	01 96       	adiw	r24, 0x01	; 1
    5574:	a1 1d       	adc	r26, r1
    5576:	b1 1d       	adc	r27, r1
    5578:	80 93 36 03 	sts	0x0336, r24
    557c:	90 93 37 03 	sts	0x0337, r25
    5580:	a0 93 38 03 	sts	0x0338, r26
    5584:	b0 93 39 03 	sts	0x0339, r27
}
    5588:	bf 91       	pop	r27
    558a:	af 91       	pop	r26
    558c:	9f 91       	pop	r25
    558e:	8f 91       	pop	r24
    5590:	7f 91       	pop	r23
    5592:	6f 91       	pop	r22
    5594:	5f 91       	pop	r21
    5596:	4f 91       	pop	r20
    5598:	3f 91       	pop	r19
    559a:	2f 91       	pop	r18
    559c:	0f 90       	pop	r0
    559e:	0f be       	out	0x3f, r0	; 63
    55a0:	0f 90       	pop	r0
    55a2:	1f 90       	pop	r1
    55a4:	18 95       	reti

000055a6 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    55a6:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    55a8:	84 b5       	in	r24, 0x24	; 36
    55aa:	82 60       	ori	r24, 0x02	; 2
    55ac:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    55ae:	84 b5       	in	r24, 0x24	; 36
    55b0:	81 60       	ori	r24, 0x01	; 1
    55b2:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    55b4:	85 b5       	in	r24, 0x25	; 37
    55b6:	82 60       	ori	r24, 0x02	; 2
    55b8:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    55ba:	85 b5       	in	r24, 0x25	; 37
    55bc:	81 60       	ori	r24, 0x01	; 1
    55be:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    55c0:	ee e6       	ldi	r30, 0x6E	; 110
    55c2:	f0 e0       	ldi	r31, 0x00	; 0
    55c4:	80 81       	ld	r24, Z
    55c6:	81 60       	ori	r24, 0x01	; 1
    55c8:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    55ca:	e1 e8       	ldi	r30, 0x81	; 129
    55cc:	f0 e0       	ldi	r31, 0x00	; 0
    55ce:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    55d0:	80 81       	ld	r24, Z
    55d2:	82 60       	ori	r24, 0x02	; 2
    55d4:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    55d6:	e0 e8       	ldi	r30, 0x80	; 128
    55d8:	f0 e0       	ldi	r31, 0x00	; 0
    55da:	80 81       	ld	r24, Z
    55dc:	81 60       	ori	r24, 0x01	; 1
    55de:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    55e0:	e1 eb       	ldi	r30, 0xB1	; 177
    55e2:	f0 e0       	ldi	r31, 0x00	; 0
    55e4:	80 81       	ld	r24, Z
    55e6:	84 60       	ori	r24, 0x04	; 4
    55e8:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    55ea:	e0 eb       	ldi	r30, 0xB0	; 176
    55ec:	f0 e0       	ldi	r31, 0x00	; 0
    55ee:	80 81       	ld	r24, Z
    55f0:	81 60       	ori	r24, 0x01	; 1
    55f2:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
    55f4:	ea e7       	ldi	r30, 0x7A	; 122
    55f6:	f0 e0       	ldi	r31, 0x00	; 0
    55f8:	80 81       	ld	r24, Z
    55fa:	84 60       	ori	r24, 0x04	; 4
    55fc:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
    55fe:	80 81       	ld	r24, Z
    5600:	82 60       	ori	r24, 0x02	; 2
    5602:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
    5604:	80 81       	ld	r24, Z
    5606:	81 60       	ori	r24, 0x01	; 1
    5608:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    560a:	80 81       	ld	r24, Z
    560c:	80 68       	ori	r24, 0x80	; 128
    560e:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    5610:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
    5614:	08 95       	ret

00005616 <__fixunssfsi>:
    5616:	b3 d0       	rcall	.+358    	; 0x577e <__fp_splitA>
    5618:	88 f0       	brcs	.+34     	; 0x563c <__fixunssfsi+0x26>
    561a:	9f 57       	subi	r25, 0x7F	; 127
    561c:	90 f0       	brcs	.+36     	; 0x5642 <__fixunssfsi+0x2c>
    561e:	b9 2f       	mov	r27, r25
    5620:	99 27       	eor	r25, r25
    5622:	b7 51       	subi	r27, 0x17	; 23
    5624:	a0 f0       	brcs	.+40     	; 0x564e <__fixunssfsi+0x38>
    5626:	d1 f0       	breq	.+52     	; 0x565c <__fixunssfsi+0x46>
    5628:	66 0f       	add	r22, r22
    562a:	77 1f       	adc	r23, r23
    562c:	88 1f       	adc	r24, r24
    562e:	99 1f       	adc	r25, r25
    5630:	1a f0       	brmi	.+6      	; 0x5638 <__fixunssfsi+0x22>
    5632:	ba 95       	dec	r27
    5634:	c9 f7       	brne	.-14     	; 0x5628 <__fixunssfsi+0x12>
    5636:	12 c0       	rjmp	.+36     	; 0x565c <__fixunssfsi+0x46>
    5638:	b1 30       	cpi	r27, 0x01	; 1
    563a:	81 f0       	breq	.+32     	; 0x565c <__fixunssfsi+0x46>
    563c:	ba d0       	rcall	.+372    	; 0x57b2 <__fp_zero>
    563e:	b1 e0       	ldi	r27, 0x01	; 1
    5640:	08 95       	ret
    5642:	b7 c0       	rjmp	.+366    	; 0x57b2 <__fp_zero>
    5644:	67 2f       	mov	r22, r23
    5646:	78 2f       	mov	r23, r24
    5648:	88 27       	eor	r24, r24
    564a:	b8 5f       	subi	r27, 0xF8	; 248
    564c:	39 f0       	breq	.+14     	; 0x565c <__fixunssfsi+0x46>
    564e:	b9 3f       	cpi	r27, 0xF9	; 249
    5650:	cc f3       	brlt	.-14     	; 0x5644 <__fixunssfsi+0x2e>
    5652:	86 95       	lsr	r24
    5654:	77 95       	ror	r23
    5656:	67 95       	ror	r22
    5658:	b3 95       	inc	r27
    565a:	d9 f7       	brne	.-10     	; 0x5652 <__fixunssfsi+0x3c>
    565c:	3e f4       	brtc	.+14     	; 0x566c <__fixunssfsi+0x56>
    565e:	90 95       	com	r25
    5660:	80 95       	com	r24
    5662:	70 95       	com	r23
    5664:	61 95       	neg	r22
    5666:	7f 4f       	sbci	r23, 0xFF	; 255
    5668:	8f 4f       	sbci	r24, 0xFF	; 255
    566a:	9f 4f       	sbci	r25, 0xFF	; 255
    566c:	08 95       	ret

0000566e <__floatunsisf>:
    566e:	e8 94       	clt
    5670:	09 c0       	rjmp	.+18     	; 0x5684 <__floatsisf+0x12>

00005672 <__floatsisf>:
    5672:	97 fb       	bst	r25, 7
    5674:	3e f4       	brtc	.+14     	; 0x5684 <__floatsisf+0x12>
    5676:	90 95       	com	r25
    5678:	80 95       	com	r24
    567a:	70 95       	com	r23
    567c:	61 95       	neg	r22
    567e:	7f 4f       	sbci	r23, 0xFF	; 255
    5680:	8f 4f       	sbci	r24, 0xFF	; 255
    5682:	9f 4f       	sbci	r25, 0xFF	; 255
    5684:	99 23       	and	r25, r25
    5686:	a9 f0       	breq	.+42     	; 0x56b2 <__floatsisf+0x40>
    5688:	f9 2f       	mov	r31, r25
    568a:	96 e9       	ldi	r25, 0x96	; 150
    568c:	bb 27       	eor	r27, r27
    568e:	93 95       	inc	r25
    5690:	f6 95       	lsr	r31
    5692:	87 95       	ror	r24
    5694:	77 95       	ror	r23
    5696:	67 95       	ror	r22
    5698:	b7 95       	ror	r27
    569a:	f1 11       	cpse	r31, r1
    569c:	f8 cf       	rjmp	.-16     	; 0x568e <__floatsisf+0x1c>
    569e:	fa f4       	brpl	.+62     	; 0x56de <__floatsisf+0x6c>
    56a0:	bb 0f       	add	r27, r27
    56a2:	11 f4       	brne	.+4      	; 0x56a8 <__floatsisf+0x36>
    56a4:	60 ff       	sbrs	r22, 0
    56a6:	1b c0       	rjmp	.+54     	; 0x56de <__floatsisf+0x6c>
    56a8:	6f 5f       	subi	r22, 0xFF	; 255
    56aa:	7f 4f       	sbci	r23, 0xFF	; 255
    56ac:	8f 4f       	sbci	r24, 0xFF	; 255
    56ae:	9f 4f       	sbci	r25, 0xFF	; 255
    56b0:	16 c0       	rjmp	.+44     	; 0x56de <__floatsisf+0x6c>
    56b2:	88 23       	and	r24, r24
    56b4:	11 f0       	breq	.+4      	; 0x56ba <__floatsisf+0x48>
    56b6:	96 e9       	ldi	r25, 0x96	; 150
    56b8:	11 c0       	rjmp	.+34     	; 0x56dc <__floatsisf+0x6a>
    56ba:	77 23       	and	r23, r23
    56bc:	21 f0       	breq	.+8      	; 0x56c6 <__floatsisf+0x54>
    56be:	9e e8       	ldi	r25, 0x8E	; 142
    56c0:	87 2f       	mov	r24, r23
    56c2:	76 2f       	mov	r23, r22
    56c4:	05 c0       	rjmp	.+10     	; 0x56d0 <__floatsisf+0x5e>
    56c6:	66 23       	and	r22, r22
    56c8:	71 f0       	breq	.+28     	; 0x56e6 <__floatsisf+0x74>
    56ca:	96 e8       	ldi	r25, 0x86	; 134
    56cc:	86 2f       	mov	r24, r22
    56ce:	70 e0       	ldi	r23, 0x00	; 0
    56d0:	60 e0       	ldi	r22, 0x00	; 0
    56d2:	2a f0       	brmi	.+10     	; 0x56de <__floatsisf+0x6c>
    56d4:	9a 95       	dec	r25
    56d6:	66 0f       	add	r22, r22
    56d8:	77 1f       	adc	r23, r23
    56da:	88 1f       	adc	r24, r24
    56dc:	da f7       	brpl	.-10     	; 0x56d4 <__floatsisf+0x62>
    56de:	88 0f       	add	r24, r24
    56e0:	96 95       	lsr	r25
    56e2:	87 95       	ror	r24
    56e4:	97 f9       	bld	r25, 7
    56e6:	08 95       	ret

000056e8 <fmax>:
    56e8:	99 0f       	add	r25, r25
    56ea:	bb 0b       	sbc	r27, r27
    56ec:	55 0f       	add	r21, r21
    56ee:	aa 0b       	sbc	r26, r26
    56f0:	e0 e8       	ldi	r30, 0x80	; 128
    56f2:	fe ef       	ldi	r31, 0xFE	; 254
    56f4:	16 16       	cp	r1, r22
    56f6:	17 06       	cpc	r1, r23
    56f8:	e8 07       	cpc	r30, r24
    56fa:	f9 07       	cpc	r31, r25
    56fc:	70 f0       	brcs	.+28     	; 0x571a <fmax+0x32>
    56fe:	12 16       	cp	r1, r18
    5700:	13 06       	cpc	r1, r19
    5702:	e4 07       	cpc	r30, r20
    5704:	f5 07       	cpc	r31, r21
    5706:	60 f0       	brcs	.+24     	; 0x5720 <fmax+0x38>
    5708:	ba 17       	cp	r27, r26
    570a:	3c f0       	brlt	.+14     	; 0x571a <fmax+0x32>
    570c:	49 f4       	brne	.+18     	; 0x5720 <fmax+0x38>
    570e:	62 17       	cp	r22, r18
    5710:	73 07       	cpc	r23, r19
    5712:	84 07       	cpc	r24, r20
    5714:	95 07       	cpc	r25, r21
    5716:	a7 95       	ror	r26
    5718:	1b f4       	brvc	.+6      	; 0x5720 <fmax+0x38>
    571a:	b9 01       	movw	r22, r18
    571c:	ca 01       	movw	r24, r20
    571e:	ba 2f       	mov	r27, r26
    5720:	b6 95       	lsr	r27
    5722:	97 95       	ror	r25
    5724:	08 95       	ret

00005726 <__fp_cmp>:
    5726:	99 0f       	add	r25, r25
    5728:	00 08       	sbc	r0, r0
    572a:	55 0f       	add	r21, r21
    572c:	aa 0b       	sbc	r26, r26
    572e:	e0 e8       	ldi	r30, 0x80	; 128
    5730:	fe ef       	ldi	r31, 0xFE	; 254
    5732:	16 16       	cp	r1, r22
    5734:	17 06       	cpc	r1, r23
    5736:	e8 07       	cpc	r30, r24
    5738:	f9 07       	cpc	r31, r25
    573a:	c0 f0       	brcs	.+48     	; 0x576c <__fp_cmp+0x46>
    573c:	12 16       	cp	r1, r18
    573e:	13 06       	cpc	r1, r19
    5740:	e4 07       	cpc	r30, r20
    5742:	f5 07       	cpc	r31, r21
    5744:	98 f0       	brcs	.+38     	; 0x576c <__fp_cmp+0x46>
    5746:	62 1b       	sub	r22, r18
    5748:	73 0b       	sbc	r23, r19
    574a:	84 0b       	sbc	r24, r20
    574c:	95 0b       	sbc	r25, r21
    574e:	39 f4       	brne	.+14     	; 0x575e <__fp_cmp+0x38>
    5750:	0a 26       	eor	r0, r26
    5752:	61 f0       	breq	.+24     	; 0x576c <__fp_cmp+0x46>
    5754:	23 2b       	or	r18, r19
    5756:	24 2b       	or	r18, r20
    5758:	25 2b       	or	r18, r21
    575a:	21 f4       	brne	.+8      	; 0x5764 <__fp_cmp+0x3e>
    575c:	08 95       	ret
    575e:	0a 26       	eor	r0, r26
    5760:	09 f4       	brne	.+2      	; 0x5764 <__fp_cmp+0x3e>
    5762:	a1 40       	sbci	r26, 0x01	; 1
    5764:	a6 95       	lsr	r26
    5766:	8f ef       	ldi	r24, 0xFF	; 255
    5768:	81 1d       	adc	r24, r1
    576a:	81 1d       	adc	r24, r1
    576c:	08 95       	ret

0000576e <__fp_split3>:
    576e:	57 fd       	sbrc	r21, 7
    5770:	90 58       	subi	r25, 0x80	; 128
    5772:	44 0f       	add	r20, r20
    5774:	55 1f       	adc	r21, r21
    5776:	59 f0       	breq	.+22     	; 0x578e <__fp_splitA+0x10>
    5778:	5f 3f       	cpi	r21, 0xFF	; 255
    577a:	71 f0       	breq	.+28     	; 0x5798 <__fp_splitA+0x1a>
    577c:	47 95       	ror	r20

0000577e <__fp_splitA>:
    577e:	88 0f       	add	r24, r24
    5780:	97 fb       	bst	r25, 7
    5782:	99 1f       	adc	r25, r25
    5784:	61 f0       	breq	.+24     	; 0x579e <__fp_splitA+0x20>
    5786:	9f 3f       	cpi	r25, 0xFF	; 255
    5788:	79 f0       	breq	.+30     	; 0x57a8 <__fp_splitA+0x2a>
    578a:	87 95       	ror	r24
    578c:	08 95       	ret
    578e:	12 16       	cp	r1, r18
    5790:	13 06       	cpc	r1, r19
    5792:	14 06       	cpc	r1, r20
    5794:	55 1f       	adc	r21, r21
    5796:	f2 cf       	rjmp	.-28     	; 0x577c <__fp_split3+0xe>
    5798:	46 95       	lsr	r20
    579a:	f1 df       	rcall	.-30     	; 0x577e <__fp_splitA>
    579c:	08 c0       	rjmp	.+16     	; 0x57ae <__fp_splitA+0x30>
    579e:	16 16       	cp	r1, r22
    57a0:	17 06       	cpc	r1, r23
    57a2:	18 06       	cpc	r1, r24
    57a4:	99 1f       	adc	r25, r25
    57a6:	f1 cf       	rjmp	.-30     	; 0x578a <__fp_splitA+0xc>
    57a8:	86 95       	lsr	r24
    57aa:	71 05       	cpc	r23, r1
    57ac:	61 05       	cpc	r22, r1
    57ae:	08 94       	sec
    57b0:	08 95       	ret

000057b2 <__fp_zero>:
    57b2:	e8 94       	clt

000057b4 <__fp_szero>:
    57b4:	bb 27       	eor	r27, r27
    57b6:	66 27       	eor	r22, r22
    57b8:	77 27       	eor	r23, r23
    57ba:	cb 01       	movw	r24, r22
    57bc:	97 f9       	bld	r25, 7
    57be:	08 95       	ret

000057c0 <__gesf2>:
    57c0:	b2 df       	rcall	.-156    	; 0x5726 <__fp_cmp>
    57c2:	08 f4       	brcc	.+2      	; 0x57c6 <__gesf2+0x6>
    57c4:	8f ef       	ldi	r24, 0xFF	; 255
    57c6:	08 95       	ret

000057c8 <__mulsi3>:
    57c8:	62 9f       	mul	r22, r18
    57ca:	d0 01       	movw	r26, r0
    57cc:	73 9f       	mul	r23, r19
    57ce:	f0 01       	movw	r30, r0
    57d0:	82 9f       	mul	r24, r18
    57d2:	e0 0d       	add	r30, r0
    57d4:	f1 1d       	adc	r31, r1
    57d6:	64 9f       	mul	r22, r20
    57d8:	e0 0d       	add	r30, r0
    57da:	f1 1d       	adc	r31, r1
    57dc:	92 9f       	mul	r25, r18
    57de:	f0 0d       	add	r31, r0
    57e0:	83 9f       	mul	r24, r19
    57e2:	f0 0d       	add	r31, r0
    57e4:	74 9f       	mul	r23, r20
    57e6:	f0 0d       	add	r31, r0
    57e8:	65 9f       	mul	r22, r21
    57ea:	f0 0d       	add	r31, r0
    57ec:	99 27       	eor	r25, r25
    57ee:	72 9f       	mul	r23, r18
    57f0:	b0 0d       	add	r27, r0
    57f2:	e1 1d       	adc	r30, r1
    57f4:	f9 1f       	adc	r31, r25
    57f6:	63 9f       	mul	r22, r19
    57f8:	b0 0d       	add	r27, r0
    57fa:	e1 1d       	adc	r30, r1
    57fc:	f9 1f       	adc	r31, r25
    57fe:	bd 01       	movw	r22, r26
    5800:	cf 01       	movw	r24, r30
    5802:	11 24       	eor	r1, r1
    5804:	08 95       	ret

00005806 <__udivmodqi4>:
    5806:	99 1b       	sub	r25, r25
    5808:	79 e0       	ldi	r23, 0x09	; 9
    580a:	04 c0       	rjmp	.+8      	; 0x5814 <__udivmodqi4_ep>

0000580c <__udivmodqi4_loop>:
    580c:	99 1f       	adc	r25, r25
    580e:	96 17       	cp	r25, r22
    5810:	08 f0       	brcs	.+2      	; 0x5814 <__udivmodqi4_ep>
    5812:	96 1b       	sub	r25, r22

00005814 <__udivmodqi4_ep>:
    5814:	88 1f       	adc	r24, r24
    5816:	7a 95       	dec	r23
    5818:	c9 f7       	brne	.-14     	; 0x580c <__udivmodqi4_loop>
    581a:	80 95       	com	r24
    581c:	08 95       	ret

0000581e <__udivmodhi4>:
    581e:	aa 1b       	sub	r26, r26
    5820:	bb 1b       	sub	r27, r27
    5822:	51 e1       	ldi	r21, 0x11	; 17
    5824:	07 c0       	rjmp	.+14     	; 0x5834 <__udivmodhi4_ep>

00005826 <__udivmodhi4_loop>:
    5826:	aa 1f       	adc	r26, r26
    5828:	bb 1f       	adc	r27, r27
    582a:	a6 17       	cp	r26, r22
    582c:	b7 07       	cpc	r27, r23
    582e:	10 f0       	brcs	.+4      	; 0x5834 <__udivmodhi4_ep>
    5830:	a6 1b       	sub	r26, r22
    5832:	b7 0b       	sbc	r27, r23

00005834 <__udivmodhi4_ep>:
    5834:	88 1f       	adc	r24, r24
    5836:	99 1f       	adc	r25, r25
    5838:	5a 95       	dec	r21
    583a:	a9 f7       	brne	.-22     	; 0x5826 <__udivmodhi4_loop>
    583c:	80 95       	com	r24
    583e:	90 95       	com	r25
    5840:	bc 01       	movw	r22, r24
    5842:	cd 01       	movw	r24, r26
    5844:	08 95       	ret

00005846 <__divmodhi4>:
    5846:	97 fb       	bst	r25, 7
    5848:	09 2e       	mov	r0, r25
    584a:	07 26       	eor	r0, r23
    584c:	0a d0       	rcall	.+20     	; 0x5862 <__divmodhi4_neg1>
    584e:	77 fd       	sbrc	r23, 7
    5850:	04 d0       	rcall	.+8      	; 0x585a <__divmodhi4_neg2>
    5852:	e5 df       	rcall	.-54     	; 0x581e <__udivmodhi4>
    5854:	06 d0       	rcall	.+12     	; 0x5862 <__divmodhi4_neg1>
    5856:	00 20       	and	r0, r0
    5858:	1a f4       	brpl	.+6      	; 0x5860 <__divmodhi4_exit>

0000585a <__divmodhi4_neg2>:
    585a:	70 95       	com	r23
    585c:	61 95       	neg	r22
    585e:	7f 4f       	sbci	r23, 0xFF	; 255

00005860 <__divmodhi4_exit>:
    5860:	08 95       	ret

00005862 <__divmodhi4_neg1>:
    5862:	f6 f7       	brtc	.-4      	; 0x5860 <__divmodhi4_exit>
    5864:	90 95       	com	r25
    5866:	81 95       	neg	r24
    5868:	9f 4f       	sbci	r25, 0xFF	; 255
    586a:	08 95       	ret

0000586c <__udivmodsi4>:
    586c:	a1 e2       	ldi	r26, 0x21	; 33
    586e:	1a 2e       	mov	r1, r26
    5870:	aa 1b       	sub	r26, r26
    5872:	bb 1b       	sub	r27, r27
    5874:	fd 01       	movw	r30, r26
    5876:	0d c0       	rjmp	.+26     	; 0x5892 <__udivmodsi4_ep>

00005878 <__udivmodsi4_loop>:
    5878:	aa 1f       	adc	r26, r26
    587a:	bb 1f       	adc	r27, r27
    587c:	ee 1f       	adc	r30, r30
    587e:	ff 1f       	adc	r31, r31
    5880:	a2 17       	cp	r26, r18
    5882:	b3 07       	cpc	r27, r19
    5884:	e4 07       	cpc	r30, r20
    5886:	f5 07       	cpc	r31, r21
    5888:	20 f0       	brcs	.+8      	; 0x5892 <__udivmodsi4_ep>
    588a:	a2 1b       	sub	r26, r18
    588c:	b3 0b       	sbc	r27, r19
    588e:	e4 0b       	sbc	r30, r20
    5890:	f5 0b       	sbc	r31, r21

00005892 <__udivmodsi4_ep>:
    5892:	66 1f       	adc	r22, r22
    5894:	77 1f       	adc	r23, r23
    5896:	88 1f       	adc	r24, r24
    5898:	99 1f       	adc	r25, r25
    589a:	1a 94       	dec	r1
    589c:	69 f7       	brne	.-38     	; 0x5878 <__udivmodsi4_loop>
    589e:	60 95       	com	r22
    58a0:	70 95       	com	r23
    58a2:	80 95       	com	r24
    58a4:	90 95       	com	r25
    58a6:	9b 01       	movw	r18, r22
    58a8:	ac 01       	movw	r20, r24
    58aa:	bd 01       	movw	r22, r26
    58ac:	cf 01       	movw	r24, r30
    58ae:	08 95       	ret

000058b0 <__tablejump2__>:
    58b0:	ee 0f       	add	r30, r30
    58b2:	ff 1f       	adc	r31, r31

000058b4 <__tablejump__>:
    58b4:	05 90       	lpm	r0, Z+
    58b6:	f4 91       	lpm	r31, Z+
    58b8:	e0 2d       	mov	r30, r0
    58ba:	09 94       	ijmp

000058bc <_exit>:
    58bc:	f8 94       	cli

000058be <__stop_program>:
    58be:	ff cf       	rjmp	.-2      	; 0x58be <__stop_program>
