config AddSubCmpVerilog;
  design work.AddSubCmp;
  default liblist work;
endconfig
config AddSubCmpTV1Verilog;
  design work.AddSubCmp_TV1;
  default liblist work;
endconfig
