<module name="CKGEN_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKSEL_SYSCLK1" acronym="CM_CLKSEL_SYSCLK1" offset="0x0" width="32" description="Select the SYS CLK for SYSCLK1_32K_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="SYSCLK_DIV_6" token="CLKSEL_0" description="Select SYS_CLK divided by 6"/>
      <bitenum value="1" id="SYSCLK_DIV_10" token="CLKSEL_1" description="Select SYS_CLK divided by 10"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_WKUPAON" acronym="CM_CLKSEL_WKUPAON" offset="0x8" width="32" description="Control the functional clock source of WKUPAON, PRM and Smart Reflex functional clock.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Select the clock source for WKUPAON_ICLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1 for WKUPAON_ICLK"/>
      <bitenum value="1" id="SEL_ABE_X1_LP_CLK" token="CLKSEL_1" description="Selects ABE_LP_CLK for WKUPAON_ICLK"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ABE_PLL_REF" acronym="CM_CLKSEL_ABE_PLL_REF" offset="0xC" width="32" description="Control the source of the reference clock for DPLL_ABE">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Select the source for the DPLL_ABE reference clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects ABE_DPLL_SYS_CLK for ABE_DPLL_CLK"/>
      <bitenum value="1" id="SEL_SYS_32K" token="CLKSEL_1" description="Selects FUNC_32K_CLK for ABE_DPLL_CLK"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_SYS" acronym="CM_CLKSEL_SYS" offset="0x10" width="32" description="ROM code sets the SYS_CLK configuration corresponding to the frequency of SYS_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="System clock input selection." range="" rwaccess="RW">
      <bitenum value="0" id="UNSET" token="SYS_CLKSEL_0" description="Uninitialized"/>
      <bitenum value="1" id="_12_MHZ" token="SYS_CLKSEL_1" description="Input clock is 12 MHz"/>
      <bitenum value="2" id="RESERVED" token="SYS_CLKSEL_2" description="Input clock is 20 MHz"/>
      <bitenum value="3" id="_16_8_MHZ" token="SYS_CLKSEL_3" description="Input clock is 16.8 MHz"/>
      <bitenum value="4" id="_19_2_MHZ" token="SYS_CLKSEL_4" description="Input clock is 19.2 MHz"/>
      <bitenum value="5" id="_26_MHZ" token="SYS_CLKSEL_5" description="Input clock is 26 MHz"/>
      <bitenum value="6" id="RESERVED1" token="SYS_CLKSEL_6" description="Input clock is 27 MHz"/>
      <bitenum value="7" id="_38_4_MHZ" token="SYS_CLKSEL_7" description="Input clock is 38.4 MHz"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ABE_PLL_BYPAS" acronym="CM_CLKSEL_ABE_PLL_BYPAS" offset="0x14" width="32" description="Control the source of the bypass clock for DPLL_ABE">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Control the source of the bypass clock for DPLL_ABE" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects ABE_DPLL_SYS_CLK for ABE_DPLL_BYPASS_CLK"/>
      <bitenum value="1" id="SEL_ABE_X1_LP_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK for ABE_DPLL_BYPASS_CLK"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ABE_PLL_SYS" acronym="CM_CLKSEL_ABE_PLL_SYS" offset="0x18" width="32" description="Control the source of the SYS clock for DPLL_ABE">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Select the SYS clock for the DPLL_ABE reference and bypass clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects SYS_CLK2"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ABE_24M" acronym="CM_CLKSEL_ABE_24M" offset="0x1C" width="32" description="Select the ABE_24M_FCLK for TIMERS subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="SYSCLK_DIV_8" token="CLKSEL_0" description="Select SYS_CLK divided by 8"/>
      <bitenum value="1" id="SYSCLK_DIV_16" token="CLKSEL_1" description="Select SYS_CLK divided by 16"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ABE_SYS" acronym="CM_CLKSEL_ABE_SYS" offset="0x20" width="32" description="Select the SYS CLK for IPU subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="SYSCLK_DIV_1" token="CLKSEL_0" description="Select SYS_CLK divided by 1"/>
      <bitenum value="1" id="SYSCLK_DIV_2" token="CLKSEL_1" description="Select SYS_CLK divided by 2 Must be used for SYS_CLK 26MHz"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_HDMI_MCASP_AUX" acronym="CM_CLKSEL_HDMI_MCASP_AUX" offset="0x24" width="32" description="Select the HDMI_CLK for MCASP subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select HDMI_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select HDMI_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select HDMI_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select HDMI_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select HDMI_CLK divided by 16"/>
      <bitenum value="5" id="RESERVED" token="CLKSEL_5" description="Reserved"/>
      <bitenum value="6" id="RESERVED1" token="CLKSEL_6" description="Reserved"/>
      <bitenum value="7" id="RESERVED2" token="CLKSEL_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_HDMI_TIMER" acronym="CM_CLKSEL_HDMI_TIMER" offset="0x28" width="32" description="Select the HDMI_CLK for TIMER subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select HDMI_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select HDMI_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select HDMI_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select HDMI_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select HDMI_CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_22" token="CLKSEL_5" description="Select HDMI_CLK divided by 22"/>
      <bitenum value="6" id="CLK_DIV_32" token="CLKSEL_6" description="Select HDMI_CLK divided by 32"/>
      <bitenum value="7" id="RESERVED" token="CLKSEL_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_MCASP_SYS" acronym="CM_CLKSEL_MCASP_SYS" offset="0x2C" width="32" description="Select the SYS CLK for ABE_24M_FCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="SYSCLK_DIV_8" token="CLKSEL_0" description="Select SYS_CLK divided by 8"/>
      <bitenum value="1" id="SYSCLK_DIV_16" token="CLKSEL_1" description="Select SYS_CLK divided by 16"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_MLBP_MCASP" acronym="CM_CLKSEL_MLBP_MCASP" offset="0x30" width="32" description="Select the MLBP_CLK for MCASP subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select MLBP_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select MLBP_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select MLBP_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select MLBP_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select MLBP_CLK divided by 16"/>
      <bitenum value="5" id="RESERVED" token="CLKSEL_5" description="RESERVED"/>
      <bitenum value="6" id="RESERVED1" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED2" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_MLB_MCASP" acronym="CM_CLKSEL_MLB_MCASP" offset="0x34" width="32" description="Select the MLB_CLK for MCASP subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select MLB_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select MLB_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select MLB_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select MLB_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select MLB_CLK divided by 16"/>
      <bitenum value="5" id="RESERVED" token="CLKSEL_5" description="RESERVED"/>
      <bitenum value="6" id="RESEREVD1" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED2" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX" acronym="CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX" offset="0x38" width="32" description="Select the PER_ABE_X1_GFCLK_CLK for MCASP subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select PER_ABE_X1_GFCLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select PER_ABE_X1_GFCLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select PER_ABE_X1_GFCLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select PER_ABE_X1_GFCLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select PER_ABE_X1_GFCLK divided by 16"/>
      <bitenum value="5" id="RESERVED" token="CLKSEL_5" description="Reserved"/>
      <bitenum value="6" id="RESERVED1" token="CLKSEL_6" description="Reserved"/>
      <bitenum value="7" id="RESERVED2" token="CLKSEL_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_SYS_CLK1_32K" acronym="CM_CLKSEL_SYS_CLK1_32K" offset="0x40" width="32" description="Control the source of the SYS clock for GPIO, WD _TIMER,KBD.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Select the SYS clock for the DPLL_ABE reference and bypass clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK32K" token="CLKSEL_1" description="Selects SYS_CLK32K"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_TIMER_SYS" acronym="CM_CLKSEL_TIMER_SYS" offset="0x44" width="32" description="Select the SYS_CLK1 for TIMERS subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="SYSCLK_DIV_1" token="CLKSEL_0" description="Select SYS_CLK1 divided by 1"/>
      <bitenum value="1" id="SYSCLK_DIV_2" token="CLKSEL_1" description="Select SYS_CLK1 divided by 2"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_VIDEO1_MCASP_AUX" acronym="CM_CLKSEL_VIDEO1_MCASP_AUX" offset="0x48" width="32" description="Select the VIDEO1_CLK for MCASP subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select VIDEO1_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select VIDEO1_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select VIDEO1_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select VIDEO1_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select VIDEO1_CLK divided by 16"/>
      <bitenum value="5" id="RESERVED" token="CLKSEL_5" description="Reserved"/>
      <bitenum value="6" id="RESERVED1" token="CLKSEL_6" description="Reserved"/>
      <bitenum value="7" id="RESERVED2" token="CLKSEL_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_VIDEO1_TIMER" acronym="CM_CLKSEL_VIDEO1_TIMER" offset="0x4C" width="32" description="Select the VIDEO1_CLK for TIMER subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select VIDEO1_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select VIDEO1_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select VIDEO1_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select VIDEO1_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select VIDEO1_CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_22" token="CLKSEL_5" description="Select VIDEO1_CLK divided by 22"/>
      <bitenum value="6" id="CLK_DIV_32" token="CLKSEL_6" description="Select VIDEO1_CLK divided by 32"/>
      <bitenum value="7" id="RESERVED" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_VIDEO2_MCASP_AUX" acronym="CM_CLKSEL_VIDEO2_MCASP_AUX" offset="0x50" width="32" description="Select the VIDEO2_CLK for MCASP subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select VIDEO2_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select VIDEO2_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select VIDEO2_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select VIDEO2_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select VIDEO2_CLK divided by 16"/>
      <bitenum value="5" id="RESERVED" token="CLKSEL_5" description="Reserved"/>
      <bitenum value="6" id="RESERVED1" token="CLKSEL_6" description="Reserved"/>
      <bitenum value="7" id="RESERVED2" token="CLKSEL_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_VIDEO2_TIMER" acronym="CM_CLKSEL_VIDEO2_TIMER" offset="0x54" width="32" description="Select the VIDEO2_CLK for TIMER subsystems. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select VIDEO2_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select VIDEO2_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select VIDEO2_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select VIDEO2_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select VIDEO2_CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_22" token="CLKSEL_5" description="Select VIDEO2_CLK divided by 22"/>
      <bitenum value="6" id="CLK_DIV_32" token="CLKSEL_6" description="Select VIDEO2_CLK divided by 32"/>
      <bitenum value="7" id="RESERVED" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_CLKOUTMUX0" acronym="CM_CLKSEL_CLKOUTMUX0" offset="0x58" width="32" description="Control the source of the CLKOUTMUX0_CLK.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="5" begin="4" end="0" resetval="0x0" description="Select the source clock for CLKOUTMUX0_CLK.0x15-0x1F: RESERVED enum=RESERVED9 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects divided version of SYS_CLK1.See"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects divided version of EVE_GFCLKCM_CLKSEL_EVE_GFCLK_CLKOUTMUXSee"/>
      <bitenum value="2" id="SEL_DPLL_ABE_CLKOUT" token="CLKSEL_2" description="Selects divided version of PER_ABE_X1_GFCLKSee"/>
      <bitenum value="3" id="SEL_DPLL_MPU_CLKOUT" token="CLKSEL_3" description="Selects divided version of MPU_GCLKSee"/>
      <bitenum value="4" id="SEL_DPLL_DSP_CLKOUT" token="CLKSEL_4" description="Selects divided version of DSP_GFCLKSee"/>
      <bitenum value="5" id="SEL_DPLL_IVA_CLKOUT" token="CLKSEL_5" description="Selects divided version of IVA_GCLKSee"/>
      <bitenum value="6" id="SEL_DPLL_GPU_CLKOUT" token="CLKSEL_6" description="Selects divided version of GPU_GCLKSee"/>
      <bitenum value="7" id="SEL_DPLL_CORE_CLKOUT" token="CLKSEL_7" description="Selects divided version of CORE_DPLL_OUT_CLKSee"/>
      <bitenum value="8" id="SEL_DPLL_DDR_CLKOUT" token="CLKSEL_8" description="Selects divided version of EMIF_PHY_GCLKSee"/>
      <bitenum value="9" id="SEL_DPLL_GMAC_CLKOUT" token="CLKSEL_9" description="Selects divided version of GMAC_250M_CLKSee"/>
      <bitenum value="10" id="SEL_VIDEO2_CLKOUT" token="CLKSEL_10" description="Selects divided version of VIDEO2_CLK CM_CLKSEL_VIDEO2_CLK_CLKOUTMUXSee"/>
      <bitenum value="11" id="SEL_VIDEO1_CLKOUT" token="CLKSEL_11" description="Selects divided version of VIDEO1_CLKSee"/>
      <bitenum value="12" id="SEL_HDMI_CLKOUT" token="CLKSEL_12" description="Selects divided version of HDMI_CLKSee"/>
      <bitenum value="13" id="SEL_DPLL_PER_CLKOUT" token="CLKSEL_13" description="Selects divided version of FUNC_96M_AON_CLKSee"/>
      <bitenum value="14" id="SEL_DPLL_USB_CLKOUT" token="CLKSEL_14" description="Selects divided version of L3INIT_480M_GFCLKSee"/>
      <bitenum value="15" id="SEL_DPLL_USB_OTG_CLKOUT" token="CLKSEL_15" description="Selects divided version of USB_OTG_CLKSee"/>
      <bitenum value="16" id="SEL_DPLL_SATA_CLKOUT" token="CLKSEL_16" description="Selects divided version of SATA_CLKSee"/>
      <bitenum value="17" id="SEL_DPLL_PCIE2_CLKOUT" token="CLKSEL_17" description="Selects divided version of PCIE_M2_CLKSee"/>
      <bitenum value="18" id="SEL_DPLL_PCIE1_CLKOUT" token="CLKSEL_18" description="Selects divided version of APLL_PCIE_M2_CLKSee"/>
      <bitenum value="19" id="SEL_DPLL_DEBUG_CLKOUT" token="CLKSEL_19" description="Selects divided version of EMU_CLKSee"/>
      <bitenum value="20" id="SEL_RC_CLK" token="CLKSEL_20" description="Selects divided version of OSC_32K_CLKSee"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_CLKOUTMUX1" acronym="CM_CLKSEL_CLKOUTMUX1" offset="0x5C" width="32" description="Control the source of the CLKOUTMUX1_CLK.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="5" begin="4" end="0" resetval="0x0" description="Select the source clock for CLKOUTMUX1_CLK.0x16-0x1F: RESERVED enum=RESERVED9 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects divided version of SYS_CLK1.See"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects divided version of SYS_CLK2See"/>
      <bitenum value="2" id="SEL_DPLL_ABE_CLKOUT" token="CLKSEL_2" description="Selects divided version of PER_ABE_X1_GFCLKSee"/>
      <bitenum value="3" id="SEL_DPLL_MPU_CLKOUT" token="CLKSEL_3" description="Selects divided version of MPU_GCLKSee"/>
      <bitenum value="4" id="SEL_DPLL_DSP_CLKOUT" token="CLKSEL_4" description="Selects divided version of DSP_GFCLKSee"/>
      <bitenum value="5" id="SEL_DPLL_IVA_CLKOUT" token="CLKSEL_5" description="Selects divided version of IVA_GCLKSee"/>
      <bitenum value="6" id="SEL_DPLL_GPU_CLKOUT" token="CLKSEL_6" description="Selects divided version of GPU_GCLKSee"/>
      <bitenum value="7" id="SEL_DPLL_CORE_CLKOUT" token="CLKSEL_7" description="Selects divided version of CORE_DPLL_OUT_CLKSee"/>
      <bitenum value="8" id="SEL_DPLL_DDR_CLKOUT" token="CLKSEL_8" description="Selects divided version of EMIF_PHY_GCLKSee"/>
      <bitenum value="9" id="SEL_DPLL_GMAC_CLKOUT" token="CLKSEL_9" description="Selects divided version of GMAC_250M_CLKSee"/>
      <bitenum value="10" id="SEL_VIDEO2_CLKOUT" token="CLKSEL_10" description="Selects divided version of VIDEO2_CLK CM_CLKSEL_VIDEO2_CLK_CLKOUTMUXSee"/>
      <bitenum value="11" id="SEL_VIDEO1_CLKOUT" token="CLKSEL_11" description="Selects divided version of VIDEO1_CLKSee"/>
      <bitenum value="12" id="SEL_HDMI_CLKOUT" token="CLKSEL_12" description="Selects divided version of HDMI_CLKSee"/>
      <bitenum value="13" id="SEL_DPLL_PER_CLKOUT" token="CLKSEL_13" description="Selects divided version of FUNC_96M_AON_CLKSee"/>
      <bitenum value="14" id="SEL_DPLL_USB_CLKOUT" token="CLKSEL_14" description="Selects divided version of L3INIT_480M_GFCLKSee"/>
      <bitenum value="15" id="SEL_DPLL_USB_OTG_CLKOUT" token="CLKSEL_15" description="Selects divided version of USB_OTG_CLKSee"/>
      <bitenum value="16" id="SEL_DPLL_SATA_CLKOUT" token="CLKSEL_16" description="Selects divided version of SATA_CLKSee"/>
      <bitenum value="17" id="SEL_DPLL_PCIE2_CLKOUT" token="CLKSEL_17" description="Selects divided version of PCIE_M2_CLKSee"/>
      <bitenum value="18" id="SEL_DPLL_PCIE1_CLKOUT" token="CLKSEL_18" description="Selects divided version of APLL_PCIE_M2_CLKSee"/>
      <bitenum value="19" id="SEL_DPLL_DEBUG_CLKOUT" token="CLKSEL_19" description="Selects divided version of EMU_CLKSee"/>
      <bitenum value="20" id="SEL_RC_CLK" token="CLKSEL_20" description="Selects divided version of OSC_32K_CLKSee"/>
      <bitenum value="21" id="SEL_DPLL_EVE_CLKOUT" token="CLKSEL_21" description="Selects divided version of EVE_GFCLK CM_CLKSEL_EVE_GFCLK_CLKOUTMUXSee"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_CLKOUTMUX2" acronym="CM_CLKSEL_CLKOUTMUX2" offset="0x60" width="32" description="Control the source of the CLKOUTMUX2_CLK.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="5" begin="4" end="0" resetval="0x0" description="Select the source clock for CLKOUTMUX2_CLK.0x16-0x1F: RESERVED enum=RESERVED9 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects divided version of SYS_CLK1.See"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects divided version of SYS_CLK2See"/>
      <bitenum value="2" id="SEL_DPLL_ABE_CLKOUT" token="CLKSEL_2" description="Selects divided version of PER_ABE_X1_GFCLKSee"/>
      <bitenum value="3" id="SEL_DPLL_MPU_CLKOUT" token="CLKSEL_3" description="Selects divided version of MPU_GCLKSee"/>
      <bitenum value="4" id="SEL_DPLL_DSP_CLKOUT" token="CLKSEL_4" description="Selects divided version of DSP_GFCLKSee"/>
      <bitenum value="5" id="SEL_DPLL_IVA_CLKOUT" token="CLKSEL_5" description="Selects divided version of IVA_GCLKSee"/>
      <bitenum value="6" id="SEL_DPLL_GPU_CLKOUT" token="CLKSEL_6" description="Selects divided version of GPU_GCLKSee"/>
      <bitenum value="7" id="SEL_DPLL_CORE_CLKOUT" token="CLKSEL_7" description="Selects divided version of CORE_DPLL_OUT_CLKSee"/>
      <bitenum value="8" id="SEL_DPLL_DDR_CLKOUT" token="CLKSEL_8" description="Selects divided version of EMIF_PHY_GCLKSee"/>
      <bitenum value="9" id="SEL_DPLL_GMAC_CLKOUT" token="CLKSEL_9" description="Selects divided version of GMAC_250M_CLKSee"/>
      <bitenum value="10" id="SEL_VIDEO2_CLKOUT" token="CLKSEL_10" description="Selects divided version of VIDEO2_CLKCM_CLKSEL_VIDEO2_CLK_CLKOUTMUXSee"/>
      <bitenum value="11" id="SEL_VIDEO1_CLKOUT" token="CLKSEL_11" description="Selects divided version of VIDEO1_CLKSee"/>
      <bitenum value="12" id="SEL_HDMI_CLKOUT" token="CLKSEL_12" description="Selects divided version of HDMI_CLKSee"/>
      <bitenum value="13" id="SEL_DPLL_PER_CLKOUT" token="CLKSEL_13" description="Selects divided version of FUNC_96M_AON_CLKSee"/>
      <bitenum value="14" id="SEL_DPLL_USB_CLKOUT" token="CLKSEL_14" description="Selects divided version of L3INIT_480M_GFCLKSee"/>
      <bitenum value="15" id="SEL_DPLL_USB_OTG_CLKOUT" token="CLKSEL_15" description="Selects divided version of USB_OTG_CLKSee"/>
      <bitenum value="16" id="SEL_DPLL_SATA_CLKOUT" token="CLKSEL_16" description="Selects divided version of SATA_CLKSee"/>
      <bitenum value="17" id="SEL_DPLL_PCIE2_CLKOUT" token="CLKSEL_17" description="Selects divided version of PCIE_M2_CLKSee"/>
      <bitenum value="18" id="SEL_DPLL_PCIE1_CLKOUT" token="CLKSEL_18" description="Selects divided version of APLL_PCIE_M2_CLKSee"/>
      <bitenum value="19" id="SEL_DPLL_DEBUG_CLKOUT" token="CLKSEL_19" description="Selects divided version of EMU_CLKSee"/>
      <bitenum value="20" id="SEL_RC_CLK" token="CLKSEL_20" description="Selects divided version of OSC_32K_CLKSee"/>
      <bitenum value="21" id="SEL_DPLL_EVE_CLKOUT" token="CLKSEL_21" description="Selects divided version of EVE_GFCLK CM_CLKSEL_EVE_GFCLK_CLKOUTMUXSee"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_HDMI_PLL_SYS" acronym="CM_CLKSEL_HDMI_PLL_SYS" offset="0x64" width="32" description="Control the source of the SYS clock for DPLL_HDMI">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Select the SYS clock for the DPLL_HDMI" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects SYS_CLK2"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_VIDEO1_PLL_SYS" acronym="CM_CLKSEL_VIDEO1_PLL_SYS" offset="0x68" width="32" description="Control the source of the SYS clock for DPLL_VIDEO1">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Select the SYS clock for the DPLL_VIDEO1." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects SYS_CLK2"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_VIDEO2_PLL_SYS" acronym="CM_CLKSEL_VIDEO2_PLL_SYS" offset="0x6C" width="32" description="Control the source of the SYS clock for DPLL_VIDEO1">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Select the SYS clock for the DPLL_VIDEO2." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects SYS_CLK2"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ABE_CLK_DIV" acronym="CM_CLKSEL_ABE_CLK_DIV" offset="0x70" width="32" description="Select the ABE_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="RESERVED" token="CLKSEL_5" description="RESERVED"/>
      <bitenum value="6" id="RESERVED1" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED2" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ABE_GICLK_DIV" acronym="CM_CLKSEL_ABE_GICLK_DIV" offset="0x74" width="32" description="Select the ABE_GICLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_AESS_FCLK_DIV" acronym="CM_CLKSEL_AESS_FCLK_DIV" offset="0x78" width="32" description="Select the AESS_FCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_EVE_CLK" acronym="CM_CLKSEL_EVE_CLK" offset="0x80" width="32" description="Control the source of the EVE_CLK for EVE1, EVE2, EVE3, EVE4">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Select the EVE_CLK for EVE1, EVE2, EVE3, EVE4" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_EVE_GFCLK" token="CLKSEL_0" description="Selects clock from DPLL_EVE"/>
      <bitenum value="1" id="SEL_EVE_GCLK" token="CLKSEL_1" description="Selects clock from DPLL_DSP"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX" acronym="CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX" offset="0x84" width="32" description="Select the USB_OTG_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="SELECT CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX" acronym="CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX" offset="0x88" width="32" description="Select the CORE_DPLL_OUT_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DSP_GFCLK_CLKOUTMUX" acronym="CM_CLKSEL_DSP_GFCLK_CLKOUTMUX" offset="0x8C" width="32" description="Select the DSP_GFCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX" acronym="CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX" offset="0x90" width="32" description="Select the EMIF_PHY_GCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_EMU_CLK_CLKOUTMUX" acronym="CM_CLKSEL_EMU_CLK_CLKOUTMUX" offset="0x94" width="32" description="Select the EMU_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX" acronym="CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX" offset="0x98" width="32" description="Select the FUNC_96M_AON_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX" acronym="CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX" offset="0x9C" width="32" description="Select the GMAC_250M_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_GPU_GCLK_CLKOUTMUX" acronym="CM_CLKSEL_GPU_GCLK_CLKOUTMUX" offset="0xA0" width="32" description="Select the GPU_GCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_HDMI_CLK_CLKOUTMUX" acronym="CM_CLKSEL_HDMI_CLK_CLKOUTMUX" offset="0xA4" width="32" description="Select the HDMI_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_IVA_GCLK_CLKOUTMUX" acronym="CM_CLKSEL_IVA_GCLK_CLKOUTMUX" offset="0xA8" width="32" description="Select the IVA_GCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX" acronym="CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX" offset="0xAC" width="32" description="Select the L3INIT_480M_GFCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_MPU_GCLK_CLKOUTMUX" acronym="CM_CLKSEL_MPU_GCLK_CLKOUTMUX" offset="0xB0" width="32" description="Select the MPU_GCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_PCIE1_CLK_CLKOUTMUX" acronym="CM_CLKSEL_PCIE1_CLK_CLKOUTMUX" offset="0xB4" width="32" description="Select the PCIE1_DCLK, where APLL_PCIE_M2_CLK is the source clock of PCIE1_DCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select APLL_PCIE_M2_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select APLL_PCIE_M2_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select APLL_PCIE_M2_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select APLL_PCIE_M2_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select APLL_PCIE_M2_CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select APLL_PCIE_M2_CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_PCIE2_CLK_CLKOUTMUX" acronym="CM_CLKSEL_PCIE2_CLK_CLKOUTMUX" offset="0xB8" width="32" description="Select the PCIE2_DCLK, where PCIE_M2_CLK is the source clock of PCIE2_DCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select PCIE_M2_CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select PCIE_M2_CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select PCIE_M2_CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select PCIE_M2_CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select PCIE_M2_CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select PCIE_M2_CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX" acronym="CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX" offset="0xBC" width="32" description="Select the PER_ABE_X1_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_SATA_CLK_CLKOUTMUX" acronym="CM_CLKSEL_SATA_CLK_CLKOUTMUX" offset="0xC0" width="32" description="Select the SATA_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_OSC_32K_CLK_CLKOUTMUX" acronym="CM_CLKSEL_OSC_32K_CLK_CLKOUTMUX" offset="0xC4" width="32" description="Select the OSC_32K_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="Select CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_SYS_CLK1_CLKOUTMUX" acronym="CM_CLKSEL_SYS_CLK1_CLKOUTMUX" offset="0xC8" width="32" description="Select the SYS_CLK1. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="SELECT CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_SYS_CLK2_CLKOUTMUX" acronym="CM_CLKSEL_SYS_CLK2_CLKOUTMUX" offset="0xCC" width="32" description="Select the SYS_CLK2. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="SELECT CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX" acronym="CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX" offset="0xD0" width="32" description="Select the VIDEO1_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="SELECT CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX" acronym="CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX" offset="0xD4" width="32" description="Select the VIDEO2_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="SELECT CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ABE_LP_CLK" acronym="CM_CLKSEL_ABE_LP_CLK" offset="0xD8" width="32" description="Select the ABE_LP_CLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_16" token="CLKSEL_0" description="Select CLK divided by 16"/>
      <bitenum value="1" id="CLK_DIV_32" token="CLKSEL_1" description="Select CLK divided by 32"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_ADC_GFCLK" acronym="CM_CLKSEL_ADC_GFCLK" offset="0xDC" width="32" description="Control the source of the ADC_GFCLK clock for">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="2" begin="1" end="0" resetval="0x0" description="Select the SYS clock for the DPLL_ABE reference and bypass clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects SYS_CLK2"/>
      <bitenum value="2" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_2" description="Selects SYS_CLK1_32K_CLK"/>
      <bitenum value="3" id="RESERVED" token="CLKSEL_3" description="RESERVED"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_EVE_GFCLK_CLKOUTMUX" acronym="CM_CLKSEL_EVE_GFCLK_CLKOUTMUX" offset="0xE0" width="32" description="Select the EVE_GFCLK. [warm reset insensitive]">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_DIV_1" token="CLKSEL_0" description="Select CLK divided by 1"/>
      <bitenum value="1" id="CLK_DIV_2" token="CLKSEL_1" description="Select CLK divided by 2"/>
      <bitenum value="2" id="CLK_DIV_4" token="CLKSEL_2" description="Select CLK divided by 4"/>
      <bitenum value="3" id="CLK_DIV_8" token="CLKSEL_3" description="Select CLK divided by 8"/>
      <bitenum value="4" id="CLK_DIV_16" token="CLKSEL_4" description="Select CLK divided by 16"/>
      <bitenum value="5" id="CLK_DIV_32" token="CLKSEL_5" description="SELECT CLK divided by 32"/>
      <bitenum value="6" id="RESERVED" token="CLKSEL_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED1" token="CLKSEL_7" description="RESERVED"/>
    </bitfield>
  </register>
</module>
