digraph "CFG for 'dropoutTrain' function" {
	label="CFG for 'dropoutTrain' function";

	Node0x5fc2810 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %8 = bitcast i8 addrspace(4)* %7 to i32 addrspace(4)*\l  %9 = load i32, i32 addrspace(4)* %8, align 4, !tbaa !4\l  %10 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !13, !invariant.load\l... !14\l  %13 = zext i16 %12 to i32\l  %14 = udiv i32 %9, %13\l  %15 = mul i32 %14, %13\l  %16 = icmp ugt i32 %9, %15\l  %17 = zext i1 %16 to i32\l  %18 = add i32 %14, %17\l  %19 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 16\l  %20 = bitcast i8 addrspace(4)* %19 to i32 addrspace(4)*\l  %21 = load i32, i32 addrspace(4)* %20, align 8, !tbaa !15\l  %22 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %23 = bitcast i8 addrspace(4)* %22 to i16 addrspace(4)*\l  %24 = load i16, i16 addrspace(4)* %23, align 2, !range !13, !invariant.load\l... !14\l  %25 = zext i16 %24 to i32\l  %26 = udiv i32 %21, %25\l  %27 = mul i32 %26, %25\l  %28 = icmp ugt i32 %21, %27\l  %29 = zext i1 %28 to i32\l  %30 = add i32 %26, %29\l  %31 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !16\l  %32 = mul i32 %30, %31\l  %33 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %34 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %35 = add i32 %32, %33\l  %36 = mul i32 %35, %18\l  %37 = add i32 %36, %34\l  %38 = sext i32 %37 to i64\l  %39 = icmp slt i64 %38, %4\l  br i1 %39, label %40, label %49\l|{<s0>T|<s1>F}}"];
	Node0x5fc2810:s0 -> Node0x5fc65d0;
	Node0x5fc2810:s1 -> Node0x5fc6660;
	Node0x5fc65d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%40:\l40:                                               \l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 %38\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !17,\l... !amdgpu.noclobber !14\l  %43 = fcmp contract ogt float %42, %3\l  %44 = uitofp i1 %43 to float\l  store float %44, float addrspace(1)* %41, align 4, !tbaa !17\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %38\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !17\l  %47 = fmul contract float %46, %44\l  %48 = getelementptr inbounds float, float addrspace(1)* %2, i64 %38\l  store float %47, float addrspace(1)* %48, align 4, !tbaa !17\l  br label %49\l}"];
	Node0x5fc65d0 -> Node0x5fc6660;
	Node0x5fc6660 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
