GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\baud_rate_generator.v'
WARN  (EX3801) : Parameter 'MAX_RATE_RX' becomes localparam in 'baud_rate_generator' with formal parameter declaration list("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\baud_rate_generator.v":14)
WARN  (EX3801) : Parameter 'MAX_RATE_TX' becomes localparam in 'baud_rate_generator' with formal parameter declaration list("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\baud_rate_generator.v":15)
WARN  (EX3801) : Parameter 'RX_CNT_WIDTH' becomes localparam in 'baud_rate_generator' with formal parameter declaration list("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\baud_rate_generator.v":16)
WARN  (EX3801) : Parameter 'TX_CNT_WIDTH' becomes localparam in 'baud_rate_generator' with formal parameter declaration list("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\baud_rate_generator.v":17)
Analyzing Verilog file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart.v'
Analyzing Verilog file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_receiver.v'
Analyzing included file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_states.vh'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_receiver.v":7)
Back to file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_receiver.v'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_receiver.v":7)
WARN  (EX2810) : Extra semicolon in $unit (global) scope("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_receiver.v":116)
Analyzing Verilog file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_states.vh'
Analyzing Verilog file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_transmitter.v'
Analyzing included file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_states.vh'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_transmitter.v":6)
Back to file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_transmitter.v'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_transmitter.v":6)
Compiling module 'Uart'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart.v":6)
Compiling module 'baud_rate_generator'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\baud_rate_generator.v":5)
Compiling module 'uart_receiver'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_receiver.v":10)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_receiver.v":103)
Compiling module 'uart_transmitter'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\src\uart_transmitter.v":9)
NOTE  (EX0101) : Current top module is "Uart"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\impl\gwsynthesis\lab_4.vg" completed
[100%] Generate report file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_4\impl\gwsynthesis\lab_4_syn.rpt.html" completed
GowinSynthesis finish
