$date
	Sun Apr  5 13:39:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test $end
$var wire 1 ! D $end
$var wire 1 " C $end
$var reg 3 # A [2:0] $end
$var reg 3 $ B [2:0] $end
$scope module uut $end
$var wire 3 % A [2:0] $end
$var wire 3 & B [2:0] $end
$var wire 1 " C $end
$var wire 1 ! D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 &
b11 %
b111 $
b11 #
1"
0!
$end
#1000
1"
b10 $
b10 &
#2000
0!
b110 $
b110 &
b111 #
b111 %
#3000
0"
b111 $
b111 &
#4000
b11 $
b11 &
b11 #
b11 %
#5000
1!
b111 #
b111 %
#6000
b10 #
b10 %
#7000
0"
b110 #
b110 %
b111 $
b111 &
#8000
