h Vdd!
l GND!
vector Q Out3 Out2 Out1 Out0
vector SR_IN In3 In2 In1 In0 
vector S Ctrl1 Ctrl0
ana CLK CLR S SR_IN SL SR Q
l CLK
h CLR
setvector S 00
setvector SR_IN 0000
l SL
l SR
s
h CLK
h CLR
setvector S 00
setvector SR_IN 0000
l SL
l SR
s
l CLK
h CLR
setvector S 00
setvector SR_IN 0000
l SL
l SR
s
h CLK
h CLR
setvector S 00
setvector SR_IN 0000
l SL
l SR
s
h CLK
l CLR
setvector S 11
setvector SR_IN 1111
l SL
l SR
s
l CLK
l CLR
setvector S 01
setvector SR_IN 1111
h SL
l SR
s
h CLK
l CLR
setvector S 01
setvector SR_IN 1111
h SL
l SR
s
l CLK
l CLR
setvector S 01
setvector SR_IN 1111
h SL
l SR
s
l CLK
l CLR
setvector S 11
setvector SR_IN 1010
l SL
l SR
s
h CLK
l CLR
setvector S 11
setvector SR_IN 1010
l SL
l SR
s
l CLK
l CLR
setvector S 10
setvector SR_IN 1111
h SL
l SR
s
h CLK
l CLR
setvector S 10
setvector SR_IN 1010
l SL
h SR
s
l CLK
l CLR
setvector S 10
setvector SR_IN 1111
h SL
l SR
s
h CLK
l CLR
setvector S 10
setvector SR_IN 1010
l SL
h SR
s
l CLK
l CLR
setvector S 00
setvector SR_IN 1010
l SL
h SR
s
h CLK
l CLR
setvector S 00
setvector SR_IN 1010
l SL
h SR
s
l CLK
h CLR
setvector S 00
setvector SR_IN 1010
l SL
h SR
s
h CLK
h CLR
setvector S 00
setvector SR_IN 1010
l SL
h SR
s
s
stepsize 2
s