<HTML><HEAD><TITLE>Manpage of GCC</TITLE>
</HEAD><BODY>
<A NAME="lbAT">&nbsp;</A>
<H2>Specifying Target Machine and Compiler Version</H2>

<A NAME="ixAWW"></A>
The usual way to run <FONT SIZE="-1">GCC</FONT> is to run the executable called <I>gcc</I>, or
<I>&lt;machine&gt;-gcc</I> when cross-compiling, or
<I>&lt;machine&gt;-gcc-&lt;version&gt;</I> to run a version other than the one that
was installed last.  Sometimes this is inconvenient, so <FONT SIZE="-1">GCC</FONT> provides
options that will switch to another cross-compiler or version.
<DL COMPACT>
<DT><B>-b</B> <I>machine</I><DD>
<A NAME="ixAWX"></A>
The argument <I>machine</I> specifies the target machine for compilation.


<P>


The value to use for <I>machine</I> is the same as was specified as the
machine type when configuring <FONT SIZE="-1">GCC</FONT> as a cross-compiler.  For
example, if a cross-compiler was configured with <B>configure
i386v</B>, meaning to compile for an 80386 running System V, then you
would specify <B>-b i386v</B> to run that cross compiler.
<DT><B>-V</B> <I>version</I><DD>
<A NAME="ixAWY"></A>
The argument <I>version</I> specifies which version of <FONT SIZE="-1">GCC</FONT> to run.
This is useful when multiple versions are installed.  For example,
<I>version</I> might be <B>2.0</B>, meaning to run <FONT SIZE="-1">GCC</FONT> version 2.0.
</DL>
<P>

The <B>-V</B> and <B>-b</B> options work by running the
<I>&lt;machine&gt;-gcc-&lt;version&gt;</I> executable, so there's no real reason to
use them if you can just run that directly.
<P>

<A NAME="lbAU">&nbsp;</A>
<H2>Hardware Models and Configurations</H2>

<A NAME="ixAWZ"></A>
Earlier we discussed the standard option <B>-b</B> which chooses among
different installed compilers for completely different target
machines, such as <FONT SIZE="-1">VAX</FONT> vs. 68000 vs. 80386.
<P>

In addition, each of these target machine types can have its own
special options, starting with <B>-m</B>, to choose among various
hardware models or configurations---for example, 68010 vs 68020,
floating coprocessor or none.  A single installed version of the
compiler can compile for any model or configuration, according to the
options specified.
<P>

Some configurations of the compiler also support additional special
options, usually for compatibility with other compilers on the same
platform.
<P>

These options are defined by the macro <TT>&quot;TARGET_SWITCHES&quot;</TT> in the
machine description.  The default for the options is also defined by
that macro, which enables you to change the defaults.
<P>

<I>M680x0 Options</I>
<A NAME="ixAXA"></A>
<P>

These are the <B>-m</B> options defined for the 68000 series.  The default
values for these options depends on which style of 68000 was selected when
the compiler was configured; the defaults for the most common choices are
given below.
<DL COMPACT>
<DT><B>-m68000</B><DD>
<A NAME="ixAXB"></A>

<DT><B>-mc68000</B><DD>
<A NAME="ixAXC"></A>

Generate output for a 68000.  This is the default
when the compiler is configured for 68000-based systems.


<P>


Use this option for microcontrollers with a 68000 or <FONT SIZE="-1">EC000</FONT> core,
including the 68008, 68302, 68306, 68307, 68322, 68328 and 68356.
<DT><B>-m68020</B><DD>
<A NAME="ixAXD"></A>

<DT><B>-mc68020</B><DD>
<A NAME="ixAXE"></A>

Generate output for a 68020.  This is the default
when the compiler is configured for 68020-based systems.
<DT><B>-m68881</B><DD>
<A NAME="ixAXF"></A>
Generate output containing 68881 instructions for floating point.
This is the default for most 68020 systems unless <B>--nfp</B> was
specified when the compiler was configured.
<DT><B>-m68030</B><DD>
<A NAME="ixAXG"></A>
Generate output for a 68030.  This is the default when the compiler is
configured for 68030-based systems.
<DT><B>-m68040</B><DD>
<A NAME="ixAXH"></A>
Generate output for a 68040.  This is the default when the compiler is
configured for 68040-based systems.


<P>


This option inhibits the use of 68881/68882 instructions that have to be
emulated by software on the 68040.  Use this option if your 68040 does not
have code to emulate those instructions.
<DT><B>-m68060</B><DD>
<A NAME="ixAXI"></A>
Generate output for a 68060.  This is the default when the compiler is
configured for 68060-based systems.


<P>


This option inhibits the use of 68020 and 68881/68882 instructions that
have to be emulated by software on the 68060.  Use this option if your 68060
does not have code to emulate those instructions.
<DT><B>-mcpu32</B><DD>
<A NAME="ixAXJ"></A>
Generate output for a <FONT SIZE="-1">CPU32</FONT>.  This is the default
when the compiler is configured for CPU32-based systems.


<P>


Use this option for microcontrollers with a
<FONT SIZE="-1">CPU32</FONT> or <FONT SIZE="-1">CPU32+</FONT> core, including the 68330, 68331, 68332, 68333, 68334,
68336, 68340, 68341, 68349 and 68360.
<DT><B>-m5200</B><DD>
<A NAME="ixAXK"></A>
Generate output for a 520X ``coldfire'' family cpu.  This is the default
when the compiler is configured for 520X-based systems.


<P>


Use this option for microcontroller with a 5200 core, including
the <FONT SIZE="-1">MCF5202</FONT>, <FONT SIZE="-1">MCF5203</FONT>, <FONT SIZE="-1">MCF5204</FONT> and <FONT SIZE="-1">MCF5202</FONT>.
<DT><B>-m68020-40</B><DD>
<A NAME="ixAXL"></A>
Generate output for a 68040, without using any of the new instructions.
This results in code which can run relatively efficiently on either a
68020/68881 or a 68030 or a 68040.  The generated code does use the
68881 instructions that are emulated on the 68040.
<DT><B>-m68020-60</B><DD>
<A NAME="ixAXM"></A>
Generate output for a 68060, without using any of the new instructions.
This results in code which can run relatively efficiently on either a
68020/68881 or a 68030 or a 68040.  The generated code does use the
68881 instructions that are emulated on the 68060.
<DT><B>-msoft-float</B><DD>
<A NAME="ixAXN"></A>
Generate output containing library calls for floating point.
<B>Warning:</B> the requisite libraries are not available for all m68k
targets.  Normally the facilities of the machine's usual C compiler are
used, but this can't be done directly in cross-compilation.  You must
make your own arrangements to provide suitable library functions for
cross-compilation.  The embedded targets <B>m68k-*-aout</B> and
<B>m68k-*-coff</B> do provide software floating point support.
<DT><B>-mshort</B><DD>
<A NAME="ixAXO"></A>
Consider type <TT>&quot;int&quot;</TT> to be 16 bits wide, like <TT>&quot;short int&quot;</TT>.
<DT><B>-mnobitfield</B><DD>
<A NAME="ixAXP"></A>
Do not use the bit-field instructions.  The <B>-m68000</B>, <B>-mcpu32</B>
and <B>-m5200</B> options imply <B>-mnobitfield</B>.
<DT><B>-mbitfield</B><DD>
<A NAME="ixAXQ"></A>
Do use the bit-field instructions.  The <B>-m68020</B> option implies
<B>-mbitfield</B>.  This is the default if you use a configuration
designed for a 68020.
<DT><B>-mrtd</B><DD>
<A NAME="ixAXR"></A>
Use a different function-calling convention, in which functions
that take a fixed number of arguments return with the <TT>&quot;rtd&quot;</TT>
instruction, which pops their arguments while returning.  This
saves one instruction in the caller since there is no need to pop
the arguments there.


<P>


This calling convention is incompatible with the one normally
used on Unix, so you cannot use it if you need to call libraries
compiled with the Unix compiler.


<P>


Also, you must provide function prototypes for all functions that
take variable numbers of arguments (including <TT>&quot;printf&quot;</TT>);
otherwise incorrect code will be generated for calls to those
functions.


<P>


In addition, seriously incorrect code will result if you call a
function with too many arguments.  (Normally, extra arguments are
harmlessly ignored.)


<P>


The <TT>&quot;rtd&quot;</TT> instruction is supported by the 68010, 68020, 68030,
68040, 68060 and <FONT SIZE="-1">CPU32</FONT> processors, but not by the 68000 or 5200.
<DT><B>-malign-int</B><DD>
<A NAME="ixAXS"></A>

<DT><B>-mno-align-int</B><DD>
<A NAME="ixAXT"></A>

Control whether <FONT SIZE="-1">GCC</FONT> aligns <TT>&quot;int&quot;</TT>, <TT>&quot;long&quot;</TT>, <TT>&quot;long long&quot;</TT>,
<TT>&quot;float&quot;</TT>, <TT>&quot;double&quot;</TT>, and <TT>&quot;long double&quot;</TT> variables on a 32-bit
boundary (<B>-malign-int</B>) or a 16-bit boundary (<B>-mno-align-int</B>).
Aligning variables on 32-bit boundaries produces code that runs somewhat
faster on processors with 32-bit busses at the expense of more memory.


<P>


<B>Warning:</B> if you use the <B>-malign-int</B> switch, <FONT SIZE="-1">GCC</FONT> will
align structures containing the above types  differently than
most published application binary interface specifications for the m68k.
<DT><B>-mpcrel</B><DD>
<A NAME="ixAXU"></A>
Use the pc-relative addressing mode of the 68000 directly, instead of
using a global offset table.  At present, this option implies <B>-fpic</B>,
allowing at most a 16-bit offset for pc-relative addressing.  <B>-fPIC</B> is
not presently supported with <B>-mpcrel</B>, though this could be supported for
68020 and higher processors.
<DT><B>-mno-strict-align</B><DD>
<A NAME="ixAXV"></A>

<DT><B>-mstrict-align</B><DD>
<A NAME="ixAXW"></A>

Do not (do) assume that unaligned memory references will be handled by
the system.
<DT><B>-msep-data</B><DD>
<A NAME="ixAXX"></A>
Generate code that allows the data segment to be located in a different
area of memory from the text segment.  This allows for execute in place in
an environment without virtual memory management.  This option implies -fPIC.
<DT><B>-mno-sep-data</B><DD>
<A NAME="ixAXY"></A>
Generate code that assumes that the data segment follows the text segment.
This is the default.
<DT><B>-mid-shared-library</B><DD>
<A NAME="ixAXZ"></A>
Generate code that supports shared libraries via the library <FONT SIZE="-1">ID</FONT> method.
This allows for execute in place and shared libraries in an environment
without virtual memory management.  This option implies -fPIC.
<DT><B>-mno-id-shared-library</B><DD>
<A NAME="ixAYA"></A>
Generate code that doesn't assume <FONT SIZE="-1">ID</FONT> based shared libraries are being used.
This is the default.
<DT><B>-mshared-library-id=n</B><DD>
<A NAME="ixAYB"></A>
Specified the identification number of the <FONT SIZE="-1">ID</FONT> based shared library being
compiled.  Specifying a value of 0 will generate more compact code, specifying
other values will force the allocation of that number to the current
library but is no more space or time efficient than omitting this option.
</DL>
<P>

<I>M68hc1x Options</I>
<A NAME="ixAYC"></A>
<P>

These are the <B>-m</B> options defined for the 68hc11 and 68hc12
microcontrollers.  The default values for these options depends on
which style of microcontroller was selected when the compiler was configured;
the defaults for the most common choices are given below.
<DL COMPACT>
<DT><B>-m6811</B><DD>
<A NAME="ixAYD"></A>

<DT><B>-m68hc11</B><DD>
<A NAME="ixAYE"></A>

Generate output for a 68HC11.  This is the default
when the compiler is configured for 68HC11-based systems.
<DT><B>-m6812</B><DD>
<A NAME="ixAYF"></A>

<DT><B>-m68hc12</B><DD>
<A NAME="ixAYG"></A>

Generate output for a 68HC12.  This is the default
when the compiler is configured for 68HC12-based systems.
<DT><B>-m68S12</B><DD>
<A NAME="ixAYH"></A>

<DT><B>-m68hcs12</B><DD>
<A NAME="ixAYI"></A>

Generate output for a 68HCS12.
<DT><B>-mauto-incdec</B><DD>
<A NAME="ixAYJ"></A>
Enable the use of 68HC12 pre and post auto-increment and auto-decrement
addressing modes.
<DT><B>-minmax</B><DD>
<A NAME="ixAYK"></A>

<DT><B>-nominmax</B><DD>
<A NAME="ixAYL"></A>

Enable the use of 68HC12 min and max instructions.
<DT><B>-mlong-calls</B><DD>
<A NAME="ixAYM"></A>

<DT><B>-mno-long-calls</B><DD>
<A NAME="ixAYN"></A>

Treat all calls as being far away (near).  If calls are assumed to be
far away, the compiler will use the <TT>&quot;call&quot;</TT> instruction to
call a function and the <TT>&quot;rtc&quot;</TT> instruction for returning.
<DT><B>-mshort</B><DD>
<A NAME="ixAYO"></A>
Consider type <TT>&quot;int&quot;</TT> to be 16 bits wide, like <TT>&quot;short int&quot;</TT>.
<DT><B>-msoft-reg-count=</B><I>count</I><DD>
<A NAME="ixAYP"></A>
Specify the number of pseudo-soft registers which are used for the
code generation.  The maximum number is 32.  Using more pseudo-soft
register may or may not result in better code depending on the program.
The default is 4 for 68HC11 and 2 for 68HC12.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>VAX</I></FONT><I> Options</I>
<A NAME="ixAYQ"></A>
<P>

These <B>-m</B> options are defined for the <FONT SIZE="-1">VAX:</FONT>
<DL COMPACT>
<DT><B>-munix</B><DD>
<A NAME="ixAYR"></A>
Do not output certain jump instructions (<TT>&quot;aobleq&quot;</TT> and so on)
that the Unix assembler for the <FONT SIZE="-1">VAX</FONT> cannot handle across long
ranges.
<DT><B>-mgnu</B><DD>
<A NAME="ixAYS"></A>
Do output those jump instructions, on the assumption that you
will assemble with the <FONT SIZE="-1">GNU</FONT> assembler.
<DT><B>-mg</B><DD>
<A NAME="ixAYT"></A>
Output code for g-format floating point numbers instead of d-format.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>SPARC</I></FONT><I> Options</I>
<A NAME="ixAYU"></A>
<P>

These <B>-m</B> options are supported on the <FONT SIZE="-1">SPARC:</FONT>
<DL COMPACT>
<DT><B>-mno-app-regs</B><DD>
<A NAME="ixAYV"></A>

<DT><B>-mapp-regs</B><DD>
<A NAME="ixAYW"></A>

Specify <B>-mapp-regs</B> to generate output using the global registers
2 through 4, which the <FONT SIZE="-1">SPARC</FONT> <FONT SIZE="-1">SVR4</FONT> <FONT SIZE="-1">ABI</FONT> reserves for applications.  This
is the default, except on Solaris.


<P>


To be fully <FONT SIZE="-1">SVR4</FONT> <FONT SIZE="-1">ABI</FONT> compliant at the cost of some performance loss,
specify <B>-mno-app-regs</B>.  You should compile libraries and system
software with this option.
<DT><B>-mfpu</B><DD>
<A NAME="ixAYX"></A>

<DT><B>-mhard-float</B><DD>
<A NAME="ixAYY"></A>

Generate output containing floating point instructions.  This is the
default.
<DT><B>-mno-fpu</B><DD>
<A NAME="ixAYZ"></A>

<DT><B>-msoft-float</B><DD>
<A NAME="ixAZA"></A>

Generate output containing library calls for floating point.
<B>Warning:</B> the requisite libraries are not available for all <FONT SIZE="-1">SPARC</FONT>
targets.  Normally the facilities of the machine's usual C compiler are
used, but this cannot be done directly in cross-compilation.  You must make
your own arrangements to provide suitable library functions for
cross-compilation.  The embedded targets <B>sparc-*-aout</B> and
<B>sparclite-*-*</B> do provide software floating point support.


<P>


<B>-msoft-float</B> changes the calling convention in the output file;
therefore, it is only useful if you compile <I>all</I> of a program with
this option.  In particular, you need to compile <I>libgcc.a</I>, the
library that comes with <FONT SIZE="-1">GCC</FONT>, with <B>-msoft-float</B> in order for
this to work.
<DT><B>-mhard-quad-float</B><DD>
<A NAME="ixAZB"></A>
Generate output containing quad-word (long double) floating point
instructions.
<DT><B>-msoft-quad-float</B><DD>
<A NAME="ixAZC"></A>
Generate output containing library calls for quad-word (long double)
floating point instructions.  The functions called are those specified
in the <FONT SIZE="-1">SPARC</FONT> <FONT SIZE="-1">ABI</FONT>.  This is the default.


<P>


As of this writing, there are no <FONT SIZE="-1">SPARC</FONT> implementations that have hardware
support for the quad-word floating point instructions.  They all invoke
a trap handler for one of these instructions, and then the trap handler
emulates the effect of the instruction.  Because of the trap handler overhead,
this is much slower than calling the <FONT SIZE="-1">ABI</FONT> library routines.  Thus the
<B>-msoft-quad-float</B> option is the default.
<DT><B>-mno-flat</B><DD>
<A NAME="ixAZD"></A>

<DT><B>-mflat</B><DD>
<A NAME="ixAZE"></A>

With <B>-mflat</B>, the compiler does not generate save/restore instructions
and will use a ``flat'' or single register window calling convention.
This model uses <TT>%i7</TT> as the frame pointer and is compatible with the normal
register window model.  Code from either may be intermixed.
The local registers and the input registers (0--5) are still treated as
``call saved'' registers and will be saved on the stack as necessary.


<P>


With <B>-mno-flat</B> (the default), the compiler emits save/restore
instructions (except for leaf functions) and is the normal mode of operation.


<P>


These options are deprecated and will be deleted in a future <FONT SIZE="-1">GCC</FONT> release.
<DT><B>-mno-unaligned-doubles</B><DD>
<A NAME="ixAZF"></A>

<DT><B>-munaligned-doubles</B><DD>
<A NAME="ixAZG"></A>

Assume that doubles have 8 byte alignment.  This is the default.


<P>


With <B>-munaligned-doubles</B>, <FONT SIZE="-1">GCC</FONT> assumes that doubles have 8 byte
alignment only if they are contained in another type, or if they have an
absolute address.  Otherwise, it assumes they have 4 byte alignment.
Specifying this option avoids some rare compatibility problems with code
generated by other compilers.  It is not the default because it results
in a performance loss, especially for floating point code.
<DT><B>-mno-faster-structs</B><DD>
<A NAME="ixAZH"></A>

<DT><B>-mfaster-structs</B><DD>
<A NAME="ixAZI"></A>

With <B>-mfaster-structs</B>, the compiler assumes that structures
should have 8 byte alignment.  This enables the use of pairs of
<TT>&quot;ldd&quot;</TT> and <TT>&quot;std&quot;</TT> instructions for copies in structure
assignment, in place of twice as many <TT>&quot;ld&quot;</TT> and <TT>&quot;st&quot;</TT> pairs.
However, the use of this changed alignment directly violates the <FONT SIZE="-1">SPARC</FONT>
<FONT SIZE="-1">ABI</FONT>.  Thus, it's intended only for use on targets where the developer
acknowledges that their resulting code will not be directly in line with
the rules of the <FONT SIZE="-1">ABI</FONT>.
<DT><B>-mimpure-text</B><DD>
<A NAME="ixAZJ"></A>
<B>-mimpure-text</B>, used in addition to <B>-shared</B>, tells
the compiler to not pass <B>-z text</B> to the linker when linking a
shared object.  Using this option, you can link position-dependent
code into a shared object.


<P>


<B>-mimpure-text</B> suppresses the ``relocations remain against
allocatable but non-writable sections'' linker error message.
However, the necessary relocations will trigger copy-on-write, and the
shared object is not actually shared across processes.  Instead of
using <B>-mimpure-text</B>, you should compile all source code with
<B>-fpic</B> or <B>-fPIC</B>.


<P>


This option is only available on SunOS and Solaris.
<DT><B>-mv8</B><DD>
<A NAME="ixAZK"></A>

<DT><B>-msparclite</B><DD>
<A NAME="ixAZL"></A>

These two options select variations on the <FONT SIZE="-1">SPARC</FONT> architecture.
These options are deprecated and will be deleted in a future <FONT SIZE="-1">GCC</FONT> release.
They have been replaced with <B>-mcpu=xxx</B>.
<DT><B>-mcypress</B><DD>
<A NAME="ixAZM"></A>

<DT><B>-msupersparc</B><DD>
<A NAME="ixAZN"></A>
<DT><B>-mf930</B><DD>
<A NAME="ixAZO"></A>
<DT><B>-mf934</B><DD>
<A NAME="ixAZP"></A>

These four options select the processor for which the code is optimized.
These options are deprecated and will be deleted in a future <FONT SIZE="-1">GCC</FONT> release.
They have been replaced with <B>-mcpu=xxx</B>.
<DT><B>-mcpu=</B><I>cpu_type</I><DD>
<A NAME="ixAZQ"></A>
Set the instruction set, register set, and instruction scheduling parameters
for machine type <I>cpu_type</I>.  Supported values for <I>cpu_type</I> are
<B>v7</B>, <B>cypress</B>, <B>v8</B>, <B>supersparc</B>, <B>sparclite</B>,
<B>f930</B>, <B>f934</B>, <B>hypersparc</B>, <B>sparclite86x</B>,
<B>sparclet</B>, <B>tsc701</B>, <B>v9</B>, <B>ultrasparc</B>, and
<B>ultrasparc3</B>.


<P>


Default instruction scheduling parameters are used for values that select
an architecture and not an implementation.  These are <B>v7</B>, <B>v8</B>,
<B>sparclite</B>, <B>sparclet</B>, <B>v9</B>.


<P>


Here is a list of each supported architecture and their supported
implementations.


<P>




<PRE>
            v7:             cypress
            v8:             supersparc, hypersparc
            sparclite:      f930, f934, sparclite86x
            sparclet:       tsc701
            v9:             ultrasparc, ultrasparc3

</PRE>




<P>


By default (unless configured otherwise), <FONT SIZE="-1">GCC</FONT> generates code for the V7
variant of the <FONT SIZE="-1">SPARC</FONT> architecture.  With <B>-mcpu=cypress</B>, the compiler
additionally optimizes it for the Cypress <FONT SIZE="-1">CY7C602</FONT> chip, as used in the
SPARCStation/SPARCServer 3xx series.  This is also appropriate for the older
SPARCStation 1, 2, <FONT SIZE="-1">IPX</FONT> etc.


<P>


With <B>-mcpu=v8</B>, <FONT SIZE="-1">GCC</FONT> generates code for the V8 variant of the <FONT SIZE="-1">SPARC</FONT>
architecture.  The only difference from V7 code is that the compiler emits
the integer multiply and integer divide instructions which exist in <FONT SIZE="-1">SPARC-V8</FONT>
but not in <FONT SIZE="-1">SPARC-V7</FONT>.  With <B>-mcpu=supersparc</B>, the compiler additionally
optimizes it for the SuperSPARC chip, as used in the SPARCStation 10, 1000 and
2000 series.


<P>


With <B>-mcpu=sparclite</B>, <FONT SIZE="-1">GCC</FONT> generates code for the SPARClite variant of
the <FONT SIZE="-1">SPARC</FONT> architecture.  This adds the integer multiply, integer divide step
and scan (<TT>&quot;ffs&quot;</TT>) instructions which exist in SPARClite but not in <FONT SIZE="-1">SPARC-V7</FONT>.
With <B>-mcpu=f930</B>, the compiler additionally optimizes it for the
Fujitsu <FONT SIZE="-1">MB86930</FONT> chip, which is the original SPARClite, with no <FONT SIZE="-1">FPU</FONT>.  With
<B>-mcpu=f934</B>, the compiler additionally optimizes it for the Fujitsu
<FONT SIZE="-1">MB86934</FONT> chip, which is the more recent SPARClite with <FONT SIZE="-1">FPU</FONT>.


<P>


With <B>-mcpu=sparclet</B>, <FONT SIZE="-1">GCC</FONT> generates code for the SPARClet variant of
the <FONT SIZE="-1">SPARC</FONT> architecture.  This adds the integer multiply, multiply/accumulate,
integer divide step and scan (<TT>&quot;ffs&quot;</TT>) instructions which exist in SPARClet
but not in <FONT SIZE="-1">SPARC-V7</FONT>.  With <B>-mcpu=tsc701</B>, the compiler additionally
optimizes it for the <FONT SIZE="-1">TEMIC</FONT> SPARClet chip.


<P>


With <B>-mcpu=v9</B>, <FONT SIZE="-1">GCC</FONT> generates code for the V9 variant of the <FONT SIZE="-1">SPARC</FONT>
architecture.  This adds 64-bit integer and floating-point move instructions,
3 additional floating-point condition code registers and conditional move
instructions.  With <B>-mcpu=ultrasparc</B>, the compiler additionally
optimizes it for the Sun UltraSPARC I/II chips.  With
<B>-mcpu=ultrasparc3</B>, the compiler additionally optimizes it for the
Sun UltraSPARC <FONT SIZE="-1">III</FONT> chip.
<DT><B>-mtune=</B><I>cpu_type</I><DD>
<A NAME="ixAZR"></A>
Set the instruction scheduling parameters for machine type
<I>cpu_type</I>, but do not set the instruction set or register set that the
option <B>-mcpu=</B><I>cpu_type</I> would.


<P>


The same values for <B>-mcpu=</B><I>cpu_type</I> can be used for
<B>-mtune=</B><I>cpu_type</I>, but the only useful values are those
that select a particular cpu implementation.  Those are <B>cypress</B>,
<B>supersparc</B>, <B>hypersparc</B>, <B>f930</B>, <B>f934</B>,
<B>sparclite86x</B>, <B>tsc701</B>, <B>ultrasparc</B>, and
<B>ultrasparc3</B>.
<DT><B>-mv8plus</B><DD>
<A NAME="ixAZS"></A>

<DT><B>-mno-v8plus</B><DD>
<A NAME="ixAZT"></A>

With <B>-mv8plus</B>, <FONT SIZE="-1">GCC</FONT> generates code for the <FONT SIZE="-1">SPARC-V8+</FONT> <FONT SIZE="-1">ABI</FONT>.  The
difference from the V8 <FONT SIZE="-1">ABI</FONT> is that the global and out registers are
considered 64-bit wide.  This is enabled by default on Solaris in 32-bit
mode for all <FONT SIZE="-1">SPARC-V9</FONT> processors.
<DT><B>-mvis</B><DD>
<A NAME="ixAZU"></A>

<DT><B>-mno-vis</B><DD>
<A NAME="ixAZV"></A>

With <B>-mvis</B>, <FONT SIZE="-1">GCC</FONT> generates code that takes advantage of the UltraSPARC
Visual Instruction Set extensions.  The default is <B>-mno-vis</B>.
</DL>
<P>

These <B>-m</B> options are supported in addition to the above
on <FONT SIZE="-1">SPARC-V9</FONT> processors in 64-bit environments:
<DL COMPACT>
<DT><B>-mlittle-endian</B><DD>
<A NAME="ixAZW"></A>
Generate code for a processor running in little-endian mode. It is only
available for a few configurations and most notably not on Solaris and Linux.
<DT><B>-m32</B><DD>
<A NAME="ixAZX"></A>

<DT><B>-m64</B><DD>
<A NAME="ixAZY"></A>

Generate code for a 32-bit or 64-bit environment.
The 32-bit environment sets int, long and pointer to 32 bits.
The 64-bit environment sets int to 32 bits and long and pointer
to 64 bits.
<DT><B>-mcmodel=medlow</B><DD>
<A NAME="ixAZZ"></A>
Generate code for the Medium/Low code model: 64-bit addresses, programs
must be linked in the low 32 bits of memory.  Programs can be statically
or dynamically linked.
<DT><B>-mcmodel=medmid</B><DD>
<A NAME="ixBAA"></A>
Generate code for the Medium/Middle code model: 64-bit addresses, programs
must be linked in the low 44 bits of memory, the text and data segments must
be less than 2GB in size and the data segment must be located within 2GB of
the text segment.
<DT><B>-mcmodel=medany</B><DD>
<A NAME="ixBAB"></A>
Generate code for the Medium/Anywhere code model: 64-bit addresses, programs
may be linked anywhere in memory, the text and data segments must be less
than 2GB in size and the data segment must be located within 2GB of the
text segment.
<DT><B>-mcmodel=embmedany</B><DD>
<A NAME="ixBAC"></A>
Generate code for the Medium/Anywhere code model for embedded systems:
64-bit addresses, the text and data segments must be less than 2GB in
size, both starting anywhere in memory (determined at link time).  The
global register <TT>%g4</TT> points to the base of the data segment.  Programs
are statically linked and <FONT SIZE="-1">PIC</FONT> is not supported.
<DT><B>-mstack-bias</B><DD>
<A NAME="ixBAD"></A>

<DT><B>-mno-stack-bias</B><DD>
<A NAME="ixBAE"></A>

With <B>-mstack-bias</B>, <FONT SIZE="-1">GCC</FONT> assumes that the stack pointer, and
frame pointer if present, are offset by -2047 which must be added back
when making stack frame references.  This is the default in 64-bit mode.
Otherwise, assume no such offset is present.
</DL>
<P>

These switches are supported in addition to the above on Solaris:
<DL COMPACT>
<DT><B>-threads</B><DD>
<A NAME="ixBAF"></A>
Add support for multithreading using the Solaris threads library.  This
option sets flags for both the preprocessor and linker.  This option does
not affect the thread safety of object code produced by the compiler or
that of libraries supplied with it.
<DT><B>-pthreads</B><DD>
<A NAME="ixBAG"></A>
Add support for multithreading using the <FONT SIZE="-1">POSIX</FONT> threads library.  This
option sets flags for both the preprocessor and linker.  This option does
not affect the thread safety of object code produced  by the compiler or
that of libraries supplied with it.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>ARM</I></FONT><I> Options</I>
<A NAME="ixBAH"></A>
<P>

These <B>-m</B> options are defined for Advanced <FONT SIZE="-1">RISC</FONT> Machines (<FONT SIZE="-1">ARM</FONT>)
architectures:
<DL COMPACT>
<DT><B>-mapcs-frame</B><DD>
<A NAME="ixBAI"></A>
Generate a stack frame that is compliant with the <FONT SIZE="-1">ARM</FONT> Procedure Call
Standard for all functions, even if this is not strictly necessary for
correct execution of the code.  Specifying <B>-fomit-frame-pointer</B>
with this option will cause the stack frames not to be generated for
leaf functions.  The default is <B>-mno-apcs-frame</B>.
<DT><B>-mapcs</B><DD>
<A NAME="ixBAJ"></A>
This is a synonym for <B>-mapcs-frame</B>.
<DT><B>-mapcs-26</B><DD>
<A NAME="ixBAK"></A>
Generate code for a processor running with a 26-bit program counter,
and conforming to the function calling standards for the <FONT SIZE="-1">APCS</FONT> 26-bit
option.


<P>


This option is deprecated.  Future releases of the <FONT SIZE="-1">GCC</FONT> will only support
generating code that runs in apcs-32 mode.
<DT><B>-mapcs-32</B><DD>
<A NAME="ixBAL"></A>
Generate code for a processor running with a 32-bit program counter,
and conforming to the function calling standards for the <FONT SIZE="-1">APCS</FONT> 32-bit
option.


<P>


This flag is deprecated.  Future releases of <FONT SIZE="-1">GCC</FONT> will make this flag
unconditional.
<DT><B>-mthumb-interwork</B><DD>
<A NAME="ixBAM"></A>
Generate code which supports calling between the <FONT SIZE="-1">ARM</FONT> and Thumb
instruction sets.  Without this option the two instruction sets cannot
be reliably used inside one program.  The default is
<B>-mno-thumb-interwork</B>, since slightly larger code is generated
when <B>-mthumb-interwork</B> is specified.
<DT><B>-mno-sched-prolog</B><DD>
<A NAME="ixBAN"></A>
Prevent the reordering of instructions in the function prolog, or the
merging of those instruction with the instructions in the function's
body.  This means that all functions will start with a recognizable set
of instructions (or in fact one of a choice from a small set of
different function prologues), and this information can be used to
locate the start if functions inside an executable piece of code.  The
default is <B>-msched-prolog</B>.
<DT><B>-mhard-float</B><DD>
<A NAME="ixBAO"></A>
Generate output containing floating point instructions.  This is the
default.
<DT><B>-msoft-float</B><DD>
<A NAME="ixBAP"></A>
Generate output containing library calls for floating point.
<B>Warning:</B> the requisite libraries are not available for all <FONT SIZE="-1">ARM</FONT>
targets.  Normally the facilities of the machine's usual C compiler are
used, but this cannot be done directly in cross-compilation.  You must make
your own arrangements to provide suitable library functions for
cross-compilation.


<P>


<B>-msoft-float</B> changes the calling convention in the output file;
therefore, it is only useful if you compile <I>all</I> of a program with
this option.  In particular, you need to compile <I>libgcc.a</I>, the
library that comes with <FONT SIZE="-1">GCC</FONT>, with <B>-msoft-float</B> in order for
this to work.
<DT><B>-mlittle-endian</B><DD>
<A NAME="ixBAQ"></A>
Generate code for a processor running in little-endian mode.  This is
the default for all standard configurations.
<DT><B>-mbig-endian</B><DD>
<A NAME="ixBAR"></A>
Generate code for a processor running in big-endian mode; the default is
to compile code for a little-endian processor.
<DT><B>-mwords-little-endian</B><DD>
<A NAME="ixBAS"></A>
This option only applies when generating code for big-endian processors.
Generate code for a little-endian word order but a big-endian byte
order.  That is, a byte order of the form <B>32107654</B>.  Note: this
option should only be used if you require compatibility with code for
big-endian <FONT SIZE="-1">ARM</FONT> processors generated by versions of the compiler prior to
2.8.
<DT><B>-malignment-traps</B><DD>
<A NAME="ixBAT"></A>
Generate code that will not trap if the <FONT SIZE="-1">MMU</FONT> has alignment traps enabled.
On <FONT SIZE="-1">ARM</FONT> architectures prior to ARMv4, there were no instructions to
access half-word objects stored in memory.  However, when reading from
memory a feature of the <FONT SIZE="-1">ARM</FONT> architecture allows a word load to be used,
even if the address is unaligned, and the processor core will rotate the
data as it is being loaded.  This option tells the compiler that such
misaligned accesses will cause a <FONT SIZE="-1">MMU</FONT> trap and that it should instead
synthesize the access as a series of byte accesses.  The compiler can
still use word accesses to load half-word data if it knows that the
address is aligned to a word boundary.


<P>


This option has no effect when compiling for <FONT SIZE="-1">ARM</FONT> architecture 4 or later,
since these processors have instructions to directly access half-word
objects in memory.
<DT><B>-mno-alignment-traps</B><DD>
<A NAME="ixBAU"></A>
Generate code that assumes that the <FONT SIZE="-1">MMU</FONT> will not trap unaligned
accesses.  This produces better code when the target instruction set
does not have half-word memory operations (i.e. implementations prior to
ARMv4).


<P>


Note that you cannot use this option to access unaligned word objects,
since the processor will only fetch one 32-bit aligned object from
memory.


<P>


The default setting is <B>-malignment-traps</B>, since this produces
code that will also run on processors implementing <FONT SIZE="-1">ARM</FONT> architecture
version 6 or later.


<P>


This option is deprecated and will be removed in the next release of <FONT SIZE="-1">GCC</FONT>.
<DT><B>-mcpu=</B><I>name</I><DD>
<A NAME="ixBAV"></A>
This specifies the name of the target <FONT SIZE="-1">ARM</FONT> processor.  <FONT SIZE="-1">GCC</FONT> uses this name
to determine what kind of instructions it can emit when generating
assembly code.  Permissible names are: <B>arm2</B>, <B>arm250</B>,
<B>arm3</B>, <B>arm6</B>, <B>arm60</B>, <B>arm600</B>, <B>arm610</B>,
<B>arm620</B>, <B>arm7</B>, <B>arm7m</B>, <B>arm7d</B>, <B>arm7dm</B>,
<B>arm7di</B>, <B>arm7dmi</B>, <B>arm70</B>, <B>arm700</B>,
<B>arm700i</B>, <B>arm710</B>, <B>arm710c</B>, <B>arm7100</B>,
<B>arm7500</B>, <B>arm7500fe</B>, <B>arm7tdmi</B>, <B>arm8</B>,
<B>strongarm</B>, <B>strongarm110</B>, <B>strongarm1100</B>,
<B>arm8</B>, <B>arm810</B>, <B>arm9</B>, <B>arm9e</B>, <B>arm920</B>,
<B>arm920t</B>, <B>arm926ejs</B>, <B>arm940t</B>, <B>arm9tdmi</B>,
<B>arm10tdmi</B>, <B>arm1020t</B>, <B>arm1026ejs</B>,
<B>arm1136js</B>, <B>arm1136jfs</B> ,<B>xscale</B>, <B>iwmmxt</B>,
<B>ep9312</B>.
<DT><B>-mtune=</B><I>name</I><DD>
<A NAME="ixBAW"></A>
This option is very similar to the <B>-mcpu=</B> option, except that
instead of specifying the actual target processor type, and hence
restricting which instructions can be used, it specifies that <FONT SIZE="-1">GCC</FONT> should
tune the performance of the code as if the target were of the type
specified in this option, but still choosing the instructions that it
will generate based on the cpu specified by a <B>-mcpu=</B> option.
For some <FONT SIZE="-1">ARM</FONT> implementations better performance can be obtained by using
this option.
<DT><B>-march=</B><I>name</I><DD>
<A NAME="ixBAX"></A>
This specifies the name of the target <FONT SIZE="-1">ARM</FONT> architecture.  <FONT SIZE="-1">GCC</FONT> uses this
name to determine what kind of instructions it can emit when generating
assembly code.  This option can be used in conjunction with or instead
of the <B>-mcpu=</B> option.  Permissible names are: <B>armv2</B>,
<B>armv2a</B>, <B>armv3</B>, <B>armv3m</B>, <B>armv4</B>, <B>armv4t</B>,
<B>armv5</B>, <B>armv5t</B>, <B>armv5te</B>, <B>armv6j</B>,
<B>iwmmxt</B>, <B>ep9312</B>.
<DT><B>-mfpe=</B><I>number</I><DD>
<A NAME="ixBAY"></A>

<DT><B>-mfp=</B><I>number</I><DD>
<A NAME="ixBAZ"></A>

This specifies the version of the floating point emulation available on
the target.  Permissible values are 2 and 3.  <B>-mfp=</B> is a synonym
for <B>-mfpe=</B>, for compatibility with older versions of <FONT SIZE="-1">GCC</FONT>.
<DT><B>-mstructure-size-boundary=</B><I>n</I><DD>
<A NAME="ixBBA"></A>
The size of all structures and unions will be rounded up to a multiple
of the number of bits set by this option.  Permissible values are 8 and
32.  The default value varies for different toolchains.  For the <FONT SIZE="-1">COFF</FONT>
targeted toolchain the default value is 8.  Specifying the larger number
can produce faster, more efficient code, but can also increase the size
of the program.  The two values are potentially incompatible.  Code
compiled with one value cannot necessarily expect to work with code or
libraries compiled with the other value, if they exchange information
using structures or unions.
<DT><B>-mabort-on-noreturn</B><DD>
<A NAME="ixBBB"></A>
Generate a call to the function <TT>&quot;abort&quot;</TT> at the end of a
<TT>&quot;noreturn&quot;</TT> function.  It will be executed if the function tries to
return.
<DT><B>-mlong-calls</B><DD>
<A NAME="ixBBC"></A>

<DT><B>-mno-long-calls</B><DD>
<A NAME="ixBBD"></A>

Tells the compiler to perform function calls by first loading the
address of the function into a register and then performing a subroutine
call on this register.  This switch is needed if the target function
will lie outside of the 64 megabyte addressing range of the offset based
version of subroutine call instruction.


<P>


Even if this switch is enabled, not all function calls will be turned
into long calls.  The heuristic is that static functions, functions
which have the <B>short-call</B> attribute, functions that are inside
the scope of a <B>#pragma no_long_calls</B> directive and functions whose
definitions have already been compiled within the current compilation
unit, will not be turned into long calls.  The exception to this rule is
that weak function definitions, functions with the <B>long-call</B>
attribute or the <B>section</B> attribute, and functions that are within
the scope of a <B>#pragma long_calls</B> directive, will always be
turned into long calls.


<P>


This feature is not enabled by default.  Specifying
<B>-mno-long-calls</B> will restore the default behavior, as will
placing the function calls within the scope of a <B>#pragma
long_calls_off</B> directive.  Note these switches have no effect on how
the compiler generates code to handle function calls via function
pointers.
<DT><B>-mnop-fun-dllimport</B><DD>
<A NAME="ixBBE"></A>
Disable support for the <TT>&quot;dllimport&quot;</TT> attribute.
<DT><B>-msingle-pic-base</B><DD>
<A NAME="ixBBF"></A>
Treat the register used for <FONT SIZE="-1">PIC</FONT> addressing as read-only, rather than
loading it in the prologue for each function.  The run-time system is
responsible for initializing this register with an appropriate value
before execution begins.
<DT><B>-mpic-register=</B><I>reg</I><DD>
<A NAME="ixBBG"></A>
Specify the register to be used for <FONT SIZE="-1">PIC</FONT> addressing.  The default is R10
unless stack-checking is enabled, when R9 is used.
<DT><B>-mcirrus-fix-invalid-insns</B><DD>
<A NAME="ixBBH"></A>
Insert NOPs into the instruction stream to in order to work around
problems with invalid Maverick instruction combinations.  This option
is only valid if the <B>-mcpu=ep9312</B> option has been used to
enable generation of instructions for the Cirrus Maverick floating
point co-processor.  This option is not enabled by default, since the
problem is only present in older Maverick implementations.  The default
can be re-enabled by use of the <B>-mno-cirrus-fix-invalid-insns</B>
switch.
<DT><B>-mpoke-function-name</B><DD>
<A NAME="ixBBI"></A>
Write the name of each function into the text section, directly
preceding the function prologue.  The generated code is similar to this:


<P>




<PRE>
             t0
                 .ascii &quot;arm_poke_function_name&quot;, 0
                 .align
             t1
                 .word 0xff000000 + (t1 - t0)
             arm_poke_function_name
                 mov     ip, sp
                 stmfd   sp!, {fp, ip, lr, pc}
                 sub     fp, ip, #4

</PRE>




<P>


When performing a stack backtrace, code can inspect the value of
<TT>&quot;pc&quot;</TT> stored at <TT>&quot;fp + 0&quot;</TT>.  If the trace function then looks at
location <TT>&quot;pc - 12&quot;</TT> and the top 8 bits are set, then we know that
there is a function name embedded immediately preceding this location
and has length <TT>&quot;((pc[-3]) &amp; 0xff000000)&quot;</TT>.
<DT><B>-mthumb</B><DD>
<A NAME="ixBBJ"></A>
Generate code for the 16-bit Thumb instruction set.  The default is to
use the 32-bit <FONT SIZE="-1">ARM</FONT> instruction set.
<DT><B>-mtpcs-frame</B><DD>
<A NAME="ixBBK"></A>
Generate a stack frame that is compliant with the Thumb Procedure Call
Standard for all non-leaf functions.  (A leaf function is one that does
not call any other functions.)  The default is <B>-mno-tpcs-frame</B>.
<DT><B>-mtpcs-leaf-frame</B><DD>
<A NAME="ixBBL"></A>
Generate a stack frame that is compliant with the Thumb Procedure Call
Standard for all leaf functions.  (A leaf function is one that does
not call any other functions.)  The default is <B>-mno-apcs-leaf-frame</B>.
<DT><B>-mcallee-super-interworking</B><DD>
<A NAME="ixBBM"></A>
Gives all externally visible functions in the file being compiled an <FONT SIZE="-1">ARM</FONT>
instruction set header which switches to Thumb mode before executing the
rest of the function.  This allows these functions to be called from
non-interworking code.
<DT><B>-mcaller-super-interworking</B><DD>
<A NAME="ixBBN"></A>
Allows calls via function pointers (including virtual functions) to
execute correctly regardless of whether the target code has been
compiled for interworking or not.  There is a small overhead in the cost
of executing a function pointer if this option is enabled.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>MN10300</I></FONT><I> Options</I>
<A NAME="ixBBO"></A>
<P>

These <B>-m</B> options are defined for Matsushita <FONT SIZE="-1">MN10300</FONT> architectures:
<DL COMPACT>
<DT><B>-mmult-bug</B><DD>
<A NAME="ixBBP"></A>
Generate code to avoid bugs in the multiply instructions for the <FONT SIZE="-1">MN10300</FONT>
processors.  This is the default.
<DT><B>-mno-mult-bug</B><DD>
<A NAME="ixBBQ"></A>
Do not generate code to avoid bugs in the multiply instructions for the
<FONT SIZE="-1">MN10300</FONT> processors.
<DT><B>-mam33</B><DD>
<A NAME="ixBBR"></A>
Generate code which uses features specific to the <FONT SIZE="-1">AM33</FONT> processor.
<DT><B>-mno-am33</B><DD>
<A NAME="ixBBS"></A>
Do not generate code which uses features specific to the <FONT SIZE="-1">AM33</FONT> processor.  This
is the default.
<DT><B>-mno-crt0</B><DD>
<A NAME="ixBBT"></A>
Do not link in the C run-time initialization object file.
<DT><B>-mrelax</B><DD>
<A NAME="ixBBU"></A>
Indicate to the linker that it should perform a relaxation optimization pass
to shorten branches, calls and absolute memory addresses.  This option only
has an effect when used on the command line for the final link step.


<P>


This option makes symbolic debugging impossible.
</DL>
<P>

<I>M32R/D Options</I>
<A NAME="ixBBV"></A>
<P>

These <B>-m</B> options are defined for Renesas M32R/D architectures:
<DL COMPACT>
<DT><B>-m32r2</B><DD>
<A NAME="ixBBW"></A>
Generate code for the M32R/2.
<DT><B>-m32rx</B><DD>
<A NAME="ixBBX"></A>
Generate code for the M32R/X.
<DT><B>-m32r</B><DD>
<A NAME="ixBBY"></A>
Generate code for the M32R.  This is the default.
<DT><B>-mmodel=small</B><DD>
<A NAME="ixBBZ"></A>
Assume all objects live in the lower 16MB of memory (so that their addresses
can be loaded with the <TT>&quot;ld24&quot;</TT> instruction), and assume all subroutines
are reachable with the <TT>&quot;bl&quot;</TT> instruction.
This is the default.


<P>


The addressability of a particular object can be set with the
<TT>&quot;model&quot;</TT> attribute.
<DT><B>-mmodel=medium</B><DD>
<A NAME="ixBCA"></A>
Assume objects may be anywhere in the 32-bit address space (the compiler
will generate <TT>&quot;seth/add3&quot;</TT> instructions to load their addresses), and
assume all subroutines are reachable with the <TT>&quot;bl&quot;</TT> instruction.
<DT><B>-mmodel=large</B><DD>
<A NAME="ixBCB"></A>
Assume objects may be anywhere in the 32-bit address space (the compiler
will generate <TT>&quot;seth/add3&quot;</TT> instructions to load their addresses), and
assume subroutines may not be reachable with the <TT>&quot;bl&quot;</TT> instruction
(the compiler will generate the much slower <TT>&quot;seth/add3/jl&quot;</TT>
instruction sequence).
<DT><B>-msdata=none</B><DD>
<A NAME="ixBCC"></A>
Disable use of the small data area.  Variables will be put into
one of <B>.data</B>, <B>bss</B>, or <B>.rodata</B> (unless the
<TT>&quot;section&quot;</TT> attribute has been specified).
This is the default.


<P>


The small data area consists of sections <B>.sdata</B> and <B>.sbss</B>.
Objects may be explicitly put in the small data area with the
<TT>&quot;section&quot;</TT> attribute using one of these sections.
<DT><B>-msdata=sdata</B><DD>
<A NAME="ixBCD"></A>
Put small global and static data in the small data area, but do not
generate special code to reference them.
<DT><B>-msdata=use</B><DD>
<A NAME="ixBCE"></A>
Put small global and static data in the small data area, and generate
special instructions to reference them.
<DT><B>-G</B> <I>num</I><DD>
<A NAME="ixBCF"></A>
Put global and static objects less than or equal to <I>num</I> bytes
into the small data or bss sections instead of the normal data or bss
sections.  The default value of <I>num</I> is 8.
The <B>-msdata</B> option must be set to one of <B>sdata</B> or <B>use</B>
for this option to have any effect.


<P>


All modules should be compiled with the same <B>-G</B> <I>num</I> value.
Compiling with different values of <I>num</I> may or may not work; if it
doesn't the linker will give an error message---incorrect code will not be
generated.
<DT><B>-mdebug</B><DD>
<A NAME="ixBCG"></A>
Makes the M32R specific code in the compiler display some statistics
that might help in debugging programs.
<DT><B>-malign-loops</B><DD>
<A NAME="ixBCH"></A>
Align all loops to a 32-byte boundary.
<DT><B>-mno-align-loops</B><DD>
<A NAME="ixBCI"></A>
Do not enforce a 32-byte alignment for loops.  This is the default.
<DT><B>-missue-rate=</B><I>number</I><DD>
<A NAME="ixBCJ"></A>
Issue <I>number</I> instructions per cycle.  <I>number</I> can only be 1
or 2.
<DT><B>-mbranch-cost=</B><I>number</I><DD>
<A NAME="ixBCK"></A>
<I>number</I> can only be 1 or 2.  If it is 1 then branches will be
preferred over conditional code, if it is 2, then the opposite will
apply.
<DT><B>-mflush-trap=</B><I>number</I><DD>
<A NAME="ixBCL"></A>
Specifies the trap number to use to flush the cache.  The default is
12.  Valid numbers are between 0 and 15 inclusive.
<DT><B>-mno-flush-trap</B><DD>
<A NAME="ixBCM"></A>
Specifies that the cache cannot be flushed by using a trap.
<DT><B>-mflush-func=</B><I>name</I><DD>
<A NAME="ixBCN"></A>
Specifies the name of the operating system function to call to flush
the cache.  The default is <I>_flush_cache</I>, but a function call
will only be used if a trap is not available.
<DT><B>-mno-flush-func</B><DD>
<A NAME="ixBCO"></A>
Indicates that there is no <FONT SIZE="-1">OS</FONT> function for flushing the cache.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>IBM</I></FONT><I> </I><FONT SIZE="-1"><I>RS/6000</I></FONT><I> and PowerPC Options</I>
<A NAME="ixBCP"></A>
<P>

These <B>-m</B> options are defined for the <FONT SIZE="-1">IBM</FONT> <FONT SIZE="-1">RS/6000</FONT> and PowerPC:
<DL COMPACT>
<DT><B>-mpower</B><DD>
<A NAME="ixBCQ"></A>

<DT><B>-mno-power</B><DD>
<A NAME="ixBCR"></A>
<DT><B>-mpower2</B><DD>
<A NAME="ixBCS"></A>
<DT><B>-mno-power2</B><DD>
<A NAME="ixBCT"></A>
<DT><B>-mpowerpc</B><DD>
<A NAME="ixBCU"></A>
<DT><B>-mno-powerpc</B><DD>
<A NAME="ixBCV"></A>
<DT><B>-mpowerpc-gpopt</B><DD>
<A NAME="ixBCW"></A>
<DT><B>-mno-powerpc-gpopt</B><DD>
<A NAME="ixBCX"></A>
<DT><B>-mpowerpc-gfxopt</B><DD>
<A NAME="ixBCY"></A>
<DT><B>-mno-powerpc-gfxopt</B><DD>
<A NAME="ixBCZ"></A>
<DT><B>-mpowerpc64</B><DD>
<A NAME="ixBDA"></A>
<DT><B>-mno-powerpc64</B><DD>
<A NAME="ixBDB"></A>

<FONT SIZE="-1">GCC</FONT> supports two related instruction set architectures for the
<FONT SIZE="-1">RS/6000</FONT> and PowerPC.  The <I></I><FONT SIZE="-1"><I>POWER</I></FONT><I></I> instruction set are those
instructions supported by the <B>rios</B> chip set used in the original
<FONT SIZE="-1">RS/6000</FONT> systems and the <I>PowerPC</I> instruction set is the
architecture of the Motorola MPC5xx, MPC6xx, MPC8xx microprocessors, and
the <FONT SIZE="-1">IBM</FONT> 4xx microprocessors.


<P>


Neither architecture is a subset of the other.  However there is a
large common subset of instructions supported by both.  An <FONT SIZE="-1">MQ</FONT>
register is included in processors supporting the <FONT SIZE="-1">POWER</FONT> architecture.


<P>


You use these options to specify which instructions are available on the
processor you are using.  The default value of these options is
determined when configuring <FONT SIZE="-1">GCC</FONT>.  Specifying the
<B>-mcpu=</B><I>cpu_type</I> overrides the specification of these
options.  We recommend you use the <B>-mcpu=</B><I>cpu_type</I> option
rather than the options listed above.


<P>


The <B>-mpower</B> option allows <FONT SIZE="-1">GCC</FONT> to generate instructions that
are found only in the <FONT SIZE="-1">POWER</FONT> architecture and to use the <FONT SIZE="-1">MQ</FONT> register.
Specifying <B>-mpower2</B> implies <B>-power</B> and also allows <FONT SIZE="-1">GCC</FONT>
to generate instructions that are present in the <FONT SIZE="-1">POWER2</FONT> architecture but
not the original <FONT SIZE="-1">POWER</FONT> architecture.


<P>


The <B>-mpowerpc</B> option allows <FONT SIZE="-1">GCC</FONT> to generate instructions that
are found only in the 32-bit subset of the PowerPC architecture.
Specifying <B>-mpowerpc-gpopt</B> implies <B>-mpowerpc</B> and also allows
<FONT SIZE="-1">GCC</FONT> to use the optional PowerPC architecture instructions in the
General Purpose group, including floating-point square root.  Specifying
<B>-mpowerpc-gfxopt</B> implies <B>-mpowerpc</B> and also allows <FONT SIZE="-1">GCC</FONT> to
use the optional PowerPC architecture instructions in the Graphics
group, including floating-point select.


<P>


The <B>-mpowerpc64</B> option allows <FONT SIZE="-1">GCC</FONT> to generate the additional
64-bit instructions that are found in the full PowerPC64 architecture
and to treat GPRs as 64-bit, doubleword quantities.  <FONT SIZE="-1">GCC</FONT> defaults to
<B>-mno-powerpc64</B>.


<P>


If you specify both <B>-mno-power</B> and <B>-mno-powerpc</B>, <FONT SIZE="-1">GCC</FONT>
will use only the instructions in the common subset of both
architectures plus some special <FONT SIZE="-1">AIX</FONT> common-mode calls, and will not use
the <FONT SIZE="-1">MQ</FONT> register.  Specifying both <B>-mpower</B> and <B>-mpowerpc</B>
permits <FONT SIZE="-1">GCC</FONT> to use any instruction from either architecture and to
allow use of the <FONT SIZE="-1">MQ</FONT> register; specify this for the Motorola <FONT SIZE="-1">MPC601</FONT>.
<DT><B>-mnew-mnemonics</B><DD>
<A NAME="ixBDC"></A>

<DT><B>-mold-mnemonics</B><DD>
<A NAME="ixBDD"></A>

Select which mnemonics to use in the generated assembler code.  With
<B>-mnew-mnemonics</B>, <FONT SIZE="-1">GCC</FONT> uses the assembler mnemonics defined for
the PowerPC architecture.  With <B>-mold-mnemonics</B> it uses the
assembler mnemonics defined for the <FONT SIZE="-1">POWER</FONT> architecture.  Instructions
defined in only one architecture have only one mnemonic; <FONT SIZE="-1">GCC</FONT> uses that
mnemonic irrespective of which of these options is specified.


<P>


<FONT SIZE="-1">GCC</FONT> defaults to the mnemonics appropriate for the architecture in
use.  Specifying <B>-mcpu=</B><I>cpu_type</I> sometimes overrides the
value of these option.  Unless you are building a cross-compiler, you
should normally not specify either <B>-mnew-mnemonics</B> or
<B>-mold-mnemonics</B>, but should instead accept the default.
<DT><B>-mcpu=</B><I>cpu_type</I><DD>
<A NAME="ixBDE"></A>
Set architecture type, register usage, choice of mnemonics, and
instruction scheduling parameters for machine type <I>cpu_type</I>.
Supported values for <I>cpu_type</I> are <B>401</B>, <B>403</B>,
<B>405</B>, <B>405fp</B>, <B>440</B>, <B>440fp</B>, <B>505</B>,
<B>601</B>, <B>602</B>, <B>603</B>, <B>603e</B>, <B>604</B>,
<B>604e</B>, <B>620</B>, <B>630</B>, <B>740</B>, <B>7400</B>,
<B>7450</B>, <B>750</B>, <B>801</B>, <B>821</B>, <B>823</B>,
<B>860</B>, <B>970</B>, <B>8540</B>, <B>common</B>, <B>ec603e</B>, <B>G3</B>,
<B>G4</B>, <B>G5</B>, <B>power</B>, <B>power2</B>, <B>power3</B>,
<B>power4</B>, <B>power5</B>, <B>powerpc</B>, <B>powerpc64</B>,
<B>rios</B>, <B>rios1</B>, <B>rios2</B>, <B>rsc</B>, and <B>rs64a</B>.


<P>


<B>-mcpu=common</B> selects a completely generic processor.  Code
generated under this option will run on any <FONT SIZE="-1">POWER</FONT> or PowerPC processor.
<FONT SIZE="-1">GCC</FONT> will use only the instructions in the common subset of both
architectures, and will not use the <FONT SIZE="-1">MQ</FONT> register.  <FONT SIZE="-1">GCC</FONT> assumes a generic
processor model for scheduling purposes.


<P>


<B>-mcpu=power</B>, <B>-mcpu=power2</B>, <B>-mcpu=powerpc</B>, and
<B>-mcpu=powerpc64</B> specify generic <FONT SIZE="-1">POWER</FONT>, <FONT SIZE="-1">POWER2</FONT>, pure 32-bit
PowerPC (i.e., not <FONT SIZE="-1">MPC601</FONT>), and 64-bit PowerPC architecture machine
types, with an appropriate, generic processor model assumed for
scheduling purposes.


<P>


The other options specify a specific processor.  Code generated under
those options will run best on that processor, and may not run at all on
others.


<P>


The <B>-mcpu</B> options automatically enable or disable the
following options: <B>-maltivec</B>, <B>-mhard-float</B>,
<B>-mmfcrf</B>, <B>-mmultiple</B>, <B>-mnew-mnemonics</B>,
<B>-mpower</B>, <B>-mpower2</B>, <B>-mpowerpc64</B>,
<B>-mpowerpc-gpopt</B>, <B>-mpowerpc-gfxopt</B>,
<B>-mstring</B>.  The particular options set for any particular <FONT SIZE="-1">CPU</FONT>
will vary between compiler versions, depending on what setting seems
to produce optimal code for that <FONT SIZE="-1">CPU</FONT>; it doesn't necessarily reflect
the actual hardware's capabilities.  If you wish to set an individual
option to a particular value, you may specify it after the
<B>-mcpu</B> option, like <B>-mcpu=970 -mno-altivec</B>.


<P>


On <FONT SIZE="-1">AIX</FONT>, the <B>-maltivec</B> and <B>-mpowerpc64</B> options are
not enabled or disabled by the <B>-mcpu</B> option at present, since
<FONT SIZE="-1">AIX</FONT> does not have full support for these options.  You may still
enable or disable them individually if you're sure it'll work in your
environment.
<DT><B>-mtune=</B><I>cpu_type</I><DD>
<A NAME="ixBDF"></A>
Set the instruction scheduling parameters for machine type
<I>cpu_type</I>, but do not set the architecture type, register usage, or
choice of mnemonics, as <B>-mcpu=</B><I>cpu_type</I> would.  The same
values for <I>cpu_type</I> are used for <B>-mtune</B> as for
<B>-mcpu</B>.  If both are specified, the code generated will use the
architecture, registers, and mnemonics set by <B>-mcpu</B>, but the
scheduling parameters set by <B>-mtune</B>.
<DT><B>-maltivec</B><DD>
<A NAME="ixBDG"></A>

<DT><B>-mno-altivec</B><DD>
<A NAME="ixBDH"></A>

These switches enable or disable the use of built-in functions that
allow access to the AltiVec instruction set.  You may also need to set
<B>-mabi=altivec</B> to adjust the current <FONT SIZE="-1">ABI</FONT> with AltiVec <FONT SIZE="-1">ABI</FONT>
enhancements.
<DT><B>-mabi=spe</B><DD>
<A NAME="ixBDI"></A>
Extend the current <FONT SIZE="-1">ABI</FONT> with <FONT SIZE="-1">SPE</FONT> <FONT SIZE="-1">ABI</FONT> extensions.  This does not change
the default <FONT SIZE="-1">ABI</FONT>, instead it adds the <FONT SIZE="-1">SPE</FONT> <FONT SIZE="-1">ABI</FONT> extensions to the current
<FONT SIZE="-1">ABI</FONT>.
<DT><B>-mabi=no-spe</B><DD>
<A NAME="ixBDJ"></A>
Disable Booke <FONT SIZE="-1">SPE</FONT> <FONT SIZE="-1">ABI</FONT> extensions for the current <FONT SIZE="-1">ABI</FONT>.
<DT><B>-misel=</B><I>yes/no</I><DD>
<A NAME="ixBDK"></A>

<DT><B>-misel</B><DD>
<A NAME="ixBDL"></A>

This switch enables or disables the generation of <FONT SIZE="-1">ISEL</FONT> instructions.
<DT><B>-mspe=</B><I>yes/no</I><DD>
<A NAME="ixBDM"></A>

<DT><B>-mspe</B><DD>
<A NAME="ixBDN"></A>

This switch enables or disables the generation of <FONT SIZE="-1">SPE</FONT> simd
instructions.
<DT><B>-mfloat-gprs=</B><I>yes/no</I><DD>
<A NAME="ixBDO"></A>

<DT><B>-mfloat-gprs</B><DD>
<A NAME="ixBDP"></A>

This switch enables or disables the generation of floating point
operations on the general purpose registers for architectures that
support it.  This option is currently only available on the <FONT SIZE="-1">MPC8540</FONT>.
<DT><B>-mfull-toc</B><DD>
<A NAME="ixBDQ"></A>

<DT><B>-mno-fp-in-toc</B><DD>
<A NAME="ixBDR"></A>
<DT><B>-mno-sum-in-toc</B><DD>
<A NAME="ixBDS"></A>
<DT><B>-mminimal-toc</B><DD>
<A NAME="ixBDT"></A>

Modify generation of the <FONT SIZE="-1">TOC</FONT> (Table Of Contents), which is created for
every executable file.  The <B>-mfull-toc</B> option is selected by
default.  In that case, <FONT SIZE="-1">GCC</FONT> will allocate at least one <FONT SIZE="-1">TOC</FONT> entry for
each unique non-automatic variable reference in your program.  <FONT SIZE="-1">GCC</FONT>
will also place floating-point constants in the <FONT SIZE="-1">TOC</FONT>.  However, only
16,384 entries are available in the <FONT SIZE="-1">TOC</FONT>.


<P>


If you receive a linker error message that saying you have overflowed
the available <FONT SIZE="-1">TOC</FONT> space, you can reduce the amount of <FONT SIZE="-1">TOC</FONT> space used
with the <B>-mno-fp-in-toc</B> and <B>-mno-sum-in-toc</B> options.
<B>-mno-fp-in-toc</B> prevents <FONT SIZE="-1">GCC</FONT> from putting floating-point
constants in the <FONT SIZE="-1">TOC</FONT> and <B>-mno-sum-in-toc</B> forces <FONT SIZE="-1">GCC</FONT> to
generate code to calculate the sum of an address and a constant at
run-time instead of putting that sum into the <FONT SIZE="-1">TOC</FONT>.  You may specify one
or both of these options.  Each causes <FONT SIZE="-1">GCC</FONT> to produce very slightly
slower and larger code at the expense of conserving <FONT SIZE="-1">TOC</FONT> space.


<P>


If you still run out of space in the <FONT SIZE="-1">TOC</FONT> even when you specify both of
these options, specify <B>-mminimal-toc</B> instead.  This option causes
<FONT SIZE="-1">GCC</FONT> to make only one <FONT SIZE="-1">TOC</FONT> entry for every file.  When you specify this
option, <FONT SIZE="-1">GCC</FONT> will produce code that is slower and larger but which
uses extremely little <FONT SIZE="-1">TOC</FONT> space.  You may wish to use this option
only on files that contain less frequently executed code.
<DT><B>-maix64</B><DD>
<A NAME="ixBDU"></A>

<DT><B>-maix32</B><DD>
<A NAME="ixBDV"></A>

Enable 64-bit <FONT SIZE="-1">AIX</FONT> <FONT SIZE="-1">ABI</FONT> and calling convention: 64-bit pointers, 64-bit
<TT>&quot;long&quot;</TT> type, and the infrastructure needed to support them.
Specifying <B>-maix64</B> implies <B>-mpowerpc64</B> and
<B>-mpowerpc</B>, while <B>-maix32</B> disables the 64-bit <FONT SIZE="-1">ABI</FONT> and
implies <B>-mno-powerpc64</B>.  <FONT SIZE="-1">GCC</FONT> defaults to <B>-maix32</B>.
<DT><B>-mxl-compat</B><DD>
<A NAME="ixBDW"></A>

<DT><B>-mno-xl-compat</B><DD>
<A NAME="ixBDX"></A>

Produce code that conforms more closely to <FONT SIZE="-1">IBM</FONT> <FONT SIZE="-1">XLC</FONT> semantics when using
AIX-compatible <FONT SIZE="-1">ABI</FONT>.  Pass floating-point arguments to prototyped
functions beyond the register save area (<FONT SIZE="-1">RSA</FONT>) on the stack in addition
to argument FPRs.  Do not assume that most significant double in 128
bit long double value is properly rounded when comparing values.


<P>


The <FONT SIZE="-1">AIX</FONT> calling convention was extended but not initially documented to
handle an obscure K&amp;R C case of calling a function that takes the
address of its arguments with fewer arguments than declared.  <FONT SIZE="-1">AIX</FONT> <FONT SIZE="-1">XL</FONT>
compilers access floating point arguments which do not fit in the
<FONT SIZE="-1">RSA</FONT> from the stack when a subroutine is compiled without
optimization.  Because always storing floating-point arguments on the
stack is inefficient and rarely needed, this option is not enabled by
default and only is necessary when calling subroutines compiled by <FONT SIZE="-1">AIX</FONT>
<FONT SIZE="-1">XL</FONT> compilers without optimization.
<DT><B>-mpe</B><DD>
<A NAME="ixBDY"></A>
Support <I></I><FONT SIZE="-1"><I>IBM</I></FONT><I> </I><FONT SIZE="-1"><I>RS/6000</I></FONT><I> </I><FONT SIZE="-1"><I>SP</I></FONT><I></I> <I>Parallel Environment</I> (<FONT SIZE="-1">PE</FONT>).  Link an
application written to use message passing with special startup code to
enable the application to run.  The system must have <FONT SIZE="-1">PE</FONT> installed in the
standard location (<I>/usr/lpp/ppe.poe/</I>), or the <I>specs</I> file
must be overridden with the <B>-specs=</B> option to specify the
appropriate directory location.  The Parallel Environment does not
support threads, so the <B>-mpe</B> option and the <B>-pthread</B>
option are incompatible.
<DT><B>-malign-natural</B><DD>
<A NAME="ixBDZ"></A>

<DT><B>-malign-power</B><DD>
<A NAME="ixBEA"></A>

On <FONT SIZE="-1">AIX</FONT>, Darwin, and 64-bit PowerPC GNU/Linux, the option
<B>-malign-natural</B> overrides the ABI-defined alignment of larger
types, such as floating-point doubles, on their natural size-based boundary.
The option <B>-malign-power</B> instructs <FONT SIZE="-1">GCC</FONT> to follow the ABI-specified
alignment rules.  <FONT SIZE="-1">GCC</FONT> defaults to the standard alignment defined in the <FONT SIZE="-1">ABI</FONT>.
<DT><B>-msoft-float</B><DD>
<A NAME="ixBEB"></A>

<DT><B>-mhard-float</B><DD>
<A NAME="ixBEC"></A>

Generate code that does not use (uses) the floating-point register set.
Software floating point emulation is provided if you use the
<B>-msoft-float</B> option, and pass the option to <FONT SIZE="-1">GCC</FONT> when linking.
<DT><B>-mmultiple</B><DD>
<A NAME="ixBED"></A>

<DT><B>-mno-multiple</B><DD>
<A NAME="ixBEE"></A>

Generate code that uses (does not use) the load multiple word
instructions and the store multiple word instructions.  These
instructions are generated by default on <FONT SIZE="-1">POWER</FONT> systems, and not
generated on PowerPC systems.  Do not use <B>-mmultiple</B> on little
endian PowerPC systems, since those instructions do not work when the
processor is in little endian mode.  The exceptions are <FONT SIZE="-1">PPC740</FONT> and
<FONT SIZE="-1">PPC750</FONT> which permit the instructions usage in little endian mode.
<DT><B>-mstring</B><DD>
<A NAME="ixBEF"></A>

<DT><B>-mno-string</B><DD>
<A NAME="ixBEG"></A>

Generate code that uses (does not use) the load string instructions
and the store string word instructions to save multiple registers and
do small block moves.  These instructions are generated by default on
<FONT SIZE="-1">POWER</FONT> systems, and not generated on PowerPC systems.  Do not use
<B>-mstring</B> on little endian PowerPC systems, since those
instructions do not work when the processor is in little endian mode.
The exceptions are <FONT SIZE="-1">PPC740</FONT> and <FONT SIZE="-1">PPC750</FONT> which permit the instructions
usage in little endian mode.
<DT><B>-mupdate</B><DD>
<A NAME="ixBEH"></A>

<DT><B>-mno-update</B><DD>
<A NAME="ixBEI"></A>

Generate code that uses (does not use) the load or store instructions
that update the base register to the address of the calculated memory
location.  These instructions are generated by default.  If you use
<B>-mno-update</B>, there is a small window between the time that the
stack pointer is updated and the address of the previous frame is
stored, which means code that walks the stack frame across interrupts or
signals may get corrupted data.
<DT><B>-mfused-madd</B><DD>
<A NAME="ixBEJ"></A>

<DT><B>-mno-fused-madd</B><DD>
<A NAME="ixBEK"></A>

Generate code that uses (does not use) the floating point multiply and
accumulate instructions.  These instructions are generated by default if
hardware floating is used.
<DT><B>-mno-bit-align</B><DD>
<A NAME="ixBEL"></A>

<DT><B>-mbit-align</B><DD>
<A NAME="ixBEM"></A>

On System V.4 and embedded PowerPC systems do not (do) force structures
and unions that contain bit-fields to be aligned to the base type of the
bit-field.


<P>


For example, by default a structure containing nothing but 8
<TT>&quot;unsigned&quot;</TT> bit-fields of length 1 would be aligned to a 4 byte
boundary and have a size of 4 bytes.  By using <B>-mno-bit-align</B>,
the structure would be aligned to a 1 byte boundary and be one byte in
size.
<DT><B>-mno-strict-align</B><DD>
<A NAME="ixBEN"></A>

<DT><B>-mstrict-align</B><DD>
<A NAME="ixBEO"></A>

On System V.4 and embedded PowerPC systems do not (do) assume that
unaligned memory references will be handled by the system.
<DT><B>-mrelocatable</B><DD>
<A NAME="ixBEP"></A>

<DT><B>-mno-relocatable</B><DD>
<A NAME="ixBEQ"></A>

On embedded PowerPC systems generate code that allows (does not allow)
the program to be relocated to a different address at runtime.  If you
use <B>-mrelocatable</B> on any module, all objects linked together must
be compiled with <B>-mrelocatable</B> or <B>-mrelocatable-lib</B>.
<DT><B>-mrelocatable-lib</B><DD>
<A NAME="ixBER"></A>

<DT><B>-mno-relocatable-lib</B><DD>
<A NAME="ixBES"></A>

On embedded PowerPC systems generate code that allows (does not allow)
the program to be relocated to a different address at runtime.  Modules
compiled with <B>-mrelocatable-lib</B> can be linked with either modules
compiled without <B>-mrelocatable</B> and <B>-mrelocatable-lib</B> or
with modules compiled with the <B>-mrelocatable</B> options.
<DT><B>-mno-toc</B><DD>
<A NAME="ixBET"></A>

<DT><B>-mtoc</B><DD>
<A NAME="ixBEU"></A>

On System V.4 and embedded PowerPC systems do not (do) assume that
register 2 contains a pointer to a global area pointing to the addresses
used in the program.
<DT><B>-mlittle</B><DD>
<A NAME="ixBEV"></A>

<DT><B>-mlittle-endian</B><DD>
<A NAME="ixBEW"></A>

On System V.4 and embedded PowerPC systems compile code for the
processor in little endian mode.  The <B>-mlittle-endian</B> option is
the same as <B>-mlittle</B>.
<DT><B>-mbig</B><DD>
<A NAME="ixBEX"></A>

<DT><B>-mbig-endian</B><DD>
<A NAME="ixBEY"></A>

On System V.4 and embedded PowerPC systems compile code for the
processor in big endian mode.  The <B>-mbig-endian</B> option is
the same as <B>-mbig</B>.
<DT><B>-mdynamic-no-pic</B><DD>
<A NAME="ixBEZ"></A>
On Darwin and Mac <FONT SIZE="-1">OS</FONT> X systems, compile code so that it is not
relocatable, but that its external references are relocatable.  The
resulting code is suitable for applications, but not shared
libraries.
<DT><B>-mprioritize-restricted-insns=</B><I>priority</I><DD>
<A NAME="ixBFA"></A>
This option controls the priority that is assigned to
dispatch-slot restricted instructions during the second scheduling
pass.  The argument <I>priority</I> takes the value <I>0/1/2</I> to assign
<I>no/highest/second-highest</I> priority to dispatch slot restricted
instructions.
<DT><B>-msched-costly-dep=</B><I>dependence_type</I><DD>
<A NAME="ixBFB"></A>
This option controls which dependences are considered costly
by the target during instruction scheduling.  The argument
<I>dependence_type</I> takes one of the following values:
<I>no</I>: no dependence is costly,
<I>all</I>: all dependences are costly,
<I>true_store_to_load</I>: a true dependence from store to load is costly,
<I>store_to_load</I>: any dependence from store to load is costly,
<I>number</I>: any dependence which latency &gt;= <I>number</I> is costly.
<DT><B>-minsert-sched-nops=</B><I>scheme</I><DD>
<A NAME="ixBFC"></A>
This option controls which nop insertion scheme will be used during
the second scheduling pass. The argument <I>scheme</I> takes one of the
following values:
<I>no</I>: Don't insert nops.
<I>pad</I>: Pad with nops any dispatch group which has vacant issue slots,
according to the scheduler's grouping.
<I>regroup_exact</I>: Insert nops to force costly dependent insns into
separate groups.  Insert exactly as many nops as needed to force an insn
to a new group, according to the estimated processor grouping.
<I>number</I>: Insert nops to force costly dependent insns into
separate groups.  Insert <I>number</I> nops to force an insn to a new group.
<DT><B>-mcall-sysv</B><DD>
<A NAME="ixBFD"></A>
On System V.4 and embedded PowerPC systems compile code using calling
conventions that adheres to the March 1995 draft of the System V
Application Binary Interface, PowerPC processor supplement.  This is the
default unless you configured <FONT SIZE="-1">GCC</FONT> using <B>powerpc-*-eabiaix</B>.
<DT><B>-mcall-sysv-eabi</B><DD>
<A NAME="ixBFE"></A>
Specify both <B>-mcall-sysv</B> and <B>-meabi</B> options.
<DT><B>-mcall-sysv-noeabi</B><DD>
<A NAME="ixBFF"></A>
Specify both <B>-mcall-sysv</B> and <B>-mno-eabi</B> options.
<DT><B>-mcall-solaris</B><DD>
<A NAME="ixBFG"></A>
On System V.4 and embedded PowerPC systems compile code for the Solaris
operating system.
<DT><B>-mcall-linux</B><DD>
<A NAME="ixBFH"></A>
On System V.4 and embedded PowerPC systems compile code for the
Linux-based <FONT SIZE="-1">GNU</FONT> system.
<DT><B>-mcall-gnu</B><DD>
<A NAME="ixBFI"></A>
On System V.4 and embedded PowerPC systems compile code for the
Hurd-based <FONT SIZE="-1">GNU</FONT> system.
<DT><B>-mcall-netbsd</B><DD>
<A NAME="ixBFJ"></A>
On System V.4 and embedded PowerPC systems compile code for the
NetBSD operating system.
<DT><B>-maix-struct-return</B><DD>
<A NAME="ixBFK"></A>
Return all structures in memory (as specified by the <FONT SIZE="-1">AIX</FONT> <FONT SIZE="-1">ABI</FONT>).
<DT><B>-msvr4-struct-return</B><DD>
<A NAME="ixBFL"></A>
Return structures smaller than 8 bytes in registers (as specified by the
<FONT SIZE="-1">SVR4</FONT> <FONT SIZE="-1">ABI</FONT>).
<DT><B>-mabi=altivec</B><DD>
<A NAME="ixBFM"></A>
Extend the current <FONT SIZE="-1">ABI</FONT> with AltiVec <FONT SIZE="-1">ABI</FONT> extensions.  This does not
change the default <FONT SIZE="-1">ABI</FONT>, instead it adds the AltiVec <FONT SIZE="-1">ABI</FONT> extensions to
the current <FONT SIZE="-1">ABI</FONT>.
<DT><B>-mabi=no-altivec</B><DD>
<A NAME="ixBFN"></A>
Disable AltiVec <FONT SIZE="-1">ABI</FONT> extensions for the current <FONT SIZE="-1">ABI</FONT>.
<DT><B>-mprototype</B><DD>
<A NAME="ixBFO"></A>

<DT><B>-mno-prototype</B><DD>
<A NAME="ixBFP"></A>

On System V.4 and embedded PowerPC systems assume that all calls to
variable argument functions are properly prototyped.  Otherwise, the
compiler must insert an instruction before every non prototyped call to
set or clear bit 6 of the condition code register (<I></I><FONT SIZE="-1"><I>CR</I></FONT><I></I>) to
indicate whether floating point values were passed in the floating point
registers in case the function takes a variable arguments.  With
<B>-mprototype</B>, only calls to prototyped variable argument functions
will set or clear the bit.
<DT><B>-msim</B><DD>
<A NAME="ixBFQ"></A>
On embedded PowerPC systems, assume that the startup module is called
<I>sim-crt0.o</I> and that the standard C libraries are <I>libsim.a</I> and
<I>libc.a</I>.  This is the default for <B>powerpc-*-eabisim</B>.
configurations.
<DT><B>-mmvme</B><DD>
<A NAME="ixBFR"></A>
On embedded PowerPC systems, assume that the startup module is called
<I>crt0.o</I> and the standard C libraries are <I>libmvme.a</I> and
<I>libc.a</I>.
<DT><B>-mads</B><DD>
<A NAME="ixBFS"></A>
On embedded PowerPC systems, assume that the startup module is called
<I>crt0.o</I> and the standard C libraries are <I>libads.a</I> and
<I>libc.a</I>.
<DT><B>-myellowknife</B><DD>
<A NAME="ixBFT"></A>
On embedded PowerPC systems, assume that the startup module is called
<I>crt0.o</I> and the standard C libraries are <I>libyk.a</I> and
<I>libc.a</I>.
<DT><B>-mvxworks</B><DD>
<A NAME="ixBFU"></A>
On System V.4 and embedded PowerPC systems, specify that you are
compiling for a VxWorks system.
<DT><B>-mwindiss</B><DD>
<A NAME="ixBFV"></A>
Specify that you are compiling for the WindISS simulation environment.
<DT><B>-memb</B><DD>
<A NAME="ixBFW"></A>
On embedded PowerPC systems, set the <I></I><FONT SIZE="-1"><I>PPC_EMB</I></FONT><I></I> bit in the <FONT SIZE="-1">ELF</FONT> flags
header to indicate that <B>eabi</B> extended relocations are used.
<DT><B>-meabi</B><DD>
<A NAME="ixBFX"></A>

<DT><B>-mno-eabi</B><DD>
<A NAME="ixBFY"></A>

On System V.4 and embedded PowerPC systems do (do not) adhere to the
Embedded Applications Binary Interface (eabi) which is a set of
modifications to the System V.4 specifications.  Selecting <B>-meabi</B>
means that the stack is aligned to an 8 byte boundary, a function
<TT>&quot;__eabi&quot;</TT> is called to from <TT>&quot;main&quot;</TT> to set up the eabi
environment, and the <B>-msdata</B> option can use both <TT>&quot;r2&quot;</TT> and
<TT>&quot;r13&quot;</TT> to point to two separate small data areas.  Selecting
<B>-mno-eabi</B> means that the stack is aligned to a 16 byte boundary,
do not call an initialization function from <TT>&quot;main&quot;</TT>, and the
<B>-msdata</B> option will only use <TT>&quot;r13&quot;</TT> to point to a single
small data area.  The <B>-meabi</B> option is on by default if you
configured <FONT SIZE="-1">GCC</FONT> using one of the <B>powerpc*-*-eabi*</B> options.
<DT><B>-msdata=eabi</B><DD>
<A NAME="ixBFZ"></A>
On System V.4 and embedded PowerPC systems, put small initialized
<TT>&quot;const&quot;</TT> global and static data in the <B>.sdata2</B> section, which
is pointed to by register <TT>&quot;r2&quot;</TT>.  Put small initialized
non-<TT>&quot;const&quot;</TT> global and static data in the <B>.sdata</B> section,
which is pointed to by register <TT>&quot;r13&quot;</TT>.  Put small uninitialized
global and static data in the <B>.sbss</B> section, which is adjacent to
the <B>.sdata</B> section.  The <B>-msdata=eabi</B> option is
incompatible with the <B>-mrelocatable</B> option.  The
<B>-msdata=eabi</B> option also sets the <B>-memb</B> option.
<DT><B>-msdata=sysv</B><DD>
<A NAME="ixBGA"></A>
On System V.4 and embedded PowerPC systems, put small global and static
data in the <B>.sdata</B> section, which is pointed to by register
<TT>&quot;r13&quot;</TT>.  Put small uninitialized global and static data in the
<B>.sbss</B> section, which is adjacent to the <B>.sdata</B> section.
The <B>-msdata=sysv</B> option is incompatible with the
<B>-mrelocatable</B> option.
<DT><B>-msdata=default</B><DD>
<A NAME="ixBGB"></A>

<DT><B>-msdata</B><DD>
<A NAME="ixBGC"></A>

On System V.4 and embedded PowerPC systems, if <B>-meabi</B> is used,
compile code the same as <B>-msdata=eabi</B>, otherwise compile code the
same as <B>-msdata=sysv</B>.
<DT><B>-msdata-data</B><DD>
<A NAME="ixBGD"></A>
On System V.4 and embedded PowerPC systems, put small global and static
data in the <B>.sdata</B> section.  Put small uninitialized global and
static data in the <B>.sbss</B> section.  Do not use register <TT>&quot;r13&quot;</TT>
to address small data however.  This is the default behavior unless
other <B>-msdata</B> options are used.
<DT><B>-msdata=none</B><DD>
<A NAME="ixBGE"></A>

<DT><B>-mno-sdata</B><DD>
<A NAME="ixBGF"></A>

On embedded PowerPC systems, put all initialized global and static data
in the <B>.data</B> section, and all uninitialized data in the
<B>.bss</B> section.
<DT><B>-G</B> <I>num</I><DD>
<A NAME="ixBGG"></A>
On embedded PowerPC systems, put global and static items less than or
equal to <I>num</I> bytes into the small data or bss sections instead of
the normal data or bss section.  By default, <I>num</I> is 8.  The
<B>-G</B> <I>num</I> switch is also passed to the linker.
All modules should be compiled with the same <B>-G</B> <I>num</I> value.
<DT><B>-mregnames</B><DD>
<A NAME="ixBGH"></A>

<DT><B>-mno-regnames</B><DD>
<A NAME="ixBGI"></A>

On System V.4 and embedded PowerPC systems do (do not) emit register
names in the assembly language output using symbolic forms.
<DT><B>-mlongcall</B><DD>
<A NAME="ixBGJ"></A>

<DT><B>-mno-longcall</B><DD>
<A NAME="ixBGK"></A>

Default to making all function calls via pointers, so that functions
which reside further than 64 megabytes (67,108,864 bytes) from the
current location can be called.  This setting can be overridden by the
<TT>&quot;shortcall&quot;</TT> function attribute, or by <TT>&quot;#pragma longcall(0)&quot;</TT>.


<P>


Some linkers are capable of detecting out-of-range calls and generating
glue code on the fly.  On these systems, long calls are unnecessary and
generate slower code.  As of this writing, the <FONT SIZE="-1">AIX</FONT> linker can do this,
as can the <FONT SIZE="-1">GNU</FONT> linker for PowerPC/64.  It is planned to add this feature
to the <FONT SIZE="-1">GNU</FONT> linker for 32-bit PowerPC systems as well.


<P>


On Mach-O (Darwin) systems, this option directs the compiler emit to
the glue for every direct call, and the Darwin linker decides whether
to use or discard it.


<P>


In the future, we may cause <FONT SIZE="-1">GCC</FONT> to ignore all longcall specifications
when the linker is known to generate glue.
<DT><B>-pthread</B><DD>
<A NAME="ixBGL"></A>
Adds support for multithreading with the <I>pthreads</I> library.
This option sets flags for both the preprocessor and linker.
</DL>
<P>

<I>Darwin Options</I>
<A NAME="ixBGM"></A>
<P>

These options are defined for all architectures running the Darwin operating
system.  They are useful for compatibility with other Mac <FONT SIZE="-1">OS</FONT> compilers.
<DL COMPACT>
<DT><B>-all_load</B><DD>
<A NAME="ixBGN"></A>
Loads all members of static archive libraries.
See man <I><A HREF="http://localhost/cgi-bin/man/man2html?1+ld">ld</A></I>(1) for more information.
<DT><B>-arch_errors_fatal</B><DD>
<A NAME="ixBGO"></A>
Cause the errors having to do with files that have the wrong architecture
to be fatal.
<DT><B>-bind_at_load</B><DD>
<A NAME="ixBGP"></A>
Causes the output file to be marked such that the dynamic linker will
bind all undefined references when the file is loaded or launched.
<DT><B>-bundle</B><DD>
<A NAME="ixBGQ"></A>
Produce a Mach-o bundle format file.
See man <I><A HREF="http://localhost/cgi-bin/man/man2html?1+ld">ld</A></I>(1) for more information.
<DT><B>-bundle_loader</B> <I>executable</I><DD>
<A NAME="ixBGR"></A>
This specifies the <I>executable</I> that will be loading the build
output file being linked. See man <I><A HREF="http://localhost/cgi-bin/man/man2html?1+ld">ld</A></I>(1) for more information.
<DT><B>-allowable_client</B>  <I>client_name</I><DD>
<A NAME="ixBGS"></A>

<DT><B>-arch_only</B><DD>
<A NAME="ixBGT"></A>
<DT><B>-client_name</B><DD>
<A NAME="ixBGU"></A>
<DT><B>-compatibility_version</B><DD>
<A NAME="ixBGV"></A>
<DT><B>-current_version</B><DD>
<A NAME="ixBGW"></A>
<DT><B>-dependency-file</B><DD>
<A NAME="ixBGX"></A>
<DT><B>-dylib_file</B><DD>
<A NAME="ixBGY"></A>
<DT><B>-dylinker_install_name</B><DD>
<A NAME="ixBGZ"></A>
<DT><B>-dynamic</B><DD>
<A NAME="ixBHA"></A>
<DT><B>-dynamiclib</B><DD>
<A NAME="ixBHB"></A>
<DT><B>-exported_symbols_list</B><DD>
<A NAME="ixBHC"></A>
<DT><B>-filelist</B><DD>
<A NAME="ixBHD"></A>
<DT><B>-flat_namespace</B><DD>
<A NAME="ixBHE"></A>
<DT><B>-force_cpusubtype_ALL</B><DD>
<A NAME="ixBHF"></A>
<DT><B>-force_flat_namespace</B><DD>
<A NAME="ixBHG"></A>
<DT><B>-headerpad_max_install_names</B><DD>
<A NAME="ixBHH"></A>
<DT><B>-image_base</B><DD>
<A NAME="ixBHI"></A>
<DT><B>-init</B><DD>
<A NAME="ixBHJ"></A>
<DT><B>-install_name</B><DD>
<A NAME="ixBHK"></A>
<DT><B>-keep_private_externs</B><DD>
<A NAME="ixBHL"></A>
<DT><B>-multi_module</B><DD>
<A NAME="ixBHM"></A>
<DT><B>-multiply_defined</B><DD>
<A NAME="ixBHN"></A>
<DT><B>-multiply_defined_unused</B><DD>
<A NAME="ixBHO"></A>
<DT><B>-noall_load</B><DD>
<A NAME="ixBHP"></A>
<DT><B>-nofixprebinding</B><DD>
<A NAME="ixBHQ"></A>
<DT><B>-nomultidefs</B><DD>
<A NAME="ixBHR"></A>
<DT><B>-noprebind</B><DD>
<A NAME="ixBHS"></A>
<DT><B>-noseglinkedit</B><DD>
<A NAME="ixBHT"></A>
<DT><B>-pagezero_size</B><DD>
<A NAME="ixBHU"></A>
<DT><B>-prebind</B><DD>
<A NAME="ixBHV"></A>
<DT><B>-prebind_all_twolevel_modules</B><DD>
<A NAME="ixBHW"></A>
<DT><B>-private_bundle</B><DD>
<A NAME="ixBHX"></A>
<DT><B>-read_only_relocs</B><DD>
<A NAME="ixBHY"></A>
<DT><B>-sectalign</B><DD>
<A NAME="ixBHZ"></A>
<DT><B>-sectobjectsymbols</B><DD>
<A NAME="ixBIA"></A>
<DT><B>-whyload</B><DD>
<A NAME="ixBIB"></A>
<DT><B>-seg1addr</B><DD>
<A NAME="ixBIC"></A>
<DT><B>-sectcreate</B><DD>
<A NAME="ixBID"></A>
<DT><B>-sectobjectsymbols</B><DD>
<A NAME="ixBIE"></A>
<DT><B>-sectorder</B><DD>
<A NAME="ixBIF"></A>
<DT><B>-seg_addr_table</B><DD>
<A NAME="ixBIG"></A>
<DT><B>-seg_addr_table_filename</B><DD>
<A NAME="ixBIH"></A>
<DT><B>-seglinkedit</B><DD>
<A NAME="ixBII"></A>
<DT><B>-segprot</B><DD>
<A NAME="ixBIJ"></A>
<DT><B>-segs_read_only_addr</B><DD>
<A NAME="ixBIK"></A>
<DT><B>-segs_read_write_addr</B><DD>
<A NAME="ixBIL"></A>
<DT><B>-single_module</B><DD>
<A NAME="ixBIM"></A>
<DT><B>-static</B><DD>
<A NAME="ixBIN"></A>
<DT><B>-sub_library</B><DD>
<A NAME="ixBIO"></A>
<DT><B>-sub_umbrella</B><DD>
<A NAME="ixBIP"></A>
<DT><B>-twolevel_namespace</B><DD>
<A NAME="ixBIQ"></A>
<DT><B>-umbrella</B><DD>
<A NAME="ixBIR"></A>
<DT><B>-undefined</B><DD>
<A NAME="ixBIS"></A>
<DT><B>-unexported_symbols_list</B><DD>
<A NAME="ixBIT"></A>
<DT><B>-weak_reference_mismatches</B><DD>
<A NAME="ixBIU"></A>
<DT><B>-whatsloaded</B><DD>
<A NAME="ixBIV"></A>

These options are available for Darwin linker. Darwin linker man page
describes them in detail.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>MIPS</I></FONT><I> Options</I>
<A NAME="ixBIW"></A>
<DL COMPACT>
<DT><B>-EB</B><DD>
<A NAME="ixBIX"></A>
Generate big-endian code.
<DT><B>-EL</B><DD>
<A NAME="ixBIY"></A>
Generate little-endian code.  This is the default for <B>mips*el-*-*</B>
configurations.
<DT><B>-march=</B><I>arch</I><DD>
<A NAME="ixBIZ"></A>
Generate code that will run on <I>arch</I>, which can be the name of a
generic <FONT SIZE="-1">MIPS</FONT> <FONT SIZE="-1">ISA</FONT>, or the name of a particular processor.
The <FONT SIZE="-1">ISA</FONT> names are:
<B>mips1</B>, <B>mips2</B>, <B>mips3</B>, <B>mips4</B>,
<B>mips32</B>, <B>mips32r2</B>, and <B>mips64</B>.
The processor names are:
<B>4kc</B>, <B>4kp</B>, <B>5kc</B>, <B>20kc</B>,
<B>m4k</B>,
<B>r2000</B>, <B>r3000</B>, <B>r3900</B>, <B>r4000</B>, <B>r4400</B>,
<B>r4600</B>, <B>r4650</B>, <B>r6000</B>, <B>r8000</B>, <B>rm7000</B>,
<B>rm9000</B>,
<B>orion</B>,
<B>sb1</B>,
<B>vr4100</B>, <B>vr4111</B>, <B>vr4120</B>, <B>vr4300</B>,
<B>vr5000</B>, <B>vr5400</B> and <B>vr5500</B>.
The special value <B>from-abi</B> selects the
most compatible architecture for the selected <FONT SIZE="-1">ABI</FONT> (that is,
<B>mips1</B> for 32-bit ABIs and <B>mips3</B> for 64-bit ABIs).


<P>


In processor names, a final <B>000</B> can be abbreviated as <B>k</B>
(for example, <B>-march=r2k</B>).  Prefixes are optional, and
<B>vr</B> may be written <B>r</B>.


<P>


<FONT SIZE="-1">GCC</FONT> defines two macros based on the value of this option.  The first
is <B>_MIPS_ARCH</B>, which gives the name of target architecture, as
a string.  The second has the form <B>_MIPS_ARCH_</B><I>foo</I>,
where <I>foo</I> is the capitalized value of <B>_MIPS_ARCH</B>.
For example, <B>-march=r2000</B> will set <B>_MIPS_ARCH</B>
to <B>``r2000''</B> and define the macro <B>_MIPS_ARCH_R2000</B>.


<P>


Note that the <B>_MIPS_ARCH</B> macro uses the processor names given
above.  In other words, it will have the full prefix and will not
abbreviate <B>000</B> as <B>k</B>.  In the case of <B>from-abi</B>,
the macro names the resolved architecture (either <B>``mips1''</B> or
<B>``mips3''</B>).  It names the default architecture when no
<B>-march</B> option is given.
<DT><B>-mtune=</B><I>arch</I><DD>
<A NAME="ixBJA"></A>
Optimize for <I>arch</I>.  Among other things, this option controls
the way instructions are scheduled, and the perceived cost of arithmetic
operations.  The list of <I>arch</I> values is the same as for
<B>-march</B>.


<P>


When this option is not used, <FONT SIZE="-1">GCC</FONT> will optimize for the processor
specified by <B>-march</B>.  By using <B>-march</B> and
<B>-mtune</B> together, it is possible to generate code that will
run on a family of processors, but optimize the code for one
particular member of that family.


<P>


<B>-mtune</B> defines the macros <B>_MIPS_TUNE</B> and
<B>_MIPS_TUNE_</B><I>foo</I>, which work in the same way as the
<B>-march</B> ones described above.
<DT><B>-mips1</B><DD>
<A NAME="ixBJB"></A>
Equivalent to <B>-march=mips1</B>.
<DT><B>-mips2</B><DD>
<A NAME="ixBJC"></A>
Equivalent to <B>-march=mips2</B>.
<DT><B>-mips3</B><DD>
<A NAME="ixBJD"></A>
Equivalent to <B>-march=mips3</B>.
<DT><B>-mips4</B><DD>
<A NAME="ixBJE"></A>
Equivalent to <B>-march=mips4</B>.
<DT><B>-mips32</B><DD>
<A NAME="ixBJF"></A>
Equivalent to <B>-march=mips32</B>.
<DT><B>-mips32r2</B><DD>
<A NAME="ixBJG"></A>
Equivalent to <B>-march=mips32r2</B>.
<DT><B>-mips64</B><DD>
<A NAME="ixBJH"></A>
Equivalent to <B>-march=mips64</B>.
<DT><B>-mips16</B><DD>
<A NAME="ixBJI"></A>

<DT><B>-mno-mips16</B><DD>
<A NAME="ixBJJ"></A>

Use (do not use) the <FONT SIZE="-1">MIPS16</FONT> <FONT SIZE="-1">ISA</FONT>.
<DT><B>-mabi=32</B><DD>
<A NAME="ixBJK"></A>

<DT><B>-mabi=o64</B><DD>
<A NAME="ixBJL"></A>
<DT><B>-mabi=n32</B><DD>
<A NAME="ixBJM"></A>
<DT><B>-mabi=64</B><DD>
<A NAME="ixBJN"></A>
<DT><B>-mabi=eabi</B><DD>
<A NAME="ixBJO"></A>

Generate code for the given <FONT SIZE="-1">ABI</FONT>.


<P>


Note that the <FONT SIZE="-1">EABI</FONT> has a 32-bit and a 64-bit variant.  <FONT SIZE="-1">GCC</FONT> normally
generates 64-bit code when you select a 64-bit architecture, but you
can use <B>-mgp32</B> to get 32-bit code instead.
<DT><B>-mabicalls</B><DD>
<A NAME="ixBJP"></A>

<DT><B>-mno-abicalls</B><DD>
<A NAME="ixBJQ"></A>

Generate (do not generate) SVR4-style position-independent code.
<B>-mabicalls</B> is the default for SVR4-based systems.
<DT><B>-mxgot</B><DD>
<A NAME="ixBJR"></A>

<DT><B>-mno-xgot</B><DD>
<A NAME="ixBJS"></A>

Lift (do not lift) the usual restrictions on the size of the global
offset table.


<P>


<FONT SIZE="-1">GCC</FONT> normally uses a single instruction to load values from the <FONT SIZE="-1">GOT</FONT>.
While this is relatively efficient, it will only work if the <FONT SIZE="-1">GOT</FONT>
is smaller than about 64k.  Anything larger will cause the linker
to report an error such as:


<P>




<PRE>
        relocation truncated to fit: R_MIPS_GOT16 foobar

</PRE>




<P>


If this happens, you should recompile your code with <B>-mxgot</B>.
It should then work with very large GOTs, although it will also be
less efficient, since it will take three instructions to fetch the
value of a global symbol.


<P>


Note that some linkers can create multiple GOTs.  If you have such a
linker, you should only need to use <B>-mxgot</B> when a single object
file accesses more than 64k's worth of <FONT SIZE="-1">GOT</FONT> entries.  Very few do.


<P>


These options have no effect unless <FONT SIZE="-1">GCC</FONT> is generating position
independent code.
<DT><B>-membedded-pic</B><DD>
<A NAME="ixBJT"></A>

<DT><B>-mno-embedded-pic</B><DD>
<A NAME="ixBJU"></A>

Generate (do not generate) position-independent code suitable for some
embedded systems.  All calls are made using <FONT SIZE="-1">PC</FONT> relative addresses, and
all data is addressed using the <TT>$gp</TT> register.  No more than 65536
bytes of global data may be used.  This requires <FONT SIZE="-1">GNU</FONT> as and <FONT SIZE="-1">GNU</FONT> ld,
which do most of the work.
<DT><B>-mgp32</B><DD>
<A NAME="ixBJV"></A>
Assume that general-purpose registers are 32 bits wide.
<DT><B>-mgp64</B><DD>
<A NAME="ixBJW"></A>
Assume that general-purpose registers are 64 bits wide.
<DT><B>-mfp32</B><DD>
<A NAME="ixBJX"></A>
Assume that floating-point registers are 32 bits wide.
<DT><B>-mfp64</B><DD>
<A NAME="ixBJY"></A>
Assume that floating-point registers are 64 bits wide.
<DT><B>-mhard-float</B><DD>
<A NAME="ixBJZ"></A>
Use floating-point coprocessor instructions.
<DT><B>-msoft-float</B><DD>
<A NAME="ixBKA"></A>
Do not use floating-point coprocessor instructions.  Implement
floating-point calculations using library calls instead.
<DT><B>-msingle-float</B><DD>
<A NAME="ixBKB"></A>
Assume that the floating-point coprocessor only supports single-precision
operations.
<DT><B>-mdouble-float</B><DD>
<A NAME="ixBKC"></A>
Assume that the floating-point coprocessor supports double-precision
operations.  This is the default.
<DT><B>-mint64</B><DD>
<A NAME="ixBKD"></A>
Force <TT>&quot;int&quot;</TT> and <TT>&quot;long&quot;</TT> types to be 64 bits wide.  See
<B>-mlong32</B> for an explanation of the default and the way
that the pointer size is determined.
<DT><B>-mlong64</B><DD>
<A NAME="ixBKE"></A>
Force <TT>&quot;long&quot;</TT> types to be 64 bits wide.  See <B>-mlong32</B> for
an explanation of the default and the way that the pointer size is
determined.
<DT><B>-mlong32</B><DD>
<A NAME="ixBKF"></A>
Force <TT>&quot;long&quot;</TT>, <TT>&quot;int&quot;</TT>, and pointer types to be 32 bits wide.


<P>


The default size of <TT>&quot;int&quot;</TT>s, <TT>&quot;long&quot;</TT>s and pointers depends on
the <FONT SIZE="-1">ABI</FONT>.  All the supported ABIs use 32-bit <TT>&quot;int&quot;</TT>s.  The n64 <FONT SIZE="-1">ABI</FONT>
uses 64-bit <TT>&quot;long&quot;</TT>s, as does the 64-bit <FONT SIZE="-1">EABI</FONT>; the others use
32-bit <TT>&quot;long&quot;</TT>s.  Pointers are the same size as <TT>&quot;long&quot;</TT>s,
or the same size as integer registers, whichever is smaller.
<DT><B>-G</B> <I>num</I><DD>
<A NAME="ixBKG"></A>
Put global and static items less than or equal to <I>num</I> bytes into
the small data or bss section instead of the normal data or bss section.
This allows the data to be accessed using a single instruction.


<P>


All modules should be compiled with the same <B>-G</B> <I>num</I>
value.
<DT><B>-membedded-data</B><DD>
<A NAME="ixBKH"></A>

<DT><B>-mno-embedded-data</B><DD>
<A NAME="ixBKI"></A>

Allocate variables to the read-only data section first if possible, then
next in the small data section if possible, otherwise in data.  This gives
slightly slower code than the default, but reduces the amount of <FONT SIZE="-1">RAM</FONT> required
when executing, and thus may be preferred for some embedded systems.
<DT><B>-muninit-const-in-rodata</B><DD>
<A NAME="ixBKJ"></A>

<DT><B>-mno-uninit-const-in-rodata</B><DD>
<A NAME="ixBKK"></A>

Put uninitialized <TT>&quot;const&quot;</TT> variables in the read-only data section.
This option is only meaningful in conjunction with <B>-membedded-data</B>.
<DT><B>-msplit-addresses</B><DD>
<A NAME="ixBKL"></A>

<DT><B>-mno-split-addresses</B><DD>
<A NAME="ixBKM"></A>

Enable (disable) use of the <TT>&quot;%hi()&quot;</TT> and <TT>&quot;%lo()&quot;</TT> assembler
relocation operators.  This option has been superceded by
<B>-mexplicit-relocs</B> but is retained for backwards compatibility.
<DT><B>-mexplicit-relocs</B><DD>
<A NAME="ixBKN"></A>

<DT><B>-mno-explicit-relocs</B><DD>
<A NAME="ixBKO"></A>

Use (do not use) assembler relocation operators when dealing with symbolic
addresses.  The alternative, selected by <B>-mno-explicit-relocs</B>,
is to use assembler macros instead.


<P>


<B>-mexplicit-relocs</B> is usually the default if <FONT SIZE="-1">GCC</FONT> was
configured to use an assembler that supports relocation operators.
However, there are two exceptions:
<DL COMPACT><DT><DD>
<DL COMPACT>
<DT>*<DD>
<FONT SIZE="-1">GCC</FONT> is not yet able to generate explicit relocations for the combination
of <B>-mabi=64</B> and <B>-mno-abicalls</B>.  This will be addressed
in a future release.
<DT>*<DD>
The combination of <B>-mabicalls</B> and <B>-fno-unit-at-a-time</B>
implies <B>-mno-explicit-relocs</B> unless explicitly overridden.
This is because, when generating abicalls, the choice of relocation
depends on whether a symbol is local or global.  In some rare cases,
<FONT SIZE="-1">GCC</FONT> will not be able to decide this until the whole compilation unit
has been read.
</DL>
</DL>

<DL COMPACT><DT><DD>
</DL>

<DT><B>-mrnames</B><DD>
<A NAME="ixBKP"></A>

<DT><B>-mno-rnames</B><DD>
<A NAME="ixBKQ"></A>

Generate (do not generate) code that refers to registers using their
software names.  The default is <B>-mno-rnames</B>, which tells <FONT SIZE="-1">GCC</FONT>
to use hardware names like <B>$4</B> instead of software names like
<B>a0</B>.  The only assembler known to support <B>-rnames</B> is
the Algorithmics assembler.
<DT><B>-mcheck-zero-division</B><DD>
<A NAME="ixBKR"></A>

<DT><B>-mno-check-zero-division</B><DD>
<A NAME="ixBKS"></A>

Trap (do not trap) on integer division by zero.  The default is
<B>-mcheck-zero-division</B>.
<DT><B>-mmemcpy</B><DD>
<A NAME="ixBKT"></A>

<DT><B>-mno-memcpy</B><DD>
<A NAME="ixBKU"></A>

Force (do not force) the use of <TT>&quot;memcpy()&quot;</TT> for non-trivial block
moves.  The default is <B>-mno-memcpy</B>, which allows <FONT SIZE="-1">GCC</FONT> to inline
most constant-sized copies.
<DT><B>-mlong-calls</B><DD>
<A NAME="ixBKV"></A>

<DT><B>-mno-long-calls</B><DD>
<A NAME="ixBKW"></A>

Disable (do not disable) use of the <TT>&quot;jal&quot;</TT> instruction.  Calling
functions using <TT>&quot;jal&quot;</TT> is more efficient but requires the caller
and callee to be in the same 256 megabyte segment.


<P>


This option has no effect on abicalls code.  The default is
<B>-mno-long-calls</B>.
<DT><B>-mmad</B><DD>
<A NAME="ixBKX"></A>

<DT><B>-mno-mad</B><DD>
<A NAME="ixBKY"></A>

Enable (disable) use of the <TT>&quot;mad&quot;</TT>, <TT>&quot;madu&quot;</TT> and <TT>&quot;mul&quot;</TT>
instructions, as provided by the R4650 <FONT SIZE="-1">ISA</FONT>.
<DT><B>-mfused-madd</B><DD>
<A NAME="ixBKZ"></A>

<DT><B>-mno-fused-madd</B><DD>
<A NAME="ixBLA"></A>

Enable (disable) use of the floating point multiply-accumulate
instructions, when they are available.  The default is
<B>-mfused-madd</B>.


<P>


When multiply-accumulate instructions are used, the intermediate
product is calculated to infinite precision and is not subject to
the <FONT SIZE="-1">FCSR</FONT> Flush to Zero bit.  This may be undesirable in some
circumstances.
<DT><B>-nocpp</B><DD>
<A NAME="ixBLB"></A>
Tell the <FONT SIZE="-1">MIPS</FONT> assembler to not run its preprocessor over user
assembler files (with a <B>.s</B> suffix) when assembling them.
<DT><B>-mfix-sb1</B><DD>
<A NAME="ixBLC"></A>

<DT><B>-mno-fix-sb1</B><DD>
<A NAME="ixBLD"></A>

Work around certain <FONT SIZE="-1">SB-1</FONT> <FONT SIZE="-1">CPU</FONT> core errata.
(This flag currently works around the <FONT SIZE="-1">SB-1</FONT> revision 2
``F1'' and ``F2'' floating point errata.)
<DT><B>-mflush-func=</B><I>func</I><DD>
<A NAME="ixBLE"></A>

<DT><B>-mno-flush-func</B><DD>
<A NAME="ixBLF"></A>

Specifies the function to call to flush the I and D caches, or to not
call any such function.  If called, the function must take the same
arguments as the common <TT>&quot;_flush_func()&quot;</TT>, that is, the address of the
memory range for which the cache is being flushed, the size of the
memory range, and the number 3 (to flush both caches).  The default
depends on the target <FONT SIZE="-1">GCC</FONT> was configured for, but commonly is either
<B>_flush_func</B> or <B>__cpu_flush</B>.
<DT><B>-mbranch-likely</B><DD>
<A NAME="ixBLG"></A>

<DT><B>-mno-branch-likely</B><DD>
<A NAME="ixBLH"></A>

Enable or disable use of Branch Likely instructions, regardless of the
default for the selected architecture.  By default, Branch Likely
instructions may be generated if they are supported by the selected
architecture.  An exception is for the <FONT SIZE="-1">MIPS32</FONT> and <FONT SIZE="-1">MIPS64</FONT> architectures
and processors which implement those architectures; for those, Branch
Likely instructions will not be generated by default because the <FONT SIZE="-1">MIPS32</FONT>
and <FONT SIZE="-1">MIPS64</FONT> architectures specifically deprecate their use.
</DL>
<P>

<I>Intel 386 and </I><FONT SIZE="-1"><I>AMD</I></FONT><I> x86-64 Options</I>
<A NAME="ixBLI"></A>
<P>

These <B>-m</B> options are defined for the i386 and x86-64 family of
computers:
<DL COMPACT>
<DT><B>-mtune=</B><I>cpu-type</I><DD>
<A NAME="ixBLJ"></A>
Tune to <I>cpu-type</I> everything applicable about the generated code, except
for the <FONT SIZE="-1">ABI</FONT> and the set of available instructions.  The choices for
<I>cpu-type</I> are:
<DL COMPACT><DT><DD>
<DL COMPACT>
<DT><I>i386</I><DD>
<A NAME="ixBLK"></A>
Original Intel's i386 <FONT SIZE="-1">CPU</FONT>.
<DT><I>i486</I><DD>
<A NAME="ixBLL"></A>
Intel's i486 <FONT SIZE="-1">CPU</FONT>.  (No scheduling is implemented for this chip.)
<DT><I>i586, pentium</I><DD>
<A NAME="ixBLM"></A>
Intel Pentium <FONT SIZE="-1">CPU</FONT> with no <FONT SIZE="-1">MMX</FONT> support.
<DT><I>pentium-mmx</I><DD>
<A NAME="ixBLN"></A>
Intel PentiumMMX <FONT SIZE="-1">CPU</FONT> based on Pentium core with <FONT SIZE="-1">MMX</FONT> instruction set support.
<DT><I>i686, pentiumpro</I><DD>
<A NAME="ixBLO"></A>
Intel PentiumPro <FONT SIZE="-1">CPU</FONT>.
<DT><I>pentium2</I><DD>
<A NAME="ixBLP"></A>
Intel Pentium2 <FONT SIZE="-1">CPU</FONT> based on PentiumPro core with <FONT SIZE="-1">MMX</FONT> instruction set support.
<DT><I>pentium3, pentium3m</I><DD>
<A NAME="ixBLQ"></A>
Intel Pentium3 <FONT SIZE="-1">CPU</FONT> based on PentiumPro core with <FONT SIZE="-1">MMX</FONT> and <FONT SIZE="-1">SSE</FONT> instruction set
support.
<DT><I>pentium-m</I><DD>
<A NAME="ixBLR"></A>
Low power version of Intel Pentium3 <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT>, <FONT SIZE="-1">SSE</FONT> and <FONT SIZE="-1">SSE2</FONT> instruction set
support.  Used by Centrino notebooks.
<DT><I>pentium4, pentium4m</I><DD>
<A NAME="ixBLS"></A>
Intel Pentium4 <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT>, <FONT SIZE="-1">SSE</FONT> and <FONT SIZE="-1">SSE2</FONT> instruction set support.
<DT><I>prescott</I><DD>
<A NAME="ixBLT"></A>
Improved version of Intel Pentium4 <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT>, <FONT SIZE="-1">SSE</FONT>, <FONT SIZE="-1">SSE2</FONT> and <FONT SIZE="-1">SSE3</FONT> instruction
set support.
<DT><I>nocona</I><DD>
<A NAME="ixBLU"></A>
Improved version of Intel Pentium4 <FONT SIZE="-1">CPU</FONT> with 64-bit extensions, <FONT SIZE="-1">MMX</FONT>, <FONT SIZE="-1">SSE</FONT>,
<FONT SIZE="-1">SSE2</FONT> and <FONT SIZE="-1">SSE3</FONT> instruction set support.
<DT><I>k6</I><DD>
<A NAME="ixBLV"></A>
<FONT SIZE="-1">AMD</FONT> K6 <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT> instruction set support.
<DT><I>k6-2, k6-3</I><DD>
<A NAME="ixBLW"></A>
Improved versions of <FONT SIZE="-1">AMD</FONT> K6 <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT> and 3dNOW! instruction set support.
<DT><I>athlon, athlon-tbird</I><DD>
<A NAME="ixBLX"></A>
<FONT SIZE="-1">AMD</FONT> Athlon <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT>, 3dNOW!, enhanced 3dNOW! and <FONT SIZE="-1">SSE</FONT> prefetch instructions
support.
<DT><I>athlon-4, athlon-xp, athlon-mp</I><DD>
<A NAME="ixBLY"></A>
Improved <FONT SIZE="-1">AMD</FONT> Athlon <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT>, 3dNOW!, enhanced 3dNOW! and full <FONT SIZE="-1">SSE</FONT>
instruction set support.
<DT><I>k8, opteron, athlon64, athlon-fx</I><DD>
<A NAME="ixBLZ"></A>
<FONT SIZE="-1">AMD</FONT> K8 core based CPUs with x86-64 instruction set support.  (This supersets
<FONT SIZE="-1">MMX</FONT>, <FONT SIZE="-1">SSE</FONT>, <FONT SIZE="-1">SSE2</FONT>, 3dNOW!, enhanced 3dNOW! and 64-bit instruction set extensions.)
<DT><I>winchip-c6</I><DD>
<A NAME="ixBMA"></A>
<FONT SIZE="-1">IDT</FONT> Winchip C6 <FONT SIZE="-1">CPU</FONT>, dealt in same way as i486 with additional <FONT SIZE="-1">MMX</FONT> instruction
set support.
<DT><I>winchip2</I><DD>
<A NAME="ixBMB"></A>
<FONT SIZE="-1">IDT</FONT> Winchip2 <FONT SIZE="-1">CPU</FONT>, dealt in same way as i486 with additional <FONT SIZE="-1">MMX</FONT> and 3dNOW!
instruction set support.
<DT><I>c3</I><DD>
<A NAME="ixBMC"></A>
Via C3 <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT> and 3dNOW!  instruction set support.  (No scheduling is
implemented for this chip.)
<DT><I>c3-2</I><DD>
<A NAME="ixBMD"></A>
Via C3-2 <FONT SIZE="-1">CPU</FONT> with <FONT SIZE="-1">MMX</FONT> and <FONT SIZE="-1">SSE</FONT> instruction set support.  (No scheduling is
implemented for this chip.)
</DL>
</DL>

<DL COMPACT><DT><DD>


<P>


While picking a specific <I>cpu-type</I> will schedule things appropriately
for that particular chip, the compiler will not generate any code that
does not run on the i386 without the <B>-march=</B><I>cpu-type</I> option
being used.
</DL>

<DT><B>-march=</B><I>cpu-type</I><DD>
<A NAME="ixBME"></A>
Generate instructions for the machine type <I>cpu-type</I>.  The choices
for <I>cpu-type</I> are the same as for <B>-mtune</B>.  Moreover,
specifying <B>-march=</B><I>cpu-type</I> implies <B>-mtune=</B><I>cpu-type</I>.
<DT><B>-mcpu=</B><I>cpu-type</I><DD>
<A NAME="ixBMF"></A>
A deprecated synonym for <B>-mtune</B>.
<DT><B>-m386</B><DD>
<A NAME="ixBMG"></A>

<DT><B>-m486</B><DD>
<A NAME="ixBMH"></A>
<DT><B>-mpentium</B><DD>
<A NAME="ixBMI"></A>
<DT><B>-mpentiumpro</B><DD>
<A NAME="ixBMJ"></A>

These options are synonyms for <B>-mtune=i386</B>, <B>-mtune=i486</B>,
<B>-mtune=pentium</B>, and <B>-mtune=pentiumpro</B> respectively.
These synonyms are deprecated.
<DT><B>-mfpmath=</B><I>unit</I><DD>
<A NAME="ixBMK"></A>
Generate floating point arithmetics for selected unit <I>unit</I>.  The choices
for <I>unit</I> are:
<DL COMPACT><DT><DD>
<DL COMPACT>
<DT><B>387</B><DD>
<A NAME="ixBML"></A>
Use the standard 387 floating point coprocessor present majority of chips and
emulated otherwise.  Code compiled with this option will run almost everywhere.
The temporary results are computed in 80bit precision instead of precision
specified by the type resulting in slightly different results compared to most
of other chips. See <B>-ffloat-store</B> for more detailed description.


<P>


This is the default choice for i386 compiler.
<DT><B>sse</B><DD>
<A NAME="ixBMM"></A>
Use scalar floating point instructions present in the <FONT SIZE="-1">SSE</FONT> instruction set.
This instruction set is supported by Pentium3 and newer chips, in the <FONT SIZE="-1">AMD</FONT> line
by Athlon-4, Athlon-xp and Athlon-mp chips.  The earlier version of <FONT SIZE="-1">SSE</FONT>
instruction set supports only single precision arithmetics, thus the double and
extended precision arithmetics is still done using 387.  Later version, present
only in Pentium4 and the future <FONT SIZE="-1">AMD</FONT> x86-64 chips supports double precision
arithmetics too.


<P>


For i387 you need to use <B>-march=</B><I>cpu-type</I>, <B>-msse</B> or
<B>-msse2</B> switches to enable <FONT SIZE="-1">SSE</FONT> extensions and make this option
effective.  For x86-64 compiler, these extensions are enabled by default.


<P>


The resulting code should be considerably faster in the majority of cases and avoid
the numerical instability problems of 387 code, but may break some existing
code that expects temporaries to be 80bit.


<P>


This is the default choice for the x86-64 compiler.
<DT><B>sse,387</B><DD>
<A NAME="ixBMN"></A>
Attempt to utilize both instruction sets at once.  This effectively double the
amount of available registers and on chips with separate execution units for
387 and <FONT SIZE="-1">SSE</FONT> the execution resources too.  Use this option with care, as it is
still experimental, because the <FONT SIZE="-1">GCC</FONT> register allocator does not model separate
functional units well resulting in instable performance.
</DL>
</DL>

<DL COMPACT><DT><DD>
</DL>

<DT><B>-masm=</B><I>dialect</I><DD>
<A NAME="ixBMO"></A>
Output asm instructions using selected <I>dialect</I>. Supported choices are
<B>intel</B> or <B>att</B> (the default one).
<DT><B>-mieee-fp</B><DD>
<A NAME="ixBMP"></A>

<DT><B>-mno-ieee-fp</B><DD>
<A NAME="ixBMQ"></A>

Control whether or not the compiler uses <FONT SIZE="-1">IEEE</FONT> floating point
comparisons.  These handle correctly the case where the result of a
comparison is unordered.
<DT><B>-msoft-float</B><DD>
<A NAME="ixBMR"></A>
Generate output containing library calls for floating point.
<B>Warning:</B> the requisite libraries are not part of <FONT SIZE="-1">GCC</FONT>.
Normally the facilities of the machine's usual C compiler are used, but
this can't be done directly in cross-compilation.  You must make your
own arrangements to provide suitable library functions for
cross-compilation.


<P>


On machines where a function returns floating point results in the 80387
register stack, some floating point opcodes may be emitted even if
<B>-msoft-float</B> is used.
<DT><B>-mno-fp-ret-in-387</B><DD>
<A NAME="ixBMS"></A>
Do not use the <FONT SIZE="-1">FPU</FONT> registers for return values of functions.


<P>


The usual calling convention has functions return values of types
<TT>&quot;float&quot;</TT> and <TT>&quot;double&quot;</TT> in an <FONT SIZE="-1">FPU</FONT> register, even if there
is no <FONT SIZE="-1">FPU</FONT>.  The idea is that the operating system should emulate
an <FONT SIZE="-1">FPU</FONT>.


<P>


The option <B>-mno-fp-ret-in-387</B> causes such values to be returned
in ordinary <FONT SIZE="-1">CPU</FONT> registers instead.
<DT><B>-mno-fancy-math-387</B><DD>
<A NAME="ixBMT"></A>
Some 387 emulators do not support the <TT>&quot;sin&quot;</TT>, <TT>&quot;cos&quot;</TT> and
<TT>&quot;sqrt&quot;</TT> instructions for the 387.  Specify this option to avoid
generating those instructions.  This option is the default on FreeBSD,
OpenBSD and NetBSD.  This option is overridden when <B>-march</B>
indicates that the target cpu will always have an <FONT SIZE="-1">FPU</FONT> and so the
instruction will not need emulation.  As of revision 2.6.1, these
instructions are not generated unless you also use the
<B>-funsafe-math-optimizations</B> switch.
<DT><B>-malign-double</B><DD>
<A NAME="ixBMU"></A>

<DT><B>-mno-align-double</B><DD>
<A NAME="ixBMV"></A>

Control whether <FONT SIZE="-1">GCC</FONT> aligns <TT>&quot;double&quot;</TT>, <TT>&quot;long double&quot;</TT>, and
<TT>&quot;long long&quot;</TT> variables on a two word boundary or a one word
boundary.  Aligning <TT>&quot;double&quot;</TT> variables on a two word boundary will
produce code that runs somewhat faster on a <B>Pentium</B> at the
expense of more memory.


<P>


<B>Warning:</B> if you use the <B>-malign-double</B> switch,
structures containing the above types will be aligned differently than
the published application binary interface specifications for the 386
and will not be binary compatible with structures in code compiled
without that switch.
<DT><B>-m96bit-long-double</B><DD>
<A NAME="ixBMW"></A>

<DT><B>-m128bit-long-double</B><DD>
<A NAME="ixBMX"></A>

These switches control the size of <TT>&quot;long double&quot;</TT> type. The i386
application binary interface specifies the size to be 96 bits,
so <B>-m96bit-long-double</B> is the default in 32 bit mode.


<P>


Modern architectures (Pentium and newer) would prefer <TT>&quot;long double&quot;</TT>
to be aligned to an 8 or 16 byte boundary.  In arrays or structures
conforming to the <FONT SIZE="-1">ABI</FONT>, this would not be possible.  So specifying a
<B>-m128bit-long-double</B> will align <TT>&quot;long double&quot;</TT>
to a 16 byte boundary by padding the <TT>&quot;long double&quot;</TT> with an additional
32 bit zero.


<P>


In the x86-64 compiler, <B>-m128bit-long-double</B> is the default choice as
its <FONT SIZE="-1">ABI</FONT> specifies that <TT>&quot;long double&quot;</TT> is to be aligned on 16 byte boundary.


<P>


Notice that neither of these options enable any extra precision over the x87
standard of 80 bits for a <TT>&quot;long double&quot;</TT>.


<P>


<B>Warning:</B> if you override the default value for your target <FONT SIZE="-1">ABI</FONT>, the
structures and arrays containing <TT>&quot;long double&quot;</TT> variables will change
their size as well as function calling convention for function taking
<TT>&quot;long double&quot;</TT> will be modified.  Hence they will not be binary
compatible with arrays or structures in code compiled without that switch.
<DT><B>-msvr3-shlib</B><DD>
<A NAME="ixBMY"></A>

<DT><B>-mno-svr3-shlib</B><DD>
<A NAME="ixBMZ"></A>

Control whether <FONT SIZE="-1">GCC</FONT> places uninitialized local variables into the
<TT>&quot;bss&quot;</TT> or <TT>&quot;data&quot;</TT> segments.  <B>-msvr3-shlib</B> places them
into <TT>&quot;bss&quot;</TT>.  These options are meaningful only on System V Release 3.
<DT><B>-mrtd</B><DD>
<A NAME="ixBNA"></A>
Use a different function-calling convention, in which functions that
take a fixed number of arguments return with the <TT>&quot;ret&quot;</TT> <I>num</I>
instruction, which pops their arguments while returning.  This saves one
instruction in the caller since there is no need to pop the arguments
there.


<P>


You can specify that an individual function is called with this calling
sequence with the function attribute <B>stdcall</B>.  You can also
override the <B>-mrtd</B> option by using the function attribute
<B>cdecl</B>.  


<P>


<B>Warning:</B> this calling convention is incompatible with the one
normally used on Unix, so you cannot use it if you need to call
libraries compiled with the Unix compiler.


<P>


Also, you must provide function prototypes for all functions that
take variable numbers of arguments (including <TT>&quot;printf&quot;</TT>);
otherwise incorrect code will be generated for calls to those
functions.


<P>


In addition, seriously incorrect code will result if you call a
function with too many arguments.  (Normally, extra arguments are
harmlessly ignored.)
<DT><B>-mregparm=</B><I>num</I><DD>
<A NAME="ixBNB"></A>
Control how many registers are used to pass integer arguments.  By
default, no registers are used to pass arguments, and at most 3
registers can be used.  You can control this behavior for a specific
function by using the function attribute <B>regparm</B>.


<P>


<B>Warning:</B> if you use this switch, and
<I>num</I> is nonzero, then you must build all modules with the same
value, including any libraries.  This includes the system libraries and
startup modules.
<DT><B>-mpreferred-stack-boundary=</B><I>num</I><DD>
<A NAME="ixBNC"></A>
Attempt to keep the stack boundary aligned to a 2 raised to <I>num</I>
byte boundary.  If <B>-mpreferred-stack-boundary</B> is not specified,
the default is 4 (16 bytes or 128 bits), except when optimizing for code
size (<B>-Os</B>), in which case the default is the minimum correct
alignment (4 bytes for x86, and 8 bytes for x86-64).


<P>


On Pentium and PentiumPro, <TT>&quot;double&quot;</TT> and <TT>&quot;long double&quot;</TT> values
should be aligned to an 8 byte boundary (see <B>-malign-double</B>) or
suffer significant run time performance penalties.  On Pentium <FONT SIZE="-1">III</FONT>, the
Streaming <FONT SIZE="-1">SIMD</FONT> Extension (<FONT SIZE="-1">SSE</FONT>) data type <TT>&quot;__m128&quot;</TT> suffers similar
penalties if it is not 16 byte aligned.


<P>


To ensure proper alignment of this values on the stack, the stack boundary
must be as aligned as that required by any value stored on the stack.
Further, every function must be generated such that it keeps the stack
aligned.  Thus calling a function compiled with a higher preferred
stack boundary from a function compiled with a lower preferred stack
boundary will most likely misalign the stack.  It is recommended that
libraries that use callbacks always use the default setting.


<P>


This extra alignment does consume extra stack space, and generally
increases code size.  Code that is sensitive to stack space usage, such
as embedded systems and operating system kernels, may want to reduce the
preferred alignment to <B>-mpreferred-stack-boundary=2</B>.
<DT><B>-mmmx</B><DD>
<A NAME="ixBND"></A>

<DT><B>-mno-mmx</B><DD>
<A NAME="ixBNE"></A>
<DT><B>-msse</B><DD>
<A NAME="ixBNF"></A>
<DT><B>-mno-sse</B><DD>
<A NAME="ixBNG"></A>
<DT><B>-msse2</B><DD>
<A NAME="ixBNH"></A>
<DT><B>-mno-sse2</B><DD>
<A NAME="ixBNI"></A>
<DT><B>-msse3</B><DD>
<A NAME="ixBNJ"></A>
<DT><B>-mno-sse3</B><DD>
<A NAME="ixBNK"></A>
<DT><B>-m3dnow</B><DD>
<A NAME="ixBNL"></A>
<DT><B>-mno-3dnow</B><DD>
<A NAME="ixBNM"></A>

These switches enable or disable the use of built-in functions that allow
direct access to the <FONT SIZE="-1">MMX</FONT>, <FONT SIZE="-1">SSE</FONT>, <FONT SIZE="-1">SSE2</FONT>, <FONT SIZE="-1">SSE3</FONT> and 3Dnow extensions of the
instruction set.


<P>


To have <FONT SIZE="-1">SSE/SSE2</FONT> instructions generated automatically from floating-point
code, see <B>-mfpmath=sse</B>.
<DT><B>-mpush-args</B><DD>
<A NAME="ixBNN"></A>

<DT><B>-mno-push-args</B><DD>
<A NAME="ixBNO"></A>

Use <FONT SIZE="-1">PUSH</FONT> operations to store outgoing parameters.  This method is shorter
and usually equally fast as method using <FONT SIZE="-1">SUB/MOV</FONT> operations and is enabled
by default.  In some cases disabling it may improve performance because of
improved scheduling and reduced dependencies.
<DT><B>-maccumulate-outgoing-args</B><DD>
<A NAME="ixBNP"></A>
If enabled, the maximum amount of space required for outgoing arguments will be
computed in the function prologue.  This is faster on most modern CPUs
because of reduced dependencies, improved scheduling and reduced stack usage
when preferred stack boundary is not equal to 2.  The drawback is a notable
increase in code size.  This switch implies <B>-mno-push-args</B>.
<DT><B>-mthreads</B><DD>
<A NAME="ixBNQ"></A>
Support thread-safe exception handling on <B>Mingw32</B>.  Code that relies
on thread-safe exception handling must compile and link all code with the
<B>-mthreads</B> option.  When compiling, <B>-mthreads</B> defines
<B>-D_MT</B>; when linking, it links in a special thread helper library
<B>-lmingwthrd</B> which cleans up per thread exception handling data.
<DT><B>-mno-align-stringops</B><DD>
<A NAME="ixBNR"></A>
Do not align destination of inlined string operations.  This switch reduces
code size and improves performance in case the destination is already aligned,
but <FONT SIZE="-1">GCC</FONT> doesn't know about it.
<DT><B>-minline-all-stringops</B><DD>
<A NAME="ixBNS"></A>
By default <FONT SIZE="-1">GCC</FONT> inlines string operations only when destination is known to be
aligned at least to 4 byte boundary.  This enables more inlining, increase code
size, but may improve performance of code that depends on fast memcpy, strlen
and memset for short lengths.
<DT><B>-momit-leaf-frame-pointer</B><DD>
<A NAME="ixBNT"></A>
Don't keep the frame pointer in a register for leaf functions.  This
avoids the instructions to save, set up and restore frame pointers and
makes an extra register available in leaf functions.  The option
<B>-fomit-frame-pointer</B> removes the frame pointer for all functions
which might make debugging harder.
<DT><B>-mtls-direct-seg-refs</B><DD>
<A NAME="ixBNU"></A>

<DT><B>-mno-tls-direct-seg-refs</B><DD>
<A NAME="ixBNV"></A>

Controls whether <FONT SIZE="-1">TLS</FONT> variables may be accessed with offsets from the
<FONT SIZE="-1">TLS</FONT> segment register (<TT>%gs</TT> for 32-bit, <TT>%fs</TT> for 64-bit),
or whether the thread base pointer must be added.  Whether or not this
is legal depends on the operating system, and whether it maps the
segment to cover the entire <FONT SIZE="-1">TLS</FONT> area.


<P>


For systems that use <FONT SIZE="-1">GNU</FONT> libc, the default is on.
</DL>
<P>

These <B>-m</B> switches are supported in addition to the above
on <FONT SIZE="-1">AMD</FONT> x86-64 processors in 64-bit environments.
<DL COMPACT>
<DT><B>-m32</B><DD>
<A NAME="ixBNW"></A>

<DT><B>-m64</B><DD>
<A NAME="ixBNX"></A>

Generate code for a 32-bit or 64-bit environment.
The 32-bit environment sets int, long and pointer to 32 bits and
generates code that runs on any i386 system.
The 64-bit environment sets int to 32 bits and long and pointer
to 64 bits and generates code for <FONT SIZE="-1">AMD</FONT>'s x86-64 architecture.
<DT><B>-mno-red-zone</B><DD>
<A NAME="ixBNY"></A>
Do not use a so called red zone for x86-64 code.  The red zone is mandated
by the x86-64 <FONT SIZE="-1">ABI</FONT>, it is a 128-byte area beyond the location of the
stack pointer that will not be modified by signal or interrupt handlers
and therefore can be used for temporary data without adjusting the stack
pointer.  The flag <B>-mno-red-zone</B> disables this red zone.
<DT><B>-mcmodel=small</B><DD>
<A NAME="ixBNZ"></A>
Generate code for the small code model: the program and its symbols must
be linked in the lower 2 <FONT SIZE="-1">GB</FONT> of the address space.  Pointers are 64 bits.
Programs can be statically or dynamically linked.  This is the default
code model.
<DT><B>-mcmodel=kernel</B><DD>
<A NAME="ixBOA"></A>
Generate code for the kernel code model.  The kernel runs in the
negative 2 <FONT SIZE="-1">GB</FONT> of the address space.
This model has to be used for Linux kernel code.
<DT><B>-mcmodel=medium</B><DD>
<A NAME="ixBOB"></A>
Generate code for the medium model: The program is linked in the lower 2
<FONT SIZE="-1">GB</FONT> of the address space but symbols can be located anywhere in the
address space.  Programs can be statically or dynamically linked, but
building of shared libraries are not supported with the medium model.
<DT><B>-mcmodel=large</B><DD>
<A NAME="ixBOC"></A>
Generate code for the large model: This model makes no assumptions
about addresses and sizes of sections.  Currently <FONT SIZE="-1">GCC</FONT> does not implement
this model.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>HPPA</I></FONT><I> Options</I>
<A NAME="ixBOD"></A>
<P>

These <B>-m</B> options are defined for the <FONT SIZE="-1">HPPA</FONT> family of computers:
<DL COMPACT>
<DT><B>-march=</B><I>architecture-type</I><DD>
<A NAME="ixBOE"></A>
Generate code for the specified architecture.  The choices for
<I>architecture-type</I> are <B>1.0</B> for <FONT SIZE="-1">PA</FONT> 1.0, <B>1.1</B> for <FONT SIZE="-1">PA</FONT>
1.1, and <B>2.0</B> for <FONT SIZE="-1">PA</FONT> 2.0 processors.  Refer to
<I>/usr/lib/sched.models</I> on an HP-UX system to determine the proper
architecture option for your machine.  Code compiled for lower numbered
architectures will run on higher numbered architectures, but not the
other way around.


<P>


<FONT SIZE="-1">PA</FONT> 2.0 support currently requires gas snapshot 19990413 or later.  The
next release of binutils (current is 2.9.1) will probably contain <FONT SIZE="-1">PA</FONT> 2.0
support.
<DT><B>-mpa-risc-1-0</B><DD>
<A NAME="ixBOF"></A>

<DT><B>-mpa-risc-1-1</B><DD>
<A NAME="ixBOG"></A>
<DT><B>-mpa-risc-2-0</B><DD>
<A NAME="ixBOH"></A>

Synonyms for <B>-march=1.0</B>, <B>-march=1.1</B>, and <B>-march=2.0</B> respectively.
<DT><B>-mbig-switch</B><DD>
<A NAME="ixBOI"></A>
Generate code suitable for big switch tables.  Use this option only if
the assembler/linker complain about out of range branches within a switch
table.
<DT><B>-mjump-in-delay</B><DD>
<A NAME="ixBOJ"></A>
Fill delay slots of function calls with unconditional jump instructions
by modifying the return pointer for the function call to be the target
of the conditional jump.
<DT><B>-mdisable-fpregs</B><DD>
<A NAME="ixBOK"></A>
Prevent floating point registers from being used in any manner.  This is
necessary for compiling kernels which perform lazy context switching of
floating point registers.  If you use this option and attempt to perform
floating point operations, the compiler will abort.
<DT><B>-mdisable-indexing</B><DD>
<A NAME="ixBOL"></A>
Prevent the compiler from using indexing address modes.  This avoids some
rather obscure problems when compiling <FONT SIZE="-1">MIG</FONT> generated code under <FONT SIZE="-1">MACH</FONT>.
<DT><B>-mno-space-regs</B><DD>
<A NAME="ixBOM"></A>
Generate code that assumes the target has no space registers.  This allows
<FONT SIZE="-1">GCC</FONT> to generate faster indirect calls and use unscaled index address modes.


<P>


Such code is suitable for level 0 <FONT SIZE="-1">PA</FONT> systems and kernels.
<DT><B>-mfast-indirect-calls</B><DD>
<A NAME="ixBON"></A>
Generate code that assumes calls never cross space boundaries.  This
allows <FONT SIZE="-1">GCC</FONT> to emit code which performs faster indirect calls.


<P>


This option will not work in the presence of shared libraries or nested
functions.
<DT><B>-mlong-load-store</B><DD>
<A NAME="ixBOO"></A>
Generate 3-instruction load and store sequences as sometimes required by
the HP-UX 10 linker.  This is equivalent to the <B>+k</B> option to
the <FONT SIZE="-1">HP</FONT> compilers.
<DT><B>-mportable-runtime</B><DD>
<A NAME="ixBOP"></A>
Use the portable calling conventions proposed by <FONT SIZE="-1">HP</FONT> for <FONT SIZE="-1">ELF</FONT> systems.
<DT><B>-mgas</B><DD>
<A NAME="ixBOQ"></A>
Enable the use of assembler directives only <FONT SIZE="-1">GAS</FONT> understands.
<DT><B>-mschedule=</B><I>cpu-type</I><DD>
<A NAME="ixBOR"></A>
Schedule code according to the constraints for the machine type
<I>cpu-type</I>.  The choices for <I>cpu-type</I> are <B>700</B>
<B>7100</B>, <B>7100LC</B>, <B>7200</B>, <B>7300</B> and <B>8000</B>.  Refer
to <I>/usr/lib/sched.models</I> on an HP-UX system to determine the
proper scheduling option for your machine.  The default scheduling is
<B>8000</B>.
<DT><B>-mlinker-opt</B><DD>
<A NAME="ixBOS"></A>
Enable the optimization pass in the HP-UX linker.  Note this makes symbolic
debugging impossible.  It also triggers a bug in the HP-UX 8 and HP-UX 9
linkers in which they give bogus error messages when linking some programs.
<DT><B>-msoft-float</B><DD>
<A NAME="ixBOT"></A>
Generate output containing library calls for floating point.
<B>Warning:</B> the requisite libraries are not available for all <FONT SIZE="-1">HPPA</FONT>
targets.  Normally the facilities of the machine's usual C compiler are
used, but this cannot be done directly in cross-compilation.  You must make
your own arrangements to provide suitable library functions for
cross-compilation.  The embedded target <B>hppa1.1-*-pro</B>
does provide software floating point support.


<P>


<B>-msoft-float</B> changes the calling convention in the output file;
therefore, it is only useful if you compile <I>all</I> of a program with
this option.  In particular, you need to compile <I>libgcc.a</I>, the
library that comes with <FONT SIZE="-1">GCC</FONT>, with <B>-msoft-float</B> in order for
this to work.
<DT><B>-msio</B><DD>
<A NAME="ixBOU"></A>
Generate the predefine, <TT>&quot;_SIO&quot;</TT>, for server <FONT SIZE="-1">IO</FONT>.  The default is
<B>-mwsio</B>.  This generates the predefines, <TT>&quot;__hp9000s700&quot;</TT>,
<TT>&quot;__hp9000s700__&quot;</TT> and <TT>&quot;_WSIO&quot;</TT>, for workstation <FONT SIZE="-1">IO</FONT>.  These
options are available under HP-UX and <FONT SIZE="-1">HI-UX</FONT>.
<DT><B>-mgnu-ld</B><DD>
<A NAME="ixBOV"></A>
Use <FONT SIZE="-1">GNU</FONT> ld specific options.  This passes <B>-shared</B> to ld when
building a shared library.  It is the default when <FONT SIZE="-1">GCC</FONT> is configured,
explicitly or implicitly, with the <FONT SIZE="-1">GNU</FONT> linker.  This option does not
have any affect on which ld is called, it only changes what parameters
are passed to that ld.  The ld that is called is determined by the
<B>--with-ld</B> configure option, <FONT SIZE="-1">GCC</FONT>'s program search path, and
finally by the user's <B></B><FONT SIZE="-1"><B>PATH</B></FONT><B></B>.  The linker used by <FONT SIZE="-1">GCC</FONT> can be printed
using <B>which `gcc -print-prog-name=ld`</B>.  This option is only available
on the 64 bit HP-UX <FONT SIZE="-1">GCC</FONT>, i.e. configured with <B>hppa*64*-*-hpux*</B>.
<DT><B>-mhp-ld</B><DD>
<A NAME="ixBOW"></A>
Use <FONT SIZE="-1">HP</FONT> ld specific options.  This passes <B>-b</B> to ld when building
a shared library and passes <B>+Accept TypeMismatch</B> to ld on all
links.  It is the default when <FONT SIZE="-1">GCC</FONT> is configured, explicitly or
implicitly, with the <FONT SIZE="-1">HP</FONT> linker.  This option does not have any affect on
which ld is called, it only changes what parameters are passed to that
ld.  The ld that is called is determined by the <B>--with-ld</B>
configure option, <FONT SIZE="-1">GCC</FONT>'s program search path, and finally by the user's
<B></B><FONT SIZE="-1"><B>PATH</B></FONT><B></B>.  The linker used by <FONT SIZE="-1">GCC</FONT> can be printed using <B>which
`gcc -print-prog-name=ld`</B>.  This option is only available on the 64 bit
HP-UX <FONT SIZE="-1">GCC</FONT>, i.e. configured with <B>hppa*64*-*-hpux*</B>.
<DT><B>-mlong-calls</B><DD>
<A NAME="ixBOX"></A>
Generate code that uses long call sequences.  This ensures that a call
is always able to reach linker generated stubs.  The default is to generate
long calls only when the distance from the call site to the beginning
of the function or translation unit, as the case may be, exceeds a
predefined limit set by the branch type being used.  The limits for
normal calls are 7,600,000 and 240,000 bytes, respectively for the
<FONT SIZE="-1">PA</FONT> 2.0 and <FONT SIZE="-1">PA</FONT> 1.X architectures.  Sibcalls are always limited at
240,000 bytes.


<P>


Distances are measured from the beginning of functions when using the
<B>-ffunction-sections</B> option, or when using the <B>-mgas</B>
and <B>-mno-portable-runtime</B> options together under HP-UX with
the <FONT SIZE="-1">SOM</FONT> linker.


<P>


It is normally not desirable to use this option as it will degrade
performance.  However, it may be useful in large applications,
particularly when partial linking is used to build the application.


<P>


The types of long calls used depends on the capabilities of the
assembler and linker, and the type of code being generated.  The
impact on systems that support long absolute calls, and long pic
symbol-difference or pc-relative calls should be relatively small.
However, an indirect call is used on 32-bit <FONT SIZE="-1">ELF</FONT> systems in pic code
and it is quite long.
<DT><B>-nolibdld</B><DD>
<A NAME="ixBOY"></A>
Suppress the generation of link options to search libdld.sl when the
<B>-static</B> option is specified on HP-UX 10 and later.
<DT><B>-static</B><DD>
<A NAME="ixBOZ"></A>
The HP-UX implementation of setlocale in libc has a dependency on
libdld.sl.  There isn't an archive version of libdld.sl.  Thus,
when the <B>-static</B> option is specified, special link options
are needed to resolve this dependency.


<P>


On HP-UX 10 and later, the <FONT SIZE="-1">GCC</FONT> driver adds the necessary options to
link with libdld.sl when the <B>-static</B> option is specified.
This causes the resulting binary to be dynamic.  On the 64-bit port,
the linkers generate dynamic binaries by default in any case.  The
<B>-nolibdld</B> option can be used to prevent the <FONT SIZE="-1">GCC</FONT> driver from
adding these link options.
<DT><B>-threads</B><DD>
<A NAME="ixBPA"></A>
Add support for multithreading with the <I>dce thread</I> library
under <FONT SIZE="-1">HP-UX</FONT>.  This option sets flags for both the preprocessor and
linker.
</DL>
<P>

<I>Intel 960 Options</I>
<A NAME="ixBPB"></A>
<P>

These <B>-m</B> options are defined for the Intel 960 implementations:
<DL COMPACT>
<DT><B>-m</B><I>cpu-type</I><DD>
<A NAME="ixBPC"></A>
Assume the defaults for the machine type <I>cpu-type</I> for some of
the other options, including instruction scheduling, floating point
support, and addressing modes.  The choices for <I>cpu-type</I> are
<B>ka</B>, <B>kb</B>, <B>mc</B>, <B>ca</B>, <B>cf</B>,
<B>sa</B>, and <B>sb</B>.
The default is
<B>kb</B>.
<DT><B>-mnumerics</B><DD>
<A NAME="ixBPD"></A>

<DT><B>-msoft-float</B><DD>
<A NAME="ixBPE"></A>

The <B>-mnumerics</B> option indicates that the processor does support
floating-point instructions.  The <B>-msoft-float</B> option indicates
that floating-point support should not be assumed.
<DT><B>-mleaf-procedures</B><DD>
<A NAME="ixBPF"></A>

<DT><B>-mno-leaf-procedures</B><DD>
<A NAME="ixBPG"></A>

Do (or do not) attempt to alter leaf procedures to be callable with the
<TT>&quot;bal&quot;</TT> instruction as well as <TT>&quot;call&quot;</TT>.  This will result in more
efficient code for explicit calls when the <TT>&quot;bal&quot;</TT> instruction can be
substituted by the assembler or linker, but less efficient code in other
cases, such as calls via function pointers, or using a linker that doesn't
support this optimization.
<DT><B>-mtail-call</B><DD>
<A NAME="ixBPH"></A>

<DT><B>-mno-tail-call</B><DD>
<A NAME="ixBPI"></A>

Do (or do not) make additional attempts (beyond those of the
machine-independent portions of the compiler) to optimize tail-recursive
calls into branches.  You may not want to do this because the detection of
cases where this is not valid is not totally complete.  The default is
<B>-mno-tail-call</B>.
<DT><B>-mcomplex-addr</B><DD>
<A NAME="ixBPJ"></A>

<DT><B>-mno-complex-addr</B><DD>
<A NAME="ixBPK"></A>

Assume (or do not assume) that the use of a complex addressing mode is a
win on this implementation of the i960.  Complex addressing modes may not
be worthwhile on the K-series, but they definitely are on the C-series.
The default is currently <B>-mcomplex-addr</B> for all processors except
the <FONT SIZE="-1">CB</FONT> and <FONT SIZE="-1">CC</FONT>.
<DT><B>-mcode-align</B><DD>
<A NAME="ixBPL"></A>

<DT><B>-mno-code-align</B><DD>
<A NAME="ixBPM"></A>

Align code to 8-byte boundaries for faster fetching (or don't bother).
Currently turned on by default for C-series implementations only.
<DT><B>-mic-compat</B><DD>
<A NAME="ixBPN"></A>

<DT><B>-mic2.0-compat</B><DD>
<A NAME="ixBPO"></A>
<DT><B>-mic3.0-compat</B><DD>
<A NAME="ixBPP"></A>

Enable compatibility with iC960 v2.0 or v3.0.
<DT><B>-masm-compat</B><DD>
<A NAME="ixBPQ"></A>

<DT><B>-mintel-asm</B><DD>
<A NAME="ixBPR"></A>

Enable compatibility with the iC960 assembler.
<DT><B>-mstrict-align</B><DD>
<A NAME="ixBPS"></A>

<DT><B>-mno-strict-align</B><DD>
<A NAME="ixBPT"></A>

Do not permit (do permit) unaligned accesses.
<DT><B>-mold-align</B><DD>
<A NAME="ixBPU"></A>
Enable structure-alignment compatibility with Intel's gcc release version
1.3 (based on gcc 1.37).  This option implies <B>-mstrict-align</B>.
<DT><B>-mlong-double-64</B><DD>
<A NAME="ixBPV"></A>
Implement type <B>long double</B> as 64-bit floating point numbers.
Without the option <B>long double</B> is implemented by 80-bit
floating point numbers.  The only reason we have it because there is
no 128-bit <B>long double</B> support in <B>fp-bit.c</B> yet.  So it
is only useful for people using soft-float targets.  Otherwise, we
should recommend against use of it.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>DEC</I></FONT><I> Alpha Options</I>
<A NAME="ixBPW"></A>
<P>

These <B>-m</B> options are defined for the <FONT SIZE="-1">DEC</FONT> Alpha implementations:
<DL COMPACT>
<DT><B>-mno-soft-float</B><DD>
<A NAME="ixBPX"></A>

<DT><B>-msoft-float</B><DD>
<A NAME="ixBPY"></A>

Use (do not use) the hardware floating-point instructions for
floating-point operations.  When <B>-msoft-float</B> is specified,
functions in <I>libgcc.a</I> will be used to perform floating-point
operations.  Unless they are replaced by routines that emulate the
floating-point operations, or compiled in such a way as to call such
emulations routines, these routines will issue floating-point
operations.   If you are compiling for an Alpha without floating-point
operations, you must ensure that the library is built so as not to call
them.


<P>


Note that Alpha implementations without floating-point operations are
required to have floating-point registers.
<DT><B>-mfp-reg</B><DD>
<A NAME="ixBPZ"></A>

<DT><B>-mno-fp-regs</B><DD>
<A NAME="ixBQA"></A>

Generate code that uses (does not use) the floating-point register set.
<B>-mno-fp-regs</B> implies <B>-msoft-float</B>.  If the floating-point
register set is not used, floating point operands are passed in integer
registers as if they were integers and floating-point results are passed
in <TT>$0</TT> instead of <TT>$f0</TT>.  This is a non-standard calling sequence,
so any function with a floating-point argument or return value called by code
compiled with <B>-mno-fp-regs</B> must also be compiled with that
option.


<P>


A typical use of this option is building a kernel that does not use,
and hence need not save and restore, any floating-point registers.
<DT><B>-mieee</B><DD>
<A NAME="ixBQB"></A>
The Alpha architecture implements floating-point hardware optimized for
maximum performance.  It is mostly compliant with the <FONT SIZE="-1">IEEE</FONT> floating
point standard.  However, for full compliance, software assistance is
required.  This option generates code fully <FONT SIZE="-1">IEEE</FONT> compliant code
<I>except</I> that the <I>inexact-flag</I> is not maintained (see below).
If this option is turned on, the preprocessor macro <TT>&quot;_IEEE_FP&quot;</TT> is
defined during compilation.  The resulting code is less efficient but is
able to correctly support denormalized numbers and exceptional <FONT SIZE="-1">IEEE</FONT>
values such as not-a-number and plus/minus infinity.  Other Alpha
compilers call this option <B>-ieee_with_no_inexact</B>.
<DT><B>-mieee-with-inexact</B><DD>
<A NAME="ixBQC"></A>
This is like <B>-mieee</B> except the generated code also maintains
the <FONT SIZE="-1">IEEE</FONT> <I>inexact-flag</I>.  Turning on this option causes the
generated code to implement fully-compliant <FONT SIZE="-1">IEEE</FONT> math.  In addition to
<TT>&quot;_IEEE_FP&quot;</TT>, <TT>&quot;_IEEE_FP_EXACT&quot;</TT> is defined as a preprocessor
macro.  On some Alpha implementations the resulting code may execute
significantly slower than the code generated by default.  Since there is
very little code that depends on the <I>inexact-flag</I>, you should
normally not specify this option.  Other Alpha compilers call this
option <B>-ieee_with_inexact</B>.
<DT><B>-mfp-trap-mode=</B><I>trap-mode</I><DD>
<A NAME="ixBQD"></A>
This option controls what floating-point related traps are enabled.
Other Alpha compilers call this option <B>-fptm</B> <I>trap-mode</I>.
The trap mode can be set to one of four values:
<DL COMPACT><DT><DD>
<DL COMPACT>
<DT><B>n</B><DD>
<A NAME="ixBQE"></A>
This is the default (normal) setting.  The only traps that are enabled
are the ones that cannot be disabled in software (e.g., division by zero
trap).
<DT><B>u</B><DD>
<A NAME="ixBQF"></A>
In addition to the traps enabled by <B>n</B>, underflow traps are enabled
as well.
<DT><B>su</B><DD>
<A NAME="ixBQG"></A>
Like <B>su</B>, but the instructions are marked to be safe for software
completion (see Alpha architecture manual for details).
<DT><B>sui</B><DD>
<A NAME="ixBQH"></A>
Like <B>su</B>, but inexact traps are enabled as well.
</DL>
</DL>

<DL COMPACT><DT><DD>
</DL>

<DT><B>-mfp-rounding-mode=</B><I>rounding-mode</I><DD>
<A NAME="ixBQI"></A>
Selects the <FONT SIZE="-1">IEEE</FONT> rounding mode.  Other Alpha compilers call this option
<B>-fprm</B> <I>rounding-mode</I>.  The <I>rounding-mode</I> can be one
of:
<DL COMPACT><DT><DD>
<DL COMPACT>
<DT><B>n</B><DD>
<A NAME="ixBQJ"></A>
Normal <FONT SIZE="-1">IEEE</FONT> rounding mode.  Floating point numbers are rounded towards
the nearest machine number or towards the even machine number in case
of a tie.
<DT><B>m</B><DD>
<A NAME="ixBQK"></A>
Round towards minus infinity.
<DT><B>c</B><DD>
<A NAME="ixBQL"></A>
Chopped rounding mode.  Floating point numbers are rounded towards zero.
<DT><B>d</B><DD>
<A NAME="ixBQM"></A>
Dynamic rounding mode.  A field in the floating point control register
(<I>fpcr</I>, see Alpha architecture reference manual) controls the
rounding mode in effect.  The C library initializes this register for
rounding towards plus infinity.  Thus, unless your program modifies the
<I>fpcr</I>, <B>d</B> corresponds to round towards plus infinity.
</DL>
</DL>

<DL COMPACT><DT><DD>
</DL>

<DT><B>-mtrap-precision=</B><I>trap-precision</I><DD>
<A NAME="ixBQN"></A>
In the Alpha architecture, floating point traps are imprecise.  This
means without software assistance it is impossible to recover from a
floating trap and program execution normally needs to be terminated.
<FONT SIZE="-1">GCC</FONT> can generate code that can assist operating system trap handlers
in determining the exact location that caused a floating point trap.
Depending on the requirements of an application, different levels of
precisions can be selected:
<DL COMPACT><DT><DD>
<DL COMPACT>
<DT><B>p</B><DD>
<A NAME="ixBQO"></A>
Program precision.  This option is the default and means a trap handler
can only identify which program caused a floating point exception.
<DT><B>f</B><DD>
<A NAME="ixBQP"></A>
Function precision.  The trap handler can determine the function that
caused a floating point exception.
<DT><B>i</B><DD>
<A NAME="ixBQQ"></A>
Instruction precision.  The trap handler can determine the exact
instruction that caused a floating point exception.
</DL>
</DL>

<DL COMPACT><DT><DD>


<P>


Other Alpha compilers provide the equivalent options called
<B>-scope_safe</B> and <B>-resumption_safe</B>.
</DL>

<DT><B>-mieee-conformant</B><DD>
<A NAME="ixBQR"></A>
This option marks the generated code as <FONT SIZE="-1">IEEE</FONT> conformant.  You must not
use this option unless you also specify <B>-mtrap-precision=i</B> and either
<B>-mfp-trap-mode=su</B> or <B>-mfp-trap-mode=sui</B>.  Its only effect
is to emit the line <B>.eflag 48</B> in the function prologue of the
generated assembly file.  Under <FONT SIZE="-1">DEC</FONT> Unix, this has the effect that
IEEE-conformant math library routines will be linked in.
<DT><B>-mbuild-constants</B><DD>
<A NAME="ixBQS"></A>
Normally <FONT SIZE="-1">GCC</FONT> examines a 32- or 64-bit integer constant to
see if it can construct it from smaller constants in two or three
instructions.  If it cannot, it will output the constant as a literal and
generate code to load it from the data segment at runtime.


<P>


Use this option to require <FONT SIZE="-1">GCC</FONT> to construct <I>all</I> integer constants
using code, even if it takes more instructions (the maximum is six).


<P>


You would typically use this option to build a shared library dynamic
loader.  Itself a shared library, it must relocate itself in memory
before it can find the variables and constants in its own data segment.
<DT><B>-malpha-as</B><DD>
<A NAME="ixBQT"></A>

<DT><B>-mgas</B><DD>
<A NAME="ixBQU"></A>

Select whether to generate code to be assembled by the vendor-supplied
assembler (<B>-malpha-as</B>) or by the <FONT SIZE="-1">GNU</FONT> assembler <B>-mgas</B>.
<DT><B>-mbwx</B><DD>
<A NAME="ixBQV"></A>

<DT><B>-mno-bwx</B><DD>
<A NAME="ixBQW"></A>
<DT><B>-mcix</B><DD>
<A NAME="ixBQX"></A>
<DT><B>-mno-cix</B><DD>
<A NAME="ixBQY"></A>
<DT><B>-mfix</B><DD>
<A NAME="ixBQZ"></A>
<DT><B>-mno-fix</B><DD>
<A NAME="ixBRA"></A>
<DT><B>-mmax</B><DD>
<A NAME="ixBRB"></A>
<DT><B>-mno-max</B><DD>
<A NAME="ixBRC"></A>

Indicate whether <FONT SIZE="-1">GCC</FONT> should generate code to use the optional <FONT SIZE="-1">BWX</FONT>,
<FONT SIZE="-1">CIX</FONT>, <FONT SIZE="-1">FIX</FONT> and <FONT SIZE="-1">MAX</FONT> instruction sets.  The default is to use the instruction
sets supported by the <FONT SIZE="-1">CPU</FONT> type specified via <B>-mcpu=</B> option or that
of the <FONT SIZE="-1">CPU</FONT> on which <FONT SIZE="-1">GCC</FONT> was built if none was specified.
<DT><B>-mfloat-vax</B><DD>
<A NAME="ixBRD"></A>

<DT><B>-mfloat-ieee</B><DD>
<A NAME="ixBRE"></A>

Generate code that uses (does not use) <FONT SIZE="-1">VAX</FONT> F and G floating point
arithmetic instead of <FONT SIZE="-1">IEEE</FONT> single and double precision.
<DT><B>-mexplicit-relocs</B><DD>
<A NAME="ixBRF"></A>

<DT><B>-mno-explicit-relocs</B><DD>
<A NAME="ixBRG"></A>

Older Alpha assemblers provided no way to generate symbol relocations
except via assembler macros.  Use of these macros does not allow
optimal instruction scheduling.  <FONT SIZE="-1">GNU</FONT> binutils as of version 2.12
supports a new syntax that allows the compiler to explicitly mark
which relocations should apply to which instructions.  This option
is mostly useful for debugging, as <FONT SIZE="-1">GCC</FONT> detects the capabilities of
the assembler when it is built and sets the default accordingly.
<DT><B>-msmall-data</B><DD>
<A NAME="ixBRH"></A>

<DT><B>-mlarge-data</B><DD>
<A NAME="ixBRI"></A>

When <B>-mexplicit-relocs</B> is in effect, static data is
accessed via <I>gp-relative</I> relocations.  When <B>-msmall-data</B>
is used, objects 8 bytes long or smaller are placed in a <I>small data area</I>
(the <TT>&quot;.sdata&quot;</TT> and <TT>&quot;.sbss&quot;</TT> sections) and are accessed via
16-bit relocations off of the <TT>$gp</TT> register.  This limits the
size of the small data area to 64KB, but allows the variables to be
directly accessed via a single instruction.


<P>


The default is <B>-mlarge-data</B>.  With this option the data area
is limited to just below 2GB.  Programs that require more than 2GB of
data must use <TT>&quot;malloc&quot;</TT> or <TT>&quot;mmap&quot;</TT> to allocate the data in the
heap instead of in the program's data segment.


<P>


When generating code for shared libraries, <B>-fpic</B> implies
<B>-msmall-data</B> and <B>-fPIC</B> implies <B>-mlarge-data</B>.
<DT><B>-msmall-text</B><DD>
<A NAME="ixBRJ"></A>

<DT><B>-mlarge-text</B><DD>
<A NAME="ixBRK"></A>

When <B>-msmall-text</B> is used, the compiler assumes that the
code of the entire program (or shared library) fits in 4MB, and is
thus reachable with a branch instruction.  When <B>-msmall-data</B>
is used, the compiler can assume that all local symbols share the
same <TT>$gp</TT> value, and thus reduce the number of instructions
required for a function call from 4 to 1.


<P>


The default is <B>-mlarge-text</B>.
<DT><B>-mcpu=</B><I>cpu_type</I><DD>
<A NAME="ixBRL"></A>
Set the instruction set and instruction scheduling parameters for
machine type <I>cpu_type</I>.  You can specify either the <B></B><FONT SIZE="-1"><B>EV</B></FONT><B></B>
style name or the corresponding chip number.  <FONT SIZE="-1">GCC</FONT> supports scheduling
parameters for the <FONT SIZE="-1">EV4</FONT>, <FONT SIZE="-1">EV5</FONT> and <FONT SIZE="-1">EV6</FONT> family of processors and will
choose the default values for the instruction set from the processor
you specify.  If you do not specify a processor type, <FONT SIZE="-1">GCC</FONT> will default
to the processor on which the compiler was built.


<P>


Supported values for <I>cpu_type</I> are
<DL COMPACT><DT><DD>
<DL COMPACT>
<DT><B>ev4</B><DD>
<A NAME="ixBRM"></A>

<DT><B>ev45</B><DD>
<A NAME="ixBRN"></A>
<DT><B>21064</B><DD>
<A NAME="ixBRO"></A>

Schedules as an <FONT SIZE="-1">EV4</FONT> and has no instruction set extensions.
<DT><B>ev5</B><DD>
<A NAME="ixBRP"></A>

<DT><B>21164</B><DD>
<A NAME="ixBRQ"></A>

Schedules as an <FONT SIZE="-1">EV5</FONT> and has no instruction set extensions.
<DT><B>ev56</B><DD>
<A NAME="ixBRR"></A>

<DT><B>21164a</B><DD>
<A NAME="ixBRS"></A>

Schedules as an <FONT SIZE="-1">EV5</FONT> and supports the <FONT SIZE="-1">BWX</FONT> extension.
<DT><B>pca56</B><DD>
<A NAME="ixBRT"></A>

<DT><B>21164pc</B><DD>
<A NAME="ixBRU"></A>
<DT><B>21164PC</B><DD>
<A NAME="ixBRV"></A>

Schedules as an <FONT SIZE="-1">EV5</FONT> and supports the <FONT SIZE="-1">BWX</FONT> and <FONT SIZE="-1">MAX</FONT> extensions.
<DT><B>ev6</B><DD>
<A NAME="ixBRW"></A>

<DT><B>21264</B><DD>
<A NAME="ixBRX"></A>

Schedules as an <FONT SIZE="-1">EV6</FONT> and supports the <FONT SIZE="-1">BWX</FONT>, <FONT SIZE="-1">FIX</FONT>, and <FONT SIZE="-1">MAX</FONT> extensions.
<DT><B>ev67</B><DD>
<A NAME="ixBRY"></A>

<DT><B>21264a</B><DD>
<A NAME="ixBRZ"></A>

Schedules as an <FONT SIZE="-1">EV6</FONT> and supports the <FONT SIZE="-1">BWX</FONT>, <FONT SIZE="-1">CIX</FONT>, <FONT SIZE="-1">FIX</FONT>, and <FONT SIZE="-1">MAX</FONT> extensions.
</DL>
</DL>

<DL COMPACT><DT><DD>
</DL>

<DT><B>-mtune=</B><I>cpu_type</I><DD>
<A NAME="ixBSA"></A>
Set only the instruction scheduling parameters for machine type
<I>cpu_type</I>.  The instruction set is not changed.
<DT><B>-mmemory-latency=</B><I>time</I><DD>
<A NAME="ixBSB"></A>
Sets the latency the scheduler should assume for typical memory
references as seen by the application.  This number is highly
dependent on the memory access patterns used by the application
and the size of the external cache on the machine.


<P>


Valid options for <I>time</I> are
<DL COMPACT><DT><DD>
<DL COMPACT>
<DT><I>number</I><DD>
<A NAME="ixBSC"></A>
A decimal number representing clock cycles.
<DT><B>L1</B><DD>
<A NAME="ixBSD"></A>

<DT><B>L2</B><DD>
<A NAME="ixBSE"></A>
<DT><B>L3</B><DD>
<A NAME="ixBSF"></A>
<DT><B>main</B><DD>
<A NAME="ixBSG"></A>

The compiler contains estimates of the number of clock cycles for
``typical'' <FONT SIZE="-1">EV4</FONT> &amp; <FONT SIZE="-1">EV5</FONT> hardware for the Level 1, 2 &amp; 3 caches
(also called Dcache, Scache, and Bcache), as well as to main memory.
Note that L3 is only valid for <FONT SIZE="-1">EV5</FONT>.
</DL>
</DL>

<DL COMPACT><DT><DD>
</DL>

</DL>
<P>

<I></I><FONT SIZE="-1"><I>DEC</I></FONT><I> Alpha/VMS Options</I>
<A NAME="ixBSH"></A>
<P>

These <B>-m</B> options are defined for the <FONT SIZE="-1">DEC</FONT> Alpha/VMS implementations:
<DL COMPACT>
<DT><B>-mvms-return-codes</B><DD>
<A NAME="ixBSI"></A>
Return <FONT SIZE="-1">VMS</FONT> condition codes from main.  The default is to return <FONT SIZE="-1">POSIX</FONT>
style condition (e.g. error) codes.
</DL>
<P>

<I>H8/300 Options</I>
<A NAME="ixBSJ"></A>
<P>

These <B>-m</B> options are defined for the H8/300 implementations:
<DL COMPACT>
<DT><B>-mrelax</B><DD>
<A NAME="ixBSK"></A>
Shorten some address references at link time, when possible; uses the
linker option <B>-relax</B>.  
<DT><B>-mh</B><DD>
<A NAME="ixBSL"></A>
Generate code for the H8/300H.
<DT><B>-ms</B><DD>
<A NAME="ixBSM"></A>
Generate code for the H8S.
<DT><B>-mn</B><DD>
<A NAME="ixBSN"></A>
Generate code for the H8S and H8/300H in the normal mode.  This switch
must be used either with -mh or -ms.
<DT><B>-ms2600</B><DD>
<A NAME="ixBSO"></A>
Generate code for the H8S/2600.  This switch must be used with <B>-ms</B>.
<DT><B>-mint32</B><DD>
<A NAME="ixBSP"></A>
Make <TT>&quot;int&quot;</TT> data 32 bits by default.
<DT><B>-malign-300</B><DD>
<A NAME="ixBSQ"></A>
On the H8/300H and H8S, use the same alignment rules as for the H8/300.
The default for the H8/300H and H8S is to align longs and floats on 4
byte boundaries.
<B>-malign-300</B> causes them to be aligned on 2 byte boundaries.
This option has no effect on the H8/300.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>SH</I></FONT><I> Options</I>
<A NAME="ixBSR"></A>
<P>

These <B>-m</B> options are defined for the <FONT SIZE="-1">SH</FONT> implementations:
<DL COMPACT>
<DT><B>-m1</B><DD>
<A NAME="ixBSS"></A>
Generate code for the <FONT SIZE="-1">SH1</FONT>.
<DT><B>-m2</B><DD>
<A NAME="ixBST"></A>
Generate code for the <FONT SIZE="-1">SH2</FONT>.
<DT><B>-m2e</B><DD>
<A NAME="ixBSU"></A>
Generate code for the SH2e.
<DT><B>-m3</B><DD>
<A NAME="ixBSV"></A>
Generate code for the <FONT SIZE="-1">SH3</FONT>.
<DT><B>-m3e</B><DD>
<A NAME="ixBSW"></A>
Generate code for the SH3e.
<DT><B>-m4-nofpu</B><DD>
<A NAME="ixBSX"></A>
Generate code for the <FONT SIZE="-1">SH4</FONT> without a floating-point unit.
<DT><B>-m4-single-only</B><DD>
<A NAME="ixBSY"></A>
Generate code for the <FONT SIZE="-1">SH4</FONT> with a floating-point unit that only
supports single-precision arithmetic.
<DT><B>-m4-single</B><DD>
<A NAME="ixBSZ"></A>
Generate code for the <FONT SIZE="-1">SH4</FONT> assuming the floating-point unit is in
single-precision mode by default.
<DT><B>-m4</B><DD>
<A NAME="ixBTA"></A>
Generate code for the <FONT SIZE="-1">SH4</FONT>.
<DT><B>-mb</B><DD>
<A NAME="ixBTB"></A>
Compile code for the processor in big endian mode.
<DT><B>-ml</B><DD>
<A NAME="ixBTC"></A>
Compile code for the processor in little endian mode.
<DT><B>-mdalign</B><DD>
<A NAME="ixBTD"></A>
Align doubles at 64-bit boundaries.  Note that this changes the calling
conventions, and thus some functions from the standard C library will
not work unless you recompile it first with <B>-mdalign</B>.
<DT><B>-mrelax</B><DD>
<A NAME="ixBTE"></A>
Shorten some address references at link time, when possible; uses the
linker option <B>-relax</B>.
<DT><B>-mbigtable</B><DD>
<A NAME="ixBTF"></A>
Use 32-bit offsets in <TT>&quot;switch&quot;</TT> tables.  The default is to use
16-bit offsets.
<DT><B>-mfmovd</B><DD>
<A NAME="ixBTG"></A>
Enable the use of the instruction <TT>&quot;fmovd&quot;</TT>.
<DT><B>-mhitachi</B><DD>
<A NAME="ixBTH"></A>
Comply with the calling conventions defined by Renesas.
<DT><B>-mnomacsave</B><DD>
<A NAME="ixBTI"></A>
Mark the <TT>&quot;MAC&quot;</TT> register as call-clobbered, even if
<B>-mhitachi</B> is given.
<DT><B>-mieee</B><DD>
<A NAME="ixBTJ"></A>
Increase IEEE-compliance of floating-point code.
<DT><B>-misize</B><DD>
<A NAME="ixBTK"></A>
Dump instruction size and location in the assembly code.
<DT><B>-mpadstruct</B><DD>
<A NAME="ixBTL"></A>
This option is deprecated.  It pads structures to multiple of 4 bytes,
which is incompatible with the <FONT SIZE="-1">SH</FONT> <FONT SIZE="-1">ABI</FONT>.
<DT><B>-mspace</B><DD>
<A NAME="ixBTM"></A>
Optimize for space instead of speed.  Implied by <B>-Os</B>.
<DT><B>-mprefergot</B><DD>
<A NAME="ixBTN"></A>
When generating position-independent code, emit function calls using
the Global Offset Table instead of the Procedure Linkage Table.
<DT><B>-musermode</B><DD>
<A NAME="ixBTO"></A>
Generate a library function call to invalidate instruction cache
entries, after fixing up a trampoline.  This library function call
doesn't assume it can write to the whole memory address space.  This
is the default when the target is <TT>&quot;sh-*-linux*&quot;</TT>.
</DL>
<P>

<I>Options for System V</I>
<A NAME="ixBTP"></A>
<P>

These additional options are available on System V Release 4 for
compatibility with other compilers on those systems:
<DL COMPACT>
<DT><B>-G</B><DD>
<A NAME="ixBTQ"></A>
Create a shared object.
It is recommended that <B>-symbolic</B> or <B>-shared</B> be used instead.
<DT><B>-Qy</B><DD>
<A NAME="ixBTR"></A>
Identify the versions of each tool used by the compiler, in a
<TT>&quot;.ident&quot;</TT> assembler directive in the output.
<DT><B>-Qn</B><DD>
<A NAME="ixBTS"></A>
Refrain from adding <TT>&quot;.ident&quot;</TT> directives to the output file (this is
the default).
<DT><B>-YP,</B><I>dirs</I><DD>
<A NAME="ixBTT"></A>
Search the directories <I>dirs</I>, and no others, for libraries
specified with <B>-l</B>.
<DT><B>-Ym,</B><I>dir</I><DD>
<A NAME="ixBTU"></A>
Look in the directory <I>dir</I> to find the M4 preprocessor.
The assembler uses this option.
</DL>
<P>

<I>TMS320C3x/C4x Options</I>
<A NAME="ixBTV"></A>
<P>

These <B>-m</B> options are defined for TMS320C3x/C4x implementations:
<DL COMPACT>
<DT><B>-mcpu=</B><I>cpu_type</I><DD>
<A NAME="ixBTW"></A>
Set the instruction set, register set, and instruction scheduling
parameters for machine type <I>cpu_type</I>.  Supported values for
<I>cpu_type</I> are <B>c30</B>, <B>c31</B>, <B>c32</B>, <B>c40</B>, and
<B>c44</B>.  The default is <B>c40</B> to generate code for the
<FONT SIZE="-1">TMS320C40</FONT>.
<DT><B>-mbig-memory</B><DD>
<A NAME="ixBTX"></A>

<DT><B>-mbig</B><DD>
<A NAME="ixBTY"></A>
<DT><B>-msmall-memory</B><DD>
<A NAME="ixBTZ"></A>
<DT><B>-msmall</B><DD>
<A NAME="ixBUA"></A>

Generates code for the big or small memory model.  The small memory
model assumed that all data fits into one 64K word page.  At run-time
the data page (<FONT SIZE="-1">DP</FONT>) register must be set to point to the 64K page
containing the .bss and .data program sections.  The big memory model is
the default and requires reloading of the <FONT SIZE="-1">DP</FONT> register for every direct
memory access.
<DT><B>-mbk</B><DD>
<A NAME="ixBUB"></A>

<DT><B>-mno-bk</B><DD>
<A NAME="ixBUC"></A>

Allow (disallow) allocation of general integer operands into the block
count register <FONT SIZE="-1">BK</FONT>.
<DT><B>-mdb</B><DD>
<A NAME="ixBUD"></A>

<DT><B>-mno-db</B><DD>
<A NAME="ixBUE"></A>

Enable (disable) generation of code using decrement and branch,
DBcond(D), instructions.  This is enabled by default for the C4x.  To be
on the safe side, this is disabled for the C3x, since the maximum
iteration count on the C3x is 2^{23 + 1} (but who iterates loops more than
2^{23} times on the C3x?).  Note that <FONT SIZE="-1">GCC</FONT> will try to reverse a loop so
that it can utilize the decrement and branch instruction, but will give
up if there is more than one memory reference in the loop.  Thus a loop
where the loop counter is decremented can generate slightly more
efficient code, in cases where the <FONT SIZE="-1">RPTB</FONT> instruction cannot be utilized.
<DT><B>-mdp-isr-reload</B><DD>
<A NAME="ixBUF"></A>

<DT><B>-mparanoid</B><DD>
<A NAME="ixBUG"></A>

Force the <FONT SIZE="-1">DP</FONT> register to be saved on entry to an interrupt service
routine (<FONT SIZE="-1">ISR</FONT>), reloaded to point to the data section, and restored on
exit from the <FONT SIZE="-1">ISR</FONT>.  This should not be required unless someone has
violated the small memory model by modifying the <FONT SIZE="-1">DP</FONT> register, say within
an object library.
<DT><B>-mmpyi</B><DD>
<A NAME="ixBUH"></A>

<DT><B>-mno-mpyi</B><DD>
<A NAME="ixBUI"></A>

For the C3x use the 24-bit <FONT SIZE="-1">MPYI</FONT> instruction for integer multiplies
instead of a library call to guarantee 32-bit results.  Note that if one
of the operands is a constant, then the multiplication will be performed
using shifts and adds.  If the <B>-mmpyi</B> option is not specified for the C3x,
then squaring operations are performed inline instead of a library call.
<DT><B>-mfast-fix</B><DD>
<A NAME="ixBUJ"></A>

<DT><B>-mno-fast-fix</B><DD>
<A NAME="ixBUK"></A>

The C3x/C4x <FONT SIZE="-1">FIX</FONT> instruction to convert a floating point value to an
integer value chooses the nearest integer less than or equal to the
floating point value rather than to the nearest integer.  Thus if the
floating point number is negative, the result will be incorrectly
truncated an additional code is necessary to detect and correct this
case.  This option can be used to disable generation of the additional
code required to correct the result.
<DT><B>-mrptb</B><DD>
<A NAME="ixBUL"></A>

<DT><B>-mno-rptb</B><DD>
<A NAME="ixBUM"></A>

Enable (disable) generation of repeat block sequences using the <FONT SIZE="-1">RPTB</FONT>
instruction for zero overhead looping.  The <FONT SIZE="-1">RPTB</FONT> construct is only used
for innermost loops that do not call functions or jump across the loop
boundaries.  There is no advantage having nested <FONT SIZE="-1">RPTB</FONT> loops due to the
overhead required to save and restore the <FONT SIZE="-1">RC</FONT>, <FONT SIZE="-1">RS</FONT>, and <FONT SIZE="-1">RE</FONT> registers.
This is enabled by default with <B>-O2</B>.
<DT><B>-mrpts=</B><I>count</I><DD>
<A NAME="ixBUN"></A>

<DT><B>-mno-rpts</B><DD>
<A NAME="ixBUO"></A>

Enable (disable) the use of the single instruction repeat instruction
<FONT SIZE="-1">RPTS</FONT>.  If a repeat block contains a single instruction, and the loop
count can be guaranteed to be less than the value <I>count</I>, <FONT SIZE="-1">GCC</FONT> will
emit a <FONT SIZE="-1">RPTS</FONT> instruction instead of a <FONT SIZE="-1">RPTB</FONT>.  If no value is specified,
then a <FONT SIZE="-1">RPTS</FONT> will be emitted even if the loop count cannot be determined
at compile time.  Note that the repeated instruction following <FONT SIZE="-1">RPTS</FONT> does
not have to be reloaded from memory each iteration, thus freeing up the
<FONT SIZE="-1">CPU</FONT> buses for operands.  However, since interrupts are blocked by this
instruction, it is disabled by default.
<DT><B>-mloop-unsigned</B><DD>
<A NAME="ixBUP"></A>

<DT><B>-mno-loop-unsigned</B><DD>
<A NAME="ixBUQ"></A>

The maximum iteration count when using <FONT SIZE="-1">RPTS</FONT> and <FONT SIZE="-1">RPTB</FONT> (and <FONT SIZE="-1">DB</FONT> on the C40)
is 2^{31 + 1} since these instructions test if the iteration count is
negative to terminate the loop.  If the iteration count is unsigned
there is a possibility than the 2^{31 + 1} maximum iteration count may be
exceeded.  This switch allows an unsigned iteration count.
<DT><B>-mti</B><DD>
<A NAME="ixBUR"></A>
Try to emit an assembler syntax that the <FONT SIZE="-1">TI</FONT> assembler (asm30) is happy
with.  This also enforces compatibility with the <FONT SIZE="-1">API</FONT> employed by the <FONT SIZE="-1">TI</FONT>
C3x C compiler.  For example, long doubles are passed as structures
rather than in floating point registers.
<DT><B>-mregparm</B><DD>
<A NAME="ixBUS"></A>

<DT><B>-mmemparm</B><DD>
<A NAME="ixBUT"></A>

Generate code that uses registers (stack) for passing arguments to functions.
By default, arguments are passed in registers where possible rather
than by pushing arguments on to the stack.
<DT><B>-mparallel-insns</B><DD>
<A NAME="ixBUU"></A>

<DT><B>-mno-parallel-insns</B><DD>
<A NAME="ixBUV"></A>

Allow the generation of parallel instructions.  This is enabled by
default with <B>-O2</B>.
<DT><B>-mparallel-mpy</B><DD>
<A NAME="ixBUW"></A>

<DT><B>-mno-parallel-mpy</B><DD>
<A NAME="ixBUX"></A>

Allow the generation of MPY||ADD and MPY||SUB parallel instructions,
provided <B>-mparallel-insns</B> is also specified.  These instructions have
tight register constraints which can pessimize the code generation
of large functions.
</DL>
<P>

<I>V850 Options</I>
<A NAME="ixBUY"></A>
<P>

These <B>-m</B> options are defined for V850 implementations:
<DL COMPACT>
<DT><B>-mlong-calls</B><DD>
<A NAME="ixBUZ"></A>

<DT><B>-mno-long-calls</B><DD>
<A NAME="ixBVA"></A>

Treat all calls as being far away (near).  If calls are assumed to be
far away, the compiler will always load the functions address up into a
register, and call indirect through the pointer.
<DT><B>-mno-ep</B><DD>
<A NAME="ixBVB"></A>

<DT><B>-mep</B><DD>
<A NAME="ixBVC"></A>

Do not optimize (do optimize) basic blocks that use the same index
pointer 4 or more times to copy pointer into the <TT>&quot;ep&quot;</TT> register, and
use the shorter <TT>&quot;sld&quot;</TT> and <TT>&quot;sst&quot;</TT> instructions.  The <B>-mep</B>
option is on by default if you optimize.
<DT><B>-mno-prolog-function</B><DD>
<A NAME="ixBVD"></A>

<DT><B>-mprolog-function</B><DD>
<A NAME="ixBVE"></A>

Do not use (do use) external functions to save and restore registers
at the prologue and epilogue of a function.  The external functions
are slower, but use less code space if more than one function saves
the same number of registers.  The <B>-mprolog-function</B> option
is on by default if you optimize.
<DT><B>-mspace</B><DD>
<A NAME="ixBVF"></A>
Try to make the code as small as possible.  At present, this just turns
on the <B>-mep</B> and <B>-mprolog-function</B> options.
<DT><B>-mtda=</B><I>n</I><DD>
<A NAME="ixBVG"></A>
Put static or global variables whose size is <I>n</I> bytes or less into
the tiny data area that register <TT>&quot;ep&quot;</TT> points to.  The tiny data
area can hold up to 256 bytes in total (128 bytes for byte references).
<DT><B>-msda=</B><I>n</I><DD>
<A NAME="ixBVH"></A>
Put static or global variables whose size is <I>n</I> bytes or less into
the small data area that register <TT>&quot;gp&quot;</TT> points to.  The small data
area can hold up to 64 kilobytes.
<DT><B>-mzda=</B><I>n</I><DD>
<A NAME="ixBVI"></A>
Put static or global variables whose size is <I>n</I> bytes or less into
the first 32 kilobytes of memory.
<DT><B>-mv850</B><DD>
<A NAME="ixBVJ"></A>
Specify that the target processor is the V850.
<DT><B>-mbig-switch</B><DD>
<A NAME="ixBVK"></A>
Generate code suitable for big switch tables.  Use this option only if
the assembler/linker complain about out of range branches within a switch
table.
<DT><B>-mapp-regs</B><DD>
<A NAME="ixBVL"></A>
This option will cause r2 and r5 to be used in the code generated by
the compiler.  This setting is the default.
<DT><B>-mno-app-regs</B><DD>
<A NAME="ixBVM"></A>
This option will cause r2 and r5 to be treated as fixed registers.
<DT><B>-mv850e1</B><DD>
<A NAME="ixBVN"></A>
Specify that the target processor is the V850E1.  The preprocessor
constants <B>__v850e1__</B> and <B>__v850e__</B> will be defined if
this option is used.
<DT><B>-mv850e</B><DD>
<A NAME="ixBVO"></A>
Specify that the target processor is the V850E.  The preprocessor
constant <B>__v850e__</B> will be defined if this option is used.


<P>


If neither <B>-mv850</B> nor <B>-mv850e</B> nor <B>-mv850e1</B>
are defined then a default target processor will be chosen and the
relevant <B>__v850*__</B> preprocessor constant will be defined.


<P>


The preprocessor constants <B>__v850</B> and <B>__v851__</B> are always
defined, regardless of which processor variant is the target.
<DT><B>-mdisable-callt</B><DD>
<A NAME="ixBVP"></A>
This option will suppress generation of the <FONT SIZE="-1">CALLT</FONT> instruction for the
v850e and v850e1 flavors of the v850 architecture.  The default is
<B>-mno-disable-callt</B> which allows the <FONT SIZE="-1">CALLT</FONT> instruction to be used.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>ARC</I></FONT><I> Options</I>
<A NAME="ixBVQ"></A>
<P>

These options are defined for <FONT SIZE="-1">ARC</FONT> implementations:
<DL COMPACT>
<DT><B>-EL</B><DD>
<A NAME="ixBVR"></A>
Compile code for little endian mode.  This is the default.
<DT><B>-EB</B><DD>
<A NAME="ixBVS"></A>
Compile code for big endian mode.
<DT><B>-mmangle-cpu</B><DD>
<A NAME="ixBVT"></A>
Prepend the name of the cpu to all public symbol names.
In multiple-processor systems, there are many <FONT SIZE="-1">ARC</FONT> variants with different
instruction and register set characteristics.  This flag prevents code
compiled for one cpu to be linked with code compiled for another.
No facility exists for handling variants that are ``almost identical''.
This is an all or nothing option.
<DT><B>-mcpu=</B><I>cpu</I><DD>
<A NAME="ixBVU"></A>
Compile code for <FONT SIZE="-1">ARC</FONT> variant <I>cpu</I>.
Which variants are supported depend on the configuration.
All variants support <B>-mcpu=base</B>, this is the default.
<DT><B>-mtext=</B><I>text-section</I><DD>
<A NAME="ixBVV"></A>

<DT><B>-mdata=</B><I>data-section</I><DD>
<A NAME="ixBVW"></A>
<DT><B>-mrodata=</B><I>readonly-data-section</I><DD>
<A NAME="ixBVX"></A>

Put functions, data, and readonly data in <I>text-section</I>,
<I>data-section</I>, and <I>readonly-data-section</I> respectively
by default.  This can be overridden with the <TT>&quot;section&quot;</TT> attribute.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>NS32K</I></FONT><I> Options</I>
<A NAME="ixBVY"></A>
<P>

These are the <B>-m</B> options defined for the 32000 series.  The default
values for these options depends on which style of 32000 was selected when
the compiler was configured; the defaults for the most common choices are
given below.
<DL COMPACT>
<DT><B>-m32032</B><DD>
<A NAME="ixBVZ"></A>

<DT><B>-m32032</B><DD>
<A NAME="ixBWA"></A>

Generate output for a 32032.  This is the default
when the compiler is configured for 32032 and 32016 based systems.
<DT><B>-m32332</B><DD>
<A NAME="ixBWB"></A>

<DT><B>-m32332</B><DD>
<A NAME="ixBWC"></A>

Generate output for a 32332.  This is the default
when the compiler is configured for 32332-based systems.
<DT><B>-m32532</B><DD>
<A NAME="ixBWD"></A>

<DT><B>-m32532</B><DD>
<A NAME="ixBWE"></A>

Generate output for a 32532.  This is the default
when the compiler is configured for 32532-based systems.
<DT><B>-m32081</B><DD>
<A NAME="ixBWF"></A>
Generate output containing 32081 instructions for floating point.
This is the default for all systems.
<DT><B>-m32381</B><DD>
<A NAME="ixBWG"></A>
Generate output containing 32381 instructions for floating point.  This
also implies <B>-m32081</B>.  The 32381 is only compatible with the 32332
and 32532 cpus.  This is the default for the pc532-netbsd configuration.
<DT><B>-mmulti-add</B><DD>
<A NAME="ixBWH"></A>
Try and generate multiply-add floating point instructions <TT>&quot;polyF&quot;</TT>
and <TT>&quot;dotF&quot;</TT>.  This option is only available if the <B>-m32381</B>
option is in effect.  Using these instructions requires changes to
register allocation which generally has a negative impact on
performance.  This option should only be enabled when compiling code
particularly likely to make heavy use of multiply-add instructions.
<DT><B>-mnomulti-add</B><DD>
<A NAME="ixBWI"></A>
Do not try and generate multiply-add floating point instructions
<TT>&quot;polyF&quot;</TT> and <TT>&quot;dotF&quot;</TT>.  This is the default on all platforms.
<DT><B>-msoft-float</B><DD>
<A NAME="ixBWJ"></A>
Generate output containing library calls for floating point.
<B>Warning:</B> the requisite libraries may not be available.
<DT><B>-mieee-compare</B><DD>
<A NAME="ixBWK"></A>

<DT><B>-mno-ieee-compare</B><DD>
<A NAME="ixBWL"></A>

Control whether or not the compiler uses <FONT SIZE="-1">IEEE</FONT> floating point
comparisons.  These handle correctly the case where the result of a
comparison is unordered.
<B>Warning:</B> the requisite kernel support may not be available.
<DT><B>-mnobitfield</B><DD>
<A NAME="ixBWM"></A>
Do not use the bit-field instructions.  On some machines it is faster to
use shifting and masking operations.  This is the default for the pc532.
<DT><B>-mbitfield</B><DD>
<A NAME="ixBWN"></A>
Do use the bit-field instructions.  This is the default for all platforms
except the pc532.
<DT><B>-mrtd</B><DD>
<A NAME="ixBWO"></A>
Use a different function-calling convention, in which functions
that take a fixed number of arguments return pop their
arguments on return with the <TT>&quot;ret&quot;</TT> instruction.


<P>


This calling convention is incompatible with the one normally
used on Unix, so you cannot use it if you need to call libraries
compiled with the Unix compiler.


<P>


Also, you must provide function prototypes for all functions that
take variable numbers of arguments (including <TT>&quot;printf&quot;</TT>);
otherwise incorrect code will be generated for calls to those
functions.


<P>


In addition, seriously incorrect code will result if you call a
function with too many arguments.  (Normally, extra arguments are
harmlessly ignored.)


<P>


This option takes its name from the 680x0 <TT>&quot;rtd&quot;</TT> instruction.
<DT><B>-mregparam</B><DD>
<A NAME="ixBWP"></A>
Use a different function-calling convention where the first two arguments
are passed in registers.


<P>


This calling convention is incompatible with the one normally
used on Unix, so you cannot use it if you need to call libraries
compiled with the Unix compiler.
<DT><B>-mnoregparam</B><DD>
<A NAME="ixBWQ"></A>
Do not pass any arguments in registers.  This is the default for all
targets.
<DT><B>-msb</B><DD>
<A NAME="ixBWR"></A>
It is <FONT SIZE="-1">OK</FONT> to use the sb as an index register which is always loaded with
zero.  This is the default for the pc532-netbsd target.
<DT><B>-mnosb</B><DD>
<A NAME="ixBWS"></A>
The sb register is not available for use or has not been initialized to
zero by the run time system.  This is the default for all targets except
the pc532-netbsd.  It is also implied whenever <B>-mhimem</B> or
<B>-fpic</B> is set.
<DT><B>-mhimem</B><DD>
<A NAME="ixBWT"></A>
Many ns32000 series addressing modes use displacements of up to 512MB.
If an address is above 512MB then displacements from zero can not be used.
This option causes code to be generated which can be loaded above 512MB.
This may be useful for operating systems or <FONT SIZE="-1">ROM</FONT> code.
<DT><B>-mnohimem</B><DD>
<A NAME="ixBWU"></A>
Assume code will be loaded in the first 512MB of virtual address space.
This is the default for all platforms.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>AVR</I></FONT><I> Options</I>
<A NAME="ixBWV"></A>
<P>

These options are defined for <FONT SIZE="-1">AVR</FONT> implementations:
<DL COMPACT>
<DT><B>-mmcu=</B><I>mcu</I><DD>
<A NAME="ixBWW"></A>
Specify <FONT SIZE="-1">ATMEL</FONT> <FONT SIZE="-1">AVR</FONT> instruction set or <FONT SIZE="-1">MCU</FONT> type.


<P>


Instruction set avr1 is for the minimal <FONT SIZE="-1">AVR</FONT> core, not supported by the C
compiler, only for assembler programs (<FONT SIZE="-1">MCU</FONT> types: at90s1200, attiny10,
attiny11, attiny12, attiny15, attiny28).


<P>


Instruction set avr2 (default) is for the classic <FONT SIZE="-1">AVR</FONT> core with up to
8K program memory space (<FONT SIZE="-1">MCU</FONT> types: at90s2313, at90s2323, attiny22,
at90s2333, at90s2343, at90s4414, at90s4433, at90s4434, at90s8515,
at90c8534, at90s8535).


<P>


Instruction set avr3 is for the classic <FONT SIZE="-1">AVR</FONT> core with up to 128K program
memory space (<FONT SIZE="-1">MCU</FONT> types: atmega103, atmega603, at43usb320, at76c711).


<P>


Instruction set avr4 is for the enhanced <FONT SIZE="-1">AVR</FONT> core with up to 8K program
memory space (<FONT SIZE="-1">MCU</FONT> types: atmega8, atmega83, atmega85).


<P>


Instruction set avr5 is for the enhanced <FONT SIZE="-1">AVR</FONT> core with up to 128K program
memory space (<FONT SIZE="-1">MCU</FONT> types: atmega16, atmega161, atmega163, atmega32, atmega323,
atmega64, atmega128, at43usb355, at94k).
<DT><B>-msize</B><DD>
<A NAME="ixBWX"></A>
Output instruction sizes to the asm file.
<DT><B>-minit-stack=</B><I>N</I><DD>
<A NAME="ixBWY"></A>
Specify the initial stack address, which may be a symbol or numeric value,
<B>__stack</B> is the default.
<DT><B>-mno-interrupts</B><DD>
<A NAME="ixBWZ"></A>
Generated code is not compatible with hardware interrupts.
Code size will be smaller.
<DT><B>-mcall-prologues</B><DD>
<A NAME="ixBXA"></A>
Functions prologues/epilogues expanded as call to appropriate
subroutines.  Code size will be smaller.
<DT><B>-mno-tablejump</B><DD>
<A NAME="ixBXB"></A>
Do not generate tablejump insns which sometimes increase code size.
<DT><B>-mtiny-stack</B><DD>
<A NAME="ixBXC"></A>
Change only the low 8 bits of the stack pointer.
</DL>
<P>

<I>MCore Options</I>
<A NAME="ixBXD"></A>
<P>

These are the <B>-m</B> options defined for the Motorola M*Core
processors.
<DL COMPACT>
<DT><B>-mhardlit</B><DD>
<A NAME="ixBXE"></A>

<DT><B>-mno-hardlit</B><DD>
<A NAME="ixBXF"></A>

Inline constants into the code stream if it can be done in two
instructions or less.
<DT><B>-mdiv</B><DD>
<A NAME="ixBXG"></A>

<DT><B>-mno-div</B><DD>
<A NAME="ixBXH"></A>

Use the divide instruction.  (Enabled by default).
<DT><B>-mrelax-immediate</B><DD>
<A NAME="ixBXI"></A>

<DT><B>-mno-relax-immediate</B><DD>
<A NAME="ixBXJ"></A>

Allow arbitrary sized immediates in bit operations.
<DT><B>-mwide-bitfields</B><DD>
<A NAME="ixBXK"></A>

<DT><B>-mno-wide-bitfields</B><DD>
<A NAME="ixBXL"></A>

Always treat bit-fields as int-sized.
<DT><B>-m4byte-functions</B><DD>
<A NAME="ixBXM"></A>

<DT><B>-mno-4byte-functions</B><DD>
<A NAME="ixBXN"></A>

Force all functions to be aligned to a four byte boundary.
<DT><B>-mcallgraph-data</B><DD>
<A NAME="ixBXO"></A>

<DT><B>-mno-callgraph-data</B><DD>
<A NAME="ixBXP"></A>

Emit callgraph information.
<DT><B>-mslow-bytes</B><DD>
<A NAME="ixBXQ"></A>

<DT><B>-mno-slow-bytes</B><DD>
<A NAME="ixBXR"></A>

Prefer word access when reading byte quantities.
<DT><B>-mlittle-endian</B><DD>
<A NAME="ixBXS"></A>

<DT><B>-mbig-endian</B><DD>
<A NAME="ixBXT"></A>

Generate code for a little endian target.
<DT><B>-m210</B><DD>
<A NAME="ixBXU"></A>

<DT><B>-m340</B><DD>
<A NAME="ixBXV"></A>

Generate code for the 210 processor.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>IA-64</I></FONT><I> Options</I>
<A NAME="ixBXW"></A>
<P>

These are the <B>-m</B> options defined for the Intel <FONT SIZE="-1">IA-64</FONT> architecture.
<DL COMPACT>
<DT><B>-mbig-endian</B><DD>
<A NAME="ixBXX"></A>
Generate code for a big endian target.  This is the default for <FONT SIZE="-1">HP-UX</FONT>.
<DT><B>-mlittle-endian</B><DD>
<A NAME="ixBXY"></A>
Generate code for a little endian target.  This is the default for <FONT SIZE="-1">AIX5</FONT>
and GNU/Linux.
<DT><B>-mgnu-as</B><DD>
<A NAME="ixBXZ"></A>

<DT><B>-mno-gnu-as</B><DD>
<A NAME="ixBYA"></A>

Generate (or don't) code for the <FONT SIZE="-1">GNU</FONT> assembler.  This is the default.
<DT><B>-mgnu-ld</B><DD>
<A NAME="ixBYB"></A>

<DT><B>-mno-gnu-ld</B><DD>
<A NAME="ixBYC"></A>

Generate (or don't) code for the <FONT SIZE="-1">GNU</FONT> linker.  This is the default.
<DT><B>-mno-pic</B><DD>
<A NAME="ixBYD"></A>
Generate code that does not use a global pointer register.  The result
is not position independent code, and violates the <FONT SIZE="-1">IA-64</FONT> <FONT SIZE="-1">ABI</FONT>.
<DT><B>-mvolatile-asm-stop</B><DD>
<A NAME="ixBYE"></A>

<DT><B>-mno-volatile-asm-stop</B><DD>
<A NAME="ixBYF"></A>

Generate (or don't) a stop bit immediately before and after volatile asm
statements.
<DT><B>-mb-step</B><DD>
<A NAME="ixBYG"></A>
Generate code that works around Itanium B step errata.
<DT><B>-mregister-names</B><DD>
<A NAME="ixBYH"></A>

<DT><B>-mno-register-names</B><DD>
<A NAME="ixBYI"></A>

Generate (or don't) <B>in</B>, <B>loc</B>, and <B>out</B> register names for
the stacked registers.  This may make assembler output more readable.
<DT><B>-mno-sdata</B><DD>
<A NAME="ixBYJ"></A>

<DT><B>-msdata</B><DD>
<A NAME="ixBYK"></A>

Disable (or enable) optimizations that use the small data section.  This may
be useful for working around optimizer bugs.
<DT><B>-mconstant-gp</B><DD>
<A NAME="ixBYL"></A>
Generate code that uses a single constant global pointer value.  This is
useful when compiling kernel code.
<DT><B>-mauto-pic</B><DD>
<A NAME="ixBYM"></A>
Generate code that is self-relocatable.  This implies <B>-mconstant-gp</B>.
This is useful when compiling firmware code.
<DT><B>-minline-float-divide-min-latency</B><DD>
<A NAME="ixBYN"></A>
Generate code for inline divides of floating point values
using the minimum latency algorithm.
<DT><B>-minline-float-divide-max-throughput</B><DD>
<A NAME="ixBYO"></A>
Generate code for inline divides of floating point values
using the maximum throughput algorithm.
<DT><B>-minline-int-divide-min-latency</B><DD>
<A NAME="ixBYP"></A>
Generate code for inline divides of integer values
using the minimum latency algorithm.
<DT><B>-minline-int-divide-max-throughput</B><DD>
<A NAME="ixBYQ"></A>
Generate code for inline divides of integer values
using the maximum throughput algorithm.
<DT><B>-minline-sqrt-min-latency</B><DD>
<A NAME="ixBYR"></A>
Generate code for inline square roots
using the minimum latency algorithm.
<DT><B>-minline-sqrt-max-throughput</B><DD>
<A NAME="ixBYS"></A>
Generate code for inline square roots
using the maximum throughput algorithm.
<DT><B>-mno-dwarf2-asm</B><DD>
<A NAME="ixBYT"></A>

<DT><B>-mdwarf2-asm</B><DD>
<A NAME="ixBYU"></A>

Don't (or do) generate assembler code for the <FONT SIZE="-1">DWARF2</FONT> line number debugging
info.  This may be useful when not using the <FONT SIZE="-1">GNU</FONT> assembler.
<DT><B>-mearly-stop-bits</B><DD>
<A NAME="ixBYV"></A>

<DT><B>-mno-early-stop-bits</B><DD>
<A NAME="ixBYW"></A>

Allow stop bits to be placed earlier than immediately preceding the
instruction that triggered the stop bit.  This can improve instruction
scheduling, but does not always do so.
<DT><B>-mfixed-range=</B><I>register-range</I><DD>
<A NAME="ixBYX"></A>
Generate code treating the given register range as fixed registers.
A fixed register is one that the register allocator can not use.  This is
useful when compiling kernel code.  A register range is specified as
two registers separated by a dash.  Multiple register ranges can be
specified separated by a comma.
<DT><B>-mtls-size=</B><I>tls-size</I><DD>
<A NAME="ixBYY"></A>
Specify bit size of immediate <FONT SIZE="-1">TLS</FONT> offsets.  Valid values are 14, 22, and
64.
<DT><B>-mtune=</B><I>cpu-type</I><DD>
<A NAME="ixBYZ"></A>
Tune the instruction scheduling for a particular <FONT SIZE="-1">CPU</FONT>, Valid values are
itanium, itanium1, merced, itanium2, and mckinley.
<DT><B>-mt</B><DD>
<A NAME="ixBZA"></A>

<DT><B>-pthread</B><DD>
<A NAME="ixBZB"></A>

Add support for multithreading using the <FONT SIZE="-1">POSIX</FONT> threads library.  This
option sets flags for both the preprocessor and linker.  It does
not affect the thread safety of object code produced by the compiler or
that of libraries supplied with it.  These are HP-UX specific flags.
<DT><B>-milp32</B><DD>
<A NAME="ixBZC"></A>

<DT><B>-mlp64</B><DD>
<A NAME="ixBZD"></A>

Generate code for a 32-bit or 64-bit environment.
The 32-bit environment sets int, long and pointer to 32 bits.
The 64-bit environment sets int to 32 bits and long and pointer
to 64 bits.  These are HP-UX specific flags.
</DL>
<P>

<I>D30V Options</I>
<A NAME="ixBZE"></A>
<P>

These <B>-m</B> options are defined for D30V implementations:
<DL COMPACT>
<DT><B>-mextmem</B><DD>
<A NAME="ixBZF"></A>
Link the <B>.text</B>, <B>.data</B>, <B>.bss</B>, <B>.strings</B>,
<B>.rodata</B>, <B>.rodata1</B>, <B>.data1</B> sections into external
memory, which starts at location <TT>0x80000000</TT>.
<DT><B>-mextmemory</B><DD>
<A NAME="ixBZG"></A>
Same as the <B>-mextmem</B> switch.
<DT><B>-monchip</B><DD>
<A NAME="ixBZH"></A>
Link the <B>.text</B> section into onchip text memory, which starts at
location <TT>0x0</TT>.  Also link <B>.data</B>, <B>.bss</B>,
<B>.strings</B>, <B>.rodata</B>, <B>.rodata1</B>, <B>.data1</B> sections
into onchip data memory, which starts at location <TT>0x20000000</TT>.
<DT><B>-mno-asm-optimize</B><DD>
<A NAME="ixBZI"></A>

<DT><B>-masm-optimize</B><DD>
<A NAME="ixBZJ"></A>

Disable (enable) passing <B>-O</B> to the assembler when optimizing.
The assembler uses the <B>-O</B> option to automatically parallelize
adjacent short instructions where possible.
<DT><B>-mbranch-cost=</B><I>n</I><DD>
<A NAME="ixBZK"></A>
Increase the internal costs of branches to <I>n</I>.  Higher costs means
that the compiler will issue more instructions to avoid doing a branch.
The default is 2.
<DT><B>-mcond-exec=</B><I>n</I><DD>
<A NAME="ixBZL"></A>
Specify the maximum number of conditionally executed instructions that
replace a branch.  The default is 4.
</DL>
<P>

<I>S/390 and zSeries Options</I>
<A NAME="ixBZM"></A>
<P>

These are the <B>-m</B> options defined for the S/390 and zSeries architecture.
<DL COMPACT>
<DT><B>-mhard-float</B><DD>
<A NAME="ixBZN"></A>

<DT><B>-msoft-float</B><DD>
<A NAME="ixBZO"></A>

Use (do not use) the hardware floating-point instructions and registers
for floating-point operations.  When <B>-msoft-float</B> is specified,
functions in <I>libgcc.a</I> will be used to perform floating-point
operations.  When <B>-mhard-float</B> is specified, the compiler
generates <FONT SIZE="-1">IEEE</FONT> floating-point instructions.  This is the default.
<DT><B>-mbackchain</B><DD>
<A NAME="ixBZP"></A>

<DT><B>-mno-backchain</B><DD>
<A NAME="ixBZQ"></A>

Generate (or do not generate) code which maintains an explicit
backchain within the stack frame that points to the caller's frame.
This may be needed to allow debugging using tools that do not understand
<FONT SIZE="-1">DWARF-2</FONT> call frame information.  The default is not to generate the
backchain.
<DT><B>-msmall-exec</B><DD>
<A NAME="ixBZR"></A>

<DT><B>-mno-small-exec</B><DD>
<A NAME="ixBZS"></A>

Generate (or do not generate) code using the <TT>&quot;bras&quot;</TT> instruction
to do subroutine calls.
This only works reliably if the total executable size does not
exceed 64k.  The default is to use the <TT>&quot;basr&quot;</TT> instruction instead,
which does not have this limitation.
<DT><B>-m64</B><DD>
<A NAME="ixBZT"></A>

<DT><B>-m31</B><DD>
<A NAME="ixBZU"></A>

When <B>-m31</B> is specified, generate code compliant to the
GNU/Linux for S/390 <FONT SIZE="-1">ABI</FONT>.  When <B>-m64</B> is specified, generate
code compliant to the GNU/Linux for zSeries <FONT SIZE="-1">ABI</FONT>.  This allows <FONT SIZE="-1">GCC</FONT> in
particular to generate 64-bit instructions.  For the <B>s390</B>
targets, the default is <B>-m31</B>, while the <B>s390x</B>
targets default to <B>-m64</B>.
<DT><B>-mzarch</B><DD>
<A NAME="ixBZV"></A>

<DT><B>-mesa</B><DD>
<A NAME="ixBZW"></A>

When <B>-mzarch</B> is specified, generate code using the
instructions available on z/Architecture.
When <B>-mesa</B> is specified, generate code using the
instructions available on <FONT SIZE="-1">ESA/390</FONT>. Note that <B>-mesa</B> is
not possible with <B>-m64</B>.
When generating code compliant to the GNU/Linux for S/390 <FONT SIZE="-1">ABI</FONT>,
the default is <B>-mesa</B>.  When generating code compliant
to the GNU/Linux for zSeries <FONT SIZE="-1">ABI</FONT>, the default is <B>-mzarch</B>.
<DT><B>-mmvcle</B><DD>
<A NAME="ixBZX"></A>

<DT><B>-mno-mvcle</B><DD>
<A NAME="ixBZY"></A>

Generate (or do not generate) code using the <TT>&quot;mvcle&quot;</TT> instruction
to perform block moves.  When <B>-mno-mvcle</B> is specified,
use a <TT>&quot;mvc&quot;</TT> loop instead.  This is the default.
<DT><B>-mdebug</B><DD>
<A NAME="ixBZZ"></A>

<DT><B>-mno-debug</B><DD>
<A NAME="ixCAA"></A>

Print (or do not print) additional debug information when compiling.
The default is to not print debug information.
<DT><B>-march=</B><I>cpu-type</I><DD>
<A NAME="ixCAB"></A>
Generate code that will run on <I>cpu-type</I>, which is the name of a system
representing a certain processor type. Possible values for
<I>cpu-type</I> are <B>g5</B>, <B>g6</B>, <B>z900</B>, and <B>z990</B>.
When generating code using the instructions available on z/Architecture,
the default is <B>-march=z900</B>.  Otherwise, the default is
<B>-march=g5</B>.
<DT><B>-mtune=</B><I>cpu-type</I><DD>
<A NAME="ixCAC"></A>
Tune to <I>cpu-type</I> everything applicable about the generated code,
except for the <FONT SIZE="-1">ABI</FONT> and the set of available instructions.
The list of <I>cpu-type</I> values is the same as for <B>-march</B>.
The default is the value used for <B>-march</B>.
<DT><B>-mfused-madd</B><DD>
<A NAME="ixCAD"></A>

<DT><B>-mno-fused-madd</B><DD>
<A NAME="ixCAE"></A>

Generate code that uses (does not use) the floating point multiply and
accumulate instructions.  These instructions are generated by default if
hardware floating point is used.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>CRIS</I></FONT><I> Options</I>
<A NAME="ixCAF"></A>
<P>

These options are defined specifically for the <FONT SIZE="-1">CRIS</FONT> ports.
<DL COMPACT>
<DT><B>-march=</B><I>architecture-type</I><DD>
<A NAME="ixCAG"></A>

<DT><B>-mcpu=</B><I>architecture-type</I><DD>
<A NAME="ixCAH"></A>

Generate code for the specified architecture.  The choices for
<I>architecture-type</I> are <B>v3</B>, <B>v8</B> and <B>v10</B> for
respectively <FONT SIZE="-1">ETRAX</FONT>&nbsp;4, <FONT SIZE="-1">ETRAX</FONT>&nbsp;100, and <FONT SIZE="-1">ETRAX</FONT>&nbsp;100&nbsp;<FONT SIZE="-1">LX</FONT>.
Default is <B>v0</B> except for cris-axis-linux-gnu, where the default is
<B>v10</B>.
<DT><B>-mtune=</B><I>architecture-type</I><DD>
<A NAME="ixCAI"></A>
Tune to <I>architecture-type</I> everything applicable about the generated
code, except for the <FONT SIZE="-1">ABI</FONT> and the set of available instructions.  The
choices for <I>architecture-type</I> are the same as for
<B>-march=</B><I>architecture-type</I>.
<DT><B>-mmax-stack-frame=</B><I>n</I><DD>
<A NAME="ixCAJ"></A>
Warn when the stack frame of a function exceeds <I>n</I> bytes.
<DT><B>-melinux-stacksize=</B><I>n</I><DD>
<A NAME="ixCAK"></A>
Only available with the <B>cris-axis-aout</B> target.  Arranges for
indications in the program to the kernel loader that the stack of the
program should be set to <I>n</I> bytes.
<DT><B>-metrax4</B><DD>
<A NAME="ixCAL"></A>

<DT><B>-metrax100</B><DD>
<A NAME="ixCAM"></A>

The options <B>-metrax4</B> and <B>-metrax100</B> are synonyms for
<B>-march=v3</B> and <B>-march=v8</B> respectively.
<DT><B>-mmul-bug-workaround</B><DD>
<A NAME="ixCAN"></A>

<DT><B>-mno-mul-bug-workaround</B><DD>
<A NAME="ixCAO"></A>

Work around a bug in the <TT>&quot;muls&quot;</TT> and <TT>&quot;mulu&quot;</TT> instructions for <FONT SIZE="-1">CPU</FONT>
models where it applies.  This option is active by default.
<DT><B>-mpdebug</B><DD>
<A NAME="ixCAP"></A>
Enable CRIS-specific verbose debug-related information in the assembly
code.  This option also has the effect to turn off the <B>#NO_APP</B>
formatted-code indicator to the assembler at the beginning of the
assembly file.
<DT><B>-mcc-init</B><DD>
<A NAME="ixCAQ"></A>
Do not use condition-code results from previous instruction; always emit
compare and test instructions before use of condition codes.
<DT><B>-mno-side-effects</B><DD>
<A NAME="ixCAR"></A>
Do not emit instructions with side-effects in addressing modes other than
post-increment.
<DT><B>-mstack-align</B><DD>
<A NAME="ixCAS"></A>

<DT><B>-mno-stack-align</B><DD>
<A NAME="ixCAT"></A>
<DT><B>-mdata-align</B><DD>
<A NAME="ixCAU"></A>
<DT><B>-mno-data-align</B><DD>
<A NAME="ixCAV"></A>
<DT><B>-mconst-align</B><DD>
<A NAME="ixCAW"></A>
<DT><B>-mno-const-align</B><DD>
<A NAME="ixCAX"></A>

These options (no-options) arranges (eliminate arrangements) for the
stack-frame, individual data and constants to be aligned for the maximum
single data access size for the chosen <FONT SIZE="-1">CPU</FONT> model.  The default is to
arrange for 32-bit alignment.  <FONT SIZE="-1">ABI</FONT> details such as structure layout are
not affected by these options.
<DT><B>-m32-bit</B><DD>
<A NAME="ixCAY"></A>

<DT><B>-m16-bit</B><DD>
<A NAME="ixCAZ"></A>
<DT><B>-m8-bit</B><DD>
<A NAME="ixCBA"></A>

Similar to the stack- data- and const-align options above, these options
arrange for stack-frame, writable data and constants to all be 32-bit,
16-bit or 8-bit aligned.  The default is 32-bit alignment.
<DT><B>-mno-prologue-epilogue</B><DD>
<A NAME="ixCBB"></A>

<DT><B>-mprologue-epilogue</B><DD>
<A NAME="ixCBC"></A>

With <B>-mno-prologue-epilogue</B>, the normal function prologue and
epilogue that sets up the stack-frame are omitted and no return
instructions or return sequences are generated in the code.  Use this
option only together with visual inspection of the compiled code: no
warnings or errors are generated when call-saved registers must be saved,
or storage for local variable needs to be allocated.
<DT><B>-mno-gotplt</B><DD>
<A NAME="ixCBD"></A>

<DT><B>-mgotplt</B><DD>
<A NAME="ixCBE"></A>

With <B>-fpic</B> and <B>-fPIC</B>, don't generate (do generate)
instruction sequences that load addresses for functions from the <FONT SIZE="-1">PLT</FONT> part
of the <FONT SIZE="-1">GOT</FONT> rather than (traditional on other architectures) calls to the
<FONT SIZE="-1">PLT</FONT>.  The default is <B>-mgotplt</B>.
<DT><B>-maout</B><DD>
<A NAME="ixCBF"></A>
Legacy no-op option only recognized with the cris-axis-aout target.
<DT><B>-melf</B><DD>
<A NAME="ixCBG"></A>
Legacy no-op option only recognized with the cris-axis-elf and
cris-axis-linux-gnu targets.
<DT><B>-melinux</B><DD>
<A NAME="ixCBH"></A>
Only recognized with the cris-axis-aout target, where it selects a
GNU/linux-like multilib, include files and instruction set for
<B>-march=v8</B>.
<DT><B>-mlinux</B><DD>
<A NAME="ixCBI"></A>
Legacy no-op option only recognized with the cris-axis-linux-gnu target.
<DT><B>-sim</B><DD>
<A NAME="ixCBJ"></A>
This option, recognized for the cris-axis-aout and cris-axis-elf arranges
to link with input-output functions from a simulator library.  Code,
initialized data and zero-initialized data are allocated consecutively.
<DT><B>-sim2</B><DD>
<A NAME="ixCBK"></A>
Like <B>-sim</B>, but pass linker options to locate initialized data at
0x40000000 and zero-initialized data at 0x80000000.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>MMIX</I></FONT><I> Options</I>
<A NAME="ixCBL"></A>
<P>

These options are defined for the <FONT SIZE="-1">MMIX:</FONT>
<DL COMPACT>
<DT><B>-mlibfuncs</B><DD>
<A NAME="ixCBM"></A>

<DT><B>-mno-libfuncs</B><DD>
<A NAME="ixCBN"></A>

Specify that intrinsic library functions are being compiled, passing all
values in registers, no matter the size.
<DT><B>-mepsilon</B><DD>
<A NAME="ixCBO"></A>

<DT><B>-mno-epsilon</B><DD>
<A NAME="ixCBP"></A>

Generate floating-point comparison instructions that compare with respect
to the <TT>&quot;rE&quot;</TT> epsilon register.
<DT><B>-mabi=mmixware</B><DD>
<A NAME="ixCBQ"></A>

<DT><B>-mabi=gnu</B><DD>
<A NAME="ixCBR"></A>

Generate code that passes function parameters and return values that (in
the called function) are seen as registers <TT>$0</TT> and up, as opposed to
the <FONT SIZE="-1">GNU</FONT> <FONT SIZE="-1">ABI</FONT> which uses global registers <TT>$231</TT> and up.
<DT><B>-mzero-extend</B><DD>
<A NAME="ixCBS"></A>

<DT><B>-mno-zero-extend</B><DD>
<A NAME="ixCBT"></A>

When reading data from memory in sizes shorter than 64 bits, use (do not
use) zero-extending load instructions by default, rather than
sign-extending ones.
<DT><B>-mknuthdiv</B><DD>
<A NAME="ixCBU"></A>

<DT><B>-mno-knuthdiv</B><DD>
<A NAME="ixCBV"></A>

Make the result of a division yielding a remainder have the same sign as
the divisor.  With the default, <B>-mno-knuthdiv</B>, the sign of the
remainder follows the sign of the dividend.  Both methods are
arithmetically valid, the latter being almost exclusively used.
<DT><B>-mtoplevel-symbols</B><DD>
<A NAME="ixCBW"></A>

<DT><B>-mno-toplevel-symbols</B><DD>
<A NAME="ixCBX"></A>

Prepend (do not prepend) a <B>:</B> to all global symbols, so the assembly
code can be used with the <TT>&quot;PREFIX&quot;</TT> assembly directive.
<DT><B>-melf</B><DD>
<A NAME="ixCBY"></A>
Generate an executable in the <FONT SIZE="-1">ELF</FONT> format, rather than the default
<B>mmo</B> format used by the <B>mmix</B> simulator.
<DT><B>-mbranch-predict</B><DD>
<A NAME="ixCBZ"></A>

<DT><B>-mno-branch-predict</B><DD>
<A NAME="ixCCA"></A>

Use (do not use) the probable-branch instructions, when static branch
prediction indicates a probable branch.
<DT><B>-mbase-addresses</B><DD>
<A NAME="ixCCB"></A>

<DT><B>-mno-base-addresses</B><DD>
<A NAME="ixCCC"></A>

Generate (do not generate) code that uses <I>base addresses</I>.  Using a
base address automatically generates a request (handled by the assembler
and the linker) for a constant to be set up in a global register.  The
register is used for one or more base address requests within the range 0
to 255 from the value held in the register.  The generally leads to short
and fast code, but the number of different data items that can be
addressed is limited.  This means that a program that uses lots of static
data may require <B>-mno-base-addresses</B>.
<DT><B>-msingle-exit</B><DD>
<A NAME="ixCCD"></A>

<DT><B>-mno-single-exit</B><DD>
<A NAME="ixCCE"></A>

Force (do not force) generated code to have a single exit point in each
function.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>PDP-11</I></FONT><I> Options</I>
<A NAME="ixCCF"></A>
<P>

These options are defined for the <FONT SIZE="-1">PDP-11:</FONT>
<DL COMPACT>
<DT><B>-mfpu</B><DD>
<A NAME="ixCCG"></A>
Use hardware <FONT SIZE="-1">FPP</FONT> floating point.  This is the default.  (<FONT SIZE="-1">FIS</FONT> floating
point on the <FONT SIZE="-1">PDP-11/40</FONT> is not supported.)
<DT><B>-msoft-float</B><DD>
<A NAME="ixCCH"></A>
Do not use hardware floating point.
<DT><B>-mac0</B><DD>
<A NAME="ixCCI"></A>
Return floating-point results in ac0 (fr0 in Unix assembler syntax).
<DT><B>-mno-ac0</B><DD>
<A NAME="ixCCJ"></A>
Return floating-point results in memory.  This is the default.
<DT><B>-m40</B><DD>
<A NAME="ixCCK"></A>
Generate code for a <FONT SIZE="-1">PDP-11/40</FONT>.
<DT><B>-m45</B><DD>
<A NAME="ixCCL"></A>
Generate code for a <FONT SIZE="-1">PDP-11/45</FONT>.  This is the default.
<DT><B>-m10</B><DD>
<A NAME="ixCCM"></A>
Generate code for a <FONT SIZE="-1">PDP-11/10</FONT>.
<DT><B>-mbcopy-builtin</B><DD>
<A NAME="ixCCN"></A>
Use inline <TT>&quot;movstrhi&quot;</TT> patterns for copying memory.  This is the
default.
<DT><B>-mbcopy</B><DD>
<A NAME="ixCCO"></A>
Do not use inline <TT>&quot;movstrhi&quot;</TT> patterns for copying memory.
<DT><B>-mint16</B><DD>
<A NAME="ixCCP"></A>

<DT><B>-mno-int32</B><DD>
<A NAME="ixCCQ"></A>

Use 16-bit <TT>&quot;int&quot;</TT>.  This is the default.
<DT><B>-mint32</B><DD>
<A NAME="ixCCR"></A>

<DT><B>-mno-int16</B><DD>
<A NAME="ixCCS"></A>

Use 32-bit <TT>&quot;int&quot;</TT>.
<DT><B>-mfloat64</B><DD>
<A NAME="ixCCT"></A>

<DT><B>-mno-float32</B><DD>
<A NAME="ixCCU"></A>

Use 64-bit <TT>&quot;float&quot;</TT>.  This is the default.
<DT><B>-mfloat32</B><DD>
<A NAME="ixCCV"></A>

<DT><B>-mno-float64</B><DD>
<A NAME="ixCCW"></A>

Use 32-bit <TT>&quot;float&quot;</TT>.
<DT><B>-mabshi</B><DD>
<A NAME="ixCCX"></A>
Use <TT>&quot;abshi2&quot;</TT> pattern.  This is the default.
<DT><B>-mno-abshi</B><DD>
<A NAME="ixCCY"></A>
Do not use <TT>&quot;abshi2&quot;</TT> pattern.
<DT><B>-mbranch-expensive</B><DD>
<A NAME="ixCCZ"></A>
Pretend that branches are expensive.  This is for experimenting with
code generation only.
<DT><B>-mbranch-cheap</B><DD>
<A NAME="ixCDA"></A>
Do not pretend that branches are expensive.  This is the default.
<DT><B>-msplit</B><DD>
<A NAME="ixCDB"></A>
Generate code for a system with split I&amp;D.
<DT><B>-mno-split</B><DD>
<A NAME="ixCDC"></A>
Generate code for a system without split I&amp;D.  This is the default.
<DT><B>-munix-asm</B><DD>
<A NAME="ixCDD"></A>
Use Unix assembler syntax.  This is the default when configured for
<B>pdp11-*-bsd</B>.
<DT><B>-mdec-asm</B><DD>
<A NAME="ixCDE"></A>
Use <FONT SIZE="-1">DEC</FONT> assembler syntax.  This is the default when configured for any
<FONT SIZE="-1">PDP-11</FONT> target other than <B>pdp11-*-bsd</B>.
</DL>
<P>

<I>Xstormy16 Options</I>
<A NAME="ixCDF"></A>
<P>

These options are defined for Xstormy16:
<DL COMPACT>
<DT><B>-msim</B><DD>
<A NAME="ixCDG"></A>
Choose startup files and linker script suitable for the simulator.
</DL>
<P>

<I></I><FONT SIZE="-1"><I>FRV</I></FONT><I> Options</I>
<A NAME="ixCDH"></A>
<DL COMPACT>
<DT><B>-mgpr-32</B><DD>
<A NAME="ixCDI"></A>
Only use the first 32 general purpose registers.
<DT><B>-mgpr-64</B><DD>
<A NAME="ixCDJ"></A>
Use all 64 general purpose registers.
<DT><B>-mfpr-32</B><DD>
<A NAME="ixCDK"></A>
Use only the first 32 floating point registers.
<DT><B>-mfpr-64</B><DD>
<A NAME="ixCDL"></A>
Use all 64 floating point registers
<DT><B>-mhard-float</B><DD>
<A NAME="ixCDM"></A>
Use hardware instructions for floating point operations.
<DT><B>-msoft-float</B><DD>
<A NAME="ixCDN"></A>
Use library routines for floating point operations.
<DT><B>-malloc-cc</B><DD>
<A NAME="ixCDO"></A>
Dynamically allocate condition code registers.
<DT><B>-mfixed-cc</B><DD>
<A NAME="ixCDP"></A>
Do not try to dynamically allocate condition code registers, only
use <TT>&quot;icc0&quot;</TT> and <TT>&quot;fcc0&quot;</TT>.
<DT><B>-mdword</B><DD>
<A NAME="ixCDQ"></A>
Change <FONT SIZE="-1">ABI</FONT> to use double word insns.
<DT><B>-mno-dword</B><DD>
<A NAME="ixCDR"></A>
Do not use double word instructions.
<DT><B>-mdouble</B><DD>
<A NAME="ixCDS"></A>
Use floating point double instructions.
<DT><B>-mno-double</B><DD>
<A NAME="ixCDT"></A>
Do not use floating point double instructions.
<DT><B>-mmedia</B><DD>
<A NAME="ixCDU"></A>
Use media instructions.
<DT><B>-mno-media</B><DD>
<A NAME="ixCDV"></A>
Do not use media instructions.
<DT><B>-mmuladd</B><DD>
<A NAME="ixCDW"></A>
Use multiply and add/subtract instructions.
<DT><B>-mno-muladd</B><DD>
<A NAME="ixCDX"></A>
Do not use multiply and add/subtract instructions.
<DT><B>-mlibrary-pic</B><DD>
<A NAME="ixCDY"></A>
Enable <FONT SIZE="-1">PIC</FONT> support for building libraries
<DT><B>-macc-4</B><DD>
<A NAME="ixCDZ"></A>
Use only the first four media accumulator registers.
<DT><B>-macc-8</B><DD>
<A NAME="ixCEA"></A>
Use all eight media accumulator registers.
<DT><B>-mpack</B><DD>
<A NAME="ixCEB"></A>
Pack <FONT SIZE="-1">VLIW</FONT> instructions.
<DT><B>-mno-pack</B><DD>
<A NAME="ixCEC"></A>
Do not pack <FONT SIZE="-1">VLIW</FONT> instructions.
<DT><B>-mno-eflags</B><DD>
<A NAME="ixCED"></A>
Do not mark <FONT SIZE="-1">ABI</FONT> switches in e_flags.
<DT><B>-mcond-move</B><DD>
<A NAME="ixCEE"></A>
Enable the use of conditional-move instructions (default).


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mno-cond-move</B><DD>
<A NAME="ixCEF"></A>
Disable the use of conditional-move instructions.


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mscc</B><DD>
<A NAME="ixCEG"></A>
Enable the use of conditional set instructions (default).


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mno-scc</B><DD>
<A NAME="ixCEH"></A>
Disable the use of conditional set instructions.


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mcond-exec</B><DD>
<A NAME="ixCEI"></A>
Enable the use of conditional execution (default).


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mno-cond-exec</B><DD>
<A NAME="ixCEJ"></A>
Disable the use of conditional execution.


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mvliw-branch</B><DD>
<A NAME="ixCEK"></A>
Run a pass to pack branches into <FONT SIZE="-1">VLIW</FONT> instructions (default).


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mno-vliw-branch</B><DD>
<A NAME="ixCEL"></A>
Do not run a pass to pack branches into <FONT SIZE="-1">VLIW</FONT> instructions.


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mmulti-cond-exec</B><DD>
<A NAME="ixCEM"></A>
Enable optimization of <TT>&quot;&amp;&amp;&quot;</TT> and <TT>&quot;||&quot;</TT> in conditional execution
(default).


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mno-multi-cond-exec</B><DD>
<A NAME="ixCEN"></A>
Disable optimization of <TT>&quot;&amp;&amp;&quot;</TT> and <TT>&quot;||&quot;</TT> in conditional execution.


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mnested-cond-exec</B><DD>
<A NAME="ixCEO"></A>
Enable nested conditional execution optimizations (default).


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mno-nested-cond-exec</B><DD>
<A NAME="ixCEP"></A>
Disable nested conditional execution optimizations.


<P>


This switch is mainly for debugging the compiler and will likely be removed
in a future version.
<DT><B>-mtomcat-stats</B><DD>
<A NAME="ixCEQ"></A>
Cause gas to print out tomcat statistics.
<DT><B>-mcpu=</B><I>cpu</I><DD>
<A NAME="ixCER"></A>
Select the processor type for which to generate code.  Possible values are
<B>simple</B>, <B>tomcat</B>, <B>fr500</B>, <B>fr400</B>, <B>fr300</B>,
<B>frv</B>.
</DL>
<P>

<I>Xtensa Options</I>
<A NAME="ixCES"></A>
<P>

These options are supported for Xtensa targets:
<DL COMPACT>
<DT><B>-mconst16</B><DD>
<A NAME="ixCET"></A>

<DT><B>-mno-const16</B><DD>
<A NAME="ixCEU"></A>

Enable or disable use of <TT>&quot;CONST16&quot;</TT> instructions for loading
constant values.  The <TT>&quot;CONST16&quot;</TT> instruction is currently not a
standard option from Tensilica.  When enabled, <TT>&quot;CONST16&quot;</TT>
instructions are always used in place of the standard <TT>&quot;L32R&quot;</TT>
instructions.  The use of <TT>&quot;CONST16&quot;</TT> is enabled by default only if
the <TT>&quot;L32R&quot;</TT> instruction is not available.
<DT><B>-mfused-madd</B><DD>
<A NAME="ixCEV"></A>

<DT><B>-mno-fused-madd</B><DD>
<A NAME="ixCEW"></A>

Enable or disable use of fused multiply/add and multiply/subtract
instructions in the floating-point option.  This has no effect if the
floating-point option is not also enabled.  Disabling fused multiply/add
and multiply/subtract instructions forces the compiler to use separate
instructions for the multiply and add/subtract operations.  This may be
desirable in some cases where strict <FONT SIZE="-1">IEEE</FONT> 754-compliant results are
required: the fused multiply add/subtract instructions do not round the
intermediate result, thereby producing results with <I>more</I> bits of
precision than specified by the <FONT SIZE="-1">IEEE</FONT> standard.  Disabling fused multiply
add/subtract instructions also ensures that the program output is not
sensitive to the compiler's ability to combine multiply and add/subtract
operations.
<DT><B>-mtext-section-literals</B><DD>
<A NAME="ixCEX"></A>

<DT><B>-mno-text-section-literals</B><DD>
<A NAME="ixCEY"></A>

Control the treatment of literal pools.  The default is
<B>-mno-text-section-literals</B>, which places literals in a separate
section in the output file.  This allows the literal pool to be placed
in a data <FONT SIZE="-1">RAM/ROM</FONT>, and it also allows the linker to combine literal
pools from separate object files to remove redundant literals and
improve code size.  With <B>-mtext-section-literals</B>, the literals
are interspersed in the text section in order to keep them as close as
possible to their references.  This may be necessary for large assembly
files.
<DT><B>-mtarget-align</B><DD>
<A NAME="ixCEZ"></A>

<DT><B>-mno-target-align</B><DD>
<A NAME="ixCFA"></A>

When this option is enabled, <FONT SIZE="-1">GCC</FONT> instructs the assembler to
automatically align instructions to reduce branch penalties at the
expense of some code density.  The assembler attempts to widen density
instructions to align branch targets and the instructions following call
instructions.  If there are not enough preceding safe density
instructions to align a target, no widening will be performed.  The
default is <B>-mtarget-align</B>.  These options do not affect the
treatment of auto-aligned instructions like <TT>&quot;LOOP&quot;</TT>, which the
assembler will always align, either by widening density instructions or
by inserting no-op instructions.
<DT><B>-mlongcalls</B><DD>
<A NAME="ixCFB"></A>

<DT><B>-mno-longcalls</B><DD>
<A NAME="ixCFC"></A>

When this option is enabled, <FONT SIZE="-1">GCC</FONT> instructs the assembler to translate
direct calls to indirect calls unless it can determine that the target
of a direct call is in the range allowed by the call instruction.  This
translation typically occurs for calls to functions in other source
files.  Specifically, the assembler translates a direct <TT>&quot;CALL&quot;</TT>
instruction into an <TT>&quot;L32R&quot;</TT> followed by a <TT>&quot;CALLX&quot;</TT> instruction.
The default is <B>-mno-longcalls</B>.  This option should be used in
programs where the call target can potentially be out of range.  This
option is implemented in the assembler, not the compiler, so the
assembly code generated by <FONT SIZE="-1">GCC</FONT> will still show direct call
instructions---look at the disassembled object code to see the actual
instructions.  Note that the assembler will use an indirect call for
every cross-file call, not just those that really will be out of range.
</DL>
</BODY>
</HTML>
