time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
27,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
27,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
29,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
29,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]","[None, None]"
29,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
29,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
31,3 added to ready queue,enqueue,3,,['3'],[],"['2', '1']","[None, None]"
31,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '2']",[],"[None, '1']","[None, None]"
31,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '2', '1']",[],"[None, None]","[None, None]"
31,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '1']",[],"['3', None]","[None, None]"
31,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['1'],[],"['3', '2']","[None, None]"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '2']","[None, None]"
33,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['1', '3']",['2'],"[None, None]","[None, None]"
33,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],['2'],"['1', None]","[None, None]"
33,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['2'],"['1', '3']","[None, None]"
33,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['1', '3']","['2', None]"
35,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']","['2', None]"
35,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['1', '3']",[],"[None, None]","['2', None]"
35,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', None]","['2', None]"
35,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['2', None]"
36,4 added to ready queue,enqueue,4,,['4'],[],"['1', '3']","['2', None]"
36,5 added to ready queue,enqueue,5,,"['4', '5']",[],"['1', '3']","['2', None]"
36,6 added to ready queue,enqueue,6,,"['4', '5', '6']",[],"['1', '3']","['2', None]"
37,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['4', '5', '6']",['1'],"[None, '3']","['2', None]"
37,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '5', '6', '3']",['1'],"[None, None]","['2', None]"
37,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '6', '3']",['1'],"['4', None]","['2', None]"
37,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '3']",['1'],"['4', '5']","['2', None]"
37,1 dispatched to IO1,dispatch_io,1,IO1,"['6', '3']",[],"['4', '5']","['2', '1']"
38,7 added to ready queue,enqueue,7,,"['6', '3', '7']",[],"['4', '5']","['2', '1']"
39,8 added to ready queue,enqueue,8,,"['6', '3', '7', '8']",[],"['4', '5']","['2', '1']"
39,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '3', '7', '8', '4']",[],"[None, '5']","['2', '1']"
39,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '3', '7', '8', '4', '5']",[],"[None, None]","['2', '1']"
39,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '7', '8', '4', '5']",[],"['6', None]","['2', '1']"
39,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '8', '4', '5']",[],"['6', '3']","['2', '1']"
41,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '8', '4', '5', '6']",[],"[None, '3']","['2', '1']"
41,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '8', '4', '5', '6', '3']",[],"[None, None]","['2', '1']"
41,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '4', '5', '6', '3']",[],"['7', None]","['2', '1']"
41,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '5', '6', '3']",[],"['7', '8']","['2', '1']"
43,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['4', '5', '6', '3', '7']",[],"[None, '8']","['2', '1']"
43,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '5', '6', '3', '7', '8']",[],"[None, None]","['2', '1']"
43,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '6', '3', '7', '8']",[],"['4', None]","['2', '1']"
43,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '3', '7', '8']",[],"['4', '5']","['2', '1']"
44,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['6', '3', '7', '8']",['4'],"[None, '5']","['2', '1']"
44,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '7', '8']",['4'],"['6', '5']","['2', '1']"
45,9 added to ready queue,enqueue,9,,"['3', '7', '8', '9']",['4'],"['6', '5']","['2', '1']"
45,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '7', '8', '9', '5']",['4'],"['6', None]","['2', '1']"
45,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '7', '8', '9', '5', '2']",['4'],"['6', None]","[None, '1']"
45,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '8', '9', '5', '2']",['4'],"['6', '3']","[None, '1']"
45,4 dispatched to IO0,dispatch_io,4,IO0,"['7', '8', '9', '5', '2']",[],"['6', '3']","['4', '1']"
46,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '8', '9', '5', '2', '6']",[],"[None, '3']","['4', '1']"
46,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '9', '5', '2', '6']",[],"['7', '3']","['4', '1']"
47,10 added to ready queue,enqueue,10,,"['8', '9', '5', '2', '6', '10']",[],"['7', '3']","['4', '1']"
47,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['8', '9', '5', '2', '6', '10', '3']",[],"['7', None]","['4', '1']"
47,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '5', '2', '6', '10', '3']",[],"['7', '8']","['4', '1']"
48,11 added to ready queue,enqueue,11,,"['9', '5', '2', '6', '10', '3', '11']",[],"['7', '8']","['4', '1']"
48,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '5', '2', '6', '10', '3', '11', '7']",[],"[None, '8']","['4', '1']"
48,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['9', '5', '2', '6', '10', '3', '11', '7', '8']",[],"[None, None]","['4', '1']"
48,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '2', '6', '10', '3', '11', '7', '8']",[],"['9', None]","['4', '1']"
48,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '6', '10', '3', '11', '7', '8']",[],"['9', '5']","['4', '1']"
50,12 added to ready queue,enqueue,12,,"['2', '6', '10', '3', '11', '7', '8', '12']",[],"['9', '5']","['4', '1']"
50,13 added to ready queue,enqueue,13,,"['2', '6', '10', '3', '11', '7', '8', '12', '13']",[],"['9', '5']","['4', '1']"
50,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '6', '10', '3', '11', '7', '8', '12', '13', '9']",[],"[None, '5']","['4', '1']"
50,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['2', '6', '10', '3', '11', '7', '8', '12', '13', '9']",['5'],"[None, None]","['4', '1']"
50,4 finished I/O → ready queue,io_to_ready,4,IO0,"['2', '6', '10', '3', '11', '7', '8', '12', '13', '9', '4']",['5'],"[None, None]","[None, '1']"
50,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '10', '3', '11', '7', '8', '12', '13', '9', '4']",['5'],"['2', None]","[None, '1']"
50,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '3', '11', '7', '8', '12', '13', '9', '4']",['5'],"['2', '6']","[None, '1']"
50,5 dispatched to IO0,dispatch_io,5,IO0,"['10', '3', '11', '7', '8', '12', '13', '9', '4']",[],"['2', '6']","['5', '1']"
51,14 added to ready queue,enqueue,14,,"['10', '3', '11', '7', '8', '12', '13', '9', '4', '14']",[],"['2', '6']","['5', '1']"
51,15 added to ready queue,enqueue,15,,"['10', '3', '11', '7', '8', '12', '13', '9', '4', '14', '15']",[],"['2', '6']","['5', '1']"
52,16 added to ready queue,enqueue,16,,"['10', '3', '11', '7', '8', '12', '13', '9', '4', '14', '15', '16']",[],"['2', '6']","['5', '1']"
52,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '3', '11', '7', '8', '12', '13', '9', '4', '14', '15', '16', '2']",[],"[None, '6']","['5', '1']"
52,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['10', '3', '11', '7', '8', '12', '13', '9', '4', '14', '15', '16', '2', '6']",[],"[None, None]","['5', '1']"
52,1 finished I/O → ready queue,io_to_ready,1,IO1,"['10', '3', '11', '7', '8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1']",[],"[None, None]","['5', None]"
52,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '11', '7', '8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1']",[],"['10', None]","['5', None]"
52,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['11', '7', '8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1']",[],"['10', '3']","['5', None]"
54,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '7', '8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10']",[],"[None, '3']","['5', None]"
54,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['11', '7', '8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10']",['3'],"[None, None]","['5', None]"
54,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10']",['3'],"['11', None]","['5', None]"
54,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10']",['3'],"['11', '7']","['5', None]"
54,3 dispatched to IO1,dispatch_io,3,IO1,"['8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10']",[],"['11', '7']","['5', '3']"
55,17 added to ready queue,enqueue,17,,"['8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17']",[],"['11', '7']","['5', '3']"
56,18 added to ready queue,enqueue,18,,"['8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18']",[],"['11', '7']","['5', '3']"
56,19 added to ready queue,enqueue,19,,"['8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19']",[],"['11', '7']","['5', '3']"
56,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11']",[],"[None, '7']","['5', '3']"
56,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7']",[],"[None, None]","['5', '3']"
56,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7']",[],"['8', None]","['5', '3']"
56,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7']",[],"['8', '12']","['5', '3']"
57,20 added to ready queue,enqueue,20,,"['13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20']",[],"['8', '12']","['5', '3']"
57,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['13', '9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8']",[],"[None, '12']","['5', '3']"
57,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8']",[],"['13', '12']","['5', '3']"
58,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['9', '4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8']",['12'],"['13', None]","['5', '3']"
58,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8']",['12'],"['13', '9']","['5', '3']"
59,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13']",['12'],"[None, '9']","['5', '3']"
59,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13']",['12'],"['4', '9']","['5', '3']"
60,21 added to ready queue,enqueue,21,,"['14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21']",['12'],"['4', '9']","['5', '3']"
60,22 added to ready queue,enqueue,22,,"['14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22']",['12'],"['4', '9']","['5', '3']"
60,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['14', '15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9']",['12'],"['4', None]","['5', '3']"
60,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9']",['12'],"['4', '14']","['5', '3']"
61,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['15', '16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4']",['12'],"[None, '14']","['5', '3']"
61,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4']",['12'],"['15', '14']","['5', '3']"
62,23 added to ready queue,enqueue,23,,"['16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23']",['12'],"['15', '14']","['5', '3']"
62,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14']",['12'],"['15', None]","['5', '3']"
62,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14']",['12'],"['15', '16']","['5', '3']"
63,24 added to ready queue,enqueue,24,,"['2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24']",['12'],"['15', '16']","['5', '3']"
63,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['2', '6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15']",['12'],"[None, '16']","['5', '3']"
63,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15']",['12'],"['2', '16']","['5', '3']"
64,25 added to ready queue,enqueue,25,,"['6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25']",['12'],"['2', '16']","['5', '3']"
64,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['6', '1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16']",['12'],"['2', None]","['5', '3']"
64,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16']",['12'],"['2', '6']","['5', '3']"
65,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2']",['12'],"[None, '6']","['5', '3']"
65,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2']",['12'],"['1', '6']","['5', '3']"
66,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6']",['12'],"['1', None]","['5', '3']"
66,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6']",['12'],"['1', '10']","['5', '3']"
67,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['17', '18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1']",['12'],"[None, '10']","['5', '3']"
67,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1']",['12'],"['17', '10']","['5', '3']"
68,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['18', '19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10']",['12'],"['17', None]","['5', '3']"
68,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10']",['12'],"['17', '18']","['5', '3']"
69,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17']",['12'],"[None, '18']","['5', '3']"
69,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17']",['12'],"['19', '18']","['5', '3']"
70,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18']",['12'],"['19', None]","['5', '3']"
70,5 finished I/O → ready queue,io_to_ready,5,IO0,"['11', '7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5']",['12'],"['19', None]","[None, '3']"
70,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5']",['12'],"['19', '11']","[None, '3']"
70,12 dispatched to IO0,dispatch_io,12,IO0,"['7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5']",[],"['19', '11']","['12', '3']"
71,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['7', '20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19']",[],"[None, '11']","['12', '3']"
71,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19']",[],"['7', '11']","['12', '3']"
72,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19']",['7'],"[None, '11']","['12', '3']"
72,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['20', '8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11']",['7'],"[None, None]","['12', '3']"
72,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11']",['7'],"['20', None]","['12', '3']"
72,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11']",['7'],"['20', '8']","['12', '3']"
74,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20']",['7'],"[None, '8']","['12', '3']"
74,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['13', '21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8']",['7'],"[None, None]","['12', '3']"
74,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8']",['7'],"['13', None]","['12', '3']"
74,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8']",['7'],"['13', '21']","['12', '3']"
76,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8']","['7', '13']","[None, '21']","['12', '3']"
76,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21']","['7', '13']","[None, None]","['12', '3']"
76,3 finished I/O → ready queue,io_to_ready,3,IO1,"['22', '9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3']","['7', '13']","[None, None]","['12', None]"
76,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['9', '4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3']","['7', '13']","['22', None]","['12', None]"
76,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3']","['7', '13']","['22', '9']","['12', None]"
76,7 dispatched to IO1,dispatch_io,7,IO1,"['4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3']",['13'],"['22', '9']","['12', '7']"
77,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['4', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3']","['13', '9']","['22', None]","['12', '7']"
77,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3']","['13', '9']","['22', '4']","['12', '7']"
78,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22']","['13', '9']","[None, '4']","['12', '7']"
78,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22']","['13', '9', '4']","[None, None]","['12', '7']"
78,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22']","['13', '9', '4']","['23', None]","['12', '7']"
78,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22']","['13', '9', '4']","['23', '14']","['12', '7']"
80,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23']","['13', '9', '4']","[None, '14']","['12', '7']"
80,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14']","['13', '9', '4']","[None, None]","['12', '7']"
80,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['15', '25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14']","['13', '9', '4']","['24', None]","['12', '7']"
80,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14']","['13', '9', '4']","['24', '15']","['12', '7']"
82,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24']","['13', '9', '4']","[None, '15']","['12', '7']"
82,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15']","['13', '9', '4']","[None, None]","['12', '7']"
82,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['16', '2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15']","['13', '9', '4']","['25', None]","['12', '7']"
82,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15']","['13', '9', '4']","['25', '16']","['12', '7']"
84,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25']","['13', '9', '4']","[None, '16']","['12', '7']"
84,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['2', '6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16']","['13', '9', '4']","[None, None]","['12', '7']"
84,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16']","['13', '9', '4']","['2', None]","['12', '7']"
84,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16']","['13', '9', '4']","['2', '6']","['12', '7']"
86,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2']","['13', '9', '4']","[None, '6']","['12', '7']"
86,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6']","['13', '9', '4']","[None, None]","['12', '7']"
86,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6']","['13', '9', '4']","['1', None]","['12', '7']"
86,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6']","['13', '9', '4']","['1', '10']","['12', '7']"
88,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1']","['13', '9', '4']","[None, '10']","['12', '7']"
88,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10']","['13', '9', '4']","[None, None]","['12', '7']"
88,12 finished I/O → ready queue,io_to_ready,12,IO0,"['17', '18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12']","['13', '9', '4']","[None, None]","[None, '7']"
88,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12']","['13', '9', '4']","['17', None]","[None, '7']"
88,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12']","['13', '9', '4']","['17', '18']","[None, '7']"
88,13 dispatched to IO0,dispatch_io,13,IO0,"['5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12']","['9', '4']","['17', '18']","['13', '7']"
90,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17']","['9', '4']","[None, '18']","['13', '7']"
90,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['5', '19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18']","['9', '4']","[None, None]","['13', '7']"
90,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18']","['9', '4']","['5', None]","['13', '7']"
90,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18']","['9', '4']","['5', '19']","['13', '7']"
92,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5']","['9', '4']","[None, '19']","['13', '7']"
92,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19']","['9', '4']","[None, None]","['13', '7']"
92,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['20', '8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19']","['9', '4']","['11', None]","['13', '7']"
92,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19']","['9', '4']","['11', '20']","['13', '7']"
93,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11']","['9', '4']","[None, '20']","['13', '7']"
93,7 finished I/O → ready queue,io_to_ready,7,IO1,"['8', '21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7']","['9', '4']","[None, '20']","['13', None]"
93,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7']","['9', '4']","['8', '20']","['13', None]"
93,9 dispatched to IO1,dispatch_io,9,IO1,"['21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7']",['4'],"['8', '20']","['13', '9']"
94,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20']",['4'],"['8', None]","['13', '9']"
94,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20']",['4'],"['8', '21']","['13', '9']"
95,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['3', '22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20']","['4', '8']","[None, '21']","['13', '9']"
95,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20']","['4', '8']","['3', '21']","['13', '9']"
96,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['22', '23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20']","['4', '8', '21']","['3', None]","['13', '9']"
96,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20']","['4', '8', '21']","['3', '22']","['13', '9']"
97,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['23', '14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3']","['4', '8', '21']","[None, '22']","['13', '9']"
97,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3']","['4', '8', '21']","['23', '22']","['13', '9']"
98,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3']","['4', '8', '21', '23']","[None, '22']","['13', '9']"
98,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['14', '24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22']","['4', '8', '21', '23']","[None, None]","['13', '9']"
98,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22']","['4', '8', '21', '23']","['14', None]","['13', '9']"
98,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22']","['4', '8', '21', '23']","['14', '24']","['13', '9']"
100,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14']","['4', '8', '21', '23']","[None, '24']","['13', '9']"
100,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24']","['4', '8', '21', '23']","[None, None]","['13', '9']"
100,9 finished I/O → ready queue,io_to_ready,9,IO1,"['15', '25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9']","['4', '8', '21', '23']","[None, None]","['13', None]"
100,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9']","['4', '8', '21', '23']","['15', None]","['13', None]"
100,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9']","['4', '8', '21', '23']","['15', '25']","['13', None]"
100,4 dispatched to IO1,dispatch_io,4,IO1,"['16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9']","['8', '21', '23']","['15', '25']","['13', '4']"
102,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15']","['8', '21', '23']","[None, '25']","['13', '4']"
102,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['16', '2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25']","['8', '21', '23']","[None, None]","['13', '4']"
102,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['2', '6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25']","['8', '21', '23']","['16', None]","['13', '4']"
102,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25']","['8', '21', '23']","['16', '2']","['13', '4']"
103,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['6', '1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25']","['8', '21', '23', '2']","['16', None]","['13', '4']"
103,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25']","['8', '21', '23', '2']","['16', '6']","['13', '4']"
104,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['1', '10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16']","['8', '21', '23', '2']","[None, '6']","['13', '4']"
104,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16']","['8', '21', '23', '2']","['1', '6']","['13', '4']"
105,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6']","['8', '21', '23', '2']","['1', None]","['13', '4']"
105,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6']","['8', '21', '23', '2']","['1', '10']","['13', '4']"
106,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['12', '17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1']","['8', '21', '23', '2']","[None, '10']","['13', '4']"
106,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1']","['8', '21', '23', '2']","['12', '10']","['13', '4']"
107,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['17', '18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10']","['8', '21', '23', '2']","['12', None]","['13', '4']"
107,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10']","['8', '21', '23', '2']","['12', '17']","['13', '4']"
108,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12']","['8', '21', '23', '2']","[None, '17']","['13', '4']"
108,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['18', '5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12']","['8', '21', '23', '2', '17']","[None, None]","['13', '4']"
108,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['5', '19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12']","['8', '21', '23', '2', '17']","['18', None]","['13', '4']"
108,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12']","['8', '21', '23', '2', '17']","['18', '5']","['13', '4']"
109,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['19', '11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12']","['8', '21', '23', '2', '17', '5']","['18', None]","['13', '4']"
109,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12']","['8', '21', '23', '2', '17', '5']","['18', '19']","['13', '4']"
110,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12']","['8', '21', '23', '2', '17', '5', '18']","[None, '19']","['13', '4']"
110,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19']","['8', '21', '23', '2', '17', '5', '18']","[None, None]","['13', '4']"
110,4 finished I/O → ready queue,io_to_ready,4,IO1,"['11', '7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4']","['8', '21', '23', '2', '17', '5', '18']","[None, None]","['13', None]"
110,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4']","['8', '21', '23', '2', '17', '5', '18']","['11', None]","['13', None]"
110,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4']","['8', '21', '23', '2', '17', '5', '18']","['11', '7']","['13', None]"
110,8 dispatched to IO1,dispatch_io,8,IO1,"['20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4']","['21', '23', '2', '17', '5', '18']","['11', '7']","['13', '8']"
112,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11']","['21', '23', '2', '17', '5', '18']","[None, '7']","['13', '8']"
112,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['20', '3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7']","['21', '23', '2', '17', '5', '18']","[None, None]","['13', '8']"
112,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7']","['21', '23', '2', '17', '5', '18']","['20', None]","['13', '8']"
112,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7']","['21', '23', '2', '17', '5', '18']","['20', '3']","['13', '8']"
114,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20']","['21', '23', '2', '17', '5', '18']","[None, '3']","['13', '8']"
114,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3']","['21', '23', '2', '17', '5', '18']","[None, None]","['13', '8']"
114,8 finished I/O → ready queue,io_to_ready,8,IO1,"['22', '14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8']","['21', '23', '2', '17', '5', '18']","[None, None]","['13', None]"
114,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['14', '24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8']","['21', '23', '2', '17', '5', '18']","['22', None]","['13', None]"
114,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8']","['21', '23', '2', '17', '5', '18']","['22', '14']","['13', None]"
114,21 dispatched to IO1,dispatch_io,21,IO1,"['24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8']","['23', '2', '17', '5', '18']","['22', '14']","['13', '21']"
116,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22']","['23', '2', '17', '5', '18']","[None, '14']","['13', '21']"
116,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14']","['23', '2', '17', '5', '18']","[None, None]","['13', '21']"
116,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['9', '15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14']","['23', '2', '17', '5', '18']","['24', None]","['13', '21']"
116,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14']","['23', '2', '17', '5', '18']","['24', '9']","['13', '21']"
117,13 finished I/O → ready queue,io_to_ready,13,IO0,"['15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13']","['23', '2', '17', '5', '18']","['24', '9']","[None, '21']"
117,21 finished I/O → ready queue,io_to_ready,21,IO1,"['15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21']","['23', '2', '17', '5', '18']","['24', '9']","[None, None]"
117,23 dispatched to IO0,dispatch_io,23,IO0,"['15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21']","['2', '17', '5', '18']","['24', '9']","['23', None]"
117,2 dispatched to IO1,dispatch_io,2,IO1,"['15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21']","['17', '5', '18']","['24', '9']","['23', '2']"
118,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24']","['17', '5', '18']","[None, '9']","['23', '2']"
118,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9']","['17', '5', '18']","[None, None]","['23', '2']"
118,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9']","['17', '5', '18']","['15', None]","['23', '2']"
118,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9']","['17', '5', '18']","['15', '25']","['23', '2']"
119,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9']","['17', '5', '18', '15']","[None, '25']","['23', '2']"
119,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9']","['17', '5', '18', '15']","['16', '25']","['23', '2']"
120,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25']","['17', '5', '18', '15']","['16', None]","['23', '2']"
120,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25']","['17', '5', '18', '15']","['16', '6']","['23', '2']"
121,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16']","['17', '5', '18', '15']","[None, '6']","['23', '2']"
121,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6']","['17', '5', '18', '15']","[None, None]","['23', '2']"
121,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6']","['17', '5', '18', '15']","['1', None]","['23', '2']"
121,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6']","['17', '5', '18', '15']","['1', '10']","['23', '2']"
122,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['12', '19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1']","['17', '5', '18', '15']","[None, '10']","['23', '2']"
122,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1']","['17', '5', '18', '15']","['12', '10']","['23', '2']"
123,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['19', '4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10']","['17', '5', '18', '15']","['12', None]","['23', '2']"
123,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10']","['17', '5', '18', '15']","['12', '19']","['23', '2']"
124,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['4', '11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12']","['17', '5', '18', '15']","[None, '19']","['23', '2']"
124,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12']","['17', '5', '18', '15']","['4', '19']","['23', '2']"
125,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19']","['17', '5', '18', '15']","['4', None]","['23', '2']"
125,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19']","['17', '5', '18', '15']","['4', '11']","['23', '2']"
126,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['7', '20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4']","['17', '5', '18', '15']","[None, '11']","['23', '2']"
126,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4']","['17', '5', '18', '15']","['7', '11']","['23', '2']"
127,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['20', '3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11']","['17', '5', '18', '15']","['7', None]","['23', '2']"
127,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11']","['17', '5', '18', '15']","['7', '20']","['23', '2']"
128,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7']","['17', '5', '18', '15']","[None, '20']","['23', '2']"
128,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7']","['17', '5', '18', '15']","['3', '20']","['23', '2']"
129,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20']","['17', '5', '18', '15']","['3', None]","['23', '2']"
129,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20']","['17', '5', '18', '15']","['3', '8']","['23', '2']"
130,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['22', '14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3']","['17', '5', '18', '15']","[None, '8']","['23', '2']"
130,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3']","['17', '5', '18', '15']","['22', '8']","['23', '2']"
131,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8']","['17', '5', '18', '15']","['22', None]","['23', '2']"
131,2 finished I/O → ready queue,io_to_ready,2,IO1,"['14', '13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2']","['17', '5', '18', '15']","['22', None]","['23', None]"
131,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2']","['17', '5', '18', '15']","['22', '14']","['23', None]"
131,17 dispatched to IO1,dispatch_io,17,IO1,"['13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2']","['5', '18', '15']","['22', '14']","['23', '17']"
132,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22']","['5', '18', '15']","[None, '14']","['23', '17']"
132,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22']","['5', '18', '15', '14']","[None, None]","['23', '17']"
132,23 finished I/O → ready queue,io_to_ready,23,IO0,"['13', '21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23']","['5', '18', '15', '14']","[None, None]","[None, '17']"
132,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23']","['5', '18', '15', '14']","['13', None]","[None, '17']"
132,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23']","['5', '18', '15', '14']","['13', '21']","[None, '17']"
132,5 dispatched to IO0,dispatch_io,5,IO0,"['24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23']","['18', '15', '14']","['13', '21']","['5', '17']"
134,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13']","['18', '15', '14']","[None, '21']","['5', '17']"
134,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['24', '9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21']","['18', '15', '14']","[None, None]","['5', '17']"
134,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['9', '25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21']","['18', '15', '14']","['24', None]","['5', '17']"
134,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21']","['18', '15', '14']","['24', '9']","['5', '17']"
135,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['25', '16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24']","['18', '15', '14']","[None, '9']","['5', '17']"
135,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24']","['18', '15', '14']","['25', '9']","['5', '17']"
136,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['16', '6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24']","['18', '15', '14', '9']","['25', None]","['5', '17']"
136,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24']","['18', '15', '14', '9']","['25', '16']","['5', '17']"
137,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['6', '1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25']","['18', '15', '14', '9']","[None, '16']","['5', '17']"
137,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25']","['18', '15', '14', '9']","['6', '16']","['5', '17']"
138,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['1', '10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16']","['18', '15', '14', '9']","['6', None]","['5', '17']"
138,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16']","['18', '15', '14', '9']","['6', '1']","['5', '17']"
139,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6']","['18', '15', '14', '9']","[None, '1']","['5', '17']"
139,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6']","['18', '15', '14', '9']","['10', '1']","['5', '17']"
140,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1']","['18', '15', '14', '9']","['10', None]","['5', '17']"
140,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1']","['18', '15', '14', '9']","['10', '12']","['5', '17']"
141,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10']","['18', '15', '14', '9']","[None, '12']","['5', '17']"
141,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10']","['18', '15', '14', '9']","['19', '12']","['5', '17']"
142,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['4', '11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12']","['18', '15', '14', '9']","['19', None]","['5', '17']"
142,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12']","['18', '15', '14', '9']","['19', '4']","['5', '17']"
143,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['11', '7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19']","['18', '15', '14', '9']","[None, '4']","['5', '17']"
143,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19']","['18', '15', '14', '9']","['11', '4']","['5', '17']"
144,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19']","['18', '15', '14', '9', '11']","[None, '4']","['5', '17']"
144,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['7', '20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19']","['18', '15', '14', '9', '11', '4']","[None, None]","['5', '17']"
144,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19']","['18', '15', '14', '9', '11', '4']","['7', None]","['5', '17']"
144,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19']","['18', '15', '14', '9', '11', '4']","['7', '20']","['5', '17']"
146,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19']","['18', '15', '14', '9', '11', '4', '7']","[None, '20']","['5', '17']"
146,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['3', '8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20']","['18', '15', '14', '9', '11', '4', '7']","[None, None]","['5', '17']"
146,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20']","['18', '15', '14', '9', '11', '4', '7']","['3', None]","['5', '17']"
146,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20']","['18', '15', '14', '9', '11', '4', '7']","['3', '8']","['5', '17']"
147,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['2', '22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8']","['18', '15', '14', '9', '11', '4', '7']","['3', None]","['5', '17']"
147,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8']","['18', '15', '14', '9', '11', '4', '7']","['3', '2']","['5', '17']"
148,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['22', '23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8']","['18', '15', '14', '9', '11', '4', '7', '3']","[None, '2']","['5', '17']"
148,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8']","['18', '15', '14', '9', '11', '4', '7', '3']","['22', '2']","['5', '17']"
149,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2']","['18', '15', '14', '9', '11', '4', '7', '3']","['22', None]","['5', '17']"
149,17 finished I/O → ready queue,io_to_ready,17,IO1,"['23', '13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17']","['18', '15', '14', '9', '11', '4', '7', '3']","['22', None]","['5', None]"
149,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17']","['18', '15', '14', '9', '11', '4', '7', '3']","['22', '23']","['5', None]"
149,18 dispatched to IO1,dispatch_io,18,IO1,"['13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17']","['15', '14', '9', '11', '4', '7', '3']","['22', '23']","['5', '18']"
150,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22']","['15', '14', '9', '11', '4', '7', '3']","[None, '23']","['5', '18']"
150,5 finished I/O → ready queue,io_to_ready,5,IO0,"['13', '21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5']","['15', '14', '9', '11', '4', '7', '3']","[None, '23']","[None, '18']"
150,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5']","['15', '14', '9', '11', '4', '7', '3']","['13', '23']","[None, '18']"
150,15 dispatched to IO0,dispatch_io,15,IO0,"['21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5']","['14', '9', '11', '4', '7', '3']","['13', '23']","['15', '18']"
151,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['21', '24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23']","['14', '9', '11', '4', '7', '3']","['13', None]","['15', '18']"
151,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23']","['14', '9', '11', '4', '7', '3']","['13', '21']","['15', '18']"
152,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13']","['14', '9', '11', '4', '7', '3']","[None, '21']","['15', '18']"
152,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13']","['14', '9', '11', '4', '7', '3']","['24', '21']","['15', '18']"
153,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['25', '16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21']","['14', '9', '11', '4', '7', '3']","['24', None]","['15', '18']"
153,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21']","['14', '9', '11', '4', '7', '3']","['24', '25']","['15', '18']"
154,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['16', '6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24']","['14', '9', '11', '4', '7', '3']","[None, '25']","['15', '18']"
154,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24']","['14', '9', '11', '4', '7', '3']","['16', '25']","['15', '18']"
155,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['6', '1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25']","['14', '9', '11', '4', '7', '3']","['16', None]","['15', '18']"
155,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25']","['14', '9', '11', '4', '7', '3']","['16', '6']","['15', '18']"
156,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16']","['14', '9', '11', '4', '7', '3']","[None, '6']","['15', '18']"
156,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16']","['14', '9', '11', '4', '7', '3']","['1', '6']","['15', '18']"
157,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6']","['14', '9', '11', '4', '7', '3']","['1', None]","['15', '18']"
157,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6']","['14', '9', '11', '4', '7', '3']","['1', '10']","['15', '18']"
158,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1']","['14', '9', '11', '4', '7', '3']","[None, '10']","['15', '18']"
158,18 finished I/O → ready queue,io_to_ready,18,IO1,"['12', '19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18']","['14', '9', '11', '4', '7', '3']","[None, '10']","['15', None]"
158,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18']","['14', '9', '11', '4', '7', '3']","['12', '10']","['15', None]"
158,14 dispatched to IO1,dispatch_io,14,IO1,"['19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18']","['9', '11', '4', '7', '3']","['12', '10']","['15', '14']"
159,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10']","['9', '11', '4', '7', '3']","['12', None]","['15', '14']"
159,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10']","['9', '11', '4', '7', '3']","['12', '19']","['15', '14']"
160,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12']","['9', '11', '4', '7', '3']","[None, '19']","['15', '14']"
160,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12']","['9', '11', '4', '7', '3']","['20', '19']","['15', '14']"
161,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['8', '2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19']","['9', '11', '4', '7', '3']","['20', None]","['15', '14']"
161,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19']","['9', '11', '4', '7', '3']","['20', '8']","['15', '14']"
162,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['2', '17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20']","['9', '11', '4', '7', '3']","[None, '8']","['15', '14']"
162,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20']","['9', '11', '4', '7', '3']","['2', '8']","['15', '14']"
163,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['17', '22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8']","['9', '11', '4', '7', '3']","['2', None]","['15', '14']"
163,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8']","['9', '11', '4', '7', '3']","['2', '17']","['15', '14']"
164,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2']","['9', '11', '4', '7', '3']","[None, '17']","['15', '14']"
164,15 finished I/O → ready queue,io_to_ready,15,IO0,"['22', '5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15']","['9', '11', '4', '7', '3']","[None, '17']","[None, '14']"
164,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15']","['9', '11', '4', '7', '3']","['22', '17']","[None, '14']"
164,9 dispatched to IO0,dispatch_io,9,IO0,"['5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15']","['11', '4', '7', '3']","['22', '17']","['9', '14']"
165,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15']","['11', '4', '7', '3', '22']","[None, '17']","['9', '14']"
165,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['5', '23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17']","['11', '4', '7', '3', '22']","[None, None]","['9', '14']"
165,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17']","['11', '4', '7', '3', '22']","['5', None]","['9', '14']"
165,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17']","['11', '4', '7', '3', '22']","['5', '23']","['9', '14']"
167,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5']","['11', '4', '7', '3', '22']","[None, '23']","['9', '14']"
167,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23']","['11', '4', '7', '3', '22']","[None, None]","['9', '14']"
167,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23']","['11', '4', '7', '3', '22']","['13', None]","['9', '14']"
167,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23']","['11', '4', '7', '3', '22']","['13', '21']","['9', '14']"
169,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13']","['11', '4', '7', '3', '22']","[None, '21']","['9', '14']"
169,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21']","['11', '4', '7', '3', '22']","[None, None]","['9', '14']"
169,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21']","['11', '4', '7', '3', '22']","['24', None]","['9', '14']"
169,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21']","['11', '4', '7', '3', '22']","['24', '25']","['9', '14']"
171,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24']","['11', '4', '7', '3', '22']","[None, '25']","['9', '14']"
171,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25']","['11', '4', '7', '3', '22']","[None, None]","['9', '14']"
171,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9']","['11', '4', '7', '3', '22']","[None, None]","[None, '14']"
171,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9']","['11', '4', '7', '3', '22']","['16', None]","[None, '14']"
171,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9']","['11', '4', '7', '3', '22']","['16', '6']","[None, '14']"
171,11 dispatched to IO0,dispatch_io,11,IO0,"['1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9']","['4', '7', '3', '22']","['16', '6']","['11', '14']"
173,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16']","['4', '7', '3', '22']","[None, '6']","['11', '14']"
173,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['1', '18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16']","['4', '7', '3', '22', '6']","[None, None]","['11', '14']"
173,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['18', '10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16']","['4', '7', '3', '22', '6']","['1', None]","['11', '14']"
173,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16']","['4', '7', '3', '22', '6']","['1', '18']","['11', '14']"
174,11 finished I/O → ready queue,io_to_ready,11,IO0,"['10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11']","['4', '7', '3', '22', '6']","['1', '18']","[None, '14']"
174,4 dispatched to IO0,dispatch_io,4,IO0,"['10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11']","['7', '3', '22', '6']","['1', '18']","['4', '14']"
175,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1']","['7', '3', '22', '6']","[None, '18']","['4', '14']"
175,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18']","['7', '3', '22', '6']","[None, None]","['4', '14']"
175,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18']","['7', '3', '22', '6']","['10', None]","['4', '14']"
175,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18']","['7', '3', '22', '6']","['10', '12']","['4', '14']"
176,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18']","['7', '3', '22', '6', '10']","[None, '12']","['4', '14']"
176,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['19', '20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12']","['7', '3', '22', '6', '10']","[None, None]","['4', '14']"
176,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['20', '8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12']","['7', '3', '22', '6', '10']","['19', None]","['4', '14']"
176,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12']","['7', '3', '22', '6', '10']","['19', '20']","['4', '14']"
178,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19']","['7', '3', '22', '6', '10']","[None, '20']","['4', '14']"
178,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20']","['7', '3', '22', '6', '10']","[None, None]","['4', '14']"
178,4 finished I/O → ready queue,io_to_ready,4,IO0,"['8', '2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4']","['7', '3', '22', '6', '10']","[None, None]","[None, '14']"
178,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4']","['7', '3', '22', '6', '10']","['8', None]","[None, '14']"
178,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4']","['7', '3', '22', '6', '10']","['8', '2']","[None, '14']"
178,7 dispatched to IO0,dispatch_io,7,IO0,"['15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4']","['3', '22', '6', '10']","['8', '2']","['7', '14']"
179,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['15', '17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2']","['3', '22', '6', '10']","['8', None]","['7', '14']"
179,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2']","['3', '22', '6', '10']","['8', '15']","['7', '14']"
180,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['17', '5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2']","['3', '22', '6', '10', '8']","[None, '15']","['7', '14']"
180,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2']","['3', '22', '6', '10', '8']","['17', '15']","['7', '14']"
181,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15']","['3', '22', '6', '10', '8']","['17', None]","['7', '14']"
181,14 finished I/O → ready queue,io_to_ready,14,IO1,"['5', '23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14']","['3', '22', '6', '10', '8']","['17', None]","['7', None]"
181,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14']","['3', '22', '6', '10', '8']","['17', '5']","['7', None]"
181,3 dispatched to IO1,dispatch_io,3,IO1,"['23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14']","['22', '6', '10', '8']","['17', '5']","['7', '3']"
182,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['23', '13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17']","['22', '6', '10', '8']","[None, '5']","['7', '3']"
182,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17']","['22', '6', '10', '8']","['23', '5']","['7', '3']"
183,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23']","['22', '6', '10', '8']","[None, '5']","['7', '3']"
183,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5']","['22', '6', '10', '8']","[None, None]","['7', '3']"
183,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5']","['22', '6', '10', '8']","['13', None]","['7', '3']"
183,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5']","['22', '6', '10', '8']","['13', '21']","['7', '3']"
184,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['24', '25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5']","['22', '6', '10', '8', '21']","['13', None]","['7', '3']"
184,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5']","['22', '6', '10', '8', '21']","['13', '24']","['7', '3']"
185,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['25', '9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13']","['22', '6', '10', '8', '21']","[None, '24']","['7', '3']"
185,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13']","['22', '6', '10', '8', '21']","['25', '24']","['7', '3']"
186,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['9', '16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24']","['22', '6', '10', '8', '21']","['25', None]","['7', '3']"
186,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24']","['22', '6', '10', '8', '21']","['25', '9']","['7', '3']"
187,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['16', '11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25']","['22', '6', '10', '8', '21']","[None, '9']","['7', '3']"
187,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25']","['22', '6', '10', '8', '21']","['16', '9']","['7', '3']"
188,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['11', '1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9']","['22', '6', '10', '8', '21']","['16', None]","['7', '3']"
188,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9']","['22', '6', '10', '8', '21']","['16', '11']","['7', '3']"
189,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['1', '18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9']","['22', '6', '10', '8', '21', '16']","[None, '11']","['7', '3']"
189,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9']","['22', '6', '10', '8', '21', '16']","['1', '11']","['7', '3']"
190,1 finished all bursts,finished,1,CPU0,"['18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9']","['22', '6', '10', '8', '21', '16']","[None, '11']","['7', '3']"
190,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11']","['22', '6', '10', '8', '21', '16']","[None, None]","['7', '3']"
190,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11']","['22', '6', '10', '8', '21', '16']","['18', None]","['7', '3']"
190,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11']","['22', '6', '10', '8', '21', '16']","['18', '12']","['7', '3']"
191,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['19', '20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12']","['22', '6', '10', '8', '21', '16']","['18', None]","['7', '3']"
191,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12']","['22', '6', '10', '8', '21', '16']","['18', '19']","['7', '3']"
192,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18']","['22', '6', '10', '8', '21', '16']","[None, '19']","['7', '3']"
192,7 finished I/O → ready queue,io_to_ready,7,IO0,"['20', '4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7']","['22', '6', '10', '8', '21', '16']","[None, '19']","[None, '3']"
192,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7']","['22', '6', '10', '8', '21', '16']","['20', '19']","[None, '3']"
192,22 dispatched to IO0,dispatch_io,22,IO0,"['4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7']","['6', '10', '8', '21', '16']","['20', '19']","['22', '3']"
193,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['4', '2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19']","['6', '10', '8', '21', '16']","['20', None]","['22', '3']"
193,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19']","['6', '10', '8', '21', '16']","['20', '4']","['22', '3']"
194,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['2', '15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20']","['6', '10', '8', '21', '16']","[None, '4']","['22', '3']"
194,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20']","['6', '10', '8', '21', '16']","['2', '4']","['22', '3']"
195,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4']","['6', '10', '8', '21', '16']","['2', None]","['22', '3']"
195,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4']","['6', '10', '8', '21', '16']","['2', '15']","['22', '3']"
196,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2']","['6', '10', '8', '21', '16']","[None, '15']","['22', '3']"
196,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2']","['6', '10', '8', '21', '16']","['14', '15']","['22', '3']"
197,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15']","['6', '10', '8', '21', '16']","['14', None]","['22', '3']"
197,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15']","['6', '10', '8', '21', '16']","['14', '17']","['22', '3']"
198,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14']","['6', '10', '8', '21', '16']","[None, '17']","['22', '3']"
198,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14']","['6', '10', '8', '21', '16', '17']","[None, None]","['22', '3']"
198,3 finished I/O → ready queue,io_to_ready,3,IO1,"['23', '5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3']","['6', '10', '8', '21', '16', '17']","[None, None]","['22', None]"
198,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3']","['6', '10', '8', '21', '16', '17']","['23', None]","['22', None]"
198,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3']","['6', '10', '8', '21', '16', '17']","['23', '5']","['22', None]"
198,6 dispatched to IO1,dispatch_io,6,IO1,"['13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3']","['10', '8', '21', '16', '17']","['23', '5']","['22', '6']"
200,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3']","['10', '8', '21', '16', '17', '23']","[None, '5']","['22', '6']"
200,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5']","['10', '8', '21', '16', '17', '23']","[None, None]","['22', '6']"
200,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['24', '25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5']","['10', '8', '21', '16', '17', '23']","['13', None]","['22', '6']"
200,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5']","['10', '8', '21', '16', '17', '23']","['13', '24']","['22', '6']"
202,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13']","['10', '8', '21', '16', '17', '23']","[None, '24']","['22', '6']"
202,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['25', '9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24']","['10', '8', '21', '16', '17', '23']","[None, None]","['22', '6']"
202,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24']","['10', '8', '21', '16', '17', '23']","['25', None]","['22', '6']"
202,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24']","['10', '8', '21', '16', '17', '23']","['25', '9']","['22', '6']"
204,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25']","['10', '8', '21', '16', '17', '23']","[None, '9']","['22', '6']"
204,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['11', '12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9']","['10', '8', '21', '16', '17', '23']","[None, None]","['22', '6']"
204,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9']","['10', '8', '21', '16', '17', '23']","['11', None]","['22', '6']"
204,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9']","['10', '8', '21', '16', '17', '23']","['11', '12']","['22', '6']"
206,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11']","['10', '8', '21', '16', '17', '23']","[None, '12']","['22', '6']"
206,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12']","['10', '8', '21', '16', '17', '23']","[None, None]","['22', '6']"
206,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12']","['10', '8', '21', '16', '17', '23']","['18', None]","['22', '6']"
206,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12']","['10', '8', '21', '16', '17', '23']","['18', '7']","['22', '6']"
208,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12']","['10', '8', '21', '16', '17', '23', '18']","[None, '7']","['22', '6']"
208,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['19', '20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7']","['10', '8', '21', '16', '17', '23', '18']","[None, None]","['22', '6']"
208,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['20', '4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7']","['10', '8', '21', '16', '17', '23', '18']","['19', None]","['22', '6']"
208,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7']","['10', '8', '21', '16', '17', '23', '18']","['19', '20']","['22', '6']"
209,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['4', '2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7']","['10', '8', '21', '16', '17', '23', '18', '19']","[None, '20']","['22', '6']"
209,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7']","['10', '8', '21', '16', '17', '23', '18', '19']","['4', '20']","['22', '6']"
210,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7']","['10', '8', '21', '16', '17', '23', '18', '19', '4']","[None, '20']","['22', '6']"
210,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7', '20']","['10', '8', '21', '16', '17', '23', '18', '19', '4']","[None, None]","['22', '6']"
210,6 finished I/O → ready queue,io_to_ready,6,IO1,"['2', '15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7', '20', '6']","['10', '8', '21', '16', '17', '23', '18', '19', '4']","[None, None]","['22', None]"
210,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '14', '3', '5', '13', '24', '25', '9', '11', '12', '7', '20', '6']","['10', '8', '21', '16', '17', '23', '18', '19', '4']","['2', None]","['22', None]"
210,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '3', '5', '13', '24', '25', '9', '11', '12', '7', '20', '6']","['10', '8', '21', '16', '17', '23', '18', '19', '4']","['2', '15']","['22', None]"
210,10 dispatched to IO1,dispatch_io,10,IO1,"['14', '3', '5', '13', '24', '25', '9', '11', '12', '7', '20', '6']","['8', '21', '16', '17', '23', '18', '19', '4']","['2', '15']","['22', '10']"
212,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '3', '5', '13', '24', '25', '9', '11', '12', '7', '20', '6', '2']","['8', '21', '16', '17', '23', '18', '19', '4']","[None, '15']","['22', '10']"
212,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '3', '5', '13', '24', '25', '9', '11', '12', '7', '20', '6', '2', '15']","['8', '21', '16', '17', '23', '18', '19', '4']","[None, None]","['22', '10']"
212,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['3', '5', '13', '24', '25', '9', '11', '12', '7', '20', '6', '2', '15']","['8', '21', '16', '17', '23', '18', '19', '4']","['14', None]","['22', '10']"
212,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '13', '24', '25', '9', '11', '12', '7', '20', '6', '2', '15']","['8', '21', '16', '17', '23', '18', '19', '4']","['14', '3']","['22', '10']"
214,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '13', '24', '25', '9', '11', '12', '7', '20', '6', '2', '15', '14']","['8', '21', '16', '17', '23', '18', '19', '4']","[None, '3']","['22', '10']"
214,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '13', '24', '25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3']","['8', '21', '16', '17', '23', '18', '19', '4']","[None, None]","['22', '10']"
214,22 finished I/O → ready queue,io_to_ready,22,IO0,"['5', '13', '24', '25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22']","['8', '21', '16', '17', '23', '18', '19', '4']","[None, None]","[None, '10']"
214,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '24', '25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22']","['8', '21', '16', '17', '23', '18', '19', '4']","['5', None]","[None, '10']"
214,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['24', '25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22']","['8', '21', '16', '17', '23', '18', '19', '4']","['5', '13']","[None, '10']"
214,8 dispatched to IO0,dispatch_io,8,IO0,"['24', '25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22']","['21', '16', '17', '23', '18', '19', '4']","['5', '13']","['8', '10']"
215,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['24', '25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22', '5']","['21', '16', '17', '23', '18', '19', '4']","[None, '13']","['8', '10']"
215,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22', '5']","['21', '16', '17', '23', '18', '19', '4']","['24', '13']","['8', '10']"
216,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22', '5', '24']","['21', '16', '17', '23', '18', '19', '4']","[None, '13']","['8', '10']"
216,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['25', '9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22', '5', '24', '13']","['21', '16', '17', '23', '18', '19', '4']","[None, None]","['8', '10']"
216,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '11', '12', '7', '20', '6', '2', '15', '14', '3', '22', '5', '24', '13']","['21', '16', '17', '23', '18', '19', '4']","['25', None]","['8', '10']"
216,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['11', '12', '7', '20', '6', '2', '15', '14', '3', '22', '5', '24', '13']","['21', '16', '17', '23', '18', '19', '4']","['25', '9']","['8', '10']"
218,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['11', '12', '7', '20', '6', '2', '15', '14', '3', '22', '5', '24', '13', '25']","['21', '16', '17', '23', '18', '19', '4']","[None, '9']","['8', '10']"
218,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['11', '12', '7', '20', '6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9']","['21', '16', '17', '23', '18', '19', '4']","[None, None]","['8', '10']"
218,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '7', '20', '6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9']","['21', '16', '17', '23', '18', '19', '4']","['11', None]","['8', '10']"
218,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '20', '6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9']","['21', '16', '17', '23', '18', '19', '4']","['11', '12']","['8', '10']"
219,11 finished all bursts,finished,11,CPU0,"['7', '20', '6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9']","['21', '16', '17', '23', '18', '19', '4']","[None, '12']","['8', '10']"
219,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9']","['21', '16', '17', '23', '18', '19', '4']","['7', '12']","['8', '10']"
220,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['20', '6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9']","['21', '16', '17', '23', '18', '19', '4', '12']","['7', None]","['8', '10']"
220,8 finished I/O → ready queue,io_to_ready,8,IO0,"['20', '6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9', '8']","['21', '16', '17', '23', '18', '19', '4', '12']","['7', None]","[None, '10']"
220,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9', '8']","['21', '16', '17', '23', '18', '19', '4', '12']","['7', '20']","[None, '10']"
220,21 dispatched to IO0,dispatch_io,21,IO0,"['6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9', '8']","['16', '17', '23', '18', '19', '4', '12']","['7', '20']","['21', '10']"
221,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '2', '15', '14', '3', '22', '5', '24', '13', '25', '9', '8', '7']","['16', '17', '23', '18', '19', '4', '12']","[None, '20']","['21', '10']"
221,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '15', '14', '3', '22', '5', '24', '13', '25', '9', '8', '7']","['16', '17', '23', '18', '19', '4', '12']","['6', '20']","['21', '10']"
222,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['2', '15', '14', '3', '22', '5', '24', '13', '25', '9', '8', '7', '20']","['16', '17', '23', '18', '19', '4', '12']","['6', None]","['21', '10']"
222,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '14', '3', '22', '5', '24', '13', '25', '9', '8', '7', '20']","['16', '17', '23', '18', '19', '4', '12']","['6', '2']","['21', '10']"
223,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['15', '14', '3', '22', '5', '24', '13', '25', '9', '8', '7', '20', '6']","['16', '17', '23', '18', '19', '4', '12']","[None, '2']","['21', '10']"
223,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['15', '14', '3', '22', '5', '24', '13', '25', '9', '8', '7', '20', '6', '2']","['16', '17', '23', '18', '19', '4', '12']","[None, None]","['21', '10']"
223,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '3', '22', '5', '24', '13', '25', '9', '8', '7', '20', '6', '2']","['16', '17', '23', '18', '19', '4', '12']","['15', None]","['21', '10']"
223,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['3', '22', '5', '24', '13', '25', '9', '8', '7', '20', '6', '2']","['16', '17', '23', '18', '19', '4', '12']","['15', '14']","['21', '10']"
224,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['3', '22', '5', '24', '13', '25', '9', '8', '7', '20', '6', '2', '15']","['16', '17', '23', '18', '19', '4', '12']","[None, '14']","['21', '10']"
224,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['3', '22', '5', '24', '13', '25', '9', '8', '7', '20', '6', '2', '15']","['16', '17', '23', '18', '19', '4', '12', '14']","[None, None]","['21', '10']"
224,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '5', '24', '13', '25', '9', '8', '7', '20', '6', '2', '15']","['16', '17', '23', '18', '19', '4', '12', '14']","['3', None]","['21', '10']"
224,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['5', '24', '13', '25', '9', '8', '7', '20', '6', '2', '15']","['16', '17', '23', '18', '19', '4', '12', '14']","['3', '22']","['21', '10']"
225,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['5', '24', '13', '25', '9', '8', '7', '20', '6', '2', '15', '22']","['16', '17', '23', '18', '19', '4', '12', '14']","['3', None]","['21', '10']"
225,10 finished I/O → ready queue,io_to_ready,10,IO1,"['5', '24', '13', '25', '9', '8', '7', '20', '6', '2', '15', '22', '10']","['16', '17', '23', '18', '19', '4', '12', '14']","['3', None]","['21', None]"
225,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['24', '13', '25', '9', '8', '7', '20', '6', '2', '15', '22', '10']","['16', '17', '23', '18', '19', '4', '12', '14']","['3', '5']","['21', None]"
225,16 dispatched to IO1,dispatch_io,16,IO1,"['24', '13', '25', '9', '8', '7', '20', '6', '2', '15', '22', '10']","['17', '23', '18', '19', '4', '12', '14']","['3', '5']","['21', '16']"
226,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['24', '13', '25', '9', '8', '7', '20', '6', '2', '15', '22', '10', '3']","['17', '23', '18', '19', '4', '12', '14']","[None, '5']","['21', '16']"
226,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['13', '25', '9', '8', '7', '20', '6', '2', '15', '22', '10', '3']","['17', '23', '18', '19', '4', '12', '14']","['24', '5']","['21', '16']"
227,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '25', '9', '8', '7', '20', '6', '2', '15', '22', '10', '3', '5']","['17', '23', '18', '19', '4', '12', '14']","['24', None]","['21', '16']"
227,21 finished I/O → ready queue,io_to_ready,21,IO0,"['13', '25', '9', '8', '7', '20', '6', '2', '15', '22', '10', '3', '5', '21']","['17', '23', '18', '19', '4', '12', '14']","['24', None]","[None, '16']"
227,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['25', '9', '8', '7', '20', '6', '2', '15', '22', '10', '3', '5', '21']","['17', '23', '18', '19', '4', '12', '14']","['24', '13']","[None, '16']"
227,17 dispatched to IO0,dispatch_io,17,IO0,"['25', '9', '8', '7', '20', '6', '2', '15', '22', '10', '3', '5', '21']","['23', '18', '19', '4', '12', '14']","['24', '13']","['17', '16']"
228,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '9', '8', '7', '20', '6', '2', '15', '22', '10', '3', '5', '21', '24']","['23', '18', '19', '4', '12', '14']","[None, '13']","['17', '16']"
228,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '8', '7', '20', '6', '2', '15', '22', '10', '3', '5', '21', '24']","['23', '18', '19', '4', '12', '14']","['25', '13']","['17', '16']"
229,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['9', '8', '7', '20', '6', '2', '15', '22', '10', '3', '5', '21', '24', '13']","['23', '18', '19', '4', '12', '14']","['25', None]","['17', '16']"
229,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '7', '20', '6', '2', '15', '22', '10', '3', '5', '21', '24', '13']","['23', '18', '19', '4', '12', '14']","['25', '9']","['17', '16']"
230,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['8', '7', '20', '6', '2', '15', '22', '10', '3', '5', '21', '24', '13', '25']","['23', '18', '19', '4', '12', '14']","[None, '9']","['17', '16']"
230,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '20', '6', '2', '15', '22', '10', '3', '5', '21', '24', '13', '25']","['23', '18', '19', '4', '12', '14']","['8', '9']","['17', '16']"
231,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '20', '6', '2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9']","['23', '18', '19', '4', '12', '14']","['8', None]","['17', '16']"
231,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['20', '6', '2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9']","['23', '18', '19', '4', '12', '14']","['8', '7']","['17', '16']"
232,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['20', '6', '2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8']","['23', '18', '19', '4', '12', '14']","[None, '7']","['17', '16']"
232,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['6', '2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8']","['23', '18', '19', '4', '12', '14']","['20', '7']","['17', '16']"
233,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7']","['23', '18', '19', '4', '12', '14']","['20', None]","['17', '16']"
233,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7']","['23', '18', '19', '4', '12', '14']","['20', '6']","['17', '16']"
234,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20']","['23', '18', '19', '4', '12', '14']","[None, '6']","['17', '16']"
234,17 finished I/O → ready queue,io_to_ready,17,IO0,"['2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17']","['23', '18', '19', '4', '12', '14']","[None, '6']","[None, '16']"
234,16 finished I/O → ready queue,io_to_ready,16,IO1,"['2', '15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16']","['23', '18', '19', '4', '12', '14']","[None, '6']","[None, None]"
234,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16']","['23', '18', '19', '4', '12', '14']","['2', '6']","[None, None]"
234,23 dispatched to IO0,dispatch_io,23,IO0,"['15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16']","['18', '19', '4', '12', '14']","['2', '6']","['23', None]"
234,18 dispatched to IO1,dispatch_io,18,IO1,"['15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16']","['19', '4', '12', '14']","['2', '6']","['23', '18']"
235,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['15', '22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6']","['19', '4', '12', '14']","['2', None]","['23', '18']"
235,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6']","['19', '4', '12', '14']","['2', '15']","['23', '18']"
236,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['22', '10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2']","['19', '4', '12', '14']","[None, '15']","['23', '18']"
236,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2']","['19', '4', '12', '14']","['22', '15']","['23', '18']"
237,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15']","['19', '4', '12', '14']","['22', None]","['23', '18']"
237,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15']","['19', '4', '12', '14']","['22', '10']","['23', '18']"
238,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['3', '5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22']","['19', '4', '12', '14']","[None, '10']","['23', '18']"
238,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22']","['19', '4', '12', '14']","['3', '10']","['23', '18']"
239,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3']","['19', '4', '12', '14']","[None, '10']","['23', '18']"
239,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10']","['19', '4', '12', '14']","[None, None]","['23', '18']"
239,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['21', '24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10']","['19', '4', '12', '14']","['5', None]","['23', '18']"
239,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10']","['19', '4', '12', '14']","['5', '21']","['23', '18']"
241,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5']","['19', '4', '12', '14']","[None, '21']","['23', '18']"
241,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21']","['19', '4', '12', '14']","[None, None]","['23', '18']"
241,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['13', '25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21']","['19', '4', '12', '14']","['24', None]","['23', '18']"
241,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21']","['19', '4', '12', '14']","['24', '13']","['23', '18']"
242,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['25', '9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21']","['19', '4', '12', '14', '13']","['24', None]","['23', '18']"
242,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21']","['19', '4', '12', '14', '13']","['24', '25']","['23', '18']"
243,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['9', '8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24']","['19', '4', '12', '14', '13']","[None, '25']","['23', '18']"
243,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24']","['19', '4', '12', '14', '13']","['9', '25']","['23', '18']"
244,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25']","['19', '4', '12', '14', '13']","['9', None]","['23', '18']"
244,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25']","['19', '4', '12', '14', '13']","['9', '8']","['23', '18']"
245,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9']","['19', '4', '12', '14', '13']","[None, '8']","['23', '18']"
245,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['7', '20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9']","['19', '4', '12', '14', '13', '8']","[None, None]","['23', '18']"
245,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9']","['19', '4', '12', '14', '13', '8']","['7', None]","['23', '18']"
245,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9']","['19', '4', '12', '14', '13', '8']","['7', '20']","['23', '18']"
246,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['17', '16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9', '7']","['19', '4', '12', '14', '13', '8']","[None, '20']","['23', '18']"
246,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9', '7']","['19', '4', '12', '14', '13', '8']","['17', '20']","['23', '18']"
247,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9', '7', '20']","['19', '4', '12', '14', '13', '8']","['17', None]","['23', '18']"
247,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9', '7', '20']","['19', '4', '12', '14', '13', '8']","['17', '16']","['23', '18']"
248,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '2', '15', '22', '3', '10', '5', '21', '24', '25', '9', '7', '20', '17']","['19', '4', '12', '14', '13', '8']","[None, '16']","['23', '18']"
248,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '15', '22', '3', '10', '5', '21', '24', '25', '9', '7', '20', '17']","['19', '4', '12', '14', '13', '8']","['6', '16']","['23', '18']"
249,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['2', '15', '22', '3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6']","['19', '4', '12', '14', '13', '8']","[None, '16']","['23', '18']"
249,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['2', '15', '22', '3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16']","['19', '4', '12', '14', '13', '8']","[None, None]","['23', '18']"
249,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '22', '3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16']","['19', '4', '12', '14', '13', '8']","['2', None]","['23', '18']"
249,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['22', '3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16']","['19', '4', '12', '14', '13', '8']","['2', '15']","['23', '18']"
250,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['22', '3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16']","['19', '4', '12', '14', '13', '8', '2']","[None, '15']","['23', '18']"
250,18 finished I/O → ready queue,io_to_ready,18,IO1,"['22', '3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18']","['19', '4', '12', '14', '13', '8', '2']","[None, '15']","['23', None]"
250,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18']","['19', '4', '12', '14', '13', '8', '2']","['22', '15']","['23', None]"
250,19 dispatched to IO1,dispatch_io,19,IO1,"['3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18']","['4', '12', '14', '13', '8', '2']","['22', '15']","['23', '19']"
251,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15']","['4', '12', '14', '13', '8', '2']","['22', None]","['23', '19']"
251,23 finished I/O → ready queue,io_to_ready,23,IO0,"['3', '10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23']","['4', '12', '14', '13', '8', '2']","['22', None]","[None, '19']"
251,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23']","['4', '12', '14', '13', '8', '2']","['22', '3']","[None, '19']"
251,4 dispatched to IO0,dispatch_io,4,IO0,"['10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23']","['12', '14', '13', '8', '2']","['22', '3']","['4', '19']"
252,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['10', '5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22']","['12', '14', '13', '8', '2']","[None, '3']","['4', '19']"
252,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22']","['12', '14', '13', '8', '2']","['10', '3']","['4', '19']"
253,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3']","['12', '14', '13', '8', '2']","['10', None]","['4', '19']"
253,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3']","['12', '14', '13', '8', '2']","['10', '5']","['4', '19']"
254,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['21', '24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10']","['12', '14', '13', '8', '2']","[None, '5']","['4', '19']"
254,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10']","['12', '14', '13', '8', '2']","['21', '5']","['4', '19']"
255,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['24', '25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5']","['12', '14', '13', '8', '2']","['21', None]","['4', '19']"
255,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5']","['12', '14', '13', '8', '2']","['21', '24']","['4', '19']"
256,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21']","['12', '14', '13', '8', '2']","[None, '24']","['4', '19']"
256,4 finished I/O → ready queue,io_to_ready,4,IO0,"['25', '9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4']","['12', '14', '13', '8', '2']","[None, '24']","[None, '19']"
256,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4']","['12', '14', '13', '8', '2']","['25', '24']","[None, '19']"
256,12 dispatched to IO0,dispatch_io,12,IO0,"['9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4']","['14', '13', '8', '2']","['25', '24']","['12', '19']"
257,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['9', '7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24']","['14', '13', '8', '2']","['25', None]","['12', '19']"
257,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24']","['14', '13', '8', '2']","['25', '9']","['12', '19']"
258,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['7', '20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25']","['14', '13', '8', '2']","[None, '9']","['12', '19']"
258,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25']","['14', '13', '8', '2']","['7', '9']","['12', '19']"
259,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['20', '17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25']","['14', '13', '8', '2', '9']","['7', None]","['12', '19']"
259,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25']","['14', '13', '8', '2', '9']","['7', '20']","['12', '19']"
260,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['17', '6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7']","['14', '13', '8', '2', '9']","[None, '20']","['12', '19']"
260,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7']","['14', '13', '8', '2', '9']","['17', '20']","['12', '19']"
261,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['6', '16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20']","['14', '13', '8', '2', '9']","['17', None]","['12', '19']"
261,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20']","['14', '13', '8', '2', '9']","['17', '6']","['12', '19']"
262,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['16', '18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17']","['14', '13', '8', '2', '9']","[None, '6']","['12', '19']"
262,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17']","['14', '13', '8', '2', '9']","['16', '6']","['12', '19']"
263,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6']","['14', '13', '8', '2', '9']","['16', None]","['12', '19']"
263,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6']","['14', '13', '8', '2', '9']","['16', '18']","['12', '19']"
264,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['15', '23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16']","['14', '13', '8', '2', '9']","[None, '18']","['12', '19']"
264,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16']","['14', '13', '8', '2', '9']","['15', '18']","['12', '19']"
265,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16']","['14', '13', '8', '2', '9', '15']","[None, '18']","['12', '19']"
265,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18']","['14', '13', '8', '2', '9', '15']","[None, None]","['12', '19']"
265,19 finished I/O → ready queue,io_to_ready,19,IO1,"['23', '22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19']","['14', '13', '8', '2', '9', '15']","[None, None]","['12', None]"
265,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['22', '3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19']","['14', '13', '8', '2', '9', '15']","['23', None]","['12', None]"
265,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19']","['14', '13', '8', '2', '9', '15']","['23', '22']","['12', None]"
265,14 dispatched to IO1,dispatch_io,14,IO1,"['3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19']","['13', '8', '2', '9', '15']","['23', '22']","['12', '14']"
267,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23']","['13', '8', '2', '9', '15']","[None, '22']","['12', '14']"
267,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['3', '10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22']","['13', '8', '2', '9', '15']","[None, None]","['12', '14']"
267,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22']","['13', '8', '2', '9', '15']","['3', None]","['12', '14']"
267,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22']","['13', '8', '2', '9', '15']","['3', '10']","['12', '14']"
268,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['5', '21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22']","['13', '8', '2', '9', '15', '10']","['3', None]","['12', '14']"
268,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22']","['13', '8', '2', '9', '15', '10']","['3', '5']","['12', '14']"
269,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3']","['13', '8', '2', '9', '15', '10']","[None, '5']","['12', '14']"
269,12 finished I/O → ready queue,io_to_ready,12,IO0,"['21', '4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12']","['13', '8', '2', '9', '15', '10']","[None, '5']","[None, '14']"
269,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12']","['13', '8', '2', '9', '15', '10']","['21', '5']","[None, '14']"
269,13 dispatched to IO0,dispatch_io,13,IO0,"['4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12']","['8', '2', '9', '15', '10']","['21', '5']","['13', '14']"
270,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5']","['8', '2', '9', '15', '10']","['21', None]","['13', '14']"
270,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5']","['8', '2', '9', '15', '10']","['21', '4']","['13', '14']"
271,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['24', '25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21']","['8', '2', '9', '15', '10']","[None, '4']","['13', '14']"
271,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21']","['8', '2', '9', '15', '10']","['24', '4']","['13', '14']"
272,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['25', '7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4']","['8', '2', '9', '15', '10']","['24', None]","['13', '14']"
272,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4']","['8', '2', '9', '15', '10']","['24', '25']","['13', '14']"
273,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['7', '20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24']","['8', '2', '9', '15', '10']","[None, '25']","['13', '14']"
273,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24']","['8', '2', '9', '15', '10']","['7', '25']","['13', '14']"
274,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['20', '17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25']","['8', '2', '9', '15', '10']","['7', None]","['13', '14']"
274,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25']","['8', '2', '9', '15', '10']","['7', '20']","['13', '14']"
275,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['17', '6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7']","['8', '2', '9', '15', '10']","[None, '20']","['13', '14']"
275,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7']","['8', '2', '9', '15', '10']","['17', '20']","['13', '14']"
276,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['6', '16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7']","['8', '2', '9', '15', '10', '20']","['17', None]","['13', '14']"
276,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7']","['8', '2', '9', '15', '10', '20']","['17', '6']","['13', '14']"
277,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['16', '18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7', '17']","['8', '2', '9', '15', '10', '20']","[None, '6']","['13', '14']"
277,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7', '17']","['8', '2', '9', '15', '10', '20']","['16', '6']","['13', '14']"
278,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7', '17', '6']","['8', '2', '9', '15', '10', '20']","['16', None]","['13', '14']"
278,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7', '17', '6']","['8', '2', '9', '15', '10', '20']","['16', '18']","['13', '14']"
279,16 finished all bursts,finished,16,CPU0,"['19', '23', '22', '3', '12', '5', '21', '4', '24', '25', '7', '17', '6']","['8', '2', '9', '15', '10', '20']","[None, '18']","['13', '14']"
279,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['23', '22', '3', '12', '5', '21', '4', '24', '25', '7', '17', '6']","['8', '2', '9', '15', '10', '20']","['19', '18']","['13', '14']"
280,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['23', '22', '3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18']","['8', '2', '9', '15', '10', '20']","['19', None]","['13', '14']"
280,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18']","['8', '2', '9', '15', '10', '20']","['19', '23']","['13', '14']"
281,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['22', '3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19']","['8', '2', '9', '15', '10', '20']","[None, '23']","['13', '14']"
281,14 finished I/O → ready queue,io_to_ready,14,IO1,"['22', '3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14']","['8', '2', '9', '15', '10', '20']","[None, '23']","['13', None]"
281,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14']","['8', '2', '9', '15', '10', '20']","['22', '23']","['13', None]"
281,8 dispatched to IO1,dispatch_io,8,IO1,"['3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14']","['2', '9', '15', '10', '20']","['22', '23']","['13', '8']"
282,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23']","['2', '9', '15', '10', '20']","['22', None]","['13', '8']"
282,13 finished I/O → ready queue,io_to_ready,13,IO0,"['3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13']","['2', '9', '15', '10', '20']","['22', None]","[None, '8']"
282,8 finished I/O → ready queue,io_to_ready,8,IO1,"['3', '12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8']","['2', '9', '15', '10', '20']","['22', None]","[None, None]"
282,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8']","['2', '9', '15', '10', '20']","['22', '3']","[None, None]"
282,2 dispatched to IO0,dispatch_io,2,IO0,"['12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8']","['9', '15', '10', '20']","['22', '3']","['2', None]"
282,9 dispatched to IO1,dispatch_io,9,IO1,"['12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8']","['15', '10', '20']","['22', '3']","['2', '9']"
283,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['12', '5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22']","['15', '10', '20']","[None, '3']","['2', '9']"
283,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22']","['15', '10', '20']","['12', '3']","['2', '9']"
284,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3']","['15', '10', '20']","['12', None]","['2', '9']"
284,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3']","['15', '10', '20']","['12', '5']","['2', '9']"
285,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12']","['15', '10', '20']","[None, '5']","['2', '9']"
285,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12']","['15', '10', '20']","['21', '5']","['2', '9']"
286,21 finished all bursts,finished,21,CPU0,"['4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12']","['15', '10', '20']","[None, '5']","['2', '9']"
286,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5']","['15', '10', '20']","[None, None]","['2', '9']"
286,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['24', '25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5']","['15', '10', '20']","['4', None]","['2', '9']"
286,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5']","['15', '10', '20']","['4', '24']","['2', '9']"
287,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['25', '7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4']","['15', '10', '20']","[None, '24']","['2', '9']"
287,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4']","['15', '10', '20']","['25', '24']","['2', '9']"
288,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['7', '17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24']","['15', '10', '20']","['25', None]","['2', '9']"
288,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24']","['15', '10', '20']","['25', '7']","['2', '9']"
289,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['17', '6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24']","['15', '10', '20', '25']","[None, '7']","['2', '9']"
289,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24']","['15', '10', '20', '25']","['17', '7']","['2', '9']"
290,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24', '7']","['15', '10', '20', '25']","['17', None]","['2', '9']"
290,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24', '7']","['15', '10', '20', '25']","['17', '6']","['2', '9']"
291,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24', '7', '17']","['15', '10', '20', '25']","[None, '6']","['2', '9']"
291,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24', '7', '17']","['15', '10', '20', '25']","['18', '6']","['2', '9']"
292,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['19', '14', '23', '13', '8', '22', '3', '12', '5', '4', '24', '7', '17', '6']","['15', '10', '20', '25']","['18', None]","['2', '9']"
292,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '23', '13', '8', '22', '3', '12', '5', '4', '24', '7', '17', '6']","['15', '10', '20', '25']","['18', '19']","['2', '9']"
293,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '23', '13', '8', '22', '3', '12', '5', '4', '24', '7', '17', '6', '18']","['15', '10', '20', '25']","[None, '19']","['2', '9']"
293,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '13', '8', '22', '3', '12', '5', '4', '24', '7', '17', '6', '18']","['15', '10', '20', '25']","['14', '19']","['2', '9']"
294,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['23', '13', '8', '22', '3', '12', '5', '4', '24', '7', '17', '6', '18', '19']","['15', '10', '20', '25']","['14', None]","['2', '9']"
294,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '8', '22', '3', '12', '5', '4', '24', '7', '17', '6', '18', '19']","['15', '10', '20', '25']","['14', '23']","['2', '9']"
295,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '8', '22', '3', '12', '5', '4', '24', '7', '17', '6', '18', '19', '14']","['15', '10', '20', '25']","[None, '23']","['2', '9']"
295,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '22', '3', '12', '5', '4', '24', '7', '17', '6', '18', '19', '14']","['15', '10', '20', '25']","['13', '23']","['2', '9']"
296,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['8', '22', '3', '12', '5', '4', '24', '7', '17', '6', '18', '19', '14', '23']","['15', '10', '20', '25']","['13', None]","['2', '9']"
296,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '3', '12', '5', '4', '24', '7', '17', '6', '18', '19', '14', '23']","['15', '10', '20', '25']","['13', '8']","['2', '9']"
297,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['22', '3', '12', '5', '4', '24', '7', '17', '6', '18', '19', '14', '23']","['15', '10', '20', '25', '13']","[None, '8']","['2', '9']"
297,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['3', '12', '5', '4', '24', '7', '17', '6', '18', '19', '14', '23']","['15', '10', '20', '25', '13']","['22', '8']","['2', '9']"
298,22 finished all bursts,finished,22,CPU0,"['3', '12', '5', '4', '24', '7', '17', '6', '18', '19', '14', '23']","['15', '10', '20', '25', '13']","[None, '8']","['2', '9']"
298,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '12', '5', '4', '24', '7', '17', '6', '18', '19', '14', '23', '8']","['15', '10', '20', '25', '13']","[None, None]","['2', '9']"
298,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['12', '5', '4', '24', '7', '17', '6', '18', '19', '14', '23', '8']","['15', '10', '20', '25', '13']","['3', None]","['2', '9']"
298,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '4', '24', '7', '17', '6', '18', '19', '14', '23', '8']","['15', '10', '20', '25', '13']","['3', '12']","['2', '9']"
299,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['5', '4', '24', '7', '17', '6', '18', '19', '14', '23', '8']","['15', '10', '20', '25', '13', '3']","[None, '12']","['2', '9']"
299,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '24', '7', '17', '6', '18', '19', '14', '23', '8']","['15', '10', '20', '25', '13', '3']","['5', '12']","['2', '9']"
300,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['4', '24', '7', '17', '6', '18', '19', '14', '23', '8', '12']","['15', '10', '20', '25', '13', '3']","['5', None]","['2', '9']"
300,9 finished I/O → ready queue,io_to_ready,9,IO1,"['4', '24', '7', '17', '6', '18', '19', '14', '23', '8', '12', '9']","['15', '10', '20', '25', '13', '3']","['5', None]","['2', None]"
300,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['24', '7', '17', '6', '18', '19', '14', '23', '8', '12', '9']","['15', '10', '20', '25', '13', '3']","['5', '4']","['2', None]"
300,15 dispatched to IO1,dispatch_io,15,IO1,"['24', '7', '17', '6', '18', '19', '14', '23', '8', '12', '9']","['10', '20', '25', '13', '3']","['5', '4']","['2', '15']"
301,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '7', '17', '6', '18', '19', '14', '23', '8', '12', '9', '5']","['10', '20', '25', '13', '3']","[None, '4']","['2', '15']"
301,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['7', '17', '6', '18', '19', '14', '23', '8', '12', '9', '5']","['10', '20', '25', '13', '3']","['24', '4']","['2', '15']"
302,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '17', '6', '18', '19', '14', '23', '8', '12', '9', '5', '4']","['10', '20', '25', '13', '3']","['24', None]","['2', '15']"
302,2 finished I/O → ready queue,io_to_ready,2,IO0,"['7', '17', '6', '18', '19', '14', '23', '8', '12', '9', '5', '4', '2']","['10', '20', '25', '13', '3']","['24', None]","[None, '15']"
302,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['17', '6', '18', '19', '14', '23', '8', '12', '9', '5', '4', '2']","['10', '20', '25', '13', '3']","['24', '7']","[None, '15']"
302,10 dispatched to IO0,dispatch_io,10,IO0,"['17', '6', '18', '19', '14', '23', '8', '12', '9', '5', '4', '2']","['20', '25', '13', '3']","['24', '7']","['10', '15']"
303,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '6', '18', '19', '14', '23', '8', '12', '9', '5', '4', '2', '24']","['20', '25', '13', '3']","[None, '7']","['10', '15']"
303,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['17', '6', '18', '19', '14', '23', '8', '12', '9', '5', '4', '2', '24', '7']","['20', '25', '13', '3']","[None, None]","['10', '15']"
303,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '18', '19', '14', '23', '8', '12', '9', '5', '4', '2', '24', '7']","['20', '25', '13', '3']","['17', None]","['10', '15']"
303,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '19', '14', '23', '8', '12', '9', '5', '4', '2', '24', '7']","['20', '25', '13', '3']","['17', '6']","['10', '15']"
304,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['18', '19', '14', '23', '8', '12', '9', '5', '4', '2', '24', '7', '17']","['20', '25', '13', '3']","[None, '6']","['10', '15']"
304,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '14', '23', '8', '12', '9', '5', '4', '2', '24', '7', '17']","['20', '25', '13', '3']","['18', '6']","['10', '15']"
305,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['19', '14', '23', '8', '12', '9', '5', '4', '2', '24', '7', '17', '6']","['20', '25', '13', '3']","['18', None]","['10', '15']"
305,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '23', '8', '12', '9', '5', '4', '2', '24', '7', '17', '6']","['20', '25', '13', '3']","['18', '19']","['10', '15']"
306,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '23', '8', '12', '9', '5', '4', '2', '24', '7', '17', '6', '18']","['20', '25', '13', '3']","[None, '19']","['10', '15']"
306,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '8', '12', '9', '5', '4', '2', '24', '7', '17', '6', '18']","['20', '25', '13', '3']","['14', '19']","['10', '15']"
307,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['23', '8', '12', '9', '5', '4', '2', '24', '7', '17', '6', '18', '19']","['20', '25', '13', '3']","['14', None]","['10', '15']"
307,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['8', '12', '9', '5', '4', '2', '24', '7', '17', '6', '18', '19']","['20', '25', '13', '3']","['14', '23']","['10', '15']"
308,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '12', '9', '5', '4', '2', '24', '7', '17', '6', '18', '19', '14']","['20', '25', '13', '3']","[None, '23']","['10', '15']"
308,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '9', '5', '4', '2', '24', '7', '17', '6', '18', '19', '14']","['20', '25', '13', '3']","['8', '23']","['10', '15']"
309,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['12', '9', '5', '4', '2', '24', '7', '17', '6', '18', '19', '14']","['20', '25', '13', '3', '8']","[None, '23']","['10', '15']"
309,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['12', '9', '5', '4', '2', '24', '7', '17', '6', '18', '19', '14', '23']","['20', '25', '13', '3', '8']","[None, None]","['10', '15']"
309,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '5', '4', '2', '24', '7', '17', '6', '18', '19', '14', '23']","['20', '25', '13', '3', '8']","['12', None]","['10', '15']"
309,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '4', '2', '24', '7', '17', '6', '18', '19', '14', '23']","['20', '25', '13', '3', '8']","['12', '9']","['10', '15']"
310,10 finished I/O → ready queue,io_to_ready,10,IO0,"['5', '4', '2', '24', '7', '17', '6', '18', '19', '14', '23', '10']","['20', '25', '13', '3', '8']","['12', '9']","[None, '15']"
310,20 dispatched to IO0,dispatch_io,20,IO0,"['5', '4', '2', '24', '7', '17', '6', '18', '19', '14', '23', '10']","['25', '13', '3', '8']","['12', '9']","['20', '15']"
311,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['5', '4', '2', '24', '7', '17', '6', '18', '19', '14', '23', '10', '12']","['25', '13', '3', '8']","[None, '9']","['20', '15']"
311,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '4', '2', '24', '7', '17', '6', '18', '19', '14', '23', '10', '12', '9']","['25', '13', '3', '8']","[None, None]","['20', '15']"
311,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '2', '24', '7', '17', '6', '18', '19', '14', '23', '10', '12', '9']","['25', '13', '3', '8']","['5', None]","['20', '15']"
311,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '24', '7', '17', '6', '18', '19', '14', '23', '10', '12', '9']","['25', '13', '3', '8']","['5', '4']","['20', '15']"
312,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['2', '24', '7', '17', '6', '18', '19', '14', '23', '10', '12', '9']","['25', '13', '3', '8', '5']","[None, '4']","['20', '15']"
312,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['24', '7', '17', '6', '18', '19', '14', '23', '10', '12', '9']","['25', '13', '3', '8', '5']","['2', '4']","['20', '15']"
313,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['24', '7', '17', '6', '18', '19', '14', '23', '10', '12', '9', '4']","['25', '13', '3', '8', '5']","['2', None]","['20', '15']"
313,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['7', '17', '6', '18', '19', '14', '23', '10', '12', '9', '4']","['25', '13', '3', '8', '5']","['2', '24']","['20', '15']"
314,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '17', '6', '18', '19', '14', '23', '10', '12', '9', '4', '2']","['25', '13', '3', '8', '5']","[None, '24']","['20', '15']"
314,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['17', '6', '18', '19', '14', '23', '10', '12', '9', '4', '2']","['25', '13', '3', '8', '5']","['7', '24']","['20', '15']"
315,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '6', '18', '19', '14', '23', '10', '12', '9', '4', '2', '24']","['25', '13', '3', '8', '5']","['7', None]","['20', '15']"
315,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '18', '19', '14', '23', '10', '12', '9', '4', '2', '24']","['25', '13', '3', '8', '5']","['7', '17']","['20', '15']"
316,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '18', '19', '14', '23', '10', '12', '9', '4', '2', '24', '7']","['25', '13', '3', '8', '5']","[None, '17']","['20', '15']"
316,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['18', '19', '14', '23', '10', '12', '9', '4', '2', '24', '7']","['25', '13', '3', '8', '5']","['6', '17']","['20', '15']"
317,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '19', '14', '23', '10', '12', '9', '4', '2', '24', '7', '17']","['25', '13', '3', '8', '5']","['6', None]","['20', '15']"
317,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '14', '23', '10', '12', '9', '4', '2', '24', '7', '17']","['25', '13', '3', '8', '5']","['6', '18']","['20', '15']"
318,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '14', '23', '10', '12', '9', '4', '2', '24', '7', '17', '6']","['25', '13', '3', '8', '5']","[None, '18']","['20', '15']"
318,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['19', '14', '23', '10', '12', '9', '4', '2', '24', '7', '17', '6']","['25', '13', '3', '8', '5', '18']","[None, None]","['20', '15']"
318,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '23', '10', '12', '9', '4', '2', '24', '7', '17', '6']","['25', '13', '3', '8', '5', '18']","['19', None]","['20', '15']"
318,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '10', '12', '9', '4', '2', '24', '7', '17', '6']","['25', '13', '3', '8', '5', '18']","['19', '14']","['20', '15']"
320,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['23', '10', '12', '9', '4', '2', '24', '7', '17', '6', '19']","['25', '13', '3', '8', '5', '18']","[None, '14']","['20', '15']"
320,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['23', '10', '12', '9', '4', '2', '24', '7', '17', '6', '19', '14']","['25', '13', '3', '8', '5', '18']","[None, None]","['20', '15']"
320,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['10', '12', '9', '4', '2', '24', '7', '17', '6', '19', '14']","['25', '13', '3', '8', '5', '18']","['23', None]","['20', '15']"
320,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '9', '4', '2', '24', '7', '17', '6', '19', '14']","['25', '13', '3', '8', '5', '18']","['23', '10']","['20', '15']"
322,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '9', '4', '2', '24', '7', '17', '6', '19', '14', '23']","['25', '13', '3', '8', '5', '18']","[None, '10']","['20', '15']"
322,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '9', '4', '2', '24', '7', '17', '6', '19', '14', '23', '10']","['25', '13', '3', '8', '5', '18']","[None, None]","['20', '15']"
322,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '4', '2', '24', '7', '17', '6', '19', '14', '23', '10']","['25', '13', '3', '8', '5', '18']","['12', None]","['20', '15']"
322,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '2', '24', '7', '17', '6', '19', '14', '23', '10']","['25', '13', '3', '8', '5', '18']","['12', '9']","['20', '15']"
324,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['4', '2', '24', '7', '17', '6', '19', '14', '23', '10']","['25', '13', '3', '8', '5', '18', '12']","[None, '9']","['20', '15']"
324,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '2', '24', '7', '17', '6', '19', '14', '23', '10', '9']","['25', '13', '3', '8', '5', '18', '12']","[None, None]","['20', '15']"
324,15 finished I/O → ready queue,io_to_ready,15,IO1,"['4', '2', '24', '7', '17', '6', '19', '14', '23', '10', '9', '15']","['25', '13', '3', '8', '5', '18', '12']","[None, None]","['20', None]"
324,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '24', '7', '17', '6', '19', '14', '23', '10', '9', '15']","['25', '13', '3', '8', '5', '18', '12']","['4', None]","['20', None]"
324,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['24', '7', '17', '6', '19', '14', '23', '10', '9', '15']","['25', '13', '3', '8', '5', '18', '12']","['4', '2']","['20', None]"
324,25 dispatched to IO1,dispatch_io,25,IO1,"['24', '7', '17', '6', '19', '14', '23', '10', '9', '15']","['13', '3', '8', '5', '18', '12']","['4', '2']","['20', '25']"
326,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['24', '7', '17', '6', '19', '14', '23', '10', '9', '15']","['13', '3', '8', '5', '18', '12', '4']","[None, '2']","['20', '25']"
326,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['24', '7', '17', '6', '19', '14', '23', '10', '9', '15', '2']","['13', '3', '8', '5', '18', '12', '4']","[None, None]","['20', '25']"
326,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['7', '17', '6', '19', '14', '23', '10', '9', '15', '2']","['13', '3', '8', '5', '18', '12', '4']","['24', None]","['20', '25']"
326,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['17', '6', '19', '14', '23', '10', '9', '15', '2']","['13', '3', '8', '5', '18', '12', '4']","['24', '7']","['20', '25']"
327,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['17', '6', '19', '14', '23', '10', '9', '15', '2', '24']","['13', '3', '8', '5', '18', '12', '4']","[None, '7']","['20', '25']"
327,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '19', '14', '23', '10', '9', '15', '2', '24']","['13', '3', '8', '5', '18', '12', '4']","['17', '7']","['20', '25']"
328,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '19', '14', '23', '10', '9', '15', '2', '24', '7']","['13', '3', '8', '5', '18', '12', '4']","['17', None]","['20', '25']"
328,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '14', '23', '10', '9', '15', '2', '24', '7']","['13', '3', '8', '5', '18', '12', '4']","['17', '6']","['20', '25']"
329,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '14', '23', '10', '9', '15', '2', '24', '7', '17']","['13', '3', '8', '5', '18', '12', '4']","[None, '6']","['20', '25']"
329,6 finished all bursts,finished,6,CPU1,"['19', '14', '23', '10', '9', '15', '2', '24', '7', '17']","['13', '3', '8', '5', '18', '12', '4']","[None, None]","['20', '25']"
329,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '23', '10', '9', '15', '2', '24', '7', '17']","['13', '3', '8', '5', '18', '12', '4']","['19', None]","['20', '25']"
329,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '10', '9', '15', '2', '24', '7', '17']","['13', '3', '8', '5', '18', '12', '4']","['19', '14']","['20', '25']"
330,20 finished I/O → ready queue,io_to_ready,20,IO0,"['23', '10', '9', '15', '2', '24', '7', '17', '20']","['13', '3', '8', '5', '18', '12', '4']","['19', '14']","[None, '25']"
330,13 dispatched to IO0,dispatch_io,13,IO0,"['23', '10', '9', '15', '2', '24', '7', '17', '20']","['3', '8', '5', '18', '12', '4']","['19', '14']","['13', '25']"
331,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['23', '10', '9', '15', '2', '24', '7', '17', '20', '19']","['3', '8', '5', '18', '12', '4']","[None, '14']","['13', '25']"
331,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['23', '10', '9', '15', '2', '24', '7', '17', '20', '19', '14']","['3', '8', '5', '18', '12', '4']","[None, None]","['13', '25']"
331,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['10', '9', '15', '2', '24', '7', '17', '20', '19', '14']","['3', '8', '5', '18', '12', '4']","['23', None]","['13', '25']"
331,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '15', '2', '24', '7', '17', '20', '19', '14']","['3', '8', '5', '18', '12', '4']","['23', '10']","['13', '25']"
333,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['9', '15', '2', '24', '7', '17', '20', '19', '14', '23']","['3', '8', '5', '18', '12', '4']","[None, '10']","['13', '25']"
333,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['9', '15', '2', '24', '7', '17', '20', '19', '14', '23', '10']","['3', '8', '5', '18', '12', '4']","[None, None]","['13', '25']"
333,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['15', '2', '24', '7', '17', '20', '19', '14', '23', '10']","['3', '8', '5', '18', '12', '4']","['9', None]","['13', '25']"
333,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '24', '7', '17', '20', '19', '14', '23', '10']","['3', '8', '5', '18', '12', '4']","['9', '15']","['13', '25']"
334,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['2', '24', '7', '17', '20', '19', '14', '23', '10']","['3', '8', '5', '18', '12', '4', '9']","[None, '15']","['13', '25']"
334,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['24', '7', '17', '20', '19', '14', '23', '10']","['3', '8', '5', '18', '12', '4', '9']","['2', '15']","['13', '25']"
335,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['24', '7', '17', '20', '19', '14', '23', '10', '15']","['3', '8', '5', '18', '12', '4', '9']","['2', None]","['13', '25']"
335,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['7', '17', '20', '19', '14', '23', '10', '15']","['3', '8', '5', '18', '12', '4', '9']","['2', '24']","['13', '25']"
336,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['7', '17', '20', '19', '14', '23', '10', '15', '2']","['3', '8', '5', '18', '12', '4', '9']","[None, '24']","['13', '25']"
336,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['17', '20', '19', '14', '23', '10', '15', '2']","['3', '8', '5', '18', '12', '4', '9']","['7', '24']","['13', '25']"
337,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '20', '19', '14', '23', '10', '15', '2', '24']","['3', '8', '5', '18', '12', '4', '9']","['7', None]","['13', '25']"
337,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['20', '19', '14', '23', '10', '15', '2', '24']","['3', '8', '5', '18', '12', '4', '9']","['7', '17']","['13', '25']"
338,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['20', '19', '14', '23', '10', '15', '2', '24', '7']","['3', '8', '5', '18', '12', '4', '9']","[None, '17']","['13', '25']"
338,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['20', '19', '14', '23', '10', '15', '2', '24', '7']","['3', '8', '5', '18', '12', '4', '9', '17']","[None, None]","['13', '25']"
338,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '14', '23', '10', '15', '2', '24', '7']","['3', '8', '5', '18', '12', '4', '9', '17']","['20', None]","['13', '25']"
338,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '23', '10', '15', '2', '24', '7']","['3', '8', '5', '18', '12', '4', '9', '17']","['20', '19']","['13', '25']"
340,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['14', '23', '10', '15', '2', '24', '7', '20']","['3', '8', '5', '18', '12', '4', '9', '17']","[None, '19']","['13', '25']"
340,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['14', '23', '10', '15', '2', '24', '7', '20', '19']","['3', '8', '5', '18', '12', '4', '9', '17']","[None, None]","['13', '25']"
340,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '10', '15', '2', '24', '7', '20', '19']","['3', '8', '5', '18', '12', '4', '9', '17']","['14', None]","['13', '25']"
340,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['10', '15', '2', '24', '7', '20', '19']","['3', '8', '5', '18', '12', '4', '9', '17']","['14', '23']","['13', '25']"
341,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['10', '15', '2', '24', '7', '20', '19']","['3', '8', '5', '18', '12', '4', '9', '17', '14']","[None, '23']","['13', '25']"
341,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['15', '2', '24', '7', '20', '19']","['3', '8', '5', '18', '12', '4', '9', '17', '14']","['10', '23']","['13', '25']"
342,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['15', '2', '24', '7', '20', '19', '23']","['3', '8', '5', '18', '12', '4', '9', '17', '14']","['10', None]","['13', '25']"
342,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '24', '7', '20', '19', '23']","['3', '8', '5', '18', '12', '4', '9', '17', '14']","['10', '15']","['13', '25']"
343,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '24', '7', '20', '19', '23', '10']","['3', '8', '5', '18', '12', '4', '9', '17', '14']","[None, '15']","['13', '25']"
343,25 finished I/O → ready queue,io_to_ready,25,IO1,"['2', '24', '7', '20', '19', '23', '10', '25']","['3', '8', '5', '18', '12', '4', '9', '17', '14']","[None, '15']","['13', None]"
343,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['24', '7', '20', '19', '23', '10', '25']","['3', '8', '5', '18', '12', '4', '9', '17', '14']","['2', '15']","['13', None]"
343,3 dispatched to IO1,dispatch_io,3,IO1,"['24', '7', '20', '19', '23', '10', '25']","['8', '5', '18', '12', '4', '9', '17', '14']","['2', '15']","['13', '3']"
344,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['24', '7', '20', '19', '23', '10', '25', '15']","['8', '5', '18', '12', '4', '9', '17', '14']","['2', None]","['13', '3']"
344,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['7', '20', '19', '23', '10', '25', '15']","['8', '5', '18', '12', '4', '9', '17', '14']","['2', '24']","['13', '3']"
345,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '20', '19', '23', '10', '25', '15', '2']","['8', '5', '18', '12', '4', '9', '17', '14']","[None, '24']","['13', '3']"
345,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '19', '23', '10', '25', '15', '2']","['8', '5', '18', '12', '4', '9', '17', '14']","['7', '24']","['13', '3']"
346,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['20', '19', '23', '10', '25', '15', '2']","['8', '5', '18', '12', '4', '9', '17', '14', '7']","[None, '24']","['13', '3']"
346,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '19', '23', '10', '25', '15', '2', '24']","['8', '5', '18', '12', '4', '9', '17', '14', '7']","[None, None]","['13', '3']"
346,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '23', '10', '25', '15', '2', '24']","['8', '5', '18', '12', '4', '9', '17', '14', '7']","['20', None]","['13', '3']"
346,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['23', '10', '25', '15', '2', '24']","['8', '5', '18', '12', '4', '9', '17', '14', '7']","['20', '19']","['13', '3']"
347,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['23', '10', '25', '15', '2', '24', '19']","['8', '5', '18', '12', '4', '9', '17', '14', '7']","['20', None]","['13', '3']"
347,13 finished I/O → ready queue,io_to_ready,13,IO0,"['23', '10', '25', '15', '2', '24', '19', '13']","['8', '5', '18', '12', '4', '9', '17', '14', '7']","['20', None]","[None, '3']"
347,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['10', '25', '15', '2', '24', '19', '13']","['8', '5', '18', '12', '4', '9', '17', '14', '7']","['20', '23']","[None, '3']"
347,8 dispatched to IO0,dispatch_io,8,IO0,"['10', '25', '15', '2', '24', '19', '13']","['5', '18', '12', '4', '9', '17', '14', '7']","['20', '23']","['8', '3']"
348,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '25', '15', '2', '24', '19', '13', '20']","['5', '18', '12', '4', '9', '17', '14', '7']","[None, '23']","['8', '3']"
348,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['10', '25', '15', '2', '24', '19', '13', '20']","['5', '18', '12', '4', '9', '17', '14', '7', '23']","[None, None]","['8', '3']"
348,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['25', '15', '2', '24', '19', '13', '20']","['5', '18', '12', '4', '9', '17', '14', '7', '23']","['10', None]","['8', '3']"
348,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '2', '24', '19', '13', '20']","['5', '18', '12', '4', '9', '17', '14', '7', '23']","['10', '25']","['8', '3']"
349,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['15', '2', '24', '19', '13', '20']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","[None, '25']","['8', '3']"
349,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '24', '19', '13', '20']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","['15', '25']","['8', '3']"
350,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['2', '24', '19', '13', '20', '25']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","['15', None]","['8', '3']"
350,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['24', '19', '13', '20', '25']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","['15', '2']","['8', '3']"
351,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '19', '13', '20', '25', '15']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","[None, '2']","['8', '3']"
351,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['19', '13', '20', '25', '15']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","['24', '2']","['8', '3']"
352,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '13', '20', '25', '15', '2']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","['24', None]","['8', '3']"
352,8 finished I/O → ready queue,io_to_ready,8,IO0,"['19', '13', '20', '25', '15', '2', '8']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","['24', None]","[None, '3']"
352,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '20', '25', '15', '2', '8']","['5', '18', '12', '4', '9', '17', '14', '7', '23', '10']","['24', '19']","[None, '3']"
352,5 dispatched to IO0,dispatch_io,5,IO0,"['13', '20', '25', '15', '2', '8']","['18', '12', '4', '9', '17', '14', '7', '23', '10']","['24', '19']","['5', '3']"
353,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '20', '25', '15', '2', '8', '24']","['18', '12', '4', '9', '17', '14', '7', '23', '10']","[None, '19']","['5', '3']"
353,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '25', '15', '2', '8', '24']","['18', '12', '4', '9', '17', '14', '7', '23', '10']","['13', '19']","['5', '3']"
354,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['20', '25', '15', '2', '8', '24']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['13', None]","['5', '3']"
354,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '15', '2', '8', '24']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['13', '20']","['5', '3']"
355,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['25', '15', '2', '8', '24', '13']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","[None, '20']","['5', '3']"
355,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['15', '2', '8', '24', '13']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['25', '20']","['5', '3']"
356,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['15', '2', '8', '24', '13', '20']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['25', None]","['5', '3']"
356,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '8', '24', '13', '20']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['25', '15']","['5', '3']"
357,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['2', '8', '24', '13', '20', '25']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","[None, '15']","['5', '3']"
357,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['2', '8', '24', '13', '20', '25', '15']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","[None, None]","['5', '3']"
357,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '24', '13', '20', '25', '15']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['2', None]","['5', '3']"
357,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['24', '13', '20', '25', '15']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['2', '8']","['5', '3']"
359,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['24', '13', '20', '25', '15', '2']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","[None, '8']","['5', '3']"
359,8 finished all bursts,finished,8,CPU1,"['24', '13', '20', '25', '15', '2']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","[None, None]","['5', '3']"
359,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['13', '20', '25', '15', '2']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['24', None]","['5', '3']"
359,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '25', '15', '2']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19']","['24', '13']","['5', '3']"
360,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['20', '25', '15', '2']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","[None, '13']","['5', '3']"
360,3 finished I/O → ready queue,io_to_ready,3,IO1,"['20', '25', '15', '2', '3']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","[None, '13']","['5', None]"
360,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '15', '2', '3']","['18', '12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['20', '13']","['5', None]"
360,18 dispatched to IO1,dispatch_io,18,IO1,"['25', '15', '2', '3']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['20', '13']","['5', '18']"
361,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['25', '15', '2', '3', '13']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['20', None]","['5', '18']"
361,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '2', '3', '13']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['20', '25']","['5', '18']"
362,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['15', '2', '3', '13', '20']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","[None, '25']","['5', '18']"
362,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '3', '13', '20']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['15', '25']","['5', '18']"
363,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['2', '3', '13', '20', '25']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['15', None]","['5', '18']"
363,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '13', '20', '25']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['15', '2']","['5', '18']"
364,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['3', '13', '20', '25', '15']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","[None, '2']","['5', '18']"
364,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['3', '13', '20', '25', '15', '2']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","[None, None]","['5', '18']"
364,5 finished I/O → ready queue,io_to_ready,5,IO0,"['3', '13', '20', '25', '15', '2', '5']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","[None, None]","[None, '18']"
364,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['13', '20', '25', '15', '2', '5']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['3', None]","[None, '18']"
364,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '25', '15', '2', '5']","['12', '4', '9', '17', '14', '7', '23', '10', '19', '24']","['3', '13']","[None, '18']"
364,12 dispatched to IO0,dispatch_io,12,IO0,"['20', '25', '15', '2', '5']","['4', '9', '17', '14', '7', '23', '10', '19', '24']","['3', '13']","['12', '18']"
365,3 finished all bursts,finished,3,CPU0,"['20', '25', '15', '2', '5']","['4', '9', '17', '14', '7', '23', '10', '19', '24']","[None, '13']","['12', '18']"
365,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '15', '2', '5']","['4', '9', '17', '14', '7', '23', '10', '19', '24']","['20', '13']","['12', '18']"
366,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['25', '15', '2', '5', '13']","['4', '9', '17', '14', '7', '23', '10', '19', '24']","['20', None]","['12', '18']"
366,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '2', '5', '13']","['4', '9', '17', '14', '7', '23', '10', '19', '24']","['20', '25']","['12', '18']"
367,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['15', '2', '5', '13']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","[None, '25']","['12', '18']"
367,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '5', '13']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['15', '25']","['12', '18']"
368,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['2', '5', '13', '25']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['15', None]","['12', '18']"
368,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '13', '25']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['15', '2']","['12', '18']"
369,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['5', '13', '25', '15']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","[None, '2']","['12', '18']"
369,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '25', '15']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['5', '2']","['12', '18']"
370,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '25', '15', '2']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['5', None]","['12', '18']"
370,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['25', '15', '2']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['5', '13']","['12', '18']"
371,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['25', '15', '2', '5']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","[None, '13']","['12', '18']"
371,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['15', '2', '5']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['25', '13']","['12', '18']"
372,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '2', '5', '13']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['25', None]","['12', '18']"
372,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '5', '13']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['25', '15']","['12', '18']"
373,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['2', '5', '13', '25']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","[None, '15']","['12', '18']"
373,15 finished all bursts,finished,15,CPU1,"['2', '5', '13', '25']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","[None, None]","['12', '18']"
373,18 finished I/O → ready queue,io_to_ready,18,IO1,"['2', '5', '13', '25', '18']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","[None, None]","['12', None]"
373,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '13', '25', '18']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['2', None]","['12', None]"
373,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '25', '18']","['4', '9', '17', '14', '7', '23', '10', '19', '24', '20']","['2', '5']","['12', None]"
373,4 dispatched to IO1,dispatch_io,4,IO1,"['13', '25', '18']","['9', '17', '14', '7', '23', '10', '19', '24', '20']","['2', '5']","['12', '4']"
375,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['13', '25', '18']","['9', '17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, '5']","['12', '4']"
375,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '25', '18', '5']","['9', '17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","['12', '4']"
375,4 finished I/O → ready queue,io_to_ready,4,IO1,"['13', '25', '18', '5', '4']","['9', '17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","['12', None]"
375,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '18', '5', '4']","['9', '17', '14', '7', '23', '10', '19', '24', '20', '2']","['13', None]","['12', None]"
375,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '5', '4']","['9', '17', '14', '7', '23', '10', '19', '24', '20', '2']","['13', '25']","['12', None]"
375,9 dispatched to IO1,dispatch_io,9,IO1,"['18', '5', '4']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['13', '25']","['12', '9']"
377,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['18', '5', '4', '13']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, '25']","['12', '9']"
377,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '5', '4', '13', '25']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","['12', '9']"
377,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['5', '4', '13', '25']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['18', None]","['12', '9']"
377,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '13', '25']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['18', '5']","['12', '9']"
378,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['4', '13', '25', '5']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['18', None]","['12', '9']"
378,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['13', '25', '5']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['18', '4']","['12', '9']"
379,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '25', '5', '18']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, '4']","['12', '9']"
379,4 finished all bursts,finished,4,CPU1,"['13', '25', '5', '18']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","['12', '9']"
379,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '5', '18']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['13', None]","['12', '9']"
379,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['5', '18']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['13', '25']","['12', '9']"
381,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['5', '18', '13']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, '25']","['12', '9']"
381,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['5', '18', '13', '25']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","['12', '9']"
381,12 finished I/O → ready queue,io_to_ready,12,IO0,"['5', '18', '13', '25', '12']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","[None, '9']"
381,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '13', '25', '12']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['5', None]","[None, '9']"
381,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '25', '12']","['17', '14', '7', '23', '10', '19', '24', '20', '2']","['5', '18']","[None, '9']"
381,17 dispatched to IO0,dispatch_io,17,IO0,"['13', '25', '12']","['14', '7', '23', '10', '19', '24', '20', '2']","['5', '18']","['17', '9']"
383,5 finished all bursts,finished,5,CPU0,"['13', '25', '12']","['14', '7', '23', '10', '19', '24', '20', '2']","[None, '18']","['17', '9']"
383,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '25', '12', '18']","['14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","['17', '9']"
383,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '12', '18']","['14', '7', '23', '10', '19', '24', '20', '2']","['13', None]","['17', '9']"
383,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '18']","['14', '7', '23', '10', '19', '24', '20', '2']","['13', '25']","['17', '9']"
384,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['12', '18', '13']","['14', '7', '23', '10', '19', '24', '20', '2']","[None, '25']","['17', '9']"
384,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['12', '18', '13', '25']","['14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","['17', '9']"
384,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '13', '25']","['14', '7', '23', '10', '19', '24', '20', '2']","['12', None]","['17', '9']"
384,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '25']","['14', '7', '23', '10', '19', '24', '20', '2']","['12', '18']","['17', '9']"
386,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '25', '12']","['14', '7', '23', '10', '19', '24', '20', '2']","[None, '18']","['17', '9']"
386,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '25', '12', '18']","['14', '7', '23', '10', '19', '24', '20', '2']","[None, None]","['17', '9']"
386,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '12', '18']","['14', '7', '23', '10', '19', '24', '20', '2']","['13', None]","['17', '9']"
386,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '18']","['14', '7', '23', '10', '19', '24', '20', '2']","['13', '25']","['17', '9']"
387,9 finished I/O → ready queue,io_to_ready,9,IO1,"['12', '18', '9']","['14', '7', '23', '10', '19', '24', '20', '2']","['13', '25']","['17', None]"
387,14 dispatched to IO1,dispatch_io,14,IO1,"['12', '18', '9']","['7', '23', '10', '19', '24', '20', '2']","['13', '25']","['17', '14']"
388,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['12', '18', '9']","['7', '23', '10', '19', '24', '20', '2', '13']","[None, '25']","['17', '14']"
388,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['12', '18', '9', '25']","['7', '23', '10', '19', '24', '20', '2', '13']","[None, None]","['17', '14']"
388,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '9', '25']","['7', '23', '10', '19', '24', '20', '2', '13']","['12', None]","['17', '14']"
388,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '25']","['7', '23', '10', '19', '24', '20', '2', '13']","['12', '18']","['17', '14']"
389,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['9', '25']","['7', '23', '10', '19', '24', '20', '2', '13', '12']","[None, '18']","['17', '14']"
389,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['9', '25', '18']","['7', '23', '10', '19', '24', '20', '2', '13', '12']","[None, None]","['17', '14']"
389,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '18']","['7', '23', '10', '19', '24', '20', '2', '13', '12']","['9', None]","['17', '14']"
389,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['18'],"['7', '23', '10', '19', '24', '20', '2', '13', '12']","['9', '25']","['17', '14']"
391,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['18', '9']","['7', '23', '10', '19', '24', '20', '2', '13', '12']","[None, '25']","['17', '14']"
391,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '9', '25']","['7', '23', '10', '19', '24', '20', '2', '13', '12']","[None, None]","['17', '14']"
391,17 finished I/O → ready queue,io_to_ready,17,IO0,"['18', '9', '25', '17']","['7', '23', '10', '19', '24', '20', '2', '13', '12']","[None, None]","[None, '14']"
391,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '25', '17']","['7', '23', '10', '19', '24', '20', '2', '13', '12']","['18', None]","[None, '14']"
391,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '17']","['7', '23', '10', '19', '24', '20', '2', '13', '12']","['18', '9']","[None, '14']"
391,7 dispatched to IO0,dispatch_io,7,IO0,"['25', '17']","['23', '10', '19', '24', '20', '2', '13', '12']","['18', '9']","['7', '14']"
393,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['25', '17', '18']","['23', '10', '19', '24', '20', '2', '13', '12']","[None, '9']","['7', '14']"
393,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '17', '18', '9']","['23', '10', '19', '24', '20', '2', '13', '12']","[None, None]","['7', '14']"
393,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '18', '9']","['23', '10', '19', '24', '20', '2', '13', '12']","['25', None]","['7', '14']"
393,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '9']","['23', '10', '19', '24', '20', '2', '13', '12']","['25', '17']","['7', '14']"
395,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['18', '9', '25']","['23', '10', '19', '24', '20', '2', '13', '12']","[None, '17']","['7', '14']"
395,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '9', '25', '17']","['23', '10', '19', '24', '20', '2', '13', '12']","[None, None]","['7', '14']"
395,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '25', '17']","['23', '10', '19', '24', '20', '2', '13', '12']","['18', None]","['7', '14']"
395,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '17']","['23', '10', '19', '24', '20', '2', '13', '12']","['18', '9']","['7', '14']"
397,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['25', '17', '18']","['23', '10', '19', '24', '20', '2', '13', '12']","[None, '9']","['7', '14']"
397,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['25', '17', '18']","['23', '10', '19', '24', '20', '2', '13', '12', '9']","[None, None]","['7', '14']"
397,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '18']","['23', '10', '19', '24', '20', '2', '13', '12', '9']","['25', None]","['7', '14']"
397,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['18'],"['23', '10', '19', '24', '20', '2', '13', '12', '9']","['25', '17']","['7', '14']"
399,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['18', '25']","['23', '10', '19', '24', '20', '2', '13', '12', '9']","[None, '17']","['7', '14']"
399,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '25', '17']","['23', '10', '19', '24', '20', '2', '13', '12', '9']","[None, None]","['7', '14']"
399,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '17']","['23', '10', '19', '24', '20', '2', '13', '12', '9']","['18', None]","['7', '14']"
399,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['17'],"['23', '10', '19', '24', '20', '2', '13', '12', '9']","['18', '25']","['7', '14']"
400,7 finished I/O → ready queue,io_to_ready,7,IO0,"['17', '7']","['23', '10', '19', '24', '20', '2', '13', '12', '9']","['18', '25']","[None, '14']"
400,23 dispatched to IO0,dispatch_io,23,IO0,"['17', '7']","['10', '19', '24', '20', '2', '13', '12', '9']","['18', '25']","['23', '14']"
401,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['17', '7']","['10', '19', '24', '20', '2', '13', '12', '9', '18']","[None, '25']","['23', '14']"
401,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '7', '25']","['10', '19', '24', '20', '2', '13', '12', '9', '18']","[None, None]","['23', '14']"
401,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '25']","['10', '19', '24', '20', '2', '13', '12', '9', '18']","['17', None]","['23', '14']"
401,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['25'],"['10', '19', '24', '20', '2', '13', '12', '9', '18']","['17', '7']","['23', '14']"
403,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '17']","['10', '19', '24', '20', '2', '13', '12', '9', '18']","[None, '7']","['23', '14']"
403,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['25', '17', '7']","['10', '19', '24', '20', '2', '13', '12', '9', '18']","[None, None]","['23', '14']"
403,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '7']","['10', '19', '24', '20', '2', '13', '12', '9', '18']","['25', None]","['23', '14']"
403,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['7'],"['10', '19', '24', '20', '2', '13', '12', '9', '18']","['25', '17']","['23', '14']"
405,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['7', '25']","['10', '19', '24', '20', '2', '13', '12', '9', '18']","[None, '17']","['23', '14']"
405,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['7', '25']","['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, None]","['23', '14']"
405,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['25'],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', None]","['23', '14']"
405,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', '25']","['23', '14']"
407,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, '25']","['23', '14']"
407,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['7', '25']","['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, None]","['23', '14']"
407,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['25'],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', None]","['23', '14']"
407,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', '25']","['23', '14']"
409,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, '25']","['23', '14']"
409,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['7', '25']","['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, None]","['23', '14']"
409,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['25'],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', None]","['23', '14']"
409,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', '25']","['23', '14']"
410,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, '25']","['23', '14']"
410,14 finished I/O → ready queue,io_to_ready,14,IO1,"['7', '14']","['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, '25']","['23', None]"
410,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['14'],"['10', '19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', '25']","['23', None]"
410,10 dispatched to IO1,dispatch_io,10,IO1,['14'],"['19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', '25']","['23', '10']"
411,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['14', '25']","['19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', None]","['23', '10']"
411,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['25'],"['19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', '14']","['23', '10']"
412,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['25', '7']","['19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, '14']","['23', '10']"
412,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['7'],"['19', '24', '20', '2', '13', '12', '9', '18', '17']","['25', '14']","['23', '10']"
413,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['7', '14']","['19', '24', '20', '2', '13', '12', '9', '18', '17']","['25', None]","['23', '10']"
413,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['14'],"['19', '24', '20', '2', '13', '12', '9', '18', '17']","['25', '7']","['23', '10']"
414,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['14', '25']","['19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, '7']","['23', '10']"
414,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['25'],"['19', '24', '20', '2', '13', '12', '9', '18', '17']","['14', '7']","['23', '10']"
415,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['25', '7']","['19', '24', '20', '2', '13', '12', '9', '18', '17']","['14', None]","['23', '10']"
415,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['7'],"['19', '24', '20', '2', '13', '12', '9', '18', '17']","['14', '25']","['23', '10']"
416,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['7', '14']","['19', '24', '20', '2', '13', '12', '9', '18', '17']","[None, '25']","['23', '10']"
416,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['14'],"['19', '24', '20', '2', '13', '12', '9', '18', '17']","['7', '25']","['23', '10']"
417,7 finished CPU → wait queue,cpu_to_io,7,CPU0,['14'],"['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","[None, '25']","['23', '10']"
417,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['14', '25']","['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","[None, None]","['23', '10']"
417,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['25'],"['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","['14', None]","['23', '10']"
417,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","['14', '25']","['23', '10']"
419,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","[None, '25']","['23', '10']"
419,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['14', '25']","['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","[None, None]","['23', '10']"
419,23 finished I/O → ready queue,io_to_ready,23,IO0,"['14', '25', '23']","['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","[None, None]","[None, '10']"
419,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '23']","['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","['14', None]","[None, '10']"
419,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['23'],"['19', '24', '20', '2', '13', '12', '9', '18', '17', '7']","['14', '25']","[None, '10']"
419,19 dispatched to IO0,dispatch_io,19,IO0,['23'],"['24', '20', '2', '13', '12', '9', '18', '17', '7']","['14', '25']","['19', '10']"
421,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['23', '14']","['24', '20', '2', '13', '12', '9', '18', '17', '7']","[None, '25']","['19', '10']"
421,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['23', '14', '25']","['24', '20', '2', '13', '12', '9', '18', '17', '7']","[None, None]","['19', '10']"
421,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '25']","['24', '20', '2', '13', '12', '9', '18', '17', '7']","['23', None]","['19', '10']"
421,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['25'],"['24', '20', '2', '13', '12', '9', '18', '17', '7']","['23', '14']","['19', '10']"
423,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '23']","['24', '20', '2', '13', '12', '9', '18', '17', '7']","[None, '14']","['19', '10']"
423,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['25', '23']","['24', '20', '2', '13', '12', '9', '18', '17', '7', '14']","[None, None]","['19', '10']"
423,10 finished I/O → ready queue,io_to_ready,10,IO1,"['25', '23', '10']","['24', '20', '2', '13', '12', '9', '18', '17', '7', '14']","[None, None]","['19', None]"
423,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['23', '10']","['24', '20', '2', '13', '12', '9', '18', '17', '7', '14']","['25', None]","['19', None]"
423,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['10'],"['24', '20', '2', '13', '12', '9', '18', '17', '7', '14']","['25', '23']","['19', None]"
423,24 dispatched to IO1,dispatch_io,24,IO1,['10'],"['20', '2', '13', '12', '9', '18', '17', '7', '14']","['25', '23']","['19', '24']"
425,25 finished all bursts,finished,25,CPU0,['10'],"['20', '2', '13', '12', '9', '18', '17', '7', '14']","[None, '23']","['19', '24']"
425,23 finished CPU → wait queue,cpu_to_io,23,CPU1,['10'],"['20', '2', '13', '12', '9', '18', '17', '7', '14', '23']","[None, None]","['19', '24']"
425,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['20', '2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', None]","['19', '24']"
427,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['20', '2', '13', '12', '9', '18', '17', '7', '14', '23']","[None, None]","['19', '24']"
427,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['20', '2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', None]","['19', '24']"
429,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['20', '2', '13', '12', '9', '18', '17', '7', '14', '23']","[None, None]","['19', '24']"
429,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['20', '2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', None]","['19', '24']"
430,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['20', '2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', None]","[None, '24']"
430,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['20', '2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', '19']","[None, '24']"
430,20 dispatched to IO0,dispatch_io,20,IO0,[],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', '19']","['20', '24']"
431,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","[None, '19']","['20', '24']"
431,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', '19']","['20', '24']"
432,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,['19'],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', None]","['20', '24']"
432,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', '19']","['20', '24']"
433,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","[None, '19']","['20', '24']"
433,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","['10', '19']","['20', '24']"
434,10 finished all bursts,finished,10,CPU0,[],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","[None, '19']","['20', '24']"
434,19 finished all bursts,finished,19,CPU1,[],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","[None, None]","['20', '24']"
439,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","[None, None]","['20', None]"
439,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['2', '13', '12', '9', '18', '17', '7', '14', '23']","['24', None]","['20', None]"
439,2 dispatched to IO1,dispatch_io,2,IO1,[],"['13', '12', '9', '18', '17', '7', '14', '23']","['24', None]","['20', '2']"
441,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '12', '9', '18', '17', '7', '14', '23']","[None, None]","['20', '2']"
441,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '12', '9', '18', '17', '7', '14', '23']","['24', None]","['20', '2']"
443,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '12', '9', '18', '17', '7', '14', '23']","[None, None]","['20', '2']"
443,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '12', '9', '18', '17', '7', '14', '23']","['24', None]","['20', '2']"
445,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '12', '9', '18', '17', '7', '14', '23']","[None, None]","['20', '2']"
445,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '12', '9', '18', '17', '7', '14', '23']","['24', None]","['20', '2']"
447,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['13', '12', '9', '18', '17', '7', '14', '23', '24']","[None, None]","['20', '2']"
451,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['13', '12', '9', '18', '17', '7', '14', '23', '24']","[None, None]","[None, '2']"
451,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '12', '9', '18', '17', '7', '14', '23', '24']","['20', None]","[None, '2']"
451,13 dispatched to IO0,dispatch_io,13,IO0,[],"['12', '9', '18', '17', '7', '14', '23', '24']","['20', None]","['13', '2']"
453,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['12', '9', '18', '17', '7', '14', '23', '24']","[None, None]","['13', '2']"
453,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['12', '9', '18', '17', '7', '14', '23', '24']","['20', None]","['13', '2']"
454,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['12', '9', '18', '17', '7', '14', '23', '24']","[None, None]","['13', '2']"
454,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['12', '9', '18', '17', '7', '14', '23', '24']","['20', None]","['13', '2']"
455,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],"['12', '9', '18', '17', '7', '14', '23', '24']","['20', None]","['13', None]"
455,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['12', '9', '18', '17', '7', '14', '23', '24']","['20', '2']","['13', None]"
455,12 dispatched to IO1,dispatch_io,12,IO1,[],"['9', '18', '17', '7', '14', '23', '24']","['20', '2']","['13', '12']"
456,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '18', '17', '7', '14', '23', '24']","[None, '2']","['13', '12']"
456,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '18', '17', '7', '14', '23', '24']","['20', '2']","['13', '12']"
457,20 finished all bursts,finished,20,CPU0,[],"['9', '18', '17', '7', '14', '23', '24']","[None, '2']","['13', '12']"
457,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['9', '18', '17', '7', '14', '23', '24']","[None, None]","['13', '12']"
457,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['9', '18', '17', '7', '14', '23', '24']","['2', None]","['13', '12']"
459,2 finished all bursts,finished,2,CPU0,[],"['9', '18', '17', '7', '14', '23', '24']","[None, None]","['13', '12']"
465,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['9', '18', '17', '7', '14', '23', '24']","[None, None]","['13', None]"
465,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['9', '18', '17', '7', '14', '23', '24']","['12', None]","['13', None]"
465,9 dispatched to IO1,dispatch_io,9,IO1,[],"['18', '17', '7', '14', '23', '24']","['12', None]","['13', '9']"
467,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['18', '17', '7', '14', '23', '24']","[None, None]","['13', '9']"
467,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '17', '7', '14', '23', '24']","['12', None]","['13', '9']"
468,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['18', '17', '7', '14', '23', '24']","['12', None]","[None, '9']"
468,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['18', '17', '7', '14', '23', '24']","['12', '13']","[None, '9']"
468,18 dispatched to IO0,dispatch_io,18,IO0,[],"['17', '7', '14', '23', '24']","['12', '13']","['18', '9']"
469,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '7', '14', '23', '24']","[None, '13']","['18', '9']"
469,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '7', '14', '23', '24']","['12', '13']","['18', '9']"
470,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['17', '7', '14', '23', '24']","['12', None]","['18', '9']"
470,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['17', '7', '14', '23', '24']","['12', '13']","['18', '9']"
471,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '7', '14', '23', '24']","[None, '13']","['18', '9']"
471,13 finished CPU → wait queue,cpu_to_io,13,CPU1,['12'],"['17', '7', '14', '23', '24', '13']","[None, None]","['18', '9']"
471,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '7', '14', '23', '24', '13']","['12', None]","['18', '9']"
472,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['17', '7', '14', '23', '24', '13']","[None, None]","['18', '9']"
472,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '7', '14', '23', '24', '13']","['12', None]","['18', '9']"
474,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['17', '7', '14', '23', '24', '13', '12']","[None, None]","['18', '9']"
482,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['17', '7', '14', '23', '24', '13', '12']","[None, None]","['18', None]"
482,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '7', '14', '23', '24', '13', '12']","['9', None]","['18', None]"
482,17 dispatched to IO1,dispatch_io,17,IO1,[],"['7', '14', '23', '24', '13', '12']","['9', None]","['18', '17']"
483,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['7', '14', '23', '24', '13', '12']","['9', None]","[None, '17']"
483,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['7', '14', '23', '24', '13', '12']","['9', '18']","[None, '17']"
483,7 dispatched to IO0,dispatch_io,7,IO0,[],"['14', '23', '24', '13', '12']","['9', '18']","['7', '17']"
484,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['14', '23', '24', '13', '12']","[None, '18']","['7', '17']"
484,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['14', '23', '24', '13', '12']","['9', '18']","['7', '17']"
485,9 finished all bursts,finished,9,CPU0,[],"['14', '23', '24', '13', '12']","[None, '18']","['7', '17']"
485,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['14', '23', '24', '13', '12']","[None, None]","['7', '17']"
485,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['14', '23', '24', '13', '12']","['18', None]","['7', '17']"
487,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['14', '23', '24', '13', '12']","[None, None]","['7', '17']"
487,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['14', '23', '24', '13', '12']","['18', None]","['7', '17']"
488,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['14', '23', '24', '13', '12', '18']","[None, None]","['7', '17']"
494,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['14', '23', '24', '13', '12', '18']","[None, None]","['7', None]"
494,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '24', '13', '12', '18']","['17', None]","['7', None]"
494,14 dispatched to IO1,dispatch_io,14,IO1,[],"['23', '24', '13', '12', '18']","['17', None]","['7', '14']"
496,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['23', '24', '13', '12', '18']","[None, None]","['7', '14']"
496,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['23', '24', '13', '12', '18']","['17', None]","['7', '14']"
498,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['23', '24', '13', '12', '18']","[None, None]","['7', '14']"
498,7 finished I/O → ready queue,io_to_ready,7,IO0,"['17', '7']","['23', '24', '13', '12', '18']","[None, None]","[None, '14']"
498,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['7'],"['23', '24', '13', '12', '18']","['17', None]","[None, '14']"
498,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['23', '24', '13', '12', '18']","['17', '7']","[None, '14']"
498,23 dispatched to IO0,dispatch_io,23,IO0,[],"['24', '13', '12', '18']","['17', '7']","['23', '14']"
499,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['24', '13', '12', '18']","[None, '7']","['23', '14']"
499,7 finished all bursts,finished,7,CPU1,['17'],"['24', '13', '12', '18']","[None, None]","['23', '14']"
499,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '13', '12', '18']","['17', None]","['23', '14']"
501,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['24', '13', '12', '18']","[None, None]","['23', '14']"
501,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '13', '12', '18']","['17', None]","['23', '14']"
503,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['24', '13', '12', '18']","[None, None]","['23', '14']"
503,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '13', '12', '18']","['17', None]","['23', '14']"
504,17 finished all bursts,finished,17,CPU0,[],"['24', '13', '12', '18']","[None, None]","['23', '14']"
514,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['24', '13', '12', '18']","[None, None]","[None, '14']"
514,14 finished I/O → ready queue,io_to_ready,14,IO1,"['23', '14']","['24', '13', '12', '18']","[None, None]","[None, None]"
514,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['14'],"['24', '13', '12', '18']","['23', None]","[None, None]"
514,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['24', '13', '12', '18']","['23', '14']","[None, None]"
514,24 dispatched to IO0,dispatch_io,24,IO0,[],"['13', '12', '18']","['23', '14']","['24', None]"
514,13 dispatched to IO1,dispatch_io,13,IO1,[],"['12', '18']","['23', '14']","['24', '13']"
516,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['12', '18']","[None, '14']","['24', '13']"
516,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['23', '14']","['12', '18']","[None, None]","['24', '13']"
516,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['14'],"['12', '18']","['23', None]","['24', '13']"
516,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['12', '18']","['23', '14']","['24', '13']"
518,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['12', '18']","[None, '14']","['24', '13']"
518,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['23', '14']","['12', '18']","[None, None]","['24', '13']"
518,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['14'],"['12', '18']","['23', None]","['24', '13']"
518,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['12', '18']","['23', '14']","['24', '13']"
519,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['12', '18', '23']","[None, '14']","['24', '13']"
520,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['12', '18', '23']","[None, None]","['24', '13']"
520,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['12', '18', '23']","['14', None]","['24', '13']"
522,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['12', '18', '23']","[None, None]","['24', '13']"
522,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['12', '18', '23']","['14', None]","['24', '13']"
523,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['12', '18', '23', '14']","[None, None]","['24', '13']"
539,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['12', '18', '23', '14']","[None, None]","['24', None]"
539,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '18', '23', '14']","['13', None]","['24', None]"
539,12 dispatched to IO1,dispatch_io,12,IO1,[],"['18', '23', '14']","['13', None]","['24', '12']"
541,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['18', '23', '14']","[None, None]","['24', '12']"
541,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['18', '23', '14']","['13', None]","['24', '12']"
543,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['18', '23', '14']","[None, None]","['24', '12']"
543,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['18', '23', '14']","['13', None]","['24', '12']"
545,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['18', '23', '14', '13']","[None, None]","['24', '12']"
546,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['18', '23', '14', '13']","[None, None]","[None, '12']"
546,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['18', '23', '14', '13']","['24', None]","[None, '12']"
546,18 dispatched to IO0,dispatch_io,18,IO0,[],"['23', '14', '13']","['24', None]","['18', '12']"
548,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '14', '13']","[None, None]","['18', '12']"
548,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '14', '13']","['24', None]","['18', '12']"
550,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '14', '13']","[None, None]","['18', '12']"
550,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '14', '13']","['24', None]","['18', '12']"
552,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '14', '13']","[None, None]","['18', '12']"
552,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '14', '13']","['24', None]","['18', '12']"
553,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['23', '14', '13']","[None, None]","['18', '12']"
553,12 finished I/O → ready queue,io_to_ready,12,IO1,"['24', '12']","['23', '14', '13']","[None, None]","['18', None]"
553,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['12'],"['23', '14', '13']","['24', None]","['18', None]"
553,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['23', '14', '13']","['24', '12']","['18', None]"
553,23 dispatched to IO1,dispatch_io,23,IO1,[],"['14', '13']","['24', '12']","['18', '23']"
555,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['14', '13']","[None, '12']","['18', '23']"
555,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '12']","['14', '13']","[None, None]","['18', '23']"
555,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['12'],"['14', '13']","['24', None]","['18', '23']"
555,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['14', '13']","['24', '12']","['18', '23']"
556,12 finished all bursts,finished,12,CPU1,[],"['14', '13']","['24', None]","['18', '23']"
556,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['14', '13']","['24', None]","[None, '23']"
556,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['14', '13']","['24', '18']","[None, '23']"
556,14 dispatched to IO0,dispatch_io,14,IO0,[],['13'],"['24', '18']","['14', '23']"
557,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['13'],"[None, '18']","['14', '23']"
557,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['13'],"['24', '18']","['14', '23']"
558,18 finished all bursts,finished,18,CPU1,[],['13'],"['24', None]","['14', '23']"
559,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['13'],"[None, None]","['14', '23']"
559,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['13'],"['24', None]","['14', '23']"
560,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],['13'],"[None, None]","['14', '23']"
560,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['13'],"['24', None]","['14', '23']"
562,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],['13'],"[None, None]","['14', '23']"
562,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['13'],"['24', None]","['14', '23']"
563,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],['13'],"['24', None]","['14', None]"
563,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],['13'],"['24', '23']","['14', None]"
563,13 dispatched to IO1,dispatch_io,13,IO1,[],[],"['24', '23']","['14', '13']"
564,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '23']","['14', '13']"
564,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', '23']","['14', '13']"
565,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],[],"['24', None]","['14', '13']"
565,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],[],"['24', '23']","['14', '13']"
566,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '23']","['14', '13']"
566,23 finished all bursts,finished,23,CPU1,['24'],[],"[None, None]","['14', '13']"
566,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['14', '13']"
568,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['14', '13']"
568,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['14', '13']"
570,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['14', '13']"
570,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['14', '13']"
572,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],[],"[None, None]","['14', '13']"
572,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['14', '13']"
574,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['14', '13']"
574,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['14', '13']"
576,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],['24'],"[None, None]","['14', '13']"
578,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],['24'],"[None, None]","[None, '13']"
578,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],['24'],"['14', None]","[None, '13']"
578,24 dispatched to IO0,dispatch_io,24,IO0,[],[],"['14', None]","['24', '13']"
580,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","['24', '13']"
580,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","['24', '13']"
581,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],[],"['14', None]","['24', None]"
581,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],[],"['14', '13']","['24', None]"
582,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '13']","['24', None]"
582,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', '13']","['24', None]"
583,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],[],"['14', None]","['24', None]"
583,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],[],"['14', '13']","['24', None]"
584,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '13']","['24', None]"
584,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', '13']","['24', None]"
585,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],[],"['14', None]","['24', None]"
585,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],[],"['14', '13']","['24', None]"
586,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '13']","['24', None]"
586,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', '13']","['24', None]"
587,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],['14'],"[None, '13']","['24', None]"
587,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],['14'],"[None, None]","['24', None]"
587,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],['14'],"['13', None]","['24', None]"
587,14 dispatched to IO1,dispatch_io,14,IO1,[],[],"['13', None]","['24', '14']"
589,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],[],"[None, None]","['24', '14']"
589,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],[],"['13', None]","['24', '14']"
590,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],['13'],"[None, None]","['24', '14']"
592,24 finished all bursts,finished,24,IO0,[],['13'],"[None, None]","[None, '14']"
592,13 dispatched to IO0,dispatch_io,13,IO0,[],[],"[None, None]","['13', '14']"
614,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],[],"[None, None]","['13', None]"
614,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","['13', None]"
616,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","['13', None]"
616,13 finished I/O → ready queue,io_to_ready,13,IO0,"['14', '13']",[],"[None, None]","[None, None]"
616,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['13'],[],"['14', None]","[None, None]"
616,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],[],"['14', '13']","[None, None]"
618,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '13']","[None, None]"
618,13 finished all bursts,finished,13,CPU1,['14'],[],"[None, None]","[None, None]"
618,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
619,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],['14'],"[None, None]","[None, None]"
619,14 dispatched to IO0,dispatch_io,14,IO0,[],[],"[None, None]","['14', None]"
644,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],[],"[None, None]","[None, None]"
644,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
646,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
646,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
648,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
648,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
650,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
650,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
652,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],[],"[None, None]","[None, None]"
652,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
654,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
654,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
656,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
656,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
658,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
658,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
660,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
660,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
662,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
662,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
663,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],[],"[None, None]","[None, None]"
663,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
665,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
665,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
667,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
667,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
669,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
669,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
671,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
671,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
672,14 finished all bursts,finished,14,CPU0,[],[],"[None, None]","[None, None]"
