
TouchDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009db4  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006f44  0800a088  0800a088  0000b088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010fcc  08010fcc  00011fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010fd4  08010fd4  00011fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010fd8  08010fd8  00011fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000100  24000000  08010fdc  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000034f8  24000100  080110dc  00012100  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240035f8  080110dc  000125f8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00012100  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016783  00000000  00000000  0001212e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003273  00000000  00000000  000288b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010e8  00000000  00000000  0002bb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00034eda  00000000  00000000  0002cc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00017726  00000000  00000000  00061aea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014b546  00000000  00000000  00079210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001c4756  2**0
                  CONTENTS, READONLY
 17 .debug_rnglists 00000c85  00000000  00000000  001c4799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00004da8  00000000  00000000  001c5420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005f  00000000  00000000  001ca1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000100 	.word	0x24000100
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a06c 	.word	0x0800a06c

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000104 	.word	0x24000104
 800030c:	0800a06c 	.word	0x0800a06c

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <ClearTest>:
#endif
#endif

//-----------------------------------------------------------------------------
uint32_t ClearTest(uint32_t n)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  uint32_t ctStartT = GetTime();
 80006e4:	f003 fb82 	bl	8003dec <HAL_GetTick>
 80006e8:	60b8      	str	r0, [r7, #8]
  for(uint32_t i = 0; i < n; i++)
 80006ea:	2300      	movs	r3, #0
 80006ec:	60fb      	str	r3, [r7, #12]
 80006ee:	e005      	b.n	80006fc <ClearTest+0x20>
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 80006f0:	2000      	movs	r0, #0
 80006f2:	f002 f8df 	bl	80028b4 <BSP_LCD_Clear>
  for(uint32_t i = 0; i < n; i++)
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	3301      	adds	r3, #1
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	68fa      	ldr	r2, [r7, #12]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	429a      	cmp	r2, r3
 8000702:	d3f5      	bcc.n	80006f0 <ClearTest+0x14>
  return(GetTime() - ctStartT);
 8000704:	f003 fb72 	bl	8003dec <HAL_GetTick>
 8000708:	4602      	mov	r2, r0
 800070a:	68bb      	ldr	r3, [r7, #8]
 800070c:	1ad3      	subs	r3, r2, r3
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <PixelTest>:

//-----------------------------------------------------------------------------
uint32_t PixelTest(uint32_t n)
{
 8000716:	b590      	push	{r4, r7, lr}
 8000718:	b087      	sub	sp, #28
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
  uint16_t x, y;

  uint32_t ctStartT = GetTime();
 800071e:	f003 fb65 	bl	8003dec <HAL_GetTick>
 8000722:	6138      	str	r0, [r7, #16]
  for(uint32_t i = 0; i < n; i++)
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]
 8000728:	e023      	b.n	8000772 <PixelTest+0x5c>
  {
    x = random() % BSP_LCD_GetXSize();
 800072a:	f008 fc51 	bl	8008fd0 <random>
 800072e:	4604      	mov	r4, r0
 8000730:	f002 f86c 	bl	800280c <BSP_LCD_GetXSize>
 8000734:	4603      	mov	r3, r0
 8000736:	fb94 f2f3 	sdiv	r2, r4, r3
 800073a:	fb02 f303 	mul.w	r3, r2, r3
 800073e:	1ae3      	subs	r3, r4, r3
 8000740:	81fb      	strh	r3, [r7, #14]
    y = random() % BSP_LCD_GetYSize();
 8000742:	f008 fc45 	bl	8008fd0 <random>
 8000746:	4604      	mov	r4, r0
 8000748:	f002 f86c 	bl	8002824 <BSP_LCD_GetYSize>
 800074c:	4603      	mov	r3, r0
 800074e:	fb94 f2f3 	sdiv	r2, r4, r3
 8000752:	fb02 f303 	mul.w	r3, r2, r3
 8000756:	1ae3      	subs	r3, r4, r3
 8000758:	81bb      	strh	r3, [r7, #12]
    BSP_LCD_DrawPixel(x, y, LCD_COLOR16(random() & 0xFFFF));
 800075a:	f008 fc39 	bl	8008fd0 <random>
 800075e:	4603      	mov	r3, r0
 8000760:	b29a      	uxth	r2, r3
 8000762:	89b9      	ldrh	r1, [r7, #12]
 8000764:	89fb      	ldrh	r3, [r7, #14]
 8000766:	4618      	mov	r0, r3
 8000768:	f002 f8ec 	bl	8002944 <BSP_LCD_DrawPixel>
  for(uint32_t i = 0; i < n; i++)
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	3301      	adds	r3, #1
 8000770:	617b      	str	r3, [r7, #20]
 8000772:	697a      	ldr	r2, [r7, #20]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	429a      	cmp	r2, r3
 8000778:	d3d7      	bcc.n	800072a <PixelTest+0x14>
  }
  return(GetTime() - ctStartT);
 800077a:	f003 fb37 	bl	8003dec <HAL_GetTick>
 800077e:	4602      	mov	r2, r0
 8000780:	693b      	ldr	r3, [r7, #16]
 8000782:	1ad3      	subs	r3, r2, r3
}
 8000784:	4618      	mov	r0, r3
 8000786:	371c      	adds	r7, #28
 8000788:	46bd      	mov	sp, r7
 800078a:	bd90      	pop	{r4, r7, pc}

0800078c <LineTest>:

//-----------------------------------------------------------------------------
uint32_t LineTest(uint32_t n)
{
 800078c:	b590      	push	{r4, r7, lr}
 800078e:	b087      	sub	sp, #28
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  uint16_t x1, y1, x2, y2;

  uint32_t ctStartT = GetTime();
 8000794:	f003 fb2a 	bl	8003dec <HAL_GetTick>
 8000798:	6138      	str	r0, [r7, #16]
  for(uint32_t i = 0; i < n; i++)
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
 800079e:	e03f      	b.n	8000820 <LineTest+0x94>
  {
    x1 = random() % BSP_LCD_GetXSize();
 80007a0:	f008 fc16 	bl	8008fd0 <random>
 80007a4:	4604      	mov	r4, r0
 80007a6:	f002 f831 	bl	800280c <BSP_LCD_GetXSize>
 80007aa:	4603      	mov	r3, r0
 80007ac:	fb94 f2f3 	sdiv	r2, r4, r3
 80007b0:	fb02 f303 	mul.w	r3, r2, r3
 80007b4:	1ae3      	subs	r3, r4, r3
 80007b6:	81fb      	strh	r3, [r7, #14]
    y1 = random() % BSP_LCD_GetYSize();
 80007b8:	f008 fc0a 	bl	8008fd0 <random>
 80007bc:	4604      	mov	r4, r0
 80007be:	f002 f831 	bl	8002824 <BSP_LCD_GetYSize>
 80007c2:	4603      	mov	r3, r0
 80007c4:	fb94 f2f3 	sdiv	r2, r4, r3
 80007c8:	fb02 f303 	mul.w	r3, r2, r3
 80007cc:	1ae3      	subs	r3, r4, r3
 80007ce:	81bb      	strh	r3, [r7, #12]
    x2 = random() % BSP_LCD_GetXSize();
 80007d0:	f008 fbfe 	bl	8008fd0 <random>
 80007d4:	4604      	mov	r4, r0
 80007d6:	f002 f819 	bl	800280c <BSP_LCD_GetXSize>
 80007da:	4603      	mov	r3, r0
 80007dc:	fb94 f2f3 	sdiv	r2, r4, r3
 80007e0:	fb02 f303 	mul.w	r3, r2, r3
 80007e4:	1ae3      	subs	r3, r4, r3
 80007e6:	817b      	strh	r3, [r7, #10]
    y2 = random() % BSP_LCD_GetYSize();
 80007e8:	f008 fbf2 	bl	8008fd0 <random>
 80007ec:	4604      	mov	r4, r0
 80007ee:	f002 f819 	bl	8002824 <BSP_LCD_GetYSize>
 80007f2:	4603      	mov	r3, r0
 80007f4:	fb94 f2f3 	sdiv	r2, r4, r3
 80007f8:	fb02 f303 	mul.w	r3, r2, r3
 80007fc:	1ae3      	subs	r3, r4, r3
 80007fe:	813b      	strh	r3, [r7, #8]
    BSP_LCD_SetTextColor(LCD_COLOR16(random() & 0xFFFF));
 8000800:	f008 fbe6 	bl	8008fd0 <random>
 8000804:	4603      	mov	r3, r0
 8000806:	b29b      	uxth	r3, r3
 8000808:	4618      	mov	r0, r3
 800080a:	f002 f817 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_DrawLine(x1, y1, x2, y2);
 800080e:	893b      	ldrh	r3, [r7, #8]
 8000810:	897a      	ldrh	r2, [r7, #10]
 8000812:	89b9      	ldrh	r1, [r7, #12]
 8000814:	89f8      	ldrh	r0, [r7, #14]
 8000816:	f002 f8e3 	bl	80029e0 <BSP_LCD_DrawLine>
  for(uint32_t i = 0; i < n; i++)
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	3301      	adds	r3, #1
 800081e:	617b      	str	r3, [r7, #20]
 8000820:	697a      	ldr	r2, [r7, #20]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	429a      	cmp	r2, r3
 8000826:	d3bb      	bcc.n	80007a0 <LineTest+0x14>
  }
  return(GetTime() - ctStartT);
 8000828:	f003 fae0 	bl	8003dec <HAL_GetTick>
 800082c:	4602      	mov	r2, r0
 800082e:	693b      	ldr	r3, [r7, #16]
 8000830:	1ad3      	subs	r3, r2, r3
}
 8000832:	4618      	mov	r0, r3
 8000834:	371c      	adds	r7, #28
 8000836:	46bd      	mov	sp, r7
 8000838:	bd90      	pop	{r4, r7, pc}

0800083a <FillRectTest>:

//-----------------------------------------------------------------------------
uint32_t FillRectTest(uint32_t n)
{
 800083a:	b590      	push	{r4, r7, lr}
 800083c:	b087      	sub	sp, #28
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
  uint16_t x, y, w, h;

  uint32_t ctStartT = GetTime();
 8000842:	f003 fad3 	bl	8003dec <HAL_GetTick>
 8000846:	6138      	str	r0, [r7, #16]
  for(uint32_t i = 0; i < n; i++)
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
 800084c:	e049      	b.n	80008e2 <FillRectTest+0xa8>
  {
    w = random() % (BSP_LCD_GetXSize() >> 1);
 800084e:	f008 fbbf 	bl	8008fd0 <random>
 8000852:	4604      	mov	r4, r0
 8000854:	f001 ffda 	bl	800280c <BSP_LCD_GetXSize>
 8000858:	4603      	mov	r3, r0
 800085a:	085b      	lsrs	r3, r3, #1
 800085c:	b29b      	uxth	r3, r3
 800085e:	fb94 f2f3 	sdiv	r2, r4, r3
 8000862:	fb02 f303 	mul.w	r3, r2, r3
 8000866:	1ae3      	subs	r3, r4, r3
 8000868:	81fb      	strh	r3, [r7, #14]
    h = random() % (BSP_LCD_GetYSize() >> 1);
 800086a:	f008 fbb1 	bl	8008fd0 <random>
 800086e:	4604      	mov	r4, r0
 8000870:	f001 ffd8 	bl	8002824 <BSP_LCD_GetYSize>
 8000874:	4603      	mov	r3, r0
 8000876:	085b      	lsrs	r3, r3, #1
 8000878:	b29b      	uxth	r3, r3
 800087a:	fb94 f2f3 	sdiv	r2, r4, r3
 800087e:	fb02 f303 	mul.w	r3, r2, r3
 8000882:	1ae3      	subs	r3, r4, r3
 8000884:	81bb      	strh	r3, [r7, #12]
    x = random() % (BSP_LCD_GetXSize() - w);
 8000886:	f008 fba3 	bl	8008fd0 <random>
 800088a:	4604      	mov	r4, r0
 800088c:	f001 ffbe 	bl	800280c <BSP_LCD_GetXSize>
 8000890:	4603      	mov	r3, r0
 8000892:	461a      	mov	r2, r3
 8000894:	89fb      	ldrh	r3, [r7, #14]
 8000896:	1ad3      	subs	r3, r2, r3
 8000898:	fb94 f2f3 	sdiv	r2, r4, r3
 800089c:	fb02 f303 	mul.w	r3, r2, r3
 80008a0:	1ae3      	subs	r3, r4, r3
 80008a2:	817b      	strh	r3, [r7, #10]
    y = random() % (BSP_LCD_GetYSize() - h);
 80008a4:	f008 fb94 	bl	8008fd0 <random>
 80008a8:	4604      	mov	r4, r0
 80008aa:	f001 ffbb 	bl	8002824 <BSP_LCD_GetYSize>
 80008ae:	4603      	mov	r3, r0
 80008b0:	461a      	mov	r2, r3
 80008b2:	89bb      	ldrh	r3, [r7, #12]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	fb94 f2f3 	sdiv	r2, r4, r3
 80008ba:	fb02 f303 	mul.w	r3, r2, r3
 80008be:	1ae3      	subs	r3, r4, r3
 80008c0:	813b      	strh	r3, [r7, #8]
    BSP_LCD_SetTextColor(LCD_COLOR16(random() & 0xFFFF));
 80008c2:	f008 fb85 	bl	8008fd0 <random>
 80008c6:	4603      	mov	r3, r0
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	4618      	mov	r0, r3
 80008cc:	f001 ffb6 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(x, y, w, h);
 80008d0:	89bb      	ldrh	r3, [r7, #12]
 80008d2:	89fa      	ldrh	r2, [r7, #14]
 80008d4:	8939      	ldrh	r1, [r7, #8]
 80008d6:	8978      	ldrh	r0, [r7, #10]
 80008d8:	f002 fa48 	bl	8002d6c <BSP_LCD_FillRect>
  for(uint32_t i = 0; i < n; i++)
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	3301      	adds	r3, #1
 80008e0:	617b      	str	r3, [r7, #20]
 80008e2:	697a      	ldr	r2, [r7, #20]
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d3b1      	bcc.n	800084e <FillRectTest+0x14>
  }
  return(GetTime() - ctStartT);
 80008ea:	f003 fa7f 	bl	8003dec <HAL_GetTick>
 80008ee:	4602      	mov	r2, r0
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	1ad3      	subs	r3, r2, r3
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	371c      	adds	r7, #28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd90      	pop	{r4, r7, pc}

080008fc <CharTest>:

//-----------------------------------------------------------------------------
uint32_t CharTest(uint32_t n)
{
 80008fc:	b590      	push	{r4, r7, lr}
 80008fe:	b089      	sub	sp, #36	@ 0x24
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  uint16_t x, y;
  uint8_t  c;
  sFONT * fp;

  uint32_t ctStartT = GetTime();
 8000904:	f003 fa72 	bl	8003dec <HAL_GetTick>
 8000908:	61b8      	str	r0, [r7, #24]
  for(uint32_t i = 0; i < n; i++)
 800090a:	2300      	movs	r3, #0
 800090c:	61fb      	str	r3, [r7, #28]
 800090e:	e07b      	b.n	8000a08 <CharTest+0x10c>
  {
    c = random() % 5;
 8000910:	f008 fb5e 	bl	8008fd0 <random>
 8000914:	4602      	mov	r2, r0
 8000916:	4b43      	ldr	r3, [pc, #268]	@ (8000a24 <CharTest+0x128>)
 8000918:	fb83 1302 	smull	r1, r3, r3, r2
 800091c:	1059      	asrs	r1, r3, #1
 800091e:	17d3      	asrs	r3, r2, #31
 8000920:	1ac9      	subs	r1, r1, r3
 8000922:	460b      	mov	r3, r1
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	440b      	add	r3, r1
 8000928:	1ad1      	subs	r1, r2, r3
 800092a:	460b      	mov	r3, r1
 800092c:	75fb      	strb	r3, [r7, #23]
    if(c == 0)
 800092e:	7dfb      	ldrb	r3, [r7, #23]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d103      	bne.n	800093c <CharTest+0x40>
      BSP_LCD_SetFont(&Font8);
 8000934:	483c      	ldr	r0, [pc, #240]	@ (8000a28 <CharTest+0x12c>)
 8000936:	f001 ffa1 	bl	800287c <BSP_LCD_SetFont>
 800093a:	e01a      	b.n	8000972 <CharTest+0x76>
    else if(c == 1)
 800093c:	7dfb      	ldrb	r3, [r7, #23]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d103      	bne.n	800094a <CharTest+0x4e>
      BSP_LCD_SetFont(&Font12);
 8000942:	483a      	ldr	r0, [pc, #232]	@ (8000a2c <CharTest+0x130>)
 8000944:	f001 ff9a 	bl	800287c <BSP_LCD_SetFont>
 8000948:	e013      	b.n	8000972 <CharTest+0x76>
    else if(c == 2)
 800094a:	7dfb      	ldrb	r3, [r7, #23]
 800094c:	2b02      	cmp	r3, #2
 800094e:	d103      	bne.n	8000958 <CharTest+0x5c>
      BSP_LCD_SetFont(&Font16);
 8000950:	4837      	ldr	r0, [pc, #220]	@ (8000a30 <CharTest+0x134>)
 8000952:	f001 ff93 	bl	800287c <BSP_LCD_SetFont>
 8000956:	e00c      	b.n	8000972 <CharTest+0x76>
    else if(c == 3)
 8000958:	7dfb      	ldrb	r3, [r7, #23]
 800095a:	2b03      	cmp	r3, #3
 800095c:	d103      	bne.n	8000966 <CharTest+0x6a>
      BSP_LCD_SetFont(&Font20);
 800095e:	4835      	ldr	r0, [pc, #212]	@ (8000a34 <CharTest+0x138>)
 8000960:	f001 ff8c 	bl	800287c <BSP_LCD_SetFont>
 8000964:	e005      	b.n	8000972 <CharTest+0x76>
    else if(c == 4)
 8000966:	7dfb      	ldrb	r3, [r7, #23]
 8000968:	2b04      	cmp	r3, #4
 800096a:	d102      	bne.n	8000972 <CharTest+0x76>
      BSP_LCD_SetFont(&Font24);
 800096c:	4832      	ldr	r0, [pc, #200]	@ (8000a38 <CharTest+0x13c>)
 800096e:	f001 ff85 	bl	800287c <BSP_LCD_SetFont>
    fp = BSP_LCD_GetFont();
 8000972:	f001 ff93 	bl	800289c <BSP_LCD_GetFont>
 8000976:	6138      	str	r0, [r7, #16]

    x = random() % (BSP_LCD_GetXSize() - fp->Width);
 8000978:	f008 fb2a 	bl	8008fd0 <random>
 800097c:	4604      	mov	r4, r0
 800097e:	f001 ff45 	bl	800280c <BSP_LCD_GetXSize>
 8000982:	4603      	mov	r3, r0
 8000984:	461a      	mov	r2, r3
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	889b      	ldrh	r3, [r3, #4]
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	fb94 f2f3 	sdiv	r2, r4, r3
 8000990:	fb02 f303 	mul.w	r3, r2, r3
 8000994:	1ae3      	subs	r3, r4, r3
 8000996:	81fb      	strh	r3, [r7, #14]
    y = random() % (BSP_LCD_GetYSize() - fp->Height);
 8000998:	f008 fb1a 	bl	8008fd0 <random>
 800099c:	4604      	mov	r4, r0
 800099e:	f001 ff41 	bl	8002824 <BSP_LCD_GetYSize>
 80009a2:	4603      	mov	r3, r0
 80009a4:	461a      	mov	r2, r3
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	88db      	ldrh	r3, [r3, #6]
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	fb94 f2f3 	sdiv	r2, r4, r3
 80009b0:	fb02 f303 	mul.w	r3, r2, r3
 80009b4:	1ae3      	subs	r3, r4, r3
 80009b6:	81bb      	strh	r3, [r7, #12]
    BSP_LCD_SetTextColor(LCD_COLOR16(random() & 0xFFFF));
 80009b8:	f008 fb0a 	bl	8008fd0 <random>
 80009bc:	4603      	mov	r3, r0
 80009be:	b29b      	uxth	r3, r3
 80009c0:	4618      	mov	r0, r3
 80009c2:	f001 ff3b 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR16(random() & 0xFFFF));
 80009c6:	f008 fb03 	bl	8008fd0 <random>
 80009ca:	4603      	mov	r3, r0
 80009cc:	b29b      	uxth	r3, r3
 80009ce:	4618      	mov	r0, r3
 80009d0:	f001 ff44 	bl	800285c <BSP_LCD_SetBackColor>

    c = random() % 96 + ' ';
 80009d4:	f008 fafc 	bl	8008fd0 <random>
 80009d8:	4602      	mov	r2, r0
 80009da:	4b18      	ldr	r3, [pc, #96]	@ (8000a3c <CharTest+0x140>)
 80009dc:	fb83 1302 	smull	r1, r3, r3, r2
 80009e0:	1119      	asrs	r1, r3, #4
 80009e2:	17d3      	asrs	r3, r2, #31
 80009e4:	1ac9      	subs	r1, r1, r3
 80009e6:	460b      	mov	r3, r1
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	440b      	add	r3, r1
 80009ec:	015b      	lsls	r3, r3, #5
 80009ee:	1ad1      	subs	r1, r2, r3
 80009f0:	b2cb      	uxtb	r3, r1
 80009f2:	3320      	adds	r3, #32
 80009f4:	75fb      	strb	r3, [r7, #23]
    BSP_LCD_DisplayChar(x, y, c);
 80009f6:	7dfa      	ldrb	r2, [r7, #23]
 80009f8:	89b9      	ldrh	r1, [r7, #12]
 80009fa:	89fb      	ldrh	r3, [r7, #14]
 80009fc:	4618      	mov	r0, r3
 80009fe:	f001 ff77 	bl	80028f0 <BSP_LCD_DisplayChar>
  for(uint32_t i = 0; i < n; i++)
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	3301      	adds	r3, #1
 8000a06:	61fb      	str	r3, [r7, #28]
 8000a08:	69fa      	ldr	r2, [r7, #28]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	f4ff af7f 	bcc.w	8000910 <CharTest+0x14>
  }
  return(GetTime() - ctStartT);
 8000a12:	f003 f9eb 	bl	8003dec <HAL_GetTick>
 8000a16:	4602      	mov	r2, r0
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	1ad3      	subs	r3, r2, r3
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3724      	adds	r7, #36	@ 0x24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd90      	pop	{r4, r7, pc}
 8000a24:	66666667 	.word	0x66666667
 8000a28:	24000020 	.word	0x24000020
 8000a2c:	24000000 	.word	0x24000000
 8000a30:	24000008 	.word	0x24000008
 8000a34:	24000010 	.word	0x24000010
 8000a38:	24000018 	.word	0x24000018
 8000a3c:	2aaaaaab 	.word	0x2aaaaaab

08000a40 <CircleTest>:

//-----------------------------------------------------------------------------
uint32_t CircleTest(uint32_t n)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b089      	sub	sp, #36	@ 0x24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  uint16_t x, y, r, rmax;

  rmax = BSP_LCD_GetXSize();
 8000a48:	f001 fee0 	bl	800280c <BSP_LCD_GetXSize>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	83fb      	strh	r3, [r7, #30]
  if(rmax > BSP_LCD_GetYSize())
 8000a50:	f001 fee8 	bl	8002824 <BSP_LCD_GetYSize>
 8000a54:	4603      	mov	r3, r0
 8000a56:	461a      	mov	r2, r3
 8000a58:	8bfb      	ldrh	r3, [r7, #30]
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d903      	bls.n	8000a66 <CircleTest+0x26>
    rmax = BSP_LCD_GetYSize();
 8000a5e:	f001 fee1 	bl	8002824 <BSP_LCD_GetYSize>
 8000a62:	4603      	mov	r3, r0
 8000a64:	83fb      	strh	r3, [r7, #30]
  rmax >>= 2;
 8000a66:	8bfb      	ldrh	r3, [r7, #30]
 8000a68:	089b      	lsrs	r3, r3, #2
 8000a6a:	83fb      	strh	r3, [r7, #30]

  uint32_t ctStartT = GetTime();
 8000a6c:	f003 f9be 	bl	8003dec <HAL_GetTick>
 8000a70:	6178      	str	r0, [r7, #20]
  for(uint32_t i = 0; i < n; i++)
 8000a72:	2300      	movs	r3, #0
 8000a74:	61bb      	str	r3, [r7, #24]
 8000a76:	e042      	b.n	8000afe <CircleTest+0xbe>
  {
    do
      r = random() % rmax;
 8000a78:	f008 faaa 	bl	8008fd0 <random>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	8bfb      	ldrh	r3, [r7, #30]
 8000a80:	fb92 f1f3 	sdiv	r1, r2, r3
 8000a84:	fb01 f303 	mul.w	r3, r1, r3
 8000a88:	1ad3      	subs	r3, r2, r3
 8000a8a:	827b      	strh	r3, [r7, #18]
    while(r == 0);
 8000a8c:	8a7b      	ldrh	r3, [r7, #18]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d0f2      	beq.n	8000a78 <CircleTest+0x38>

    x = random() % (BSP_LCD_GetXSize() - (r << 1)) + r;
 8000a92:	f008 fa9d 	bl	8008fd0 <random>
 8000a96:	4604      	mov	r4, r0
 8000a98:	f001 feb8 	bl	800280c <BSP_LCD_GetXSize>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	8a7b      	ldrh	r3, [r7, #18]
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	fb94 f2f3 	sdiv	r2, r4, r3
 8000aaa:	fb02 f303 	mul.w	r3, r2, r3
 8000aae:	1ae3      	subs	r3, r4, r3
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	8a7b      	ldrh	r3, [r7, #18]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	823b      	strh	r3, [r7, #16]
    y = random() % (BSP_LCD_GetYSize() - (r << 1)) + r;
 8000ab8:	f008 fa8a 	bl	8008fd0 <random>
 8000abc:	4604      	mov	r4, r0
 8000abe:	f001 feb1 	bl	8002824 <BSP_LCD_GetYSize>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	8a7b      	ldrh	r3, [r7, #18]
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	1ad3      	subs	r3, r2, r3
 8000acc:	fb94 f2f3 	sdiv	r2, r4, r3
 8000ad0:	fb02 f303 	mul.w	r3, r2, r3
 8000ad4:	1ae3      	subs	r3, r4, r3
 8000ad6:	b29a      	uxth	r2, r3
 8000ad8:	8a7b      	ldrh	r3, [r7, #18]
 8000ada:	4413      	add	r3, r2
 8000adc:	81fb      	strh	r3, [r7, #14]
    BSP_LCD_SetTextColor(LCD_COLOR16(random() & 0xFFFF));
 8000ade:	f008 fa77 	bl	8008fd0 <random>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	b29b      	uxth	r3, r3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f001 fea8 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_DrawCircle(x, y, r);
 8000aec:	8a7a      	ldrh	r2, [r7, #18]
 8000aee:	89f9      	ldrh	r1, [r7, #14]
 8000af0:	8a3b      	ldrh	r3, [r7, #16]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f002 f838 	bl	8002b68 <BSP_LCD_DrawCircle>
  for(uint32_t i = 0; i < n; i++)
 8000af8:	69bb      	ldr	r3, [r7, #24]
 8000afa:	3301      	adds	r3, #1
 8000afc:	61bb      	str	r3, [r7, #24]
 8000afe:	69ba      	ldr	r2, [r7, #24]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d3b8      	bcc.n	8000a78 <CircleTest+0x38>
  }
  return(GetTime() - ctStartT);
 8000b06:	f003 f971 	bl	8003dec <HAL_GetTick>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	1ad3      	subs	r3, r2, r3
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3724      	adds	r7, #36	@ 0x24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd90      	pop	{r4, r7, pc}

08000b18 <FillCircleTest>:

//-----------------------------------------------------------------------------
uint32_t FillCircleTest(uint32_t n)
{
 8000b18:	b590      	push	{r4, r7, lr}
 8000b1a:	b089      	sub	sp, #36	@ 0x24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint16_t x, y, r, rmax;

  rmax = BSP_LCD_GetXSize();
 8000b20:	f001 fe74 	bl	800280c <BSP_LCD_GetXSize>
 8000b24:	4603      	mov	r3, r0
 8000b26:	83fb      	strh	r3, [r7, #30]
  if(rmax > BSP_LCD_GetYSize())
 8000b28:	f001 fe7c 	bl	8002824 <BSP_LCD_GetYSize>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	461a      	mov	r2, r3
 8000b30:	8bfb      	ldrh	r3, [r7, #30]
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d903      	bls.n	8000b3e <FillCircleTest+0x26>
    rmax = BSP_LCD_GetYSize();
 8000b36:	f001 fe75 	bl	8002824 <BSP_LCD_GetYSize>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	83fb      	strh	r3, [r7, #30]
  rmax >>= 2;
 8000b3e:	8bfb      	ldrh	r3, [r7, #30]
 8000b40:	089b      	lsrs	r3, r3, #2
 8000b42:	83fb      	strh	r3, [r7, #30]

  uint32_t ctStartT = GetTime();
 8000b44:	f003 f952 	bl	8003dec <HAL_GetTick>
 8000b48:	6178      	str	r0, [r7, #20]
  for(uint32_t i = 0; i < n; i++)
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	61bb      	str	r3, [r7, #24]
 8000b4e:	e042      	b.n	8000bd6 <FillCircleTest+0xbe>
  {
    do
      r = random() % rmax;
 8000b50:	f008 fa3e 	bl	8008fd0 <random>
 8000b54:	4602      	mov	r2, r0
 8000b56:	8bfb      	ldrh	r3, [r7, #30]
 8000b58:	fb92 f1f3 	sdiv	r1, r2, r3
 8000b5c:	fb01 f303 	mul.w	r3, r1, r3
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	827b      	strh	r3, [r7, #18]
    while(r == 0);
 8000b64:	8a7b      	ldrh	r3, [r7, #18]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d0f2      	beq.n	8000b50 <FillCircleTest+0x38>

    x = random() % (BSP_LCD_GetXSize() - (r << 1)) + r;
 8000b6a:	f008 fa31 	bl	8008fd0 <random>
 8000b6e:	4604      	mov	r4, r0
 8000b70:	f001 fe4c 	bl	800280c <BSP_LCD_GetXSize>
 8000b74:	4603      	mov	r3, r0
 8000b76:	461a      	mov	r2, r3
 8000b78:	8a7b      	ldrh	r3, [r7, #18]
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	fb94 f2f3 	sdiv	r2, r4, r3
 8000b82:	fb02 f303 	mul.w	r3, r2, r3
 8000b86:	1ae3      	subs	r3, r4, r3
 8000b88:	b29a      	uxth	r2, r3
 8000b8a:	8a7b      	ldrh	r3, [r7, #18]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	823b      	strh	r3, [r7, #16]
    y = random() % (BSP_LCD_GetYSize() - (r << 1)) + r;
 8000b90:	f008 fa1e 	bl	8008fd0 <random>
 8000b94:	4604      	mov	r4, r0
 8000b96:	f001 fe45 	bl	8002824 <BSP_LCD_GetYSize>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	8a7b      	ldrh	r3, [r7, #18]
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	fb94 f2f3 	sdiv	r2, r4, r3
 8000ba8:	fb02 f303 	mul.w	r3, r2, r3
 8000bac:	1ae3      	subs	r3, r4, r3
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	8a7b      	ldrh	r3, [r7, #18]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	81fb      	strh	r3, [r7, #14]
    BSP_LCD_SetTextColor(LCD_COLOR16(random() & 0xFFFF));
 8000bb6:	f008 fa0b 	bl	8008fd0 <random>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f001 fe3c 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_FillCircle(x, y, r);
 8000bc4:	8a7a      	ldrh	r2, [r7, #18]
 8000bc6:	89f9      	ldrh	r1, [r7, #14]
 8000bc8:	8a3b      	ldrh	r3, [r7, #16]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f002 f8f2 	bl	8002db4 <BSP_LCD_FillCircle>
  for(uint32_t i = 0; i < n; i++)
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	61bb      	str	r3, [r7, #24]
 8000bd6:	69ba      	ldr	r2, [r7, #24]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d3b8      	bcc.n	8000b50 <FillCircleTest+0x38>
  }
  return(GetTime() - ctStartT);
 8000bde:	f003 f905 	bl	8003dec <HAL_GetTick>
 8000be2:	4602      	mov	r2, r0
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	1ad3      	subs	r3, r2, r3
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3724      	adds	r7, #36	@ 0x24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd90      	pop	{r4, r7, pc}

08000bf0 <ColorTest>:

//-----------------------------------------------------------------------------
uint32_t ColorTest(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
  uint16_t xs, ys;
  uint8_t  cy;

  uint32_t ctStartT = GetTime();
 8000bf6:	f003 f8f9 	bl	8003dec <HAL_GetTick>
 8000bfa:	60b8      	str	r0, [r7, #8]
  xs = BSP_LCD_GetXSize();
 8000bfc:	f001 fe06 	bl	800280c <BSP_LCD_GetXSize>
 8000c00:	4603      	mov	r3, r0
 8000c02:	80fb      	strh	r3, [r7, #6]
  ys = BSP_LCD_GetYSize();
 8000c04:	f001 fe0e 	bl	8002824 <BSP_LCD_GetYSize>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	80bb      	strh	r3, [r7, #4]
  for(uint16_t x = 0; x < xs; x++)
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	81fb      	strh	r3, [r7, #14]
 8000c10:	e067      	b.n	8000ce2 <ColorTest+0xf2>
  {
    cy = (uint32_t)(x << 8) / xs;
 8000c12:	89fb      	ldrh	r3, [r7, #14]
 8000c14:	021a      	lsls	r2, r3, #8
 8000c16:	88fb      	ldrh	r3, [r7, #6]
 8000c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c1c:	70fb      	strb	r3, [r7, #3]
    BSP_LCD_SetTextColor(LCD_COLOR(cy, cy, cy));
 8000c1e:	78fb      	ldrb	r3, [r7, #3]
 8000c20:	b21b      	sxth	r3, r3
 8000c22:	021b      	lsls	r3, r3, #8
 8000c24:	b21a      	sxth	r2, r3
 8000c26:	4b35      	ldr	r3, [pc, #212]	@ (8000cfc <ColorTest+0x10c>)
 8000c28:	4013      	ands	r3, r2
 8000c2a:	b21a      	sxth	r2, r3
 8000c2c:	78fb      	ldrb	r3, [r7, #3]
 8000c2e:	b21b      	sxth	r3, r3
 8000c30:	00db      	lsls	r3, r3, #3
 8000c32:	b21b      	sxth	r3, r3
 8000c34:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8000c38:	b21b      	sxth	r3, r3
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	b21a      	sxth	r2, r3
 8000c3e:	78fb      	ldrb	r3, [r7, #3]
 8000c40:	08db      	lsrs	r3, r3, #3
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	b21b      	sxth	r3, r3
 8000c46:	4313      	orrs	r3, r2
 8000c48:	b21b      	sxth	r3, r3
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f001 fdf5 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_DrawVLine(x, 0, ys >> 2);
 8000c52:	88bb      	ldrh	r3, [r7, #4]
 8000c54:	089b      	lsrs	r3, r3, #2
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	89fb      	ldrh	r3, [r7, #14]
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f001 fea3 	bl	80029a8 <BSP_LCD_DrawVLine>

    BSP_LCD_SetTextColor(LCD_COLOR(cy, 0, 0));
 8000c62:	78fb      	ldrb	r3, [r7, #3]
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	021b      	lsls	r3, r3, #8
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <ColorTest+0x10c>)
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	4618      	mov	r0, r3
 8000c72:	f001 fde3 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_DrawVLine(x, ys >> 2, ys >> 2);
 8000c76:	88bb      	ldrh	r3, [r7, #4]
 8000c78:	089b      	lsrs	r3, r3, #2
 8000c7a:	b299      	uxth	r1, r3
 8000c7c:	88bb      	ldrh	r3, [r7, #4]
 8000c7e:	089b      	lsrs	r3, r3, #2
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	89fb      	ldrh	r3, [r7, #14]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f001 fe8f 	bl	80029a8 <BSP_LCD_DrawVLine>

    BSP_LCD_SetTextColor(LCD_COLOR(0, cy, 0));
 8000c8a:	78fb      	ldrb	r3, [r7, #3]
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	00db      	lsls	r3, r3, #3
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f001 fdcf 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_DrawVLine(x, ys >> 1, ys >> 2);
 8000c9e:	88bb      	ldrh	r3, [r7, #4]
 8000ca0:	085b      	lsrs	r3, r3, #1
 8000ca2:	b299      	uxth	r1, r3
 8000ca4:	88bb      	ldrh	r3, [r7, #4]
 8000ca6:	089b      	lsrs	r3, r3, #2
 8000ca8:	b29a      	uxth	r2, r3
 8000caa:	89fb      	ldrh	r3, [r7, #14]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f001 fe7b 	bl	80029a8 <BSP_LCD_DrawVLine>

    BSP_LCD_SetTextColor(LCD_COLOR(0, 0, cy));
 8000cb2:	78fb      	ldrb	r3, [r7, #3]
 8000cb4:	08db      	lsrs	r3, r3, #3
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f001 fdbf 	bl	800283c <BSP_LCD_SetTextColor>
    BSP_LCD_DrawVLine(x, (ys >> 1) + (ys >> 2), ys >> 2);
 8000cbe:	88bb      	ldrh	r3, [r7, #4]
 8000cc0:	085b      	lsrs	r3, r3, #1
 8000cc2:	b29a      	uxth	r2, r3
 8000cc4:	88bb      	ldrh	r3, [r7, #4]
 8000cc6:	089b      	lsrs	r3, r3, #2
 8000cc8:	b29b      	uxth	r3, r3
 8000cca:	4413      	add	r3, r2
 8000ccc:	b299      	uxth	r1, r3
 8000cce:	88bb      	ldrh	r3, [r7, #4]
 8000cd0:	089b      	lsrs	r3, r3, #2
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	89fb      	ldrh	r3, [r7, #14]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f001 fe66 	bl	80029a8 <BSP_LCD_DrawVLine>
  for(uint16_t x = 0; x < xs; x++)
 8000cdc:	89fb      	ldrh	r3, [r7, #14]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	81fb      	strh	r3, [r7, #14]
 8000ce2:	89fa      	ldrh	r2, [r7, #14]
 8000ce4:	88fb      	ldrh	r3, [r7, #6]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d393      	bcc.n	8000c12 <ColorTest+0x22>
  }
  return(GetTime() - ctStartT);
 8000cea:	f003 f87f 	bl	8003dec <HAL_GetTick>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	1ad3      	subs	r3, r2, r3
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3710      	adds	r7, #16
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	fffff800 	.word	0xfffff800

08000d00 <BitmapTest>:

//-----------------------------------------------------------------------------
#if BITMAP_TEST == 1
uint32_t BitmapTest(uint32_t n)
{
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b087      	sub	sp, #28
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  extern const BITMAPSTRUCT beer_60x100_16;
  uint16_t x, y;

  uint32_t ctStartT = GetTime();
 8000d08:	f003 f870 	bl	8003dec <HAL_GetTick>
 8000d0c:	6138      	str	r0, [r7, #16]
  for(uint32_t i = 0; i < n; i++)
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	e02c      	b.n	8000d6e <BitmapTest+0x6e>
  {
    x = random() % (BSP_LCD_GetXSize() - rombitmap.infoHeader.biWidth);
 8000d14:	f008 f95c 	bl	8008fd0 <random>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	461c      	mov	r4, r3
 8000d1c:	f001 fd76 	bl	800280c <BSP_LCD_GetXSize>
 8000d20:	4603      	mov	r3, r0
 8000d22:	461a      	mov	r2, r3
 8000d24:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <BitmapTest+0x88>)
 8000d26:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8000d2a:	1ad3      	subs	r3, r2, r3
 8000d2c:	fbb4 f2f3 	udiv	r2, r4, r3
 8000d30:	fb02 f303 	mul.w	r3, r2, r3
 8000d34:	1ae3      	subs	r3, r4, r3
 8000d36:	81fb      	strh	r3, [r7, #14]
    y = random() % (BSP_LCD_GetYSize() - rombitmap.infoHeader.biHeight);
 8000d38:	f008 f94a 	bl	8008fd0 <random>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	461c      	mov	r4, r3
 8000d40:	f001 fd70 	bl	8002824 <BSP_LCD_GetYSize>
 8000d44:	4603      	mov	r3, r0
 8000d46:	461a      	mov	r2, r3
 8000d48:	4b0f      	ldr	r3, [pc, #60]	@ (8000d88 <BitmapTest+0x88>)
 8000d4a:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	fbb4 f2f3 	udiv	r2, r4, r3
 8000d54:	fb02 f303 	mul.w	r3, r2, r3
 8000d58:	1ae3      	subs	r3, r4, r3
 8000d5a:	81bb      	strh	r3, [r7, #12]
    BSP_LCD_DrawBitmap(x, y, (uint8_t *)&rombitmap);
 8000d5c:	89b9      	ldrh	r1, [r7, #12]
 8000d5e:	89fb      	ldrh	r3, [r7, #14]
 8000d60:	4a09      	ldr	r2, [pc, #36]	@ (8000d88 <BitmapTest+0x88>)
 8000d62:	4618      	mov	r0, r3
 8000d64:	f001 ffb8 	bl	8002cd8 <BSP_LCD_DrawBitmap>
  for(uint32_t i = 0; i < n; i++)
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	617b      	str	r3, [r7, #20]
 8000d6e:	697a      	ldr	r2, [r7, #20]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d3ce      	bcc.n	8000d14 <BitmapTest+0x14>
  }
  return(GetTime() - ctStartT);
 8000d76:	f003 f839 	bl	8003dec <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	1ad3      	subs	r3, r2, r3
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	371c      	adds	r7, #28
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd90      	pop	{r4, r7, pc}
 8000d88:	0800dfa0 	.word	0x0800dfa0

08000d8c <ScrollTest>:

//-----------------------------------------------------------------------------
uint32_t ScrollTest(uint32_t n)
{
 8000d8c:	b590      	push	{r4, r7, lr}
 8000d8e:	b087      	sub	sp, #28
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint16_t ss, o, tf, bf;
  int16_t  i;
  uint32_t ctStartT = GetTime();
 8000d94:	f003 f82a 	bl	8003dec <HAL_GetTick>
 8000d98:	60b8      	str	r0, [r7, #8]
  ss = BSP_LCD_GetXSize();
 8000d9a:	f001 fd37 	bl	800280c <BSP_LCD_GetXSize>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	82fb      	strh	r3, [r7, #22]
  o = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	82bb      	strh	r3, [r7, #20]
  if(BSP_LCD_GetYSize() > ss)
 8000da6:	f001 fd3d 	bl	8002824 <BSP_LCD_GetYSize>
 8000daa:	4603      	mov	r3, r0
 8000dac:	461a      	mov	r2, r3
 8000dae:	8afb      	ldrh	r3, [r7, #22]
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d205      	bcs.n	8000dc0 <ScrollTest+0x34>
  {
    ss = BSP_LCD_GetYSize();
 8000db4:	f001 fd36 	bl	8002824 <BSP_LCD_GetYSize>
 8000db8:	4603      	mov	r3, r0
 8000dba:	82fb      	strh	r3, [r7, #22]
    o = 1;                              /* vertical display */
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	82bb      	strh	r3, [r7, #20]
  }
  BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 8000dc0:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8000dc4:	f001 fd3a 	bl	800283c <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8000dc8:	201f      	movs	r0, #31
 8000dca:	f001 fd47 	bl	800285c <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font12);
 8000dce:	48b4      	ldr	r0, [pc, #720]	@ (80010a0 <ScrollTest+0x314>)
 8000dd0:	f001 fd54 	bl	800287c <BSP_LCD_SetFont>
  BSP_LCD_DisplayChar(0, 0, '1');
 8000dd4:	2231      	movs	r2, #49	@ 0x31
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f001 fd89 	bl	80028f0 <BSP_LCD_DisplayChar>
  BSP_LCD_DisplayChar(BSP_LCD_GetXSize() - 8, 0, '2');
 8000dde:	f001 fd15 	bl	800280c <BSP_LCD_GetXSize>
 8000de2:	4603      	mov	r3, r0
 8000de4:	3b08      	subs	r3, #8
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	2232      	movs	r2, #50	@ 0x32
 8000dea:	2100      	movs	r1, #0
 8000dec:	4618      	mov	r0, r3
 8000dee:	f001 fd7f 	bl	80028f0 <BSP_LCD_DisplayChar>

  BSP_LCD_SetFont(&Font16);
 8000df2:	48ac      	ldr	r0, [pc, #688]	@ (80010a4 <ScrollTest+0x318>)
 8000df4:	f001 fd42 	bl	800287c <BSP_LCD_SetFont>
  BSP_LCD_DisplayChar(0, BSP_LCD_GetYSize() - 16, '3');
 8000df8:	f001 fd14 	bl	8002824 <BSP_LCD_GetYSize>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	3b10      	subs	r3, #16
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	2233      	movs	r2, #51	@ 0x33
 8000e04:	4619      	mov	r1, r3
 8000e06:	2000      	movs	r0, #0
 8000e08:	f001 fd72 	bl	80028f0 <BSP_LCD_DisplayChar>
  BSP_LCD_DisplayChar(BSP_LCD_GetXSize() - 12, BSP_LCD_GetYSize() - 16, '4');
 8000e0c:	f001 fcfe 	bl	800280c <BSP_LCD_GetXSize>
 8000e10:	4603      	mov	r3, r0
 8000e12:	3b0c      	subs	r3, #12
 8000e14:	b29c      	uxth	r4, r3
 8000e16:	f001 fd05 	bl	8002824 <BSP_LCD_GetYSize>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	3b10      	subs	r3, #16
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	2234      	movs	r2, #52	@ 0x34
 8000e22:	4619      	mov	r1, r3
 8000e24:	4620      	mov	r0, r4
 8000e26:	f001 fd63 	bl	80028f0 <BSP_LCD_DisplayChar>
  if(o == 0)
 8000e2a:	8abb      	ldrh	r3, [r7, #20]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d120      	bne.n	8000e72 <ScrollTest+0xe6>
  { /* horizontal display */
    tf = 12; bf = 16;
 8000e30:	230c      	movs	r3, #12
 8000e32:	827b      	strh	r3, [r7, #18]
 8000e34:	2310      	movs	r3, #16
 8000e36:	823b      	strh	r3, [r7, #16]
    BSP_LCD_DrawBitmap(tf, (BSP_LCD_GetYSize() - rombitmap.infoHeader.biHeight) / 2, (uint8_t *)&rombitmap);
 8000e38:	f001 fcf4 	bl	8002824 <BSP_LCD_GetYSize>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b99      	ldr	r3, [pc, #612]	@ (80010a8 <ScrollTest+0x31c>)
 8000e42:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	085b      	lsrs	r3, r3, #1
 8000e4a:	b299      	uxth	r1, r3
 8000e4c:	8a7b      	ldrh	r3, [r7, #18]
 8000e4e:	4a96      	ldr	r2, [pc, #600]	@ (80010a8 <ScrollTest+0x31c>)
 8000e50:	4618      	mov	r0, r3
 8000e52:	f001 ff41 	bl	8002cd8 <BSP_LCD_DrawBitmap>
    ss -= (tf + bf + rombitmap.infoHeader.biWidth);
 8000e56:	8a7a      	ldrh	r2, [r7, #18]
 8000e58:	8a3b      	ldrh	r3, [r7, #16]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	4b92      	ldr	r3, [pc, #584]	@ (80010a8 <ScrollTest+0x31c>)
 8000e60:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	4413      	add	r3, r2
 8000e68:	b29b      	uxth	r3, r3
 8000e6a:	8afa      	ldrh	r2, [r7, #22]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	82fb      	strh	r3, [r7, #22]
 8000e70:	e01f      	b.n	8000eb2 <ScrollTest+0x126>
  }
  else
  { /* vertical display */
    tf = 12; bf = 16;
 8000e72:	230c      	movs	r3, #12
 8000e74:	827b      	strh	r3, [r7, #18]
 8000e76:	2310      	movs	r3, #16
 8000e78:	823b      	strh	r3, [r7, #16]
    BSP_LCD_DrawBitmap((BSP_LCD_GetXSize() - rombitmap.infoHeader.biWidth) / 2, tf, (uint8_t *)&rombitmap);
 8000e7a:	f001 fcc7 	bl	800280c <BSP_LCD_GetXSize>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	461a      	mov	r2, r3
 8000e82:	4b89      	ldr	r3, [pc, #548]	@ (80010a8 <ScrollTest+0x31c>)
 8000e84:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	085b      	lsrs	r3, r3, #1
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	8a79      	ldrh	r1, [r7, #18]
 8000e90:	4a85      	ldr	r2, [pc, #532]	@ (80010a8 <ScrollTest+0x31c>)
 8000e92:	4618      	mov	r0, r3
 8000e94:	f001 ff20 	bl	8002cd8 <BSP_LCD_DrawBitmap>
    ss -= (tf + bf + rombitmap.infoHeader.biHeight);
 8000e98:	8a7a      	ldrh	r2, [r7, #18]
 8000e9a:	8a3b      	ldrh	r3, [r7, #16]
 8000e9c:	4413      	add	r3, r2
 8000e9e:	b29a      	uxth	r2, r3
 8000ea0:	4b81      	ldr	r3, [pc, #516]	@ (80010a8 <ScrollTest+0x31c>)
 8000ea2:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4413      	add	r3, r2
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	8afa      	ldrh	r2, [r7, #22]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	82fb      	strh	r3, [r7, #22]
  }
  i = 0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	81fb      	strh	r3, [r7, #14]
  while(i < ss)
 8000eb6:	e00f      	b.n	8000ed8 <ScrollTest+0x14c>
  {
    Delay(20);
 8000eb8:	2014      	movs	r0, #20
 8000eba:	f002 ffa3 	bl	8003e04 <HAL_Delay>
    BSP_LCD_Scroll(i, tf, bf);
 8000ebe:	8a3a      	ldrh	r2, [r7, #16]
 8000ec0:	8a79      	ldrh	r1, [r7, #18]
 8000ec2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f002 f930 	bl	800312c <BSP_LCD_Scroll>
    i++;
 8000ecc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	81fb      	strh	r3, [r7, #14]
  while(i < ss)
 8000ed8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000edc:	8afb      	ldrh	r3, [r7, #22]
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	dbea      	blt.n	8000eb8 <ScrollTest+0x12c>
  }
  do
  {
    i--;
 8000ee2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	3b01      	subs	r3, #1
 8000eea:	b29b      	uxth	r3, r3
 8000eec:	81fb      	strh	r3, [r7, #14]
    Delay(20);
 8000eee:	2014      	movs	r0, #20
 8000ef0:	f002 ff88 	bl	8003e04 <HAL_Delay>
    BSP_LCD_Scroll(i, tf, bf);
 8000ef4:	8a3a      	ldrh	r2, [r7, #16]
 8000ef6:	8a79      	ldrh	r1, [r7, #18]
 8000ef8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f002 f915 	bl	800312c <BSP_LCD_Scroll>
  } while(i > 0);
 8000f02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	dceb      	bgt.n	8000ee2 <ScrollTest+0x156>

  Delay(1000);
 8000f0a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f0e:	f002 ff79 	bl	8003e04 <HAL_Delay>

  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000f12:	2000      	movs	r0, #0
 8000f14:	f001 fc92 	bl	800283c <BSP_LCD_SetTextColor>
  if(o == 0)
 8000f18:	8abb      	ldrh	r3, [r7, #20]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d131      	bne.n	8000f82 <ScrollTest+0x1f6>
  { /* horizontal display */
    BSP_LCD_FillRect(tf, (BSP_LCD_GetYSize() - rombitmap.infoHeader.biHeight) / 2, rombitmap.infoHeader.biWidth, rombitmap.infoHeader.biHeight);
 8000f1e:	f001 fc81 	bl	8002824 <BSP_LCD_GetYSize>
 8000f22:	4603      	mov	r3, r0
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b60      	ldr	r3, [pc, #384]	@ (80010a8 <ScrollTest+0x31c>)
 8000f28:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	085b      	lsrs	r3, r3, #1
 8000f30:	b299      	uxth	r1, r3
 8000f32:	4b5d      	ldr	r3, [pc, #372]	@ (80010a8 <ScrollTest+0x31c>)
 8000f34:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	4b5b      	ldr	r3, [pc, #364]	@ (80010a8 <ScrollTest+0x31c>)
 8000f3c:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	8a78      	ldrh	r0, [r7, #18]
 8000f44:	f001 ff12 	bl	8002d6c <BSP_LCD_FillRect>
    BSP_LCD_DrawBitmap(BSP_LCD_GetXSize() - rombitmap.infoHeader.biWidth - bf, (BSP_LCD_GetYSize() - rombitmap.infoHeader.biHeight) / 2, (uint8_t *)&rombitmap);
 8000f48:	f001 fc60 	bl	800280c <BSP_LCD_GetXSize>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4b55      	ldr	r3, [pc, #340]	@ (80010a8 <ScrollTest+0x31c>)
 8000f52:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	8a3b      	ldrh	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	b29c      	uxth	r4, r3
 8000f62:	f001 fc5f 	bl	8002824 <BSP_LCD_GetYSize>
 8000f66:	4603      	mov	r3, r0
 8000f68:	461a      	mov	r2, r3
 8000f6a:	4b4f      	ldr	r3, [pc, #316]	@ (80010a8 <ScrollTest+0x31c>)
 8000f6c:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	085b      	lsrs	r3, r3, #1
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	4a4c      	ldr	r2, [pc, #304]	@ (80010a8 <ScrollTest+0x31c>)
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	f001 feac 	bl	8002cd8 <BSP_LCD_DrawBitmap>
 8000f80:	e030      	b.n	8000fe4 <ScrollTest+0x258>
  }
  else
  { /* vertical display */
    BSP_LCD_FillRect((BSP_LCD_GetXSize() - rombitmap.infoHeader.biWidth) / 2, tf, rombitmap.infoHeader.biWidth, rombitmap.infoHeader.biHeight);
 8000f82:	f001 fc43 	bl	800280c <BSP_LCD_GetXSize>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b47      	ldr	r3, [pc, #284]	@ (80010a8 <ScrollTest+0x31c>)
 8000f8c:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	085b      	lsrs	r3, r3, #1
 8000f94:	b298      	uxth	r0, r3
 8000f96:	4b44      	ldr	r3, [pc, #272]	@ (80010a8 <ScrollTest+0x31c>)
 8000f98:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	4b42      	ldr	r3, [pc, #264]	@ (80010a8 <ScrollTest+0x31c>)
 8000fa0:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	8a79      	ldrh	r1, [r7, #18]
 8000fa8:	f001 fee0 	bl	8002d6c <BSP_LCD_FillRect>
    BSP_LCD_DrawBitmap((BSP_LCD_GetXSize() - rombitmap.infoHeader.biWidth) / 2, BSP_LCD_GetYSize() - rombitmap.infoHeader.biHeight - bf, (uint8_t *)&rombitmap);
 8000fac:	f001 fc2e 	bl	800280c <BSP_LCD_GetXSize>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b3c      	ldr	r3, [pc, #240]	@ (80010a8 <ScrollTest+0x31c>)
 8000fb6:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	085b      	lsrs	r3, r3, #1
 8000fbe:	b29c      	uxth	r4, r3
 8000fc0:	f001 fc30 	bl	8002824 <BSP_LCD_GetYSize>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	4b37      	ldr	r3, [pc, #220]	@ (80010a8 <ScrollTest+0x31c>)
 8000fca:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	8a3b      	ldrh	r3, [r7, #16]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	4a33      	ldr	r2, [pc, #204]	@ (80010a8 <ScrollTest+0x31c>)
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4620      	mov	r0, r4
 8000fe0:	f001 fe7a 	bl	8002cd8 <BSP_LCD_DrawBitmap>
  }
  i = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	81fb      	strh	r3, [r7, #14]
  while(i > 0 - ss)
 8000fe8:	e00f      	b.n	800100a <ScrollTest+0x27e>
  {
    Delay(20);
 8000fea:	2014      	movs	r0, #20
 8000fec:	f002 ff0a 	bl	8003e04 <HAL_Delay>
    BSP_LCD_Scroll(i, tf, bf);
 8000ff0:	8a3a      	ldrh	r2, [r7, #16]
 8000ff2:	8a79      	ldrh	r1, [r7, #18]
 8000ff4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f002 f897 	bl	800312c <BSP_LCD_Scroll>
    i--;
 8000ffe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001002:	b29b      	uxth	r3, r3
 8001004:	3b01      	subs	r3, #1
 8001006:	b29b      	uxth	r3, r3
 8001008:	81fb      	strh	r3, [r7, #14]
  while(i > 0 - ss)
 800100a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800100e:	8afb      	ldrh	r3, [r7, #22]
 8001010:	425b      	negs	r3, r3
 8001012:	429a      	cmp	r2, r3
 8001014:	dce9      	bgt.n	8000fea <ScrollTest+0x25e>
  }
  do
  {
    i++;
 8001016:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800101a:	b29b      	uxth	r3, r3
 800101c:	3301      	adds	r3, #1
 800101e:	b29b      	uxth	r3, r3
 8001020:	81fb      	strh	r3, [r7, #14]
    Delay(20);
 8001022:	2014      	movs	r0, #20
 8001024:	f002 feee 	bl	8003e04 <HAL_Delay>
    BSP_LCD_Scroll(i, tf, bf);
 8001028:	8a3a      	ldrh	r2, [r7, #16]
 800102a:	8a79      	ldrh	r1, [r7, #18]
 800102c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001030:	4618      	mov	r0, r3
 8001032:	f002 f87b 	bl	800312c <BSP_LCD_Scroll>
  } while(i < 0);
 8001036:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800103a:	2b00      	cmp	r3, #0
 800103c:	dbeb      	blt.n	8001016 <ScrollTest+0x28a>

  Delay(1000);
 800103e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001042:	f002 fedf 	bl	8003e04 <HAL_Delay>

  i = -500;
 8001046:	f64f 630c 	movw	r3, #65036	@ 0xfe0c
 800104a:	81fb      	strh	r3, [r7, #14]
  while(i < 500)
 800104c:	e00f      	b.n	800106e <ScrollTest+0x2e2>
  {
    Delay(10);
 800104e:	200a      	movs	r0, #10
 8001050:	f002 fed8 	bl	8003e04 <HAL_Delay>
    BSP_LCD_Scroll(i, tf, bf);
 8001054:	8a3a      	ldrh	r2, [r7, #16]
 8001056:	8a79      	ldrh	r1, [r7, #18]
 8001058:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800105c:	4618      	mov	r0, r3
 800105e:	f002 f865 	bl	800312c <BSP_LCD_Scroll>
    i++;
 8001062:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001066:	b29b      	uxth	r3, r3
 8001068:	3301      	adds	r3, #1
 800106a:	b29b      	uxth	r3, r3
 800106c:	81fb      	strh	r3, [r7, #14]
  while(i < 500)
 800106e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001072:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001076:	dbea      	blt.n	800104e <ScrollTest+0x2c2>
  }

  Delay(1000);
 8001078:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800107c:	f002 fec2 	bl	8003e04 <HAL_Delay>
  BSP_LCD_Scroll(0, 0, 0);
 8001080:	2200      	movs	r2, #0
 8001082:	2100      	movs	r1, #0
 8001084:	2000      	movs	r0, #0
 8001086:	f002 f851 	bl	800312c <BSP_LCD_Scroll>
  ctStartT = GetTime() - ctStartT;
 800108a:	f002 feaf 	bl	8003dec <HAL_GetTick>
 800108e:	4602      	mov	r2, r0
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	60bb      	str	r3, [r7, #8]
  return ctStartT;
 8001096:	68bb      	ldr	r3, [r7, #8]
}
 8001098:	4618      	mov	r0, r3
 800109a:	371c      	adds	r7, #28
 800109c:	46bd      	mov	sp, r7
 800109e:	bd90      	pop	{r4, r7, pc}
 80010a0:	24000000 	.word	0x24000000
 80010a4:	24000008 	.word	0x24000008
 80010a8:	0800dfa0 	.word	0x0800dfa0

080010ac <ReadPixelTest>:

//-----------------------------------------------------------------------------
#if READ_TEST == 1
uint32_t ReadPixelTest(uint32_t n)
{
 80010ac:	b590      	push	{r4, r7, lr}
 80010ae:	b08b      	sub	sp, #44	@ 0x2c
 80010b0:	af02      	add	r7, sp, #8
 80010b2:	6078      	str	r0, [r7, #4]
  uint16_t x, y, x0, y0, xsize, ysize;
  uint32_t error = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61bb      	str	r3, [r7, #24]

  x0 = 20;
 80010b8:	2314      	movs	r3, #20
 80010ba:	82fb      	strh	r3, [r7, #22]
  y0 =  5;
 80010bc:	2305      	movs	r3, #5
 80010be:	82bb      	strh	r3, [r7, #20]
  xsize = rombitmap.infoHeader.biWidth;
 80010c0:	4b47      	ldr	r3, [pc, #284]	@ (80011e0 <ReadPixelTest+0x134>)
 80010c2:	f8d3 3012 	ldr.w	r3, [r3, #18]
 80010c6:	827b      	strh	r3, [r7, #18]
  ysize = rombitmap.infoHeader.biHeight;
 80010c8:	4b45      	ldr	r3, [pc, #276]	@ (80011e0 <ReadPixelTest+0x134>)
 80010ca:	f8d3 3016 	ldr.w	r3, [r3, #22]
 80010ce:	823b      	strh	r3, [r7, #16]

  /* Draw bitmap */
  BSP_LCD_DrawBitmap(x0, y0, (uint8_t *)&rombitmap);
 80010d0:	8ab9      	ldrh	r1, [r7, #20]
 80010d2:	8afb      	ldrh	r3, [r7, #22]
 80010d4:	4a42      	ldr	r2, [pc, #264]	@ (80011e0 <ReadPixelTest+0x134>)
 80010d6:	4618      	mov	r0, r3
 80010d8:	f001 fdfe 	bl	8002cd8 <BSP_LCD_DrawBitmap>

  /* Read bitmap (BSP_LCD_ReadPixel) */
  uint32_t ctStartT = GetTime();
 80010dc:	f002 fe86 	bl	8003dec <HAL_GetTick>
 80010e0:	60f8      	str	r0, [r7, #12]
  while(n--)
 80010e2:	e028      	b.n	8001136 <ReadPixelTest+0x8a>
    for(y = 0; y < ysize; y++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	83bb      	strh	r3, [r7, #28]
 80010e8:	e021      	b.n	800112e <ReadPixelTest+0x82>
      for(x = 0; x < xsize; x++)
 80010ea:	2300      	movs	r3, #0
 80010ec:	83fb      	strh	r3, [r7, #30]
 80010ee:	e017      	b.n	8001120 <ReadPixelTest+0x74>
        bitmap[y * xsize + x] = BSP_LCD_ReadPixel(x0 + x, y0 + y);
 80010f0:	8afa      	ldrh	r2, [r7, #22]
 80010f2:	8bfb      	ldrh	r3, [r7, #30]
 80010f4:	4413      	add	r3, r2
 80010f6:	b298      	uxth	r0, r3
 80010f8:	8aba      	ldrh	r2, [r7, #20]
 80010fa:	8bbb      	ldrh	r3, [r7, #28]
 80010fc:	4413      	add	r3, r2
 80010fe:	b299      	uxth	r1, r3
 8001100:	8bbb      	ldrh	r3, [r7, #28]
 8001102:	8a7a      	ldrh	r2, [r7, #18]
 8001104:	fb03 f202 	mul.w	r2, r3, r2
 8001108:	8bfb      	ldrh	r3, [r7, #30]
 800110a:	18d4      	adds	r4, r2, r3
 800110c:	f001 ffb8 	bl	8003080 <BSP_LCD_ReadPixel>
 8001110:	4603      	mov	r3, r0
 8001112:	461a      	mov	r2, r3
 8001114:	4b33      	ldr	r3, [pc, #204]	@ (80011e4 <ReadPixelTest+0x138>)
 8001116:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
      for(x = 0; x < xsize; x++)
 800111a:	8bfb      	ldrh	r3, [r7, #30]
 800111c:	3301      	adds	r3, #1
 800111e:	83fb      	strh	r3, [r7, #30]
 8001120:	8bfa      	ldrh	r2, [r7, #30]
 8001122:	8a7b      	ldrh	r3, [r7, #18]
 8001124:	429a      	cmp	r2, r3
 8001126:	d3e3      	bcc.n	80010f0 <ReadPixelTest+0x44>
    for(y = 0; y < ysize; y++)
 8001128:	8bbb      	ldrh	r3, [r7, #28]
 800112a:	3301      	adds	r3, #1
 800112c:	83bb      	strh	r3, [r7, #28]
 800112e:	8bba      	ldrh	r2, [r7, #28]
 8001130:	8a3b      	ldrh	r3, [r7, #16]
 8001132:	429a      	cmp	r2, r3
 8001134:	d3d9      	bcc.n	80010ea <ReadPixelTest+0x3e>
  while(n--)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	1e5a      	subs	r2, r3, #1
 800113a:	607a      	str	r2, [r7, #4]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1d1      	bne.n	80010e4 <ReadPixelTest+0x38>
  ctStartT = GetTime() - ctStartT;
 8001140:	f002 fe54 	bl	8003dec <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	60fb      	str	r3, [r7, #12]

  /* Check the read error */
  for(y = 0; y < ysize; y++)
 800114c:	2300      	movs	r3, #0
 800114e:	83bb      	strh	r3, [r7, #28]
 8001150:	e029      	b.n	80011a6 <ReadPixelTest+0xfa>
    for(x = 0; x < xsize; x++)
 8001152:	2300      	movs	r3, #0
 8001154:	83fb      	strh	r3, [r7, #30]
 8001156:	e01f      	b.n	8001198 <ReadPixelTest+0xec>
    {
      if(bitmap[y * xsize + x] != rombitmap.data[(ysize - 1 - y) * xsize + x])
 8001158:	8bbb      	ldrh	r3, [r7, #28]
 800115a:	8a7a      	ldrh	r2, [r7, #18]
 800115c:	fb03 f202 	mul.w	r2, r3, r2
 8001160:	8bfb      	ldrh	r3, [r7, #30]
 8001162:	4413      	add	r3, r2
 8001164:	4a1f      	ldr	r2, [pc, #124]	@ (80011e4 <ReadPixelTest+0x138>)
 8001166:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800116a:	8a3b      	ldrh	r3, [r7, #16]
 800116c:	1e59      	subs	r1, r3, #1
 800116e:	8bbb      	ldrh	r3, [r7, #28]
 8001170:	1acb      	subs	r3, r1, r3
 8001172:	8a79      	ldrh	r1, [r7, #18]
 8001174:	fb03 f101 	mul.w	r1, r3, r1
 8001178:	8bfb      	ldrh	r3, [r7, #30]
 800117a:	440b      	add	r3, r1
 800117c:	4918      	ldr	r1, [pc, #96]	@ (80011e0 <ReadPixelTest+0x134>)
 800117e:	3318      	adds	r3, #24
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	440b      	add	r3, r1
 8001184:	88db      	ldrh	r3, [r3, #6]
 8001186:	b29b      	uxth	r3, r3
 8001188:	429a      	cmp	r2, r3
 800118a:	d002      	beq.n	8001192 <ReadPixelTest+0xe6>
        error++;
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	3301      	adds	r3, #1
 8001190:	61bb      	str	r3, [r7, #24]
    for(x = 0; x < xsize; x++)
 8001192:	8bfb      	ldrh	r3, [r7, #30]
 8001194:	3301      	adds	r3, #1
 8001196:	83fb      	strh	r3, [r7, #30]
 8001198:	8bfa      	ldrh	r2, [r7, #30]
 800119a:	8a7b      	ldrh	r3, [r7, #18]
 800119c:	429a      	cmp	r2, r3
 800119e:	d3db      	bcc.n	8001158 <ReadPixelTest+0xac>
  for(y = 0; y < ysize; y++)
 80011a0:	8bbb      	ldrh	r3, [r7, #28]
 80011a2:	3301      	adds	r3, #1
 80011a4:	83bb      	strh	r3, [r7, #28]
 80011a6:	8bba      	ldrh	r2, [r7, #28]
 80011a8:	8a3b      	ldrh	r3, [r7, #16]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d3d1      	bcc.n	8001152 <ReadPixelTest+0xa6>
    }

  if(error)
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d004      	beq.n	80011be <ReadPixelTest+0x112>
    printf("ReadPixelTest error: %d\r\n", (int)error);
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	4619      	mov	r1, r3
 80011b8:	480b      	ldr	r0, [pc, #44]	@ (80011e8 <ReadPixelTest+0x13c>)
 80011ba:	f008 f809 	bl	80091d0 <iprintf>

  BSP_LCD_DrawRGB16Image(x0 + 45, y0 + 10, xsize, ysize, &bitmap[0]);
 80011be:	8afb      	ldrh	r3, [r7, #22]
 80011c0:	332d      	adds	r3, #45	@ 0x2d
 80011c2:	b298      	uxth	r0, r3
 80011c4:	8abb      	ldrh	r3, [r7, #20]
 80011c6:	330a      	adds	r3, #10
 80011c8:	b299      	uxth	r1, r3
 80011ca:	8a3b      	ldrh	r3, [r7, #16]
 80011cc:	8a7a      	ldrh	r2, [r7, #18]
 80011ce:	4c05      	ldr	r4, [pc, #20]	@ (80011e4 <ReadPixelTest+0x138>)
 80011d0:	9400      	str	r4, [sp, #0]
 80011d2:	f001 ff6b 	bl	80030ac <BSP_LCD_DrawRGB16Image>
  return(ctStartT);
 80011d6:	68fb      	ldr	r3, [r7, #12]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3724      	adds	r7, #36	@ 0x24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd90      	pop	{r4, r7, pc}
 80011e0:	0800dfa0 	.word	0x0800dfa0
 80011e4:	2400011c 	.word	0x2400011c
 80011e8:	0800a088 	.word	0x0800a088

080011ec <ReadImageTest>:

//-----------------------------------------------------------------------------
uint32_t ReadImageTest(uint32_t n)
{
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b08b      	sub	sp, #44	@ 0x2c
 80011f0:	af02      	add	r7, sp, #8
 80011f2:	6078      	str	r0, [r7, #4]
  uint16_t x, y, x0, y0, xsize, ysize;
  uint32_t error = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61bb      	str	r3, [r7, #24]

  x0 = 20;
 80011f8:	2314      	movs	r3, #20
 80011fa:	82fb      	strh	r3, [r7, #22]
  y0 =  5;
 80011fc:	2305      	movs	r3, #5
 80011fe:	82bb      	strh	r3, [r7, #20]
  xsize = rombitmap.infoHeader.biWidth;
 8001200:	4b37      	ldr	r3, [pc, #220]	@ (80012e0 <ReadImageTest+0xf4>)
 8001202:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8001206:	827b      	strh	r3, [r7, #18]
  ysize = rombitmap.infoHeader.biHeight;
 8001208:	4b35      	ldr	r3, [pc, #212]	@ (80012e0 <ReadImageTest+0xf4>)
 800120a:	f8d3 3016 	ldr.w	r3, [r3, #22]
 800120e:	823b      	strh	r3, [r7, #16]

  /* Draw bitmap */
  BSP_LCD_DrawBitmap(x0, y0, (uint8_t *)&rombitmap);
 8001210:	8ab9      	ldrh	r1, [r7, #20]
 8001212:	8afb      	ldrh	r3, [r7, #22]
 8001214:	4a32      	ldr	r2, [pc, #200]	@ (80012e0 <ReadImageTest+0xf4>)
 8001216:	4618      	mov	r0, r3
 8001218:	f001 fd5e 	bl	8002cd8 <BSP_LCD_DrawBitmap>

  /* Read bitmap (BSP_LCD_ReadRGB16Image) */
  uint32_t ctStartT = GetTime();
 800121c:	f002 fde6 	bl	8003dec <HAL_GetTick>
 8001220:	60f8      	str	r0, [r7, #12]
  while(n--)
 8001222:	e007      	b.n	8001234 <ReadImageTest+0x48>
    BSP_LCD_ReadRGB16Image(x0, y0, xsize, ysize, &bitmap[0]);
 8001224:	8a3b      	ldrh	r3, [r7, #16]
 8001226:	8a7a      	ldrh	r2, [r7, #18]
 8001228:	8ab9      	ldrh	r1, [r7, #20]
 800122a:	8af8      	ldrh	r0, [r7, #22]
 800122c:	4c2d      	ldr	r4, [pc, #180]	@ (80012e4 <ReadImageTest+0xf8>)
 800122e:	9400      	str	r4, [sp, #0]
 8001230:	f001 ff5c 	bl	80030ec <BSP_LCD_ReadRGB16Image>
  while(n--)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	1e5a      	subs	r2, r3, #1
 8001238:	607a      	str	r2, [r7, #4]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1f2      	bne.n	8001224 <ReadImageTest+0x38>
  ctStartT = GetTime() - ctStartT;
 800123e:	f002 fdd5 	bl	8003dec <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	60fb      	str	r3, [r7, #12]

  /* Check the read error */
  for(y = 0; y < ysize; y++)
 800124a:	2300      	movs	r3, #0
 800124c:	83bb      	strh	r3, [r7, #28]
 800124e:	e029      	b.n	80012a4 <ReadImageTest+0xb8>
    for(x = 0; x < xsize; x++)
 8001250:	2300      	movs	r3, #0
 8001252:	83fb      	strh	r3, [r7, #30]
 8001254:	e01f      	b.n	8001296 <ReadImageTest+0xaa>
    {
      if(bitmap[y * xsize + x] != rombitmap.data[(ysize - 1 - y) * xsize + x])
 8001256:	8bbb      	ldrh	r3, [r7, #28]
 8001258:	8a7a      	ldrh	r2, [r7, #18]
 800125a:	fb03 f202 	mul.w	r2, r3, r2
 800125e:	8bfb      	ldrh	r3, [r7, #30]
 8001260:	4413      	add	r3, r2
 8001262:	4a20      	ldr	r2, [pc, #128]	@ (80012e4 <ReadImageTest+0xf8>)
 8001264:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001268:	8a3b      	ldrh	r3, [r7, #16]
 800126a:	1e59      	subs	r1, r3, #1
 800126c:	8bbb      	ldrh	r3, [r7, #28]
 800126e:	1acb      	subs	r3, r1, r3
 8001270:	8a79      	ldrh	r1, [r7, #18]
 8001272:	fb03 f101 	mul.w	r1, r3, r1
 8001276:	8bfb      	ldrh	r3, [r7, #30]
 8001278:	440b      	add	r3, r1
 800127a:	4919      	ldr	r1, [pc, #100]	@ (80012e0 <ReadImageTest+0xf4>)
 800127c:	3318      	adds	r3, #24
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	440b      	add	r3, r1
 8001282:	88db      	ldrh	r3, [r3, #6]
 8001284:	b29b      	uxth	r3, r3
 8001286:	429a      	cmp	r2, r3
 8001288:	d002      	beq.n	8001290 <ReadImageTest+0xa4>
        error++;
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	3301      	adds	r3, #1
 800128e:	61bb      	str	r3, [r7, #24]
    for(x = 0; x < xsize; x++)
 8001290:	8bfb      	ldrh	r3, [r7, #30]
 8001292:	3301      	adds	r3, #1
 8001294:	83fb      	strh	r3, [r7, #30]
 8001296:	8bfa      	ldrh	r2, [r7, #30]
 8001298:	8a7b      	ldrh	r3, [r7, #18]
 800129a:	429a      	cmp	r2, r3
 800129c:	d3db      	bcc.n	8001256 <ReadImageTest+0x6a>
  for(y = 0; y < ysize; y++)
 800129e:	8bbb      	ldrh	r3, [r7, #28]
 80012a0:	3301      	adds	r3, #1
 80012a2:	83bb      	strh	r3, [r7, #28]
 80012a4:	8bba      	ldrh	r2, [r7, #28]
 80012a6:	8a3b      	ldrh	r3, [r7, #16]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d3d1      	bcc.n	8001250 <ReadImageTest+0x64>
    }

  if(error)
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d004      	beq.n	80012bc <ReadImageTest+0xd0>
    printf("ReadImageTest error: %d\r\n", (int)error);
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	4619      	mov	r1, r3
 80012b6:	480c      	ldr	r0, [pc, #48]	@ (80012e8 <ReadImageTest+0xfc>)
 80012b8:	f007 ff8a 	bl	80091d0 <iprintf>

  BSP_LCD_DrawRGB16Image(x0 - 15, y0 + 20, xsize, ysize, &bitmap[0]);
 80012bc:	8afb      	ldrh	r3, [r7, #22]
 80012be:	3b0f      	subs	r3, #15
 80012c0:	b298      	uxth	r0, r3
 80012c2:	8abb      	ldrh	r3, [r7, #20]
 80012c4:	3314      	adds	r3, #20
 80012c6:	b299      	uxth	r1, r3
 80012c8:	8a3b      	ldrh	r3, [r7, #16]
 80012ca:	8a7a      	ldrh	r2, [r7, #18]
 80012cc:	4c05      	ldr	r4, [pc, #20]	@ (80012e4 <ReadImageTest+0xf8>)
 80012ce:	9400      	str	r4, [sp, #0]
 80012d0:	f001 feec 	bl	80030ac <BSP_LCD_DrawRGB16Image>
  return(ctStartT);
 80012d4:	68fb      	ldr	r3, [r7, #12]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3724      	adds	r7, #36	@ 0x24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd90      	pop	{r4, r7, pc}
 80012de:	bf00      	nop
 80012e0:	0800dfa0 	.word	0x0800dfa0
 80012e4:	2400011c 	.word	0x2400011c
 80012e8:	0800a0a4 	.word	0x0800a0a4

080012ec <mainApp>:
#endif /* #if READ_TEST == 1 */
#endif /* #if BITMAP_TEST == 1 */

//-----------------------------------------------------------------------------
void mainApp(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
  #endif
  #endif

  uint32_t t;

  Delay(300);
 80012f2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80012f6:	f002 fd85 	bl	8003e04 <HAL_Delay>

  BSP_LCD_Init();
 80012fa:	f001 fa67 	bl	80027cc <BSP_LCD_Init>

  t = random();
 80012fe:	f007 fe67 	bl	8008fd0 <random>
 8001302:	4603      	mov	r3, r0
 8001304:	607b      	str	r3, [r7, #4]

  Delay(100);
 8001306:	2064      	movs	r0, #100	@ 0x64
 8001308:	f002 fd7c 	bl	8003e04 <HAL_Delay>
  printf("\r\nDisplay ID = %X\r\n", (unsigned int)BSP_LCD_ReadID());
 800130c:	f001 feac 	bl	8003068 <BSP_LCD_ReadID>
 8001310:	4603      	mov	r3, r0
 8001312:	4619      	mov	r1, r3
 8001314:	4899      	ldr	r0, [pc, #612]	@ (800157c <mainApp+0x290>)
 8001316:	f007 ff5b 	bl	80091d0 <iprintf>
  Delay(100);
 800131a:	2064      	movs	r0, #100	@ 0x64
 800131c:	f002 fd72 	bl	8003e04 <HAL_Delay>

  while(1)
  {
    #ifndef  __CC_ARM
    _impure_ptr->_r48->_rand_next = 0;
 8001320:	4b97      	ldr	r3, [pc, #604]	@ (8001580 <mainApp+0x294>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	f04f 0300 	mov.w	r3, #0
 800132e:	e9c1 2304 	strd	r2, r3, [r1, #16]
    #endif

    Delay(100);
 8001332:	2064      	movs	r0, #100	@ 0x64
 8001334:	f002 fd66 	bl	8003e04 <HAL_Delay>
    t = 300;
 8001338:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800133c:	607b      	str	r3, [r7, #4]
    POWERMETER_START;
    Delay(t);
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f002 fd60 	bl	8003e04 <HAL_Delay>
    POWERMETER_STOP;
    POWERMETER_REF;
    printf("Delay 300\r\n");
 8001344:	488f      	ldr	r0, [pc, #572]	@ (8001584 <mainApp+0x298>)
 8001346:	f007 ffab 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 800134a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800134e:	f002 fd59 	bl	8003e04 <HAL_Delay>

    POWERMETER_START;
    t = ClearTest(10);
 8001352:	200a      	movs	r0, #10
 8001354:	f7ff f9c2 	bl	80006dc <ClearTest>
 8001358:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Clear Test (10x): %d ms", (int)t);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4619      	mov	r1, r3
 800135e:	488a      	ldr	r0, [pc, #552]	@ (8001588 <mainApp+0x29c>)
 8001360:	f007 ff36 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 8001364:	200a      	movs	r0, #10
 8001366:	f002 fd4d 	bl	8003e04 <HAL_Delay>
 800136a:	4888      	ldr	r0, [pc, #544]	@ (800158c <mainApp+0x2a0>)
 800136c:	f007 ff98 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 8001370:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001374:	f002 fd46 	bl	8003e04 <HAL_Delay>

    POWERMETER_START;
    t = PixelTest(100000);
 8001378:	4885      	ldr	r0, [pc, #532]	@ (8001590 <mainApp+0x2a4>)
 800137a:	f7ff f9cc 	bl	8000716 <PixelTest>
 800137e:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Pixel Test (100000 pixel): %d ms", (int)t);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4619      	mov	r1, r3
 8001384:	4883      	ldr	r0, [pc, #524]	@ (8001594 <mainApp+0x2a8>)
 8001386:	f007 ff23 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 800138a:	200a      	movs	r0, #10
 800138c:	f002 fd3a 	bl	8003e04 <HAL_Delay>
 8001390:	487e      	ldr	r0, [pc, #504]	@ (800158c <mainApp+0x2a0>)
 8001392:	f007 ff85 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 8001396:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800139a:	f002 fd33 	bl	8003e04 <HAL_Delay>

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 800139e:	2000      	movs	r0, #0
 80013a0:	f001 fa88 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = LineTest(1000);
 80013a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013a8:	f7ff f9f0 	bl	800078c <LineTest>
 80013ac:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Line Test (1000 lines): %d ms", (int)t);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4619      	mov	r1, r3
 80013b2:	4879      	ldr	r0, [pc, #484]	@ (8001598 <mainApp+0x2ac>)
 80013b4:	f007 ff0c 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 80013b8:	200a      	movs	r0, #10
 80013ba:	f002 fd23 	bl	8003e04 <HAL_Delay>
 80013be:	4873      	ldr	r0, [pc, #460]	@ (800158c <mainApp+0x2a0>)
 80013c0:	f007 ff6e 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 80013c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013c8:	f002 fd1c 	bl	8003e04 <HAL_Delay>

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 80013cc:	2000      	movs	r0, #0
 80013ce:	f001 fa71 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = FillRectTest(250);
 80013d2:	20fa      	movs	r0, #250	@ 0xfa
 80013d4:	f7ff fa31 	bl	800083a <FillRectTest>
 80013d8:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Fill Rect Test (250 rect): %d ms", (int)t);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4619      	mov	r1, r3
 80013de:	486f      	ldr	r0, [pc, #444]	@ (800159c <mainApp+0x2b0>)
 80013e0:	f007 fef6 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 80013e4:	200a      	movs	r0, #10
 80013e6:	f002 fd0d 	bl	8003e04 <HAL_Delay>
 80013ea:	4868      	ldr	r0, [pc, #416]	@ (800158c <mainApp+0x2a0>)
 80013ec:	f007 ff58 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 80013f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013f4:	f002 fd06 	bl	8003e04 <HAL_Delay>

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 80013f8:	2000      	movs	r0, #0
 80013fa:	f001 fa5b 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = CircleTest(1000);
 80013fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001402:	f7ff fb1d 	bl	8000a40 <CircleTest>
 8001406:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Circle Test (1000 circles): %d ms", (int)t);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4619      	mov	r1, r3
 800140c:	4864      	ldr	r0, [pc, #400]	@ (80015a0 <mainApp+0x2b4>)
 800140e:	f007 fedf 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 8001412:	200a      	movs	r0, #10
 8001414:	f002 fcf6 	bl	8003e04 <HAL_Delay>
 8001418:	485c      	ldr	r0, [pc, #368]	@ (800158c <mainApp+0x2a0>)
 800141a:	f007 ff41 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 800141e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001422:	f002 fcef 	bl	8003e04 <HAL_Delay>

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001426:	2000      	movs	r0, #0
 8001428:	f001 fa44 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = FillCircleTest(250);
 800142c:	20fa      	movs	r0, #250	@ 0xfa
 800142e:	f7ff fb73 	bl	8000b18 <FillCircleTest>
 8001432:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Fill Circle Test (250 circles): %d ms", (int)t);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4619      	mov	r1, r3
 8001438:	485a      	ldr	r0, [pc, #360]	@ (80015a4 <mainApp+0x2b8>)
 800143a:	f007 fec9 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 800143e:	200a      	movs	r0, #10
 8001440:	f002 fce0 	bl	8003e04 <HAL_Delay>
 8001444:	4851      	ldr	r0, [pc, #324]	@ (800158c <mainApp+0x2a0>)
 8001446:	f007 ff2b 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 800144a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800144e:	f002 fcd9 	bl	8003e04 <HAL_Delay>

    #if BITMAP_TEST == 1
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001452:	2000      	movs	r0, #0
 8001454:	f001 fa2e 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = CharTest(5000);
 8001458:	f241 3088 	movw	r0, #5000	@ 0x1388
 800145c:	f7ff fa4e 	bl	80008fc <CharTest>
 8001460:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Char Test (5000 char): %d ms", (int)t);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4619      	mov	r1, r3
 8001466:	4850      	ldr	r0, [pc, #320]	@ (80015a8 <mainApp+0x2bc>)
 8001468:	f007 feb2 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 800146c:	200a      	movs	r0, #10
 800146e:	f002 fcc9 	bl	8003e04 <HAL_Delay>
 8001472:	4846      	ldr	r0, [pc, #280]	@ (800158c <mainApp+0x2a0>)
 8001474:	f007 ff14 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 8001478:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800147c:	f002 fcc2 	bl	8003e04 <HAL_Delay>

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001480:	2000      	movs	r0, #0
 8001482:	f001 fa17 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = BitmapTest(100);
 8001486:	2064      	movs	r0, #100	@ 0x64
 8001488:	f7ff fc3a 	bl	8000d00 <BitmapTest>
 800148c:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Bitmap Test (100 bitmap): %d ms", (int)t);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4619      	mov	r1, r3
 8001492:	4846      	ldr	r0, [pc, #280]	@ (80015ac <mainApp+0x2c0>)
 8001494:	f007 fe9c 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 8001498:	200a      	movs	r0, #10
 800149a:	f002 fcb3 	bl	8003e04 <HAL_Delay>
 800149e:	483b      	ldr	r0, [pc, #236]	@ (800158c <mainApp+0x2a0>)
 80014a0:	f007 fefe 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 80014a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014a8:	f002 fcac 	bl	8003e04 <HAL_Delay>

    #if READ_TEST == 1
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 80014ac:	2000      	movs	r0, #0
 80014ae:	f001 fa01 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = ReadPixelTest(20);
 80014b2:	2014      	movs	r0, #20
 80014b4:	f7ff fdfa 	bl	80010ac <ReadPixelTest>
 80014b8:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("ReadPixel Test (20x bitmap read): %d ms", (int)t);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4619      	mov	r1, r3
 80014be:	483c      	ldr	r0, [pc, #240]	@ (80015b0 <mainApp+0x2c4>)
 80014c0:	f007 fe86 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 80014c4:	200a      	movs	r0, #10
 80014c6:	f002 fc9d 	bl	8003e04 <HAL_Delay>
 80014ca:	4830      	ldr	r0, [pc, #192]	@ (800158c <mainApp+0x2a0>)
 80014cc:	f007 fee8 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 80014d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014d4:	f002 fc96 	bl	8003e04 <HAL_Delay>

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 80014d8:	2000      	movs	r0, #0
 80014da:	f001 f9eb 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = ReadImageTest(20);
 80014de:	2014      	movs	r0, #20
 80014e0:	f7ff fe84 	bl	80011ec <ReadImageTest>
 80014e4:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("ReadImage Test (20x bitmap read): %d ms", (int)t);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4619      	mov	r1, r3
 80014ea:	4832      	ldr	r0, [pc, #200]	@ (80015b4 <mainApp+0x2c8>)
 80014ec:	f007 fe70 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 80014f0:	200a      	movs	r0, #10
 80014f2:	f002 fc87 	bl	8003e04 <HAL_Delay>
 80014f6:	4825      	ldr	r0, [pc, #148]	@ (800158c <mainApp+0x2a0>)
 80014f8:	f007 fed2 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 80014fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001500:	f002 fc80 	bl	8003e04 <HAL_Delay>
    #endif

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001504:	2000      	movs	r0, #0
 8001506:	f001 f9d5 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = ScrollTest(0);
 800150a:	2000      	movs	r0, #0
 800150c:	f7ff fc3e 	bl	8000d8c <ScrollTest>
 8001510:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Scroll Test: %d ms", (int)t);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4619      	mov	r1, r3
 8001516:	4828      	ldr	r0, [pc, #160]	@ (80015b8 <mainApp+0x2cc>)
 8001518:	f007 fe5a 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 800151c:	200a      	movs	r0, #10
 800151e:	f002 fc71 	bl	8003e04 <HAL_Delay>
 8001522:	481a      	ldr	r0, [pc, #104]	@ (800158c <mainApp+0x2a0>)
 8001524:	f007 febc 	bl	80092a0 <puts>
    Delay(DELAY_CHAPTER);
 8001528:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800152c:	f002 fc6a 	bl	8003e04 <HAL_Delay>

    #endif /* #if BITMAP_TEST == 1 */

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001530:	2000      	movs	r0, #0
 8001532:	f001 f9bf 	bl	80028b4 <BSP_LCD_Clear>
    POWERMETER_START;
    t = ColorTest();
 8001536:	f7ff fb5b 	bl	8000bf0 <ColorTest>
 800153a:	6078      	str	r0, [r7, #4]
    POWERMETER_STOP;
    printf("Color Test: %d ms", (int)t);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4619      	mov	r1, r3
 8001540:	481e      	ldr	r0, [pc, #120]	@ (80015bc <mainApp+0x2d0>)
 8001542:	f007 fe45 	bl	80091d0 <iprintf>
    POWERMETER_PRINT;
 8001546:	200a      	movs	r0, #10
 8001548:	f002 fc5c 	bl	8003e04 <HAL_Delay>
 800154c:	480f      	ldr	r0, [pc, #60]	@ (800158c <mainApp+0x2a0>)
 800154e:	f007 fea7 	bl	80092a0 <puts>
    Delay(3 * DELAY_CHAPTER);
 8001552:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001556:	f002 fc55 	bl	8003e04 <HAL_Delay>

    BSP_LCD_DisplayOff();
 800155a:	f001 fcc1 	bl	8002ee0 <BSP_LCD_DisplayOff>
    Delay(DELAY_CHAPTER);
 800155e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001562:	f002 fc4f 	bl	8003e04 <HAL_Delay>
    BSP_LCD_DisplayOn();
 8001566:	f001 fcb1 	bl	8002ecc <BSP_LCD_DisplayOn>
    Delay(DELAY_CHAPTER);
 800156a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800156e:	f002 fc49 	bl	8003e04 <HAL_Delay>

    printf("\r\n");
 8001572:	4806      	ldr	r0, [pc, #24]	@ (800158c <mainApp+0x2a0>)
 8001574:	f007 fe94 	bl	80092a0 <puts>
    _impure_ptr->_r48->_rand_next = 0;
 8001578:	bf00      	nop
 800157a:	e6d1      	b.n	8001320 <mainApp+0x34>
 800157c:	0800a0c0 	.word	0x0800a0c0
 8001580:	240000b0 	.word	0x240000b0
 8001584:	0800a0d4 	.word	0x0800a0d4
 8001588:	0800a0e0 	.word	0x0800a0e0
 800158c:	0800a0f8 	.word	0x0800a0f8
 8001590:	000186a0 	.word	0x000186a0
 8001594:	0800a0fc 	.word	0x0800a0fc
 8001598:	0800a120 	.word	0x0800a120
 800159c:	0800a140 	.word	0x0800a140
 80015a0:	0800a164 	.word	0x0800a164
 80015a4:	0800a188 	.word	0x0800a188
 80015a8:	0800a1b0 	.word	0x0800a1b0
 80015ac:	0800a1d0 	.word	0x0800a1d0
 80015b0:	0800a1f0 	.word	0x0800a1f0
 80015b4:	0800a218 	.word	0x0800a218
 80015b8:	0800a240 	.word	0x0800a240
 80015bc:	0800a254 	.word	0x0800a254

080015c0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6819      	ldr	r1, [r3, #0]
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	fb03 f203 	mul.w	r2, r3, r3
 80015d6:	4613      	mov	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	4413      	add	r3, r2
 80015dc:	43db      	mvns	r3, r3
 80015de:	ea01 0203 	and.w	r2, r1, r3
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	fb03 f303 	mul.w	r3, r3, r3
 80015e8:	6879      	ldr	r1, [r7, #4]
 80015ea:	fb01 f303 	mul.w	r3, r1, r3
 80015ee:	431a      	orrs	r2, r3
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	601a      	str	r2, [r3, #0]
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <LcdDirRead>:
/* Half duplex and full duplex mode */

//-----------------------------------------------------------------------------
/* Switch from SPI write mode to SPI read mode, read the dummy bits, modify the SPI speed */
void LcdDirRead(uint32_t DummySize)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t RxDummy __attribute__((unused));
  __HAL_SPI_DISABLE(&LCD_SPI_HANDLE);   /* stop SPI */
 8001608:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <LcdDirRead+0x84>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	4b1d      	ldr	r3, [pc, #116]	@ (8001684 <LcdDirRead+0x84>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f022 0201 	bic.w	r2, r2, #1
 8001616:	601a      	str	r2, [r3, #0]
  #if LCD_SPI_MODE == 1
  SPI_1LINE_RX(&LCD_SPI_HANDLE);        /* if half duplex -> change MOSI data direction */
  #endif
  LL_GPIO_SetPinMode(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LL_GPIO_MODE_OUTPUT); /* GPIO mode = output */
 8001618:	2201      	movs	r2, #1
 800161a:	2180      	movs	r1, #128	@ 0x80
 800161c:	481a      	ldr	r0, [pc, #104]	@ (8001688 <LcdDirRead+0x88>)
 800161e:	f7ff ffcf 	bl	80015c0 <LL_GPIO_SetPinMode>
  while(DummySize--)
 8001622:	e009      	b.n	8001638 <LcdDirRead+0x38>
  { /* Dummy pulses */
    HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, 1 - LCD_SPI_DEFSTATE);
 8001624:	2201      	movs	r2, #1
 8001626:	2180      	movs	r1, #128	@ 0x80
 8001628:	4817      	ldr	r0, [pc, #92]	@ (8001688 <LcdDirRead+0x88>)
 800162a:	f002 ff73 	bl	8004514 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LCD_SPI_DEFSTATE);
 800162e:	2200      	movs	r2, #0
 8001630:	2180      	movs	r1, #128	@ 0x80
 8001632:	4815      	ldr	r0, [pc, #84]	@ (8001688 <LcdDirRead+0x88>)
 8001634:	f002 ff6e 	bl	8004514 <HAL_GPIO_WritePin>
  while(DummySize--)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	1e5a      	subs	r2, r3, #1
 800163c:	607a      	str	r2, [r7, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1f0      	bne.n	8001624 <LcdDirRead+0x24>
  }
  LL_GPIO_SetPinMode(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LL_GPIO_MODE_ALTERNATE); /* GPIO mode = alternative */
 8001642:	2202      	movs	r2, #2
 8001644:	2180      	movs	r1, #128	@ 0x80
 8001646:	4810      	ldr	r0, [pc, #64]	@ (8001688 <LcdDirRead+0x88>)
 8001648:	f7ff ffba 	bl	80015c0 <LL_GPIO_SetPinMode>
  #if defined(LCD_SPI_SPD_WRITE) && defined(LCD_SPI_SPD_READ) && (LCD_SPI_SPD_WRITE != LCD_SPI_SPD_READ)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_READ);        /* speed change */
 800164c:	4b0d      	ldr	r3, [pc, #52]	@ (8001684 <LcdDirRead+0x84>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8001656:	4b0b      	ldr	r3, [pc, #44]	@ (8001684 <LcdDirRead+0x84>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800165e:	609a      	str	r2, [r3, #8]
  #endif
  LCD_SPI_RXFIFOCLEAR(LCD_SPI_HANDLE, RxDummy);                 /* RX fifo clear */
 8001660:	e003      	b.n	800166a <LcdDirRead+0x6a>
 8001662:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <LcdDirRead+0x84>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	4b06      	ldr	r3, [pc, #24]	@ (8001684 <LcdDirRead+0x84>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1f4      	bne.n	8001662 <LcdDirRead+0x62>
}
 8001678:	bf00      	nop
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	2400337c 	.word	0x2400337c
 8001688:	58021400 	.word	0x58021400

0800168c <LcdDirWrite>:

//-----------------------------------------------------------------------------
/* Switch from SPI read mode to SPI write mode, modify the SPI speed */
void LcdDirWrite(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  __HAL_SPI_DISABLE(&LCD_SPI_HANDLE);                           /* stop SPI */
 8001690:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <LcdDirWrite+0x34>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <LcdDirWrite+0x34>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f022 0201 	bic.w	r2, r2, #1
 800169e:	601a      	str	r2, [r3, #0]
  #if defined(LCD_SPI_SPD_WRITE) && defined(LCD_SPI_SPD_READ) && (LCD_SPI_SPD_WRITE != LCD_SPI_SPD_READ)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_WRITE);       /* speed change */
 80016a0:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <LcdDirWrite+0x34>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 80016aa:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <LcdDirWrite+0x34>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80016b2:	609a      	str	r2, [r3, #8]
  #endif
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	2400337c 	.word	0x2400337c

080016c4 <LcdSpiMode8>:
#endif /* LCD_SPI_MODE */

//-----------------------------------------------------------------------------
/* Set SPI 8bit mode without HAL_SPI_Init */
static inline void LcdSpiMode8(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  LCD_SPI_SETDATASIZE_8BIT(LCD_SPI_HANDLE);
 80016c8:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <LcdSpiMode8+0x28>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f023 021f 	bic.w	r2, r3, #31
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <LcdSpiMode8+0x28>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f042 0207 	orr.w	r2, r2, #7
 80016da:	609a      	str	r2, [r3, #8]
  LCD_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 80016dc:	4b03      	ldr	r3, [pc, #12]	@ (80016ec <LcdSpiMode8+0x28>)
 80016de:	2207      	movs	r2, #7
 80016e0:	60da      	str	r2, [r3, #12]
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	2400337c 	.word	0x2400337c

080016f0 <LcdSpiMode16>:

/* Set SPI 16bit mode without HAL_SPI_Init */
static inline void LcdSpiMode16(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  LCD_SPI_SETDATASIZE_16BIT(LCD_SPI_HANDLE);
 80016f4:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <LcdSpiMode16+0x28>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	f023 021f 	bic.w	r2, r3, #31
 80016fe:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <LcdSpiMode16+0x28>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f042 020f 	orr.w	r2, r2, #15
 8001706:	609a      	str	r2, [r3, #8]
  LCD_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 8001708:	4b03      	ldr	r3, [pc, #12]	@ (8001718 <LcdSpiMode16+0x28>)
 800170a:	220f      	movs	r2, #15
 800170c:	60da      	str	r2, [r3, #12]
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	2400337c 	.word	0x2400337c

0800171c <LCDWriteFillMultiData8and16>:
/* Wrtite fill and multi data to Lcd (8 and 16 bit mode)
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDWriteFillMultiData8and16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  if(Mode & LCD_IO_DATA8)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f003 0310 	and.w	r3, r3, #16
 800172e:	2b00      	cmp	r3, #0
 8001730:	d002      	beq.n	8001738 <LCDWriteFillMultiData8and16+0x1c>
    LcdSpiMode8();
 8001732:	f7ff ffc7 	bl	80016c4 <LcdSpiMode8>
 8001736:	e001      	b.n	800173c <LCDWriteFillMultiData8and16+0x20>
  else
    LcdSpiMode16();
 8001738:	f7ff ffda 	bl	80016f0 <LcdSpiMode16>
    LcdDmaWaitEnd(Mode & LCD_IO_MULTIDATA);
  }
  else
  #endif
  { /* not DMA mode */
    if(Mode & LCD_IO_FILL)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001742:	2b00      	cmp	r3, #0
 8001744:	d035      	beq.n	80017b2 <LCDWriteFillMultiData8and16+0x96>
    { /* fill */
      while(Size--) /* fill 8 and 16bit */
 8001746:	e006      	b.n	8001756 <LCDWriteFillMultiData8and16+0x3a>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)pData, 1, LCD_SPI_TIMEOUT);
 8001748:	f04f 33ff 	mov.w	r3, #4294967295
 800174c:	2201      	movs	r2, #1
 800174e:	68f9      	ldr	r1, [r7, #12]
 8001750:	481e      	ldr	r0, [pc, #120]	@ (80017cc <LCDWriteFillMultiData8and16+0xb0>)
 8001752:	f005 fd7f 	bl	8007254 <HAL_SPI_Transmit>
      while(Size--) /* fill 8 and 16bit */
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	1e5a      	subs	r2, r3, #1
 800175a:	60ba      	str	r2, [r7, #8]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d1f3      	bne.n	8001748 <LCDWriteFillMultiData8and16+0x2c>
 8001760:	e02a      	b.n	80017b8 <LCDWriteFillMultiData8and16+0x9c>
    else
    { /* multidata */
      uint32_t trsize;
      while(Size)
      {
        if(Size > DMA_MAXSIZE)
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001768:	4293      	cmp	r3, r2
 800176a:	d907      	bls.n	800177c <LCDWriteFillMultiData8and16+0x60>
        {
          trsize = DMA_MAXSIZE;
 800176c:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8001770:	617b      	str	r3, [r7, #20]
          Size -= DMA_MAXSIZE;
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <LCDWriteFillMultiData8and16+0xb4>)
 8001776:	4413      	add	r3, r2
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	e003      	b.n	8001784 <LCDWriteFillMultiData8and16+0x68>
        }
        else
        {
          trsize = Size;
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	617b      	str	r3, [r7, #20]
          Size = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	60bb      	str	r3, [r7, #8]
        }
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, pData, trsize, LCD_SPI_TIMEOUT);
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	b29a      	uxth	r2, r3
 8001788:	f04f 33ff 	mov.w	r3, #4294967295
 800178c:	68f9      	ldr	r1, [r7, #12]
 800178e:	480f      	ldr	r0, [pc, #60]	@ (80017cc <LCDWriteFillMultiData8and16+0xb0>)
 8001790:	f005 fd60 	bl	8007254 <HAL_SPI_Transmit>
        if(Mode & LCD_IO_DATA8)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f003 0310 	and.w	r3, r3, #16
 800179a:	2b00      	cmp	r3, #0
 800179c:	d004      	beq.n	80017a8 <LCDWriteFillMultiData8and16+0x8c>
          pData += trsize;
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	4413      	add	r3, r2
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	e004      	b.n	80017b2 <LCDWriteFillMultiData8and16+0x96>
        else
          pData += (trsize << 1);
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	4413      	add	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
      while(Size)
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1d4      	bne.n	8001762 <LCDWriteFillMultiData8and16+0x46>
      }
    }
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80017b8:	2201      	movs	r2, #1
 80017ba:	2108      	movs	r1, #8
 80017bc:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <LCDWriteFillMultiData8and16+0xb8>)
 80017be:	f002 fea9 	bl	8004514 <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 80017c2:	bf00      	nop
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	2400337c 	.word	0x2400337c
 80017d0:	ffff0002 	.word	0xffff0002
 80017d4:	58021000 	.word	0x58021000

080017d8 <LCDWriteFillMultiData16to24>:
/* Wrtite fill and multi data to Lcd (convert RGB16 bit (5-6-5) to RGB24 bit (8-8-8) mode, no dma capability)
   - pData: RGB 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDWriteFillMultiData16to24(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  LcdSpiMode8();
 80017e4:	f7ff ff6e 	bl	80016c4 <LcdSpiMode8>
  else
  #endif
  { /* not DMA mode */
    #if LCD_RGB24_BUFFSIZE == 0
    uint32_t rgb888;
    if(Mode & LCD_IO_FILL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d03b      	beq.n	800186a <LCDWriteFillMultiData16to24+0x92>
    { /* fill 16bit to 24bit */
      rgb888 = RGB565TO888(*(uint16_t *)pData);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	021b      	lsls	r3, r3, #8
 80017f8:	f403 0278 	and.w	r2, r3, #16252928	@ 0xf80000
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	881b      	ldrh	r3, [r3, #0]
 8001800:	015b      	lsls	r3, r3, #5
 8001802:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 8001806:	431a      	orrs	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	881b      	ldrh	r3, [r3, #0]
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	b2db      	uxtb	r3, r3
 8001810:	4313      	orrs	r3, r2
 8001812:	617b      	str	r3, [r7, #20]
      while(Size--)
 8001814:	e007      	b.n	8001826 <LCDWriteFillMultiData16to24+0x4e>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8001816:	f107 0114 	add.w	r1, r7, #20
 800181a:	f04f 33ff 	mov.w	r3, #4294967295
 800181e:	2203      	movs	r2, #3
 8001820:	4819      	ldr	r0, [pc, #100]	@ (8001888 <LCDWriteFillMultiData16to24+0xb0>)
 8001822:	f005 fd17 	bl	8007254 <HAL_SPI_Transmit>
      while(Size--)
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	1e5a      	subs	r2, r3, #1
 800182a:	60ba      	str	r2, [r7, #8]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1f2      	bne.n	8001816 <LCDWriteFillMultiData16to24+0x3e>
 8001830:	e020      	b.n	8001874 <LCDWriteFillMultiData16to24+0x9c>
    }
    else
    { /* multidata 16bit to 24bit */
      while(Size--)
      {
        rgb888 = RGB565TO888(*(uint16_t *)pData);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	881b      	ldrh	r3, [r3, #0]
 8001836:	021b      	lsls	r3, r3, #8
 8001838:	f403 0278 	and.w	r2, r3, #16252928	@ 0xf80000
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	015b      	lsls	r3, r3, #5
 8001842:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 8001846:	431a      	orrs	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	b2db      	uxtb	r3, r3
 8001850:	4313      	orrs	r3, r2
 8001852:	617b      	str	r3, [r7, #20]
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8001854:	f107 0114 	add.w	r1, r7, #20
 8001858:	f04f 33ff 	mov.w	r3, #4294967295
 800185c:	2203      	movs	r2, #3
 800185e:	480a      	ldr	r0, [pc, #40]	@ (8001888 <LCDWriteFillMultiData16to24+0xb0>)
 8001860:	f005 fcf8 	bl	8007254 <HAL_SPI_Transmit>
        pData+=2;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	3302      	adds	r3, #2
 8001868:	60fb      	str	r3, [r7, #12]
      while(Size--)
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1e5a      	subs	r2, r3, #1
 800186e:	60ba      	str	r2, [r7, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1de      	bne.n	8001832 <LCDWriteFillMultiData16to24+0x5a>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, lcd_rgb24_buffer, trsize * 3, LCD_SPI_TIMEOUT);
        pData += trsize << 1;
      }
    }
    #endif /* #elif LCD_RGB24_BUFFSIZE > 0 */
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001874:	2201      	movs	r2, #1
 8001876:	2108      	movs	r1, #8
 8001878:	4804      	ldr	r0, [pc, #16]	@ (800188c <LCDWriteFillMultiData16to24+0xb4>)
 800187a:	f002 fe4b 	bl	8004514 <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 800187e:	bf00      	nop
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	2400337c 	.word	0x2400337c
 800188c:	58021000 	.word	0x58021000

08001890 <LCDReadMultiData8and16>:
/* Read data from Lcd
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDReadMultiData8and16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  if(Mode & LCD_IO_DATA8)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f003 0310 	and.w	r3, r3, #16
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d002      	beq.n	80018ac <LCDReadMultiData8and16+0x1c>
    LcdSpiMode8();
 80018a6:	f7ff ff0d 	bl	80016c4 <LcdSpiMode8>
 80018aa:	e02a      	b.n	8001902 <LCDReadMultiData8and16+0x72>
  else
    LcdSpiMode16();
 80018ac:	f7ff ff20 	bl	80016f0 <LcdSpiMode16>
  }
  else
  #endif
  { /* not DMA mode */
    uint32_t trsize;
    while(Size)
 80018b0:	e027      	b.n	8001902 <LCDReadMultiData8and16+0x72>
    {
      if(Size > DMA_MAXSIZE)
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d907      	bls.n	80018cc <LCDReadMultiData8and16+0x3c>
      {
        trsize = DMA_MAXSIZE;
 80018bc:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 80018c0:	617b      	str	r3, [r7, #20]
        Size -= DMA_MAXSIZE;
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <LCDReadMultiData8and16+0x90>)
 80018c6:	4413      	add	r3, r2
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	e003      	b.n	80018d4 <LCDReadMultiData8and16+0x44>
      }
      else
      {
        trsize = Size;
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	617b      	str	r3, [r7, #20]
        Size = 0;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60bb      	str	r3, [r7, #8]
      }
      HAL_SPI_Receive(&LCD_SPI_HANDLE, pData, trsize, LCD_SPI_TIMEOUT);
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	f04f 33ff 	mov.w	r3, #4294967295
 80018dc:	68f9      	ldr	r1, [r7, #12]
 80018de:	4811      	ldr	r0, [pc, #68]	@ (8001924 <LCDReadMultiData8and16+0x94>)
 80018e0:	f005 fea6 	bl	8007630 <HAL_SPI_Receive>
      if(Mode & LCD_IO_DATA8)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d004      	beq.n	80018f8 <LCDReadMultiData8and16+0x68>
        pData += trsize;
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	4413      	add	r3, r2
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	e004      	b.n	8001902 <LCDReadMultiData8and16+0x72>
      else
        pData += (trsize << 1);
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	4413      	add	r3, r2
 8001900:	60fb      	str	r3, [r7, #12]
    while(Size)
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d1d4      	bne.n	80018b2 <LCDReadMultiData8and16+0x22>
    }
    LcdDirWrite();
 8001908:	f7ff fec0 	bl	800168c <LcdDirWrite>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800190c:	2201      	movs	r2, #1
 800190e:	2108      	movs	r1, #8
 8001910:	4805      	ldr	r0, [pc, #20]	@ (8001928 <LCDReadMultiData8and16+0x98>)
 8001912:	f002 fdff 	bl	8004514 <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8001916:	bf00      	nop
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	ffff0002 	.word	0xffff0002
 8001924:	2400337c 	.word	0x2400337c
 8001928:	58021000 	.word	0x58021000

0800192c <LCDReadMultiData24to16>:
/* Read 24bit (8-8-8) RGB data from LCD, and convert to 16bit (5-6-5) RGB data
   - pData: 16 bits RGB data pointer
   - Size: pixel number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDReadMultiData24to16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  LcdSpiMode8();
 8001938:	f7ff fec4 	bl	80016c4 <LcdSpiMode8>
  else
  #endif
  { /* not DMA mode */
    #if LCD_RGB24_BUFFSIZE == 0
    uint32_t rgb888;
    while(Size--)
 800193c:	e022      	b.n	8001984 <LCDReadMultiData24to16+0x58>
    {
      HAL_SPI_Receive(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 800193e:	f107 0114 	add.w	r1, r7, #20
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	2203      	movs	r2, #3
 8001948:	4816      	ldr	r0, [pc, #88]	@ (80019a4 <LCDReadMultiData24to16+0x78>)
 800194a:	f005 fe71 	bl	8007630 <HAL_SPI_Receive>
      *(uint16_t *)pData = RGB888TO565(rgb888);
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	0a1b      	lsrs	r3, r3, #8
 8001952:	b29a      	uxth	r2, r3
 8001954:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <LCDReadMultiData24to16+0x7c>)
 8001956:	4013      	ands	r3, r2
 8001958:	b29a      	uxth	r2, r3
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	095b      	lsrs	r3, r3, #5
 800195e:	b29b      	uxth	r3, r3
 8001960:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001964:	b29b      	uxth	r3, r3
 8001966:	4313      	orrs	r3, r2
 8001968:	b29a      	uxth	r2, r3
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	08db      	lsrs	r3, r3, #3
 800196e:	b29b      	uxth	r3, r3
 8001970:	f003 031f 	and.w	r3, r3, #31
 8001974:	b29b      	uxth	r3, r3
 8001976:	4313      	orrs	r3, r2
 8001978:	b29a      	uxth	r2, r3
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	801a      	strh	r2, [r3, #0]
      pData += 2;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	3302      	adds	r3, #2
 8001982:	60fb      	str	r3, [r7, #12]
    while(Size--)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	1e5a      	subs	r2, r3, #1
 8001988:	60ba      	str	r2, [r7, #8]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1d7      	bne.n	800193e <LCDReadMultiData24to16+0x12>
      HAL_SPI_Receive(&LCD_SPI_HANDLE, lcd_rgb24_buffer, trsize * 3, LCD_SPI_TIMEOUT);
      BitmapConvert24to16(lcd_rgb24_buffer, (uint16_t *)pData, trsize);
      pData += (trsize << 1);
    }
    #endif
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800198e:	2201      	movs	r2, #1
 8001990:	2108      	movs	r1, #8
 8001992:	4806      	ldr	r0, [pc, #24]	@ (80019ac <LCDReadMultiData24to16+0x80>)
 8001994:	f002 fdbe 	bl	8004514 <HAL_GPIO_WritePin>
    LcdDirWrite();
 8001998:	f7ff fe78 	bl	800168c <LcdDirWrite>
    LcdTransEnd();
  }
}
 800199c:	bf00      	nop
 800199e:	3718      	adds	r7, #24
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	2400337c 	.word	0x2400337c
 80019a8:	fffff800 	.word	0xfffff800
 80019ac:	58021000 	.word	0x58021000

080019b0 <LCD_Delay>:
//=============================================================================
/* Public functions */

/* n millisec delay */
void LCD_Delay(uint32_t Delay)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  #ifndef  osCMSIS
  HAL_Delay(Delay);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f002 fa23 	bl	8003e04 <HAL_Delay>
  #else
  osDelay(Delay);
  #endif
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <LCD_IO_Bl_OnOff>:

/* Backlight on-off (Bl=0 -> off, Bl=1 -> on) */
//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b083      	sub	sp, #12
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	4603      	mov	r3, r0
 80019ce:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
    #elif LCD_BLON == 1
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
    #endif
  #endif
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <LCD_IO_Init>:

//-----------------------------------------------------------------------------
/* Lcd IO init, reset, spi speed init, get the freertos task id */
void LCD_IO_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  #if defined(LCD_RST_GPIO_Port) && defined (LCD_RST_Pin)
  LCD_Delay(50);
 80019e0:	2032      	movs	r0, #50	@ 0x32
 80019e2:	f7ff ffe5 	bl	80019b0 <LCD_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2110      	movs	r1, #16
 80019ea:	480d      	ldr	r0, [pc, #52]	@ (8001a20 <LCD_IO_Init+0x44>)
 80019ec:	f002 fd92 	bl	8004514 <HAL_GPIO_WritePin>
  LCD_Delay(50);
 80019f0:	2032      	movs	r0, #50	@ 0x32
 80019f2:	f7ff ffdd 	bl	80019b0 <LCD_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 80019f6:	2201      	movs	r2, #1
 80019f8:	2110      	movs	r1, #16
 80019fa:	4809      	ldr	r0, [pc, #36]	@ (8001a20 <LCD_IO_Init+0x44>)
 80019fc:	f002 fd8a 	bl	8004514 <HAL_GPIO_WritePin>
  #endif
  LCD_Delay(10);
 8001a00:	200a      	movs	r0, #10
 8001a02:	f7ff ffd5 	bl	80019b0 <LCD_Delay>
  #if defined(LCD_SPI_SPD_WRITE)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_WRITE);
 8001a06:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <LCD_IO_Init+0x48>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8001a10:	4b04      	ldr	r3, [pc, #16]	@ (8001a24 <LCD_IO_Init+0x48>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001a18:	609a      	str	r2, [r3, #8]
  #endif
  LcdTransInit();
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	58021000 	.word	0x58021000
 8001a24:	2400337c 	.word	0x2400337c

08001a28 <LCD_IO_Transaction>:
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - DummySize: dummy byte number at read
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCD_IO_Transaction(uint16_t Cmd, uint8_t *pData, uint32_t Size, uint32_t DummySize, uint32_t Mode)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	603b      	str	r3, [r7, #0]
 8001a34:	4603      	mov	r3, r0
 8001a36:	81fb      	strh	r3, [r7, #14]
  #if LCD_SPI_MODE == 0  /* only TX mode */
  if(Mode & LCD_IO_READ)
    return;
  #endif

  LcdTransStart();
 8001a38:	4b32      	ldr	r3, [pc, #200]	@ (8001b04 <LCD_IO_Transaction+0xdc>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1fb      	bne.n	8001a38 <LCD_IO_Transaction+0x10>
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001a40:	2200      	movs	r2, #0
 8001a42:	2108      	movs	r1, #8
 8001a44:	4830      	ldr	r0, [pc, #192]	@ (8001b08 <LCD_IO_Transaction+0xe0>)
 8001a46:	f002 fd65 	bl	8004514 <HAL_GPIO_WritePin>

  /* Command write */
  if(Mode & LCD_IO_CMD8)
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d002      	beq.n	8001a5a <LCD_IO_Transaction+0x32>
    LcdSpiMode8();
 8001a54:	f7ff fe36 	bl	80016c4 <LcdSpiMode8>
 8001a58:	e006      	b.n	8001a68 <LCD_IO_Transaction+0x40>
  else if(Mode & LCD_IO_CMD16)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <LCD_IO_Transaction+0x40>
    LcdSpiMode16();
 8001a64:	f7ff fe44 	bl	80016f0 <LcdSpiMode16>
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2120      	movs	r1, #32
 8001a6c:	4826      	ldr	r0, [pc, #152]	@ (8001b08 <LCD_IO_Transaction+0xe0>)
 8001a6e:	f002 fd51 	bl	8004514 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&Cmd, 1, LCD_SPI_TIMEOUT); /* CMD write */
 8001a72:	f107 010e 	add.w	r1, r7, #14
 8001a76:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	4823      	ldr	r0, [pc, #140]	@ (8001b0c <LCD_IO_Transaction+0xe4>)
 8001a7e:	f005 fbe9 	bl	8007254 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 8001a82:	2201      	movs	r2, #1
 8001a84:	2120      	movs	r1, #32
 8001a86:	4820      	ldr	r0, [pc, #128]	@ (8001b08 <LCD_IO_Transaction+0xe0>)
 8001a88:	f002 fd44 	bl	8004514 <HAL_GPIO_WritePin>

  if(Size == 0)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d105      	bne.n	8001a9e <LCD_IO_Transaction+0x76>
  { /* only command byte or word */
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001a92:	2201      	movs	r2, #1
 8001a94:	2108      	movs	r1, #8
 8001a96:	481c      	ldr	r0, [pc, #112]	@ (8001b08 <LCD_IO_Transaction+0xe0>)
 8001a98:	f002 fd3c 	bl	8004514 <HAL_GPIO_WritePin>
    LcdTransEnd();
    return;
 8001a9c:	e02f      	b.n	8001afe <LCD_IO_Transaction+0xd6>
  }

  /* Datas write or read */
  if(Mode & LCD_IO_WRITE)
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	f003 0304 	and.w	r3, r3, #4
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d010      	beq.n	8001aca <LCD_IO_Transaction+0xa2>
  { /* Write Lcd */
    if(Mode & LCD_IO_DATA16TO24)
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d005      	beq.n	8001abe <LCD_IO_Transaction+0x96>
      LCDWriteFillMultiData16to24(pData, Size, Mode);
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	68b8      	ldr	r0, [r7, #8]
 8001ab8:	f7ff fe8e 	bl	80017d8 <LCDWriteFillMultiData16to24>
 8001abc:	e01f      	b.n	8001afe <LCD_IO_Transaction+0xd6>
    else
      LCDWriteFillMultiData8and16(pData, Size, Mode);
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	68b8      	ldr	r0, [r7, #8]
 8001ac4:	f7ff fe2a 	bl	800171c <LCDWriteFillMultiData8and16>
 8001ac8:	e019      	b.n	8001afe <LCD_IO_Transaction+0xd6>
  }
  #if LCD_SPI_MODE != 0
  else if(Mode & LCD_IO_READ)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	f003 0308 	and.w	r3, r3, #8
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d014      	beq.n	8001afe <LCD_IO_Transaction+0xd6>
  { /* Read LCD */
    LcdDirRead((DummySize << 3) + LCD_SCK_EXTRACLK);
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff fd91 	bl	8001600 <LcdDirRead>
    if(Mode & LCD_IO_DATA24TO16)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d005      	beq.n	8001af4 <LCD_IO_Transaction+0xcc>
      LCDReadMultiData24to16(pData, Size, Mode);
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	68b8      	ldr	r0, [r7, #8]
 8001aee:	f7ff ff1d 	bl	800192c <LCDReadMultiData24to16>
 8001af2:	e004      	b.n	8001afe <LCD_IO_Transaction+0xd6>
    else
      LCDReadMultiData8and16(pData, Size, Mode);
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	68b8      	ldr	r0, [r7, #8]
 8001afa:	f7ff fec9 	bl	8001890 <LCDReadMultiData8and16>
  }
  #endif /* #if LCD_SPI_MODE != 0 */
}
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	24002ffc 	.word	0x24002ffc
 8001b08:	58021000 	.word	0x58021000
 8001b0c:	2400337c 	.word	0x2400337c

08001b10 <st7789_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void st7789_DisplayOn(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af02      	add	r7, sp, #8
  LCD_IO_Bl_OnOff(1);
 8001b16:	2001      	movs	r0, #1
 8001b18:	f7ff ff55 	bl	80019c6 <LCD_IO_Bl_OnOff>
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPOUT, NULL, 0);    /* Exit Sleep */
 8001b1c:	2395      	movs	r3, #149	@ 0x95
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2300      	movs	r3, #0
 8001b22:	2200      	movs	r2, #0
 8001b24:	2100      	movs	r1, #0
 8001b26:	2011      	movs	r0, #17
 8001b28:	f7ff ff7e 	bl	8001a28 <LCD_IO_Transaction>
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <st7789_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void st7789_DisplayOff(void)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af02      	add	r7, sp, #8
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPIN, NULL, 0);     /* Sleep */
 8001b38:	2395      	movs	r3, #149	@ 0x95
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2100      	movs	r1, #0
 8001b42:	2010      	movs	r0, #16
 8001b44:	f7ff ff70 	bl	8001a28 <LCD_IO_Transaction>
  LCD_IO_Bl_OnOff(0);
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f7ff ff3c 	bl	80019c6 <LCD_IO_Bl_OnOff>
}
 8001b4e:	bf00      	nop
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <st7789_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t st7789_GetLcdPixelWidth(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  return ST7789_SIZE_X;
 8001b58:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <st7789_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t st7789_GetLcdPixelHeight(void)
{
 8001b66:	b480      	push	{r7}
 8001b68:	af00      	add	r7, sp, #0
  return ST7789_SIZE_Y;
 8001b6a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <st7789_ReadID>:
  * @brief  Get the ST7789 ID.
  * @param  None
  * @retval The ST7789 ID
  */
uint32_t st7789_ReadID(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af02      	add	r7, sp, #8
  uint32_t dt = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
  LCD_IO_ReadCmd8MultipleData8(0xD3, (uint8_t *)&dt, 3, 1);
 8001b82:	1d39      	adds	r1, r7, #4
 8001b84:	2399      	movs	r3, #153	@ 0x99
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	2301      	movs	r3, #1
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	20d3      	movs	r0, #211	@ 0xd3
 8001b8e:	f7ff ff4b 	bl	8001a28 <LCD_IO_Transaction>
  return dt;
 8001b92:	687b      	ldr	r3, [r7, #4]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <st7789_Init>:

//-----------------------------------------------------------------------------
void st7789_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af02      	add	r7, sp, #8
	if ((Is_st7789_Initialized & ST7789_LCD_INITIALIZED) == 0) {
 8001ba2:	4b66      	ldr	r3, [pc, #408]	@ (8001d3c <st7789_Init+0x1a0>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d115      	bne.n	8001bda <st7789_Init+0x3e>
		Is_st7789_Initialized |= ST7789_LCD_INITIALIZED;
 8001bae:	4b63      	ldr	r3, [pc, #396]	@ (8001d3c <st7789_Init+0x1a0>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	4b60      	ldr	r3, [pc, #384]	@ (8001d3c <st7789_Init+0x1a0>)
 8001bba:	701a      	strb	r2, [r3, #0]
		if ((Is_st7789_Initialized & ST7789_IO_INITIALIZED) == 0)
 8001bbc:	4b5f      	ldr	r3, [pc, #380]	@ (8001d3c <st7789_Init+0x1a0>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <st7789_Init+0x30>
			LCD_IO_Init();
 8001bc8:	f7ff ff08 	bl	80019dc <LCD_IO_Init>
		Is_st7789_Initialized |= ST7789_IO_INITIALIZED;
 8001bcc:	4b5b      	ldr	r3, [pc, #364]	@ (8001d3c <st7789_Init+0x1a0>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	f043 0302 	orr.w	r3, r3, #2
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4b59      	ldr	r3, [pc, #356]	@ (8001d3c <st7789_Init+0x1a0>)
 8001bd8:	701a      	strb	r2, [r3, #0]
	}

	LCD_Delay(120);
 8001bda:	2078      	movs	r0, #120	@ 0x78
 8001bdc:	f7ff fee8 	bl	80019b0 <LCD_Delay>

	/* software reset, 0 arguments, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_SWRESET, NULL, 0);
 8001be0:	2395      	movs	r3, #149	@ 0x95
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	2300      	movs	r3, #0
 8001be6:	2200      	movs	r2, #0
 8001be8:	2100      	movs	r1, #0
 8001bea:	2001      	movs	r0, #1
 8001bec:	f7ff ff1c 	bl	8001a28 <LCD_IO_Transaction>
	LCD_Delay(120);
 8001bf0:	2078      	movs	r0, #120	@ 0x78
 8001bf2:	f7ff fedd 	bl	80019b0 <LCD_Delay>

	/* color mode (16 or 24 bit) */
#if ST7789_WRITEBITDEPTH == 16
	LCD_IO_WriteCmd8MultipleData8(ST7789_PIXFMT, (uint8_t*) "\x55", 1);
 8001bf6:	2395      	movs	r3, #149	@ 0x95
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	4950      	ldr	r1, [pc, #320]	@ (8001d40 <st7789_Init+0x1a4>)
 8001c00:	203a      	movs	r0, #58	@ 0x3a
 8001c02:	f7ff ff11 	bl	8001a28 <LCD_IO_Transaction>
#elif ST7789_WRITEBITDEPTH == 24
		LCD_IO_WriteCmd8MultipleData8(ST7789_PIXFMT, (uint8_t *)"\x66", 1);
	#endif
	LCD_Delay(50);
 8001c06:	2032      	movs	r0, #50	@ 0x32
 8001c08:	f7ff fed2 	bl	80019b0 <LCD_Delay>

	LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRSADD, (uint8_t*) "\x00",
 8001c0c:	2395      	movs	r3, #149	@ 0x95
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	2300      	movs	r3, #0
 8001c12:	2201      	movs	r2, #1
 8001c14:	494b      	ldr	r1, [pc, #300]	@ (8001d44 <st7789_Init+0x1a8>)
 8001c16:	2037      	movs	r0, #55	@ 0x37
 8001c18:	f7ff ff06 	bl	8001a28 <LCD_IO_Transaction>
			1);
	LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001c1c:	2395      	movs	r3, #149	@ 0x95
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	2300      	movs	r3, #0
 8001c22:	2201      	movs	r2, #1
 8001c24:	4948      	ldr	r1, [pc, #288]	@ (8001d48 <st7789_Init+0x1ac>)
 8001c26:	2036      	movs	r0, #54	@ 0x36
 8001c28:	f7ff fefe 	bl	8001a28 <LCD_IO_Transaction>

	/* Out of sleep mode, 0 arguments, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_SLPOUT, NULL, 0);
 8001c2c:	2395      	movs	r3, #149	@ 0x95
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	2300      	movs	r3, #0
 8001c32:	2200      	movs	r2, #0
 8001c34:	2100      	movs	r1, #0
 8001c36:	2011      	movs	r0, #17
 8001c38:	f7ff fef6 	bl	8001a28 <LCD_IO_Transaction>
	LCD_Delay(120);
 8001c3c:	2078      	movs	r0, #120	@ 0x78
 8001c3e:	f7ff feb7 	bl	80019b0 <LCD_Delay>

	/* Enable extension command 2, 2 arguments, no delay*/
	LCD_IO_WriteCmd8MultipleData8(ST7789_CSCOM, (uint8_t*) "\xC3\x96",
 8001c42:	2395      	movs	r3, #149	@ 0x95
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	2300      	movs	r3, #0
 8001c48:	2202      	movs	r2, #2
 8001c4a:	4940      	ldr	r1, [pc, #256]	@ (8001d4c <st7789_Init+0x1b0>)
 8001c4c:	20f0      	movs	r0, #240	@ 0xf0
 8001c4e:	f7ff feeb 	bl	8001a28 <LCD_IO_Transaction>

	/* Memory Data Access Control, 1 arguments, no delay  */
	/*	MX = 0, MY = 0: (0,0) is top left,  (319, 479) is bottom right
	 * RGB = 0 data is sent in RGB order
	 **/
	LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001c52:	2395      	movs	r3, #149	@ 0x95
 8001c54:	9300      	str	r3, [sp, #0]
 8001c56:	2300      	movs	r3, #0
 8001c58:	2201      	movs	r2, #1
 8001c5a:	493b      	ldr	r1, [pc, #236]	@ (8001d48 <st7789_Init+0x1ac>)
 8001c5c:	2036      	movs	r0, #54	@ 0x36
 8001c5e:	f7ff fee3 	bl	8001a28 <LCD_IO_Transaction>

	/* Display Inversion Control, 1 arguments, no delay */
	/* set 1-dot inversion reduces flicker */
	LCD_IO_WriteCmd8MultipleData8(ST7789_INVCTR, (uint8_t*) "\x01", 1);
 8001c62:	2395      	movs	r3, #149	@ 0x95
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	2300      	movs	r3, #0
 8001c68:	2201      	movs	r2, #1
 8001c6a:	4939      	ldr	r1, [pc, #228]	@ (8001d50 <st7789_Init+0x1b4>)
 8001c6c:	20b4      	movs	r0, #180	@ 0xb4
 8001c6e:	f7ff fedb 	bl	8001a28 <LCD_IO_Transaction>

	/* Display Function Control, 3 arguments, no delay */
	// Bypass
	//Source Output Scan from S1 to S960, Gate Output scan from G1 to G480, scan cycle=2
	// LCD Drive Line = 8*(59+1)
	LCD_IO_WriteCmd8MultipleData8(ST7789_DFUNCTR,
 8001c72:	2395      	movs	r3, #149	@ 0x95
 8001c74:	9300      	str	r3, [sp, #0]
 8001c76:	2300      	movs	r3, #0
 8001c78:	2203      	movs	r2, #3
 8001c7a:	4936      	ldr	r1, [pc, #216]	@ (8001d54 <st7789_Init+0x1b8>)
 8001c7c:	20b6      	movs	r0, #182	@ 0xb6
 8001c7e:	f7ff fed3 	bl	8001a28 <LCD_IO_Transaction>
			(uint8_t*) "\x80\x02\x3B", 3);

	/* Display Output Control Adjust, 7 arguments, no delay*/
	LCD_IO_WriteCmd8MultipleData8(ST7789_DTCA,
 8001c82:	2395      	movs	r3, #149	@ 0x95
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	2300      	movs	r3, #0
 8001c88:	2208      	movs	r2, #8
 8001c8a:	4933      	ldr	r1, [pc, #204]	@ (8001d58 <st7789_Init+0x1bc>)
 8001c8c:	20e8      	movs	r0, #232	@ 0xe8
 8001c8e:	f7ff fecb 	bl	8001a28 <LCD_IO_Transaction>
			(uint8_t*) "\x40\x8A\x00\x29\x19\xA5\x33", 8);

	/* Power Control 2, 1 arguments, no delay */
	//VAP(GVDD)=3.85+( vcom+vcom offset), VAN(GVCL)=-3.85+( vcom+vcom offset)
	LCD_IO_WriteCmd8MultipleData8(ST7789_PWCTR2, (uint8_t*) "\x06", 1);
 8001c92:	2395      	movs	r3, #149	@ 0x95
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	2300      	movs	r3, #0
 8001c98:	2201      	movs	r2, #1
 8001c9a:	4930      	ldr	r1, [pc, #192]	@ (8001d5c <st7789_Init+0x1c0>)
 8001c9c:	20c1      	movs	r0, #193	@ 0xc1
 8001c9e:	f7ff fec3 	bl	8001a28 <LCD_IO_Transaction>

	/* Power Control 3, 1 arguments, no delay */
	// Source driving current level=low, Gamma driving current level=High
	LCD_IO_WriteCmd8MultipleData8(ST7789_PWCTR3, (uint8_t*) "\xA7", 1);
 8001ca2:	2395      	movs	r3, #149	@ 0x95
 8001ca4:	9300      	str	r3, [sp, #0]
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	2201      	movs	r2, #1
 8001caa:	492d      	ldr	r1, [pc, #180]	@ (8001d60 <st7789_Init+0x1c4>)
 8001cac:	20c2      	movs	r0, #194	@ 0xc2
 8001cae:	f7ff febb 	bl	8001a28 <LCD_IO_Transaction>

	/* VCOM Control 1, 1 arguments, no delay */
	// VCOM=0.9
	LCD_IO_WriteCmd8MultipleData8(ST7789_VMCTR1, (uint8_t*) "\x18",
 8001cb2:	2395      	movs	r3, #149	@ 0x95
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	2201      	movs	r2, #1
 8001cba:	492a      	ldr	r1, [pc, #168]	@ (8001d64 <st7789_Init+0x1c8>)
 8001cbc:	20c5      	movs	r0, #197	@ 0xc5
 8001cbe:	f7ff feb3 	bl	8001a28 <LCD_IO_Transaction>
			1);

	LCD_Delay(120);
 8001cc2:	2078      	movs	r0, #120	@ 0x78
 8001cc4:	f7ff fe74 	bl	80019b0 <LCD_Delay>

	/* Magical unicorn dust, 14 args, no delay */
	// ST7789 Gamma Sequence
	LCD_IO_WriteCmd8MultipleData8(ST7789_GMCTRP1,
 8001cc8:	2395      	movs	r3, #149	@ 0x95
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	2300      	movs	r3, #0
 8001cce:	220e      	movs	r2, #14
 8001cd0:	4925      	ldr	r1, [pc, #148]	@ (8001d68 <st7789_Init+0x1cc>)
 8001cd2:	20e0      	movs	r0, #224	@ 0xe0
 8001cd4:	f7ff fea8 	bl	8001a28 <LCD_IO_Transaction>
			(uint8_t*) "\xF0\x09\x0B\x06\x04\x15\x2F\x54\x42\x3C\x17\x14\x18\x1B",
			14);
	LCD_IO_WriteCmd8MultipleData8(ST7789_GMCTRN1,
 8001cd8:	2395      	movs	r3, #149	@ 0x95
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	220e      	movs	r2, #14
 8001ce0:	4922      	ldr	r1, [pc, #136]	@ (8001d6c <st7789_Init+0x1d0>)
 8001ce2:	20e1      	movs	r0, #225	@ 0xe1
 8001ce4:	f7ff fea0 	bl	8001a28 <LCD_IO_Transaction>
			(uint8_t*) "\xE0\x09\x0B\x06\x04\x03\x2B\x43\x42\x3B\x16\x14\x17\x1B",
			14);
	LCD_Delay(120);
 8001ce8:	2078      	movs	r0, #120	@ 0x78
 8001cea:	f7ff fe61 	bl	80019b0 <LCD_Delay>

	/* Command Set Control, 1 arguments, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_CSCOM, (uint8_t*) "\x3C", 1);
 8001cee:	2395      	movs	r3, #149	@ 0x95
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	491e      	ldr	r1, [pc, #120]	@ (8001d70 <st7789_Init+0x1d4>)
 8001cf8:	20f0      	movs	r0, #240	@ 0xf0
 8001cfa:	f7ff fe95 	bl	8001a28 <LCD_IO_Transaction>
	LCD_IO_WriteCmd8MultipleData8(ST7789_CSCOM, (uint8_t*) "\x69", 1);
 8001cfe:	2395      	movs	r3, #149	@ 0x95
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2300      	movs	r3, #0
 8001d04:	2201      	movs	r2, #1
 8001d06:	491b      	ldr	r1, [pc, #108]	@ (8001d74 <st7789_Init+0x1d8>)
 8001d08:	20f0      	movs	r0, #240	@ 0xf0
 8001d0a:	f7ff fe8d 	bl	8001a28 <LCD_IO_Transaction>

	LCD_Delay( 120);
 8001d0e:	2078      	movs	r0, #120	@ 0x78
 8001d10:	f7ff fe4e 	bl	80019b0 <LCD_Delay>

	/* Display On, 1 arguments, no delay */
	/* Normal display on, no args, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_NORON, NULL, 0);
 8001d14:	2395      	movs	r3, #149	@ 0x95
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2300      	movs	r3, #0
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	2013      	movs	r0, #19
 8001d20:	f7ff fe82 	bl	8001a28 <LCD_IO_Transaction>

	/* Main screen turn on, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_DISPON, NULL, 0);
 8001d24:	2395      	movs	r3, #149	@ 0x95
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	2300      	movs	r3, #0
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	2029      	movs	r0, #41	@ 0x29
 8001d30:	f7ff fe7a 	bl	8001a28 <LCD_IO_Transaction>

#if st7789_INITCLEAR == 1
		st7789_FillRect(0, 0, ST7789_SIZE_X, ST7789_SIZE_Y, 0x0000);
		LCD_Delay(10);
	#endif
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	24003018 	.word	0x24003018
 8001d40:	0800a268 	.word	0x0800a268
 8001d44:	0800a26c 	.word	0x0800a26c
 8001d48:	08010eb7 	.word	0x08010eb7
 8001d4c:	0800a270 	.word	0x0800a270
 8001d50:	0800a274 	.word	0x0800a274
 8001d54:	0800a278 	.word	0x0800a278
 8001d58:	0800a27c 	.word	0x0800a27c
 8001d5c:	0800a284 	.word	0x0800a284
 8001d60:	0800a288 	.word	0x0800a288
 8001d64:	0800a28c 	.word	0x0800a28c
 8001d68:	0800a290 	.word	0x0800a290
 8001d6c:	0800a2a0 	.word	0x0800a2a0
 8001d70:	0800a2b0 	.word	0x0800a2b0
 8001d74:	0800a2b4 	.word	0x0800a2b4

08001d78 <st7789_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void st7789_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af02      	add	r7, sp, #8
 8001d7e:	4603      	mov	r3, r0
 8001d80:	460a      	mov	r2, r1
 8001d82:	80fb      	strh	r3, [r7, #6]
 8001d84:	4613      	mov	r3, r2
 8001d86:	80bb      	strh	r3, [r7, #4]
  ST7789_SETCURSOR(Xpos, Ypos);
 8001d88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d8c:	813b      	strh	r3, [r7, #8]
  \return               Reversed value
 */
__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
  return (int16_t)__builtin_bswap16(value);
 8001d8e:	893b      	ldrh	r3, [r7, #8]
 8001d90:	ba5b      	rev16	r3, r3
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	4b19      	ldr	r3, [pc, #100]	@ (8001e00 <st7789_SetCursor+0x88>)
 8001d9a:	801a      	strh	r2, [r3, #0]
 8001d9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001da0:	817b      	strh	r3, [r7, #10]
 8001da2:	897b      	ldrh	r3, [r7, #10]
 8001da4:	ba5b      	rev16	r3, r3
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	b21b      	sxth	r3, r3
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <st7789_SetCursor+0x88>)
 8001dae:	805a      	strh	r2, [r3, #2]
 8001db0:	2395      	movs	r3, #149	@ 0x95
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	2300      	movs	r3, #0
 8001db6:	2204      	movs	r2, #4
 8001db8:	4911      	ldr	r1, [pc, #68]	@ (8001e00 <st7789_SetCursor+0x88>)
 8001dba:	202a      	movs	r0, #42	@ 0x2a
 8001dbc:	f7ff fe34 	bl	8001a28 <LCD_IO_Transaction>
 8001dc0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001dc4:	81bb      	strh	r3, [r7, #12]
 8001dc6:	89bb      	ldrh	r3, [r7, #12]
 8001dc8:	ba5b      	rev16	r3, r3
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e00 <st7789_SetCursor+0x88>)
 8001dd2:	801a      	strh	r2, [r3, #0]
 8001dd4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001dd8:	81fb      	strh	r3, [r7, #14]
 8001dda:	89fb      	ldrh	r3, [r7, #14]
 8001ddc:	ba5b      	rev16	r3, r3
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	b21b      	sxth	r3, r3
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <st7789_SetCursor+0x88>)
 8001de6:	805a      	strh	r2, [r3, #2]
 8001de8:	2395      	movs	r3, #149	@ 0x95
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	2300      	movs	r3, #0
 8001dee:	2204      	movs	r2, #4
 8001df0:	4903      	ldr	r1, [pc, #12]	@ (8001e00 <st7789_SetCursor+0x88>)
 8001df2:	202b      	movs	r0, #43	@ 0x2b
 8001df4:	f7ff fe18 	bl	8001a28 <LCD_IO_Transaction>
}
 8001df8:	bf00      	nop
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	24003014 	.word	0x24003014

08001e04 <st7789_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void st7789_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af02      	add	r7, sp, #8
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
 8001e0e:	460b      	mov	r3, r1
 8001e10:	80bb      	strh	r3, [r7, #4]
 8001e12:	4613      	mov	r3, r2
 8001e14:	807b      	strh	r3, [r7, #2]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8001e16:	4b31      	ldr	r3, [pc, #196]	@ (8001edc <st7789_WritePixel+0xd8>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2bc8      	cmp	r3, #200	@ 0xc8
 8001e1c:	d00a      	beq.n	8001e34 <st7789_WritePixel+0x30>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8001e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8001edc <st7789_WritePixel+0xd8>)
 8001e20:	22c8      	movs	r2, #200	@ 0xc8
 8001e22:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001e24:	2395      	movs	r3, #149	@ 0x95
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	2300      	movs	r3, #0
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	492c      	ldr	r1, [pc, #176]	@ (8001ee0 <st7789_WritePixel+0xdc>)
 8001e2e:	2036      	movs	r0, #54	@ 0x36
 8001e30:	f7ff fdfa 	bl	8001a28 <LCD_IO_Transaction>
  }
  ST7789_SETCURSOR(Xpos, Ypos);
 8001e34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e38:	813b      	strh	r3, [r7, #8]
 8001e3a:	893b      	ldrh	r3, [r7, #8]
 8001e3c:	ba5b      	rev16	r3, r3
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	b21b      	sxth	r3, r3
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	4b27      	ldr	r3, [pc, #156]	@ (8001ee4 <st7789_WritePixel+0xe0>)
 8001e46:	801a      	strh	r2, [r3, #0]
 8001e48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e4c:	817b      	strh	r3, [r7, #10]
 8001e4e:	897b      	ldrh	r3, [r7, #10]
 8001e50:	ba5b      	rev16	r3, r3
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	b21b      	sxth	r3, r3
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	4b22      	ldr	r3, [pc, #136]	@ (8001ee4 <st7789_WritePixel+0xe0>)
 8001e5a:	805a      	strh	r2, [r3, #2]
 8001e5c:	2395      	movs	r3, #149	@ 0x95
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	2300      	movs	r3, #0
 8001e62:	2204      	movs	r2, #4
 8001e64:	491f      	ldr	r1, [pc, #124]	@ (8001ee4 <st7789_WritePixel+0xe0>)
 8001e66:	202a      	movs	r0, #42	@ 0x2a
 8001e68:	f7ff fdde 	bl	8001a28 <LCD_IO_Transaction>
 8001e6c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e70:	81bb      	strh	r3, [r7, #12]
 8001e72:	89bb      	ldrh	r3, [r7, #12]
 8001e74:	ba5b      	rev16	r3, r3
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	b21b      	sxth	r3, r3
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	4b19      	ldr	r3, [pc, #100]	@ (8001ee4 <st7789_WritePixel+0xe0>)
 8001e7e:	801a      	strh	r2, [r3, #0]
 8001e80:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e84:	81fb      	strh	r3, [r7, #14]
 8001e86:	89fb      	ldrh	r3, [r7, #14]
 8001e88:	ba5b      	rev16	r3, r3
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	b21b      	sxth	r3, r3
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	4b14      	ldr	r3, [pc, #80]	@ (8001ee4 <st7789_WritePixel+0xe0>)
 8001e92:	805a      	strh	r2, [r3, #2]
 8001e94:	2395      	movs	r3, #149	@ 0x95
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	2300      	movs	r3, #0
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	4911      	ldr	r1, [pc, #68]	@ (8001ee4 <st7789_WritePixel+0xe0>)
 8001e9e:	202b      	movs	r0, #43	@ 0x2b
 8001ea0:	f7ff fdc2 	bl	8001a28 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, 1);
 8001ea4:	4b10      	ldr	r3, [pc, #64]	@ (8001ee8 <st7789_WritePixel+0xe4>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d00a      	beq.n	8001ec2 <st7789_WritePixel+0xbe>
 8001eac:	2395      	movs	r3, #149	@ 0x95
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	490d      	ldr	r1, [pc, #52]	@ (8001eec <st7789_WritePixel+0xe8>)
 8001eb6:	203a      	movs	r0, #58	@ 0x3a
 8001eb8:	f7ff fdb6 	bl	8001a28 <LCD_IO_Transaction>
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <st7789_WritePixel+0xe4>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	701a      	strb	r2, [r3, #0]
 8001ec2:	1cb9      	adds	r1, r7, #2
 8001ec4:	f240 1325 	movw	r3, #293	@ 0x125
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2300      	movs	r3, #0
 8001ecc:	2201      	movs	r2, #1
 8001ece:	202c      	movs	r0, #44	@ 0x2c
 8001ed0:	f7ff fdaa 	bl	8001a28 <LCD_IO_Transaction>
}
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	24000074 	.word	0x24000074
 8001ee0:	08010eb7 	.word	0x08010eb7
 8001ee4:	24003014 	.word	0x24003014
 8001ee8:	2400301e 	.word	0x2400301e
 8001eec:	0800a2b8 	.word	0x0800a2b8

08001ef0 <st7789_ReadPixel>:
  * @brief  Read pixel.
  * @param  None
  * @retval the RGB pixel color
  */
uint16_t st7789_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b088      	sub	sp, #32
 8001ef4:	af02      	add	r7, sp, #8
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	460a      	mov	r2, r1
 8001efa:	80fb      	strh	r3, [r7, #6]
 8001efc:	4613      	mov	r3, r2
 8001efe:	80bb      	strh	r3, [r7, #4]
  uint16_t ret;
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8001f00:	4b31      	ldr	r3, [pc, #196]	@ (8001fc8 <st7789_ReadPixel+0xd8>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2bc8      	cmp	r3, #200	@ 0xc8
 8001f06:	d00a      	beq.n	8001f1e <st7789_ReadPixel+0x2e>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8001f08:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc8 <st7789_ReadPixel+0xd8>)
 8001f0a:	22c8      	movs	r2, #200	@ 0xc8
 8001f0c:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001f0e:	2395      	movs	r3, #149	@ 0x95
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2300      	movs	r3, #0
 8001f14:	2201      	movs	r2, #1
 8001f16:	492d      	ldr	r1, [pc, #180]	@ (8001fcc <st7789_ReadPixel+0xdc>)
 8001f18:	2036      	movs	r0, #54	@ 0x36
 8001f1a:	f7ff fd85 	bl	8001a28 <LCD_IO_Transaction>
  }
  ST7789_SETCURSOR(Xpos, Ypos);
 8001f1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f22:	823b      	strh	r3, [r7, #16]
 8001f24:	8a3b      	ldrh	r3, [r7, #16]
 8001f26:	ba5b      	rev16	r3, r3
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	b21b      	sxth	r3, r3
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	4b28      	ldr	r3, [pc, #160]	@ (8001fd0 <st7789_ReadPixel+0xe0>)
 8001f30:	801a      	strh	r2, [r3, #0]
 8001f32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f36:	827b      	strh	r3, [r7, #18]
 8001f38:	8a7b      	ldrh	r3, [r7, #18]
 8001f3a:	ba5b      	rev16	r3, r3
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	b21b      	sxth	r3, r3
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	4b23      	ldr	r3, [pc, #140]	@ (8001fd0 <st7789_ReadPixel+0xe0>)
 8001f44:	805a      	strh	r2, [r3, #2]
 8001f46:	2395      	movs	r3, #149	@ 0x95
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	4920      	ldr	r1, [pc, #128]	@ (8001fd0 <st7789_ReadPixel+0xe0>)
 8001f50:	202a      	movs	r0, #42	@ 0x2a
 8001f52:	f7ff fd69 	bl	8001a28 <LCD_IO_Transaction>
 8001f56:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f5a:	82bb      	strh	r3, [r7, #20]
 8001f5c:	8abb      	ldrh	r3, [r7, #20]
 8001f5e:	ba5b      	rev16	r3, r3
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	b21b      	sxth	r3, r3
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd0 <st7789_ReadPixel+0xe0>)
 8001f68:	801a      	strh	r2, [r3, #0]
 8001f6a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f6e:	82fb      	strh	r3, [r7, #22]
 8001f70:	8afb      	ldrh	r3, [r7, #22]
 8001f72:	ba5b      	rev16	r3, r3
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	b21b      	sxth	r3, r3
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <st7789_ReadPixel+0xe0>)
 8001f7c:	805a      	strh	r2, [r3, #2]
 8001f7e:	2395      	movs	r3, #149	@ 0x95
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	2300      	movs	r3, #0
 8001f84:	2204      	movs	r2, #4
 8001f86:	4912      	ldr	r1, [pc, #72]	@ (8001fd0 <st7789_ReadPixel+0xe0>)
 8001f88:	202b      	movs	r0, #43	@ 0x2b
 8001f8a:	f7ff fd4d 	bl	8001a28 <LCD_IO_Transaction>
  LCD_IO_ReadBitmap(&ret, 1);
 8001f8e:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <st7789_ReadPixel+0xe4>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d10a      	bne.n	8001fac <st7789_ReadPixel+0xbc>
 8001f96:	2395      	movs	r3, #149	@ 0x95
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	490e      	ldr	r1, [pc, #56]	@ (8001fd8 <st7789_ReadPixel+0xe8>)
 8001fa0:	203a      	movs	r0, #58	@ 0x3a
 8001fa2:	f7ff fd41 	bl	8001a28 <LCD_IO_Transaction>
 8001fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd4 <st7789_ReadPixel+0xe4>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	701a      	strb	r2, [r3, #0]
 8001fac:	f107 010e 	add.w	r1, r7, #14
 8001fb0:	23c9      	movs	r3, #201	@ 0xc9
 8001fb2:	9300      	str	r3, [sp, #0]
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	202e      	movs	r0, #46	@ 0x2e
 8001fba:	f7ff fd35 	bl	8001a28 <LCD_IO_Transaction>
  return(ret);
 8001fbe:	89fb      	ldrh	r3, [r7, #14]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3718      	adds	r7, #24
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	24000074 	.word	0x24000074
 8001fcc:	08010eb7 	.word	0x08010eb7
 8001fd0:	24003014 	.word	0x24003014
 8001fd4:	2400301e 	.word	0x2400301e
 8001fd8:	0800a2bc 	.word	0x0800a2bc

08001fdc <st7789_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void st7789_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b087      	sub	sp, #28
 8001fe0:	af02      	add	r7, sp, #8
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	4608      	mov	r0, r1
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4623      	mov	r3, r4
 8001fec:	80fb      	strh	r3, [r7, #6]
 8001fee:	4603      	mov	r3, r0
 8001ff0:	80bb      	strh	r3, [r7, #4]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	807b      	strh	r3, [r7, #2]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	803b      	strh	r3, [r7, #0]
  yStart = Ypos; yEnd = Ypos + Height - 1;
 8001ffa:	4a28      	ldr	r2, [pc, #160]	@ (800209c <st7789_SetDisplayWindow+0xc0>)
 8001ffc:	88bb      	ldrh	r3, [r7, #4]
 8001ffe:	8013      	strh	r3, [r2, #0]
 8002000:	88ba      	ldrh	r2, [r7, #4]
 8002002:	883b      	ldrh	r3, [r7, #0]
 8002004:	4413      	add	r3, r2
 8002006:	b29b      	uxth	r3, r3
 8002008:	3b01      	subs	r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	4b24      	ldr	r3, [pc, #144]	@ (80020a0 <st7789_SetDisplayWindow+0xc4>)
 800200e:	801a      	strh	r2, [r3, #0]
  ST7789_SETWINDOW(Xpos, Xpos + Width - 1, Ypos, Ypos + Height - 1);
 8002010:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002014:	813b      	strh	r3, [r7, #8]
 8002016:	893b      	ldrh	r3, [r7, #8]
 8002018:	ba5b      	rev16	r3, r3
 800201a:	b29b      	uxth	r3, r3
 800201c:	b21b      	sxth	r3, r3
 800201e:	b29a      	uxth	r2, r3
 8002020:	4b20      	ldr	r3, [pc, #128]	@ (80020a4 <st7789_SetDisplayWindow+0xc8>)
 8002022:	801a      	strh	r2, [r3, #0]
 8002024:	88fa      	ldrh	r2, [r7, #6]
 8002026:	887b      	ldrh	r3, [r7, #2]
 8002028:	4413      	add	r3, r2
 800202a:	b29b      	uxth	r3, r3
 800202c:	3b01      	subs	r3, #1
 800202e:	b29b      	uxth	r3, r3
 8002030:	b21b      	sxth	r3, r3
 8002032:	817b      	strh	r3, [r7, #10]
 8002034:	897b      	ldrh	r3, [r7, #10]
 8002036:	ba5b      	rev16	r3, r3
 8002038:	b29b      	uxth	r3, r3
 800203a:	b21b      	sxth	r3, r3
 800203c:	b29a      	uxth	r2, r3
 800203e:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <st7789_SetDisplayWindow+0xc8>)
 8002040:	805a      	strh	r2, [r3, #2]
 8002042:	2395      	movs	r3, #149	@ 0x95
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2300      	movs	r3, #0
 8002048:	2204      	movs	r2, #4
 800204a:	4916      	ldr	r1, [pc, #88]	@ (80020a4 <st7789_SetDisplayWindow+0xc8>)
 800204c:	202a      	movs	r0, #42	@ 0x2a
 800204e:	f7ff fceb 	bl	8001a28 <LCD_IO_Transaction>
 8002052:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002056:	81bb      	strh	r3, [r7, #12]
 8002058:	89bb      	ldrh	r3, [r7, #12]
 800205a:	ba5b      	rev16	r3, r3
 800205c:	b29b      	uxth	r3, r3
 800205e:	b21b      	sxth	r3, r3
 8002060:	b29a      	uxth	r2, r3
 8002062:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <st7789_SetDisplayWindow+0xc8>)
 8002064:	801a      	strh	r2, [r3, #0]
 8002066:	88ba      	ldrh	r2, [r7, #4]
 8002068:	883b      	ldrh	r3, [r7, #0]
 800206a:	4413      	add	r3, r2
 800206c:	b29b      	uxth	r3, r3
 800206e:	3b01      	subs	r3, #1
 8002070:	b29b      	uxth	r3, r3
 8002072:	b21b      	sxth	r3, r3
 8002074:	81fb      	strh	r3, [r7, #14]
 8002076:	89fb      	ldrh	r3, [r7, #14]
 8002078:	ba5b      	rev16	r3, r3
 800207a:	b29b      	uxth	r3, r3
 800207c:	b21b      	sxth	r3, r3
 800207e:	b29a      	uxth	r2, r3
 8002080:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <st7789_SetDisplayWindow+0xc8>)
 8002082:	805a      	strh	r2, [r3, #2]
 8002084:	2395      	movs	r3, #149	@ 0x95
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	2300      	movs	r3, #0
 800208a:	2204      	movs	r2, #4
 800208c:	4905      	ldr	r1, [pc, #20]	@ (80020a4 <st7789_SetDisplayWindow+0xc8>)
 800208e:	202b      	movs	r0, #43	@ 0x2b
 8002090:	f7ff fcca 	bl	8001a28 <LCD_IO_Transaction>
}
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	bd90      	pop	{r4, r7, pc}
 800209c:	2400301a 	.word	0x2400301a
 80020a0:	2400301c 	.word	0x2400301c
 80020a4:	24003014 	.word	0x24003014

080020a8 <st7789_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void st7789_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80020a8:	b590      	push	{r4, r7, lr}
 80020aa:	b087      	sub	sp, #28
 80020ac:	af02      	add	r7, sp, #8
 80020ae:	4604      	mov	r4, r0
 80020b0:	4608      	mov	r0, r1
 80020b2:	4611      	mov	r1, r2
 80020b4:	461a      	mov	r2, r3
 80020b6:	4623      	mov	r3, r4
 80020b8:	80fb      	strh	r3, [r7, #6]
 80020ba:	4603      	mov	r3, r0
 80020bc:	80bb      	strh	r3, [r7, #4]
 80020be:	460b      	mov	r3, r1
 80020c0:	807b      	strh	r3, [r7, #2]
 80020c2:	4613      	mov	r3, r2
 80020c4:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80020c6:	4b34      	ldr	r3, [pc, #208]	@ (8002198 <st7789_DrawHLine+0xf0>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2bc8      	cmp	r3, #200	@ 0xc8
 80020cc:	d00a      	beq.n	80020e4 <st7789_DrawHLine+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80020ce:	4b32      	ldr	r3, [pc, #200]	@ (8002198 <st7789_DrawHLine+0xf0>)
 80020d0:	22c8      	movs	r2, #200	@ 0xc8
 80020d2:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80020d4:	2395      	movs	r3, #149	@ 0x95
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	2300      	movs	r3, #0
 80020da:	2201      	movs	r2, #1
 80020dc:	492f      	ldr	r1, [pc, #188]	@ (800219c <st7789_DrawHLine+0xf4>)
 80020de:	2036      	movs	r0, #54	@ 0x36
 80020e0:	f7ff fca2 	bl	8001a28 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos + Length - 1, Ypos, Ypos);
 80020e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80020e8:	813b      	strh	r3, [r7, #8]
 80020ea:	893b      	ldrh	r3, [r7, #8]
 80020ec:	ba5b      	rev16	r3, r3
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	b21b      	sxth	r3, r3
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	4b2a      	ldr	r3, [pc, #168]	@ (80021a0 <st7789_DrawHLine+0xf8>)
 80020f6:	801a      	strh	r2, [r3, #0]
 80020f8:	88ba      	ldrh	r2, [r7, #4]
 80020fa:	883b      	ldrh	r3, [r7, #0]
 80020fc:	4413      	add	r3, r2
 80020fe:	b29b      	uxth	r3, r3
 8002100:	3b01      	subs	r3, #1
 8002102:	b29b      	uxth	r3, r3
 8002104:	b21b      	sxth	r3, r3
 8002106:	817b      	strh	r3, [r7, #10]
 8002108:	897b      	ldrh	r3, [r7, #10]
 800210a:	ba5b      	rev16	r3, r3
 800210c:	b29b      	uxth	r3, r3
 800210e:	b21b      	sxth	r3, r3
 8002110:	b29a      	uxth	r2, r3
 8002112:	4b23      	ldr	r3, [pc, #140]	@ (80021a0 <st7789_DrawHLine+0xf8>)
 8002114:	805a      	strh	r2, [r3, #2]
 8002116:	2395      	movs	r3, #149	@ 0x95
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	2300      	movs	r3, #0
 800211c:	2204      	movs	r2, #4
 800211e:	4920      	ldr	r1, [pc, #128]	@ (80021a0 <st7789_DrawHLine+0xf8>)
 8002120:	202a      	movs	r0, #42	@ 0x2a
 8002122:	f7ff fc81 	bl	8001a28 <LCD_IO_Transaction>
 8002126:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800212a:	81bb      	strh	r3, [r7, #12]
 800212c:	89bb      	ldrh	r3, [r7, #12]
 800212e:	ba5b      	rev16	r3, r3
 8002130:	b29b      	uxth	r3, r3
 8002132:	b21b      	sxth	r3, r3
 8002134:	b29a      	uxth	r2, r3
 8002136:	4b1a      	ldr	r3, [pc, #104]	@ (80021a0 <st7789_DrawHLine+0xf8>)
 8002138:	801a      	strh	r2, [r3, #0]
 800213a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800213e:	81fb      	strh	r3, [r7, #14]
 8002140:	89fb      	ldrh	r3, [r7, #14]
 8002142:	ba5b      	rev16	r3, r3
 8002144:	b29b      	uxth	r3, r3
 8002146:	b21b      	sxth	r3, r3
 8002148:	b29a      	uxth	r2, r3
 800214a:	4b15      	ldr	r3, [pc, #84]	@ (80021a0 <st7789_DrawHLine+0xf8>)
 800214c:	805a      	strh	r2, [r3, #2]
 800214e:	2395      	movs	r3, #149	@ 0x95
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	2300      	movs	r3, #0
 8002154:	2204      	movs	r2, #4
 8002156:	4912      	ldr	r1, [pc, #72]	@ (80021a0 <st7789_DrawHLine+0xf8>)
 8002158:	202b      	movs	r0, #43	@ 0x2b
 800215a:	f7ff fc65 	bl	8001a28 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Length);
 800215e:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <st7789_DrawHLine+0xfc>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <st7789_DrawHLine+0xd4>
 8002166:	2395      	movs	r3, #149	@ 0x95
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	2300      	movs	r3, #0
 800216c:	2201      	movs	r2, #1
 800216e:	490e      	ldr	r1, [pc, #56]	@ (80021a8 <st7789_DrawHLine+0x100>)
 8002170:	203a      	movs	r0, #58	@ 0x3a
 8002172:	f7ff fc59 	bl	8001a28 <LCD_IO_Transaction>
 8002176:	4b0b      	ldr	r3, [pc, #44]	@ (80021a4 <st7789_DrawHLine+0xfc>)
 8002178:	2200      	movs	r2, #0
 800217a:	701a      	strb	r2, [r3, #0]
 800217c:	883a      	ldrh	r2, [r7, #0]
 800217e:	1db9      	adds	r1, r7, #6
 8002180:	f240 1325 	movw	r3, #293	@ 0x125
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	2300      	movs	r3, #0
 8002188:	202c      	movs	r0, #44	@ 0x2c
 800218a:	f7ff fc4d 	bl	8001a28 <LCD_IO_Transaction>
}
 800218e:	bf00      	nop
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	bd90      	pop	{r4, r7, pc}
 8002196:	bf00      	nop
 8002198:	24000074 	.word	0x24000074
 800219c:	08010eb7 	.word	0x08010eb7
 80021a0:	24003014 	.word	0x24003014
 80021a4:	2400301e 	.word	0x2400301e
 80021a8:	0800a2b8 	.word	0x0800a2b8

080021ac <st7789_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void st7789_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	b087      	sub	sp, #28
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	4604      	mov	r4, r0
 80021b4:	4608      	mov	r0, r1
 80021b6:	4611      	mov	r1, r2
 80021b8:	461a      	mov	r2, r3
 80021ba:	4623      	mov	r3, r4
 80021bc:	80fb      	strh	r3, [r7, #6]
 80021be:	4603      	mov	r3, r0
 80021c0:	80bb      	strh	r3, [r7, #4]
 80021c2:	460b      	mov	r3, r1
 80021c4:	807b      	strh	r3, [r7, #2]
 80021c6:	4613      	mov	r3, r2
 80021c8:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80021ca:	4b34      	ldr	r3, [pc, #208]	@ (800229c <st7789_DrawVLine+0xf0>)
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2bc8      	cmp	r3, #200	@ 0xc8
 80021d0:	d00a      	beq.n	80021e8 <st7789_DrawVLine+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80021d2:	4b32      	ldr	r3, [pc, #200]	@ (800229c <st7789_DrawVLine+0xf0>)
 80021d4:	22c8      	movs	r2, #200	@ 0xc8
 80021d6:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80021d8:	2395      	movs	r3, #149	@ 0x95
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	2300      	movs	r3, #0
 80021de:	2201      	movs	r2, #1
 80021e0:	492f      	ldr	r1, [pc, #188]	@ (80022a0 <st7789_DrawVLine+0xf4>)
 80021e2:	2036      	movs	r0, #54	@ 0x36
 80021e4:	f7ff fc20 	bl	8001a28 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos, Ypos, Ypos + Length - 1);
 80021e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021ec:	813b      	strh	r3, [r7, #8]
 80021ee:	893b      	ldrh	r3, [r7, #8]
 80021f0:	ba5b      	rev16	r3, r3
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	b21b      	sxth	r3, r3
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	4b2a      	ldr	r3, [pc, #168]	@ (80022a4 <st7789_DrawVLine+0xf8>)
 80021fa:	801a      	strh	r2, [r3, #0]
 80021fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002200:	817b      	strh	r3, [r7, #10]
 8002202:	897b      	ldrh	r3, [r7, #10]
 8002204:	ba5b      	rev16	r3, r3
 8002206:	b29b      	uxth	r3, r3
 8002208:	b21b      	sxth	r3, r3
 800220a:	b29a      	uxth	r2, r3
 800220c:	4b25      	ldr	r3, [pc, #148]	@ (80022a4 <st7789_DrawVLine+0xf8>)
 800220e:	805a      	strh	r2, [r3, #2]
 8002210:	2395      	movs	r3, #149	@ 0x95
 8002212:	9300      	str	r3, [sp, #0]
 8002214:	2300      	movs	r3, #0
 8002216:	2204      	movs	r2, #4
 8002218:	4922      	ldr	r1, [pc, #136]	@ (80022a4 <st7789_DrawVLine+0xf8>)
 800221a:	202a      	movs	r0, #42	@ 0x2a
 800221c:	f7ff fc04 	bl	8001a28 <LCD_IO_Transaction>
 8002220:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002224:	81bb      	strh	r3, [r7, #12]
 8002226:	89bb      	ldrh	r3, [r7, #12]
 8002228:	ba5b      	rev16	r3, r3
 800222a:	b29b      	uxth	r3, r3
 800222c:	b21b      	sxth	r3, r3
 800222e:	b29a      	uxth	r2, r3
 8002230:	4b1c      	ldr	r3, [pc, #112]	@ (80022a4 <st7789_DrawVLine+0xf8>)
 8002232:	801a      	strh	r2, [r3, #0]
 8002234:	887a      	ldrh	r2, [r7, #2]
 8002236:	883b      	ldrh	r3, [r7, #0]
 8002238:	4413      	add	r3, r2
 800223a:	b29b      	uxth	r3, r3
 800223c:	3b01      	subs	r3, #1
 800223e:	b29b      	uxth	r3, r3
 8002240:	b21b      	sxth	r3, r3
 8002242:	81fb      	strh	r3, [r7, #14]
 8002244:	89fb      	ldrh	r3, [r7, #14]
 8002246:	ba5b      	rev16	r3, r3
 8002248:	b29b      	uxth	r3, r3
 800224a:	b21b      	sxth	r3, r3
 800224c:	b29a      	uxth	r2, r3
 800224e:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <st7789_DrawVLine+0xf8>)
 8002250:	805a      	strh	r2, [r3, #2]
 8002252:	2395      	movs	r3, #149	@ 0x95
 8002254:	9300      	str	r3, [sp, #0]
 8002256:	2300      	movs	r3, #0
 8002258:	2204      	movs	r2, #4
 800225a:	4912      	ldr	r1, [pc, #72]	@ (80022a4 <st7789_DrawVLine+0xf8>)
 800225c:	202b      	movs	r0, #43	@ 0x2b
 800225e:	f7ff fbe3 	bl	8001a28 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Length);
 8002262:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <st7789_DrawVLine+0xfc>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d00a      	beq.n	8002280 <st7789_DrawVLine+0xd4>
 800226a:	2395      	movs	r3, #149	@ 0x95
 800226c:	9300      	str	r3, [sp, #0]
 800226e:	2300      	movs	r3, #0
 8002270:	2201      	movs	r2, #1
 8002272:	490e      	ldr	r1, [pc, #56]	@ (80022ac <st7789_DrawVLine+0x100>)
 8002274:	203a      	movs	r0, #58	@ 0x3a
 8002276:	f7ff fbd7 	bl	8001a28 <LCD_IO_Transaction>
 800227a:	4b0b      	ldr	r3, [pc, #44]	@ (80022a8 <st7789_DrawVLine+0xfc>)
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]
 8002280:	883a      	ldrh	r2, [r7, #0]
 8002282:	1db9      	adds	r1, r7, #6
 8002284:	f240 1325 	movw	r3, #293	@ 0x125
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	2300      	movs	r3, #0
 800228c:	202c      	movs	r0, #44	@ 0x2c
 800228e:	f7ff fbcb 	bl	8001a28 <LCD_IO_Transaction>
}
 8002292:	bf00      	nop
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	bd90      	pop	{r4, r7, pc}
 800229a:	bf00      	nop
 800229c:	24000074 	.word	0x24000074
 80022a0:	08010eb7 	.word	0x08010eb7
 80022a4:	24003014 	.word	0x24003014
 80022a8:	2400301e 	.word	0x2400301e
 80022ac:	0800a2b8 	.word	0x0800a2b8

080022b0 <st7789_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void st7789_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 80022b0:	b590      	push	{r4, r7, lr}
 80022b2:	b087      	sub	sp, #28
 80022b4:	af02      	add	r7, sp, #8
 80022b6:	4604      	mov	r4, r0
 80022b8:	4608      	mov	r0, r1
 80022ba:	4611      	mov	r1, r2
 80022bc:	461a      	mov	r2, r3
 80022be:	4623      	mov	r3, r4
 80022c0:	80fb      	strh	r3, [r7, #6]
 80022c2:	4603      	mov	r3, r0
 80022c4:	80bb      	strh	r3, [r7, #4]
 80022c6:	460b      	mov	r3, r1
 80022c8:	807b      	strh	r3, [r7, #2]
 80022ca:	4613      	mov	r3, r2
 80022cc:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80022ce:	4b39      	ldr	r3, [pc, #228]	@ (80023b4 <st7789_FillRect+0x104>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2bc8      	cmp	r3, #200	@ 0xc8
 80022d4:	d00a      	beq.n	80022ec <st7789_FillRect+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80022d6:	4b37      	ldr	r3, [pc, #220]	@ (80023b4 <st7789_FillRect+0x104>)
 80022d8:	22c8      	movs	r2, #200	@ 0xc8
 80022da:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80022dc:	2395      	movs	r3, #149	@ 0x95
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	2300      	movs	r3, #0
 80022e2:	2201      	movs	r2, #1
 80022e4:	4934      	ldr	r1, [pc, #208]	@ (80023b8 <st7789_FillRect+0x108>)
 80022e6:	2036      	movs	r0, #54	@ 0x36
 80022e8:	f7ff fb9e 	bl	8001a28 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos + Xsize - 1, Ypos, Ypos + Ysize - 1);
 80022ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022f0:	813b      	strh	r3, [r7, #8]
 80022f2:	893b      	ldrh	r3, [r7, #8]
 80022f4:	ba5b      	rev16	r3, r3
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	b21b      	sxth	r3, r3
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	4b2f      	ldr	r3, [pc, #188]	@ (80023bc <st7789_FillRect+0x10c>)
 80022fe:	801a      	strh	r2, [r3, #0]
 8002300:	88fa      	ldrh	r2, [r7, #6]
 8002302:	887b      	ldrh	r3, [r7, #2]
 8002304:	4413      	add	r3, r2
 8002306:	b29b      	uxth	r3, r3
 8002308:	3b01      	subs	r3, #1
 800230a:	b29b      	uxth	r3, r3
 800230c:	b21b      	sxth	r3, r3
 800230e:	817b      	strh	r3, [r7, #10]
 8002310:	897b      	ldrh	r3, [r7, #10]
 8002312:	ba5b      	rev16	r3, r3
 8002314:	b29b      	uxth	r3, r3
 8002316:	b21b      	sxth	r3, r3
 8002318:	b29a      	uxth	r2, r3
 800231a:	4b28      	ldr	r3, [pc, #160]	@ (80023bc <st7789_FillRect+0x10c>)
 800231c:	805a      	strh	r2, [r3, #2]
 800231e:	2395      	movs	r3, #149	@ 0x95
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	2300      	movs	r3, #0
 8002324:	2204      	movs	r2, #4
 8002326:	4925      	ldr	r1, [pc, #148]	@ (80023bc <st7789_FillRect+0x10c>)
 8002328:	202a      	movs	r0, #42	@ 0x2a
 800232a:	f7ff fb7d 	bl	8001a28 <LCD_IO_Transaction>
 800232e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002332:	81bb      	strh	r3, [r7, #12]
 8002334:	89bb      	ldrh	r3, [r7, #12]
 8002336:	ba5b      	rev16	r3, r3
 8002338:	b29b      	uxth	r3, r3
 800233a:	b21b      	sxth	r3, r3
 800233c:	b29a      	uxth	r2, r3
 800233e:	4b1f      	ldr	r3, [pc, #124]	@ (80023bc <st7789_FillRect+0x10c>)
 8002340:	801a      	strh	r2, [r3, #0]
 8002342:	88ba      	ldrh	r2, [r7, #4]
 8002344:	883b      	ldrh	r3, [r7, #0]
 8002346:	4413      	add	r3, r2
 8002348:	b29b      	uxth	r3, r3
 800234a:	3b01      	subs	r3, #1
 800234c:	b29b      	uxth	r3, r3
 800234e:	b21b      	sxth	r3, r3
 8002350:	81fb      	strh	r3, [r7, #14]
 8002352:	89fb      	ldrh	r3, [r7, #14]
 8002354:	ba5b      	rev16	r3, r3
 8002356:	b29b      	uxth	r3, r3
 8002358:	b21b      	sxth	r3, r3
 800235a:	b29a      	uxth	r2, r3
 800235c:	4b17      	ldr	r3, [pc, #92]	@ (80023bc <st7789_FillRect+0x10c>)
 800235e:	805a      	strh	r2, [r3, #2]
 8002360:	2395      	movs	r3, #149	@ 0x95
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	2300      	movs	r3, #0
 8002366:	2204      	movs	r2, #4
 8002368:	4914      	ldr	r1, [pc, #80]	@ (80023bc <st7789_FillRect+0x10c>)
 800236a:	202b      	movs	r0, #43	@ 0x2b
 800236c:	f7ff fb5c 	bl	8001a28 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Xsize * Ysize);
 8002370:	4b13      	ldr	r3, [pc, #76]	@ (80023c0 <st7789_FillRect+0x110>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00a      	beq.n	800238e <st7789_FillRect+0xde>
 8002378:	2395      	movs	r3, #149	@ 0x95
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	2300      	movs	r3, #0
 800237e:	2201      	movs	r2, #1
 8002380:	4910      	ldr	r1, [pc, #64]	@ (80023c4 <st7789_FillRect+0x114>)
 8002382:	203a      	movs	r0, #58	@ 0x3a
 8002384:	f7ff fb50 	bl	8001a28 <LCD_IO_Transaction>
 8002388:	4b0d      	ldr	r3, [pc, #52]	@ (80023c0 <st7789_FillRect+0x110>)
 800238a:	2200      	movs	r2, #0
 800238c:	701a      	strb	r2, [r3, #0]
 800238e:	887b      	ldrh	r3, [r7, #2]
 8002390:	883a      	ldrh	r2, [r7, #0]
 8002392:	fb02 f303 	mul.w	r3, r2, r3
 8002396:	461a      	mov	r2, r3
 8002398:	f240 1325 	movw	r3, #293	@ 0x125
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	2300      	movs	r3, #0
 80023a0:	f107 0120 	add.w	r1, r7, #32
 80023a4:	202c      	movs	r0, #44	@ 0x2c
 80023a6:	f7ff fb3f 	bl	8001a28 <LCD_IO_Transaction>
}
 80023aa:	bf00      	nop
 80023ac:	3714      	adds	r7, #20
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd90      	pop	{r4, r7, pc}
 80023b2:	bf00      	nop
 80023b4:	24000074 	.word	0x24000074
 80023b8:	08010eb7 	.word	0x08010eb7
 80023bc:	24003014 	.word	0x24003014
 80023c0:	2400301e 	.word	0x2400301e
 80023c4:	0800a2b8 	.word	0x0800a2b8

080023c8 <st7789_DrawBitmap>:
  * @param  Ypos:  Bmp Y position in the LCD
  * @retval None
  * @brief  Draw direction: right then up
  */
void st7789_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af02      	add	r7, sp, #8
 80023ce:	4603      	mov	r3, r0
 80023d0:	603a      	str	r2, [r7, #0]
 80023d2:	80fb      	strh	r3, [r7, #6]
 80023d4:	460b      	mov	r3, r1
 80023d6:	80bb      	strh	r3, [r7, #4]
  uint32_t index, size;
  /* Read bitmap size */
  size = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfSize;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80023de:	617b      	str	r3, [r7, #20]
  /* Get bitmap data address offset */
  index = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfOffBits;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	f8d3 300a 	ldr.w	r3, [r3, #10]
 80023e6:	613b      	str	r3, [r7, #16]
  size = (size - index) / 2;
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	085b      	lsrs	r3, r3, #1
 80023f0:	617b      	str	r3, [r7, #20]
  pbmp += index;
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4413      	add	r3, r2
 80023f8:	603b      	str	r3, [r7, #0]

  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_UP)
 80023fa:	4b28      	ldr	r3, [pc, #160]	@ (800249c <st7789_DrawBitmap+0xd4>)
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	2b48      	cmp	r3, #72	@ 0x48
 8002400:	d00a      	beq.n	8002418 <st7789_DrawBitmap+0x50>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_UP;
 8002402:	4b26      	ldr	r3, [pc, #152]	@ (800249c <st7789_DrawBitmap+0xd4>)
 8002404:	2248      	movs	r2, #72	@ 0x48
 8002406:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenUp, 1);
 8002408:	2395      	movs	r3, #149	@ 0x95
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	2300      	movs	r3, #0
 800240e:	2201      	movs	r2, #1
 8002410:	4923      	ldr	r1, [pc, #140]	@ (80024a0 <st7789_DrawBitmap+0xd8>)
 8002412:	2036      	movs	r0, #54	@ 0x36
 8002414:	f7ff fb08 	bl	8001a28 <LCD_IO_Transaction>
  }
  transdata.d16[0] = __REVSH(ST7789_SIZE_Y - 1 - yEnd);
 8002418:	4b22      	ldr	r3, [pc, #136]	@ (80024a4 <st7789_DrawBitmap+0xdc>)
 800241a:	881a      	ldrh	r2, [r3, #0]
 800241c:	f240 13df 	movw	r3, #479	@ 0x1df
 8002420:	1a9b      	subs	r3, r3, r2
 8002422:	b29b      	uxth	r3, r3
 8002424:	b21b      	sxth	r3, r3
 8002426:	81bb      	strh	r3, [r7, #12]
 8002428:	89bb      	ldrh	r3, [r7, #12]
 800242a:	ba5b      	rev16	r3, r3
 800242c:	b29b      	uxth	r3, r3
 800242e:	b21b      	sxth	r3, r3
 8002430:	b29a      	uxth	r2, r3
 8002432:	4b1d      	ldr	r3, [pc, #116]	@ (80024a8 <st7789_DrawBitmap+0xe0>)
 8002434:	801a      	strh	r2, [r3, #0]
  transdata.d16[1] = __REVSH(ST7789_SIZE_Y - 1 - yStart);
 8002436:	4b1d      	ldr	r3, [pc, #116]	@ (80024ac <st7789_DrawBitmap+0xe4>)
 8002438:	881a      	ldrh	r2, [r3, #0]
 800243a:	f240 13df 	movw	r3, #479	@ 0x1df
 800243e:	1a9b      	subs	r3, r3, r2
 8002440:	b29b      	uxth	r3, r3
 8002442:	b21b      	sxth	r3, r3
 8002444:	81fb      	strh	r3, [r7, #14]
 8002446:	89fb      	ldrh	r3, [r7, #14]
 8002448:	ba5b      	rev16	r3, r3
 800244a:	b29b      	uxth	r3, r3
 800244c:	b21b      	sxth	r3, r3
 800244e:	b29a      	uxth	r2, r3
 8002450:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <st7789_DrawBitmap+0xe0>)
 8002452:	805a      	strh	r2, [r3, #2]
  LCD_IO_WriteCmd8MultipleData8(ST7789_PASET, &transdata, 4);
 8002454:	2395      	movs	r3, #149	@ 0x95
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	2300      	movs	r3, #0
 800245a:	2204      	movs	r2, #4
 800245c:	4912      	ldr	r1, [pc, #72]	@ (80024a8 <st7789_DrawBitmap+0xe0>)
 800245e:	202b      	movs	r0, #43	@ 0x2b
 8002460:	f7ff fae2 	bl	8001a28 <LCD_IO_Transaction>
  LCD_IO_DrawBitmap(pbmp, size);
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <st7789_DrawBitmap+0xe8>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d00a      	beq.n	8002482 <st7789_DrawBitmap+0xba>
 800246c:	2395      	movs	r3, #149	@ 0x95
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2300      	movs	r3, #0
 8002472:	2201      	movs	r2, #1
 8002474:	490f      	ldr	r1, [pc, #60]	@ (80024b4 <st7789_DrawBitmap+0xec>)
 8002476:	203a      	movs	r0, #58	@ 0x3a
 8002478:	f7ff fad6 	bl	8001a28 <LCD_IO_Transaction>
 800247c:	4b0c      	ldr	r3, [pc, #48]	@ (80024b0 <st7789_DrawBitmap+0xe8>)
 800247e:	2200      	movs	r2, #0
 8002480:	701a      	strb	r2, [r3, #0]
 8002482:	23a5      	movs	r3, #165	@ 0xa5
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	2300      	movs	r3, #0
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	6839      	ldr	r1, [r7, #0]
 800248c:	202c      	movs	r0, #44	@ 0x2c
 800248e:	f7ff facb 	bl	8001a28 <LCD_IO_Transaction>
}
 8002492:	bf00      	nop
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	24000074 	.word	0x24000074
 80024a0:	08010eb6 	.word	0x08010eb6
 80024a4:	2400301c 	.word	0x2400301c
 80024a8:	24003014 	.word	0x24003014
 80024ac:	2400301a 	.word	0x2400301a
 80024b0:	2400301e 	.word	0x2400301e
 80024b4:	0800a2b8 	.word	0x0800a2b8

080024b8 <st7789_DrawRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void st7789_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af02      	add	r7, sp, #8
 80024be:	4604      	mov	r4, r0
 80024c0:	4608      	mov	r0, r1
 80024c2:	4611      	mov	r1, r2
 80024c4:	461a      	mov	r2, r3
 80024c6:	4623      	mov	r3, r4
 80024c8:	80fb      	strh	r3, [r7, #6]
 80024ca:	4603      	mov	r3, r0
 80024cc:	80bb      	strh	r3, [r7, #4]
 80024ce:	460b      	mov	r3, r1
 80024d0:	807b      	strh	r3, [r7, #2]
 80024d2:	4613      	mov	r3, r2
 80024d4:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80024d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002540 <st7789_DrawRGBImage+0x88>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	2bc8      	cmp	r3, #200	@ 0xc8
 80024dc:	d00a      	beq.n	80024f4 <st7789_DrawRGBImage+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80024de:	4b18      	ldr	r3, [pc, #96]	@ (8002540 <st7789_DrawRGBImage+0x88>)
 80024e0:	22c8      	movs	r2, #200	@ 0xc8
 80024e2:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80024e4:	2395      	movs	r3, #149	@ 0x95
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	2300      	movs	r3, #0
 80024ea:	2201      	movs	r2, #1
 80024ec:	4915      	ldr	r1, [pc, #84]	@ (8002544 <st7789_DrawRGBImage+0x8c>)
 80024ee:	2036      	movs	r0, #54	@ 0x36
 80024f0:	f7ff fa9a 	bl	8001a28 <LCD_IO_Transaction>
  }
  st7789_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 80024f4:	883b      	ldrh	r3, [r7, #0]
 80024f6:	887a      	ldrh	r2, [r7, #2]
 80024f8:	88b9      	ldrh	r1, [r7, #4]
 80024fa:	88f8      	ldrh	r0, [r7, #6]
 80024fc:	f7ff fd6e 	bl	8001fdc <st7789_SetDisplayWindow>
  LCD_IO_DrawBitmap(pData, Xsize * Ysize);
 8002500:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <st7789_DrawRGBImage+0x90>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d00a      	beq.n	800251e <st7789_DrawRGBImage+0x66>
 8002508:	2395      	movs	r3, #149	@ 0x95
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	2300      	movs	r3, #0
 800250e:	2201      	movs	r2, #1
 8002510:	490e      	ldr	r1, [pc, #56]	@ (800254c <st7789_DrawRGBImage+0x94>)
 8002512:	203a      	movs	r0, #58	@ 0x3a
 8002514:	f7ff fa88 	bl	8001a28 <LCD_IO_Transaction>
 8002518:	4b0b      	ldr	r3, [pc, #44]	@ (8002548 <st7789_DrawRGBImage+0x90>)
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
 800251e:	887b      	ldrh	r3, [r7, #2]
 8002520:	883a      	ldrh	r2, [r7, #0]
 8002522:	fb02 f303 	mul.w	r3, r2, r3
 8002526:	461a      	mov	r2, r3
 8002528:	23a5      	movs	r3, #165	@ 0xa5
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	2300      	movs	r3, #0
 800252e:	69b9      	ldr	r1, [r7, #24]
 8002530:	202c      	movs	r0, #44	@ 0x2c
 8002532:	f7ff fa79 	bl	8001a28 <LCD_IO_Transaction>
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	bd90      	pop	{r4, r7, pc}
 800253e:	bf00      	nop
 8002540:	24000074 	.word	0x24000074
 8002544:	08010eb7 	.word	0x08010eb7
 8002548:	2400301e 	.word	0x2400301e
 800254c:	0800a2b8 	.word	0x0800a2b8

08002550 <st7789_ReadRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void st7789_ReadRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 8002550:	b590      	push	{r4, r7, lr}
 8002552:	b085      	sub	sp, #20
 8002554:	af02      	add	r7, sp, #8
 8002556:	4604      	mov	r4, r0
 8002558:	4608      	mov	r0, r1
 800255a:	4611      	mov	r1, r2
 800255c:	461a      	mov	r2, r3
 800255e:	4623      	mov	r3, r4
 8002560:	80fb      	strh	r3, [r7, #6]
 8002562:	4603      	mov	r3, r0
 8002564:	80bb      	strh	r3, [r7, #4]
 8002566:	460b      	mov	r3, r1
 8002568:	807b      	strh	r3, [r7, #2]
 800256a:	4613      	mov	r3, r2
 800256c:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 800256e:	4b1a      	ldr	r3, [pc, #104]	@ (80025d8 <st7789_ReadRGBImage+0x88>)
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	2bc8      	cmp	r3, #200	@ 0xc8
 8002574:	d00a      	beq.n	800258c <st7789_ReadRGBImage+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8002576:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <st7789_ReadRGBImage+0x88>)
 8002578:	22c8      	movs	r2, #200	@ 0xc8
 800257a:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 800257c:	2395      	movs	r3, #149	@ 0x95
 800257e:	9300      	str	r3, [sp, #0]
 8002580:	2300      	movs	r3, #0
 8002582:	2201      	movs	r2, #1
 8002584:	4915      	ldr	r1, [pc, #84]	@ (80025dc <st7789_ReadRGBImage+0x8c>)
 8002586:	2036      	movs	r0, #54	@ 0x36
 8002588:	f7ff fa4e 	bl	8001a28 <LCD_IO_Transaction>
  }
  st7789_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 800258c:	883b      	ldrh	r3, [r7, #0]
 800258e:	887a      	ldrh	r2, [r7, #2]
 8002590:	88b9      	ldrh	r1, [r7, #4]
 8002592:	88f8      	ldrh	r0, [r7, #6]
 8002594:	f7ff fd22 	bl	8001fdc <st7789_SetDisplayWindow>
  LCD_IO_ReadBitmap(pData, Xsize * Ysize);
 8002598:	4b11      	ldr	r3, [pc, #68]	@ (80025e0 <st7789_ReadRGBImage+0x90>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10a      	bne.n	80025b6 <st7789_ReadRGBImage+0x66>
 80025a0:	2395      	movs	r3, #149	@ 0x95
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	2300      	movs	r3, #0
 80025a6:	2201      	movs	r2, #1
 80025a8:	490e      	ldr	r1, [pc, #56]	@ (80025e4 <st7789_ReadRGBImage+0x94>)
 80025aa:	203a      	movs	r0, #58	@ 0x3a
 80025ac:	f7ff fa3c 	bl	8001a28 <LCD_IO_Transaction>
 80025b0:	4b0b      	ldr	r3, [pc, #44]	@ (80025e0 <st7789_ReadRGBImage+0x90>)
 80025b2:	2201      	movs	r2, #1
 80025b4:	701a      	strb	r2, [r3, #0]
 80025b6:	887b      	ldrh	r3, [r7, #2]
 80025b8:	883a      	ldrh	r2, [r7, #0]
 80025ba:	fb02 f303 	mul.w	r3, r2, r3
 80025be:	461a      	mov	r2, r3
 80025c0:	23c9      	movs	r3, #201	@ 0xc9
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	2301      	movs	r3, #1
 80025c6:	69b9      	ldr	r1, [r7, #24]
 80025c8:	202e      	movs	r0, #46	@ 0x2e
 80025ca:	f7ff fa2d 	bl	8001a28 <LCD_IO_Transaction>
}
 80025ce:	bf00      	nop
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd90      	pop	{r4, r7, pc}
 80025d6:	bf00      	nop
 80025d8:	24000074 	.word	0x24000074
 80025dc:	08010eb7 	.word	0x08010eb7
 80025e0:	2400301e 	.word	0x2400301e
 80025e4:	0800a2bc 	.word	0x0800a2bc

080025e8 <st7789_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void st7789_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b08a      	sub	sp, #40	@ 0x28
 80025ec:	af02      	add	r7, sp, #8
 80025ee:	4603      	mov	r3, r0
 80025f0:	80fb      	strh	r3, [r7, #6]
 80025f2:	460b      	mov	r3, r1
 80025f4:	80bb      	strh	r3, [r7, #4]
 80025f6:	4613      	mov	r3, r2
 80025f8:	807b      	strh	r3, [r7, #2]
  static uint16_t scrparam[4] = {0, 0, 0, 0};
  #if (ST7789_ORIENTATION == 0)
  if((TopFix != __REVSH(scrparam[1])) || (BottonFix != __REVSH(scrparam[3])))
 80025fa:	88bb      	ldrh	r3, [r7, #4]
 80025fc:	4a4e      	ldr	r2, [pc, #312]	@ (8002738 <st7789_Scroll+0x150>)
 80025fe:	8852      	ldrh	r2, [r2, #2]
 8002600:	b212      	sxth	r2, r2
 8002602:	83fa      	strh	r2, [r7, #30]
 8002604:	8bfa      	ldrh	r2, [r7, #30]
 8002606:	ba52      	rev16	r2, r2
 8002608:	b292      	uxth	r2, r2
 800260a:	b212      	sxth	r2, r2
 800260c:	4293      	cmp	r3, r2
 800260e:	d10a      	bne.n	8002626 <st7789_Scroll+0x3e>
 8002610:	887b      	ldrh	r3, [r7, #2]
 8002612:	4a49      	ldr	r2, [pc, #292]	@ (8002738 <st7789_Scroll+0x150>)
 8002614:	88d2      	ldrh	r2, [r2, #6]
 8002616:	b212      	sxth	r2, r2
 8002618:	83ba      	strh	r2, [r7, #28]
 800261a:	8bba      	ldrh	r2, [r7, #28]
 800261c:	ba52      	rev16	r2, r2
 800261e:	b292      	uxth	r2, r2
 8002620:	b212      	sxth	r2, r2
 8002622:	4293      	cmp	r3, r2
 8002624:	d02b      	beq.n	800267e <st7789_Scroll+0x96>
  {
    scrparam[3] = __REVSH(TopFix);
 8002626:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800262a:	82fb      	strh	r3, [r7, #22]
 800262c:	8afb      	ldrh	r3, [r7, #22]
 800262e:	ba5b      	rev16	r3, r3
 8002630:	b29b      	uxth	r3, r3
 8002632:	b21b      	sxth	r3, r3
 8002634:	b29a      	uxth	r2, r3
 8002636:	4b40      	ldr	r3, [pc, #256]	@ (8002738 <st7789_Scroll+0x150>)
 8002638:	80da      	strh	r2, [r3, #6]
    scrparam[1] = __REVSH(BottonFix);
 800263a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800263e:	833b      	strh	r3, [r7, #24]
 8002640:	8b3b      	ldrh	r3, [r7, #24]
 8002642:	ba5b      	rev16	r3, r3
 8002644:	b29b      	uxth	r3, r3
 8002646:	b21b      	sxth	r3, r3
 8002648:	b29a      	uxth	r2, r3
 800264a:	4b3b      	ldr	r3, [pc, #236]	@ (8002738 <st7789_Scroll+0x150>)
 800264c:	805a      	strh	r2, [r3, #2]
    scrparam[2] = __REVSH(ST7789_LCD_PIXEL_HEIGHT - TopFix - BottonFix);
 800264e:	88ba      	ldrh	r2, [r7, #4]
 8002650:	887b      	ldrh	r3, [r7, #2]
 8002652:	4413      	add	r3, r2
 8002654:	b29b      	uxth	r3, r3
 8002656:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 800265a:	b29b      	uxth	r3, r3
 800265c:	b21b      	sxth	r3, r3
 800265e:	837b      	strh	r3, [r7, #26]
 8002660:	8b7b      	ldrh	r3, [r7, #26]
 8002662:	ba5b      	rev16	r3, r3
 8002664:	b29b      	uxth	r3, r3
 8002666:	b21b      	sxth	r3, r3
 8002668:	b29a      	uxth	r2, r3
 800266a:	4b33      	ldr	r3, [pc, #204]	@ (8002738 <st7789_Scroll+0x150>)
 800266c:	809a      	strh	r2, [r3, #4]
    LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRDEF, &scrparam[1], 6);
 800266e:	2395      	movs	r3, #149	@ 0x95
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2300      	movs	r3, #0
 8002674:	2206      	movs	r2, #6
 8002676:	4931      	ldr	r1, [pc, #196]	@ (800273c <st7789_Scroll+0x154>)
 8002678:	2033      	movs	r0, #51	@ 0x33
 800267a:	f7ff f9d5 	bl	8001a28 <LCD_IO_Transaction>
  }
  Scroll = (0 - Scroll) % __REVSH(scrparam[2]);
 800267e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002682:	425b      	negs	r3, r3
 8002684:	4a2c      	ldr	r2, [pc, #176]	@ (8002738 <st7789_Scroll+0x150>)
 8002686:	8892      	ldrh	r2, [r2, #4]
 8002688:	b212      	sxth	r2, r2
 800268a:	82ba      	strh	r2, [r7, #20]
 800268c:	8aba      	ldrh	r2, [r7, #20]
 800268e:	ba52      	rev16	r2, r2
 8002690:	b292      	uxth	r2, r2
 8002692:	b212      	sxth	r2, r2
 8002694:	fb93 f1f2 	sdiv	r1, r3, r2
 8002698:	fb01 f202 	mul.w	r2, r1, r2
 800269c:	1a9b      	subs	r3, r3, r2
 800269e:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
 80026a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	da18      	bge.n	80026da <st7789_Scroll+0xf2>
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
 80026a8:	4b23      	ldr	r3, [pc, #140]	@ (8002738 <st7789_Scroll+0x150>)
 80026aa:	889b      	ldrh	r3, [r3, #4]
 80026ac:	b21b      	sxth	r3, r3
 80026ae:	823b      	strh	r3, [r7, #16]
 80026b0:	8a3b      	ldrh	r3, [r7, #16]
 80026b2:	ba5b      	rev16	r3, r3
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	b21b      	sxth	r3, r3
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	88fb      	ldrh	r3, [r7, #6]
 80026bc:	4413      	add	r3, r2
 80026be:	b29a      	uxth	r2, r3
 80026c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002738 <st7789_Scroll+0x150>)
 80026c2:	885b      	ldrh	r3, [r3, #2]
 80026c4:	b21b      	sxth	r3, r3
 80026c6:	827b      	strh	r3, [r7, #18]
 80026c8:	8a7b      	ldrh	r3, [r7, #18]
 80026ca:	ba5b      	rev16	r3, r3
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	b21b      	sxth	r3, r3
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	4413      	add	r3, r2
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	80fb      	strh	r3, [r7, #6]
 80026d8:	e00c      	b.n	80026f4 <st7789_Scroll+0x10c>
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
 80026da:	4b17      	ldr	r3, [pc, #92]	@ (8002738 <st7789_Scroll+0x150>)
 80026dc:	885b      	ldrh	r3, [r3, #2]
 80026de:	b21b      	sxth	r3, r3
 80026e0:	81fb      	strh	r3, [r7, #14]
 80026e2:	89fb      	ldrh	r3, [r7, #14]
 80026e4:	ba5b      	rev16	r3, r3
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	b21b      	sxth	r3, r3
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	88fb      	ldrh	r3, [r7, #6]
 80026ee:	4413      	add	r3, r2
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
  #endif
  if(Scroll != __REVSH(scrparam[0]))
 80026f4:	4b10      	ldr	r3, [pc, #64]	@ (8002738 <st7789_Scroll+0x150>)
 80026f6:	881b      	ldrh	r3, [r3, #0]
 80026f8:	b21b      	sxth	r3, r3
 80026fa:	81bb      	strh	r3, [r7, #12]
 80026fc:	89bb      	ldrh	r3, [r7, #12]
 80026fe:	ba5b      	rev16	r3, r3
 8002700:	b29b      	uxth	r3, r3
 8002702:	b21b      	sxth	r3, r3
 8002704:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002708:	429a      	cmp	r2, r3
 800270a:	d010      	beq.n	800272e <st7789_Scroll+0x146>
 800270c:	88fb      	ldrh	r3, [r7, #6]
 800270e:	817b      	strh	r3, [r7, #10]
 8002710:	897b      	ldrh	r3, [r7, #10]
 8002712:	ba5b      	rev16	r3, r3
 8002714:	b29b      	uxth	r3, r3
 8002716:	b21b      	sxth	r3, r3
  {
    scrparam[0] = __REVSH(Scroll);
 8002718:	b29a      	uxth	r2, r3
 800271a:	4b07      	ldr	r3, [pc, #28]	@ (8002738 <st7789_Scroll+0x150>)
 800271c:	801a      	strh	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRSADD, &scrparam[0], 2);
 800271e:	2395      	movs	r3, #149	@ 0x95
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	2300      	movs	r3, #0
 8002724:	2202      	movs	r2, #2
 8002726:	4904      	ldr	r1, [pc, #16]	@ (8002738 <st7789_Scroll+0x150>)
 8002728:	2037      	movs	r0, #55	@ 0x37
 800272a:	f7ff f97d 	bl	8001a28 <LCD_IO_Transaction>
  }
}
 800272e:	bf00      	nop
 8002730:	3720      	adds	r7, #32
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	24003020 	.word	0x24003020
 800273c:	24003022 	.word	0x24003022

08002740 <st7789_UserCommand>:
  * @param  Size      : data number
  * @param  Mode      : 0=write 8bits datas, 1=0=write 16bits datas, 2=read 8bits datas, 3=read 16bits datas
  * @retval None
  */
void st7789_UserCommand(uint16_t Command, uint8_t* pData, uint32_t Size, uint8_t Mode)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af02      	add	r7, sp, #8
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	607a      	str	r2, [r7, #4]
 800274a:	461a      	mov	r2, r3
 800274c:	4603      	mov	r3, r0
 800274e:	81fb      	strh	r3, [r7, #14]
 8002750:	4613      	mov	r3, r2
 8002752:	737b      	strb	r3, [r7, #13]
  if(Mode == 0)
 8002754:	7b7b      	ldrb	r3, [r7, #13]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10a      	bne.n	8002770 <st7789_UserCommand+0x30>
    LCD_IO_WriteCmd8MultipleData8((uint8_t)Command, pData, Size);
 800275a:	89fb      	ldrh	r3, [r7, #14]
 800275c:	b2db      	uxtb	r3, r3
 800275e:	4618      	mov	r0, r3
 8002760:	2395      	movs	r3, #149	@ 0x95
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	2300      	movs	r3, #0
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	68b9      	ldr	r1, [r7, #8]
 800276a:	f7ff f95d 	bl	8001a28 <LCD_IO_Transaction>
    LCD_IO_WriteCmd8MultipleData16((uint8_t)Command, pData, Size);
  else if(Mode == 2)
    LCD_IO_ReadCmd8MultipleData8((uint8_t)Command, pData, Size, 1);
  else if(Mode == 3)
    LCD_IO_ReadCmd8MultipleData16((uint8_t)Command, pData, Size, 1);
}
 800276e:	e028      	b.n	80027c2 <st7789_UserCommand+0x82>
  else if(Mode == 1)
 8002770:	7b7b      	ldrb	r3, [r7, #13]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d10a      	bne.n	800278c <st7789_UserCommand+0x4c>
    LCD_IO_WriteCmd8MultipleData16((uint8_t)Command, pData, Size);
 8002776:	89fb      	ldrh	r3, [r7, #14]
 8002778:	b2db      	uxtb	r3, r3
 800277a:	4618      	mov	r0, r3
 800277c:	23a5      	movs	r3, #165	@ 0xa5
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	2300      	movs	r3, #0
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	f7ff f94f 	bl	8001a28 <LCD_IO_Transaction>
}
 800278a:	e01a      	b.n	80027c2 <st7789_UserCommand+0x82>
  else if(Mode == 2)
 800278c:	7b7b      	ldrb	r3, [r7, #13]
 800278e:	2b02      	cmp	r3, #2
 8002790:	d10a      	bne.n	80027a8 <st7789_UserCommand+0x68>
    LCD_IO_ReadCmd8MultipleData8((uint8_t)Command, pData, Size, 1);
 8002792:	89fb      	ldrh	r3, [r7, #14]
 8002794:	b2db      	uxtb	r3, r3
 8002796:	4618      	mov	r0, r3
 8002798:	2399      	movs	r3, #153	@ 0x99
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2301      	movs	r3, #1
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	68b9      	ldr	r1, [r7, #8]
 80027a2:	f7ff f941 	bl	8001a28 <LCD_IO_Transaction>
}
 80027a6:	e00c      	b.n	80027c2 <st7789_UserCommand+0x82>
  else if(Mode == 3)
 80027a8:	7b7b      	ldrb	r3, [r7, #13]
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d109      	bne.n	80027c2 <st7789_UserCommand+0x82>
    LCD_IO_ReadCmd8MultipleData16((uint8_t)Command, pData, Size, 1);
 80027ae:	89fb      	ldrh	r3, [r7, #14]
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	4618      	mov	r0, r3
 80027b4:	23a9      	movs	r3, #169	@ 0xa9
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	2301      	movs	r3, #1
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68b9      	ldr	r1, [r7, #8]
 80027be:	f7ff f933 	bl	8001a28 <LCD_IO_Transaction>
}
 80027c2:	bf00      	nop
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
	...

080027cc <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
  uint8_t ret = LCD_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	71fb      	strb	r3, [r7, #7]

  /* LCD Init */   
  lcd_drv->Init();
 80027d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002800 <BSP_LCD_Init+0x34>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4798      	blx	r3
  
  /* Default value for draw propriety */
  DrawProp.BackColor = LCD_DEFAULT_BACKCOLOR;
 80027de:	4b09      	ldr	r3, [pc, #36]	@ (8002804 <BSP_LCD_Init+0x38>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	605a      	str	r2, [r3, #4]
  DrawProp.TextColor = LCD_DEFAULT_TEXTCOLOR;
 80027e4:	4b07      	ldr	r3, [pc, #28]	@ (8002804 <BSP_LCD_Init+0x38>)
 80027e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027ea:	601a      	str	r2, [r3, #0]
  DrawProp.pFont     = &LCD_DEFAULT_FONT;
 80027ec:	4b05      	ldr	r3, [pc, #20]	@ (8002804 <BSP_LCD_Init+0x38>)
 80027ee:	4a06      	ldr	r2, [pc, #24]	@ (8002808 <BSP_LCD_Init+0x3c>)
 80027f0:	609a      	str	r2, [r3, #8]
  /* Clear the LCD screen */
  #if LCD_INIT_CLEAR == 1
  BSP_LCD_Clear(LCD_DEFAULT_BACKCOLOR);
  #endif
  
  ret = LCD_OK;
 80027f2:	2300      	movs	r3, #0
 80027f4:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 80027f6:	79fb      	ldrb	r3, [r7, #7]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	24000070 	.word	0x24000070
 8002804:	24003028 	.word	0x24003028
 8002808:	24000008 	.word	0x24000008

0800280c <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None    
  * @retval Used LCD X size
  */
uint16_t BSP_LCD_GetXSize(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelWidth());
 8002810:	4b03      	ldr	r3, [pc, #12]	@ (8002820 <BSP_LCD_GetXSize+0x14>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002816:	4798      	blx	r3
 8002818:	4603      	mov	r3, r0
}
 800281a:	4618      	mov	r0, r3
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	24000070 	.word	0x24000070

08002824 <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None   
  * @retval Used LCD Y size
  */
uint16_t BSP_LCD_GetYSize(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelHeight());
 8002828:	4b03      	ldr	r3, [pc, #12]	@ (8002838 <BSP_LCD_GetYSize+0x14>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282e:	4798      	blx	r3
 8002830:	4603      	mov	r3, r0
}
 8002832:	4618      	mov	r0, r3
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	24000070 	.word	0x24000070

0800283c <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 8002846:	88fb      	ldrh	r3, [r7, #6]
 8002848:	4a03      	ldr	r2, [pc, #12]	@ (8002858 <BSP_LCD_SetTextColor+0x1c>)
 800284a:	6013      	str	r3, [r2, #0]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	24003028 	.word	0x24003028

0800285c <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	4603      	mov	r3, r0
 8002864:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 8002866:	88fb      	ldrh	r3, [r7, #6]
 8002868:	4a03      	ldr	r2, [pc, #12]	@ (8002878 <BSP_LCD_SetBackColor+0x1c>)
 800286a:	6053      	str	r3, [r2, #4]
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	24003028 	.word	0x24003028

0800287c <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = pFonts;
 8002884:	4a04      	ldr	r2, [pc, #16]	@ (8002898 <BSP_LCD_SetFont+0x1c>)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6093      	str	r3, [r2, #8]
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	24003028 	.word	0x24003028

0800289c <BSP_LCD_GetFont>:
  * @brief  Gets the LCD text font.
  * @param  None
  * @retval Used font
  */
sFONT *BSP_LCD_GetFont(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return DrawProp.pFont;
 80028a0:	4b03      	ldr	r3, [pc, #12]	@ (80028b0 <BSP_LCD_GetFont+0x14>)
 80028a2:	689b      	ldr	r3, [r3, #8]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	24003028 	.word	0x24003028

080028b4 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint16_t Color)
{
 80028b4:	b5b0      	push	{r4, r5, r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af02      	add	r7, sp, #8
 80028ba:	4603      	mov	r3, r0
 80028bc:	80fb      	strh	r3, [r7, #6]
  lcd_drv->FillRect(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), Color);
 80028be:	4b0b      	ldr	r3, [pc, #44]	@ (80028ec <BSP_LCD_Clear+0x38>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80028c4:	f7ff ffa2 	bl	800280c <BSP_LCD_GetXSize>
 80028c8:	4603      	mov	r3, r0
 80028ca:	461d      	mov	r5, r3
 80028cc:	f7ff ffaa 	bl	8002824 <BSP_LCD_GetYSize>
 80028d0:	4603      	mov	r3, r0
 80028d2:	461a      	mov	r2, r3
 80028d4:	88fb      	ldrh	r3, [r7, #6]
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	4613      	mov	r3, r2
 80028da:	462a      	mov	r2, r5
 80028dc:	2100      	movs	r1, #0
 80028de:	2000      	movs	r0, #0
 80028e0:	47a0      	blx	r4
}
 80028e2:	bf00      	nop
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bdb0      	pop	{r4, r5, r7, pc}
 80028ea:	bf00      	nop
 80028ec:	24000070 	.word	0x24000070

080028f0 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	80fb      	strh	r3, [r7, #6]
 80028fa:	460b      	mov	r3, r1
 80028fc:	80bb      	strh	r3, [r7, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8002902:	4b0f      	ldr	r3, [pc, #60]	@ (8002940 <BSP_LCD_DisplayChar+0x50>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	78fb      	ldrb	r3, [r7, #3]
 800290a:	3b20      	subs	r3, #32
                        DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 800290c:	490c      	ldr	r1, [pc, #48]	@ (8002940 <BSP_LCD_DisplayChar+0x50>)
 800290e:	6889      	ldr	r1, [r1, #8]
 8002910:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8002912:	fb03 f101 	mul.w	r1, r3, r1
                        DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8002916:	4b0a      	ldr	r3, [pc, #40]	@ (8002940 <BSP_LCD_DisplayChar+0x50>)
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	889b      	ldrh	r3, [r3, #4]
 800291c:	3307      	adds	r3, #7
 800291e:	2b00      	cmp	r3, #0
 8002920:	da00      	bge.n	8002924 <BSP_LCD_DisplayChar+0x34>
 8002922:	3307      	adds	r3, #7
 8002924:	10db      	asrs	r3, r3, #3
 8002926:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 800292a:	441a      	add	r2, r3
 800292c:	88b9      	ldrh	r1, [r7, #4]
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	4618      	mov	r0, r3
 8002932:	f000 fadf 	bl	8002ef4 <DrawChar>
}
 8002936:	bf00      	nop
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	24003028 	.word	0x24003028

08002944 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)  
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	80fb      	strh	r3, [r7, #6]
 800294e:	460b      	mov	r3, r1
 8002950:	80bb      	strh	r3, [r7, #4]
 8002952:	4613      	mov	r3, r2
 8002954:	807b      	strh	r3, [r7, #2]
  lcd_drv->WritePixel(Xpos, Ypos, RGB_Code);
 8002956:	4b05      	ldr	r3, [pc, #20]	@ (800296c <BSP_LCD_DrawPixel+0x28>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	887a      	ldrh	r2, [r7, #2]
 800295e:	88b9      	ldrh	r1, [r7, #4]
 8002960:	88f8      	ldrh	r0, [r7, #6]
 8002962:	4798      	blx	r3
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	24000070 	.word	0x24000070

08002970 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002970:	b590      	push	{r4, r7, lr}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	80fb      	strh	r3, [r7, #6]
 800297a:	460b      	mov	r3, r1
 800297c:	80bb      	strh	r3, [r7, #4]
 800297e:	4613      	mov	r3, r2
 8002980:	807b      	strh	r3, [r7, #2]
  lcd_drv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 8002982:	4b07      	ldr	r3, [pc, #28]	@ (80029a0 <BSP_LCD_DrawHLine+0x30>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6a1c      	ldr	r4, [r3, #32]
 8002988:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <BSP_LCD_DrawHLine+0x34>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	b298      	uxth	r0, r3
 800298e:	887b      	ldrh	r3, [r7, #2]
 8002990:	88ba      	ldrh	r2, [r7, #4]
 8002992:	88f9      	ldrh	r1, [r7, #6]
 8002994:	47a0      	blx	r4
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bd90      	pop	{r4, r7, pc}
 800299e:	bf00      	nop
 80029a0:	24000070 	.word	0x24000070
 80029a4:	24003028 	.word	0x24003028

080029a8 <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80029a8:	b590      	push	{r4, r7, lr}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	80fb      	strh	r3, [r7, #6]
 80029b2:	460b      	mov	r3, r1
 80029b4:	80bb      	strh	r3, [r7, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	807b      	strh	r3, [r7, #2]
  lcd_drv->DrawVLine(DrawProp.TextColor, Xpos, Ypos, Length);
 80029ba:	4b07      	ldr	r3, [pc, #28]	@ (80029d8 <BSP_LCD_DrawVLine+0x30>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80029c0:	4b06      	ldr	r3, [pc, #24]	@ (80029dc <BSP_LCD_DrawVLine+0x34>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	b298      	uxth	r0, r3
 80029c6:	887b      	ldrh	r3, [r7, #2]
 80029c8:	88ba      	ldrh	r2, [r7, #4]
 80029ca:	88f9      	ldrh	r1, [r7, #6]
 80029cc:	47a0      	blx	r4
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd90      	pop	{r4, r7, pc}
 80029d6:	bf00      	nop
 80029d8:	24000070 	.word	0x24000070
 80029dc:	24003028 	.word	0x24003028

080029e0 <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80029e0:	b590      	push	{r4, r7, lr}
 80029e2:	b08b      	sub	sp, #44	@ 0x2c
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4604      	mov	r4, r0
 80029e8:	4608      	mov	r0, r1
 80029ea:	4611      	mov	r1, r2
 80029ec:	461a      	mov	r2, r3
 80029ee:	4623      	mov	r3, r4
 80029f0:	80fb      	strh	r3, [r7, #6]
 80029f2:	4603      	mov	r3, r0
 80029f4:	80bb      	strh	r3, [r7, #4]
 80029f6:	460b      	mov	r3, r1
 80029f8:	807b      	strh	r3, [r7, #2]
 80029fa:	4613      	mov	r3, r2
 80029fc:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80029fe:	2300      	movs	r3, #0
 8002a00:	823b      	strh	r3, [r7, #16]
 8002a02:	2300      	movs	r3, #0
 8002a04:	81fb      	strh	r3, [r7, #14]
 8002a06:	2300      	movs	r3, #0
 8002a08:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8002a0e:	2300      	movs	r3, #0
 8002a10:	847b      	strh	r3, [r7, #34]	@ 0x22
 8002a12:	2300      	movs	r3, #0
 8002a14:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8002a16:	2300      	movs	r3, #0
 8002a18:	83fb      	strh	r3, [r7, #30]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	83bb      	strh	r3, [r7, #28]
 8002a1e:	2300      	movs	r3, #0
 8002a20:	837b      	strh	r3, [r7, #26]
 8002a22:	2300      	movs	r3, #0
 8002a24:	833b      	strh	r3, [r7, #24]
 8002a26:	2300      	movs	r3, #0
 8002a28:	82fb      	strh	r3, [r7, #22]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 8002a32:	887a      	ldrh	r2, [r7, #2]
 8002a34:	88fb      	ldrh	r3, [r7, #6]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	bfb8      	it	lt
 8002a3c:	425b      	neglt	r3, r3
 8002a3e:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8002a40:	883a      	ldrh	r2, [r7, #0]
 8002a42:	88bb      	ldrh	r3, [r7, #4]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	bfb8      	it	lt
 8002a4a:	425b      	neglt	r3, r3
 8002a4c:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 8002a4e:	88fb      	ldrh	r3, [r7, #6]
 8002a50:	84fb      	strh	r3, [r7, #38]	@ 0x26
  y = y1;                       /* Start y off at the first pixel */
 8002a52:	88bb      	ldrh	r3, [r7, #4]
 8002a54:	84bb      	strh	r3, [r7, #36]	@ 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8002a56:	887a      	ldrh	r2, [r7, #2]
 8002a58:	88fb      	ldrh	r3, [r7, #6]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d304      	bcc.n	8002a68 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = 1;
 8002a62:	2301      	movs	r3, #1
 8002a64:	843b      	strh	r3, [r7, #32]
 8002a66:	e005      	b.n	8002a74 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002a68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a6c:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = -1;
 8002a6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a72:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8002a74:	883a      	ldrh	r2, [r7, #0]
 8002a76:	88bb      	ldrh	r3, [r7, #4]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d304      	bcc.n	8002a86 <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002a80:	2301      	movs	r3, #1
 8002a82:	83bb      	strh	r3, [r7, #28]
 8002a84:	e005      	b.n	8002a92 <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8002a86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a8a:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002a8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a90:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8002a92:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002a96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	db11      	blt.n	8002ac2 <BSP_LCD_DrawLine+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	847b      	strh	r3, [r7, #34]	@ 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8002aa6:	8a3b      	ldrh	r3, [r7, #16]
 8002aa8:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8002aaa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	da00      	bge.n	8002ab4 <BSP_LCD_DrawLine+0xd4>
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	105b      	asrs	r3, r3, #1
 8002ab6:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8002ab8:	89fb      	ldrh	r3, [r7, #14]
 8002aba:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8002abc:	8a3b      	ldrh	r3, [r7, #16]
 8002abe:	82bb      	strh	r3, [r7, #20]
 8002ac0:	e010      	b.n	8002ae4 <BSP_LCD_DrawLine+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8002aca:	89fb      	ldrh	r3, [r7, #14]
 8002acc:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8002ace:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	da00      	bge.n	8002ad8 <BSP_LCD_DrawLine+0xf8>
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	105b      	asrs	r3, r3, #1
 8002ada:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8002adc:	8a3b      	ldrh	r3, [r7, #16]
 8002ade:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8002ae0:	89fb      	ldrh	r3, [r7, #14]
 8002ae2:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	827b      	strh	r3, [r7, #18]
 8002ae8:	e031      	b.n	8002b4e <BSP_LCD_DrawLine+0x16e>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp.TextColor);  /* Draw the current pixel */
 8002aea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002aec:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8002aee:	4a1d      	ldr	r2, [pc, #116]	@ (8002b64 <BSP_LCD_DrawLine+0x184>)
 8002af0:	6812      	ldr	r2, [r2, #0]
 8002af2:	b292      	uxth	r2, r2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff ff25 	bl	8002944 <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 8002afa:	8b3a      	ldrh	r2, [r7, #24]
 8002afc:	8afb      	ldrh	r3, [r7, #22]
 8002afe:	4413      	add	r3, r2
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8002b04:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002b08:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	db0e      	blt.n	8002b2e <BSP_LCD_DrawLine+0x14e>
    {
      num -= den;                             /* Calculate the new numerator value */
 8002b10:	8b3a      	ldrh	r2, [r7, #24]
 8002b12:	8b7b      	ldrh	r3, [r7, #26]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8002b1a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002b1c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002b1e:	4413      	add	r3, r2
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	84fb      	strh	r3, [r7, #38]	@ 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8002b24:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002b26:	8bfb      	ldrh	r3, [r7, #30]
 8002b28:	4413      	add	r3, r2
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8002b2e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002b30:	8c3b      	ldrh	r3, [r7, #32]
 8002b32:	4413      	add	r3, r2
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	84fb      	strh	r3, [r7, #38]	@ 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8002b38:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002b3a:	8bbb      	ldrh	r3, [r7, #28]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	84bb      	strh	r3, [r7, #36]	@ 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002b42:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	3301      	adds	r3, #1
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	827b      	strh	r3, [r7, #18]
 8002b4e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002b52:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	ddc7      	ble.n	8002aea <BSP_LCD_DrawLine+0x10a>
  }
}
 8002b5a:	bf00      	nop
 8002b5c:	bf00      	nop
 8002b5e:	372c      	adds	r7, #44	@ 0x2c
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd90      	pop	{r4, r7, pc}
 8002b64:	24003028 	.word	0x24003028

08002b68 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	80fb      	strh	r3, [r7, #6]
 8002b72:	460b      	mov	r3, r1
 8002b74:	80bb      	strh	r3, [r7, #4]
 8002b76:	4613      	mov	r3, r2
 8002b78:	807b      	strh	r3, [r7, #2]
  int32_t  D;       /* Decision Variable */ 
  uint32_t  CurX;   /* Current X Value */
  uint32_t  CurY;   /* Current Y Value */ 
  
  D = 3 - (Radius << 1);
 8002b7a:	887b      	ldrh	r3, [r7, #2]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	f1c3 0303 	rsb	r3, r3, #3
 8002b82:	617b      	str	r3, [r7, #20]
  CurX = 0;
 8002b84:	2300      	movs	r3, #0
 8002b86:	613b      	str	r3, [r7, #16]
  CurY = Radius;
 8002b88:	887b      	ldrh	r3, [r7, #2]
 8002b8a:	60fb      	str	r3, [r7, #12]
  
  while (CurX <= CurY)
 8002b8c:	e097      	b.n	8002cbe <BSP_LCD_DrawCircle+0x156>
  {
    BSP_LCD_DrawPixel((Xpos + CurX), (Ypos - CurY), DrawProp.TextColor);
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	88fb      	ldrh	r3, [r7, #6]
 8002b94:	4413      	add	r3, r2
 8002b96:	b298      	uxth	r0, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	88ba      	ldrh	r2, [r7, #4]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	4a4c      	ldr	r2, [pc, #304]	@ (8002cd4 <BSP_LCD_DrawCircle+0x16c>)
 8002ba4:	6812      	ldr	r2, [r2, #0]
 8002ba6:	b292      	uxth	r2, r2
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f7ff fecb 	bl	8002944 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - CurX), (Ypos - CurY), DrawProp.TextColor);
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	88fa      	ldrh	r2, [r7, #6]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	b298      	uxth	r0, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	88ba      	ldrh	r2, [r7, #4]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	4a44      	ldr	r2, [pc, #272]	@ (8002cd4 <BSP_LCD_DrawCircle+0x16c>)
 8002bc4:	6812      	ldr	r2, [r2, #0]
 8002bc6:	b292      	uxth	r2, r2
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f7ff febb 	bl	8002944 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + CurY), (Ypos - CurX), DrawProp.TextColor);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	88fb      	ldrh	r3, [r7, #6]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	b298      	uxth	r0, r3
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	88ba      	ldrh	r2, [r7, #4]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	4a3c      	ldr	r2, [pc, #240]	@ (8002cd4 <BSP_LCD_DrawCircle+0x16c>)
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	b292      	uxth	r2, r2
 8002be8:	4619      	mov	r1, r3
 8002bea:	f7ff feab 	bl	8002944 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - CurY), (Ypos - CurX), DrawProp.TextColor);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	88fa      	ldrh	r2, [r7, #6]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	b298      	uxth	r0, r3
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	88ba      	ldrh	r2, [r7, #4]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	4a34      	ldr	r2, [pc, #208]	@ (8002cd4 <BSP_LCD_DrawCircle+0x16c>)
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	b292      	uxth	r2, r2
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f7ff fe9b 	bl	8002944 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + CurX), (Ypos + CurY), DrawProp.TextColor);
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	88fb      	ldrh	r3, [r7, #6]
 8002c14:	4413      	add	r3, r2
 8002c16:	b298      	uxth	r0, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	88bb      	ldrh	r3, [r7, #4]
 8002c1e:	4413      	add	r3, r2
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	4a2c      	ldr	r2, [pc, #176]	@ (8002cd4 <BSP_LCD_DrawCircle+0x16c>)
 8002c24:	6812      	ldr	r2, [r2, #0]
 8002c26:	b292      	uxth	r2, r2
 8002c28:	4619      	mov	r1, r3
 8002c2a:	f7ff fe8b 	bl	8002944 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - CurX), (Ypos + CurY), DrawProp.TextColor);
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	88fa      	ldrh	r2, [r7, #6]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	b298      	uxth	r0, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	88bb      	ldrh	r3, [r7, #4]
 8002c3e:	4413      	add	r3, r2
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	4a24      	ldr	r2, [pc, #144]	@ (8002cd4 <BSP_LCD_DrawCircle+0x16c>)
 8002c44:	6812      	ldr	r2, [r2, #0]
 8002c46:	b292      	uxth	r2, r2
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f7ff fe7b 	bl	8002944 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + CurY), (Ypos + CurX), DrawProp.TextColor);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	88fb      	ldrh	r3, [r7, #6]
 8002c54:	4413      	add	r3, r2
 8002c56:	b298      	uxth	r0, r3
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	88bb      	ldrh	r3, [r7, #4]
 8002c5e:	4413      	add	r3, r2
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd4 <BSP_LCD_DrawCircle+0x16c>)
 8002c64:	6812      	ldr	r2, [r2, #0]
 8002c66:	b292      	uxth	r2, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f7ff fe6b 	bl	8002944 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - CurY), (Ypos + CurX), DrawProp.TextColor);   
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	88fa      	ldrh	r2, [r7, #6]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	b298      	uxth	r0, r3
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	88bb      	ldrh	r3, [r7, #4]
 8002c7e:	4413      	add	r3, r2
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	4a14      	ldr	r2, [pc, #80]	@ (8002cd4 <BSP_LCD_DrawCircle+0x16c>)
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	b292      	uxth	r2, r2
 8002c88:	4619      	mov	r1, r3
 8002c8a:	f7ff fe5b 	bl	8002944 <BSP_LCD_DrawPixel>

    if (D < 0)
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	da06      	bge.n	8002ca2 <BSP_LCD_DrawCircle+0x13a>
    { 
      D += (CurX << 2) + 6;
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	009a      	lsls	r2, r3, #2
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	3306      	adds	r3, #6
 8002c9e:	617b      	str	r3, [r7, #20]
 8002ca0:	e00a      	b.n	8002cb8 <BSP_LCD_DrawCircle+0x150>
    }
    else
    {
      D += ((CurX - CurY) << 2) + 10;
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	009a      	lsls	r2, r3, #2
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	4413      	add	r3, r2
 8002cae:	330a      	adds	r3, #10
 8002cb0:	617b      	str	r3, [r7, #20]
      CurY--;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	60fb      	str	r3, [r7, #12]
    }
    CurX++;
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	613b      	str	r3, [r7, #16]
  while (CurX <= CurY)
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	f67f af63 	bls.w	8002b8e <BSP_LCD_DrawCircle+0x26>
  } 
}
 8002cc8:	bf00      	nop
 8002cca:	bf00      	nop
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	24003028 	.word	0x24003028

08002cd8 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pBmp: Pointer to Bmp picture address
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pBmp)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	603a      	str	r2, [r7, #0]
 8002ce2:	80fb      	strh	r3, [r7, #6]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	80bb      	strh	r3, [r7, #4]
  uint32_t height = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60fb      	str	r3, [r7, #12]
  uint32_t width  = 0;
 8002cec:	2300      	movs	r3, #0
 8002cee:	60bb      	str	r3, [r7, #8]
  
  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	3312      	adds	r3, #18
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	3313      	adds	r3, #19
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	021b      	lsls	r3, r3, #8
 8002d00:	441a      	add	r2, r3
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	3314      	adds	r3, #20
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	041b      	lsls	r3, r3, #16
 8002d0a:	441a      	add	r2, r3
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	3315      	adds	r3, #21
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	061b      	lsls	r3, r3, #24
 8002d14:	4413      	add	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	3316      	adds	r3, #22
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	3317      	adds	r3, #23
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	021b      	lsls	r3, r3, #8
 8002d28:	441a      	add	r2, r3
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	3318      	adds	r3, #24
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	041b      	lsls	r3, r3, #16
 8002d32:	441a      	add	r2, r3
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	3319      	adds	r3, #25
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	061b      	lsls	r3, r3, #24
 8002d3c:	4413      	add	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
  
  SetDisplayWindow(Xpos, Ypos, width, height);
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	88b9      	ldrh	r1, [r7, #4]
 8002d4a:	88f8      	ldrh	r0, [r7, #6]
 8002d4c:	f000 f96e 	bl	800302c <SetDisplayWindow>
  
  lcd_drv->DrawBitmap(Xpos, Ypos, pBmp);
 8002d50:	4b05      	ldr	r3, [pc, #20]	@ (8002d68 <BSP_LCD_DrawBitmap+0x90>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	88b9      	ldrh	r1, [r7, #4]
 8002d58:	88f8      	ldrh	r0, [r7, #6]
 8002d5a:	683a      	ldr	r2, [r7, #0]
 8002d5c:	4798      	blx	r3
}
 8002d5e:	bf00      	nop
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	24000070 	.word	0x24000070

08002d6c <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002d6c:	b5b0      	push	{r4, r5, r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af02      	add	r7, sp, #8
 8002d72:	4604      	mov	r4, r0
 8002d74:	4608      	mov	r0, r1
 8002d76:	4611      	mov	r1, r2
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4623      	mov	r3, r4
 8002d7c:	80fb      	strh	r3, [r7, #6]
 8002d7e:	4603      	mov	r3, r0
 8002d80:	80bb      	strh	r3, [r7, #4]
 8002d82:	460b      	mov	r3, r1
 8002d84:	807b      	strh	r3, [r7, #2]
 8002d86:	4613      	mov	r3, r2
 8002d88:	803b      	strh	r3, [r7, #0]
  lcd_drv->FillRect(Xpos, Ypos, Width, Height, DrawProp.TextColor);
 8002d8a:	4b08      	ldr	r3, [pc, #32]	@ (8002dac <BSP_LCD_FillRect+0x40>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8002d90:	4b07      	ldr	r3, [pc, #28]	@ (8002db0 <BSP_LCD_FillRect+0x44>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	883d      	ldrh	r5, [r7, #0]
 8002d98:	887a      	ldrh	r2, [r7, #2]
 8002d9a:	88b9      	ldrh	r1, [r7, #4]
 8002d9c:	88f8      	ldrh	r0, [r7, #6]
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	462b      	mov	r3, r5
 8002da2:	47a0      	blx	r4
}
 8002da4:	bf00      	nop
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bdb0      	pop	{r4, r5, r7, pc}
 8002dac:	24000070 	.word	0x24000070
 8002db0:	24003028 	.word	0x24003028

08002db4 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	80fb      	strh	r3, [r7, #6]
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	80bb      	strh	r3, [r7, #4]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	807b      	strh	r3, [r7, #2]
  int32_t  D;        /* Decision Variable */ 
  uint32_t  CurX;    /* Current X Value */
  uint32_t  CurY;    /* Current Y Value */ 
  
  D = 3 - (Radius << 1);
 8002dc6:	887b      	ldrh	r3, [r7, #2]
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	f1c3 0303 	rsb	r3, r3, #3
 8002dce:	617b      	str	r3, [r7, #20]

  CurX = 0;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	613b      	str	r3, [r7, #16]
  CurY = Radius;
 8002dd4:	887b      	ldrh	r3, [r7, #2]
 8002dd6:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 8002dd8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ec8 <BSP_LCD_FillCircle+0x114>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff fd2c 	bl	800283c <BSP_LCD_SetTextColor>

  while (CurX <= CurY)
 8002de4:	e061      	b.n	8002eaa <BSP_LCD_FillCircle+0xf6>
  {
    if(CurY > 0) 
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d021      	beq.n	8002e30 <BSP_LCD_FillCircle+0x7c>
    {
      BSP_LCD_DrawHLine(Xpos - CurY, Ypos + CurX, 2*CurY);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	88fa      	ldrh	r2, [r7, #6]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	b298      	uxth	r0, r3
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	88bb      	ldrh	r3, [r7, #4]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	b299      	uxth	r1, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	461a      	mov	r2, r3
 8002e0a:	f7ff fdb1 	bl	8002970 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - CurY, Ypos - CurX, 2*CurY);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	88fa      	ldrh	r2, [r7, #6]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	b298      	uxth	r0, r3
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	88ba      	ldrh	r2, [r7, #4]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	b299      	uxth	r1, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	f7ff fda0 	bl	8002970 <BSP_LCD_DrawHLine>
    }

    if(CurX > 0) 
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d021      	beq.n	8002e7a <BSP_LCD_FillCircle+0xc6>
    {
      BSP_LCD_DrawHLine(Xpos - CurX, Ypos - CurY, 2*CurX);
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	88fa      	ldrh	r2, [r7, #6]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	b298      	uxth	r0, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	88ba      	ldrh	r2, [r7, #4]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	b299      	uxth	r1, r3
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	461a      	mov	r2, r3
 8002e54:	f7ff fd8c 	bl	8002970 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - CurX, Ypos + CurY, 2*CurX);
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	88fa      	ldrh	r2, [r7, #6]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	b298      	uxth	r0, r3
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	88bb      	ldrh	r3, [r7, #4]
 8002e68:	4413      	add	r3, r2
 8002e6a:	b299      	uxth	r1, r3
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	461a      	mov	r2, r3
 8002e76:	f7ff fd7b 	bl	8002970 <BSP_LCD_DrawHLine>
    }
    if (D < 0)
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	da06      	bge.n	8002e8e <BSP_LCD_FillCircle+0xda>
    { 
      D += (CurX << 2) + 6;
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	009a      	lsls	r2, r3, #2
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	4413      	add	r3, r2
 8002e88:	3306      	adds	r3, #6
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	e00a      	b.n	8002ea4 <BSP_LCD_FillCircle+0xf0>
    }
    else
    {
      D += ((CurX - CurY) << 2) + 10;
 8002e8e:	693a      	ldr	r2, [r7, #16]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	009a      	lsls	r2, r3, #2
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	4413      	add	r3, r2
 8002e9a:	330a      	adds	r3, #10
 8002e9c:	617b      	str	r3, [r7, #20]
      CurY--;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	60fb      	str	r3, [r7, #12]
    }
    CurX++;
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	613b      	str	r3, [r7, #16]
  while (CurX <= CurY)
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d999      	bls.n	8002de6 <BSP_LCD_FillCircle+0x32>
  }

  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8002eb2:	887a      	ldrh	r2, [r7, #2]
 8002eb4:	88b9      	ldrh	r1, [r7, #4]
 8002eb6:	88fb      	ldrh	r3, [r7, #6]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fe55 	bl	8002b68 <BSP_LCD_DrawCircle>
}
 8002ebe:	bf00      	nop
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	24003028 	.word	0x24003028

08002ecc <BSP_LCD_DisplayOn>:
  * @brief  Enables the display.
  * @param  None
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  lcd_drv->DisplayOn();
 8002ed0:	4b02      	ldr	r3, [pc, #8]	@ (8002edc <BSP_LCD_DisplayOn+0x10>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	4798      	blx	r3
}
 8002ed8:	bf00      	nop
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	24000070 	.word	0x24000070

08002ee0 <BSP_LCD_DisplayOff>:
  * @brief  Disables the display.
  * @param  None
  * @retval None
  */
void BSP_LCD_DisplayOff(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  lcd_drv->DisplayOff();
 8002ee4:	4b02      	ldr	r3, [pc, #8]	@ (8002ef0 <BSP_LCD_DisplayOff+0x10>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	4798      	blx	r3
}
 8002eec:	bf00      	nop
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	24000070 	.word	0x24000070

08002ef4 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  pChar: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *pChar)
{
 8002ef4:	b590      	push	{r4, r7, lr}
 8002ef6:	b08b      	sub	sp, #44	@ 0x2c
 8002ef8:	af02      	add	r7, sp, #8
 8002efa:	4603      	mov	r3, r0
 8002efc:	603a      	str	r2, [r7, #0]
 8002efe:	80fb      	strh	r3, [r7, #6]
 8002f00:	460b      	mov	r3, r1
 8002f02:	80bb      	strh	r3, [r7, #4]
  uint32_t x, y, ay = 0;
 8002f04:	2300      	movs	r3, #0
 8002f06:	617b      	str	r3, [r7, #20]
  uint16_t *pb;                         /* bitmap pointer */
  uint32_t bmsy;                        /* bitmap buffer y size */
  uint8_t  c;                           /* character set actual byte */
  uint8_t  cbm;                         /* character set bitmap mask */

  bmsy = (sizeof(bitmap) >> 1) / DrawProp.pFont->Width;
 8002f08:	4b46      	ldr	r3, [pc, #280]	@ (8003024 <DrawChar+0x130>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	889b      	ldrh	r3, [r3, #4]
 8002f0e:	f240 129b 	movw	r2, #411	@ 0x19b
 8002f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	60bb      	str	r3, [r7, #8]
  if(!bmsy)
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d07c      	beq.n	800301a <DrawChar+0x126>
    return;

  cbm = 0x80;
 8002f20:	2380      	movs	r3, #128	@ 0x80
 8002f22:	73bb      	strb	r3, [r7, #14]
  pb = (uint16_t *)bitmap;
 8002f24:	4b40      	ldr	r3, [pc, #256]	@ (8003028 <DrawChar+0x134>)
 8002f26:	613b      	str	r3, [r7, #16]
  c = *pChar;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	73fb      	strb	r3, [r7, #15]

  for(y = 0; y < DrawProp.pFont->Height; y++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61bb      	str	r3, [r7, #24]
 8002f32:	e054      	b.n	8002fde <DrawChar+0xea>
  {
    for(x = 0; x < DrawProp.pFont->Width; x++)
 8002f34:	2300      	movs	r3, #0
 8002f36:	61fb      	str	r3, [r7, #28]
 8002f38:	e024      	b.n	8002f84 <DrawChar+0x90>
    {
      if(!cbm)
 8002f3a:	7bbb      	ldrb	r3, [r7, #14]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d107      	bne.n	8002f50 <DrawChar+0x5c>
      { /* byte step */
        cbm = 0x80;
 8002f40:	2380      	movs	r3, #128	@ 0x80
 8002f42:	73bb      	strb	r3, [r7, #14]
        pChar++;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	3301      	adds	r3, #1
 8002f48:	603b      	str	r3, [r7, #0]
        c = *pChar;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	73fb      	strb	r3, [r7, #15]
      }

      if(c & cbm)
 8002f50:	7bfa      	ldrb	r2, [r7, #15]
 8002f52:	7bbb      	ldrb	r3, [r7, #14]
 8002f54:	4013      	ands	r3, r2
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <DrawChar+0x74>
        *pb = DrawProp.TextColor;
 8002f5c:	4b31      	ldr	r3, [pc, #196]	@ (8003024 <DrawChar+0x130>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	801a      	strh	r2, [r3, #0]
 8002f66:	e004      	b.n	8002f72 <DrawChar+0x7e>
      else
        *pb = DrawProp.BackColor;
 8002f68:	4b2e      	ldr	r3, [pc, #184]	@ (8003024 <DrawChar+0x130>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	801a      	strh	r2, [r3, #0]
      pb++;
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	3302      	adds	r3, #2
 8002f76:	613b      	str	r3, [r7, #16]
      cbm >>= 1;
 8002f78:	7bbb      	ldrb	r3, [r7, #14]
 8002f7a:	085b      	lsrs	r3, r3, #1
 8002f7c:	73bb      	strb	r3, [r7, #14]
    for(x = 0; x < DrawProp.pFont->Width; x++)
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	3301      	adds	r3, #1
 8002f82:	61fb      	str	r3, [r7, #28]
 8002f84:	4b27      	ldr	r3, [pc, #156]	@ (8003024 <DrawChar+0x130>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	889b      	ldrh	r3, [r3, #4]
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d3d3      	bcc.n	8002f3a <DrawChar+0x46>
    }
    cbm = 0;
 8002f92:	2300      	movs	r3, #0
 8002f94:	73bb      	strb	r3, [r7, #14]
    ay++;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	617b      	str	r3, [r7, #20]
    if(ay >= bmsy - 1)
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d318      	bcc.n	8002fd8 <DrawChar+0xe4>
    {
      BSP_LCD_DrawRGB16Image(Xpos, Ypos + y + 1 - ay, DrawProp.pFont->Width, ay, (uint16_t *)bitmap);
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	88bb      	ldrh	r3, [r7, #4]
 8002fac:	4413      	add	r3, r2
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	3301      	adds	r3, #1
 8002fba:	b299      	uxth	r1, r3
 8002fbc:	4b19      	ldr	r3, [pc, #100]	@ (8003024 <DrawChar+0x130>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	889a      	ldrh	r2, [r3, #4]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	88f8      	ldrh	r0, [r7, #6]
 8002fc8:	4c17      	ldr	r4, [pc, #92]	@ (8003028 <DrawChar+0x134>)
 8002fca:	9400      	str	r4, [sp, #0]
 8002fcc:	f000 f86e 	bl	80030ac <BSP_LCD_DrawRGB16Image>
      ay = 0;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]
      pb = (uint16_t *)bitmap;
 8002fd4:	4b14      	ldr	r3, [pc, #80]	@ (8003028 <DrawChar+0x134>)
 8002fd6:	613b      	str	r3, [r7, #16]
  for(y = 0; y < DrawProp.pFont->Height; y++)
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	61bb      	str	r3, [r7, #24]
 8002fde:	4b11      	ldr	r3, [pc, #68]	@ (8003024 <DrawChar+0x130>)
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	88db      	ldrh	r3, [r3, #6]
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d3a3      	bcc.n	8002f34 <DrawChar+0x40>
    }
  }
  if(ay)
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d014      	beq.n	800301c <DrawChar+0x128>
  {
    BSP_LCD_DrawRGB16Image(Xpos, Ypos + y - ay, DrawProp.pFont->Width, ay, (uint16_t *)bitmap);
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	88bb      	ldrh	r3, [r7, #4]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	b29a      	uxth	r2, r3
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	b299      	uxth	r1, r3
 8003004:	4b07      	ldr	r3, [pc, #28]	@ (8003024 <DrawChar+0x130>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	889a      	ldrh	r2, [r3, #4]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	b29b      	uxth	r3, r3
 800300e:	88f8      	ldrh	r0, [r7, #6]
 8003010:	4c05      	ldr	r4, [pc, #20]	@ (8003028 <DrawChar+0x134>)
 8003012:	9400      	str	r4, [sp, #0]
 8003014:	f000 f84a 	bl	80030ac <BSP_LCD_DrawRGB16Image>
 8003018:	e000      	b.n	800301c <DrawChar+0x128>
    return;
 800301a:	bf00      	nop
  }
}
 800301c:	3724      	adds	r7, #36	@ 0x24
 800301e:	46bd      	mov	sp, r7
 8003020:	bd90      	pop	{r4, r7, pc}
 8003022:	bf00      	nop
 8003024:	24003028 	.word	0x24003028
 8003028:	24003034 	.word	0x24003034

0800302c <SetDisplayWindow>:
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  * @retval None
  */
static void SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800302c:	b590      	push	{r4, r7, lr}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	4604      	mov	r4, r0
 8003034:	4608      	mov	r0, r1
 8003036:	4611      	mov	r1, r2
 8003038:	461a      	mov	r2, r3
 800303a:	4623      	mov	r3, r4
 800303c:	80fb      	strh	r3, [r7, #6]
 800303e:	4603      	mov	r3, r0
 8003040:	80bb      	strh	r3, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	807b      	strh	r3, [r7, #2]
 8003046:	4613      	mov	r3, r2
 8003048:	803b      	strh	r3, [r7, #0]
  lcd_drv->SetDisplayWindow(Xpos, Ypos, Width, Height);
 800304a:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <SetDisplayWindow+0x38>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	69dc      	ldr	r4, [r3, #28]
 8003050:	883b      	ldrh	r3, [r7, #0]
 8003052:	887a      	ldrh	r2, [r7, #2]
 8003054:	88b9      	ldrh	r1, [r7, #4]
 8003056:	88f8      	ldrh	r0, [r7, #6]
 8003058:	47a0      	blx	r4
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	bd90      	pop	{r4, r7, pc}
 8003062:	bf00      	nop
 8003064:	24000070 	.word	0x24000070

08003068 <BSP_LCD_ReadID>:
  * @brief  Get display ID
  * @param  none
  * @retval ID number
  */
uint32_t BSP_LCD_ReadID(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  return lcd_drv->ReadID();
 800306c:	4b03      	ldr	r3, [pc, #12]	@ (800307c <BSP_LCD_ReadID+0x14>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	4798      	blx	r3
 8003074:	4603      	mov	r3, r0
}
 8003076:	4618      	mov	r0, r3
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	24000070 	.word	0x24000070

08003080 <BSP_LCD_ReadPixel>:
  * @param  Xpos: LCD X position
  * @param  Ypos: LCD Y position
  * @retval RGB565 pixel color
  */
uint16_t BSP_LCD_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	460a      	mov	r2, r1
 800308a:	80fb      	strh	r3, [r7, #6]
 800308c:	4613      	mov	r3, r2
 800308e:	80bb      	strh	r3, [r7, #4]
  return lcd_drv->ReadPixel(Xpos, Ypos);
 8003090:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <BSP_LCD_ReadPixel+0x28>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	88b9      	ldrh	r1, [r7, #4]
 8003098:	88fa      	ldrh	r2, [r7, #6]
 800309a:	4610      	mov	r0, r2
 800309c:	4798      	blx	r3
 800309e:	4603      	mov	r3, r0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	24000070 	.word	0x24000070

080030ac <BSP_LCD_DrawRGB16Image>:
  * @param  Height: image height
  * @param  *pData: image data pointer
  * @retval None
  */
void BSP_LCD_DrawRGB16Image(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 80030ac:	b5b0      	push	{r4, r5, r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af02      	add	r7, sp, #8
 80030b2:	4604      	mov	r4, r0
 80030b4:	4608      	mov	r0, r1
 80030b6:	4611      	mov	r1, r2
 80030b8:	461a      	mov	r2, r3
 80030ba:	4623      	mov	r3, r4
 80030bc:	80fb      	strh	r3, [r7, #6]
 80030be:	4603      	mov	r3, r0
 80030c0:	80bb      	strh	r3, [r7, #4]
 80030c2:	460b      	mov	r3, r1
 80030c4:	807b      	strh	r3, [r7, #2]
 80030c6:	4613      	mov	r3, r2
 80030c8:	803b      	strh	r3, [r7, #0]
  lcd_drv->DrawRGBImage(Xpos, Ypos, Xsize, Ysize, pData);
 80030ca:	4b07      	ldr	r3, [pc, #28]	@ (80030e8 <BSP_LCD_DrawRGB16Image+0x3c>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 80030d0:	883d      	ldrh	r5, [r7, #0]
 80030d2:	887a      	ldrh	r2, [r7, #2]
 80030d4:	88b9      	ldrh	r1, [r7, #4]
 80030d6:	88f8      	ldrh	r0, [r7, #6]
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	9300      	str	r3, [sp, #0]
 80030dc:	462b      	mov	r3, r5
 80030de:	47a0      	blx	r4
}
 80030e0:	bf00      	nop
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bdb0      	pop	{r4, r5, r7, pc}
 80030e8:	24000070 	.word	0x24000070

080030ec <BSP_LCD_ReadRGB16Image>:
  * @param  Height: image height
  * @param  *pData: image data pointer
  * @retval *pData
  */
void BSP_LCD_ReadRGB16Image(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 80030ec:	b5b0      	push	{r4, r5, r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af02      	add	r7, sp, #8
 80030f2:	4604      	mov	r4, r0
 80030f4:	4608      	mov	r0, r1
 80030f6:	4611      	mov	r1, r2
 80030f8:	461a      	mov	r2, r3
 80030fa:	4623      	mov	r3, r4
 80030fc:	80fb      	strh	r3, [r7, #6]
 80030fe:	4603      	mov	r3, r0
 8003100:	80bb      	strh	r3, [r7, #4]
 8003102:	460b      	mov	r3, r1
 8003104:	807b      	strh	r3, [r7, #2]
 8003106:	4613      	mov	r3, r2
 8003108:	803b      	strh	r3, [r7, #0]
  lcd_drv->ReadRGBImage(Xpos, Ypos, Xsize, Ysize, pData);
 800310a:	4b07      	ldr	r3, [pc, #28]	@ (8003128 <BSP_LCD_ReadRGB16Image+0x3c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 8003110:	883d      	ldrh	r5, [r7, #0]
 8003112:	887a      	ldrh	r2, [r7, #2]
 8003114:	88b9      	ldrh	r1, [r7, #4]
 8003116:	88f8      	ldrh	r0, [r7, #6]
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	462b      	mov	r3, r5
 800311e:	47a0      	blx	r4
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bdb0      	pop	{r4, r5, r7, pc}
 8003128:	24000070 	.word	0x24000070

0800312c <BSP_LCD_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void BSP_LCD_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	80fb      	strh	r3, [r7, #6]
 8003136:	460b      	mov	r3, r1
 8003138:	80bb      	strh	r3, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	807b      	strh	r3, [r7, #2]
  lcd_drv->Scroll(Scroll, TopFix, BottonFix);
 800313e:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <BSP_LCD_Scroll+0x2c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003144:	887a      	ldrh	r2, [r7, #2]
 8003146:	88b9      	ldrh	r1, [r7, #4]
 8003148:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800314c:	4798      	blx	r3
}
 800314e:	bf00      	nop
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	24000070 	.word	0x24000070

0800315c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8003160:	f000 f96e 	bl	8003440 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003164:	f000 fdbc 	bl	8003ce0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003168:	f000 f830 	bl	80031cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800316c:	f000 f8f2 	bl	8003354 <MX_GPIO_Init>
  MX_SPI5_Init();
 8003170:	f000 f89c 	bl	80032ac <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8003174:	2000      	movs	r0, #0
 8003176:	f000 fbe1 	bl	800393c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800317a:	2001      	movs	r0, #1
 800317c:	f000 fbde 	bl	800393c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8003180:	2002      	movs	r0, #2
 8003182:	f000 fbdb 	bl	800393c <BSP_LED_Init>

  /* Initialize User push-button without interrupt mode. */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8003186:	2100      	movs	r1, #0
 8003188:	2000      	movs	r0, #0
 800318a:	f000 fc4d 	bl	8003a28 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800318e:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <main+0x6c>)
 8003190:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003194:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8003196:	4b0c      	ldr	r3, [pc, #48]	@ (80031c8 <main+0x6c>)
 8003198:	2200      	movs	r2, #0
 800319a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800319c:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <main+0x6c>)
 800319e:	2200      	movs	r2, #0
 80031a0:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80031a2:	4b09      	ldr	r3, [pc, #36]	@ (80031c8 <main+0x6c>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80031a8:	4b07      	ldr	r3, [pc, #28]	@ (80031c8 <main+0x6c>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80031ae:	4906      	ldr	r1, [pc, #24]	@ (80031c8 <main+0x6c>)
 80031b0:	2000      	movs	r0, #0
 80031b2:	f000 fcb7 	bl	8003b24 <BSP_COM_Init>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <main+0x64>
  {
    Error_Handler();
 80031bc:	f000 f96c 	bl	8003498 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  mainApp();
 80031c0:	f7fe f894 	bl	80012ec <mainApp>
  while (1)
 80031c4:	bf00      	nop
 80031c6:	e7fd      	b.n	80031c4 <main+0x68>
 80031c8:	2400336c 	.word	0x2400336c

080031cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b09c      	sub	sp, #112	@ 0x70
 80031d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031d6:	224c      	movs	r2, #76	@ 0x4c
 80031d8:	2100      	movs	r1, #0
 80031da:	4618      	mov	r0, r3
 80031dc:	f006 f940 	bl	8009460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031e0:	1d3b      	adds	r3, r7, #4
 80031e2:	2220      	movs	r2, #32
 80031e4:	2100      	movs	r1, #0
 80031e6:	4618      	mov	r0, r3
 80031e8:	f006 f93a 	bl	8009460 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80031ec:	2002      	movs	r0, #2
 80031ee:	f001 f9ab 	bl	8004548 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80031f2:	2300      	movs	r3, #0
 80031f4:	603b      	str	r3, [r7, #0]
 80031f6:	4b2c      	ldr	r3, [pc, #176]	@ (80032a8 <SystemClock_Config+0xdc>)
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80031fe:	4a2a      	ldr	r2, [pc, #168]	@ (80032a8 <SystemClock_Config+0xdc>)
 8003200:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003204:	6193      	str	r3, [r2, #24]
 8003206:	4b28      	ldr	r3, [pc, #160]	@ (80032a8 <SystemClock_Config+0xdc>)
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003212:	bf00      	nop
 8003214:	4b24      	ldr	r3, [pc, #144]	@ (80032a8 <SystemClock_Config+0xdc>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800321c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003220:	d1f8      	bne.n	8003214 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003222:	2302      	movs	r3, #2
 8003224:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8003226:	2301      	movs	r3, #1
 8003228:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800322a:	2340      	movs	r3, #64	@ 0x40
 800322c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800322e:	2302      	movs	r3, #2
 8003230:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003232:	2300      	movs	r3, #0
 8003234:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003236:	2304      	movs	r3, #4
 8003238:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800323a:	230c      	movs	r3, #12
 800323c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800323e:	2301      	movs	r3, #1
 8003240:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003242:	2304      	movs	r3, #4
 8003244:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003246:	2302      	movs	r3, #2
 8003248:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800324a:	230c      	movs	r3, #12
 800324c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800324e:	2300      	movs	r3, #0
 8003250:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003252:	2300      	movs	r3, #0
 8003254:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003256:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800325a:	4618      	mov	r0, r3
 800325c:	f001 f9ae 	bl	80045bc <HAL_RCC_OscConfig>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8003266:	f000 f917 	bl	8003498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800326a:	233f      	movs	r3, #63	@ 0x3f
 800326c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800326e:	2303      	movs	r3, #3
 8003270:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003276:	2308      	movs	r3, #8
 8003278:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800327a:	2340      	movs	r3, #64	@ 0x40
 800327c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800327e:	2340      	movs	r3, #64	@ 0x40
 8003280:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003282:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003286:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003288:	2340      	movs	r3, #64	@ 0x40
 800328a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800328c:	1d3b      	adds	r3, r7, #4
 800328e:	2101      	movs	r1, #1
 8003290:	4618      	mov	r0, r3
 8003292:	f001 fd6d 	bl	8004d70 <HAL_RCC_ClockConfig>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800329c:	f000 f8fc 	bl	8003498 <Error_Handler>
  }
}
 80032a0:	bf00      	nop
 80032a2:	3770      	adds	r7, #112	@ 0x70
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	58024800 	.word	0x58024800

080032ac <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80032b0:	4b26      	ldr	r3, [pc, #152]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032b2:	4a27      	ldr	r2, [pc, #156]	@ (8003350 <MX_SPI5_Init+0xa4>)
 80032b4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80032b6:	4b25      	ldr	r3, [pc, #148]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032b8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80032bc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80032be:	4b23      	ldr	r3, [pc, #140]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80032c4:	4b21      	ldr	r3, [pc, #132]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032c6:	2207      	movs	r2, #7
 80032c8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032ca:	4b20      	ldr	r3, [pc, #128]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032d0:	4b1e      	ldr	r3, [pc, #120]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80032d6:	4b1d      	ldr	r3, [pc, #116]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032d8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80032dc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032de:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032e4:	4b19      	ldr	r3, [pc, #100]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80032ea:	4b18      	ldr	r3, [pc, #96]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032f0:	4b16      	ldr	r3, [pc, #88]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 80032f6:	4b15      	ldr	r3, [pc, #84]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80032fc:	4b13      	ldr	r3, [pc, #76]	@ (800334c <MX_SPI5_Init+0xa0>)
 80032fe:	2200      	movs	r2, #0
 8003300:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003302:	4b12      	ldr	r3, [pc, #72]	@ (800334c <MX_SPI5_Init+0xa0>)
 8003304:	2200      	movs	r2, #0
 8003306:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003308:	4b10      	ldr	r3, [pc, #64]	@ (800334c <MX_SPI5_Init+0xa0>)
 800330a:	2200      	movs	r2, #0
 800330c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800330e:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <MX_SPI5_Init+0xa0>)
 8003310:	2200      	movs	r2, #0
 8003312:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003314:	4b0d      	ldr	r3, [pc, #52]	@ (800334c <MX_SPI5_Init+0xa0>)
 8003316:	2200      	movs	r2, #0
 8003318:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800331a:	4b0c      	ldr	r3, [pc, #48]	@ (800334c <MX_SPI5_Init+0xa0>)
 800331c:	2200      	movs	r2, #0
 800331e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003320:	4b0a      	ldr	r3, [pc, #40]	@ (800334c <MX_SPI5_Init+0xa0>)
 8003322:	2200      	movs	r2, #0
 8003324:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003326:	4b09      	ldr	r3, [pc, #36]	@ (800334c <MX_SPI5_Init+0xa0>)
 8003328:	2200      	movs	r2, #0
 800332a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800332c:	4b07      	ldr	r3, [pc, #28]	@ (800334c <MX_SPI5_Init+0xa0>)
 800332e:	2200      	movs	r2, #0
 8003330:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003332:	4b06      	ldr	r3, [pc, #24]	@ (800334c <MX_SPI5_Init+0xa0>)
 8003334:	2200      	movs	r2, #0
 8003336:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003338:	4804      	ldr	r0, [pc, #16]	@ (800334c <MX_SPI5_Init+0xa0>)
 800333a:	f003 fe67 	bl	800700c <HAL_SPI_Init>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <MX_SPI5_Init+0x9c>
  {
    Error_Handler();
 8003344:	f000 f8a8 	bl	8003498 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8003348:	bf00      	nop
 800334a:	bd80      	pop	{r7, pc}
 800334c:	2400337c 	.word	0x2400337c
 8003350:	40015000 	.word	0x40015000

08003354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08a      	sub	sp, #40	@ 0x28
 8003358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800335a:	f107 0314 	add.w	r3, r7, #20
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	605a      	str	r2, [r3, #4]
 8003364:	609a      	str	r2, [r3, #8]
 8003366:	60da      	str	r2, [r3, #12]
 8003368:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800336a:	4b33      	ldr	r3, [pc, #204]	@ (8003438 <MX_GPIO_Init+0xe4>)
 800336c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003370:	4a31      	ldr	r2, [pc, #196]	@ (8003438 <MX_GPIO_Init+0xe4>)
 8003372:	f043 0310 	orr.w	r3, r3, #16
 8003376:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800337a:	4b2f      	ldr	r3, [pc, #188]	@ (8003438 <MX_GPIO_Init+0xe4>)
 800337c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	613b      	str	r3, [r7, #16]
 8003386:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003388:	4b2b      	ldr	r3, [pc, #172]	@ (8003438 <MX_GPIO_Init+0xe4>)
 800338a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800338e:	4a2a      	ldr	r2, [pc, #168]	@ (8003438 <MX_GPIO_Init+0xe4>)
 8003390:	f043 0304 	orr.w	r3, r3, #4
 8003394:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003398:	4b27      	ldr	r3, [pc, #156]	@ (8003438 <MX_GPIO_Init+0xe4>)
 800339a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	60fb      	str	r3, [r7, #12]
 80033a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80033a6:	4b24      	ldr	r3, [pc, #144]	@ (8003438 <MX_GPIO_Init+0xe4>)
 80033a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033ac:	4a22      	ldr	r2, [pc, #136]	@ (8003438 <MX_GPIO_Init+0xe4>)
 80033ae:	f043 0320 	orr.w	r3, r3, #32
 80033b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033b6:	4b20      	ldr	r3, [pc, #128]	@ (8003438 <MX_GPIO_Init+0xe4>)
 80033b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033bc:	f003 0320 	and.w	r3, r3, #32
 80033c0:	60bb      	str	r3, [r7, #8]
 80033c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003438 <MX_GPIO_Init+0xe4>)
 80033c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003438 <MX_GPIO_Init+0xe4>)
 80033cc:	f043 0301 	orr.w	r3, r3, #1
 80033d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033d4:	4b18      	ldr	r3, [pc, #96]	@ (8003438 <MX_GPIO_Init+0xe4>)
 80033d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	607b      	str	r3, [r7, #4]
 80033e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_RST_Pin, GPIO_PIN_SET);
 80033e2:	2201      	movs	r2, #1
 80033e4:	2118      	movs	r1, #24
 80033e6:	4815      	ldr	r0, [pc, #84]	@ (800343c <MX_GPIO_Init+0xe8>)
 80033e8:	f001 f894 	bl	8004514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80033ec:	2200      	movs	r2, #0
 80033ee:	2120      	movs	r1, #32
 80033f0:	4812      	ldr	r0, [pc, #72]	@ (800343c <MX_GPIO_Init+0xe8>)
 80033f2:	f001 f88f 	bl	8004514 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_CS_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_RS_Pin;
 80033f6:	2328      	movs	r3, #40	@ 0x28
 80033f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033fa:	2301      	movs	r3, #1
 80033fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fe:	2300      	movs	r3, #0
 8003400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003402:	2303      	movs	r3, #3
 8003404:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003406:	f107 0314 	add.w	r3, r7, #20
 800340a:	4619      	mov	r1, r3
 800340c:	480b      	ldr	r0, [pc, #44]	@ (800343c <MX_GPIO_Init+0xe8>)
 800340e:	f000 fed9 	bl	80041c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8003412:	2310      	movs	r3, #16
 8003414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003416:	2301      	movs	r3, #1
 8003418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341a:	2300      	movs	r3, #0
 800341c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341e:	2300      	movs	r3, #0
 8003420:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8003422:	f107 0314 	add.w	r3, r7, #20
 8003426:	4619      	mov	r1, r3
 8003428:	4804      	ldr	r0, [pc, #16]	@ (800343c <MX_GPIO_Init+0xe8>)
 800342a:	f000 fecb 	bl	80041c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800342e:	bf00      	nop
 8003430:	3728      	adds	r7, #40	@ 0x28
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	58024400 	.word	0x58024400
 800343c:	58021000 	.word	0x58021000

08003440 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003446:	463b      	mov	r3, r7
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	605a      	str	r2, [r3, #4]
 800344e:	609a      	str	r2, [r3, #8]
 8003450:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8003452:	f000 fe0b 	bl	800406c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003456:	2301      	movs	r3, #1
 8003458:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800345a:	2300      	movs	r3, #0
 800345c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800345e:	2300      	movs	r3, #0
 8003460:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8003462:	231f      	movs	r3, #31
 8003464:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8003466:	2387      	movs	r3, #135	@ 0x87
 8003468:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800346a:	2300      	movs	r3, #0
 800346c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800346e:	2300      	movs	r3, #0
 8003470:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8003472:	2301      	movs	r3, #1
 8003474:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8003476:	2301      	movs	r3, #1
 8003478:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800347a:	2300      	movs	r3, #0
 800347c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800347e:	2300      	movs	r3, #0
 8003480:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003482:	463b      	mov	r3, r7
 8003484:	4618      	mov	r0, r3
 8003486:	f000 fe29 	bl	80040dc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800348a:	2004      	movs	r0, #4
 800348c:	f000 fe06 	bl	800409c <HAL_MPU_Enable>

}
 8003490:	bf00      	nop
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800349c:	b672      	cpsid	i
}
 800349e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <Error_Handler+0x8>

080034a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034aa:	4b0a      	ldr	r3, [pc, #40]	@ (80034d4 <HAL_MspInit+0x30>)
 80034ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80034b0:	4a08      	ldr	r2, [pc, #32]	@ (80034d4 <HAL_MspInit+0x30>)
 80034b2:	f043 0302 	orr.w	r3, r3, #2
 80034b6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80034ba:	4b06      	ldr	r3, [pc, #24]	@ (80034d4 <HAL_MspInit+0x30>)
 80034bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	607b      	str	r3, [r7, #4]
 80034c6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	58024400 	.word	0x58024400

080034d8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b0b8      	sub	sp, #224	@ 0xe0
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	605a      	str	r2, [r3, #4]
 80034ea:	609a      	str	r2, [r3, #8]
 80034ec:	60da      	str	r2, [r3, #12]
 80034ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80034f0:	f107 0310 	add.w	r3, r7, #16
 80034f4:	22b8      	movs	r2, #184	@ 0xb8
 80034f6:	2100      	movs	r1, #0
 80034f8:	4618      	mov	r0, r3
 80034fa:	f005 ffb1 	bl	8009460 <memset>
  if(hspi->Instance==SPI5)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a26      	ldr	r2, [pc, #152]	@ (800359c <HAL_SPI_MspInit+0xc4>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d145      	bne.n	8003594 <HAL_SPI_MspInit+0xbc>

    /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8003508:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800350c:	f04f 0300 	mov.w	r3, #0
 8003510:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8003514:	2300      	movs	r3, #0
 8003516:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003518:	f107 0310 	add.w	r3, r7, #16
 800351c:	4618      	mov	r0, r3
 800351e:	f001 ffb3 	bl	8005488 <HAL_RCCEx_PeriphCLKConfig>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003528:	f7ff ffb6 	bl	8003498 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800352c:	4b1c      	ldr	r3, [pc, #112]	@ (80035a0 <HAL_SPI_MspInit+0xc8>)
 800352e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003532:	4a1b      	ldr	r2, [pc, #108]	@ (80035a0 <HAL_SPI_MspInit+0xc8>)
 8003534:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003538:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800353c:	4b18      	ldr	r3, [pc, #96]	@ (80035a0 <HAL_SPI_MspInit+0xc8>)
 800353e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003542:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800354a:	4b15      	ldr	r3, [pc, #84]	@ (80035a0 <HAL_SPI_MspInit+0xc8>)
 800354c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003550:	4a13      	ldr	r2, [pc, #76]	@ (80035a0 <HAL_SPI_MspInit+0xc8>)
 8003552:	f043 0320 	orr.w	r3, r3, #32
 8003556:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800355a:	4b11      	ldr	r3, [pc, #68]	@ (80035a0 <HAL_SPI_MspInit+0xc8>)
 800355c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003560:	f003 0320 	and.w	r3, r3, #32
 8003564:	60bb      	str	r3, [r7, #8]
 8003566:	68bb      	ldr	r3, [r7, #8]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8003568:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800356c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003570:	2302      	movs	r3, #2
 8003572:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003576:	2300      	movs	r3, #0
 8003578:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800357c:	2303      	movs	r3, #3
 800357e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003582:	2305      	movs	r3, #5
 8003584:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003588:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800358c:	4619      	mov	r1, r3
 800358e:	4805      	ldr	r0, [pc, #20]	@ (80035a4 <HAL_SPI_MspInit+0xcc>)
 8003590:	f000 fe18 	bl	80041c4 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8003594:	bf00      	nop
 8003596:	37e0      	adds	r7, #224	@ 0xe0
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40015000 	.word	0x40015000
 80035a0:	58024400 	.word	0x58024400
 80035a4:	58021400 	.word	0x58021400

080035a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80035ac:	bf00      	nop
 80035ae:	e7fd      	b.n	80035ac <NMI_Handler+0x4>

080035b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <HardFault_Handler+0x4>

080035b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035bc:	bf00      	nop
 80035be:	e7fd      	b.n	80035bc <MemManage_Handler+0x4>

080035c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035c4:	bf00      	nop
 80035c6:	e7fd      	b.n	80035c4 <BusFault_Handler+0x4>

080035c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035cc:	bf00      	nop
 80035ce:	e7fd      	b.n	80035cc <UsageFault_Handler+0x4>

080035d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035d4:	bf00      	nop
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr

080035de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035de:	b480      	push	{r7}
 80035e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035e2:	bf00      	nop
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035f0:	bf00      	nop
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035fe:	f000 fbe1 	bl	8003dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003602:	bf00      	nop
 8003604:	bd80      	pop	{r7, pc}

08003606 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003606:	b480      	push	{r7}
 8003608:	af00      	add	r7, sp, #0
  return 1;
 800360a:	2301      	movs	r3, #1
}
 800360c:	4618      	mov	r0, r3
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr

08003616 <_kill>:

int _kill(int pid, int sig)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
 800361e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003620:	f005 ff6c 	bl	80094fc <__errno>
 8003624:	4603      	mov	r3, r0
 8003626:	2216      	movs	r2, #22
 8003628:	601a      	str	r2, [r3, #0]
  return -1;
 800362a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800362e:	4618      	mov	r0, r3
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <_exit>:

void _exit (int status)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800363e:	f04f 31ff 	mov.w	r1, #4294967295
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7ff ffe7 	bl	8003616 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003648:	bf00      	nop
 800364a:	e7fd      	b.n	8003648 <_exit+0x12>

0800364c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003658:	2300      	movs	r3, #0
 800365a:	617b      	str	r3, [r7, #20]
 800365c:	e00a      	b.n	8003674 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800365e:	f3af 8000 	nop.w
 8003662:	4601      	mov	r1, r0
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	60ba      	str	r2, [r7, #8]
 800366a:	b2ca      	uxtb	r2, r1
 800366c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	3301      	adds	r3, #1
 8003672:	617b      	str	r3, [r7, #20]
 8003674:	697a      	ldr	r2, [r7, #20]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	429a      	cmp	r2, r3
 800367a:	dbf0      	blt.n	800365e <_read+0x12>
  }

  return len;
 800367c:	687b      	ldr	r3, [r7, #4]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3718      	adds	r7, #24
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b086      	sub	sp, #24
 800368a:	af00      	add	r7, sp, #0
 800368c:	60f8      	str	r0, [r7, #12]
 800368e:	60b9      	str	r1, [r7, #8]
 8003690:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003692:	2300      	movs	r3, #0
 8003694:	617b      	str	r3, [r7, #20]
 8003696:	e009      	b.n	80036ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	1c5a      	adds	r2, r3, #1
 800369c:	60ba      	str	r2, [r7, #8]
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f000 faa1 	bl	8003be8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	3301      	adds	r3, #1
 80036aa:	617b      	str	r3, [r7, #20]
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	dbf1      	blt.n	8003698 <_write+0x12>
  }
  return len;
 80036b4:	687b      	ldr	r3, [r7, #4]
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3718      	adds	r7, #24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <_close>:

int _close(int file)
{
 80036be:	b480      	push	{r7}
 80036c0:	b083      	sub	sp, #12
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80036c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036e6:	605a      	str	r2, [r3, #4]
  return 0;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr

080036f6 <_isatty>:

int _isatty(int file)
{
 80036f6:	b480      	push	{r7}
 80036f8:	b083      	sub	sp, #12
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80036fe:	2301      	movs	r3, #1
}
 8003700:	4618      	mov	r0, r3
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3714      	adds	r7, #20
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
	...

08003728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003730:	4a14      	ldr	r2, [pc, #80]	@ (8003784 <_sbrk+0x5c>)
 8003732:	4b15      	ldr	r3, [pc, #84]	@ (8003788 <_sbrk+0x60>)
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800373c:	4b13      	ldr	r3, [pc, #76]	@ (800378c <_sbrk+0x64>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d102      	bne.n	800374a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003744:	4b11      	ldr	r3, [pc, #68]	@ (800378c <_sbrk+0x64>)
 8003746:	4a12      	ldr	r2, [pc, #72]	@ (8003790 <_sbrk+0x68>)
 8003748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800374a:	4b10      	ldr	r3, [pc, #64]	@ (800378c <_sbrk+0x64>)
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4413      	add	r3, r2
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	429a      	cmp	r2, r3
 8003756:	d207      	bcs.n	8003768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003758:	f005 fed0 	bl	80094fc <__errno>
 800375c:	4603      	mov	r3, r0
 800375e:	220c      	movs	r2, #12
 8003760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003762:	f04f 33ff 	mov.w	r3, #4294967295
 8003766:	e009      	b.n	800377c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003768:	4b08      	ldr	r3, [pc, #32]	@ (800378c <_sbrk+0x64>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800376e:	4b07      	ldr	r3, [pc, #28]	@ (800378c <_sbrk+0x64>)
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4413      	add	r3, r2
 8003776:	4a05      	ldr	r2, [pc, #20]	@ (800378c <_sbrk+0x64>)
 8003778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800377a:	68fb      	ldr	r3, [r7, #12]
}
 800377c:	4618      	mov	r0, r3
 800377e:	3718      	adds	r7, #24
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	24050000 	.word	0x24050000
 8003788:	00000400 	.word	0x00000400
 800378c:	24003404 	.word	0x24003404
 8003790:	240035f8 	.word	0x240035f8

08003794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003798:	4b3e      	ldr	r3, [pc, #248]	@ (8003894 <SystemInit+0x100>)
 800379a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379e:	4a3d      	ldr	r2, [pc, #244]	@ (8003894 <SystemInit+0x100>)
 80037a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80037a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80037a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003898 <SystemInit+0x104>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 030f 	and.w	r3, r3, #15
 80037b0:	2b06      	cmp	r3, #6
 80037b2:	d807      	bhi.n	80037c4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80037b4:	4b38      	ldr	r3, [pc, #224]	@ (8003898 <SystemInit+0x104>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f023 030f 	bic.w	r3, r3, #15
 80037bc:	4a36      	ldr	r2, [pc, #216]	@ (8003898 <SystemInit+0x104>)
 80037be:	f043 0307 	orr.w	r3, r3, #7
 80037c2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80037c4:	4b35      	ldr	r3, [pc, #212]	@ (800389c <SystemInit+0x108>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a34      	ldr	r2, [pc, #208]	@ (800389c <SystemInit+0x108>)
 80037ca:	f043 0301 	orr.w	r3, r3, #1
 80037ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80037d0:	4b32      	ldr	r3, [pc, #200]	@ (800389c <SystemInit+0x108>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80037d6:	4b31      	ldr	r3, [pc, #196]	@ (800389c <SystemInit+0x108>)
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	4930      	ldr	r1, [pc, #192]	@ (800389c <SystemInit+0x108>)
 80037dc:	4b30      	ldr	r3, [pc, #192]	@ (80038a0 <SystemInit+0x10c>)
 80037de:	4013      	ands	r3, r2
 80037e0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80037e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003898 <SystemInit+0x104>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d007      	beq.n	80037fe <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80037ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003898 <SystemInit+0x104>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f023 030f 	bic.w	r3, r3, #15
 80037f6:	4a28      	ldr	r2, [pc, #160]	@ (8003898 <SystemInit+0x104>)
 80037f8:	f043 0307 	orr.w	r3, r3, #7
 80037fc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80037fe:	4b27      	ldr	r3, [pc, #156]	@ (800389c <SystemInit+0x108>)
 8003800:	2200      	movs	r2, #0
 8003802:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003804:	4b25      	ldr	r3, [pc, #148]	@ (800389c <SystemInit+0x108>)
 8003806:	2200      	movs	r2, #0
 8003808:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800380a:	4b24      	ldr	r3, [pc, #144]	@ (800389c <SystemInit+0x108>)
 800380c:	2200      	movs	r2, #0
 800380e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003810:	4b22      	ldr	r3, [pc, #136]	@ (800389c <SystemInit+0x108>)
 8003812:	4a24      	ldr	r2, [pc, #144]	@ (80038a4 <SystemInit+0x110>)
 8003814:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003816:	4b21      	ldr	r3, [pc, #132]	@ (800389c <SystemInit+0x108>)
 8003818:	4a23      	ldr	r2, [pc, #140]	@ (80038a8 <SystemInit+0x114>)
 800381a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800381c:	4b1f      	ldr	r3, [pc, #124]	@ (800389c <SystemInit+0x108>)
 800381e:	4a23      	ldr	r2, [pc, #140]	@ (80038ac <SystemInit+0x118>)
 8003820:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003822:	4b1e      	ldr	r3, [pc, #120]	@ (800389c <SystemInit+0x108>)
 8003824:	2200      	movs	r2, #0
 8003826:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003828:	4b1c      	ldr	r3, [pc, #112]	@ (800389c <SystemInit+0x108>)
 800382a:	4a20      	ldr	r2, [pc, #128]	@ (80038ac <SystemInit+0x118>)
 800382c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800382e:	4b1b      	ldr	r3, [pc, #108]	@ (800389c <SystemInit+0x108>)
 8003830:	2200      	movs	r2, #0
 8003832:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003834:	4b19      	ldr	r3, [pc, #100]	@ (800389c <SystemInit+0x108>)
 8003836:	4a1d      	ldr	r2, [pc, #116]	@ (80038ac <SystemInit+0x118>)
 8003838:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800383a:	4b18      	ldr	r3, [pc, #96]	@ (800389c <SystemInit+0x108>)
 800383c:	2200      	movs	r2, #0
 800383e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003840:	4b16      	ldr	r3, [pc, #88]	@ (800389c <SystemInit+0x108>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a15      	ldr	r2, [pc, #84]	@ (800389c <SystemInit+0x108>)
 8003846:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800384a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800384c:	4b13      	ldr	r3, [pc, #76]	@ (800389c <SystemInit+0x108>)
 800384e:	2200      	movs	r2, #0
 8003850:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8003852:	4b12      	ldr	r3, [pc, #72]	@ (800389c <SystemInit+0x108>)
 8003854:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003858:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d113      	bne.n	8003888 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003860:	4b0e      	ldr	r3, [pc, #56]	@ (800389c <SystemInit+0x108>)
 8003862:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003866:	4a0d      	ldr	r2, [pc, #52]	@ (800389c <SystemInit+0x108>)
 8003868:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800386c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003870:	4b0f      	ldr	r3, [pc, #60]	@ (80038b0 <SystemInit+0x11c>)
 8003872:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8003876:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003878:	4b08      	ldr	r3, [pc, #32]	@ (800389c <SystemInit+0x108>)
 800387a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800387e:	4a07      	ldr	r2, [pc, #28]	@ (800389c <SystemInit+0x108>)
 8003880:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003884:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000ed00 	.word	0xe000ed00
 8003898:	52002000 	.word	0x52002000
 800389c:	58024400 	.word	0x58024400
 80038a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80038a4:	02020200 	.word	0x02020200
 80038a8:	01ff0000 	.word	0x01ff0000
 80038ac:	01010280 	.word	0x01010280
 80038b0:	52004000 	.word	0x52004000

080038b4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80038b4:	b480      	push	{r7}
 80038b6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80038b8:	4b09      	ldr	r3, [pc, #36]	@ (80038e0 <ExitRun0Mode+0x2c>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	4a08      	ldr	r2, [pc, #32]	@ (80038e0 <ExitRun0Mode+0x2c>)
 80038be:	f043 0302 	orr.w	r3, r3, #2
 80038c2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80038c4:	bf00      	nop
 80038c6:	4b06      	ldr	r3, [pc, #24]	@ (80038e0 <ExitRun0Mode+0x2c>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f9      	beq.n	80038c6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80038d2:	bf00      	nop
 80038d4:	bf00      	nop
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	58024800 	.word	0x58024800

080038e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80038e4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8003920 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80038e8:	f7ff ffe4 	bl	80038b4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80038ec:	f7ff ff52 	bl	8003794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038f0:	480c      	ldr	r0, [pc, #48]	@ (8003924 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038f2:	490d      	ldr	r1, [pc, #52]	@ (8003928 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038f4:	4a0d      	ldr	r2, [pc, #52]	@ (800392c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038f8:	e002      	b.n	8003900 <LoopCopyDataInit>

080038fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038fe:	3304      	adds	r3, #4

08003900 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003900:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003902:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003904:	d3f9      	bcc.n	80038fa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003906:	4a0a      	ldr	r2, [pc, #40]	@ (8003930 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003908:	4c0a      	ldr	r4, [pc, #40]	@ (8003934 <LoopFillZerobss+0x22>)
  movs r3, #0
 800390a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800390c:	e001      	b.n	8003912 <LoopFillZerobss>

0800390e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800390e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003910:	3204      	adds	r2, #4

08003912 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003912:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003914:	d3fb      	bcc.n	800390e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003916:	f005 fdf7 	bl	8009508 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800391a:	f7ff fc1f 	bl	800315c <main>
  bx  lr
 800391e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003920:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003924:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003928:	24000100 	.word	0x24000100
  ldr r2, =_sidata
 800392c:	08010fdc 	.word	0x08010fdc
  ldr r2, =_sbss
 8003930:	24000100 	.word	0x24000100
  ldr r4, =_ebss
 8003934:	240035f8 	.word	0x240035f8

08003938 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003938:	e7fe      	b.n	8003938 <ADC3_IRQHandler>
	...

0800393c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b08c      	sub	sp, #48	@ 0x30
 8003940:	af00      	add	r7, sp, #0
 8003942:	4603      	mov	r3, r0
 8003944:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003946:	2300      	movs	r3, #0
 8003948:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800394a:	79fb      	ldrb	r3, [r7, #7]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d009      	beq.n	8003964 <BSP_LED_Init+0x28>
 8003950:	79fb      	ldrb	r3, [r7, #7]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d006      	beq.n	8003964 <BSP_LED_Init+0x28>
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	2b02      	cmp	r3, #2
 800395a:	d003      	beq.n	8003964 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800395c:	f06f 0301 	mvn.w	r3, #1
 8003960:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003962:	e055      	b.n	8003a10 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8003964:	79fb      	ldrb	r3, [r7, #7]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10f      	bne.n	800398a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800396a:	4b2c      	ldr	r3, [pc, #176]	@ (8003a1c <BSP_LED_Init+0xe0>)
 800396c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003970:	4a2a      	ldr	r2, [pc, #168]	@ (8003a1c <BSP_LED_Init+0xe0>)
 8003972:	f043 0302 	orr.w	r3, r3, #2
 8003976:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800397a:	4b28      	ldr	r3, [pc, #160]	@ (8003a1c <BSP_LED_Init+0xe0>)
 800397c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	617b      	str	r3, [r7, #20]
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	e021      	b.n	80039ce <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800398a:	79fb      	ldrb	r3, [r7, #7]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d10f      	bne.n	80039b0 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8003990:	4b22      	ldr	r3, [pc, #136]	@ (8003a1c <BSP_LED_Init+0xe0>)
 8003992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003996:	4a21      	ldr	r2, [pc, #132]	@ (8003a1c <BSP_LED_Init+0xe0>)
 8003998:	f043 0310 	orr.w	r3, r3, #16
 800399c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80039a0:	4b1e      	ldr	r3, [pc, #120]	@ (8003a1c <BSP_LED_Init+0xe0>)
 80039a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039a6:	f003 0310 	and.w	r3, r3, #16
 80039aa:	613b      	str	r3, [r7, #16]
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	e00e      	b.n	80039ce <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80039b0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a1c <BSP_LED_Init+0xe0>)
 80039b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039b6:	4a19      	ldr	r2, [pc, #100]	@ (8003a1c <BSP_LED_Init+0xe0>)
 80039b8:	f043 0302 	orr.w	r3, r3, #2
 80039bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80039c0:	4b16      	ldr	r3, [pc, #88]	@ (8003a1c <BSP_LED_Init+0xe0>)
 80039c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	60fb      	str	r3, [r7, #12]
 80039cc:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80039ce:	79fb      	ldrb	r3, [r7, #7]
 80039d0:	4a13      	ldr	r2, [pc, #76]	@ (8003a20 <BSP_LED_Init+0xe4>)
 80039d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039d6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80039d8:	2301      	movs	r3, #1
 80039da:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80039dc:	2300      	movs	r3, #0
 80039de:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039e0:	2303      	movs	r3, #3
 80039e2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80039e4:	79fb      	ldrb	r3, [r7, #7]
 80039e6:	4a0f      	ldr	r2, [pc, #60]	@ (8003a24 <BSP_LED_Init+0xe8>)
 80039e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ec:	f107 0218 	add.w	r2, r7, #24
 80039f0:	4611      	mov	r1, r2
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fbe6 	bl	80041c4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80039f8:	79fb      	ldrb	r3, [r7, #7]
 80039fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003a24 <BSP_LED_Init+0xe8>)
 80039fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003a00:	79fb      	ldrb	r3, [r7, #7]
 8003a02:	4a07      	ldr	r2, [pc, #28]	@ (8003a20 <BSP_LED_Init+0xe4>)
 8003a04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	f000 fd82 	bl	8004514 <HAL_GPIO_WritePin>
  }

  return ret;
 8003a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3730      	adds	r7, #48	@ 0x30
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	58024400 	.word	0x58024400
 8003a20:	08010ec8 	.word	0x08010ec8
 8003a24:	24000084 	.word	0x24000084

08003a28 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b088      	sub	sp, #32
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	460a      	mov	r2, r1
 8003a32:	71fb      	strb	r3, [r7, #7]
 8003a34:	4613      	mov	r3, r2
 8003a36:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8003a38:	4b2e      	ldr	r3, [pc, #184]	@ (8003af4 <BSP_PB_Init+0xcc>)
 8003a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a3e:	4a2d      	ldr	r2, [pc, #180]	@ (8003af4 <BSP_PB_Init+0xcc>)
 8003a40:	f043 0304 	orr.w	r3, r3, #4
 8003a44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a48:	4b2a      	ldr	r3, [pc, #168]	@ (8003af4 <BSP_PB_Init+0xcc>)
 8003a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a4e:	f003 0304 	and.w	r3, r3, #4
 8003a52:	60bb      	str	r3, [r7, #8]
 8003a54:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8003a56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a5a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a60:	2302      	movs	r3, #2
 8003a62:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8003a64:	79bb      	ldrb	r3, [r7, #6]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10c      	bne.n	8003a84 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	4a21      	ldr	r2, [pc, #132]	@ (8003af8 <BSP_PB_Init+0xd0>)
 8003a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a76:	f107 020c 	add.w	r2, r7, #12
 8003a7a:	4611      	mov	r1, r2
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 fba1 	bl	80041c4 <HAL_GPIO_Init>
 8003a82:	e031      	b.n	8003ae8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8003a84:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003a88:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	4a1a      	ldr	r2, [pc, #104]	@ (8003af8 <BSP_PB_Init+0xd0>)
 8003a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a92:	f107 020c 	add.w	r2, r7, #12
 8003a96:	4611      	mov	r1, r2
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 fb93 	bl	80041c4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8003a9e:	79fb      	ldrb	r3, [r7, #7]
 8003aa0:	00db      	lsls	r3, r3, #3
 8003aa2:	4a16      	ldr	r2, [pc, #88]	@ (8003afc <BSP_PB_Init+0xd4>)
 8003aa4:	441a      	add	r2, r3
 8003aa6:	79fb      	ldrb	r3, [r7, #7]
 8003aa8:	4915      	ldr	r1, [pc, #84]	@ (8003b00 <BSP_PB_Init+0xd8>)
 8003aaa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003aae:	4619      	mov	r1, r3
 8003ab0:	4610      	mov	r0, r2
 8003ab2:	f000 fb72 	bl	800419a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8003ab6:	79fb      	ldrb	r3, [r7, #7]
 8003ab8:	00db      	lsls	r3, r3, #3
 8003aba:	4a10      	ldr	r2, [pc, #64]	@ (8003afc <BSP_PB_Init+0xd4>)
 8003abc:	1898      	adds	r0, r3, r2
 8003abe:	79fb      	ldrb	r3, [r7, #7]
 8003ac0:	4a10      	ldr	r2, [pc, #64]	@ (8003b04 <BSP_PB_Init+0xdc>)
 8003ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	2100      	movs	r1, #0
 8003aca:	f000 fb47 	bl	800415c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8003ace:	2028      	movs	r0, #40	@ 0x28
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	4a0d      	ldr	r2, [pc, #52]	@ (8003b08 <BSP_PB_Init+0xe0>)
 8003ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	4619      	mov	r1, r3
 8003adc:	f000 fa91 	bl	8004002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8003ae0:	2328      	movs	r3, #40	@ 0x28
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 faa7 	bl	8004036 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3720      	adds	r7, #32
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	58024400 	.word	0x58024400
 8003af8:	24000090 	.word	0x24000090
 8003afc:	24003408 	.word	0x24003408
 8003b00:	08010ed0 	.word	0x08010ed0
 8003b04:	24000094 	.word	0x24000094
 8003b08:	24000098 	.word	0x24000098

08003b0c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8003b16:	bf00      	nop
 8003b18:	370c      	adds	r7, #12
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
	...

08003b24 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	6039      	str	r1, [r7, #0]
 8003b2e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003b30:	2300      	movs	r3, #0
 8003b32:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8003b34:	79fb      	ldrb	r3, [r7, #7]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003b3a:	f06f 0301 	mvn.w	r3, #1
 8003b3e:	60fb      	str	r3, [r7, #12]
 8003b40:	e018      	b.n	8003b74 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	2294      	movs	r2, #148	@ 0x94
 8003b46:	fb02 f303 	mul.w	r3, r2, r3
 8003b4a:	4a0d      	ldr	r2, [pc, #52]	@ (8003b80 <BSP_COM_Init+0x5c>)
 8003b4c:	4413      	add	r3, r2
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 f86e 	bl	8003c30 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8003b54:	79fb      	ldrb	r3, [r7, #7]
 8003b56:	2294      	movs	r2, #148	@ 0x94
 8003b58:	fb02 f303 	mul.w	r3, r2, r3
 8003b5c:	4a08      	ldr	r2, [pc, #32]	@ (8003b80 <BSP_COM_Init+0x5c>)
 8003b5e:	4413      	add	r3, r2
 8003b60:	6839      	ldr	r1, [r7, #0]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f80e 	bl	8003b84 <MX_USART3_Init>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d002      	beq.n	8003b74 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003b6e:	f06f 0303 	mvn.w	r3, #3
 8003b72:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003b74:	68fb      	ldr	r3, [r7, #12]
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	24003410 	.word	0x24003410

08003b84 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8003b8e:	4b15      	ldr	r3, [pc, #84]	@ (8003be4 <MX_USART3_Init+0x60>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	220c      	movs	r2, #12
 8003ba2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	895b      	ldrh	r3, [r3, #10]
 8003ba8:	461a      	mov	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	891b      	ldrh	r3, [r3, #8]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	899b      	ldrh	r3, [r3, #12]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003bd0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f004 f887 	bl	8007ce6 <HAL_UART_Init>
 8003bd8:	4603      	mov	r3, r0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	24000080 	.word	0x24000080

08003be8 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8003bf0:	4b09      	ldr	r3, [pc, #36]	@ (8003c18 <__io_putchar+0x30>)
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	2394      	movs	r3, #148	@ 0x94
 8003bf8:	fb02 f303 	mul.w	r3, r2, r3
 8003bfc:	4a07      	ldr	r2, [pc, #28]	@ (8003c1c <__io_putchar+0x34>)
 8003bfe:	1898      	adds	r0, r3, r2
 8003c00:	1d39      	adds	r1, r7, #4
 8003c02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c06:	2201      	movs	r2, #1
 8003c08:	f004 f8c7 	bl	8007d9a <HAL_UART_Transmit>
  return ch;
 8003c0c:	687b      	ldr	r3, [r7, #4]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	240034a4 	.word	0x240034a4
 8003c1c:	24003410 	.word	0x24003410

08003c20 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003c24:	2000      	movs	r0, #0
 8003c26:	f7ff ff71 	bl	8003b0c <BSP_PB_Callback>
}
 8003c2a:	bf00      	nop
 8003c2c:	bd80      	pop	{r7, pc}
	...

08003c30 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b08a      	sub	sp, #40	@ 0x28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8003c38:	4b27      	ldr	r3, [pc, #156]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c3e:	4a26      	ldr	r2, [pc, #152]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c40:	f043 0308 	orr.w	r3, r3, #8
 8003c44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c48:	4b23      	ldr	r3, [pc, #140]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c4e:	f003 0308 	and.w	r3, r3, #8
 8003c52:	613b      	str	r3, [r7, #16]
 8003c54:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8003c56:	4b20      	ldr	r3, [pc, #128]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c5c:	4a1e      	ldr	r2, [pc, #120]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c5e:	f043 0308 	orr.w	r3, r3, #8
 8003c62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c66:	4b1c      	ldr	r3, [pc, #112]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c6c:	f003 0308 	and.w	r3, r3, #8
 8003c70:	60fb      	str	r3, [r7, #12]
 8003c72:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8003c74:	4b18      	ldr	r3, [pc, #96]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c7a:	4a17      	ldr	r2, [pc, #92]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c84:	4b14      	ldr	r3, [pc, #80]	@ (8003cd8 <COM1_MspInit+0xa8>)
 8003c86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c8e:	60bb      	str	r3, [r7, #8]
 8003c90:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8003c92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c96:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003c98:	2302      	movs	r3, #2
 8003c9a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c9c:	2302      	movs	r3, #2
 8003c9e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8003ca4:	2307      	movs	r3, #7
 8003ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8003ca8:	f107 0314 	add.w	r3, r7, #20
 8003cac:	4619      	mov	r1, r3
 8003cae:	480b      	ldr	r0, [pc, #44]	@ (8003cdc <COM1_MspInit+0xac>)
 8003cb0:	f000 fa88 	bl	80041c4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8003cb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003cb8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003cba:	2302      	movs	r3, #2
 8003cbc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8003cbe:	2307      	movs	r3, #7
 8003cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8003cc2:	f107 0314 	add.w	r3, r7, #20
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	4804      	ldr	r0, [pc, #16]	@ (8003cdc <COM1_MspInit+0xac>)
 8003cca:	f000 fa7b 	bl	80041c4 <HAL_GPIO_Init>
}
 8003cce:	bf00      	nop
 8003cd0:	3728      	adds	r7, #40	@ 0x28
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	58024400 	.word	0x58024400
 8003cdc:	58020c00 	.word	0x58020c00

08003ce0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ce6:	2003      	movs	r0, #3
 8003ce8:	f000 f980 	bl	8003fec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003cec:	f001 f9f6 	bl	80050dc <HAL_RCC_GetSysClockFreq>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	4b15      	ldr	r3, [pc, #84]	@ (8003d48 <HAL_Init+0x68>)
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	0a1b      	lsrs	r3, r3, #8
 8003cf8:	f003 030f 	and.w	r3, r3, #15
 8003cfc:	4913      	ldr	r1, [pc, #76]	@ (8003d4c <HAL_Init+0x6c>)
 8003cfe:	5ccb      	ldrb	r3, [r1, r3]
 8003d00:	f003 031f 	and.w	r3, r3, #31
 8003d04:	fa22 f303 	lsr.w	r3, r2, r3
 8003d08:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8003d48 <HAL_Init+0x68>)
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	f003 030f 	and.w	r3, r3, #15
 8003d12:	4a0e      	ldr	r2, [pc, #56]	@ (8003d4c <HAL_Init+0x6c>)
 8003d14:	5cd3      	ldrb	r3, [r2, r3]
 8003d16:	f003 031f 	and.w	r3, r3, #31
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003d20:	4a0b      	ldr	r2, [pc, #44]	@ (8003d50 <HAL_Init+0x70>)
 8003d22:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003d24:	4a0b      	ldr	r2, [pc, #44]	@ (8003d54 <HAL_Init+0x74>)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	f000 f814 	bl	8003d58 <HAL_InitTick>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e002      	b.n	8003d40 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003d3a:	f7ff fbb3 	bl	80034a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3708      	adds	r7, #8
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	58024400 	.word	0x58024400
 8003d4c:	08010eb8 	.word	0x08010eb8
 8003d50:	2400007c 	.word	0x2400007c
 8003d54:	24000078 	.word	0x24000078

08003d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003d60:	4b15      	ldr	r3, [pc, #84]	@ (8003db8 <HAL_InitTick+0x60>)
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e021      	b.n	8003db0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003d6c:	4b13      	ldr	r3, [pc, #76]	@ (8003dbc <HAL_InitTick+0x64>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	4b11      	ldr	r3, [pc, #68]	@ (8003db8 <HAL_InitTick+0x60>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	4619      	mov	r1, r3
 8003d76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 f965 	bl	8004052 <HAL_SYSTICK_Config>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e00e      	b.n	8003db0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b0f      	cmp	r3, #15
 8003d96:	d80a      	bhi.n	8003dae <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d98:	2200      	movs	r2, #0
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003da0:	f000 f92f 	bl	8004002 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003da4:	4a06      	ldr	r2, [pc, #24]	@ (8003dc0 <HAL_InitTick+0x68>)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
 8003dac:	e000      	b.n	8003db0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3708      	adds	r7, #8
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	240000a0 	.word	0x240000a0
 8003dbc:	24000078 	.word	0x24000078
 8003dc0:	2400009c 	.word	0x2400009c

08003dc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003dc8:	4b06      	ldr	r3, [pc, #24]	@ (8003de4 <HAL_IncTick+0x20>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	461a      	mov	r2, r3
 8003dce:	4b06      	ldr	r3, [pc, #24]	@ (8003de8 <HAL_IncTick+0x24>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	4a04      	ldr	r2, [pc, #16]	@ (8003de8 <HAL_IncTick+0x24>)
 8003dd6:	6013      	str	r3, [r2, #0]
}
 8003dd8:	bf00      	nop
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	240000a0 	.word	0x240000a0
 8003de8:	240034a8 	.word	0x240034a8

08003dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  return uwTick;
 8003df0:	4b03      	ldr	r3, [pc, #12]	@ (8003e00 <HAL_GetTick+0x14>)
 8003df2:	681b      	ldr	r3, [r3, #0]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	240034a8 	.word	0x240034a8

08003e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e0c:	f7ff ffee 	bl	8003dec <HAL_GetTick>
 8003e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1c:	d005      	beq.n	8003e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e48 <HAL_Delay+0x44>)
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	4413      	add	r3, r2
 8003e28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e2a:	bf00      	nop
 8003e2c:	f7ff ffde 	bl	8003dec <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d8f7      	bhi.n	8003e2c <HAL_Delay+0x28>
  {
  }
}
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	240000a0 	.word	0x240000a0

08003e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e8c <__NVIC_SetPriorityGrouping+0x40>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e68:	4013      	ands	r3, r2
 8003e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003e74:	4b06      	ldr	r3, [pc, #24]	@ (8003e90 <__NVIC_SetPriorityGrouping+0x44>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e7a:	4a04      	ldr	r2, [pc, #16]	@ (8003e8c <__NVIC_SetPriorityGrouping+0x40>)
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	60d3      	str	r3, [r2, #12]
}
 8003e80:	bf00      	nop
 8003e82:	3714      	adds	r7, #20
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	e000ed00 	.word	0xe000ed00
 8003e90:	05fa0000 	.word	0x05fa0000

08003e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e98:	4b04      	ldr	r3, [pc, #16]	@ (8003eac <__NVIC_GetPriorityGrouping+0x18>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	0a1b      	lsrs	r3, r3, #8
 8003e9e:	f003 0307 	and.w	r3, r3, #7
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr
 8003eac:	e000ed00 	.word	0xe000ed00

08003eb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003eba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	db0b      	blt.n	8003eda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ec2:	88fb      	ldrh	r3, [r7, #6]
 8003ec4:	f003 021f 	and.w	r2, r3, #31
 8003ec8:	4907      	ldr	r1, [pc, #28]	@ (8003ee8 <__NVIC_EnableIRQ+0x38>)
 8003eca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ece:	095b      	lsrs	r3, r3, #5
 8003ed0:	2001      	movs	r0, #1
 8003ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003eda:	bf00      	nop
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	e000e100 	.word	0xe000e100

08003eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	6039      	str	r1, [r7, #0]
 8003ef6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ef8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	db0a      	blt.n	8003f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	b2da      	uxtb	r2, r3
 8003f04:	490c      	ldr	r1, [pc, #48]	@ (8003f38 <__NVIC_SetPriority+0x4c>)
 8003f06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f0a:	0112      	lsls	r2, r2, #4
 8003f0c:	b2d2      	uxtb	r2, r2
 8003f0e:	440b      	add	r3, r1
 8003f10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f14:	e00a      	b.n	8003f2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	b2da      	uxtb	r2, r3
 8003f1a:	4908      	ldr	r1, [pc, #32]	@ (8003f3c <__NVIC_SetPriority+0x50>)
 8003f1c:	88fb      	ldrh	r3, [r7, #6]
 8003f1e:	f003 030f 	and.w	r3, r3, #15
 8003f22:	3b04      	subs	r3, #4
 8003f24:	0112      	lsls	r2, r2, #4
 8003f26:	b2d2      	uxtb	r2, r2
 8003f28:	440b      	add	r3, r1
 8003f2a:	761a      	strb	r2, [r3, #24]
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	e000e100 	.word	0xe000e100
 8003f3c:	e000ed00 	.word	0xe000ed00

08003f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b089      	sub	sp, #36	@ 0x24
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f003 0307 	and.w	r3, r3, #7
 8003f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	f1c3 0307 	rsb	r3, r3, #7
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	bf28      	it	cs
 8003f5e:	2304      	movcs	r3, #4
 8003f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	3304      	adds	r3, #4
 8003f66:	2b06      	cmp	r3, #6
 8003f68:	d902      	bls.n	8003f70 <NVIC_EncodePriority+0x30>
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	3b03      	subs	r3, #3
 8003f6e:	e000      	b.n	8003f72 <NVIC_EncodePriority+0x32>
 8003f70:	2300      	movs	r3, #0
 8003f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f74:	f04f 32ff 	mov.w	r2, #4294967295
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7e:	43da      	mvns	r2, r3
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	401a      	ands	r2, r3
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f88:	f04f 31ff 	mov.w	r1, #4294967295
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f92:	43d9      	mvns	r1, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f98:	4313      	orrs	r3, r2
         );
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3724      	adds	r7, #36	@ 0x24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
	...

08003fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fb8:	d301      	bcc.n	8003fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e00f      	b.n	8003fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8003fe8 <SysTick_Config+0x40>)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fc6:	210f      	movs	r1, #15
 8003fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fcc:	f7ff ff8e 	bl	8003eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fd0:	4b05      	ldr	r3, [pc, #20]	@ (8003fe8 <SysTick_Config+0x40>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fd6:	4b04      	ldr	r3, [pc, #16]	@ (8003fe8 <SysTick_Config+0x40>)
 8003fd8:	2207      	movs	r2, #7
 8003fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	e000e010 	.word	0xe000e010

08003fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff ff29 	bl	8003e4c <__NVIC_SetPriorityGrouping>
}
 8003ffa:	bf00      	nop
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b086      	sub	sp, #24
 8004006:	af00      	add	r7, sp, #0
 8004008:	4603      	mov	r3, r0
 800400a:	60b9      	str	r1, [r7, #8]
 800400c:	607a      	str	r2, [r7, #4]
 800400e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004010:	f7ff ff40 	bl	8003e94 <__NVIC_GetPriorityGrouping>
 8004014:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	68b9      	ldr	r1, [r7, #8]
 800401a:	6978      	ldr	r0, [r7, #20]
 800401c:	f7ff ff90 	bl	8003f40 <NVIC_EncodePriority>
 8004020:	4602      	mov	r2, r0
 8004022:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004026:	4611      	mov	r1, r2
 8004028:	4618      	mov	r0, r3
 800402a:	f7ff ff5f 	bl	8003eec <__NVIC_SetPriority>
}
 800402e:	bf00      	nop
 8004030:	3718      	adds	r7, #24
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b082      	sub	sp, #8
 800403a:	af00      	add	r7, sp, #0
 800403c:	4603      	mov	r3, r0
 800403e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004040:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff ff33 	bl	8003eb0 <__NVIC_EnableIRQ>
}
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7ff ffa4 	bl	8003fa8 <SysTick_Config>
 8004060:	4603      	mov	r3, r0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
	...

0800406c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800406c:	b480      	push	{r7}
 800406e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004070:	f3bf 8f5f 	dmb	sy
}
 8004074:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004076:	4b07      	ldr	r3, [pc, #28]	@ (8004094 <HAL_MPU_Disable+0x28>)
 8004078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407a:	4a06      	ldr	r2, [pc, #24]	@ (8004094 <HAL_MPU_Disable+0x28>)
 800407c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004080:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004082:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <HAL_MPU_Disable+0x2c>)
 8004084:	2200      	movs	r2, #0
 8004086:	605a      	str	r2, [r3, #4]
}
 8004088:	bf00      	nop
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	e000ed00 	.word	0xe000ed00
 8004098:	e000ed90 	.word	0xe000ed90

0800409c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80040a4:	4a0b      	ldr	r2, [pc, #44]	@ (80040d4 <HAL_MPU_Enable+0x38>)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f043 0301 	orr.w	r3, r3, #1
 80040ac:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80040ae:	4b0a      	ldr	r3, [pc, #40]	@ (80040d8 <HAL_MPU_Enable+0x3c>)
 80040b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b2:	4a09      	ldr	r2, [pc, #36]	@ (80040d8 <HAL_MPU_Enable+0x3c>)
 80040b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80040ba:	f3bf 8f4f 	dsb	sy
}
 80040be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80040c0:	f3bf 8f6f 	isb	sy
}
 80040c4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	e000ed90 	.word	0xe000ed90
 80040d8:	e000ed00 	.word	0xe000ed00

080040dc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	785a      	ldrb	r2, [r3, #1]
 80040e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004158 <HAL_MPU_ConfigRegion+0x7c>)
 80040ea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80040ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004158 <HAL_MPU_ConfigRegion+0x7c>)
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	4a19      	ldr	r2, [pc, #100]	@ (8004158 <HAL_MPU_ConfigRegion+0x7c>)
 80040f2:	f023 0301 	bic.w	r3, r3, #1
 80040f6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80040f8:	4a17      	ldr	r2, [pc, #92]	@ (8004158 <HAL_MPU_ConfigRegion+0x7c>)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	7b1b      	ldrb	r3, [r3, #12]
 8004104:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	7adb      	ldrb	r3, [r3, #11]
 800410a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800410c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	7a9b      	ldrb	r3, [r3, #10]
 8004112:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004114:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	7b5b      	ldrb	r3, [r3, #13]
 800411a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800411c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	7b9b      	ldrb	r3, [r3, #14]
 8004122:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004124:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	7bdb      	ldrb	r3, [r3, #15]
 800412a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800412c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	7a5b      	ldrb	r3, [r3, #9]
 8004132:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004134:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	7a1b      	ldrb	r3, [r3, #8]
 800413a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800413c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	7812      	ldrb	r2, [r2, #0]
 8004142:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004144:	4a04      	ldr	r2, [pc, #16]	@ (8004158 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004146:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004148:	6113      	str	r3, [r2, #16]
}
 800414a:	bf00      	nop
 800414c:	370c      	adds	r7, #12
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	e000ed90 	.word	0xe000ed90

0800415c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	460b      	mov	r3, r1
 8004166:	607a      	str	r2, [r7, #4]
 8004168:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e00a      	b.n	800418e <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8004178:	7afb      	ldrb	r3, [r7, #11]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d103      	bne.n	8004186 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	605a      	str	r2, [r3, #4]
      break;
 8004184:	e002      	b.n	800418c <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	75fb      	strb	r3, [r7, #23]
      break;
 800418a:	bf00      	nop
  }

  return status;
 800418c:	7dfb      	ldrb	r3, [r7, #23]
}
 800418e:	4618      	mov	r0, r3
 8004190:	371c      	adds	r7, #28
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
 80041a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e003      	b.n	80041b6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80041b4:	2300      	movs	r3, #0
  }
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
	...

080041c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b089      	sub	sp, #36	@ 0x24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80041d2:	4b86      	ldr	r3, [pc, #536]	@ (80043ec <HAL_GPIO_Init+0x228>)
 80041d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80041d6:	e18c      	b.n	80044f2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	2101      	movs	r1, #1
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	fa01 f303 	lsl.w	r3, r1, r3
 80041e4:	4013      	ands	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f000 817e 	beq.w	80044ec <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f003 0303 	and.w	r3, r3, #3
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d005      	beq.n	8004208 <HAL_GPIO_Init+0x44>
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f003 0303 	and.w	r3, r3, #3
 8004204:	2b02      	cmp	r3, #2
 8004206:	d130      	bne.n	800426a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	005b      	lsls	r3, r3, #1
 8004212:	2203      	movs	r2, #3
 8004214:	fa02 f303 	lsl.w	r3, r2, r3
 8004218:	43db      	mvns	r3, r3
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	4013      	ands	r3, r2
 800421e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	fa02 f303 	lsl.w	r3, r2, r3
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	4313      	orrs	r3, r2
 8004230:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800423e:	2201      	movs	r2, #1
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	43db      	mvns	r3, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4013      	ands	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	091b      	lsrs	r3, r3, #4
 8004254:	f003 0201 	and.w	r2, r3, #1
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	fa02 f303 	lsl.w	r3, r2, r3
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	4313      	orrs	r3, r2
 8004262:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f003 0303 	and.w	r3, r3, #3
 8004272:	2b03      	cmp	r3, #3
 8004274:	d017      	beq.n	80042a6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	2203      	movs	r2, #3
 8004282:	fa02 f303 	lsl.w	r3, r2, r3
 8004286:	43db      	mvns	r3, r3
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4013      	ands	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4313      	orrs	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f003 0303 	and.w	r3, r3, #3
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d123      	bne.n	80042fa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	08da      	lsrs	r2, r3, #3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	3208      	adds	r2, #8
 80042ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	220f      	movs	r2, #15
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	43db      	mvns	r3, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4013      	ands	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	f003 0307 	and.w	r3, r3, #7
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	69ba      	ldr	r2, [r7, #24]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	08da      	lsrs	r2, r3, #3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	3208      	adds	r2, #8
 80042f4:	69b9      	ldr	r1, [r7, #24]
 80042f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	2203      	movs	r2, #3
 8004306:	fa02 f303 	lsl.w	r3, r2, r3
 800430a:	43db      	mvns	r3, r3
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	4013      	ands	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f003 0203 	and.w	r2, r3, #3
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	69ba      	ldr	r2, [r7, #24]
 8004324:	4313      	orrs	r3, r2
 8004326:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	69ba      	ldr	r2, [r7, #24]
 800432c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 80d8 	beq.w	80044ec <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800433c:	4b2c      	ldr	r3, [pc, #176]	@ (80043f0 <HAL_GPIO_Init+0x22c>)
 800433e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004342:	4a2b      	ldr	r2, [pc, #172]	@ (80043f0 <HAL_GPIO_Init+0x22c>)
 8004344:	f043 0302 	orr.w	r3, r3, #2
 8004348:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800434c:	4b28      	ldr	r3, [pc, #160]	@ (80043f0 <HAL_GPIO_Init+0x22c>)
 800434e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	60fb      	str	r3, [r7, #12]
 8004358:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800435a:	4a26      	ldr	r2, [pc, #152]	@ (80043f4 <HAL_GPIO_Init+0x230>)
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	089b      	lsrs	r3, r3, #2
 8004360:	3302      	adds	r3, #2
 8004362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	220f      	movs	r2, #15
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	43db      	mvns	r3, r3
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	4013      	ands	r3, r2
 800437c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a1d      	ldr	r2, [pc, #116]	@ (80043f8 <HAL_GPIO_Init+0x234>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d04a      	beq.n	800441c <HAL_GPIO_Init+0x258>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a1c      	ldr	r2, [pc, #112]	@ (80043fc <HAL_GPIO_Init+0x238>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d02b      	beq.n	80043e6 <HAL_GPIO_Init+0x222>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a1b      	ldr	r2, [pc, #108]	@ (8004400 <HAL_GPIO_Init+0x23c>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d025      	beq.n	80043e2 <HAL_GPIO_Init+0x21e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a1a      	ldr	r2, [pc, #104]	@ (8004404 <HAL_GPIO_Init+0x240>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d01f      	beq.n	80043de <HAL_GPIO_Init+0x21a>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a19      	ldr	r2, [pc, #100]	@ (8004408 <HAL_GPIO_Init+0x244>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d019      	beq.n	80043da <HAL_GPIO_Init+0x216>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a18      	ldr	r2, [pc, #96]	@ (800440c <HAL_GPIO_Init+0x248>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d013      	beq.n	80043d6 <HAL_GPIO_Init+0x212>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a17      	ldr	r2, [pc, #92]	@ (8004410 <HAL_GPIO_Init+0x24c>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d00d      	beq.n	80043d2 <HAL_GPIO_Init+0x20e>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a16      	ldr	r2, [pc, #88]	@ (8004414 <HAL_GPIO_Init+0x250>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d007      	beq.n	80043ce <HAL_GPIO_Init+0x20a>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a15      	ldr	r2, [pc, #84]	@ (8004418 <HAL_GPIO_Init+0x254>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d101      	bne.n	80043ca <HAL_GPIO_Init+0x206>
 80043c6:	2309      	movs	r3, #9
 80043c8:	e029      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043ca:	230a      	movs	r3, #10
 80043cc:	e027      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043ce:	2307      	movs	r3, #7
 80043d0:	e025      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043d2:	2306      	movs	r3, #6
 80043d4:	e023      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043d6:	2305      	movs	r3, #5
 80043d8:	e021      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043da:	2304      	movs	r3, #4
 80043dc:	e01f      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043de:	2303      	movs	r3, #3
 80043e0:	e01d      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043e2:	2302      	movs	r3, #2
 80043e4:	e01b      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043e6:	2301      	movs	r3, #1
 80043e8:	e019      	b.n	800441e <HAL_GPIO_Init+0x25a>
 80043ea:	bf00      	nop
 80043ec:	58000080 	.word	0x58000080
 80043f0:	58024400 	.word	0x58024400
 80043f4:	58000400 	.word	0x58000400
 80043f8:	58020000 	.word	0x58020000
 80043fc:	58020400 	.word	0x58020400
 8004400:	58020800 	.word	0x58020800
 8004404:	58020c00 	.word	0x58020c00
 8004408:	58021000 	.word	0x58021000
 800440c:	58021400 	.word	0x58021400
 8004410:	58021800 	.word	0x58021800
 8004414:	58021c00 	.word	0x58021c00
 8004418:	58022400 	.word	0x58022400
 800441c:	2300      	movs	r3, #0
 800441e:	69fa      	ldr	r2, [r7, #28]
 8004420:	f002 0203 	and.w	r2, r2, #3
 8004424:	0092      	lsls	r2, r2, #2
 8004426:	4093      	lsls	r3, r2
 8004428:	69ba      	ldr	r2, [r7, #24]
 800442a:	4313      	orrs	r3, r2
 800442c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800442e:	4938      	ldr	r1, [pc, #224]	@ (8004510 <HAL_GPIO_Init+0x34c>)
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	089b      	lsrs	r3, r3, #2
 8004434:	3302      	adds	r3, #2
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800443c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	43db      	mvns	r3, r3
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	4013      	ands	r3, r2
 800444c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800445a:	69ba      	ldr	r2, [r7, #24]
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004462:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800446a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	43db      	mvns	r3, r3
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4013      	ands	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d003      	beq.n	8004490 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	4313      	orrs	r3, r2
 800448e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004490:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	43db      	mvns	r3, r3
 80044a2:	69ba      	ldr	r2, [r7, #24]
 80044a4:	4013      	ands	r3, r2
 80044a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	43db      	mvns	r3, r3
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	4013      	ands	r3, r2
 80044d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80044de:	69ba      	ldr	r2, [r7, #24]
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	3301      	adds	r3, #1
 80044f0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	fa22 f303 	lsr.w	r3, r2, r3
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f47f ae6b 	bne.w	80041d8 <HAL_GPIO_Init+0x14>
  }
}
 8004502:	bf00      	nop
 8004504:	bf00      	nop
 8004506:	3724      	adds	r7, #36	@ 0x24
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr
 8004510:	58000400 	.word	0x58000400

08004514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	460b      	mov	r3, r1
 800451e:	807b      	strh	r3, [r7, #2]
 8004520:	4613      	mov	r3, r2
 8004522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004524:	787b      	ldrb	r3, [r7, #1]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800452a:	887a      	ldrh	r2, [r7, #2]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004530:	e003      	b.n	800453a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004532:	887b      	ldrh	r3, [r7, #2]
 8004534:	041a      	lsls	r2, r3, #16
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	619a      	str	r2, [r3, #24]
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
	...

08004548 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004550:	4b19      	ldr	r3, [pc, #100]	@ (80045b8 <HAL_PWREx_ConfigSupply+0x70>)
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b04      	cmp	r3, #4
 800455a:	d00a      	beq.n	8004572 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800455c:	4b16      	ldr	r3, [pc, #88]	@ (80045b8 <HAL_PWREx_ConfigSupply+0x70>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	429a      	cmp	r2, r3
 8004568:	d001      	beq.n	800456e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e01f      	b.n	80045ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	e01d      	b.n	80045ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004572:	4b11      	ldr	r3, [pc, #68]	@ (80045b8 <HAL_PWREx_ConfigSupply+0x70>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f023 0207 	bic.w	r2, r3, #7
 800457a:	490f      	ldr	r1, [pc, #60]	@ (80045b8 <HAL_PWREx_ConfigSupply+0x70>)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4313      	orrs	r3, r2
 8004580:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004582:	f7ff fc33 	bl	8003dec <HAL_GetTick>
 8004586:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004588:	e009      	b.n	800459e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800458a:	f7ff fc2f 	bl	8003dec <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004598:	d901      	bls.n	800459e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e007      	b.n	80045ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800459e:	4b06      	ldr	r3, [pc, #24]	@ (80045b8 <HAL_PWREx_ConfigSupply+0x70>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045aa:	d1ee      	bne.n	800458a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	58024800 	.word	0x58024800

080045bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08c      	sub	sp, #48	@ 0x30
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e3c8      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f000 8087 	beq.w	80046ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045dc:	4b88      	ldr	r3, [pc, #544]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80045e6:	4b86      	ldr	r3, [pc, #536]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80045e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80045ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ee:	2b10      	cmp	r3, #16
 80045f0:	d007      	beq.n	8004602 <HAL_RCC_OscConfig+0x46>
 80045f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f4:	2b18      	cmp	r3, #24
 80045f6:	d110      	bne.n	800461a <HAL_RCC_OscConfig+0x5e>
 80045f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d10b      	bne.n	800461a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004602:	4b7f      	ldr	r3, [pc, #508]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d06c      	beq.n	80046e8 <HAL_RCC_OscConfig+0x12c>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d168      	bne.n	80046e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e3a2      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004622:	d106      	bne.n	8004632 <HAL_RCC_OscConfig+0x76>
 8004624:	4b76      	ldr	r3, [pc, #472]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a75      	ldr	r2, [pc, #468]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800462a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800462e:	6013      	str	r3, [r2, #0]
 8004630:	e02e      	b.n	8004690 <HAL_RCC_OscConfig+0xd4>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10c      	bne.n	8004654 <HAL_RCC_OscConfig+0x98>
 800463a:	4b71      	ldr	r3, [pc, #452]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a70      	ldr	r2, [pc, #448]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004640:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	4b6e      	ldr	r3, [pc, #440]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a6d      	ldr	r2, [pc, #436]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800464c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	e01d      	b.n	8004690 <HAL_RCC_OscConfig+0xd4>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800465c:	d10c      	bne.n	8004678 <HAL_RCC_OscConfig+0xbc>
 800465e:	4b68      	ldr	r3, [pc, #416]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a67      	ldr	r2, [pc, #412]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004664:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	4b65      	ldr	r3, [pc, #404]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a64      	ldr	r2, [pc, #400]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004674:	6013      	str	r3, [r2, #0]
 8004676:	e00b      	b.n	8004690 <HAL_RCC_OscConfig+0xd4>
 8004678:	4b61      	ldr	r3, [pc, #388]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a60      	ldr	r2, [pc, #384]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800467e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	4b5e      	ldr	r3, [pc, #376]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a5d      	ldr	r2, [pc, #372]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800468a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800468e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d013      	beq.n	80046c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004698:	f7ff fba8 	bl	8003dec <HAL_GetTick>
 800469c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a0:	f7ff fba4 	bl	8003dec <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b64      	cmp	r3, #100	@ 0x64
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e356      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046b2:	4b53      	ldr	r3, [pc, #332]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0f0      	beq.n	80046a0 <HAL_RCC_OscConfig+0xe4>
 80046be:	e014      	b.n	80046ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c0:	f7ff fb94 	bl	8003dec <HAL_GetTick>
 80046c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046c8:	f7ff fb90 	bl	8003dec <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b64      	cmp	r3, #100	@ 0x64
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e342      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80046da:	4b49      	ldr	r3, [pc, #292]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f0      	bne.n	80046c8 <HAL_RCC_OscConfig+0x10c>
 80046e6:	e000      	b.n	80046ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f000 808c 	beq.w	8004810 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046f8:	4b41      	ldr	r3, [pc, #260]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004700:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004702:	4b3f      	ldr	r3, [pc, #252]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004706:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d007      	beq.n	800471e <HAL_RCC_OscConfig+0x162>
 800470e:	6a3b      	ldr	r3, [r7, #32]
 8004710:	2b18      	cmp	r3, #24
 8004712:	d137      	bne.n	8004784 <HAL_RCC_OscConfig+0x1c8>
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	2b00      	cmp	r3, #0
 800471c:	d132      	bne.n	8004784 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800471e:	4b38      	ldr	r3, [pc, #224]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0304 	and.w	r3, r3, #4
 8004726:	2b00      	cmp	r3, #0
 8004728:	d005      	beq.n	8004736 <HAL_RCC_OscConfig+0x17a>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e314      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004736:	4b32      	ldr	r3, [pc, #200]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f023 0219 	bic.w	r2, r3, #25
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	492f      	ldr	r1, [pc, #188]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004744:	4313      	orrs	r3, r2
 8004746:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004748:	f7ff fb50 	bl	8003dec <HAL_GetTick>
 800474c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800474e:	e008      	b.n	8004762 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004750:	f7ff fb4c 	bl	8003dec <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	2b02      	cmp	r3, #2
 800475c:	d901      	bls.n	8004762 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e2fe      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004762:	4b27      	ldr	r3, [pc, #156]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0304 	and.w	r3, r3, #4
 800476a:	2b00      	cmp	r3, #0
 800476c:	d0f0      	beq.n	8004750 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800476e:	4b24      	ldr	r3, [pc, #144]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	061b      	lsls	r3, r3, #24
 800477c:	4920      	ldr	r1, [pc, #128]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800477e:	4313      	orrs	r3, r2
 8004780:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004782:	e045      	b.n	8004810 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d026      	beq.n	80047da <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800478c:	4b1c      	ldr	r3, [pc, #112]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f023 0219 	bic.w	r2, r3, #25
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	4919      	ldr	r1, [pc, #100]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800479a:	4313      	orrs	r3, r2
 800479c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479e:	f7ff fb25 	bl	8003dec <HAL_GetTick>
 80047a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047a6:	f7ff fb21 	bl	8003dec <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e2d3      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047b8:	4b11      	ldr	r3, [pc, #68]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0f0      	beq.n	80047a6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	061b      	lsls	r3, r3, #24
 80047d2:	490b      	ldr	r1, [pc, #44]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	604b      	str	r3, [r1, #4]
 80047d8:	e01a      	b.n	8004810 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047da:	4b09      	ldr	r3, [pc, #36]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a08      	ldr	r2, [pc, #32]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 80047e0:	f023 0301 	bic.w	r3, r3, #1
 80047e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e6:	f7ff fb01 	bl	8003dec <HAL_GetTick>
 80047ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80047ec:	e00a      	b.n	8004804 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047ee:	f7ff fafd 	bl	8003dec <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d903      	bls.n	8004804 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e2af      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
 8004800:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004804:	4b96      	ldr	r3, [pc, #600]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1ee      	bne.n	80047ee <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	2b00      	cmp	r3, #0
 800481a:	d06a      	beq.n	80048f2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800481c:	4b90      	ldr	r3, [pc, #576]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004824:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004826:	4b8e      	ldr	r3, [pc, #568]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800482a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	2b08      	cmp	r3, #8
 8004830:	d007      	beq.n	8004842 <HAL_RCC_OscConfig+0x286>
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	2b18      	cmp	r3, #24
 8004836:	d11b      	bne.n	8004870 <HAL_RCC_OscConfig+0x2b4>
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	2b01      	cmp	r3, #1
 8004840:	d116      	bne.n	8004870 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004842:	4b87      	ldr	r3, [pc, #540]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <HAL_RCC_OscConfig+0x29e>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	2b80      	cmp	r3, #128	@ 0x80
 8004854:	d001      	beq.n	800485a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e282      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800485a:	4b81      	ldr	r3, [pc, #516]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	061b      	lsls	r3, r3, #24
 8004868:	497d      	ldr	r1, [pc, #500]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 800486a:	4313      	orrs	r3, r2
 800486c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800486e:	e040      	b.n	80048f2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d023      	beq.n	80048c0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004878:	4b79      	ldr	r3, [pc, #484]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a78      	ldr	r2, [pc, #480]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 800487e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004882:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004884:	f7ff fab2 	bl	8003dec <HAL_GetTick>
 8004888:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800488c:	f7ff faae 	bl	8003dec <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b02      	cmp	r3, #2
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e260      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800489e:	4b70      	ldr	r3, [pc, #448]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d0f0      	beq.n	800488c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80048aa:	4b6d      	ldr	r3, [pc, #436]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a1b      	ldr	r3, [r3, #32]
 80048b6:	061b      	lsls	r3, r3, #24
 80048b8:	4969      	ldr	r1, [pc, #420]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	60cb      	str	r3, [r1, #12]
 80048be:	e018      	b.n	80048f2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80048c0:	4b67      	ldr	r3, [pc, #412]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a66      	ldr	r2, [pc, #408]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80048c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048cc:	f7ff fa8e 	bl	8003dec <HAL_GetTick>
 80048d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80048d4:	f7ff fa8a 	bl	8003dec <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e23c      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80048e6:	4b5e      	ldr	r3, [pc, #376]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f0      	bne.n	80048d4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0308 	and.w	r3, r3, #8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d036      	beq.n	800496c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d019      	beq.n	800493a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004906:	4b56      	ldr	r3, [pc, #344]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800490a:	4a55      	ldr	r2, [pc, #340]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 800490c:	f043 0301 	orr.w	r3, r3, #1
 8004910:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004912:	f7ff fa6b 	bl	8003dec <HAL_GetTick>
 8004916:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004918:	e008      	b.n	800492c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800491a:	f7ff fa67 	bl	8003dec <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d901      	bls.n	800492c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e219      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800492c:	4b4c      	ldr	r3, [pc, #304]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 800492e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0f0      	beq.n	800491a <HAL_RCC_OscConfig+0x35e>
 8004938:	e018      	b.n	800496c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800493a:	4b49      	ldr	r3, [pc, #292]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 800493c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800493e:	4a48      	ldr	r2, [pc, #288]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004940:	f023 0301 	bic.w	r3, r3, #1
 8004944:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004946:	f7ff fa51 	bl	8003dec <HAL_GetTick>
 800494a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800494c:	e008      	b.n	8004960 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800494e:	f7ff fa4d 	bl	8003dec <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	2b02      	cmp	r3, #2
 800495a:	d901      	bls.n	8004960 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e1ff      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004960:	4b3f      	ldr	r3, [pc, #252]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004962:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1f0      	bne.n	800494e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0320 	and.w	r3, r3, #32
 8004974:	2b00      	cmp	r3, #0
 8004976:	d036      	beq.n	80049e6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d019      	beq.n	80049b4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004980:	4b37      	ldr	r3, [pc, #220]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a36      	ldr	r2, [pc, #216]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004986:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800498a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800498c:	f7ff fa2e 	bl	8003dec <HAL_GetTick>
 8004990:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004994:	f7ff fa2a 	bl	8003dec <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e1dc      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80049a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0x3d8>
 80049b2:	e018      	b.n	80049e6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a29      	ldr	r2, [pc, #164]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80049ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80049c0:	f7ff fa14 	bl	8003dec <HAL_GetTick>
 80049c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049c8:	f7ff fa10 	bl	8003dec <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e1c2      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80049da:	4b21      	ldr	r3, [pc, #132]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0304 	and.w	r3, r3, #4
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f000 8086 	beq.w	8004b00 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80049f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a64 <HAL_RCC_OscConfig+0x4a8>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a1a      	ldr	r2, [pc, #104]	@ (8004a64 <HAL_RCC_OscConfig+0x4a8>)
 80049fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a00:	f7ff f9f4 	bl	8003dec <HAL_GetTick>
 8004a04:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a08:	f7ff f9f0 	bl	8003dec <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b64      	cmp	r3, #100	@ 0x64
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e1a2      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a1a:	4b12      	ldr	r3, [pc, #72]	@ (8004a64 <HAL_RCC_OscConfig+0x4a8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0f0      	beq.n	8004a08 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d106      	bne.n	8004a3c <HAL_RCC_OscConfig+0x480>
 8004a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a32:	4a0b      	ldr	r2, [pc, #44]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004a34:	f043 0301 	orr.w	r3, r3, #1
 8004a38:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a3a:	e032      	b.n	8004aa2 <HAL_RCC_OscConfig+0x4e6>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d111      	bne.n	8004a68 <HAL_RCC_OscConfig+0x4ac>
 8004a44:	4b06      	ldr	r3, [pc, #24]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a48:	4a05      	ldr	r2, [pc, #20]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004a4a:	f023 0301 	bic.w	r3, r3, #1
 8004a4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a50:	4b03      	ldr	r3, [pc, #12]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a54:	4a02      	ldr	r2, [pc, #8]	@ (8004a60 <HAL_RCC_OscConfig+0x4a4>)
 8004a56:	f023 0304 	bic.w	r3, r3, #4
 8004a5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a5c:	e021      	b.n	8004aa2 <HAL_RCC_OscConfig+0x4e6>
 8004a5e:	bf00      	nop
 8004a60:	58024400 	.word	0x58024400
 8004a64:	58024800 	.word	0x58024800
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	2b05      	cmp	r3, #5
 8004a6e:	d10c      	bne.n	8004a8a <HAL_RCC_OscConfig+0x4ce>
 8004a70:	4b83      	ldr	r3, [pc, #524]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a74:	4a82      	ldr	r2, [pc, #520]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004a76:	f043 0304 	orr.w	r3, r3, #4
 8004a7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a7c:	4b80      	ldr	r3, [pc, #512]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a80:	4a7f      	ldr	r2, [pc, #508]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a88:	e00b      	b.n	8004aa2 <HAL_RCC_OscConfig+0x4e6>
 8004a8a:	4b7d      	ldr	r3, [pc, #500]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a8e:	4a7c      	ldr	r2, [pc, #496]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004a90:	f023 0301 	bic.w	r3, r3, #1
 8004a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a96:	4b7a      	ldr	r3, [pc, #488]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a9a:	4a79      	ldr	r2, [pc, #484]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004a9c:	f023 0304 	bic.w	r3, r3, #4
 8004aa0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d015      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aaa:	f7ff f99f 	bl	8003dec <HAL_GetTick>
 8004aae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ab0:	e00a      	b.n	8004ac8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab2:	f7ff f99b 	bl	8003dec <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e14b      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ac8:	4b6d      	ldr	r3, [pc, #436]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d0ee      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x4f6>
 8004ad4:	e014      	b.n	8004b00 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad6:	f7ff f989 	bl	8003dec <HAL_GetTick>
 8004ada:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004adc:	e00a      	b.n	8004af4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ade:	f7ff f985 	bl	8003dec <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d901      	bls.n	8004af4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e135      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004af4:	4b62      	ldr	r3, [pc, #392]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1ee      	bne.n	8004ade <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 812a 	beq.w	8004d5e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004b0a:	4b5d      	ldr	r3, [pc, #372]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b12:	2b18      	cmp	r3, #24
 8004b14:	f000 80ba 	beq.w	8004c8c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	f040 8095 	bne.w	8004c4c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b22:	4b57      	ldr	r3, [pc, #348]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a56      	ldr	r2, [pc, #344]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004b28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b2e:	f7ff f95d 	bl	8003dec <HAL_GetTick>
 8004b32:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004b34:	e008      	b.n	8004b48 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b36:	f7ff f959 	bl	8003dec <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d901      	bls.n	8004b48 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	e10b      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004b48:	4b4d      	ldr	r3, [pc, #308]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1f0      	bne.n	8004b36 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b54:	4b4a      	ldr	r3, [pc, #296]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004b56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b58:	4b4a      	ldr	r3, [pc, #296]	@ (8004c84 <HAL_RCC_OscConfig+0x6c8>)
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004b64:	0112      	lsls	r2, r2, #4
 8004b66:	430a      	orrs	r2, r1
 8004b68:	4945      	ldr	r1, [pc, #276]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b72:	3b01      	subs	r3, #1
 8004b74:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	025b      	lsls	r3, r3, #9
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	431a      	orrs	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	041b      	lsls	r3, r3, #16
 8004b8c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004b90:	431a      	orrs	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b96:	3b01      	subs	r3, #1
 8004b98:	061b      	lsls	r3, r3, #24
 8004b9a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004b9e:	4938      	ldr	r1, [pc, #224]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004ba4:	4b36      	ldr	r3, [pc, #216]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba8:	4a35      	ldr	r2, [pc, #212]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004baa:	f023 0301 	bic.w	r3, r3, #1
 8004bae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004bb0:	4b33      	ldr	r3, [pc, #204]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bb4:	4b34      	ldr	r3, [pc, #208]	@ (8004c88 <HAL_RCC_OscConfig+0x6cc>)
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004bbc:	00d2      	lsls	r2, r2, #3
 8004bbe:	4930      	ldr	r1, [pc, #192]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc8:	f023 020c 	bic.w	r2, r3, #12
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd0:	492b      	ldr	r1, [pc, #172]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004bd6:	4b2a      	ldr	r3, [pc, #168]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bda:	f023 0202 	bic.w	r2, r3, #2
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be2:	4927      	ldr	r1, [pc, #156]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004be4:	4313      	orrs	r3, r2
 8004be6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004be8:	4b25      	ldr	r3, [pc, #148]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bec:	4a24      	ldr	r2, [pc, #144]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bf4:	4b22      	ldr	r3, [pc, #136]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf8:	4a21      	ldr	r2, [pc, #132]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004bfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004c00:	4b1f      	ldr	r3, [pc, #124]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c04:	4a1e      	ldr	r2, [pc, #120]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c10:	4a1b      	ldr	r2, [pc, #108]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c12:	f043 0301 	orr.w	r3, r3, #1
 8004c16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c18:	4b19      	ldr	r3, [pc, #100]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a18      	ldr	r2, [pc, #96]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c24:	f7ff f8e2 	bl	8003dec <HAL_GetTick>
 8004c28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c2c:	f7ff f8de 	bl	8003dec <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e090      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c3e:	4b10      	ldr	r3, [pc, #64]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0f0      	beq.n	8004c2c <HAL_RCC_OscConfig+0x670>
 8004c4a:	e088      	b.n	8004d5e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a0b      	ldr	r2, [pc, #44]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c58:	f7ff f8c8 	bl	8003dec <HAL_GetTick>
 8004c5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c60:	f7ff f8c4 	bl	8003dec <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e076      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004c72:	4b03      	ldr	r3, [pc, #12]	@ (8004c80 <HAL_RCC_OscConfig+0x6c4>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1f0      	bne.n	8004c60 <HAL_RCC_OscConfig+0x6a4>
 8004c7e:	e06e      	b.n	8004d5e <HAL_RCC_OscConfig+0x7a2>
 8004c80:	58024400 	.word	0x58024400
 8004c84:	fffffc0c 	.word	0xfffffc0c
 8004c88:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004c8c:	4b36      	ldr	r3, [pc, #216]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c90:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004c92:	4b35      	ldr	r3, [pc, #212]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c96:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d031      	beq.n	8004d04 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	f003 0203 	and.w	r2, r3, #3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d12a      	bne.n	8004d04 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	091b      	lsrs	r3, r3, #4
 8004cb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d122      	bne.n	8004d04 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d11a      	bne.n	8004d04 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	0a5b      	lsrs	r3, r3, #9
 8004cd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cda:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d111      	bne.n	8004d04 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	0c1b      	lsrs	r3, r3, #16
 8004ce4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d108      	bne.n	8004d04 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	0e1b      	lsrs	r3, r3, #24
 8004cf6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cfe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d001      	beq.n	8004d08 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e02b      	b.n	8004d60 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004d08:	4b17      	ldr	r3, [pc, #92]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d0c:	08db      	lsrs	r3, r3, #3
 8004d0e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d12:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d01f      	beq.n	8004d5e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004d1e:	4b12      	ldr	r3, [pc, #72]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d22:	4a11      	ldr	r2, [pc, #68]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004d24:	f023 0301 	bic.w	r3, r3, #1
 8004d28:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004d2a:	f7ff f85f 	bl	8003dec <HAL_GetTick>
 8004d2e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004d30:	bf00      	nop
 8004d32:	f7ff f85b 	bl	8003dec <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d0f9      	beq.n	8004d32 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004d40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d42:	4b0a      	ldr	r3, [pc, #40]	@ (8004d6c <HAL_RCC_OscConfig+0x7b0>)
 8004d44:	4013      	ands	r3, r2
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004d4a:	00d2      	lsls	r2, r2, #3
 8004d4c:	4906      	ldr	r1, [pc, #24]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004d52:	4b05      	ldr	r3, [pc, #20]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d56:	4a04      	ldr	r2, [pc, #16]	@ (8004d68 <HAL_RCC_OscConfig+0x7ac>)
 8004d58:	f043 0301 	orr.w	r3, r3, #1
 8004d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3730      	adds	r7, #48	@ 0x30
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	58024400 	.word	0x58024400
 8004d6c:	ffff0007 	.word	0xffff0007

08004d70 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d101      	bne.n	8004d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e19c      	b.n	80050be <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d84:	4b8a      	ldr	r3, [pc, #552]	@ (8004fb0 <HAL_RCC_ClockConfig+0x240>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 030f 	and.w	r3, r3, #15
 8004d8c:	683a      	ldr	r2, [r7, #0]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d910      	bls.n	8004db4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d92:	4b87      	ldr	r3, [pc, #540]	@ (8004fb0 <HAL_RCC_ClockConfig+0x240>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f023 020f 	bic.w	r2, r3, #15
 8004d9a:	4985      	ldr	r1, [pc, #532]	@ (8004fb0 <HAL_RCC_ClockConfig+0x240>)
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004da2:	4b83      	ldr	r3, [pc, #524]	@ (8004fb0 <HAL_RCC_ClockConfig+0x240>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 030f 	and.w	r3, r3, #15
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d001      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e184      	b.n	80050be <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d010      	beq.n	8004de2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691a      	ldr	r2, [r3, #16]
 8004dc4:	4b7b      	ldr	r3, [pc, #492]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d908      	bls.n	8004de2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004dd0:	4b78      	ldr	r3, [pc, #480]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	4975      	ldr	r1, [pc, #468]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0308 	and.w	r3, r3, #8
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d010      	beq.n	8004e10 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695a      	ldr	r2, [r3, #20]
 8004df2:	4b70      	ldr	r3, [pc, #448]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d908      	bls.n	8004e10 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004dfe:	4b6d      	ldr	r3, [pc, #436]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	496a      	ldr	r1, [pc, #424]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0310 	and.w	r3, r3, #16
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d010      	beq.n	8004e3e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	699a      	ldr	r2, [r3, #24]
 8004e20:	4b64      	ldr	r3, [pc, #400]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e22:	69db      	ldr	r3, [r3, #28]
 8004e24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d908      	bls.n	8004e3e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004e2c:	4b61      	ldr	r3, [pc, #388]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e2e:	69db      	ldr	r3, [r3, #28]
 8004e30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	495e      	ldr	r1, [pc, #376]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0320 	and.w	r3, r3, #32
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d010      	beq.n	8004e6c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	69da      	ldr	r2, [r3, #28]
 8004e4e:	4b59      	ldr	r3, [pc, #356]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d908      	bls.n	8004e6c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e5a:	4b56      	ldr	r3, [pc, #344]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	4953      	ldr	r1, [pc, #332]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d010      	beq.n	8004e9a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68da      	ldr	r2, [r3, #12]
 8004e7c:	4b4d      	ldr	r3, [pc, #308]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	f003 030f 	and.w	r3, r3, #15
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d908      	bls.n	8004e9a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e88:	4b4a      	ldr	r3, [pc, #296]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	f023 020f 	bic.w	r2, r3, #15
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	4947      	ldr	r1, [pc, #284]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d055      	beq.n	8004f52 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004ea6:	4b43      	ldr	r3, [pc, #268]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	4940      	ldr	r1, [pc, #256]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d107      	bne.n	8004ed0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ec0:	4b3c      	ldr	r3, [pc, #240]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d121      	bne.n	8004f10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e0f6      	b.n	80050be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	2b03      	cmp	r3, #3
 8004ed6:	d107      	bne.n	8004ee8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ed8:	4b36      	ldr	r3, [pc, #216]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d115      	bne.n	8004f10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e0ea      	b.n	80050be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d107      	bne.n	8004f00 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ef0:	4b30      	ldr	r3, [pc, #192]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d109      	bne.n	8004f10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e0de      	b.n	80050be <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f00:	4b2c      	ldr	r3, [pc, #176]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d101      	bne.n	8004f10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e0d6      	b.n	80050be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f10:	4b28      	ldr	r3, [pc, #160]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	f023 0207 	bic.w	r2, r3, #7
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	4925      	ldr	r1, [pc, #148]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f22:	f7fe ff63 	bl	8003dec <HAL_GetTick>
 8004f26:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f28:	e00a      	b.n	8004f40 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f2a:	f7fe ff5f 	bl	8003dec <HAL_GetTick>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e0be      	b.n	80050be <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f40:	4b1c      	ldr	r3, [pc, #112]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	00db      	lsls	r3, r3, #3
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d1eb      	bne.n	8004f2a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d010      	beq.n	8004f80 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	68da      	ldr	r2, [r3, #12]
 8004f62:	4b14      	ldr	r3, [pc, #80]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	f003 030f 	and.w	r3, r3, #15
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d208      	bcs.n	8004f80 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f6e:	4b11      	ldr	r3, [pc, #68]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	f023 020f 	bic.w	r2, r3, #15
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	490e      	ldr	r1, [pc, #56]	@ (8004fb4 <HAL_RCC_ClockConfig+0x244>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f80:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb0 <HAL_RCC_ClockConfig+0x240>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 030f 	and.w	r3, r3, #15
 8004f88:	683a      	ldr	r2, [r7, #0]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d214      	bcs.n	8004fb8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f8e:	4b08      	ldr	r3, [pc, #32]	@ (8004fb0 <HAL_RCC_ClockConfig+0x240>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f023 020f 	bic.w	r2, r3, #15
 8004f96:	4906      	ldr	r1, [pc, #24]	@ (8004fb0 <HAL_RCC_ClockConfig+0x240>)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f9e:	4b04      	ldr	r3, [pc, #16]	@ (8004fb0 <HAL_RCC_ClockConfig+0x240>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 030f 	and.w	r3, r3, #15
 8004fa6:	683a      	ldr	r2, [r7, #0]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d005      	beq.n	8004fb8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e086      	b.n	80050be <HAL_RCC_ClockConfig+0x34e>
 8004fb0:	52002000 	.word	0x52002000
 8004fb4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0304 	and.w	r3, r3, #4
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d010      	beq.n	8004fe6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	4b3f      	ldr	r3, [pc, #252]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d208      	bcs.n	8004fe6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004fd4:	4b3c      	ldr	r3, [pc, #240]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	691b      	ldr	r3, [r3, #16]
 8004fe0:	4939      	ldr	r1, [pc, #228]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0308 	and.w	r3, r3, #8
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d010      	beq.n	8005014 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	695a      	ldr	r2, [r3, #20]
 8004ff6:	4b34      	ldr	r3, [pc, #208]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d208      	bcs.n	8005014 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005002:	4b31      	ldr	r3, [pc, #196]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	492e      	ldr	r1, [pc, #184]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8005010:	4313      	orrs	r3, r2
 8005012:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0310 	and.w	r3, r3, #16
 800501c:	2b00      	cmp	r3, #0
 800501e:	d010      	beq.n	8005042 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	699a      	ldr	r2, [r3, #24]
 8005024:	4b28      	ldr	r3, [pc, #160]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8005026:	69db      	ldr	r3, [r3, #28]
 8005028:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800502c:	429a      	cmp	r2, r3
 800502e:	d208      	bcs.n	8005042 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005030:	4b25      	ldr	r3, [pc, #148]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	4922      	ldr	r1, [pc, #136]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 800503e:	4313      	orrs	r3, r2
 8005040:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0320 	and.w	r3, r3, #32
 800504a:	2b00      	cmp	r3, #0
 800504c:	d010      	beq.n	8005070 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	69da      	ldr	r2, [r3, #28]
 8005052:	4b1d      	ldr	r3, [pc, #116]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800505a:	429a      	cmp	r2, r3
 800505c:	d208      	bcs.n	8005070 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800505e:	4b1a      	ldr	r3, [pc, #104]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	4917      	ldr	r1, [pc, #92]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 800506c:	4313      	orrs	r3, r2
 800506e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005070:	f000 f834 	bl	80050dc <HAL_RCC_GetSysClockFreq>
 8005074:	4602      	mov	r2, r0
 8005076:	4b14      	ldr	r3, [pc, #80]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	0a1b      	lsrs	r3, r3, #8
 800507c:	f003 030f 	and.w	r3, r3, #15
 8005080:	4912      	ldr	r1, [pc, #72]	@ (80050cc <HAL_RCC_ClockConfig+0x35c>)
 8005082:	5ccb      	ldrb	r3, [r1, r3]
 8005084:	f003 031f 	and.w	r3, r3, #31
 8005088:	fa22 f303 	lsr.w	r3, r2, r3
 800508c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800508e:	4b0e      	ldr	r3, [pc, #56]	@ (80050c8 <HAL_RCC_ClockConfig+0x358>)
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	f003 030f 	and.w	r3, r3, #15
 8005096:	4a0d      	ldr	r2, [pc, #52]	@ (80050cc <HAL_RCC_ClockConfig+0x35c>)
 8005098:	5cd3      	ldrb	r3, [r2, r3]
 800509a:	f003 031f 	and.w	r3, r3, #31
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	fa22 f303 	lsr.w	r3, r2, r3
 80050a4:	4a0a      	ldr	r2, [pc, #40]	@ (80050d0 <HAL_RCC_ClockConfig+0x360>)
 80050a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80050a8:	4a0a      	ldr	r2, [pc, #40]	@ (80050d4 <HAL_RCC_ClockConfig+0x364>)
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80050ae:	4b0a      	ldr	r3, [pc, #40]	@ (80050d8 <HAL_RCC_ClockConfig+0x368>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7fe fe50 	bl	8003d58 <HAL_InitTick>
 80050b8:	4603      	mov	r3, r0
 80050ba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80050bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3718      	adds	r7, #24
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	58024400 	.word	0x58024400
 80050cc:	08010eb8 	.word	0x08010eb8
 80050d0:	2400007c 	.word	0x2400007c
 80050d4:	24000078 	.word	0x24000078
 80050d8:	2400009c 	.word	0x2400009c

080050dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	b089      	sub	sp, #36	@ 0x24
 80050e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050e2:	4bb3      	ldr	r3, [pc, #716]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050ea:	2b18      	cmp	r3, #24
 80050ec:	f200 8155 	bhi.w	800539a <HAL_RCC_GetSysClockFreq+0x2be>
 80050f0:	a201      	add	r2, pc, #4	@ (adr r2, 80050f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80050f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f6:	bf00      	nop
 80050f8:	0800515d 	.word	0x0800515d
 80050fc:	0800539b 	.word	0x0800539b
 8005100:	0800539b 	.word	0x0800539b
 8005104:	0800539b 	.word	0x0800539b
 8005108:	0800539b 	.word	0x0800539b
 800510c:	0800539b 	.word	0x0800539b
 8005110:	0800539b 	.word	0x0800539b
 8005114:	0800539b 	.word	0x0800539b
 8005118:	08005183 	.word	0x08005183
 800511c:	0800539b 	.word	0x0800539b
 8005120:	0800539b 	.word	0x0800539b
 8005124:	0800539b 	.word	0x0800539b
 8005128:	0800539b 	.word	0x0800539b
 800512c:	0800539b 	.word	0x0800539b
 8005130:	0800539b 	.word	0x0800539b
 8005134:	0800539b 	.word	0x0800539b
 8005138:	08005189 	.word	0x08005189
 800513c:	0800539b 	.word	0x0800539b
 8005140:	0800539b 	.word	0x0800539b
 8005144:	0800539b 	.word	0x0800539b
 8005148:	0800539b 	.word	0x0800539b
 800514c:	0800539b 	.word	0x0800539b
 8005150:	0800539b 	.word	0x0800539b
 8005154:	0800539b 	.word	0x0800539b
 8005158:	0800518f 	.word	0x0800518f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800515c:	4b94      	ldr	r3, [pc, #592]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0320 	and.w	r3, r3, #32
 8005164:	2b00      	cmp	r3, #0
 8005166:	d009      	beq.n	800517c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005168:	4b91      	ldr	r3, [pc, #580]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	08db      	lsrs	r3, r3, #3
 800516e:	f003 0303 	and.w	r3, r3, #3
 8005172:	4a90      	ldr	r2, [pc, #576]	@ (80053b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005174:	fa22 f303 	lsr.w	r3, r2, r3
 8005178:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800517a:	e111      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800517c:	4b8d      	ldr	r3, [pc, #564]	@ (80053b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800517e:	61bb      	str	r3, [r7, #24]
      break;
 8005180:	e10e      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005182:	4b8d      	ldr	r3, [pc, #564]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005184:	61bb      	str	r3, [r7, #24]
      break;
 8005186:	e10b      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005188:	4b8c      	ldr	r3, [pc, #560]	@ (80053bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800518a:	61bb      	str	r3, [r7, #24]
      break;
 800518c:	e108      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800518e:	4b88      	ldr	r3, [pc, #544]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005198:	4b85      	ldr	r3, [pc, #532]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800519a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800519c:	091b      	lsrs	r3, r3, #4
 800519e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051a2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80051a4:	4b82      	ldr	r3, [pc, #520]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80051ae:	4b80      	ldr	r3, [pc, #512]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051b2:	08db      	lsrs	r3, r3, #3
 80051b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	fb02 f303 	mul.w	r3, r2, r3
 80051be:	ee07 3a90 	vmov	s15, r3
 80051c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051c6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 80e1 	beq.w	8005394 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	f000 8083 	beq.w	80052e0 <HAL_RCC_GetSysClockFreq+0x204>
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2b02      	cmp	r3, #2
 80051de:	f200 80a1 	bhi.w	8005324 <HAL_RCC_GetSysClockFreq+0x248>
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d003      	beq.n	80051f0 <HAL_RCC_GetSysClockFreq+0x114>
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d056      	beq.n	800529c <HAL_RCC_GetSysClockFreq+0x1c0>
 80051ee:	e099      	b.n	8005324 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051f0:	4b6f      	ldr	r3, [pc, #444]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0320 	and.w	r3, r3, #32
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d02d      	beq.n	8005258 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80051fc:	4b6c      	ldr	r3, [pc, #432]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	08db      	lsrs	r3, r3, #3
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	4a6b      	ldr	r2, [pc, #428]	@ (80053b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005208:	fa22 f303 	lsr.w	r3, r2, r3
 800520c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	ee07 3a90 	vmov	s15, r3
 8005214:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	ee07 3a90 	vmov	s15, r3
 800521e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005222:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005226:	4b62      	ldr	r3, [pc, #392]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800522e:	ee07 3a90 	vmov	s15, r3
 8005232:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005236:	ed97 6a02 	vldr	s12, [r7, #8]
 800523a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80053c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800523e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005242:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005246:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800524a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800524e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005252:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005256:	e087      	b.n	8005368 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	ee07 3a90 	vmov	s15, r3
 800525e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005262:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80053c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800526a:	4b51      	ldr	r3, [pc, #324]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800526c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800526e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005272:	ee07 3a90 	vmov	s15, r3
 8005276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800527a:	ed97 6a02 	vldr	s12, [r7, #8]
 800527e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80053c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005282:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005286:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800528a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800528e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005296:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800529a:	e065      	b.n	8005368 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	ee07 3a90 	vmov	s15, r3
 80052a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052a6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80053c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80052aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052ae:	4b40      	ldr	r3, [pc, #256]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052b6:	ee07 3a90 	vmov	s15, r3
 80052ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052be:	ed97 6a02 	vldr	s12, [r7, #8]
 80052c2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80053c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80052c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80052de:	e043      	b.n	8005368 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	ee07 3a90 	vmov	s15, r3
 80052e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052ea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80053cc <HAL_RCC_GetSysClockFreq+0x2f0>
 80052ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052f2:	4b2f      	ldr	r3, [pc, #188]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052fa:	ee07 3a90 	vmov	s15, r3
 80052fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005302:	ed97 6a02 	vldr	s12, [r7, #8]
 8005306:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80053c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800530a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800530e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800531a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800531e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005322:	e021      	b.n	8005368 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	ee07 3a90 	vmov	s15, r3
 800532a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800532e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80053c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005336:	4b1e      	ldr	r3, [pc, #120]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800533e:	ee07 3a90 	vmov	s15, r3
 8005342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005346:	ed97 6a02 	vldr	s12, [r7, #8]
 800534a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80053c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800534e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800535a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800535e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005362:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005366:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005368:	4b11      	ldr	r3, [pc, #68]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800536a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536c:	0a5b      	lsrs	r3, r3, #9
 800536e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005372:	3301      	adds	r3, #1
 8005374:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	ee07 3a90 	vmov	s15, r3
 800537c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005380:	edd7 6a07 	vldr	s13, [r7, #28]
 8005384:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005388:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800538c:	ee17 3a90 	vmov	r3, s15
 8005390:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005392:	e005      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005394:	2300      	movs	r3, #0
 8005396:	61bb      	str	r3, [r7, #24]
      break;
 8005398:	e002      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800539a:	4b07      	ldr	r3, [pc, #28]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800539c:	61bb      	str	r3, [r7, #24]
      break;
 800539e:	bf00      	nop
  }

  return sysclockfreq;
 80053a0:	69bb      	ldr	r3, [r7, #24]
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3724      	adds	r7, #36	@ 0x24
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	58024400 	.word	0x58024400
 80053b4:	03d09000 	.word	0x03d09000
 80053b8:	003d0900 	.word	0x003d0900
 80053bc:	007a1200 	.word	0x007a1200
 80053c0:	46000000 	.word	0x46000000
 80053c4:	4c742400 	.word	0x4c742400
 80053c8:	4a742400 	.word	0x4a742400
 80053cc:	4af42400 	.word	0x4af42400

080053d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80053d6:	f7ff fe81 	bl	80050dc <HAL_RCC_GetSysClockFreq>
 80053da:	4602      	mov	r2, r0
 80053dc:	4b10      	ldr	r3, [pc, #64]	@ (8005420 <HAL_RCC_GetHCLKFreq+0x50>)
 80053de:	699b      	ldr	r3, [r3, #24]
 80053e0:	0a1b      	lsrs	r3, r3, #8
 80053e2:	f003 030f 	and.w	r3, r3, #15
 80053e6:	490f      	ldr	r1, [pc, #60]	@ (8005424 <HAL_RCC_GetHCLKFreq+0x54>)
 80053e8:	5ccb      	ldrb	r3, [r1, r3]
 80053ea:	f003 031f 	and.w	r3, r3, #31
 80053ee:	fa22 f303 	lsr.w	r3, r2, r3
 80053f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80053f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005420 <HAL_RCC_GetHCLKFreq+0x50>)
 80053f6:	699b      	ldr	r3, [r3, #24]
 80053f8:	f003 030f 	and.w	r3, r3, #15
 80053fc:	4a09      	ldr	r2, [pc, #36]	@ (8005424 <HAL_RCC_GetHCLKFreq+0x54>)
 80053fe:	5cd3      	ldrb	r3, [r2, r3]
 8005400:	f003 031f 	and.w	r3, r3, #31
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	fa22 f303 	lsr.w	r3, r2, r3
 800540a:	4a07      	ldr	r2, [pc, #28]	@ (8005428 <HAL_RCC_GetHCLKFreq+0x58>)
 800540c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800540e:	4a07      	ldr	r2, [pc, #28]	@ (800542c <HAL_RCC_GetHCLKFreq+0x5c>)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005414:	4b04      	ldr	r3, [pc, #16]	@ (8005428 <HAL_RCC_GetHCLKFreq+0x58>)
 8005416:	681b      	ldr	r3, [r3, #0]
}
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	58024400 	.word	0x58024400
 8005424:	08010eb8 	.word	0x08010eb8
 8005428:	2400007c 	.word	0x2400007c
 800542c:	24000078 	.word	0x24000078

08005430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005434:	f7ff ffcc 	bl	80053d0 <HAL_RCC_GetHCLKFreq>
 8005438:	4602      	mov	r2, r0
 800543a:	4b06      	ldr	r3, [pc, #24]	@ (8005454 <HAL_RCC_GetPCLK1Freq+0x24>)
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	091b      	lsrs	r3, r3, #4
 8005440:	f003 0307 	and.w	r3, r3, #7
 8005444:	4904      	ldr	r1, [pc, #16]	@ (8005458 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005446:	5ccb      	ldrb	r3, [r1, r3]
 8005448:	f003 031f 	and.w	r3, r3, #31
 800544c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005450:	4618      	mov	r0, r3
 8005452:	bd80      	pop	{r7, pc}
 8005454:	58024400 	.word	0x58024400
 8005458:	08010eb8 	.word	0x08010eb8

0800545c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005460:	f7ff ffb6 	bl	80053d0 <HAL_RCC_GetHCLKFreq>
 8005464:	4602      	mov	r2, r0
 8005466:	4b06      	ldr	r3, [pc, #24]	@ (8005480 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005468:	69db      	ldr	r3, [r3, #28]
 800546a:	0a1b      	lsrs	r3, r3, #8
 800546c:	f003 0307 	and.w	r3, r3, #7
 8005470:	4904      	ldr	r1, [pc, #16]	@ (8005484 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005472:	5ccb      	ldrb	r3, [r1, r3]
 8005474:	f003 031f 	and.w	r3, r3, #31
 8005478:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800547c:	4618      	mov	r0, r3
 800547e:	bd80      	pop	{r7, pc}
 8005480:	58024400 	.word	0x58024400
 8005484:	08010eb8 	.word	0x08010eb8

08005488 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005488:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800548c:	b0c6      	sub	sp, #280	@ 0x118
 800548e:	af00      	add	r7, sp, #0
 8005490:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005494:	2300      	movs	r3, #0
 8005496:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800549a:	2300      	movs	r3, #0
 800549c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80054ac:	2500      	movs	r5, #0
 80054ae:	ea54 0305 	orrs.w	r3, r4, r5
 80054b2:	d049      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80054b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054be:	d02f      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80054c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054c4:	d828      	bhi.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80054c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054ca:	d01a      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80054cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054d0:	d822      	bhi.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d003      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x56>
 80054d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054da:	d007      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80054dc:	e01c      	b.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054de:	4bab      	ldr	r3, [pc, #684]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80054e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e2:	4aaa      	ldr	r2, [pc, #680]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80054e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80054ea:	e01a      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80054ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054f0:	3308      	adds	r3, #8
 80054f2:	2102      	movs	r1, #2
 80054f4:	4618      	mov	r0, r3
 80054f6:	f001 fc25 	bl	8006d44 <RCCEx_PLL2_Config>
 80054fa:	4603      	mov	r3, r0
 80054fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005500:	e00f      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005502:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005506:	3328      	adds	r3, #40	@ 0x28
 8005508:	2102      	movs	r1, #2
 800550a:	4618      	mov	r0, r3
 800550c:	f001 fccc 	bl	8006ea8 <RCCEx_PLL3_Config>
 8005510:	4603      	mov	r3, r0
 8005512:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005516:	e004      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800551e:	e000      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005520:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005522:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10a      	bne.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800552a:	4b98      	ldr	r3, [pc, #608]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800552c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800552e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005536:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005538:	4a94      	ldr	r2, [pc, #592]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800553a:	430b      	orrs	r3, r1
 800553c:	6513      	str	r3, [r2, #80]	@ 0x50
 800553e:	e003      	b.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005540:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005544:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800554c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005550:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005554:	f04f 0900 	mov.w	r9, #0
 8005558:	ea58 0309 	orrs.w	r3, r8, r9
 800555c:	d047      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800555e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005564:	2b04      	cmp	r3, #4
 8005566:	d82a      	bhi.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005568:	a201      	add	r2, pc, #4	@ (adr r2, 8005570 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800556a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556e:	bf00      	nop
 8005570:	08005585 	.word	0x08005585
 8005574:	08005593 	.word	0x08005593
 8005578:	080055a9 	.word	0x080055a9
 800557c:	080055c7 	.word	0x080055c7
 8005580:	080055c7 	.word	0x080055c7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005584:	4b81      	ldr	r3, [pc, #516]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005588:	4a80      	ldr	r2, [pc, #512]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800558a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800558e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005590:	e01a      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005596:	3308      	adds	r3, #8
 8005598:	2100      	movs	r1, #0
 800559a:	4618      	mov	r0, r3
 800559c:	f001 fbd2 	bl	8006d44 <RCCEx_PLL2_Config>
 80055a0:	4603      	mov	r3, r0
 80055a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80055a6:	e00f      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80055a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055ac:	3328      	adds	r3, #40	@ 0x28
 80055ae:	2100      	movs	r1, #0
 80055b0:	4618      	mov	r0, r3
 80055b2:	f001 fc79 	bl	8006ea8 <RCCEx_PLL3_Config>
 80055b6:	4603      	mov	r3, r0
 80055b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80055bc:	e004      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80055c4:	e000      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80055c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10a      	bne.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055d0:	4b6e      	ldr	r3, [pc, #440]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80055d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055d4:	f023 0107 	bic.w	r1, r3, #7
 80055d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055de:	4a6b      	ldr	r2, [pc, #428]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80055e0:	430b      	orrs	r3, r1
 80055e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80055e4:	e003      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80055ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f6:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80055fa:	f04f 0b00 	mov.w	fp, #0
 80055fe:	ea5a 030b 	orrs.w	r3, sl, fp
 8005602:	d05b      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005604:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005608:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800560c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005610:	d03b      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8005612:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005616:	d834      	bhi.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005618:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800561c:	d037      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800561e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005622:	d82e      	bhi.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005624:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005628:	d033      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800562a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800562e:	d828      	bhi.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005630:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005634:	d01a      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8005636:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800563a:	d822      	bhi.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800563c:	2b00      	cmp	r3, #0
 800563e:	d003      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8005640:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005644:	d007      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8005646:	e01c      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005648:	4b50      	ldr	r3, [pc, #320]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800564a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800564c:	4a4f      	ldr	r2, [pc, #316]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800564e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005652:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005654:	e01e      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005656:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800565a:	3308      	adds	r3, #8
 800565c:	2100      	movs	r1, #0
 800565e:	4618      	mov	r0, r3
 8005660:	f001 fb70 	bl	8006d44 <RCCEx_PLL2_Config>
 8005664:	4603      	mov	r3, r0
 8005666:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800566a:	e013      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800566c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005670:	3328      	adds	r3, #40	@ 0x28
 8005672:	2100      	movs	r1, #0
 8005674:	4618      	mov	r0, r3
 8005676:	f001 fc17 	bl	8006ea8 <RCCEx_PLL3_Config>
 800567a:	4603      	mov	r3, r0
 800567c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005680:	e008      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005688:	e004      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800568a:	bf00      	nop
 800568c:	e002      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800568e:	bf00      	nop
 8005690:	e000      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005692:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005694:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005698:	2b00      	cmp	r3, #0
 800569a:	d10b      	bne.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800569c:	4b3b      	ldr	r3, [pc, #236]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800569e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056a0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80056a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80056ac:	4a37      	ldr	r2, [pc, #220]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80056ae:	430b      	orrs	r3, r1
 80056b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80056b2:	e003      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80056bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80056c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80056cc:	2300      	movs	r3, #0
 80056ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80056d2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80056d6:	460b      	mov	r3, r1
 80056d8:	4313      	orrs	r3, r2
 80056da:	d05d      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80056dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056e0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80056e4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80056e8:	d03b      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80056ea:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80056ee:	d834      	bhi.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80056f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056f4:	d037      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80056f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056fa:	d82e      	bhi.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80056fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005700:	d033      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8005702:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005706:	d828      	bhi.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005708:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800570c:	d01a      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800570e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005712:	d822      	bhi.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005714:	2b00      	cmp	r3, #0
 8005716:	d003      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005718:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800571c:	d007      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800571e:	e01c      	b.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005720:	4b1a      	ldr	r3, [pc, #104]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005724:	4a19      	ldr	r2, [pc, #100]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800572a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800572c:	e01e      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800572e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005732:	3308      	adds	r3, #8
 8005734:	2100      	movs	r1, #0
 8005736:	4618      	mov	r0, r3
 8005738:	f001 fb04 	bl	8006d44 <RCCEx_PLL2_Config>
 800573c:	4603      	mov	r3, r0
 800573e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005742:	e013      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005748:	3328      	adds	r3, #40	@ 0x28
 800574a:	2100      	movs	r1, #0
 800574c:	4618      	mov	r0, r3
 800574e:	f001 fbab 	bl	8006ea8 <RCCEx_PLL3_Config>
 8005752:	4603      	mov	r3, r0
 8005754:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005758:	e008      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005760:	e004      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005762:	bf00      	nop
 8005764:	e002      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005766:	bf00      	nop
 8005768:	e000      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800576a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800576c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005770:	2b00      	cmp	r3, #0
 8005772:	d10d      	bne.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005774:	4b05      	ldr	r3, [pc, #20]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005778:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800577c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005780:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005784:	4a01      	ldr	r2, [pc, #4]	@ (800578c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005786:	430b      	orrs	r3, r1
 8005788:	6593      	str	r3, [r2, #88]	@ 0x58
 800578a:	e005      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800578c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005790:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005794:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005798:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800579c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80057a4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80057a8:	2300      	movs	r3, #0
 80057aa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80057ae:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80057b2:	460b      	mov	r3, r1
 80057b4:	4313      	orrs	r3, r2
 80057b6:	d03a      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80057b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057be:	2b30      	cmp	r3, #48	@ 0x30
 80057c0:	d01f      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80057c2:	2b30      	cmp	r3, #48	@ 0x30
 80057c4:	d819      	bhi.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x372>
 80057c6:	2b20      	cmp	r3, #32
 80057c8:	d00c      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80057ca:	2b20      	cmp	r3, #32
 80057cc:	d815      	bhi.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x372>
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d019      	beq.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80057d2:	2b10      	cmp	r3, #16
 80057d4:	d111      	bne.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057d6:	4baa      	ldr	r3, [pc, #680]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	4aa9      	ldr	r2, [pc, #676]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80057dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80057e2:	e011      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057e8:	3308      	adds	r3, #8
 80057ea:	2102      	movs	r1, #2
 80057ec:	4618      	mov	r0, r3
 80057ee:	f001 faa9 	bl	8006d44 <RCCEx_PLL2_Config>
 80057f2:	4603      	mov	r3, r0
 80057f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80057f8:	e006      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005800:	e002      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005802:	bf00      	nop
 8005804:	e000      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005806:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005808:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800580c:	2b00      	cmp	r3, #0
 800580e:	d10a      	bne.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005810:	4b9b      	ldr	r3, [pc, #620]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005814:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005818:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800581c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800581e:	4a98      	ldr	r2, [pc, #608]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005820:	430b      	orrs	r3, r1
 8005822:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005824:	e003      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005826:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800582a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800582e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800583a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800583e:	2300      	movs	r3, #0
 8005840:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005844:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005848:	460b      	mov	r3, r1
 800584a:	4313      	orrs	r3, r2
 800584c:	d051      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800584e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005854:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005858:	d035      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800585a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800585e:	d82e      	bhi.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005860:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005864:	d031      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x442>
 8005866:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800586a:	d828      	bhi.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x436>
 800586c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005870:	d01a      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005872:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005876:	d822      	bhi.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800587c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005880:	d007      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8005882:	e01c      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005884:	4b7e      	ldr	r3, [pc, #504]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005888:	4a7d      	ldr	r2, [pc, #500]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800588a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800588e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005890:	e01c      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005896:	3308      	adds	r3, #8
 8005898:	2100      	movs	r1, #0
 800589a:	4618      	mov	r0, r3
 800589c:	f001 fa52 	bl	8006d44 <RCCEx_PLL2_Config>
 80058a0:	4603      	mov	r3, r0
 80058a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80058a6:	e011      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80058a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058ac:	3328      	adds	r3, #40	@ 0x28
 80058ae:	2100      	movs	r1, #0
 80058b0:	4618      	mov	r0, r3
 80058b2:	f001 faf9 	bl	8006ea8 <RCCEx_PLL3_Config>
 80058b6:	4603      	mov	r3, r0
 80058b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80058bc:	e006      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80058c4:	e002      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80058c6:	bf00      	nop
 80058c8:	e000      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80058ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10a      	bne.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80058d4:	4b6a      	ldr	r3, [pc, #424]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80058d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80058dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058e2:	4a67      	ldr	r2, [pc, #412]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80058e4:	430b      	orrs	r3, r1
 80058e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80058e8:	e003      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80058f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80058fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005902:	2300      	movs	r3, #0
 8005904:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005908:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800590c:	460b      	mov	r3, r1
 800590e:	4313      	orrs	r3, r2
 8005910:	d053      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005912:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005918:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800591c:	d033      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800591e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005922:	d82c      	bhi.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005924:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005928:	d02f      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x502>
 800592a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800592e:	d826      	bhi.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005930:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005934:	d02b      	beq.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8005936:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800593a:	d820      	bhi.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800593c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005940:	d012      	beq.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8005942:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005946:	d81a      	bhi.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005948:	2b00      	cmp	r3, #0
 800594a:	d022      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800594c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005950:	d115      	bne.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005952:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005956:	3308      	adds	r3, #8
 8005958:	2101      	movs	r1, #1
 800595a:	4618      	mov	r0, r3
 800595c:	f001 f9f2 	bl	8006d44 <RCCEx_PLL2_Config>
 8005960:	4603      	mov	r3, r0
 8005962:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005966:	e015      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800596c:	3328      	adds	r3, #40	@ 0x28
 800596e:	2101      	movs	r1, #1
 8005970:	4618      	mov	r0, r3
 8005972:	f001 fa99 	bl	8006ea8 <RCCEx_PLL3_Config>
 8005976:	4603      	mov	r3, r0
 8005978:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800597c:	e00a      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005984:	e006      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005986:	bf00      	nop
 8005988:	e004      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800598a:	bf00      	nop
 800598c:	e002      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800598e:	bf00      	nop
 8005990:	e000      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005992:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005994:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005998:	2b00      	cmp	r3, #0
 800599a:	d10a      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800599c:	4b38      	ldr	r3, [pc, #224]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800599e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80059a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059aa:	4a35      	ldr	r2, [pc, #212]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80059ac:	430b      	orrs	r3, r1
 80059ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80059b0:	e003      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80059ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80059c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80059ca:	2300      	movs	r3, #0
 80059cc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80059d0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80059d4:	460b      	mov	r3, r1
 80059d6:	4313      	orrs	r3, r2
 80059d8:	d058      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80059da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80059e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059e6:	d033      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80059e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059ec:	d82c      	bhi.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80059ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059f2:	d02f      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80059f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059f8:	d826      	bhi.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80059fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80059fe:	d02b      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005a00:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005a04:	d820      	bhi.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005a06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a0a:	d012      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8005a0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a10:	d81a      	bhi.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d022      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005a16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a1a:	d115      	bne.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a20:	3308      	adds	r3, #8
 8005a22:	2101      	movs	r1, #1
 8005a24:	4618      	mov	r0, r3
 8005a26:	f001 f98d 	bl	8006d44 <RCCEx_PLL2_Config>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005a30:	e015      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a36:	3328      	adds	r3, #40	@ 0x28
 8005a38:	2101      	movs	r1, #1
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f001 fa34 	bl	8006ea8 <RCCEx_PLL3_Config>
 8005a40:	4603      	mov	r3, r0
 8005a42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005a46:	e00a      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005a4e:	e006      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005a50:	bf00      	nop
 8005a52:	e004      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005a54:	bf00      	nop
 8005a56:	e002      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005a58:	bf00      	nop
 8005a5a:	e000      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005a5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10e      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005a66:	4b06      	ldr	r3, [pc, #24]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a6a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005a6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005a76:	4a02      	ldr	r2, [pc, #8]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005a78:	430b      	orrs	r3, r1
 8005a7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a7c:	e006      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005a7e:	bf00      	nop
 8005a80:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a94:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005a98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005aa2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	d037      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005aac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ab0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ab2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ab6:	d00e      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8005ab8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005abc:	d816      	bhi.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d018      	beq.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8005ac2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ac6:	d111      	bne.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ac8:	4bc4      	ldr	r3, [pc, #784]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005acc:	4ac3      	ldr	r2, [pc, #780]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005ace:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ad2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005ad4:	e00f      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ada:	3308      	adds	r3, #8
 8005adc:	2101      	movs	r1, #1
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f001 f930 	bl	8006d44 <RCCEx_PLL2_Config>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005aea:	e004      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005af2:	e000      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8005af4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005af6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10a      	bne.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005afe:	4bb7      	ldr	r3, [pc, #732]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b02:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005b06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b0c:	4ab3      	ldr	r2, [pc, #716]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b0e:	430b      	orrs	r3, r1
 8005b10:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b12:	e003      	b.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b24:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005b28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005b32:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005b36:	460b      	mov	r3, r1
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	d039      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b42:	2b03      	cmp	r3, #3
 8005b44:	d81c      	bhi.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8005b46:	a201      	add	r2, pc, #4	@ (adr r2, 8005b4c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8005b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b4c:	08005b89 	.word	0x08005b89
 8005b50:	08005b5d 	.word	0x08005b5d
 8005b54:	08005b6b 	.word	0x08005b6b
 8005b58:	08005b89 	.word	0x08005b89
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b5c:	4b9f      	ldr	r3, [pc, #636]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b60:	4a9e      	ldr	r2, [pc, #632]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005b68:	e00f      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b6e:	3308      	adds	r3, #8
 8005b70:	2102      	movs	r1, #2
 8005b72:	4618      	mov	r0, r3
 8005b74:	f001 f8e6 	bl	8006d44 <RCCEx_PLL2_Config>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005b7e:	e004      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005b86:	e000      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8005b88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10a      	bne.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005b92:	4b92      	ldr	r3, [pc, #584]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b96:	f023 0103 	bic.w	r1, r3, #3
 8005b9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ba0:	4a8e      	ldr	r2, [pc, #568]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005ba2:	430b      	orrs	r3, r1
 8005ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ba6:	e003      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ba8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005bb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005bbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005bc6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005bca:	460b      	mov	r3, r1
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	f000 8099 	beq.w	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bd2:	4b83      	ldr	r3, [pc, #524]	@ (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a82      	ldr	r2, [pc, #520]	@ (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bdc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005bde:	f7fe f905 	bl	8003dec <HAL_GetTick>
 8005be2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005be6:	e00b      	b.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005be8:	f7fe f900 	bl	8003dec <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	2b64      	cmp	r3, #100	@ 0x64
 8005bf6:	d903      	bls.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005bfe:	e005      	b.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c00:	4b77      	ldr	r3, [pc, #476]	@ (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d0ed      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8005c0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d173      	bne.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005c14:	4b71      	ldr	r3, [pc, #452]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005c16:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005c20:	4053      	eors	r3, r2
 8005c22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d015      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c2a:	4b6c      	ldr	r3, [pc, #432]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c32:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c36:	4b69      	ldr	r3, [pc, #420]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3a:	4a68      	ldr	r2, [pc, #416]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c40:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c42:	4b66      	ldr	r3, [pc, #408]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c46:	4a65      	ldr	r2, [pc, #404]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005c48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c4c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005c4e:	4a63      	ldr	r2, [pc, #396]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005c50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c54:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005c5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c62:	d118      	bne.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c64:	f7fe f8c2 	bl	8003dec <HAL_GetTick>
 8005c68:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c6c:	e00d      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c6e:	f7fe f8bd 	bl	8003dec <HAL_GetTick>
 8005c72:	4602      	mov	r2, r0
 8005c74:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c78:	1ad2      	subs	r2, r2, r3
 8005c7a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d903      	bls.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8005c88:	e005      	b.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c8a:	4b54      	ldr	r3, [pc, #336]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d0eb      	beq.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8005c96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d129      	bne.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ca2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ca6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005caa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cae:	d10e      	bne.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005cb0:	4b4a      	ldr	r3, [pc, #296]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005cc0:	091a      	lsrs	r2, r3, #4
 8005cc2:	4b48      	ldr	r3, [pc, #288]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	4a45      	ldr	r2, [pc, #276]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005cc8:	430b      	orrs	r3, r1
 8005cca:	6113      	str	r3, [r2, #16]
 8005ccc:	e005      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005cce:	4b43      	ldr	r3, [pc, #268]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	4a42      	ldr	r2, [pc, #264]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005cd4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005cd8:	6113      	str	r3, [r2, #16]
 8005cda:	4b40      	ldr	r3, [pc, #256]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005cdc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ce2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cea:	4a3c      	ldr	r2, [pc, #240]	@ (8005ddc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005cec:	430b      	orrs	r3, r1
 8005cee:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cf0:	e008      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005cf2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005cf6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8005cfa:	e003      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0c:	f002 0301 	and.w	r3, r2, #1
 8005d10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d14:	2300      	movs	r3, #0
 8005d16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005d1a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005d1e:	460b      	mov	r3, r1
 8005d20:	4313      	orrs	r3, r2
 8005d22:	f000 808f 	beq.w	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005d26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d2c:	2b28      	cmp	r3, #40	@ 0x28
 8005d2e:	d871      	bhi.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8005d30:	a201      	add	r2, pc, #4	@ (adr r2, 8005d38 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8005d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d36:	bf00      	nop
 8005d38:	08005e1d 	.word	0x08005e1d
 8005d3c:	08005e15 	.word	0x08005e15
 8005d40:	08005e15 	.word	0x08005e15
 8005d44:	08005e15 	.word	0x08005e15
 8005d48:	08005e15 	.word	0x08005e15
 8005d4c:	08005e15 	.word	0x08005e15
 8005d50:	08005e15 	.word	0x08005e15
 8005d54:	08005e15 	.word	0x08005e15
 8005d58:	08005de9 	.word	0x08005de9
 8005d5c:	08005e15 	.word	0x08005e15
 8005d60:	08005e15 	.word	0x08005e15
 8005d64:	08005e15 	.word	0x08005e15
 8005d68:	08005e15 	.word	0x08005e15
 8005d6c:	08005e15 	.word	0x08005e15
 8005d70:	08005e15 	.word	0x08005e15
 8005d74:	08005e15 	.word	0x08005e15
 8005d78:	08005dff 	.word	0x08005dff
 8005d7c:	08005e15 	.word	0x08005e15
 8005d80:	08005e15 	.word	0x08005e15
 8005d84:	08005e15 	.word	0x08005e15
 8005d88:	08005e15 	.word	0x08005e15
 8005d8c:	08005e15 	.word	0x08005e15
 8005d90:	08005e15 	.word	0x08005e15
 8005d94:	08005e15 	.word	0x08005e15
 8005d98:	08005e1d 	.word	0x08005e1d
 8005d9c:	08005e15 	.word	0x08005e15
 8005da0:	08005e15 	.word	0x08005e15
 8005da4:	08005e15 	.word	0x08005e15
 8005da8:	08005e15 	.word	0x08005e15
 8005dac:	08005e15 	.word	0x08005e15
 8005db0:	08005e15 	.word	0x08005e15
 8005db4:	08005e15 	.word	0x08005e15
 8005db8:	08005e1d 	.word	0x08005e1d
 8005dbc:	08005e15 	.word	0x08005e15
 8005dc0:	08005e15 	.word	0x08005e15
 8005dc4:	08005e15 	.word	0x08005e15
 8005dc8:	08005e15 	.word	0x08005e15
 8005dcc:	08005e15 	.word	0x08005e15
 8005dd0:	08005e15 	.word	0x08005e15
 8005dd4:	08005e15 	.word	0x08005e15
 8005dd8:	08005e1d 	.word	0x08005e1d
 8005ddc:	58024400 	.word	0x58024400
 8005de0:	58024800 	.word	0x58024800
 8005de4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dec:	3308      	adds	r3, #8
 8005dee:	2101      	movs	r1, #1
 8005df0:	4618      	mov	r0, r3
 8005df2:	f000 ffa7 	bl	8006d44 <RCCEx_PLL2_Config>
 8005df6:	4603      	mov	r3, r0
 8005df8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005dfc:	e00f      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e02:	3328      	adds	r3, #40	@ 0x28
 8005e04:	2101      	movs	r1, #1
 8005e06:	4618      	mov	r0, r3
 8005e08:	f001 f84e 	bl	8006ea8 <RCCEx_PLL3_Config>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005e12:	e004      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005e1a:	e000      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8005e1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d10a      	bne.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005e26:	4bbf      	ldr	r3, [pc, #764]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e2a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e34:	4abb      	ldr	r2, [pc, #748]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005e36:	430b      	orrs	r3, r1
 8005e38:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e3a:	e003      	b.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005e44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4c:	f002 0302 	and.w	r3, r2, #2
 8005e50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e54:	2300      	movs	r3, #0
 8005e56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e5a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005e5e:	460b      	mov	r3, r1
 8005e60:	4313      	orrs	r3, r2
 8005e62:	d041      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e6a:	2b05      	cmp	r3, #5
 8005e6c:	d824      	bhi.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8005e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005e74 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8005e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e74:	08005ec1 	.word	0x08005ec1
 8005e78:	08005e8d 	.word	0x08005e8d
 8005e7c:	08005ea3 	.word	0x08005ea3
 8005e80:	08005ec1 	.word	0x08005ec1
 8005e84:	08005ec1 	.word	0x08005ec1
 8005e88:	08005ec1 	.word	0x08005ec1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e90:	3308      	adds	r3, #8
 8005e92:	2101      	movs	r1, #1
 8005e94:	4618      	mov	r0, r3
 8005e96:	f000 ff55 	bl	8006d44 <RCCEx_PLL2_Config>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005ea0:	e00f      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ea2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ea6:	3328      	adds	r3, #40	@ 0x28
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 fffc 	bl	8006ea8 <RCCEx_PLL3_Config>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005eb6:	e004      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005ebe:	e000      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8005ec0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ec2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d10a      	bne.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005eca:	4b96      	ldr	r3, [pc, #600]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ece:	f023 0107 	bic.w	r1, r3, #7
 8005ed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ed8:	4a92      	ldr	r2, [pc, #584]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005eda:	430b      	orrs	r3, r1
 8005edc:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ede:	e003      	b.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ee0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ee4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef0:	f002 0304 	and.w	r3, r2, #4
 8005ef4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ef8:	2300      	movs	r3, #0
 8005efa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005efe:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005f02:	460b      	mov	r3, r1
 8005f04:	4313      	orrs	r3, r2
 8005f06:	d044      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f10:	2b05      	cmp	r3, #5
 8005f12:	d825      	bhi.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8005f14:	a201      	add	r2, pc, #4	@ (adr r2, 8005f1c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8005f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f1a:	bf00      	nop
 8005f1c:	08005f69 	.word	0x08005f69
 8005f20:	08005f35 	.word	0x08005f35
 8005f24:	08005f4b 	.word	0x08005f4b
 8005f28:	08005f69 	.word	0x08005f69
 8005f2c:	08005f69 	.word	0x08005f69
 8005f30:	08005f69 	.word	0x08005f69
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f38:	3308      	adds	r3, #8
 8005f3a:	2101      	movs	r1, #1
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f000 ff01 	bl	8006d44 <RCCEx_PLL2_Config>
 8005f42:	4603      	mov	r3, r0
 8005f44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005f48:	e00f      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f4e:	3328      	adds	r3, #40	@ 0x28
 8005f50:	2101      	movs	r1, #1
 8005f52:	4618      	mov	r0, r3
 8005f54:	f000 ffa8 	bl	8006ea8 <RCCEx_PLL3_Config>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005f5e:	e004      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005f66:	e000      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8005f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d10b      	bne.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005f72:	4b6c      	ldr	r3, [pc, #432]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f76:	f023 0107 	bic.w	r1, r3, #7
 8005f7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f82:	4a68      	ldr	r2, [pc, #416]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005f84:	430b      	orrs	r3, r1
 8005f86:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f88:	e003      	b.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9a:	f002 0320 	and.w	r3, r2, #32
 8005f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005fa8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005fac:	460b      	mov	r3, r1
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	d055      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005fb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fbe:	d033      	beq.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8005fc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fc4:	d82c      	bhi.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fca:	d02f      	beq.n	800602c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fd0:	d826      	bhi.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005fd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005fd6:	d02b      	beq.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8005fd8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005fdc:	d820      	bhi.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005fde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fe2:	d012      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8005fe4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fe8:	d81a      	bhi.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d022      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005fee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ff2:	d115      	bne.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ff8:	3308      	adds	r3, #8
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f000 fea1 	bl	8006d44 <RCCEx_PLL2_Config>
 8006002:	4603      	mov	r3, r0
 8006004:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006008:	e015      	b.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800600a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800600e:	3328      	adds	r3, #40	@ 0x28
 8006010:	2102      	movs	r1, #2
 8006012:	4618      	mov	r0, r3
 8006014:	f000 ff48 	bl	8006ea8 <RCCEx_PLL3_Config>
 8006018:	4603      	mov	r3, r0
 800601a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800601e:	e00a      	b.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006026:	e006      	b.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006028:	bf00      	nop
 800602a:	e004      	b.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800602c:	bf00      	nop
 800602e:	e002      	b.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006030:	bf00      	nop
 8006032:	e000      	b.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006034:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006036:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800603a:	2b00      	cmp	r3, #0
 800603c:	d10b      	bne.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800603e:	4b39      	ldr	r3, [pc, #228]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006042:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800604a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800604e:	4a35      	ldr	r2, [pc, #212]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006050:	430b      	orrs	r3, r1
 8006052:	6553      	str	r3, [r2, #84]	@ 0x54
 8006054:	e003      	b.n	800605e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006056:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800605a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800605e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006066:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800606a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800606e:	2300      	movs	r3, #0
 8006070:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006074:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006078:	460b      	mov	r3, r1
 800607a:	4313      	orrs	r3, r2
 800607c:	d058      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800607e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006082:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006086:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800608a:	d033      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800608c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006090:	d82c      	bhi.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006096:	d02f      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006098:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800609c:	d826      	bhi.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800609e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060a2:	d02b      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80060a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060a8:	d820      	bhi.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80060aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060ae:	d012      	beq.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80060b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060b4:	d81a      	bhi.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d022      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80060ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060be:	d115      	bne.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060c4:	3308      	adds	r3, #8
 80060c6:	2100      	movs	r1, #0
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 fe3b 	bl	8006d44 <RCCEx_PLL2_Config>
 80060ce:	4603      	mov	r3, r0
 80060d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80060d4:	e015      	b.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80060d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060da:	3328      	adds	r3, #40	@ 0x28
 80060dc:	2102      	movs	r1, #2
 80060de:	4618      	mov	r0, r3
 80060e0:	f000 fee2 	bl	8006ea8 <RCCEx_PLL3_Config>
 80060e4:	4603      	mov	r3, r0
 80060e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80060ea:	e00a      	b.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80060f2:	e006      	b.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80060f4:	bf00      	nop
 80060f6:	e004      	b.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80060f8:	bf00      	nop
 80060fa:	e002      	b.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80060fc:	bf00      	nop
 80060fe:	e000      	b.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006100:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006102:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006106:	2b00      	cmp	r3, #0
 8006108:	d10e      	bne.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800610a:	4b06      	ldr	r3, [pc, #24]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800610c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800610e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006116:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800611a:	4a02      	ldr	r2, [pc, #8]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800611c:	430b      	orrs	r3, r1
 800611e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006120:	e006      	b.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8006122:	bf00      	nop
 8006124:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006128:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800612c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006138:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800613c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006140:	2300      	movs	r3, #0
 8006142:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006146:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800614a:	460b      	mov	r3, r1
 800614c:	4313      	orrs	r3, r2
 800614e:	d055      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006154:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006158:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800615c:	d033      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800615e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006162:	d82c      	bhi.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006164:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006168:	d02f      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800616a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800616e:	d826      	bhi.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006170:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006174:	d02b      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8006176:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800617a:	d820      	bhi.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800617c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006180:	d012      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8006182:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006186:	d81a      	bhi.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006188:	2b00      	cmp	r3, #0
 800618a:	d022      	beq.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800618c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006190:	d115      	bne.n	80061be <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006196:	3308      	adds	r3, #8
 8006198:	2100      	movs	r1, #0
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fdd2 	bl	8006d44 <RCCEx_PLL2_Config>
 80061a0:	4603      	mov	r3, r0
 80061a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80061a6:	e015      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80061a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061ac:	3328      	adds	r3, #40	@ 0x28
 80061ae:	2102      	movs	r1, #2
 80061b0:	4618      	mov	r0, r3
 80061b2:	f000 fe79 	bl	8006ea8 <RCCEx_PLL3_Config>
 80061b6:	4603      	mov	r3, r0
 80061b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80061bc:	e00a      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80061c4:	e006      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80061c6:	bf00      	nop
 80061c8:	e004      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80061ca:	bf00      	nop
 80061cc:	e002      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80061ce:	bf00      	nop
 80061d0:	e000      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80061d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d10b      	bne.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80061dc:	4ba0      	ldr	r3, [pc, #640]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80061de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061e0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80061e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061ec:	4a9c      	ldr	r2, [pc, #624]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80061ee:	430b      	orrs	r3, r1
 80061f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80061f2:	e003      	b.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80061fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006204:	f002 0308 	and.w	r3, r2, #8
 8006208:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800620c:	2300      	movs	r3, #0
 800620e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006212:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006216:	460b      	mov	r3, r1
 8006218:	4313      	orrs	r3, r2
 800621a:	d01e      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800621c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006220:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006228:	d10c      	bne.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800622a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800622e:	3328      	adds	r3, #40	@ 0x28
 8006230:	2102      	movs	r1, #2
 8006232:	4618      	mov	r0, r3
 8006234:	f000 fe38 	bl	8006ea8 <RCCEx_PLL3_Config>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006244:	4b86      	ldr	r3, [pc, #536]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006248:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800624c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006254:	4a82      	ldr	r2, [pc, #520]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006256:	430b      	orrs	r3, r1
 8006258:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800625a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800625e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006262:	f002 0310 	and.w	r3, r2, #16
 8006266:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800626a:	2300      	movs	r3, #0
 800626c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006270:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006274:	460b      	mov	r3, r1
 8006276:	4313      	orrs	r3, r2
 8006278:	d01e      	beq.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800627a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800627e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006282:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006286:	d10c      	bne.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800628c:	3328      	adds	r3, #40	@ 0x28
 800628e:	2102      	movs	r1, #2
 8006290:	4618      	mov	r0, r3
 8006292:	f000 fe09 	bl	8006ea8 <RCCEx_PLL3_Config>
 8006296:	4603      	mov	r3, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d002      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80062a2:	4b6f      	ldr	r3, [pc, #444]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80062a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80062aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062b2:	4a6b      	ldr	r2, [pc, #428]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80062b4:	430b      	orrs	r3, r1
 80062b6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80062c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80062c6:	2300      	movs	r3, #0
 80062c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80062ca:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80062ce:	460b      	mov	r3, r1
 80062d0:	4313      	orrs	r3, r2
 80062d2:	d03e      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80062d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80062dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062e0:	d022      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80062e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062e6:	d81b      	bhi.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d003      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80062ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062f0:	d00b      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80062f2:	e015      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062f8:	3308      	adds	r3, #8
 80062fa:	2100      	movs	r1, #0
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 fd21 	bl	8006d44 <RCCEx_PLL2_Config>
 8006302:	4603      	mov	r3, r0
 8006304:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006308:	e00f      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800630a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800630e:	3328      	adds	r3, #40	@ 0x28
 8006310:	2102      	movs	r1, #2
 8006312:	4618      	mov	r0, r3
 8006314:	f000 fdc8 	bl	8006ea8 <RCCEx_PLL3_Config>
 8006318:	4603      	mov	r3, r0
 800631a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800631e:	e004      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006326:	e000      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8006328:	bf00      	nop
    }

    if (ret == HAL_OK)
 800632a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10b      	bne.n	800634a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006332:	4b4b      	ldr	r3, [pc, #300]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006336:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800633a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800633e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006342:	4a47      	ldr	r2, [pc, #284]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006344:	430b      	orrs	r3, r1
 8006346:	6593      	str	r3, [r2, #88]	@ 0x58
 8006348:	e003      	b.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800634a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800634e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006352:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800635a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800635e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006360:	2300      	movs	r3, #0
 8006362:	677b      	str	r3, [r7, #116]	@ 0x74
 8006364:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006368:	460b      	mov	r3, r1
 800636a:	4313      	orrs	r3, r2
 800636c:	d03b      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800636e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006372:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006376:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800637a:	d01f      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800637c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006380:	d818      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006382:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006386:	d003      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8006388:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800638c:	d007      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800638e:	e011      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006390:	4b33      	ldr	r3, [pc, #204]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006394:	4a32      	ldr	r2, [pc, #200]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006396:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800639a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800639c:	e00f      	b.n	80063be <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800639e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063a2:	3328      	adds	r3, #40	@ 0x28
 80063a4:	2101      	movs	r1, #1
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 fd7e 	bl	8006ea8 <RCCEx_PLL3_Config>
 80063ac:	4603      	mov	r3, r0
 80063ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80063b2:	e004      	b.n	80063be <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80063ba:	e000      	b.n	80063be <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80063bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10b      	bne.n	80063de <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063c6:	4b26      	ldr	r3, [pc, #152]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80063c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80063ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063d6:	4a22      	ldr	r2, [pc, #136]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80063d8:	430b      	orrs	r3, r1
 80063da:	6553      	str	r3, [r2, #84]	@ 0x54
 80063dc:	e003      	b.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80063e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ee:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80063f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063f4:	2300      	movs	r3, #0
 80063f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063f8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80063fc:	460b      	mov	r3, r1
 80063fe:	4313      	orrs	r3, r2
 8006400:	d034      	beq.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006402:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006406:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006408:	2b00      	cmp	r3, #0
 800640a:	d003      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800640c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006410:	d007      	beq.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8006412:	e011      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006414:	4b12      	ldr	r3, [pc, #72]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006418:	4a11      	ldr	r2, [pc, #68]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800641a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800641e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006420:	e00e      	b.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006422:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006426:	3308      	adds	r3, #8
 8006428:	2102      	movs	r1, #2
 800642a:	4618      	mov	r0, r3
 800642c:	f000 fc8a 	bl	8006d44 <RCCEx_PLL2_Config>
 8006430:	4603      	mov	r3, r0
 8006432:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006436:	e003      	b.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800643e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006440:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10d      	bne.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006448:	4b05      	ldr	r3, [pc, #20]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800644a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800644c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006456:	4a02      	ldr	r2, [pc, #8]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006458:	430b      	orrs	r3, r1
 800645a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800645c:	e006      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800645e:	bf00      	nop
 8006460:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006464:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006468:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800646c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006474:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006478:	663b      	str	r3, [r7, #96]	@ 0x60
 800647a:	2300      	movs	r3, #0
 800647c:	667b      	str	r3, [r7, #100]	@ 0x64
 800647e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006482:	460b      	mov	r3, r1
 8006484:	4313      	orrs	r3, r2
 8006486:	d00c      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006488:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800648c:	3328      	adds	r3, #40	@ 0x28
 800648e:	2102      	movs	r1, #2
 8006490:	4618      	mov	r0, r3
 8006492:	f000 fd09 	bl	8006ea8 <RCCEx_PLL3_Config>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d002      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80064a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064aa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80064ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064b0:	2300      	movs	r3, #0
 80064b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064b4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80064b8:	460b      	mov	r3, r1
 80064ba:	4313      	orrs	r3, r2
 80064bc:	d036      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80064be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064c8:	d018      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80064ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064ce:	d811      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80064d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064d4:	d014      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80064d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064da:	d80b      	bhi.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d011      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80064e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064e4:	d106      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064e6:	4bb7      	ldr	r3, [pc, #732]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80064e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ea:	4ab6      	ldr	r2, [pc, #728]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80064ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80064f2:	e008      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80064fa:	e004      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80064fc:	bf00      	nop
 80064fe:	e002      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006500:	bf00      	nop
 8006502:	e000      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006506:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10a      	bne.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800650e:	4bad      	ldr	r3, [pc, #692]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006512:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800651a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800651c:	4aa9      	ldr	r2, [pc, #676]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800651e:	430b      	orrs	r3, r1
 8006520:	6553      	str	r3, [r2, #84]	@ 0x54
 8006522:	e003      	b.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006524:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006528:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800652c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006534:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006538:	653b      	str	r3, [r7, #80]	@ 0x50
 800653a:	2300      	movs	r3, #0
 800653c:	657b      	str	r3, [r7, #84]	@ 0x54
 800653e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006542:	460b      	mov	r3, r1
 8006544:	4313      	orrs	r3, r2
 8006546:	d009      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006548:	4b9e      	ldr	r3, [pc, #632]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800654a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800654c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006556:	4a9b      	ldr	r2, [pc, #620]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006558:	430b      	orrs	r3, r1
 800655a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800655c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006564:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006568:	64bb      	str	r3, [r7, #72]	@ 0x48
 800656a:	2300      	movs	r3, #0
 800656c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800656e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006572:	460b      	mov	r3, r1
 8006574:	4313      	orrs	r3, r2
 8006576:	d009      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006578:	4b92      	ldr	r3, [pc, #584]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800657a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800657c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006584:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006586:	4a8f      	ldr	r2, [pc, #572]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006588:	430b      	orrs	r3, r1
 800658a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800658c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006594:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006598:	643b      	str	r3, [r7, #64]	@ 0x40
 800659a:	2300      	movs	r3, #0
 800659c:	647b      	str	r3, [r7, #68]	@ 0x44
 800659e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80065a2:	460b      	mov	r3, r1
 80065a4:	4313      	orrs	r3, r2
 80065a6:	d00e      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80065a8:	4b86      	ldr	r3, [pc, #536]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	4a85      	ldr	r2, [pc, #532]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80065ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80065b2:	6113      	str	r3, [r2, #16]
 80065b4:	4b83      	ldr	r3, [pc, #524]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80065b6:	6919      	ldr	r1, [r3, #16]
 80065b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80065c0:	4a80      	ldr	r2, [pc, #512]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80065c2:	430b      	orrs	r3, r1
 80065c4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80065c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80065d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065d4:	2300      	movs	r3, #0
 80065d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065d8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80065dc:	460b      	mov	r3, r1
 80065de:	4313      	orrs	r3, r2
 80065e0:	d009      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80065e2:	4b78      	ldr	r3, [pc, #480]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80065e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065e6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80065ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f0:	4a74      	ldr	r2, [pc, #464]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80065f2:	430b      	orrs	r3, r1
 80065f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80065f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fe:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006602:	633b      	str	r3, [r7, #48]	@ 0x30
 8006604:	2300      	movs	r3, #0
 8006606:	637b      	str	r3, [r7, #52]	@ 0x34
 8006608:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800660c:	460b      	mov	r3, r1
 800660e:	4313      	orrs	r3, r2
 8006610:	d00a      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006612:	4b6c      	ldr	r3, [pc, #432]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006616:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800661a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800661e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006622:	4a68      	ldr	r2, [pc, #416]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006624:	430b      	orrs	r3, r1
 8006626:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006628:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800662c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006630:	2100      	movs	r1, #0
 8006632:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006634:	f003 0301 	and.w	r3, r3, #1
 8006638:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800663a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800663e:	460b      	mov	r3, r1
 8006640:	4313      	orrs	r3, r2
 8006642:	d011      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006644:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006648:	3308      	adds	r3, #8
 800664a:	2100      	movs	r1, #0
 800664c:	4618      	mov	r0, r3
 800664e:	f000 fb79 	bl	8006d44 <RCCEx_PLL2_Config>
 8006652:	4603      	mov	r3, r0
 8006654:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006658:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800665c:	2b00      	cmp	r3, #0
 800665e:	d003      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006660:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006664:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800666c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006670:	2100      	movs	r1, #0
 8006672:	6239      	str	r1, [r7, #32]
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	627b      	str	r3, [r7, #36]	@ 0x24
 800667a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800667e:	460b      	mov	r3, r1
 8006680:	4313      	orrs	r3, r2
 8006682:	d011      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006684:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006688:	3308      	adds	r3, #8
 800668a:	2101      	movs	r1, #1
 800668c:	4618      	mov	r0, r3
 800668e:	f000 fb59 	bl	8006d44 <RCCEx_PLL2_Config>
 8006692:	4603      	mov	r3, r0
 8006694:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006698:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800669c:	2b00      	cmp	r3, #0
 800669e:	d003      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80066a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b0:	2100      	movs	r1, #0
 80066b2:	61b9      	str	r1, [r7, #24]
 80066b4:	f003 0304 	and.w	r3, r3, #4
 80066b8:	61fb      	str	r3, [r7, #28]
 80066ba:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80066be:	460b      	mov	r3, r1
 80066c0:	4313      	orrs	r3, r2
 80066c2:	d011      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80066c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066c8:	3308      	adds	r3, #8
 80066ca:	2102      	movs	r1, #2
 80066cc:	4618      	mov	r0, r3
 80066ce:	f000 fb39 	bl	8006d44 <RCCEx_PLL2_Config>
 80066d2:	4603      	mov	r3, r0
 80066d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80066d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d003      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80066e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f0:	2100      	movs	r1, #0
 80066f2:	6139      	str	r1, [r7, #16]
 80066f4:	f003 0308 	and.w	r3, r3, #8
 80066f8:	617b      	str	r3, [r7, #20]
 80066fa:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80066fe:	460b      	mov	r3, r1
 8006700:	4313      	orrs	r3, r2
 8006702:	d011      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006708:	3328      	adds	r3, #40	@ 0x28
 800670a:	2100      	movs	r1, #0
 800670c:	4618      	mov	r0, r3
 800670e:	f000 fbcb 	bl	8006ea8 <RCCEx_PLL3_Config>
 8006712:	4603      	mov	r3, r0
 8006714:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8006718:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800671c:	2b00      	cmp	r3, #0
 800671e:	d003      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006720:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006724:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800672c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006730:	2100      	movs	r1, #0
 8006732:	60b9      	str	r1, [r7, #8]
 8006734:	f003 0310 	and.w	r3, r3, #16
 8006738:	60fb      	str	r3, [r7, #12]
 800673a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800673e:	460b      	mov	r3, r1
 8006740:	4313      	orrs	r3, r2
 8006742:	d011      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006748:	3328      	adds	r3, #40	@ 0x28
 800674a:	2101      	movs	r1, #1
 800674c:	4618      	mov	r0, r3
 800674e:	f000 fbab 	bl	8006ea8 <RCCEx_PLL3_Config>
 8006752:	4603      	mov	r3, r0
 8006754:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006758:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800675c:	2b00      	cmp	r3, #0
 800675e:	d003      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006760:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006764:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800676c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006770:	2100      	movs	r1, #0
 8006772:	6039      	str	r1, [r7, #0]
 8006774:	f003 0320 	and.w	r3, r3, #32
 8006778:	607b      	str	r3, [r7, #4]
 800677a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800677e:	460b      	mov	r3, r1
 8006780:	4313      	orrs	r3, r2
 8006782:	d011      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006788:	3328      	adds	r3, #40	@ 0x28
 800678a:	2102      	movs	r1, #2
 800678c:	4618      	mov	r0, r3
 800678e:	f000 fb8b 	bl	8006ea8 <RCCEx_PLL3_Config>
 8006792:	4603      	mov	r3, r0
 8006794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006798:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800679c:	2b00      	cmp	r3, #0
 800679e:	d003      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80067a8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d101      	bne.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80067b0:	2300      	movs	r3, #0
 80067b2:	e000      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80067bc:	46bd      	mov	sp, r7
 80067be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067c2:	bf00      	nop
 80067c4:	58024400 	.word	0x58024400

080067c8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80067cc:	f7fe fe00 	bl	80053d0 <HAL_RCC_GetHCLKFreq>
 80067d0:	4602      	mov	r2, r0
 80067d2:	4b06      	ldr	r3, [pc, #24]	@ (80067ec <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80067d4:	6a1b      	ldr	r3, [r3, #32]
 80067d6:	091b      	lsrs	r3, r3, #4
 80067d8:	f003 0307 	and.w	r3, r3, #7
 80067dc:	4904      	ldr	r1, [pc, #16]	@ (80067f0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80067de:	5ccb      	ldrb	r3, [r1, r3]
 80067e0:	f003 031f 	and.w	r3, r3, #31
 80067e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	58024400 	.word	0x58024400
 80067f0:	08010eb8 	.word	0x08010eb8

080067f4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b089      	sub	sp, #36	@ 0x24
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80067fc:	4ba1      	ldr	r3, [pc, #644]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006800:	f003 0303 	and.w	r3, r3, #3
 8006804:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006806:	4b9f      	ldr	r3, [pc, #636]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680a:	0b1b      	lsrs	r3, r3, #12
 800680c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006810:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006812:	4b9c      	ldr	r3, [pc, #624]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006816:	091b      	lsrs	r3, r3, #4
 8006818:	f003 0301 	and.w	r3, r3, #1
 800681c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800681e:	4b99      	ldr	r3, [pc, #612]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006822:	08db      	lsrs	r3, r3, #3
 8006824:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	fb02 f303 	mul.w	r3, r2, r3
 800682e:	ee07 3a90 	vmov	s15, r3
 8006832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006836:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 8111 	beq.w	8006a64 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	2b02      	cmp	r3, #2
 8006846:	f000 8083 	beq.w	8006950 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800684a:	69bb      	ldr	r3, [r7, #24]
 800684c:	2b02      	cmp	r3, #2
 800684e:	f200 80a1 	bhi.w	8006994 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d003      	beq.n	8006860 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	2b01      	cmp	r3, #1
 800685c:	d056      	beq.n	800690c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800685e:	e099      	b.n	8006994 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006860:	4b88      	ldr	r3, [pc, #544]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0320 	and.w	r3, r3, #32
 8006868:	2b00      	cmp	r3, #0
 800686a:	d02d      	beq.n	80068c8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800686c:	4b85      	ldr	r3, [pc, #532]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	08db      	lsrs	r3, r3, #3
 8006872:	f003 0303 	and.w	r3, r3, #3
 8006876:	4a84      	ldr	r2, [pc, #528]	@ (8006a88 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006878:	fa22 f303 	lsr.w	r3, r2, r3
 800687c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	ee07 3a90 	vmov	s15, r3
 8006884:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	ee07 3a90 	vmov	s15, r3
 800688e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006896:	4b7b      	ldr	r3, [pc, #492]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800689a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800689e:	ee07 3a90 	vmov	s15, r3
 80068a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80068aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006a8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80068ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80068c6:	e087      	b.n	80069d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	ee07 3a90 	vmov	s15, r3
 80068ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006a90 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80068d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068da:	4b6a      	ldr	r3, [pc, #424]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068e2:	ee07 3a90 	vmov	s15, r3
 80068e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80068ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006a8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80068f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006906:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800690a:	e065      	b.n	80069d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	ee07 3a90 	vmov	s15, r3
 8006912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006916:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006a94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800691a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800691e:	4b59      	ldr	r3, [pc, #356]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006926:	ee07 3a90 	vmov	s15, r3
 800692a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800692e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006932:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006a8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800693a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800693e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800694a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800694e:	e043      	b.n	80069d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	ee07 3a90 	vmov	s15, r3
 8006956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800695a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006a98 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800695e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006962:	4b48      	ldr	r3, [pc, #288]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800696a:	ee07 3a90 	vmov	s15, r3
 800696e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006972:	ed97 6a03 	vldr	s12, [r7, #12]
 8006976:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006a8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800697a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800697e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800698a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800698e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006992:	e021      	b.n	80069d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	ee07 3a90 	vmov	s15, r3
 800699a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800699e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006a94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80069a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069a6:	4b37      	ldr	r3, [pc, #220]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ae:	ee07 3a90 	vmov	s15, r3
 80069b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80069ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006a8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80069be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069d6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80069d8:	4b2a      	ldr	r3, [pc, #168]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069dc:	0a5b      	lsrs	r3, r3, #9
 80069de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069e2:	ee07 3a90 	vmov	s15, r3
 80069e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80069f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80069f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069fe:	ee17 2a90 	vmov	r2, s15
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006a06:	4b1f      	ldr	r3, [pc, #124]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a0a:	0c1b      	lsrs	r3, r3, #16
 8006a0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a10:	ee07 3a90 	vmov	s15, r3
 8006a14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a18:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a1c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a20:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a2c:	ee17 2a90 	vmov	r2, s15
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006a34:	4b13      	ldr	r3, [pc, #76]	@ (8006a84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a38:	0e1b      	lsrs	r3, r3, #24
 8006a3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a3e:	ee07 3a90 	vmov	s15, r3
 8006a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a5a:	ee17 2a90 	vmov	r2, s15
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006a62:	e008      	b.n	8006a76 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	609a      	str	r2, [r3, #8]
}
 8006a76:	bf00      	nop
 8006a78:	3724      	adds	r7, #36	@ 0x24
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop
 8006a84:	58024400 	.word	0x58024400
 8006a88:	03d09000 	.word	0x03d09000
 8006a8c:	46000000 	.word	0x46000000
 8006a90:	4c742400 	.word	0x4c742400
 8006a94:	4a742400 	.word	0x4a742400
 8006a98:	4af42400 	.word	0x4af42400

08006a9c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b089      	sub	sp, #36	@ 0x24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006aa4:	4ba1      	ldr	r3, [pc, #644]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa8:	f003 0303 	and.w	r3, r3, #3
 8006aac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006aae:	4b9f      	ldr	r3, [pc, #636]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab2:	0d1b      	lsrs	r3, r3, #20
 8006ab4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ab8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006aba:	4b9c      	ldr	r3, [pc, #624]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006abe:	0a1b      	lsrs	r3, r3, #8
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006ac6:	4b99      	ldr	r3, [pc, #612]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aca:	08db      	lsrs	r3, r3, #3
 8006acc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	fb02 f303 	mul.w	r3, r2, r3
 8006ad6:	ee07 3a90 	vmov	s15, r3
 8006ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ade:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 8111 	beq.w	8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	f000 8083 	beq.w	8006bf8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006af2:	69bb      	ldr	r3, [r7, #24]
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	f200 80a1 	bhi.w	8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006afa:	69bb      	ldr	r3, [r7, #24]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d003      	beq.n	8006b08 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d056      	beq.n	8006bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006b06:	e099      	b.n	8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b08:	4b88      	ldr	r3, [pc, #544]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0320 	and.w	r3, r3, #32
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d02d      	beq.n	8006b70 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b14:	4b85      	ldr	r3, [pc, #532]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	08db      	lsrs	r3, r3, #3
 8006b1a:	f003 0303 	and.w	r3, r3, #3
 8006b1e:	4a84      	ldr	r2, [pc, #528]	@ (8006d30 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006b20:	fa22 f303 	lsr.w	r3, r2, r3
 8006b24:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	ee07 3a90 	vmov	s15, r3
 8006b2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	ee07 3a90 	vmov	s15, r3
 8006b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b3e:	4b7b      	ldr	r3, [pc, #492]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b46:	ee07 3a90 	vmov	s15, r3
 8006b4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b52:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006d34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b6a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006b6e:	e087      	b.n	8006c80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	ee07 3a90 	vmov	s15, r3
 8006b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b7a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006d38 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b82:	4b6a      	ldr	r3, [pc, #424]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b8a:	ee07 3a90 	vmov	s15, r3
 8006b8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b92:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b96:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006d34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ba2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bb2:	e065      	b.n	8006c80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	ee07 3a90 	vmov	s15, r3
 8006bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bbe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006d3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006bc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bc6:	4b59      	ldr	r3, [pc, #356]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bce:	ee07 3a90 	vmov	s15, r3
 8006bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bda:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006d34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006be6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bf6:	e043      	b.n	8006c80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	ee07 3a90 	vmov	s15, r3
 8006bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c02:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006d40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c0a:	4b48      	ldr	r3, [pc, #288]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c12:	ee07 3a90 	vmov	s15, r3
 8006c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c1e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006d34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c3a:	e021      	b.n	8006c80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	ee07 3a90 	vmov	s15, r3
 8006c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c46:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006d3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c4e:	4b37      	ldr	r3, [pc, #220]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c56:	ee07 3a90 	vmov	s15, r3
 8006c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c62:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006d34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c7e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006c80:	4b2a      	ldr	r3, [pc, #168]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c84:	0a5b      	lsrs	r3, r3, #9
 8006c86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c8a:	ee07 3a90 	vmov	s15, r3
 8006c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ca6:	ee17 2a90 	vmov	r2, s15
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006cae:	4b1f      	ldr	r3, [pc, #124]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb2:	0c1b      	lsrs	r3, r3, #16
 8006cb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cb8:	ee07 3a90 	vmov	s15, r3
 8006cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cc4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cd4:	ee17 2a90 	vmov	r2, s15
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006cdc:	4b13      	ldr	r3, [pc, #76]	@ (8006d2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce0:	0e1b      	lsrs	r3, r3, #24
 8006ce2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ce6:	ee07 3a90 	vmov	s15, r3
 8006cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cf2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cf6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d02:	ee17 2a90 	vmov	r2, s15
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006d0a:	e008      	b.n	8006d1e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	609a      	str	r2, [r3, #8]
}
 8006d1e:	bf00      	nop
 8006d20:	3724      	adds	r7, #36	@ 0x24
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	58024400 	.word	0x58024400
 8006d30:	03d09000 	.word	0x03d09000
 8006d34:	46000000 	.word	0x46000000
 8006d38:	4c742400 	.word	0x4c742400
 8006d3c:	4a742400 	.word	0x4a742400
 8006d40:	4af42400 	.word	0x4af42400

08006d44 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006d52:	4b53      	ldr	r3, [pc, #332]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d56:	f003 0303 	and.w	r3, r3, #3
 8006d5a:	2b03      	cmp	r3, #3
 8006d5c:	d101      	bne.n	8006d62 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e099      	b.n	8006e96 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006d62:	4b4f      	ldr	r3, [pc, #316]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a4e      	ldr	r2, [pc, #312]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006d68:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d6e:	f7fd f83d 	bl	8003dec <HAL_GetTick>
 8006d72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006d74:	e008      	b.n	8006d88 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006d76:	f7fd f839 	bl	8003dec <HAL_GetTick>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d901      	bls.n	8006d88 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e086      	b.n	8006e96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006d88:	4b45      	ldr	r3, [pc, #276]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1f0      	bne.n	8006d76 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006d94:	4b42      	ldr	r3, [pc, #264]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d98:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	031b      	lsls	r3, r3, #12
 8006da2:	493f      	ldr	r1, [pc, #252]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	628b      	str	r3, [r1, #40]	@ 0x28
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	3b01      	subs	r3, #1
 8006db8:	025b      	lsls	r3, r3, #9
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	431a      	orrs	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	3b01      	subs	r3, #1
 8006dc4:	041b      	lsls	r3, r3, #16
 8006dc6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006dca:	431a      	orrs	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	691b      	ldr	r3, [r3, #16]
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	061b      	lsls	r3, r3, #24
 8006dd4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006dd8:	4931      	ldr	r1, [pc, #196]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006dde:	4b30      	ldr	r3, [pc, #192]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	695b      	ldr	r3, [r3, #20]
 8006dea:	492d      	ldr	r1, [pc, #180]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006dec:	4313      	orrs	r3, r2
 8006dee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006df0:	4b2b      	ldr	r3, [pc, #172]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df4:	f023 0220 	bic.w	r2, r3, #32
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	699b      	ldr	r3, [r3, #24]
 8006dfc:	4928      	ldr	r1, [pc, #160]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006e02:	4b27      	ldr	r3, [pc, #156]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e06:	4a26      	ldr	r2, [pc, #152]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e08:	f023 0310 	bic.w	r3, r3, #16
 8006e0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006e0e:	4b24      	ldr	r3, [pc, #144]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e12:	4b24      	ldr	r3, [pc, #144]	@ (8006ea4 <RCCEx_PLL2_Config+0x160>)
 8006e14:	4013      	ands	r3, r2
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	69d2      	ldr	r2, [r2, #28]
 8006e1a:	00d2      	lsls	r2, r2, #3
 8006e1c:	4920      	ldr	r1, [pc, #128]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006e22:	4b1f      	ldr	r3, [pc, #124]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e26:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e28:	f043 0310 	orr.w	r3, r3, #16
 8006e2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d106      	bne.n	8006e42 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006e34:	4b1a      	ldr	r3, [pc, #104]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e38:	4a19      	ldr	r2, [pc, #100]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e40:	e00f      	b.n	8006e62 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d106      	bne.n	8006e56 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006e48:	4b15      	ldr	r3, [pc, #84]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4c:	4a14      	ldr	r2, [pc, #80]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e54:	e005      	b.n	8006e62 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006e56:	4b12      	ldr	r3, [pc, #72]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e5a:	4a11      	ldr	r2, [pc, #68]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006e60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006e62:	4b0f      	ldr	r3, [pc, #60]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a0e      	ldr	r2, [pc, #56]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006e6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e6e:	f7fc ffbd 	bl	8003dec <HAL_GetTick>
 8006e72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006e74:	e008      	b.n	8006e88 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006e76:	f7fc ffb9 	bl	8003dec <HAL_GetTick>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	1ad3      	subs	r3, r2, r3
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d901      	bls.n	8006e88 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006e84:	2303      	movs	r3, #3
 8006e86:	e006      	b.n	8006e96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006e88:	4b05      	ldr	r3, [pc, #20]	@ (8006ea0 <RCCEx_PLL2_Config+0x15c>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d0f0      	beq.n	8006e76 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	58024400 	.word	0x58024400
 8006ea4:	ffff0007 	.word	0xffff0007

08006ea8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006eb6:	4b53      	ldr	r3, [pc, #332]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eba:	f003 0303 	and.w	r3, r3, #3
 8006ebe:	2b03      	cmp	r3, #3
 8006ec0:	d101      	bne.n	8006ec6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e099      	b.n	8006ffa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006ec6:	4b4f      	ldr	r3, [pc, #316]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a4e      	ldr	r2, [pc, #312]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006ecc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ed0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ed2:	f7fc ff8b 	bl	8003dec <HAL_GetTick>
 8006ed6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006ed8:	e008      	b.n	8006eec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006eda:	f7fc ff87 	bl	8003dec <HAL_GetTick>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	2b02      	cmp	r3, #2
 8006ee6:	d901      	bls.n	8006eec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	e086      	b.n	8006ffa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006eec:	4b45      	ldr	r3, [pc, #276]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1f0      	bne.n	8006eda <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006ef8:	4b42      	ldr	r3, [pc, #264]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006efc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	051b      	lsls	r3, r3, #20
 8006f06:	493f      	ldr	r1, [pc, #252]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	3b01      	subs	r3, #1
 8006f12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	025b      	lsls	r3, r3, #9
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	431a      	orrs	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	3b01      	subs	r3, #1
 8006f28:	041b      	lsls	r3, r3, #16
 8006f2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006f2e:	431a      	orrs	r2, r3
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	3b01      	subs	r3, #1
 8006f36:	061b      	lsls	r3, r3, #24
 8006f38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006f3c:	4931      	ldr	r1, [pc, #196]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006f42:	4b30      	ldr	r3, [pc, #192]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f46:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	492d      	ldr	r1, [pc, #180]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006f54:	4b2b      	ldr	r3, [pc, #172]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f58:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	4928      	ldr	r1, [pc, #160]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f62:	4313      	orrs	r3, r2
 8006f64:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006f66:	4b27      	ldr	r3, [pc, #156]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f6a:	4a26      	ldr	r2, [pc, #152]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006f72:	4b24      	ldr	r3, [pc, #144]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f76:	4b24      	ldr	r3, [pc, #144]	@ (8007008 <RCCEx_PLL3_Config+0x160>)
 8006f78:	4013      	ands	r3, r2
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	69d2      	ldr	r2, [r2, #28]
 8006f7e:	00d2      	lsls	r2, r2, #3
 8006f80:	4920      	ldr	r1, [pc, #128]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f82:	4313      	orrs	r3, r2
 8006f84:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006f86:	4b1f      	ldr	r3, [pc, #124]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f8a:	4a1e      	ldr	r2, [pc, #120]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d106      	bne.n	8006fa6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006f98:	4b1a      	ldr	r3, [pc, #104]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9c:	4a19      	ldr	r2, [pc, #100]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006f9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006fa2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006fa4:	e00f      	b.n	8006fc6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d106      	bne.n	8006fba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006fac:	4b15      	ldr	r3, [pc, #84]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb0:	4a14      	ldr	r2, [pc, #80]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006fb2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006fb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006fb8:	e005      	b.n	8006fc6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006fba:	4b12      	ldr	r3, [pc, #72]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fbe:	4a11      	ldr	r2, [pc, #68]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006fc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a0e      	ldr	r2, [pc, #56]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fd2:	f7fc ff0b 	bl	8003dec <HAL_GetTick>
 8006fd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006fd8:	e008      	b.n	8006fec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006fda:	f7fc ff07 	bl	8003dec <HAL_GetTick>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	1ad3      	subs	r3, r2, r3
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d901      	bls.n	8006fec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	e006      	b.n	8006ffa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006fec:	4b05      	ldr	r3, [pc, #20]	@ (8007004 <RCCEx_PLL3_Config+0x15c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d0f0      	beq.n	8006fda <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3710      	adds	r7, #16
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	58024400 	.word	0x58024400
 8007008:	ffff0007 	.word	0xffff0007

0800700c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d101      	bne.n	800701e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e10f      	b.n	800723e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a87      	ldr	r2, [pc, #540]	@ (8007248 <HAL_SPI_Init+0x23c>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d00f      	beq.n	800704e <HAL_SPI_Init+0x42>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a86      	ldr	r2, [pc, #536]	@ (800724c <HAL_SPI_Init+0x240>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d00a      	beq.n	800704e <HAL_SPI_Init+0x42>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a84      	ldr	r2, [pc, #528]	@ (8007250 <HAL_SPI_Init+0x244>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d005      	beq.n	800704e <HAL_SPI_Init+0x42>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	2b0f      	cmp	r3, #15
 8007048:	d901      	bls.n	800704e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e0f7      	b.n	800723e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 fe2e 	bl	8007cb0 <SPI_GetPacketSize>
 8007054:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a7b      	ldr	r2, [pc, #492]	@ (8007248 <HAL_SPI_Init+0x23c>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d00c      	beq.n	800707a <HAL_SPI_Init+0x6e>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a79      	ldr	r2, [pc, #484]	@ (800724c <HAL_SPI_Init+0x240>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d007      	beq.n	800707a <HAL_SPI_Init+0x6e>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a78      	ldr	r2, [pc, #480]	@ (8007250 <HAL_SPI_Init+0x244>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d002      	beq.n	800707a <HAL_SPI_Init+0x6e>
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2b08      	cmp	r3, #8
 8007078:	d811      	bhi.n	800709e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800707e:	4a72      	ldr	r2, [pc, #456]	@ (8007248 <HAL_SPI_Init+0x23c>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d009      	beq.n	8007098 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a70      	ldr	r2, [pc, #448]	@ (800724c <HAL_SPI_Init+0x240>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d004      	beq.n	8007098 <HAL_SPI_Init+0x8c>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a6f      	ldr	r2, [pc, #444]	@ (8007250 <HAL_SPI_Init+0x244>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d104      	bne.n	80070a2 <HAL_SPI_Init+0x96>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b10      	cmp	r3, #16
 800709c:	d901      	bls.n	80070a2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e0cd      	b.n	800723e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7fc fa0e 	bl	80034d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2202      	movs	r2, #2
 80070c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f022 0201 	bic.w	r2, r2, #1
 80070d2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80070de:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070e8:	d119      	bne.n	800711e <HAL_SPI_Init+0x112>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070f2:	d103      	bne.n	80070fc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d008      	beq.n	800710e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007100:	2b00      	cmp	r3, #0
 8007102:	d10c      	bne.n	800711e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007108:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800710c:	d107      	bne.n	800711e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800711c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00f      	beq.n	800714a <HAL_SPI_Init+0x13e>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	2b06      	cmp	r3, #6
 8007130:	d90b      	bls.n	800714a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	430a      	orrs	r2, r1
 8007146:	601a      	str	r2, [r3, #0]
 8007148:	e007      	b.n	800715a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007158:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	69da      	ldr	r2, [r3, #28]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007162:	431a      	orrs	r2, r3
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	431a      	orrs	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800716c:	ea42 0103 	orr.w	r1, r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68da      	ldr	r2, [r3, #12]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	430a      	orrs	r2, r1
 800717a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007184:	431a      	orrs	r2, r3
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800718a:	431a      	orrs	r2, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	699b      	ldr	r3, [r3, #24]
 8007190:	431a      	orrs	r2, r3
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	431a      	orrs	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	431a      	orrs	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	431a      	orrs	r2, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	431a      	orrs	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ae:	431a      	orrs	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	431a      	orrs	r2, r3
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ba:	ea42 0103 	orr.w	r1, r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	430a      	orrs	r2, r1
 80071c8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d113      	bne.n	80071fa <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071e4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80071f8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f022 0201 	bic.w	r2, r2, #1
 8007208:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007212:	2b00      	cmp	r3, #0
 8007214:	d00a      	beq.n	800722c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	430a      	orrs	r2, r1
 800722a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800723c:	2300      	movs	r3, #0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	40013000 	.word	0x40013000
 800724c:	40003800 	.word	0x40003800
 8007250:	40003c00 	.word	0x40003c00

08007254 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b088      	sub	sp, #32
 8007258:	af02      	add	r7, sp, #8
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	603b      	str	r3, [r7, #0]
 8007260:	4613      	mov	r3, r2
 8007262:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3320      	adds	r3, #32
 800726a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800726c:	f7fc fdbe 	bl	8003dec <HAL_GetTick>
 8007270:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007278:	b2db      	uxtb	r3, r3
 800727a:	2b01      	cmp	r3, #1
 800727c:	d001      	beq.n	8007282 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800727e:	2302      	movs	r3, #2
 8007280:	e1d1      	b.n	8007626 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d002      	beq.n	800728e <HAL_SPI_Transmit+0x3a>
 8007288:	88fb      	ldrh	r3, [r7, #6]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d101      	bne.n	8007292 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e1c9      	b.n	8007626 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007298:	2b01      	cmp	r3, #1
 800729a:	d101      	bne.n	80072a0 <HAL_SPI_Transmit+0x4c>
 800729c:	2302      	movs	r3, #2
 800729e:	e1c2      	b.n	8007626 <HAL_SPI_Transmit+0x3d2>
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2203      	movs	r2, #3
 80072ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	88fa      	ldrh	r2, [r7, #6]
 80072c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	88fa      	ldrh	r2, [r7, #6]
 80072ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80072f8:	d108      	bne.n	800730c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007308:	601a      	str	r2, [r3, #0]
 800730a:	e009      	b.n	8007320 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800731e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	685a      	ldr	r2, [r3, #4]
 8007326:	4b96      	ldr	r3, [pc, #600]	@ (8007580 <HAL_SPI_Transmit+0x32c>)
 8007328:	4013      	ands	r3, r2
 800732a:	88f9      	ldrh	r1, [r7, #6]
 800732c:	68fa      	ldr	r2, [r7, #12]
 800732e:	6812      	ldr	r2, [r2, #0]
 8007330:	430b      	orrs	r3, r1
 8007332:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f042 0201 	orr.w	r2, r2, #1
 8007342:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800734c:	d107      	bne.n	800735e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800735c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	2b0f      	cmp	r3, #15
 8007364:	d947      	bls.n	80073f6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007366:	e03f      	b.n	80073e8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	f003 0302 	and.w	r3, r3, #2
 8007372:	2b02      	cmp	r3, #2
 8007374:	d114      	bne.n	80073a0 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6812      	ldr	r2, [r2, #0]
 8007380:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007386:	1d1a      	adds	r2, r3, #4
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007392:	b29b      	uxth	r3, r3
 8007394:	3b01      	subs	r3, #1
 8007396:	b29a      	uxth	r2, r3
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800739e:	e023      	b.n	80073e8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073a0:	f7fc fd24 	bl	8003dec <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	683a      	ldr	r2, [r7, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d803      	bhi.n	80073b8 <HAL_SPI_Transmit+0x164>
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073b6:	d102      	bne.n	80073be <HAL_SPI_Transmit+0x16a>
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d114      	bne.n	80073e8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f000 fba8 	bl	8007b14 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e11e      	b.n	8007626 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1b9      	bne.n	8007368 <HAL_SPI_Transmit+0x114>
 80073f4:	e0f1      	b.n	80075da <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	2b07      	cmp	r3, #7
 80073fc:	f240 80e6 	bls.w	80075cc <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007400:	e05d      	b.n	80074be <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	695b      	ldr	r3, [r3, #20]
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	2b02      	cmp	r3, #2
 800740e:	d132      	bne.n	8007476 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007416:	b29b      	uxth	r3, r3
 8007418:	2b01      	cmp	r3, #1
 800741a:	d918      	bls.n	800744e <HAL_SPI_Transmit+0x1fa>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007420:	2b00      	cmp	r3, #0
 8007422:	d014      	beq.n	800744e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	6812      	ldr	r2, [r2, #0]
 800742e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007434:	1d1a      	adds	r2, r3, #4
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007440:	b29b      	uxth	r3, r3
 8007442:	3b02      	subs	r3, #2
 8007444:	b29a      	uxth	r2, r3
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800744c:	e037      	b.n	80074be <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007452:	881a      	ldrh	r2, [r3, #0]
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800745c:	1c9a      	adds	r2, r3, #2
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007468:	b29b      	uxth	r3, r3
 800746a:	3b01      	subs	r3, #1
 800746c:	b29a      	uxth	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007474:	e023      	b.n	80074be <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007476:	f7fc fcb9 	bl	8003dec <HAL_GetTick>
 800747a:	4602      	mov	r2, r0
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	1ad3      	subs	r3, r2, r3
 8007480:	683a      	ldr	r2, [r7, #0]
 8007482:	429a      	cmp	r2, r3
 8007484:	d803      	bhi.n	800748e <HAL_SPI_Transmit+0x23a>
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800748c:	d102      	bne.n	8007494 <HAL_SPI_Transmit+0x240>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d114      	bne.n	80074be <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f000 fb3d 	bl	8007b14 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e0b3      	b.n	8007626 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d19b      	bne.n	8007402 <HAL_SPI_Transmit+0x1ae>
 80074ca:	e086      	b.n	80075da <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	f003 0302 	and.w	r3, r3, #2
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d154      	bne.n	8007584 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	2b03      	cmp	r3, #3
 80074e4:	d918      	bls.n	8007518 <HAL_SPI_Transmit+0x2c4>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ea:	2b40      	cmp	r3, #64	@ 0x40
 80074ec:	d914      	bls.n	8007518 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	6812      	ldr	r2, [r2, #0]
 80074f8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074fe:	1d1a      	adds	r2, r3, #4
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800750a:	b29b      	uxth	r3, r3
 800750c:	3b04      	subs	r3, #4
 800750e:	b29a      	uxth	r2, r3
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007516:	e059      	b.n	80075cc <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800751e:	b29b      	uxth	r3, r3
 8007520:	2b01      	cmp	r3, #1
 8007522:	d917      	bls.n	8007554 <HAL_SPI_Transmit+0x300>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007528:	2b00      	cmp	r3, #0
 800752a:	d013      	beq.n	8007554 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007530:	881a      	ldrh	r2, [r3, #0]
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800753a:	1c9a      	adds	r2, r3, #2
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007546:	b29b      	uxth	r3, r3
 8007548:	3b02      	subs	r3, #2
 800754a:	b29a      	uxth	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007552:	e03b      	b.n	80075cc <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	3320      	adds	r3, #32
 800755e:	7812      	ldrb	r2, [r2, #0]
 8007560:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007566:	1c5a      	adds	r2, r3, #1
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007572:	b29b      	uxth	r3, r3
 8007574:	3b01      	subs	r3, #1
 8007576:	b29a      	uxth	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800757e:	e025      	b.n	80075cc <HAL_SPI_Transmit+0x378>
 8007580:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007584:	f7fc fc32 	bl	8003dec <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	683a      	ldr	r2, [r7, #0]
 8007590:	429a      	cmp	r2, r3
 8007592:	d803      	bhi.n	800759c <HAL_SPI_Transmit+0x348>
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800759a:	d102      	bne.n	80075a2 <HAL_SPI_Transmit+0x34e>
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d114      	bne.n	80075cc <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f000 fab6 	bl	8007b14 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80075c8:	2303      	movs	r3, #3
 80075ca:	e02c      	b.n	8007626 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80075d2:	b29b      	uxth	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f47f af79 	bne.w	80074cc <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	9300      	str	r3, [sp, #0]
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	2200      	movs	r2, #0
 80075e2:	2108      	movs	r1, #8
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 fb35 	bl	8007c54 <SPI_WaitOnFlagUntilTimeout>
 80075ea:	4603      	mov	r3, r0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d007      	beq.n	8007600 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075f6:	f043 0220 	orr.w	r2, r3, #32
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007600:	68f8      	ldr	r0, [r7, #12]
 8007602:	f000 fa87 	bl	8007b14 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2201      	movs	r2, #1
 800760a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2200      	movs	r2, #0
 8007612:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800761c:	2b00      	cmp	r3, #0
 800761e:	d001      	beq.n	8007624 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e000      	b.n	8007626 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8007624:	2300      	movs	r3, #0
  }
}
 8007626:	4618      	mov	r0, r3
 8007628:	3718      	adds	r7, #24
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop

08007630 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b088      	sub	sp, #32
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	60b9      	str	r1, [r7, #8]
 800763a:	603b      	str	r3, [r7, #0]
 800763c:	4613      	mov	r3, r2
 800763e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007644:	095b      	lsrs	r3, r3, #5
 8007646:	b29b      	uxth	r3, r3
 8007648:	3301      	adds	r3, #1
 800764a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	3330      	adds	r3, #48	@ 0x30
 8007652:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007654:	f7fc fbca 	bl	8003dec <HAL_GetTick>
 8007658:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b01      	cmp	r3, #1
 8007664:	d001      	beq.n	800766a <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8007666:	2302      	movs	r3, #2
 8007668:	e250      	b.n	8007b0c <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d002      	beq.n	8007676 <HAL_SPI_Receive+0x46>
 8007670:	88fb      	ldrh	r3, [r7, #6]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d101      	bne.n	800767a <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e248      	b.n	8007b0c <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007680:	2b01      	cmp	r3, #1
 8007682:	d101      	bne.n	8007688 <HAL_SPI_Receive+0x58>
 8007684:	2302      	movs	r3, #2
 8007686:	e241      	b.n	8007b0c <HAL_SPI_Receive+0x4dc>
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2201      	movs	r2, #1
 800768c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2204      	movs	r2, #4
 8007694:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	68ba      	ldr	r2, [r7, #8]
 80076a4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	88fa      	ldrh	r2, [r7, #6]
 80076aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	88fa      	ldrh	r2, [r7, #6]
 80076b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2200      	movs	r2, #0
 80076c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2200      	movs	r2, #0
 80076c8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2200      	movs	r2, #0
 80076d6:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80076e0:	d108      	bne.n	80076f4 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80076f0:	601a      	str	r2, [r3, #0]
 80076f2:	e009      	b.n	8007708 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8007706:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	685a      	ldr	r2, [r3, #4]
 800770e:	4b95      	ldr	r3, [pc, #596]	@ (8007964 <HAL_SPI_Receive+0x334>)
 8007710:	4013      	ands	r3, r2
 8007712:	88f9      	ldrh	r1, [r7, #6]
 8007714:	68fa      	ldr	r2, [r7, #12]
 8007716:	6812      	ldr	r2, [r2, #0]
 8007718:	430b      	orrs	r3, r1
 800771a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f042 0201 	orr.w	r2, r2, #1
 800772a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007734:	d107      	bne.n	8007746 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007744:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	2b0f      	cmp	r3, #15
 800774c:	d96c      	bls.n	8007828 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800774e:	e064      	b.n	800781a <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	695b      	ldr	r3, [r3, #20]
 8007756:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	695b      	ldr	r3, [r3, #20]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b01      	cmp	r3, #1
 8007764:	d114      	bne.n	8007790 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800776e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007770:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007776:	1d1a      	adds	r2, r3, #4
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007782:	b29b      	uxth	r3, r3
 8007784:	3b01      	subs	r3, #1
 8007786:	b29a      	uxth	r2, r3
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800778e:	e044      	b.n	800781a <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007796:	b29b      	uxth	r3, r3
 8007798:	8bfa      	ldrh	r2, [r7, #30]
 800779a:	429a      	cmp	r2, r3
 800779c:	d919      	bls.n	80077d2 <HAL_SPI_Receive+0x1a2>
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d014      	beq.n	80077d2 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077b0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80077b2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077b8:	1d1a      	adds	r2, r3, #4
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	3b01      	subs	r3, #1
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80077d0:	e023      	b.n	800781a <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077d2:	f7fc fb0b 	bl	8003dec <HAL_GetTick>
 80077d6:	4602      	mov	r2, r0
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	1ad3      	subs	r3, r2, r3
 80077dc:	683a      	ldr	r2, [r7, #0]
 80077de:	429a      	cmp	r2, r3
 80077e0:	d803      	bhi.n	80077ea <HAL_SPI_Receive+0x1ba>
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e8:	d102      	bne.n	80077f0 <HAL_SPI_Receive+0x1c0>
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d114      	bne.n	800781a <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f000 f98f 	bl	8007b14 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2201      	movs	r2, #1
 800780a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2200      	movs	r2, #0
 8007812:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007816:	2303      	movs	r3, #3
 8007818:	e178      	b.n	8007b0c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007820:	b29b      	uxth	r3, r3
 8007822:	2b00      	cmp	r3, #0
 8007824:	d194      	bne.n	8007750 <HAL_SPI_Receive+0x120>
 8007826:	e15e      	b.n	8007ae6 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	2b07      	cmp	r3, #7
 800782e:	f240 8153 	bls.w	8007ad8 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007832:	e08f      	b.n	8007954 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	695b      	ldr	r3, [r3, #20]
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b01      	cmp	r3, #1
 8007848:	d114      	bne.n	8007874 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800784e:	69ba      	ldr	r2, [r7, #24]
 8007850:	8812      	ldrh	r2, [r2, #0]
 8007852:	b292      	uxth	r2, r2
 8007854:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800785a:	1c9a      	adds	r2, r3, #2
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007866:	b29b      	uxth	r3, r3
 8007868:	3b01      	subs	r3, #1
 800786a:	b29a      	uxth	r2, r3
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007872:	e06f      	b.n	8007954 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800787a:	b29b      	uxth	r3, r3
 800787c:	8bfa      	ldrh	r2, [r7, #30]
 800787e:	429a      	cmp	r2, r3
 8007880:	d924      	bls.n	80078cc <HAL_SPI_Receive+0x29c>
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d01f      	beq.n	80078cc <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007890:	69ba      	ldr	r2, [r7, #24]
 8007892:	8812      	ldrh	r2, [r2, #0]
 8007894:	b292      	uxth	r2, r2
 8007896:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800789c:	1c9a      	adds	r2, r3, #2
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	8812      	ldrh	r2, [r2, #0]
 80078aa:	b292      	uxth	r2, r2
 80078ac:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078b2:	1c9a      	adds	r2, r3, #2
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80078be:	b29b      	uxth	r3, r3
 80078c0:	3b02      	subs	r3, #2
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80078ca:	e043      	b.n	8007954 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d119      	bne.n	800790c <HAL_SPI_Receive+0x2dc>
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d014      	beq.n	800790c <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078e6:	69ba      	ldr	r2, [r7, #24]
 80078e8:	8812      	ldrh	r2, [r2, #0]
 80078ea:	b292      	uxth	r2, r2
 80078ec:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078f2:	1c9a      	adds	r2, r3, #2
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80078fe:	b29b      	uxth	r3, r3
 8007900:	3b01      	subs	r3, #1
 8007902:	b29a      	uxth	r2, r3
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800790a:	e023      	b.n	8007954 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800790c:	f7fc fa6e 	bl	8003dec <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	429a      	cmp	r2, r3
 800791a:	d803      	bhi.n	8007924 <HAL_SPI_Receive+0x2f4>
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007922:	d102      	bne.n	800792a <HAL_SPI_Receive+0x2fa>
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d114      	bne.n	8007954 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f000 f8f2 	bl	8007b14 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007936:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007950:	2303      	movs	r3, #3
 8007952:	e0db      	b.n	8007b0c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800795a:	b29b      	uxth	r3, r3
 800795c:	2b00      	cmp	r3, #0
 800795e:	f47f af69 	bne.w	8007834 <HAL_SPI_Receive+0x204>
 8007962:	e0c0      	b.n	8007ae6 <HAL_SPI_Receive+0x4b6>
 8007964:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	695b      	ldr	r3, [r3, #20]
 800796e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	695b      	ldr	r3, [r3, #20]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b01      	cmp	r3, #1
 800797c:	d117      	bne.n	80079ae <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800798a:	7812      	ldrb	r2, [r2, #0]
 800798c:	b2d2      	uxtb	r2, r2
 800798e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007994:	1c5a      	adds	r2, r3, #1
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	3b01      	subs	r3, #1
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80079ac:	e094      	b.n	8007ad8 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	8bfa      	ldrh	r2, [r7, #30]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d946      	bls.n	8007a4a <HAL_SPI_Receive+0x41a>
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d041      	beq.n	8007a4a <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079d2:	7812      	ldrb	r2, [r2, #0]
 80079d4:	b2d2      	uxtb	r2, r2
 80079d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079dc:	1c5a      	adds	r2, r3, #1
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079ee:	7812      	ldrb	r2, [r2, #0]
 80079f0:	b2d2      	uxtb	r2, r2
 80079f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079f8:	1c5a      	adds	r2, r3, #1
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a0a:	7812      	ldrb	r2, [r2, #0]
 8007a0c:	b2d2      	uxtb	r2, r2
 8007a0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a14:	1c5a      	adds	r2, r3, #1
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a26:	7812      	ldrb	r2, [r2, #0]
 8007a28:	b2d2      	uxtb	r2, r2
 8007a2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a30:	1c5a      	adds	r2, r3, #1
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	3b04      	subs	r3, #4
 8007a40:	b29a      	uxth	r2, r3
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007a48:	e046      	b.n	8007ad8 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	2b03      	cmp	r3, #3
 8007a54:	d81c      	bhi.n	8007a90 <HAL_SPI_Receive+0x460>
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d017      	beq.n	8007a90 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a6c:	7812      	ldrb	r2, [r2, #0]
 8007a6e:	b2d2      	uxtb	r2, r2
 8007a70:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a76:	1c5a      	adds	r2, r3, #1
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	3b01      	subs	r3, #1
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007a8e:	e023      	b.n	8007ad8 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a90:	f7fc f9ac 	bl	8003dec <HAL_GetTick>
 8007a94:	4602      	mov	r2, r0
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	1ad3      	subs	r3, r2, r3
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d803      	bhi.n	8007aa8 <HAL_SPI_Receive+0x478>
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa6:	d102      	bne.n	8007aae <HAL_SPI_Receive+0x47e>
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d114      	bne.n	8007ad8 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007aae:	68f8      	ldr	r0, [r7, #12]
 8007ab0:	f000 f830 	bl	8007b14 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007aba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	e019      	b.n	8007b0c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f47f af41 	bne.w	8007968 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007ae6:	68f8      	ldr	r0, [r7, #12]
 8007ae8:	f000 f814 	bl	8007b14 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d001      	beq.n	8007b0a <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e000      	b.n	8007b0c <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8007b0a:	2300      	movs	r3, #0
  }
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3720      	adds	r7, #32
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	695b      	ldr	r3, [r3, #20]
 8007b22:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	699a      	ldr	r2, [r3, #24]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f042 0208 	orr.w	r2, r2, #8
 8007b32:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	699a      	ldr	r2, [r3, #24]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f042 0210 	orr.w	r2, r2, #16
 8007b42:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f022 0201 	bic.w	r2, r2, #1
 8007b52:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	6919      	ldr	r1, [r3, #16]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	4b3c      	ldr	r3, [pc, #240]	@ (8007c50 <SPI_CloseTransfer+0x13c>)
 8007b60:	400b      	ands	r3, r1
 8007b62:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	689a      	ldr	r2, [r3, #8]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007b72:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b04      	cmp	r3, #4
 8007b7e:	d014      	beq.n	8007baa <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f003 0320 	and.w	r3, r3, #32
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00f      	beq.n	8007baa <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b90:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	699a      	ldr	r2, [r3, #24]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f042 0220 	orr.w	r2, r2, #32
 8007ba8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	2b03      	cmp	r3, #3
 8007bb4:	d014      	beq.n	8007be0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d00f      	beq.n	8007be0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bc6:	f043 0204 	orr.w	r2, r3, #4
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	699a      	ldr	r2, [r3, #24]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bde:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00f      	beq.n	8007c0a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bf0:	f043 0201 	orr.w	r2, r3, #1
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	699a      	ldr	r2, [r3, #24]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c08:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00f      	beq.n	8007c34 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c1a:	f043 0208 	orr.w	r2, r3, #8
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	699a      	ldr	r2, [r3, #24]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c32:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007c44:	bf00      	nop
 8007c46:	3714      	adds	r7, #20
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr
 8007c50:	fffffc90 	.word	0xfffffc90

08007c54 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	603b      	str	r3, [r7, #0]
 8007c60:	4613      	mov	r3, r2
 8007c62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007c64:	e010      	b.n	8007c88 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c66:	f7fc f8c1 	bl	8003dec <HAL_GetTick>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	1ad3      	subs	r3, r2, r3
 8007c70:	683a      	ldr	r2, [r7, #0]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d803      	bhi.n	8007c7e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c7c:	d102      	bne.n	8007c84 <SPI_WaitOnFlagUntilTimeout+0x30>
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007c84:	2303      	movs	r3, #3
 8007c86:	e00f      	b.n	8007ca8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	695a      	ldr	r2, [r3, #20]
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	4013      	ands	r3, r2
 8007c92:	68ba      	ldr	r2, [r7, #8]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	bf0c      	ite	eq
 8007c98:	2301      	moveq	r3, #1
 8007c9a:	2300      	movne	r3, #0
 8007c9c:	b2db      	uxtb	r3, r3
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	79fb      	ldrb	r3, [r7, #7]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d0df      	beq.n	8007c66 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3710      	adds	r7, #16
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cbc:	095b      	lsrs	r3, r3, #5
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	3307      	adds	r3, #7
 8007cce:	08db      	lsrs	r3, r3, #3
 8007cd0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	fb02 f303 	mul.w	r3, r2, r3
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3714      	adds	r7, #20
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr

08007ce6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b082      	sub	sp, #8
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d101      	bne.n	8007cf8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e042      	b.n	8007d7e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d106      	bne.n	8007d10 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 f83b 	bl	8007d86 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2224      	movs	r2, #36	@ 0x24
 8007d14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f022 0201 	bic.w	r2, r2, #1
 8007d26:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d002      	beq.n	8007d36 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f000 ff2d 	bl	8008b90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 f8be 	bl	8007eb8 <UART_SetConfig>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d101      	bne.n	8007d46 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e01b      	b.n	8007d7e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	685a      	ldr	r2, [r3, #4]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d54:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	689a      	ldr	r2, [r3, #8]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d64:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f042 0201 	orr.w	r2, r2, #1
 8007d74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 ffac 	bl	8008cd4 <UART_CheckIdleState>
 8007d7c:	4603      	mov	r3, r0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3708      	adds	r7, #8
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}

08007d86 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007d86:	b480      	push	{r7}
 8007d88:	b083      	sub	sp, #12
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007d8e:	bf00      	nop
 8007d90:	370c      	adds	r7, #12
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr

08007d9a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b08a      	sub	sp, #40	@ 0x28
 8007d9e:	af02      	add	r7, sp, #8
 8007da0:	60f8      	str	r0, [r7, #12]
 8007da2:	60b9      	str	r1, [r7, #8]
 8007da4:	603b      	str	r3, [r7, #0]
 8007da6:	4613      	mov	r3, r2
 8007da8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007db0:	2b20      	cmp	r3, #32
 8007db2:	d17b      	bne.n	8007eac <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d002      	beq.n	8007dc0 <HAL_UART_Transmit+0x26>
 8007dba:	88fb      	ldrh	r3, [r7, #6]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d101      	bne.n	8007dc4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e074      	b.n	8007eae <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2221      	movs	r2, #33	@ 0x21
 8007dd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007dd4:	f7fc f80a 	bl	8003dec <HAL_GetTick>
 8007dd8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	88fa      	ldrh	r2, [r7, #6]
 8007dde:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	88fa      	ldrh	r2, [r7, #6]
 8007de6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007df2:	d108      	bne.n	8007e06 <HAL_UART_Transmit+0x6c>
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	691b      	ldr	r3, [r3, #16]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d104      	bne.n	8007e06 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	61bb      	str	r3, [r7, #24]
 8007e04:	e003      	b.n	8007e0e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007e0e:	e030      	b.n	8007e72 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	2200      	movs	r2, #0
 8007e18:	2180      	movs	r1, #128	@ 0x80
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f001 f804 	bl	8008e28 <UART_WaitOnFlagUntilTimeout>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d005      	beq.n	8007e32 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e03d      	b.n	8007eae <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10b      	bne.n	8007e50 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e38:	69bb      	ldr	r3, [r7, #24]
 8007e3a:	881b      	ldrh	r3, [r3, #0]
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e46:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007e48:	69bb      	ldr	r3, [r7, #24]
 8007e4a:	3302      	adds	r3, #2
 8007e4c:	61bb      	str	r3, [r7, #24]
 8007e4e:	e007      	b.n	8007e60 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	781a      	ldrb	r2, [r3, #0]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	b29a      	uxth	r2, r3
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1c8      	bne.n	8007e10 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	2200      	movs	r2, #0
 8007e86:	2140      	movs	r1, #64	@ 0x40
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	f000 ffcd 	bl	8008e28 <UART_WaitOnFlagUntilTimeout>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d005      	beq.n	8007ea0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2220      	movs	r2, #32
 8007e98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007e9c:	2303      	movs	r3, #3
 8007e9e:	e006      	b.n	8007eae <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2220      	movs	r2, #32
 8007ea4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	e000      	b.n	8007eae <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007eac:	2302      	movs	r3, #2
  }
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3720      	adds	r7, #32
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
	...

08007eb8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ebc:	b092      	sub	sp, #72	@ 0x48
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	689a      	ldr	r2, [r3, #8]
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	431a      	orrs	r2, r3
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	695b      	ldr	r3, [r3, #20]
 8007ed6:	431a      	orrs	r2, r3
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	69db      	ldr	r3, [r3, #28]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	4bbe      	ldr	r3, [pc, #760]	@ (80081e0 <UART_SetConfig+0x328>)
 8007ee8:	4013      	ands	r3, r2
 8007eea:	697a      	ldr	r2, [r7, #20]
 8007eec:	6812      	ldr	r2, [r2, #0]
 8007eee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ef0:	430b      	orrs	r3, r1
 8007ef2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	68da      	ldr	r2, [r3, #12]
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	430a      	orrs	r2, r1
 8007f08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	699b      	ldr	r3, [r3, #24]
 8007f0e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4ab3      	ldr	r2, [pc, #716]	@ (80081e4 <UART_SetConfig+0x32c>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d004      	beq.n	8007f24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	6a1b      	ldr	r3, [r3, #32]
 8007f1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f20:	4313      	orrs	r3, r2
 8007f22:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	689a      	ldr	r2, [r3, #8]
 8007f2a:	4baf      	ldr	r3, [pc, #700]	@ (80081e8 <UART_SetConfig+0x330>)
 8007f2c:	4013      	ands	r3, r2
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	6812      	ldr	r2, [r2, #0]
 8007f32:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f34:	430b      	orrs	r3, r1
 8007f36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3e:	f023 010f 	bic.w	r1, r3, #15
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4aa6      	ldr	r2, [pc, #664]	@ (80081ec <UART_SetConfig+0x334>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d177      	bne.n	8008048 <UART_SetConfig+0x190>
 8007f58:	4ba5      	ldr	r3, [pc, #660]	@ (80081f0 <UART_SetConfig+0x338>)
 8007f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f60:	2b28      	cmp	r3, #40	@ 0x28
 8007f62:	d86d      	bhi.n	8008040 <UART_SetConfig+0x188>
 8007f64:	a201      	add	r2, pc, #4	@ (adr r2, 8007f6c <UART_SetConfig+0xb4>)
 8007f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6a:	bf00      	nop
 8007f6c:	08008011 	.word	0x08008011
 8007f70:	08008041 	.word	0x08008041
 8007f74:	08008041 	.word	0x08008041
 8007f78:	08008041 	.word	0x08008041
 8007f7c:	08008041 	.word	0x08008041
 8007f80:	08008041 	.word	0x08008041
 8007f84:	08008041 	.word	0x08008041
 8007f88:	08008041 	.word	0x08008041
 8007f8c:	08008019 	.word	0x08008019
 8007f90:	08008041 	.word	0x08008041
 8007f94:	08008041 	.word	0x08008041
 8007f98:	08008041 	.word	0x08008041
 8007f9c:	08008041 	.word	0x08008041
 8007fa0:	08008041 	.word	0x08008041
 8007fa4:	08008041 	.word	0x08008041
 8007fa8:	08008041 	.word	0x08008041
 8007fac:	08008021 	.word	0x08008021
 8007fb0:	08008041 	.word	0x08008041
 8007fb4:	08008041 	.word	0x08008041
 8007fb8:	08008041 	.word	0x08008041
 8007fbc:	08008041 	.word	0x08008041
 8007fc0:	08008041 	.word	0x08008041
 8007fc4:	08008041 	.word	0x08008041
 8007fc8:	08008041 	.word	0x08008041
 8007fcc:	08008029 	.word	0x08008029
 8007fd0:	08008041 	.word	0x08008041
 8007fd4:	08008041 	.word	0x08008041
 8007fd8:	08008041 	.word	0x08008041
 8007fdc:	08008041 	.word	0x08008041
 8007fe0:	08008041 	.word	0x08008041
 8007fe4:	08008041 	.word	0x08008041
 8007fe8:	08008041 	.word	0x08008041
 8007fec:	08008031 	.word	0x08008031
 8007ff0:	08008041 	.word	0x08008041
 8007ff4:	08008041 	.word	0x08008041
 8007ff8:	08008041 	.word	0x08008041
 8007ffc:	08008041 	.word	0x08008041
 8008000:	08008041 	.word	0x08008041
 8008004:	08008041 	.word	0x08008041
 8008008:	08008041 	.word	0x08008041
 800800c:	08008039 	.word	0x08008039
 8008010:	2301      	movs	r3, #1
 8008012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008016:	e326      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008018:	2304      	movs	r3, #4
 800801a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800801e:	e322      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008020:	2308      	movs	r3, #8
 8008022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008026:	e31e      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008028:	2310      	movs	r3, #16
 800802a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800802e:	e31a      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008030:	2320      	movs	r3, #32
 8008032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008036:	e316      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008038:	2340      	movs	r3, #64	@ 0x40
 800803a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803e:	e312      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008040:	2380      	movs	r3, #128	@ 0x80
 8008042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008046:	e30e      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a69      	ldr	r2, [pc, #420]	@ (80081f4 <UART_SetConfig+0x33c>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d130      	bne.n	80080b4 <UART_SetConfig+0x1fc>
 8008052:	4b67      	ldr	r3, [pc, #412]	@ (80081f0 <UART_SetConfig+0x338>)
 8008054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008056:	f003 0307 	and.w	r3, r3, #7
 800805a:	2b05      	cmp	r3, #5
 800805c:	d826      	bhi.n	80080ac <UART_SetConfig+0x1f4>
 800805e:	a201      	add	r2, pc, #4	@ (adr r2, 8008064 <UART_SetConfig+0x1ac>)
 8008060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008064:	0800807d 	.word	0x0800807d
 8008068:	08008085 	.word	0x08008085
 800806c:	0800808d 	.word	0x0800808d
 8008070:	08008095 	.word	0x08008095
 8008074:	0800809d 	.word	0x0800809d
 8008078:	080080a5 	.word	0x080080a5
 800807c:	2300      	movs	r3, #0
 800807e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008082:	e2f0      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008084:	2304      	movs	r3, #4
 8008086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800808a:	e2ec      	b.n	8008666 <UART_SetConfig+0x7ae>
 800808c:	2308      	movs	r3, #8
 800808e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008092:	e2e8      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008094:	2310      	movs	r3, #16
 8008096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809a:	e2e4      	b.n	8008666 <UART_SetConfig+0x7ae>
 800809c:	2320      	movs	r3, #32
 800809e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a2:	e2e0      	b.n	8008666 <UART_SetConfig+0x7ae>
 80080a4:	2340      	movs	r3, #64	@ 0x40
 80080a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080aa:	e2dc      	b.n	8008666 <UART_SetConfig+0x7ae>
 80080ac:	2380      	movs	r3, #128	@ 0x80
 80080ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b2:	e2d8      	b.n	8008666 <UART_SetConfig+0x7ae>
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a4f      	ldr	r2, [pc, #316]	@ (80081f8 <UART_SetConfig+0x340>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d130      	bne.n	8008120 <UART_SetConfig+0x268>
 80080be:	4b4c      	ldr	r3, [pc, #304]	@ (80081f0 <UART_SetConfig+0x338>)
 80080c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080c2:	f003 0307 	and.w	r3, r3, #7
 80080c6:	2b05      	cmp	r3, #5
 80080c8:	d826      	bhi.n	8008118 <UART_SetConfig+0x260>
 80080ca:	a201      	add	r2, pc, #4	@ (adr r2, 80080d0 <UART_SetConfig+0x218>)
 80080cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080d0:	080080e9 	.word	0x080080e9
 80080d4:	080080f1 	.word	0x080080f1
 80080d8:	080080f9 	.word	0x080080f9
 80080dc:	08008101 	.word	0x08008101
 80080e0:	08008109 	.word	0x08008109
 80080e4:	08008111 	.word	0x08008111
 80080e8:	2300      	movs	r3, #0
 80080ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ee:	e2ba      	b.n	8008666 <UART_SetConfig+0x7ae>
 80080f0:	2304      	movs	r3, #4
 80080f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080f6:	e2b6      	b.n	8008666 <UART_SetConfig+0x7ae>
 80080f8:	2308      	movs	r3, #8
 80080fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080fe:	e2b2      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008100:	2310      	movs	r3, #16
 8008102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008106:	e2ae      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008108:	2320      	movs	r3, #32
 800810a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800810e:	e2aa      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008110:	2340      	movs	r3, #64	@ 0x40
 8008112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008116:	e2a6      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008118:	2380      	movs	r3, #128	@ 0x80
 800811a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800811e:	e2a2      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a35      	ldr	r2, [pc, #212]	@ (80081fc <UART_SetConfig+0x344>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d130      	bne.n	800818c <UART_SetConfig+0x2d4>
 800812a:	4b31      	ldr	r3, [pc, #196]	@ (80081f0 <UART_SetConfig+0x338>)
 800812c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800812e:	f003 0307 	and.w	r3, r3, #7
 8008132:	2b05      	cmp	r3, #5
 8008134:	d826      	bhi.n	8008184 <UART_SetConfig+0x2cc>
 8008136:	a201      	add	r2, pc, #4	@ (adr r2, 800813c <UART_SetConfig+0x284>)
 8008138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813c:	08008155 	.word	0x08008155
 8008140:	0800815d 	.word	0x0800815d
 8008144:	08008165 	.word	0x08008165
 8008148:	0800816d 	.word	0x0800816d
 800814c:	08008175 	.word	0x08008175
 8008150:	0800817d 	.word	0x0800817d
 8008154:	2300      	movs	r3, #0
 8008156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800815a:	e284      	b.n	8008666 <UART_SetConfig+0x7ae>
 800815c:	2304      	movs	r3, #4
 800815e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008162:	e280      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008164:	2308      	movs	r3, #8
 8008166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800816a:	e27c      	b.n	8008666 <UART_SetConfig+0x7ae>
 800816c:	2310      	movs	r3, #16
 800816e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008172:	e278      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008174:	2320      	movs	r3, #32
 8008176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800817a:	e274      	b.n	8008666 <UART_SetConfig+0x7ae>
 800817c:	2340      	movs	r3, #64	@ 0x40
 800817e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008182:	e270      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008184:	2380      	movs	r3, #128	@ 0x80
 8008186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800818a:	e26c      	b.n	8008666 <UART_SetConfig+0x7ae>
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a1b      	ldr	r2, [pc, #108]	@ (8008200 <UART_SetConfig+0x348>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d142      	bne.n	800821c <UART_SetConfig+0x364>
 8008196:	4b16      	ldr	r3, [pc, #88]	@ (80081f0 <UART_SetConfig+0x338>)
 8008198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800819a:	f003 0307 	and.w	r3, r3, #7
 800819e:	2b05      	cmp	r3, #5
 80081a0:	d838      	bhi.n	8008214 <UART_SetConfig+0x35c>
 80081a2:	a201      	add	r2, pc, #4	@ (adr r2, 80081a8 <UART_SetConfig+0x2f0>)
 80081a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081a8:	080081c1 	.word	0x080081c1
 80081ac:	080081c9 	.word	0x080081c9
 80081b0:	080081d1 	.word	0x080081d1
 80081b4:	080081d9 	.word	0x080081d9
 80081b8:	08008205 	.word	0x08008205
 80081bc:	0800820d 	.word	0x0800820d
 80081c0:	2300      	movs	r3, #0
 80081c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081c6:	e24e      	b.n	8008666 <UART_SetConfig+0x7ae>
 80081c8:	2304      	movs	r3, #4
 80081ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ce:	e24a      	b.n	8008666 <UART_SetConfig+0x7ae>
 80081d0:	2308      	movs	r3, #8
 80081d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081d6:	e246      	b.n	8008666 <UART_SetConfig+0x7ae>
 80081d8:	2310      	movs	r3, #16
 80081da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081de:	e242      	b.n	8008666 <UART_SetConfig+0x7ae>
 80081e0:	cfff69f3 	.word	0xcfff69f3
 80081e4:	58000c00 	.word	0x58000c00
 80081e8:	11fff4ff 	.word	0x11fff4ff
 80081ec:	40011000 	.word	0x40011000
 80081f0:	58024400 	.word	0x58024400
 80081f4:	40004400 	.word	0x40004400
 80081f8:	40004800 	.word	0x40004800
 80081fc:	40004c00 	.word	0x40004c00
 8008200:	40005000 	.word	0x40005000
 8008204:	2320      	movs	r3, #32
 8008206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800820a:	e22c      	b.n	8008666 <UART_SetConfig+0x7ae>
 800820c:	2340      	movs	r3, #64	@ 0x40
 800820e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008212:	e228      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008214:	2380      	movs	r3, #128	@ 0x80
 8008216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800821a:	e224      	b.n	8008666 <UART_SetConfig+0x7ae>
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4ab1      	ldr	r2, [pc, #708]	@ (80084e8 <UART_SetConfig+0x630>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d176      	bne.n	8008314 <UART_SetConfig+0x45c>
 8008226:	4bb1      	ldr	r3, [pc, #708]	@ (80084ec <UART_SetConfig+0x634>)
 8008228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800822a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800822e:	2b28      	cmp	r3, #40	@ 0x28
 8008230:	d86c      	bhi.n	800830c <UART_SetConfig+0x454>
 8008232:	a201      	add	r2, pc, #4	@ (adr r2, 8008238 <UART_SetConfig+0x380>)
 8008234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008238:	080082dd 	.word	0x080082dd
 800823c:	0800830d 	.word	0x0800830d
 8008240:	0800830d 	.word	0x0800830d
 8008244:	0800830d 	.word	0x0800830d
 8008248:	0800830d 	.word	0x0800830d
 800824c:	0800830d 	.word	0x0800830d
 8008250:	0800830d 	.word	0x0800830d
 8008254:	0800830d 	.word	0x0800830d
 8008258:	080082e5 	.word	0x080082e5
 800825c:	0800830d 	.word	0x0800830d
 8008260:	0800830d 	.word	0x0800830d
 8008264:	0800830d 	.word	0x0800830d
 8008268:	0800830d 	.word	0x0800830d
 800826c:	0800830d 	.word	0x0800830d
 8008270:	0800830d 	.word	0x0800830d
 8008274:	0800830d 	.word	0x0800830d
 8008278:	080082ed 	.word	0x080082ed
 800827c:	0800830d 	.word	0x0800830d
 8008280:	0800830d 	.word	0x0800830d
 8008284:	0800830d 	.word	0x0800830d
 8008288:	0800830d 	.word	0x0800830d
 800828c:	0800830d 	.word	0x0800830d
 8008290:	0800830d 	.word	0x0800830d
 8008294:	0800830d 	.word	0x0800830d
 8008298:	080082f5 	.word	0x080082f5
 800829c:	0800830d 	.word	0x0800830d
 80082a0:	0800830d 	.word	0x0800830d
 80082a4:	0800830d 	.word	0x0800830d
 80082a8:	0800830d 	.word	0x0800830d
 80082ac:	0800830d 	.word	0x0800830d
 80082b0:	0800830d 	.word	0x0800830d
 80082b4:	0800830d 	.word	0x0800830d
 80082b8:	080082fd 	.word	0x080082fd
 80082bc:	0800830d 	.word	0x0800830d
 80082c0:	0800830d 	.word	0x0800830d
 80082c4:	0800830d 	.word	0x0800830d
 80082c8:	0800830d 	.word	0x0800830d
 80082cc:	0800830d 	.word	0x0800830d
 80082d0:	0800830d 	.word	0x0800830d
 80082d4:	0800830d 	.word	0x0800830d
 80082d8:	08008305 	.word	0x08008305
 80082dc:	2301      	movs	r3, #1
 80082de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082e2:	e1c0      	b.n	8008666 <UART_SetConfig+0x7ae>
 80082e4:	2304      	movs	r3, #4
 80082e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ea:	e1bc      	b.n	8008666 <UART_SetConfig+0x7ae>
 80082ec:	2308      	movs	r3, #8
 80082ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082f2:	e1b8      	b.n	8008666 <UART_SetConfig+0x7ae>
 80082f4:	2310      	movs	r3, #16
 80082f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082fa:	e1b4      	b.n	8008666 <UART_SetConfig+0x7ae>
 80082fc:	2320      	movs	r3, #32
 80082fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008302:	e1b0      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008304:	2340      	movs	r3, #64	@ 0x40
 8008306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830a:	e1ac      	b.n	8008666 <UART_SetConfig+0x7ae>
 800830c:	2380      	movs	r3, #128	@ 0x80
 800830e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008312:	e1a8      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a75      	ldr	r2, [pc, #468]	@ (80084f0 <UART_SetConfig+0x638>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d130      	bne.n	8008380 <UART_SetConfig+0x4c8>
 800831e:	4b73      	ldr	r3, [pc, #460]	@ (80084ec <UART_SetConfig+0x634>)
 8008320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008322:	f003 0307 	and.w	r3, r3, #7
 8008326:	2b05      	cmp	r3, #5
 8008328:	d826      	bhi.n	8008378 <UART_SetConfig+0x4c0>
 800832a:	a201      	add	r2, pc, #4	@ (adr r2, 8008330 <UART_SetConfig+0x478>)
 800832c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008330:	08008349 	.word	0x08008349
 8008334:	08008351 	.word	0x08008351
 8008338:	08008359 	.word	0x08008359
 800833c:	08008361 	.word	0x08008361
 8008340:	08008369 	.word	0x08008369
 8008344:	08008371 	.word	0x08008371
 8008348:	2300      	movs	r3, #0
 800834a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800834e:	e18a      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008350:	2304      	movs	r3, #4
 8008352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008356:	e186      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008358:	2308      	movs	r3, #8
 800835a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800835e:	e182      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008360:	2310      	movs	r3, #16
 8008362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008366:	e17e      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008368:	2320      	movs	r3, #32
 800836a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800836e:	e17a      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008370:	2340      	movs	r3, #64	@ 0x40
 8008372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008376:	e176      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008378:	2380      	movs	r3, #128	@ 0x80
 800837a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800837e:	e172      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a5b      	ldr	r2, [pc, #364]	@ (80084f4 <UART_SetConfig+0x63c>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d130      	bne.n	80083ec <UART_SetConfig+0x534>
 800838a:	4b58      	ldr	r3, [pc, #352]	@ (80084ec <UART_SetConfig+0x634>)
 800838c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800838e:	f003 0307 	and.w	r3, r3, #7
 8008392:	2b05      	cmp	r3, #5
 8008394:	d826      	bhi.n	80083e4 <UART_SetConfig+0x52c>
 8008396:	a201      	add	r2, pc, #4	@ (adr r2, 800839c <UART_SetConfig+0x4e4>)
 8008398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800839c:	080083b5 	.word	0x080083b5
 80083a0:	080083bd 	.word	0x080083bd
 80083a4:	080083c5 	.word	0x080083c5
 80083a8:	080083cd 	.word	0x080083cd
 80083ac:	080083d5 	.word	0x080083d5
 80083b0:	080083dd 	.word	0x080083dd
 80083b4:	2300      	movs	r3, #0
 80083b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ba:	e154      	b.n	8008666 <UART_SetConfig+0x7ae>
 80083bc:	2304      	movs	r3, #4
 80083be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083c2:	e150      	b.n	8008666 <UART_SetConfig+0x7ae>
 80083c4:	2308      	movs	r3, #8
 80083c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ca:	e14c      	b.n	8008666 <UART_SetConfig+0x7ae>
 80083cc:	2310      	movs	r3, #16
 80083ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083d2:	e148      	b.n	8008666 <UART_SetConfig+0x7ae>
 80083d4:	2320      	movs	r3, #32
 80083d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083da:	e144      	b.n	8008666 <UART_SetConfig+0x7ae>
 80083dc:	2340      	movs	r3, #64	@ 0x40
 80083de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083e2:	e140      	b.n	8008666 <UART_SetConfig+0x7ae>
 80083e4:	2380      	movs	r3, #128	@ 0x80
 80083e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ea:	e13c      	b.n	8008666 <UART_SetConfig+0x7ae>
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a41      	ldr	r2, [pc, #260]	@ (80084f8 <UART_SetConfig+0x640>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	f040 8082 	bne.w	80084fc <UART_SetConfig+0x644>
 80083f8:	4b3c      	ldr	r3, [pc, #240]	@ (80084ec <UART_SetConfig+0x634>)
 80083fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008400:	2b28      	cmp	r3, #40	@ 0x28
 8008402:	d86d      	bhi.n	80084e0 <UART_SetConfig+0x628>
 8008404:	a201      	add	r2, pc, #4	@ (adr r2, 800840c <UART_SetConfig+0x554>)
 8008406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800840a:	bf00      	nop
 800840c:	080084b1 	.word	0x080084b1
 8008410:	080084e1 	.word	0x080084e1
 8008414:	080084e1 	.word	0x080084e1
 8008418:	080084e1 	.word	0x080084e1
 800841c:	080084e1 	.word	0x080084e1
 8008420:	080084e1 	.word	0x080084e1
 8008424:	080084e1 	.word	0x080084e1
 8008428:	080084e1 	.word	0x080084e1
 800842c:	080084b9 	.word	0x080084b9
 8008430:	080084e1 	.word	0x080084e1
 8008434:	080084e1 	.word	0x080084e1
 8008438:	080084e1 	.word	0x080084e1
 800843c:	080084e1 	.word	0x080084e1
 8008440:	080084e1 	.word	0x080084e1
 8008444:	080084e1 	.word	0x080084e1
 8008448:	080084e1 	.word	0x080084e1
 800844c:	080084c1 	.word	0x080084c1
 8008450:	080084e1 	.word	0x080084e1
 8008454:	080084e1 	.word	0x080084e1
 8008458:	080084e1 	.word	0x080084e1
 800845c:	080084e1 	.word	0x080084e1
 8008460:	080084e1 	.word	0x080084e1
 8008464:	080084e1 	.word	0x080084e1
 8008468:	080084e1 	.word	0x080084e1
 800846c:	080084c9 	.word	0x080084c9
 8008470:	080084e1 	.word	0x080084e1
 8008474:	080084e1 	.word	0x080084e1
 8008478:	080084e1 	.word	0x080084e1
 800847c:	080084e1 	.word	0x080084e1
 8008480:	080084e1 	.word	0x080084e1
 8008484:	080084e1 	.word	0x080084e1
 8008488:	080084e1 	.word	0x080084e1
 800848c:	080084d1 	.word	0x080084d1
 8008490:	080084e1 	.word	0x080084e1
 8008494:	080084e1 	.word	0x080084e1
 8008498:	080084e1 	.word	0x080084e1
 800849c:	080084e1 	.word	0x080084e1
 80084a0:	080084e1 	.word	0x080084e1
 80084a4:	080084e1 	.word	0x080084e1
 80084a8:	080084e1 	.word	0x080084e1
 80084ac:	080084d9 	.word	0x080084d9
 80084b0:	2301      	movs	r3, #1
 80084b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084b6:	e0d6      	b.n	8008666 <UART_SetConfig+0x7ae>
 80084b8:	2304      	movs	r3, #4
 80084ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084be:	e0d2      	b.n	8008666 <UART_SetConfig+0x7ae>
 80084c0:	2308      	movs	r3, #8
 80084c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084c6:	e0ce      	b.n	8008666 <UART_SetConfig+0x7ae>
 80084c8:	2310      	movs	r3, #16
 80084ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ce:	e0ca      	b.n	8008666 <UART_SetConfig+0x7ae>
 80084d0:	2320      	movs	r3, #32
 80084d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084d6:	e0c6      	b.n	8008666 <UART_SetConfig+0x7ae>
 80084d8:	2340      	movs	r3, #64	@ 0x40
 80084da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084de:	e0c2      	b.n	8008666 <UART_SetConfig+0x7ae>
 80084e0:	2380      	movs	r3, #128	@ 0x80
 80084e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084e6:	e0be      	b.n	8008666 <UART_SetConfig+0x7ae>
 80084e8:	40011400 	.word	0x40011400
 80084ec:	58024400 	.word	0x58024400
 80084f0:	40007800 	.word	0x40007800
 80084f4:	40007c00 	.word	0x40007c00
 80084f8:	40011800 	.word	0x40011800
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4aad      	ldr	r2, [pc, #692]	@ (80087b8 <UART_SetConfig+0x900>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d176      	bne.n	80085f4 <UART_SetConfig+0x73c>
 8008506:	4bad      	ldr	r3, [pc, #692]	@ (80087bc <UART_SetConfig+0x904>)
 8008508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800850a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800850e:	2b28      	cmp	r3, #40	@ 0x28
 8008510:	d86c      	bhi.n	80085ec <UART_SetConfig+0x734>
 8008512:	a201      	add	r2, pc, #4	@ (adr r2, 8008518 <UART_SetConfig+0x660>)
 8008514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008518:	080085bd 	.word	0x080085bd
 800851c:	080085ed 	.word	0x080085ed
 8008520:	080085ed 	.word	0x080085ed
 8008524:	080085ed 	.word	0x080085ed
 8008528:	080085ed 	.word	0x080085ed
 800852c:	080085ed 	.word	0x080085ed
 8008530:	080085ed 	.word	0x080085ed
 8008534:	080085ed 	.word	0x080085ed
 8008538:	080085c5 	.word	0x080085c5
 800853c:	080085ed 	.word	0x080085ed
 8008540:	080085ed 	.word	0x080085ed
 8008544:	080085ed 	.word	0x080085ed
 8008548:	080085ed 	.word	0x080085ed
 800854c:	080085ed 	.word	0x080085ed
 8008550:	080085ed 	.word	0x080085ed
 8008554:	080085ed 	.word	0x080085ed
 8008558:	080085cd 	.word	0x080085cd
 800855c:	080085ed 	.word	0x080085ed
 8008560:	080085ed 	.word	0x080085ed
 8008564:	080085ed 	.word	0x080085ed
 8008568:	080085ed 	.word	0x080085ed
 800856c:	080085ed 	.word	0x080085ed
 8008570:	080085ed 	.word	0x080085ed
 8008574:	080085ed 	.word	0x080085ed
 8008578:	080085d5 	.word	0x080085d5
 800857c:	080085ed 	.word	0x080085ed
 8008580:	080085ed 	.word	0x080085ed
 8008584:	080085ed 	.word	0x080085ed
 8008588:	080085ed 	.word	0x080085ed
 800858c:	080085ed 	.word	0x080085ed
 8008590:	080085ed 	.word	0x080085ed
 8008594:	080085ed 	.word	0x080085ed
 8008598:	080085dd 	.word	0x080085dd
 800859c:	080085ed 	.word	0x080085ed
 80085a0:	080085ed 	.word	0x080085ed
 80085a4:	080085ed 	.word	0x080085ed
 80085a8:	080085ed 	.word	0x080085ed
 80085ac:	080085ed 	.word	0x080085ed
 80085b0:	080085ed 	.word	0x080085ed
 80085b4:	080085ed 	.word	0x080085ed
 80085b8:	080085e5 	.word	0x080085e5
 80085bc:	2301      	movs	r3, #1
 80085be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085c2:	e050      	b.n	8008666 <UART_SetConfig+0x7ae>
 80085c4:	2304      	movs	r3, #4
 80085c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ca:	e04c      	b.n	8008666 <UART_SetConfig+0x7ae>
 80085cc:	2308      	movs	r3, #8
 80085ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085d2:	e048      	b.n	8008666 <UART_SetConfig+0x7ae>
 80085d4:	2310      	movs	r3, #16
 80085d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085da:	e044      	b.n	8008666 <UART_SetConfig+0x7ae>
 80085dc:	2320      	movs	r3, #32
 80085de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085e2:	e040      	b.n	8008666 <UART_SetConfig+0x7ae>
 80085e4:	2340      	movs	r3, #64	@ 0x40
 80085e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ea:	e03c      	b.n	8008666 <UART_SetConfig+0x7ae>
 80085ec:	2380      	movs	r3, #128	@ 0x80
 80085ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085f2:	e038      	b.n	8008666 <UART_SetConfig+0x7ae>
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a71      	ldr	r2, [pc, #452]	@ (80087c0 <UART_SetConfig+0x908>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d130      	bne.n	8008660 <UART_SetConfig+0x7a8>
 80085fe:	4b6f      	ldr	r3, [pc, #444]	@ (80087bc <UART_SetConfig+0x904>)
 8008600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008602:	f003 0307 	and.w	r3, r3, #7
 8008606:	2b05      	cmp	r3, #5
 8008608:	d826      	bhi.n	8008658 <UART_SetConfig+0x7a0>
 800860a:	a201      	add	r2, pc, #4	@ (adr r2, 8008610 <UART_SetConfig+0x758>)
 800860c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008610:	08008629 	.word	0x08008629
 8008614:	08008631 	.word	0x08008631
 8008618:	08008639 	.word	0x08008639
 800861c:	08008641 	.word	0x08008641
 8008620:	08008649 	.word	0x08008649
 8008624:	08008651 	.word	0x08008651
 8008628:	2302      	movs	r3, #2
 800862a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800862e:	e01a      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008630:	2304      	movs	r3, #4
 8008632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008636:	e016      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008638:	2308      	movs	r3, #8
 800863a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800863e:	e012      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008640:	2310      	movs	r3, #16
 8008642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008646:	e00e      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008648:	2320      	movs	r3, #32
 800864a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800864e:	e00a      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008650:	2340      	movs	r3, #64	@ 0x40
 8008652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008656:	e006      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008658:	2380      	movs	r3, #128	@ 0x80
 800865a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800865e:	e002      	b.n	8008666 <UART_SetConfig+0x7ae>
 8008660:	2380      	movs	r3, #128	@ 0x80
 8008662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a55      	ldr	r2, [pc, #340]	@ (80087c0 <UART_SetConfig+0x908>)
 800866c:	4293      	cmp	r3, r2
 800866e:	f040 80f8 	bne.w	8008862 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008672:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008676:	2b20      	cmp	r3, #32
 8008678:	dc46      	bgt.n	8008708 <UART_SetConfig+0x850>
 800867a:	2b02      	cmp	r3, #2
 800867c:	db75      	blt.n	800876a <UART_SetConfig+0x8b2>
 800867e:	3b02      	subs	r3, #2
 8008680:	2b1e      	cmp	r3, #30
 8008682:	d872      	bhi.n	800876a <UART_SetConfig+0x8b2>
 8008684:	a201      	add	r2, pc, #4	@ (adr r2, 800868c <UART_SetConfig+0x7d4>)
 8008686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800868a:	bf00      	nop
 800868c:	0800870f 	.word	0x0800870f
 8008690:	0800876b 	.word	0x0800876b
 8008694:	08008717 	.word	0x08008717
 8008698:	0800876b 	.word	0x0800876b
 800869c:	0800876b 	.word	0x0800876b
 80086a0:	0800876b 	.word	0x0800876b
 80086a4:	08008727 	.word	0x08008727
 80086a8:	0800876b 	.word	0x0800876b
 80086ac:	0800876b 	.word	0x0800876b
 80086b0:	0800876b 	.word	0x0800876b
 80086b4:	0800876b 	.word	0x0800876b
 80086b8:	0800876b 	.word	0x0800876b
 80086bc:	0800876b 	.word	0x0800876b
 80086c0:	0800876b 	.word	0x0800876b
 80086c4:	08008737 	.word	0x08008737
 80086c8:	0800876b 	.word	0x0800876b
 80086cc:	0800876b 	.word	0x0800876b
 80086d0:	0800876b 	.word	0x0800876b
 80086d4:	0800876b 	.word	0x0800876b
 80086d8:	0800876b 	.word	0x0800876b
 80086dc:	0800876b 	.word	0x0800876b
 80086e0:	0800876b 	.word	0x0800876b
 80086e4:	0800876b 	.word	0x0800876b
 80086e8:	0800876b 	.word	0x0800876b
 80086ec:	0800876b 	.word	0x0800876b
 80086f0:	0800876b 	.word	0x0800876b
 80086f4:	0800876b 	.word	0x0800876b
 80086f8:	0800876b 	.word	0x0800876b
 80086fc:	0800876b 	.word	0x0800876b
 8008700:	0800876b 	.word	0x0800876b
 8008704:	0800875d 	.word	0x0800875d
 8008708:	2b40      	cmp	r3, #64	@ 0x40
 800870a:	d02a      	beq.n	8008762 <UART_SetConfig+0x8aa>
 800870c:	e02d      	b.n	800876a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800870e:	f7fe f85b 	bl	80067c8 <HAL_RCCEx_GetD3PCLK1Freq>
 8008712:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008714:	e02f      	b.n	8008776 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008716:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800871a:	4618      	mov	r0, r3
 800871c:	f7fe f86a 	bl	80067f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008724:	e027      	b.n	8008776 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008726:	f107 0318 	add.w	r3, r7, #24
 800872a:	4618      	mov	r0, r3
 800872c:	f7fe f9b6 	bl	8006a9c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008734:	e01f      	b.n	8008776 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008736:	4b21      	ldr	r3, [pc, #132]	@ (80087bc <UART_SetConfig+0x904>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f003 0320 	and.w	r3, r3, #32
 800873e:	2b00      	cmp	r3, #0
 8008740:	d009      	beq.n	8008756 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008742:	4b1e      	ldr	r3, [pc, #120]	@ (80087bc <UART_SetConfig+0x904>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	08db      	lsrs	r3, r3, #3
 8008748:	f003 0303 	and.w	r3, r3, #3
 800874c:	4a1d      	ldr	r2, [pc, #116]	@ (80087c4 <UART_SetConfig+0x90c>)
 800874e:	fa22 f303 	lsr.w	r3, r2, r3
 8008752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008754:	e00f      	b.n	8008776 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008756:	4b1b      	ldr	r3, [pc, #108]	@ (80087c4 <UART_SetConfig+0x90c>)
 8008758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800875a:	e00c      	b.n	8008776 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800875c:	4b1a      	ldr	r3, [pc, #104]	@ (80087c8 <UART_SetConfig+0x910>)
 800875e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008760:	e009      	b.n	8008776 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008762:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008766:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008768:	e005      	b.n	8008776 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800876a:	2300      	movs	r3, #0
 800876c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008774:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008778:	2b00      	cmp	r3, #0
 800877a:	f000 81ee 	beq.w	8008b5a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008782:	4a12      	ldr	r2, [pc, #72]	@ (80087cc <UART_SetConfig+0x914>)
 8008784:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008788:	461a      	mov	r2, r3
 800878a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800878c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008790:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	4613      	mov	r3, r2
 8008798:	005b      	lsls	r3, r3, #1
 800879a:	4413      	add	r3, r2
 800879c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800879e:	429a      	cmp	r2, r3
 80087a0:	d305      	bcc.n	80087ae <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80087a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d910      	bls.n	80087d0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80087b4:	e1d1      	b.n	8008b5a <UART_SetConfig+0xca2>
 80087b6:	bf00      	nop
 80087b8:	40011c00 	.word	0x40011c00
 80087bc:	58024400 	.word	0x58024400
 80087c0:	58000c00 	.word	0x58000c00
 80087c4:	03d09000 	.word	0x03d09000
 80087c8:	003d0900 	.word	0x003d0900
 80087cc:	08010ed4 	.word	0x08010ed4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087d2:	2200      	movs	r2, #0
 80087d4:	60bb      	str	r3, [r7, #8]
 80087d6:	60fa      	str	r2, [r7, #12]
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087dc:	4ac0      	ldr	r2, [pc, #768]	@ (8008ae0 <UART_SetConfig+0xc28>)
 80087de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	2200      	movs	r2, #0
 80087e6:	603b      	str	r3, [r7, #0]
 80087e8:	607a      	str	r2, [r7, #4]
 80087ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80087f2:	f7f7 fddd 	bl	80003b0 <__aeabi_uldivmod>
 80087f6:	4602      	mov	r2, r0
 80087f8:	460b      	mov	r3, r1
 80087fa:	4610      	mov	r0, r2
 80087fc:	4619      	mov	r1, r3
 80087fe:	f04f 0200 	mov.w	r2, #0
 8008802:	f04f 0300 	mov.w	r3, #0
 8008806:	020b      	lsls	r3, r1, #8
 8008808:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800880c:	0202      	lsls	r2, r0, #8
 800880e:	6979      	ldr	r1, [r7, #20]
 8008810:	6849      	ldr	r1, [r1, #4]
 8008812:	0849      	lsrs	r1, r1, #1
 8008814:	2000      	movs	r0, #0
 8008816:	460c      	mov	r4, r1
 8008818:	4605      	mov	r5, r0
 800881a:	eb12 0804 	adds.w	r8, r2, r4
 800881e:	eb43 0905 	adc.w	r9, r3, r5
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	469a      	mov	sl, r3
 800882a:	4693      	mov	fp, r2
 800882c:	4652      	mov	r2, sl
 800882e:	465b      	mov	r3, fp
 8008830:	4640      	mov	r0, r8
 8008832:	4649      	mov	r1, r9
 8008834:	f7f7 fdbc 	bl	80003b0 <__aeabi_uldivmod>
 8008838:	4602      	mov	r2, r0
 800883a:	460b      	mov	r3, r1
 800883c:	4613      	mov	r3, r2
 800883e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008842:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008846:	d308      	bcc.n	800885a <UART_SetConfig+0x9a2>
 8008848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800884e:	d204      	bcs.n	800885a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008856:	60da      	str	r2, [r3, #12]
 8008858:	e17f      	b.n	8008b5a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008860:	e17b      	b.n	8008b5a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	69db      	ldr	r3, [r3, #28]
 8008866:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800886a:	f040 80bd 	bne.w	80089e8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800886e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008872:	2b20      	cmp	r3, #32
 8008874:	dc48      	bgt.n	8008908 <UART_SetConfig+0xa50>
 8008876:	2b00      	cmp	r3, #0
 8008878:	db7b      	blt.n	8008972 <UART_SetConfig+0xaba>
 800887a:	2b20      	cmp	r3, #32
 800887c:	d879      	bhi.n	8008972 <UART_SetConfig+0xaba>
 800887e:	a201      	add	r2, pc, #4	@ (adr r2, 8008884 <UART_SetConfig+0x9cc>)
 8008880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008884:	0800890f 	.word	0x0800890f
 8008888:	08008917 	.word	0x08008917
 800888c:	08008973 	.word	0x08008973
 8008890:	08008973 	.word	0x08008973
 8008894:	0800891f 	.word	0x0800891f
 8008898:	08008973 	.word	0x08008973
 800889c:	08008973 	.word	0x08008973
 80088a0:	08008973 	.word	0x08008973
 80088a4:	0800892f 	.word	0x0800892f
 80088a8:	08008973 	.word	0x08008973
 80088ac:	08008973 	.word	0x08008973
 80088b0:	08008973 	.word	0x08008973
 80088b4:	08008973 	.word	0x08008973
 80088b8:	08008973 	.word	0x08008973
 80088bc:	08008973 	.word	0x08008973
 80088c0:	08008973 	.word	0x08008973
 80088c4:	0800893f 	.word	0x0800893f
 80088c8:	08008973 	.word	0x08008973
 80088cc:	08008973 	.word	0x08008973
 80088d0:	08008973 	.word	0x08008973
 80088d4:	08008973 	.word	0x08008973
 80088d8:	08008973 	.word	0x08008973
 80088dc:	08008973 	.word	0x08008973
 80088e0:	08008973 	.word	0x08008973
 80088e4:	08008973 	.word	0x08008973
 80088e8:	08008973 	.word	0x08008973
 80088ec:	08008973 	.word	0x08008973
 80088f0:	08008973 	.word	0x08008973
 80088f4:	08008973 	.word	0x08008973
 80088f8:	08008973 	.word	0x08008973
 80088fc:	08008973 	.word	0x08008973
 8008900:	08008973 	.word	0x08008973
 8008904:	08008965 	.word	0x08008965
 8008908:	2b40      	cmp	r3, #64	@ 0x40
 800890a:	d02e      	beq.n	800896a <UART_SetConfig+0xab2>
 800890c:	e031      	b.n	8008972 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800890e:	f7fc fd8f 	bl	8005430 <HAL_RCC_GetPCLK1Freq>
 8008912:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008914:	e033      	b.n	800897e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008916:	f7fc fda1 	bl	800545c <HAL_RCC_GetPCLK2Freq>
 800891a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800891c:	e02f      	b.n	800897e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800891e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008922:	4618      	mov	r0, r3
 8008924:	f7fd ff66 	bl	80067f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800892c:	e027      	b.n	800897e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800892e:	f107 0318 	add.w	r3, r7, #24
 8008932:	4618      	mov	r0, r3
 8008934:	f7fe f8b2 	bl	8006a9c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800893c:	e01f      	b.n	800897e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800893e:	4b69      	ldr	r3, [pc, #420]	@ (8008ae4 <UART_SetConfig+0xc2c>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 0320 	and.w	r3, r3, #32
 8008946:	2b00      	cmp	r3, #0
 8008948:	d009      	beq.n	800895e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800894a:	4b66      	ldr	r3, [pc, #408]	@ (8008ae4 <UART_SetConfig+0xc2c>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	08db      	lsrs	r3, r3, #3
 8008950:	f003 0303 	and.w	r3, r3, #3
 8008954:	4a64      	ldr	r2, [pc, #400]	@ (8008ae8 <UART_SetConfig+0xc30>)
 8008956:	fa22 f303 	lsr.w	r3, r2, r3
 800895a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800895c:	e00f      	b.n	800897e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800895e:	4b62      	ldr	r3, [pc, #392]	@ (8008ae8 <UART_SetConfig+0xc30>)
 8008960:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008962:	e00c      	b.n	800897e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008964:	4b61      	ldr	r3, [pc, #388]	@ (8008aec <UART_SetConfig+0xc34>)
 8008966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008968:	e009      	b.n	800897e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800896a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800896e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008970:	e005      	b.n	800897e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8008972:	2300      	movs	r3, #0
 8008974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800897c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800897e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 80ea 	beq.w	8008b5a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800898a:	4a55      	ldr	r2, [pc, #340]	@ (8008ae0 <UART_SetConfig+0xc28>)
 800898c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008990:	461a      	mov	r2, r3
 8008992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008994:	fbb3 f3f2 	udiv	r3, r3, r2
 8008998:	005a      	lsls	r2, r3, #1
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	085b      	lsrs	r3, r3, #1
 80089a0:	441a      	add	r2, r3
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80089aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ae:	2b0f      	cmp	r3, #15
 80089b0:	d916      	bls.n	80089e0 <UART_SetConfig+0xb28>
 80089b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089b8:	d212      	bcs.n	80089e0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089bc:	b29b      	uxth	r3, r3
 80089be:	f023 030f 	bic.w	r3, r3, #15
 80089c2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c6:	085b      	lsrs	r3, r3, #1
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	f003 0307 	and.w	r3, r3, #7
 80089ce:	b29a      	uxth	r2, r3
 80089d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80089d2:	4313      	orrs	r3, r2
 80089d4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80089dc:	60da      	str	r2, [r3, #12]
 80089de:	e0bc      	b.n	8008b5a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80089e0:	2301      	movs	r3, #1
 80089e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80089e6:	e0b8      	b.n	8008b5a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80089e8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80089ec:	2b20      	cmp	r3, #32
 80089ee:	dc4b      	bgt.n	8008a88 <UART_SetConfig+0xbd0>
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f2c0 8087 	blt.w	8008b04 <UART_SetConfig+0xc4c>
 80089f6:	2b20      	cmp	r3, #32
 80089f8:	f200 8084 	bhi.w	8008b04 <UART_SetConfig+0xc4c>
 80089fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008a04 <UART_SetConfig+0xb4c>)
 80089fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a02:	bf00      	nop
 8008a04:	08008a8f 	.word	0x08008a8f
 8008a08:	08008a97 	.word	0x08008a97
 8008a0c:	08008b05 	.word	0x08008b05
 8008a10:	08008b05 	.word	0x08008b05
 8008a14:	08008a9f 	.word	0x08008a9f
 8008a18:	08008b05 	.word	0x08008b05
 8008a1c:	08008b05 	.word	0x08008b05
 8008a20:	08008b05 	.word	0x08008b05
 8008a24:	08008aaf 	.word	0x08008aaf
 8008a28:	08008b05 	.word	0x08008b05
 8008a2c:	08008b05 	.word	0x08008b05
 8008a30:	08008b05 	.word	0x08008b05
 8008a34:	08008b05 	.word	0x08008b05
 8008a38:	08008b05 	.word	0x08008b05
 8008a3c:	08008b05 	.word	0x08008b05
 8008a40:	08008b05 	.word	0x08008b05
 8008a44:	08008abf 	.word	0x08008abf
 8008a48:	08008b05 	.word	0x08008b05
 8008a4c:	08008b05 	.word	0x08008b05
 8008a50:	08008b05 	.word	0x08008b05
 8008a54:	08008b05 	.word	0x08008b05
 8008a58:	08008b05 	.word	0x08008b05
 8008a5c:	08008b05 	.word	0x08008b05
 8008a60:	08008b05 	.word	0x08008b05
 8008a64:	08008b05 	.word	0x08008b05
 8008a68:	08008b05 	.word	0x08008b05
 8008a6c:	08008b05 	.word	0x08008b05
 8008a70:	08008b05 	.word	0x08008b05
 8008a74:	08008b05 	.word	0x08008b05
 8008a78:	08008b05 	.word	0x08008b05
 8008a7c:	08008b05 	.word	0x08008b05
 8008a80:	08008b05 	.word	0x08008b05
 8008a84:	08008af7 	.word	0x08008af7
 8008a88:	2b40      	cmp	r3, #64	@ 0x40
 8008a8a:	d037      	beq.n	8008afc <UART_SetConfig+0xc44>
 8008a8c:	e03a      	b.n	8008b04 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a8e:	f7fc fccf 	bl	8005430 <HAL_RCC_GetPCLK1Freq>
 8008a92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a94:	e03c      	b.n	8008b10 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a96:	f7fc fce1 	bl	800545c <HAL_RCC_GetPCLK2Freq>
 8008a9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a9c:	e038      	b.n	8008b10 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f7fd fea6 	bl	80067f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aac:	e030      	b.n	8008b10 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008aae:	f107 0318 	add.w	r3, r7, #24
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f7fd fff2 	bl	8006a9c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008abc:	e028      	b.n	8008b10 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008abe:	4b09      	ldr	r3, [pc, #36]	@ (8008ae4 <UART_SetConfig+0xc2c>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f003 0320 	and.w	r3, r3, #32
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d012      	beq.n	8008af0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008aca:	4b06      	ldr	r3, [pc, #24]	@ (8008ae4 <UART_SetConfig+0xc2c>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	08db      	lsrs	r3, r3, #3
 8008ad0:	f003 0303 	and.w	r3, r3, #3
 8008ad4:	4a04      	ldr	r2, [pc, #16]	@ (8008ae8 <UART_SetConfig+0xc30>)
 8008ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8008ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008adc:	e018      	b.n	8008b10 <UART_SetConfig+0xc58>
 8008ade:	bf00      	nop
 8008ae0:	08010ed4 	.word	0x08010ed4
 8008ae4:	58024400 	.word	0x58024400
 8008ae8:	03d09000 	.word	0x03d09000
 8008aec:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8008af0:	4b24      	ldr	r3, [pc, #144]	@ (8008b84 <UART_SetConfig+0xccc>)
 8008af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008af4:	e00c      	b.n	8008b10 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008af6:	4b24      	ldr	r3, [pc, #144]	@ (8008b88 <UART_SetConfig+0xcd0>)
 8008af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008afa:	e009      	b.n	8008b10 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008afc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b02:	e005      	b.n	8008b10 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8008b04:	2300      	movs	r3, #0
 8008b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008b0e:	bf00      	nop
    }

    if (pclk != 0U)
 8008b10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d021      	beq.n	8008b5a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8008b8c <UART_SetConfig+0xcd4>)
 8008b1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b20:	461a      	mov	r2, r3
 8008b22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b24:	fbb3 f2f2 	udiv	r2, r3, r2
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	085b      	lsrs	r3, r3, #1
 8008b2e:	441a      	add	r2, r3
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b38:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3c:	2b0f      	cmp	r3, #15
 8008b3e:	d909      	bls.n	8008b54 <UART_SetConfig+0xc9c>
 8008b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b46:	d205      	bcs.n	8008b54 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4a:	b29a      	uxth	r2, r3
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	60da      	str	r2, [r3, #12]
 8008b52:	e002      	b.n	8008b5a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008b54:	2301      	movs	r3, #1
 8008b56:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	2200      	movs	r2, #0
 8008b74:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008b76:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3748      	adds	r7, #72	@ 0x48
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b84:	03d09000 	.word	0x03d09000
 8008b88:	003d0900 	.word	0x003d0900
 8008b8c:	08010ed4 	.word	0x08010ed4

08008b90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b9c:	f003 0308 	and.w	r3, r3, #8
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00a      	beq.n	8008bba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	430a      	orrs	r2, r1
 8008bb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d00a      	beq.n	8008bdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	430a      	orrs	r2, r1
 8008bda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be0:	f003 0302 	and.w	r3, r3, #2
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d00a      	beq.n	8008bfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	430a      	orrs	r2, r1
 8008bfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c02:	f003 0304 	and.w	r3, r3, #4
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00a      	beq.n	8008c20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	430a      	orrs	r2, r1
 8008c1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c24:	f003 0310 	and.w	r3, r3, #16
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00a      	beq.n	8008c42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	430a      	orrs	r2, r1
 8008c40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c46:	f003 0320 	and.w	r3, r3, #32
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00a      	beq.n	8008c64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	430a      	orrs	r2, r1
 8008c62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d01a      	beq.n	8008ca6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	430a      	orrs	r2, r1
 8008c84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c8e:	d10a      	bne.n	8008ca6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	430a      	orrs	r2, r1
 8008ca4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008caa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00a      	beq.n	8008cc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	430a      	orrs	r2, r1
 8008cc6:	605a      	str	r2, [r3, #4]
  }
}
 8008cc8:	bf00      	nop
 8008cca:	370c      	adds	r7, #12
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b098      	sub	sp, #96	@ 0x60
 8008cd8:	af02      	add	r7, sp, #8
 8008cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ce4:	f7fb f882 	bl	8003dec <HAL_GetTick>
 8008ce8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f003 0308 	and.w	r3, r3, #8
 8008cf4:	2b08      	cmp	r3, #8
 8008cf6:	d12f      	bne.n	8008d58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cf8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008cfc:	9300      	str	r3, [sp, #0]
 8008cfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d00:	2200      	movs	r2, #0
 8008d02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f88e 	bl	8008e28 <UART_WaitOnFlagUntilTimeout>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d022      	beq.n	8008d58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1a:	e853 3f00 	ldrex	r3, [r3]
 8008d1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d26:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d30:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d32:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d38:	e841 2300 	strex	r3, r2, [r1]
 8008d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d1e6      	bne.n	8008d12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2220      	movs	r2, #32
 8008d48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d54:	2303      	movs	r3, #3
 8008d56:	e063      	b.n	8008e20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f003 0304 	and.w	r3, r3, #4
 8008d62:	2b04      	cmp	r3, #4
 8008d64:	d149      	bne.n	8008dfa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d6a:	9300      	str	r3, [sp, #0]
 8008d6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f857 	bl	8008e28 <UART_WaitOnFlagUntilTimeout>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d03c      	beq.n	8008dfa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d88:	e853 3f00 	ldrex	r3, [r3]
 8008d8c:	623b      	str	r3, [r7, #32]
   return(result);
 8008d8e:	6a3b      	ldr	r3, [r7, #32]
 8008d90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008da0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008da6:	e841 2300 	strex	r3, r2, [r1]
 8008daa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1e6      	bne.n	8008d80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	3308      	adds	r3, #8
 8008db8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	e853 3f00 	ldrex	r3, [r3]
 8008dc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f023 0301 	bic.w	r3, r3, #1
 8008dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	3308      	adds	r3, #8
 8008dd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008dd2:	61fa      	str	r2, [r7, #28]
 8008dd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd6:	69b9      	ldr	r1, [r7, #24]
 8008dd8:	69fa      	ldr	r2, [r7, #28]
 8008dda:	e841 2300 	strex	r3, r2, [r1]
 8008dde:	617b      	str	r3, [r7, #20]
   return(result);
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d1e5      	bne.n	8008db2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2220      	movs	r2, #32
 8008dea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008df6:	2303      	movs	r3, #3
 8008df8:	e012      	b.n	8008e20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2220      	movs	r2, #32
 8008dfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2220      	movs	r2, #32
 8008e06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e1e:	2300      	movs	r3, #0
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3758      	adds	r7, #88	@ 0x58
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	60f8      	str	r0, [r7, #12]
 8008e30:	60b9      	str	r1, [r7, #8]
 8008e32:	603b      	str	r3, [r7, #0]
 8008e34:	4613      	mov	r3, r2
 8008e36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e38:	e04f      	b.n	8008eda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e40:	d04b      	beq.n	8008eda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e42:	f7fa ffd3 	bl	8003dec <HAL_GetTick>
 8008e46:	4602      	mov	r2, r0
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	1ad3      	subs	r3, r2, r3
 8008e4c:	69ba      	ldr	r2, [r7, #24]
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d302      	bcc.n	8008e58 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e52:	69bb      	ldr	r3, [r7, #24]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d101      	bne.n	8008e5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e58:	2303      	movs	r3, #3
 8008e5a:	e04e      	b.n	8008efa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f003 0304 	and.w	r3, r3, #4
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d037      	beq.n	8008eda <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	2b80      	cmp	r3, #128	@ 0x80
 8008e6e:	d034      	beq.n	8008eda <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	2b40      	cmp	r3, #64	@ 0x40
 8008e74:	d031      	beq.n	8008eda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	69db      	ldr	r3, [r3, #28]
 8008e7c:	f003 0308 	and.w	r3, r3, #8
 8008e80:	2b08      	cmp	r3, #8
 8008e82:	d110      	bne.n	8008ea6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2208      	movs	r2, #8
 8008e8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e8c:	68f8      	ldr	r0, [r7, #12]
 8008e8e:	f000 f839 	bl	8008f04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2208      	movs	r2, #8
 8008e96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	e029      	b.n	8008efa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	69db      	ldr	r3, [r3, #28]
 8008eac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008eb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008eb4:	d111      	bne.n	8008eda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008ebe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ec0:	68f8      	ldr	r0, [r7, #12]
 8008ec2:	f000 f81f 	bl	8008f04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2220      	movs	r2, #32
 8008eca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008ed6:	2303      	movs	r3, #3
 8008ed8:	e00f      	b.n	8008efa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	69da      	ldr	r2, [r3, #28]
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	4013      	ands	r3, r2
 8008ee4:	68ba      	ldr	r2, [r7, #8]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	bf0c      	ite	eq
 8008eea:	2301      	moveq	r3, #1
 8008eec:	2300      	movne	r3, #0
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	79fb      	ldrb	r3, [r7, #7]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d0a0      	beq.n	8008e3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ef8:	2300      	movs	r3, #0
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3710      	adds	r7, #16
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
	...

08008f04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b095      	sub	sp, #84	@ 0x54
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f14:	e853 3f00 	ldrex	r3, [r3]
 8008f18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	461a      	mov	r2, r3
 8008f28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f32:	e841 2300 	strex	r3, r2, [r1]
 8008f36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e6      	bne.n	8008f0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3308      	adds	r3, #8
 8008f44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f46:	6a3b      	ldr	r3, [r7, #32]
 8008f48:	e853 3f00 	ldrex	r3, [r3]
 8008f4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f4e:	69fa      	ldr	r2, [r7, #28]
 8008f50:	4b1e      	ldr	r3, [pc, #120]	@ (8008fcc <UART_EndRxTransfer+0xc8>)
 8008f52:	4013      	ands	r3, r2
 8008f54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	3308      	adds	r3, #8
 8008f5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f66:	e841 2300 	strex	r3, r2, [r1]
 8008f6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1e5      	bne.n	8008f3e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d118      	bne.n	8008fac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	e853 3f00 	ldrex	r3, [r3]
 8008f86:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	f023 0310 	bic.w	r3, r3, #16
 8008f8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	461a      	mov	r2, r3
 8008f96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f98:	61bb      	str	r3, [r7, #24]
 8008f9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9c:	6979      	ldr	r1, [r7, #20]
 8008f9e:	69ba      	ldr	r2, [r7, #24]
 8008fa0:	e841 2300 	strex	r3, r2, [r1]
 8008fa4:	613b      	str	r3, [r7, #16]
   return(result);
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d1e6      	bne.n	8008f7a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2220      	movs	r2, #32
 8008fb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008fc0:	bf00      	nop
 8008fc2:	3754      	adds	r7, #84	@ 0x54
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr
 8008fcc:	effffffe 	.word	0xeffffffe

08008fd0 <random>:
 8008fd0:	4b16      	ldr	r3, [pc, #88]	@ (800902c <random+0x5c>)
 8008fd2:	b510      	push	{r4, lr}
 8008fd4:	681c      	ldr	r4, [r3, #0]
 8008fd6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008fd8:	b9b3      	cbnz	r3, 8009008 <random+0x38>
 8008fda:	2018      	movs	r0, #24
 8008fdc:	f000 fb24 	bl	8009628 <malloc>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	6320      	str	r0, [r4, #48]	@ 0x30
 8008fe4:	b920      	cbnz	r0, 8008ff0 <random+0x20>
 8008fe6:	4b12      	ldr	r3, [pc, #72]	@ (8009030 <random+0x60>)
 8008fe8:	4812      	ldr	r0, [pc, #72]	@ (8009034 <random+0x64>)
 8008fea:	214c      	movs	r1, #76	@ 0x4c
 8008fec:	f000 fab4 	bl	8009558 <__assert_func>
 8008ff0:	4911      	ldr	r1, [pc, #68]	@ (8009038 <random+0x68>)
 8008ff2:	4b12      	ldr	r3, [pc, #72]	@ (800903c <random+0x6c>)
 8008ff4:	e9c0 1300 	strd	r1, r3, [r0]
 8008ff8:	4b11      	ldr	r3, [pc, #68]	@ (8009040 <random+0x70>)
 8008ffa:	6083      	str	r3, [r0, #8]
 8008ffc:	230b      	movs	r3, #11
 8008ffe:	8183      	strh	r3, [r0, #12]
 8009000:	2100      	movs	r1, #0
 8009002:	2001      	movs	r0, #1
 8009004:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009008:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800900a:	480e      	ldr	r0, [pc, #56]	@ (8009044 <random+0x74>)
 800900c:	690b      	ldr	r3, [r1, #16]
 800900e:	694c      	ldr	r4, [r1, #20]
 8009010:	4a0d      	ldr	r2, [pc, #52]	@ (8009048 <random+0x78>)
 8009012:	4358      	muls	r0, r3
 8009014:	fb02 0004 	mla	r0, r2, r4, r0
 8009018:	fba3 3202 	umull	r3, r2, r3, r2
 800901c:	3301      	adds	r3, #1
 800901e:	eb40 0002 	adc.w	r0, r0, r2
 8009022:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8009026:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800902a:	bd10      	pop	{r4, pc}
 800902c:	240000b0 	.word	0x240000b0
 8009030:	08010eec 	.word	0x08010eec
 8009034:	08010f03 	.word	0x08010f03
 8009038:	abcd330e 	.word	0xabcd330e
 800903c:	e66d1234 	.word	0xe66d1234
 8009040:	0005deec 	.word	0x0005deec
 8009044:	5851f42d 	.word	0x5851f42d
 8009048:	4c957f2d 	.word	0x4c957f2d

0800904c <std>:
 800904c:	2300      	movs	r3, #0
 800904e:	b510      	push	{r4, lr}
 8009050:	4604      	mov	r4, r0
 8009052:	e9c0 3300 	strd	r3, r3, [r0]
 8009056:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800905a:	6083      	str	r3, [r0, #8]
 800905c:	8181      	strh	r1, [r0, #12]
 800905e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009060:	81c2      	strh	r2, [r0, #14]
 8009062:	6183      	str	r3, [r0, #24]
 8009064:	4619      	mov	r1, r3
 8009066:	2208      	movs	r2, #8
 8009068:	305c      	adds	r0, #92	@ 0x5c
 800906a:	f000 f9f9 	bl	8009460 <memset>
 800906e:	4b0d      	ldr	r3, [pc, #52]	@ (80090a4 <std+0x58>)
 8009070:	6263      	str	r3, [r4, #36]	@ 0x24
 8009072:	4b0d      	ldr	r3, [pc, #52]	@ (80090a8 <std+0x5c>)
 8009074:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009076:	4b0d      	ldr	r3, [pc, #52]	@ (80090ac <std+0x60>)
 8009078:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800907a:	4b0d      	ldr	r3, [pc, #52]	@ (80090b0 <std+0x64>)
 800907c:	6323      	str	r3, [r4, #48]	@ 0x30
 800907e:	4b0d      	ldr	r3, [pc, #52]	@ (80090b4 <std+0x68>)
 8009080:	6224      	str	r4, [r4, #32]
 8009082:	429c      	cmp	r4, r3
 8009084:	d006      	beq.n	8009094 <std+0x48>
 8009086:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800908a:	4294      	cmp	r4, r2
 800908c:	d002      	beq.n	8009094 <std+0x48>
 800908e:	33d0      	adds	r3, #208	@ 0xd0
 8009090:	429c      	cmp	r4, r3
 8009092:	d105      	bne.n	80090a0 <std+0x54>
 8009094:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800909c:	f000 ba58 	b.w	8009550 <__retarget_lock_init_recursive>
 80090a0:	bd10      	pop	{r4, pc}
 80090a2:	bf00      	nop
 80090a4:	080092b1 	.word	0x080092b1
 80090a8:	080092d3 	.word	0x080092d3
 80090ac:	0800930b 	.word	0x0800930b
 80090b0:	0800932f 	.word	0x0800932f
 80090b4:	240034ac 	.word	0x240034ac

080090b8 <stdio_exit_handler>:
 80090b8:	4a02      	ldr	r2, [pc, #8]	@ (80090c4 <stdio_exit_handler+0xc>)
 80090ba:	4903      	ldr	r1, [pc, #12]	@ (80090c8 <stdio_exit_handler+0x10>)
 80090bc:	4803      	ldr	r0, [pc, #12]	@ (80090cc <stdio_exit_handler+0x14>)
 80090be:	f000 b869 	b.w	8009194 <_fwalk_sglue>
 80090c2:	bf00      	nop
 80090c4:	240000a4 	.word	0x240000a4
 80090c8:	08009e39 	.word	0x08009e39
 80090cc:	240000b4 	.word	0x240000b4

080090d0 <cleanup_stdio>:
 80090d0:	6841      	ldr	r1, [r0, #4]
 80090d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009104 <cleanup_stdio+0x34>)
 80090d4:	4299      	cmp	r1, r3
 80090d6:	b510      	push	{r4, lr}
 80090d8:	4604      	mov	r4, r0
 80090da:	d001      	beq.n	80090e0 <cleanup_stdio+0x10>
 80090dc:	f000 feac 	bl	8009e38 <_fflush_r>
 80090e0:	68a1      	ldr	r1, [r4, #8]
 80090e2:	4b09      	ldr	r3, [pc, #36]	@ (8009108 <cleanup_stdio+0x38>)
 80090e4:	4299      	cmp	r1, r3
 80090e6:	d002      	beq.n	80090ee <cleanup_stdio+0x1e>
 80090e8:	4620      	mov	r0, r4
 80090ea:	f000 fea5 	bl	8009e38 <_fflush_r>
 80090ee:	68e1      	ldr	r1, [r4, #12]
 80090f0:	4b06      	ldr	r3, [pc, #24]	@ (800910c <cleanup_stdio+0x3c>)
 80090f2:	4299      	cmp	r1, r3
 80090f4:	d004      	beq.n	8009100 <cleanup_stdio+0x30>
 80090f6:	4620      	mov	r0, r4
 80090f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090fc:	f000 be9c 	b.w	8009e38 <_fflush_r>
 8009100:	bd10      	pop	{r4, pc}
 8009102:	bf00      	nop
 8009104:	240034ac 	.word	0x240034ac
 8009108:	24003514 	.word	0x24003514
 800910c:	2400357c 	.word	0x2400357c

08009110 <global_stdio_init.part.0>:
 8009110:	b510      	push	{r4, lr}
 8009112:	4b0b      	ldr	r3, [pc, #44]	@ (8009140 <global_stdio_init.part.0+0x30>)
 8009114:	4c0b      	ldr	r4, [pc, #44]	@ (8009144 <global_stdio_init.part.0+0x34>)
 8009116:	4a0c      	ldr	r2, [pc, #48]	@ (8009148 <global_stdio_init.part.0+0x38>)
 8009118:	601a      	str	r2, [r3, #0]
 800911a:	4620      	mov	r0, r4
 800911c:	2200      	movs	r2, #0
 800911e:	2104      	movs	r1, #4
 8009120:	f7ff ff94 	bl	800904c <std>
 8009124:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009128:	2201      	movs	r2, #1
 800912a:	2109      	movs	r1, #9
 800912c:	f7ff ff8e 	bl	800904c <std>
 8009130:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009134:	2202      	movs	r2, #2
 8009136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800913a:	2112      	movs	r1, #18
 800913c:	f7ff bf86 	b.w	800904c <std>
 8009140:	240035e4 	.word	0x240035e4
 8009144:	240034ac 	.word	0x240034ac
 8009148:	080090b9 	.word	0x080090b9

0800914c <__sfp_lock_acquire>:
 800914c:	4801      	ldr	r0, [pc, #4]	@ (8009154 <__sfp_lock_acquire+0x8>)
 800914e:	f000 ba00 	b.w	8009552 <__retarget_lock_acquire_recursive>
 8009152:	bf00      	nop
 8009154:	240035ed 	.word	0x240035ed

08009158 <__sfp_lock_release>:
 8009158:	4801      	ldr	r0, [pc, #4]	@ (8009160 <__sfp_lock_release+0x8>)
 800915a:	f000 b9fb 	b.w	8009554 <__retarget_lock_release_recursive>
 800915e:	bf00      	nop
 8009160:	240035ed 	.word	0x240035ed

08009164 <__sinit>:
 8009164:	b510      	push	{r4, lr}
 8009166:	4604      	mov	r4, r0
 8009168:	f7ff fff0 	bl	800914c <__sfp_lock_acquire>
 800916c:	6a23      	ldr	r3, [r4, #32]
 800916e:	b11b      	cbz	r3, 8009178 <__sinit+0x14>
 8009170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009174:	f7ff bff0 	b.w	8009158 <__sfp_lock_release>
 8009178:	4b04      	ldr	r3, [pc, #16]	@ (800918c <__sinit+0x28>)
 800917a:	6223      	str	r3, [r4, #32]
 800917c:	4b04      	ldr	r3, [pc, #16]	@ (8009190 <__sinit+0x2c>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d1f5      	bne.n	8009170 <__sinit+0xc>
 8009184:	f7ff ffc4 	bl	8009110 <global_stdio_init.part.0>
 8009188:	e7f2      	b.n	8009170 <__sinit+0xc>
 800918a:	bf00      	nop
 800918c:	080090d1 	.word	0x080090d1
 8009190:	240035e4 	.word	0x240035e4

08009194 <_fwalk_sglue>:
 8009194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009198:	4607      	mov	r7, r0
 800919a:	4688      	mov	r8, r1
 800919c:	4614      	mov	r4, r2
 800919e:	2600      	movs	r6, #0
 80091a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091a4:	f1b9 0901 	subs.w	r9, r9, #1
 80091a8:	d505      	bpl.n	80091b6 <_fwalk_sglue+0x22>
 80091aa:	6824      	ldr	r4, [r4, #0]
 80091ac:	2c00      	cmp	r4, #0
 80091ae:	d1f7      	bne.n	80091a0 <_fwalk_sglue+0xc>
 80091b0:	4630      	mov	r0, r6
 80091b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091b6:	89ab      	ldrh	r3, [r5, #12]
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d907      	bls.n	80091cc <_fwalk_sglue+0x38>
 80091bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091c0:	3301      	adds	r3, #1
 80091c2:	d003      	beq.n	80091cc <_fwalk_sglue+0x38>
 80091c4:	4629      	mov	r1, r5
 80091c6:	4638      	mov	r0, r7
 80091c8:	47c0      	blx	r8
 80091ca:	4306      	orrs	r6, r0
 80091cc:	3568      	adds	r5, #104	@ 0x68
 80091ce:	e7e9      	b.n	80091a4 <_fwalk_sglue+0x10>

080091d0 <iprintf>:
 80091d0:	b40f      	push	{r0, r1, r2, r3}
 80091d2:	b507      	push	{r0, r1, r2, lr}
 80091d4:	4906      	ldr	r1, [pc, #24]	@ (80091f0 <iprintf+0x20>)
 80091d6:	ab04      	add	r3, sp, #16
 80091d8:	6808      	ldr	r0, [r1, #0]
 80091da:	f853 2b04 	ldr.w	r2, [r3], #4
 80091de:	6881      	ldr	r1, [r0, #8]
 80091e0:	9301      	str	r3, [sp, #4]
 80091e2:	f000 fb01 	bl	80097e8 <_vfiprintf_r>
 80091e6:	b003      	add	sp, #12
 80091e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80091ec:	b004      	add	sp, #16
 80091ee:	4770      	bx	lr
 80091f0:	240000b0 	.word	0x240000b0

080091f4 <_puts_r>:
 80091f4:	6a03      	ldr	r3, [r0, #32]
 80091f6:	b570      	push	{r4, r5, r6, lr}
 80091f8:	6884      	ldr	r4, [r0, #8]
 80091fa:	4605      	mov	r5, r0
 80091fc:	460e      	mov	r6, r1
 80091fe:	b90b      	cbnz	r3, 8009204 <_puts_r+0x10>
 8009200:	f7ff ffb0 	bl	8009164 <__sinit>
 8009204:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009206:	07db      	lsls	r3, r3, #31
 8009208:	d405      	bmi.n	8009216 <_puts_r+0x22>
 800920a:	89a3      	ldrh	r3, [r4, #12]
 800920c:	0598      	lsls	r0, r3, #22
 800920e:	d402      	bmi.n	8009216 <_puts_r+0x22>
 8009210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009212:	f000 f99e 	bl	8009552 <__retarget_lock_acquire_recursive>
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	0719      	lsls	r1, r3, #28
 800921a:	d502      	bpl.n	8009222 <_puts_r+0x2e>
 800921c:	6923      	ldr	r3, [r4, #16]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d135      	bne.n	800928e <_puts_r+0x9a>
 8009222:	4621      	mov	r1, r4
 8009224:	4628      	mov	r0, r5
 8009226:	f000 f8c5 	bl	80093b4 <__swsetup_r>
 800922a:	b380      	cbz	r0, 800928e <_puts_r+0x9a>
 800922c:	f04f 35ff 	mov.w	r5, #4294967295
 8009230:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009232:	07da      	lsls	r2, r3, #31
 8009234:	d405      	bmi.n	8009242 <_puts_r+0x4e>
 8009236:	89a3      	ldrh	r3, [r4, #12]
 8009238:	059b      	lsls	r3, r3, #22
 800923a:	d402      	bmi.n	8009242 <_puts_r+0x4e>
 800923c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800923e:	f000 f989 	bl	8009554 <__retarget_lock_release_recursive>
 8009242:	4628      	mov	r0, r5
 8009244:	bd70      	pop	{r4, r5, r6, pc}
 8009246:	2b00      	cmp	r3, #0
 8009248:	da04      	bge.n	8009254 <_puts_r+0x60>
 800924a:	69a2      	ldr	r2, [r4, #24]
 800924c:	429a      	cmp	r2, r3
 800924e:	dc17      	bgt.n	8009280 <_puts_r+0x8c>
 8009250:	290a      	cmp	r1, #10
 8009252:	d015      	beq.n	8009280 <_puts_r+0x8c>
 8009254:	6823      	ldr	r3, [r4, #0]
 8009256:	1c5a      	adds	r2, r3, #1
 8009258:	6022      	str	r2, [r4, #0]
 800925a:	7019      	strb	r1, [r3, #0]
 800925c:	68a3      	ldr	r3, [r4, #8]
 800925e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009262:	3b01      	subs	r3, #1
 8009264:	60a3      	str	r3, [r4, #8]
 8009266:	2900      	cmp	r1, #0
 8009268:	d1ed      	bne.n	8009246 <_puts_r+0x52>
 800926a:	2b00      	cmp	r3, #0
 800926c:	da11      	bge.n	8009292 <_puts_r+0x9e>
 800926e:	4622      	mov	r2, r4
 8009270:	210a      	movs	r1, #10
 8009272:	4628      	mov	r0, r5
 8009274:	f000 f85f 	bl	8009336 <__swbuf_r>
 8009278:	3001      	adds	r0, #1
 800927a:	d0d7      	beq.n	800922c <_puts_r+0x38>
 800927c:	250a      	movs	r5, #10
 800927e:	e7d7      	b.n	8009230 <_puts_r+0x3c>
 8009280:	4622      	mov	r2, r4
 8009282:	4628      	mov	r0, r5
 8009284:	f000 f857 	bl	8009336 <__swbuf_r>
 8009288:	3001      	adds	r0, #1
 800928a:	d1e7      	bne.n	800925c <_puts_r+0x68>
 800928c:	e7ce      	b.n	800922c <_puts_r+0x38>
 800928e:	3e01      	subs	r6, #1
 8009290:	e7e4      	b.n	800925c <_puts_r+0x68>
 8009292:	6823      	ldr	r3, [r4, #0]
 8009294:	1c5a      	adds	r2, r3, #1
 8009296:	6022      	str	r2, [r4, #0]
 8009298:	220a      	movs	r2, #10
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e7ee      	b.n	800927c <_puts_r+0x88>
	...

080092a0 <puts>:
 80092a0:	4b02      	ldr	r3, [pc, #8]	@ (80092ac <puts+0xc>)
 80092a2:	4601      	mov	r1, r0
 80092a4:	6818      	ldr	r0, [r3, #0]
 80092a6:	f7ff bfa5 	b.w	80091f4 <_puts_r>
 80092aa:	bf00      	nop
 80092ac:	240000b0 	.word	0x240000b0

080092b0 <__sread>:
 80092b0:	b510      	push	{r4, lr}
 80092b2:	460c      	mov	r4, r1
 80092b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b8:	f000 f8fc 	bl	80094b4 <_read_r>
 80092bc:	2800      	cmp	r0, #0
 80092be:	bfab      	itete	ge
 80092c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80092c2:	89a3      	ldrhlt	r3, [r4, #12]
 80092c4:	181b      	addge	r3, r3, r0
 80092c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80092ca:	bfac      	ite	ge
 80092cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80092ce:	81a3      	strhlt	r3, [r4, #12]
 80092d0:	bd10      	pop	{r4, pc}

080092d2 <__swrite>:
 80092d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092d6:	461f      	mov	r7, r3
 80092d8:	898b      	ldrh	r3, [r1, #12]
 80092da:	05db      	lsls	r3, r3, #23
 80092dc:	4605      	mov	r5, r0
 80092de:	460c      	mov	r4, r1
 80092e0:	4616      	mov	r6, r2
 80092e2:	d505      	bpl.n	80092f0 <__swrite+0x1e>
 80092e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092e8:	2302      	movs	r3, #2
 80092ea:	2200      	movs	r2, #0
 80092ec:	f000 f8d0 	bl	8009490 <_lseek_r>
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092fa:	81a3      	strh	r3, [r4, #12]
 80092fc:	4632      	mov	r2, r6
 80092fe:	463b      	mov	r3, r7
 8009300:	4628      	mov	r0, r5
 8009302:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009306:	f000 b8e7 	b.w	80094d8 <_write_r>

0800930a <__sseek>:
 800930a:	b510      	push	{r4, lr}
 800930c:	460c      	mov	r4, r1
 800930e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009312:	f000 f8bd 	bl	8009490 <_lseek_r>
 8009316:	1c43      	adds	r3, r0, #1
 8009318:	89a3      	ldrh	r3, [r4, #12]
 800931a:	bf15      	itete	ne
 800931c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800931e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009322:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009326:	81a3      	strheq	r3, [r4, #12]
 8009328:	bf18      	it	ne
 800932a:	81a3      	strhne	r3, [r4, #12]
 800932c:	bd10      	pop	{r4, pc}

0800932e <__sclose>:
 800932e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009332:	f000 b89d 	b.w	8009470 <_close_r>

08009336 <__swbuf_r>:
 8009336:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009338:	460e      	mov	r6, r1
 800933a:	4614      	mov	r4, r2
 800933c:	4605      	mov	r5, r0
 800933e:	b118      	cbz	r0, 8009348 <__swbuf_r+0x12>
 8009340:	6a03      	ldr	r3, [r0, #32]
 8009342:	b90b      	cbnz	r3, 8009348 <__swbuf_r+0x12>
 8009344:	f7ff ff0e 	bl	8009164 <__sinit>
 8009348:	69a3      	ldr	r3, [r4, #24]
 800934a:	60a3      	str	r3, [r4, #8]
 800934c:	89a3      	ldrh	r3, [r4, #12]
 800934e:	071a      	lsls	r2, r3, #28
 8009350:	d501      	bpl.n	8009356 <__swbuf_r+0x20>
 8009352:	6923      	ldr	r3, [r4, #16]
 8009354:	b943      	cbnz	r3, 8009368 <__swbuf_r+0x32>
 8009356:	4621      	mov	r1, r4
 8009358:	4628      	mov	r0, r5
 800935a:	f000 f82b 	bl	80093b4 <__swsetup_r>
 800935e:	b118      	cbz	r0, 8009368 <__swbuf_r+0x32>
 8009360:	f04f 37ff 	mov.w	r7, #4294967295
 8009364:	4638      	mov	r0, r7
 8009366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009368:	6823      	ldr	r3, [r4, #0]
 800936a:	6922      	ldr	r2, [r4, #16]
 800936c:	1a98      	subs	r0, r3, r2
 800936e:	6963      	ldr	r3, [r4, #20]
 8009370:	b2f6      	uxtb	r6, r6
 8009372:	4283      	cmp	r3, r0
 8009374:	4637      	mov	r7, r6
 8009376:	dc05      	bgt.n	8009384 <__swbuf_r+0x4e>
 8009378:	4621      	mov	r1, r4
 800937a:	4628      	mov	r0, r5
 800937c:	f000 fd5c 	bl	8009e38 <_fflush_r>
 8009380:	2800      	cmp	r0, #0
 8009382:	d1ed      	bne.n	8009360 <__swbuf_r+0x2a>
 8009384:	68a3      	ldr	r3, [r4, #8]
 8009386:	3b01      	subs	r3, #1
 8009388:	60a3      	str	r3, [r4, #8]
 800938a:	6823      	ldr	r3, [r4, #0]
 800938c:	1c5a      	adds	r2, r3, #1
 800938e:	6022      	str	r2, [r4, #0]
 8009390:	701e      	strb	r6, [r3, #0]
 8009392:	6962      	ldr	r2, [r4, #20]
 8009394:	1c43      	adds	r3, r0, #1
 8009396:	429a      	cmp	r2, r3
 8009398:	d004      	beq.n	80093a4 <__swbuf_r+0x6e>
 800939a:	89a3      	ldrh	r3, [r4, #12]
 800939c:	07db      	lsls	r3, r3, #31
 800939e:	d5e1      	bpl.n	8009364 <__swbuf_r+0x2e>
 80093a0:	2e0a      	cmp	r6, #10
 80093a2:	d1df      	bne.n	8009364 <__swbuf_r+0x2e>
 80093a4:	4621      	mov	r1, r4
 80093a6:	4628      	mov	r0, r5
 80093a8:	f000 fd46 	bl	8009e38 <_fflush_r>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	d0d9      	beq.n	8009364 <__swbuf_r+0x2e>
 80093b0:	e7d6      	b.n	8009360 <__swbuf_r+0x2a>
	...

080093b4 <__swsetup_r>:
 80093b4:	b538      	push	{r3, r4, r5, lr}
 80093b6:	4b29      	ldr	r3, [pc, #164]	@ (800945c <__swsetup_r+0xa8>)
 80093b8:	4605      	mov	r5, r0
 80093ba:	6818      	ldr	r0, [r3, #0]
 80093bc:	460c      	mov	r4, r1
 80093be:	b118      	cbz	r0, 80093c8 <__swsetup_r+0x14>
 80093c0:	6a03      	ldr	r3, [r0, #32]
 80093c2:	b90b      	cbnz	r3, 80093c8 <__swsetup_r+0x14>
 80093c4:	f7ff fece 	bl	8009164 <__sinit>
 80093c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093cc:	0719      	lsls	r1, r3, #28
 80093ce:	d422      	bmi.n	8009416 <__swsetup_r+0x62>
 80093d0:	06da      	lsls	r2, r3, #27
 80093d2:	d407      	bmi.n	80093e4 <__swsetup_r+0x30>
 80093d4:	2209      	movs	r2, #9
 80093d6:	602a      	str	r2, [r5, #0]
 80093d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093dc:	81a3      	strh	r3, [r4, #12]
 80093de:	f04f 30ff 	mov.w	r0, #4294967295
 80093e2:	e033      	b.n	800944c <__swsetup_r+0x98>
 80093e4:	0758      	lsls	r0, r3, #29
 80093e6:	d512      	bpl.n	800940e <__swsetup_r+0x5a>
 80093e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093ea:	b141      	cbz	r1, 80093fe <__swsetup_r+0x4a>
 80093ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093f0:	4299      	cmp	r1, r3
 80093f2:	d002      	beq.n	80093fa <__swsetup_r+0x46>
 80093f4:	4628      	mov	r0, r5
 80093f6:	f000 f8cd 	bl	8009594 <_free_r>
 80093fa:	2300      	movs	r3, #0
 80093fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80093fe:	89a3      	ldrh	r3, [r4, #12]
 8009400:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009404:	81a3      	strh	r3, [r4, #12]
 8009406:	2300      	movs	r3, #0
 8009408:	6063      	str	r3, [r4, #4]
 800940a:	6923      	ldr	r3, [r4, #16]
 800940c:	6023      	str	r3, [r4, #0]
 800940e:	89a3      	ldrh	r3, [r4, #12]
 8009410:	f043 0308 	orr.w	r3, r3, #8
 8009414:	81a3      	strh	r3, [r4, #12]
 8009416:	6923      	ldr	r3, [r4, #16]
 8009418:	b94b      	cbnz	r3, 800942e <__swsetup_r+0x7a>
 800941a:	89a3      	ldrh	r3, [r4, #12]
 800941c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009420:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009424:	d003      	beq.n	800942e <__swsetup_r+0x7a>
 8009426:	4621      	mov	r1, r4
 8009428:	4628      	mov	r0, r5
 800942a:	f000 fd65 	bl	8009ef8 <__smakebuf_r>
 800942e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009432:	f013 0201 	ands.w	r2, r3, #1
 8009436:	d00a      	beq.n	800944e <__swsetup_r+0x9a>
 8009438:	2200      	movs	r2, #0
 800943a:	60a2      	str	r2, [r4, #8]
 800943c:	6962      	ldr	r2, [r4, #20]
 800943e:	4252      	negs	r2, r2
 8009440:	61a2      	str	r2, [r4, #24]
 8009442:	6922      	ldr	r2, [r4, #16]
 8009444:	b942      	cbnz	r2, 8009458 <__swsetup_r+0xa4>
 8009446:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800944a:	d1c5      	bne.n	80093d8 <__swsetup_r+0x24>
 800944c:	bd38      	pop	{r3, r4, r5, pc}
 800944e:	0799      	lsls	r1, r3, #30
 8009450:	bf58      	it	pl
 8009452:	6962      	ldrpl	r2, [r4, #20]
 8009454:	60a2      	str	r2, [r4, #8]
 8009456:	e7f4      	b.n	8009442 <__swsetup_r+0x8e>
 8009458:	2000      	movs	r0, #0
 800945a:	e7f7      	b.n	800944c <__swsetup_r+0x98>
 800945c:	240000b0 	.word	0x240000b0

08009460 <memset>:
 8009460:	4402      	add	r2, r0
 8009462:	4603      	mov	r3, r0
 8009464:	4293      	cmp	r3, r2
 8009466:	d100      	bne.n	800946a <memset+0xa>
 8009468:	4770      	bx	lr
 800946a:	f803 1b01 	strb.w	r1, [r3], #1
 800946e:	e7f9      	b.n	8009464 <memset+0x4>

08009470 <_close_r>:
 8009470:	b538      	push	{r3, r4, r5, lr}
 8009472:	4d06      	ldr	r5, [pc, #24]	@ (800948c <_close_r+0x1c>)
 8009474:	2300      	movs	r3, #0
 8009476:	4604      	mov	r4, r0
 8009478:	4608      	mov	r0, r1
 800947a:	602b      	str	r3, [r5, #0]
 800947c:	f7fa f91f 	bl	80036be <_close>
 8009480:	1c43      	adds	r3, r0, #1
 8009482:	d102      	bne.n	800948a <_close_r+0x1a>
 8009484:	682b      	ldr	r3, [r5, #0]
 8009486:	b103      	cbz	r3, 800948a <_close_r+0x1a>
 8009488:	6023      	str	r3, [r4, #0]
 800948a:	bd38      	pop	{r3, r4, r5, pc}
 800948c:	240035e8 	.word	0x240035e8

08009490 <_lseek_r>:
 8009490:	b538      	push	{r3, r4, r5, lr}
 8009492:	4d07      	ldr	r5, [pc, #28]	@ (80094b0 <_lseek_r+0x20>)
 8009494:	4604      	mov	r4, r0
 8009496:	4608      	mov	r0, r1
 8009498:	4611      	mov	r1, r2
 800949a:	2200      	movs	r2, #0
 800949c:	602a      	str	r2, [r5, #0]
 800949e:	461a      	mov	r2, r3
 80094a0:	f7fa f934 	bl	800370c <_lseek>
 80094a4:	1c43      	adds	r3, r0, #1
 80094a6:	d102      	bne.n	80094ae <_lseek_r+0x1e>
 80094a8:	682b      	ldr	r3, [r5, #0]
 80094aa:	b103      	cbz	r3, 80094ae <_lseek_r+0x1e>
 80094ac:	6023      	str	r3, [r4, #0]
 80094ae:	bd38      	pop	{r3, r4, r5, pc}
 80094b0:	240035e8 	.word	0x240035e8

080094b4 <_read_r>:
 80094b4:	b538      	push	{r3, r4, r5, lr}
 80094b6:	4d07      	ldr	r5, [pc, #28]	@ (80094d4 <_read_r+0x20>)
 80094b8:	4604      	mov	r4, r0
 80094ba:	4608      	mov	r0, r1
 80094bc:	4611      	mov	r1, r2
 80094be:	2200      	movs	r2, #0
 80094c0:	602a      	str	r2, [r5, #0]
 80094c2:	461a      	mov	r2, r3
 80094c4:	f7fa f8c2 	bl	800364c <_read>
 80094c8:	1c43      	adds	r3, r0, #1
 80094ca:	d102      	bne.n	80094d2 <_read_r+0x1e>
 80094cc:	682b      	ldr	r3, [r5, #0]
 80094ce:	b103      	cbz	r3, 80094d2 <_read_r+0x1e>
 80094d0:	6023      	str	r3, [r4, #0]
 80094d2:	bd38      	pop	{r3, r4, r5, pc}
 80094d4:	240035e8 	.word	0x240035e8

080094d8 <_write_r>:
 80094d8:	b538      	push	{r3, r4, r5, lr}
 80094da:	4d07      	ldr	r5, [pc, #28]	@ (80094f8 <_write_r+0x20>)
 80094dc:	4604      	mov	r4, r0
 80094de:	4608      	mov	r0, r1
 80094e0:	4611      	mov	r1, r2
 80094e2:	2200      	movs	r2, #0
 80094e4:	602a      	str	r2, [r5, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	f7fa f8cd 	bl	8003686 <_write>
 80094ec:	1c43      	adds	r3, r0, #1
 80094ee:	d102      	bne.n	80094f6 <_write_r+0x1e>
 80094f0:	682b      	ldr	r3, [r5, #0]
 80094f2:	b103      	cbz	r3, 80094f6 <_write_r+0x1e>
 80094f4:	6023      	str	r3, [r4, #0]
 80094f6:	bd38      	pop	{r3, r4, r5, pc}
 80094f8:	240035e8 	.word	0x240035e8

080094fc <__errno>:
 80094fc:	4b01      	ldr	r3, [pc, #4]	@ (8009504 <__errno+0x8>)
 80094fe:	6818      	ldr	r0, [r3, #0]
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	240000b0 	.word	0x240000b0

08009508 <__libc_init_array>:
 8009508:	b570      	push	{r4, r5, r6, lr}
 800950a:	4d0d      	ldr	r5, [pc, #52]	@ (8009540 <__libc_init_array+0x38>)
 800950c:	4c0d      	ldr	r4, [pc, #52]	@ (8009544 <__libc_init_array+0x3c>)
 800950e:	1b64      	subs	r4, r4, r5
 8009510:	10a4      	asrs	r4, r4, #2
 8009512:	2600      	movs	r6, #0
 8009514:	42a6      	cmp	r6, r4
 8009516:	d109      	bne.n	800952c <__libc_init_array+0x24>
 8009518:	4d0b      	ldr	r5, [pc, #44]	@ (8009548 <__libc_init_array+0x40>)
 800951a:	4c0c      	ldr	r4, [pc, #48]	@ (800954c <__libc_init_array+0x44>)
 800951c:	f000 fda6 	bl	800a06c <_init>
 8009520:	1b64      	subs	r4, r4, r5
 8009522:	10a4      	asrs	r4, r4, #2
 8009524:	2600      	movs	r6, #0
 8009526:	42a6      	cmp	r6, r4
 8009528:	d105      	bne.n	8009536 <__libc_init_array+0x2e>
 800952a:	bd70      	pop	{r4, r5, r6, pc}
 800952c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009530:	4798      	blx	r3
 8009532:	3601      	adds	r6, #1
 8009534:	e7ee      	b.n	8009514 <__libc_init_array+0xc>
 8009536:	f855 3b04 	ldr.w	r3, [r5], #4
 800953a:	4798      	blx	r3
 800953c:	3601      	adds	r6, #1
 800953e:	e7f2      	b.n	8009526 <__libc_init_array+0x1e>
 8009540:	08010fd4 	.word	0x08010fd4
 8009544:	08010fd4 	.word	0x08010fd4
 8009548:	08010fd4 	.word	0x08010fd4
 800954c:	08010fd8 	.word	0x08010fd8

08009550 <__retarget_lock_init_recursive>:
 8009550:	4770      	bx	lr

08009552 <__retarget_lock_acquire_recursive>:
 8009552:	4770      	bx	lr

08009554 <__retarget_lock_release_recursive>:
 8009554:	4770      	bx	lr
	...

08009558 <__assert_func>:
 8009558:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800955a:	4614      	mov	r4, r2
 800955c:	461a      	mov	r2, r3
 800955e:	4b09      	ldr	r3, [pc, #36]	@ (8009584 <__assert_func+0x2c>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4605      	mov	r5, r0
 8009564:	68d8      	ldr	r0, [r3, #12]
 8009566:	b14c      	cbz	r4, 800957c <__assert_func+0x24>
 8009568:	4b07      	ldr	r3, [pc, #28]	@ (8009588 <__assert_func+0x30>)
 800956a:	9100      	str	r1, [sp, #0]
 800956c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009570:	4906      	ldr	r1, [pc, #24]	@ (800958c <__assert_func+0x34>)
 8009572:	462b      	mov	r3, r5
 8009574:	f000 fc88 	bl	8009e88 <fiprintf>
 8009578:	f000 fd2c 	bl	8009fd4 <abort>
 800957c:	4b04      	ldr	r3, [pc, #16]	@ (8009590 <__assert_func+0x38>)
 800957e:	461c      	mov	r4, r3
 8009580:	e7f3      	b.n	800956a <__assert_func+0x12>
 8009582:	bf00      	nop
 8009584:	240000b0 	.word	0x240000b0
 8009588:	08010f5d 	.word	0x08010f5d
 800958c:	08010f6a 	.word	0x08010f6a
 8009590:	08010f98 	.word	0x08010f98

08009594 <_free_r>:
 8009594:	b538      	push	{r3, r4, r5, lr}
 8009596:	4605      	mov	r5, r0
 8009598:	2900      	cmp	r1, #0
 800959a:	d041      	beq.n	8009620 <_free_r+0x8c>
 800959c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095a0:	1f0c      	subs	r4, r1, #4
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	bfb8      	it	lt
 80095a6:	18e4      	addlt	r4, r4, r3
 80095a8:	f000 f8e8 	bl	800977c <__malloc_lock>
 80095ac:	4a1d      	ldr	r2, [pc, #116]	@ (8009624 <_free_r+0x90>)
 80095ae:	6813      	ldr	r3, [r2, #0]
 80095b0:	b933      	cbnz	r3, 80095c0 <_free_r+0x2c>
 80095b2:	6063      	str	r3, [r4, #4]
 80095b4:	6014      	str	r4, [r2, #0]
 80095b6:	4628      	mov	r0, r5
 80095b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095bc:	f000 b8e4 	b.w	8009788 <__malloc_unlock>
 80095c0:	42a3      	cmp	r3, r4
 80095c2:	d908      	bls.n	80095d6 <_free_r+0x42>
 80095c4:	6820      	ldr	r0, [r4, #0]
 80095c6:	1821      	adds	r1, r4, r0
 80095c8:	428b      	cmp	r3, r1
 80095ca:	bf01      	itttt	eq
 80095cc:	6819      	ldreq	r1, [r3, #0]
 80095ce:	685b      	ldreq	r3, [r3, #4]
 80095d0:	1809      	addeq	r1, r1, r0
 80095d2:	6021      	streq	r1, [r4, #0]
 80095d4:	e7ed      	b.n	80095b2 <_free_r+0x1e>
 80095d6:	461a      	mov	r2, r3
 80095d8:	685b      	ldr	r3, [r3, #4]
 80095da:	b10b      	cbz	r3, 80095e0 <_free_r+0x4c>
 80095dc:	42a3      	cmp	r3, r4
 80095de:	d9fa      	bls.n	80095d6 <_free_r+0x42>
 80095e0:	6811      	ldr	r1, [r2, #0]
 80095e2:	1850      	adds	r0, r2, r1
 80095e4:	42a0      	cmp	r0, r4
 80095e6:	d10b      	bne.n	8009600 <_free_r+0x6c>
 80095e8:	6820      	ldr	r0, [r4, #0]
 80095ea:	4401      	add	r1, r0
 80095ec:	1850      	adds	r0, r2, r1
 80095ee:	4283      	cmp	r3, r0
 80095f0:	6011      	str	r1, [r2, #0]
 80095f2:	d1e0      	bne.n	80095b6 <_free_r+0x22>
 80095f4:	6818      	ldr	r0, [r3, #0]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	6053      	str	r3, [r2, #4]
 80095fa:	4408      	add	r0, r1
 80095fc:	6010      	str	r0, [r2, #0]
 80095fe:	e7da      	b.n	80095b6 <_free_r+0x22>
 8009600:	d902      	bls.n	8009608 <_free_r+0x74>
 8009602:	230c      	movs	r3, #12
 8009604:	602b      	str	r3, [r5, #0]
 8009606:	e7d6      	b.n	80095b6 <_free_r+0x22>
 8009608:	6820      	ldr	r0, [r4, #0]
 800960a:	1821      	adds	r1, r4, r0
 800960c:	428b      	cmp	r3, r1
 800960e:	bf04      	itt	eq
 8009610:	6819      	ldreq	r1, [r3, #0]
 8009612:	685b      	ldreq	r3, [r3, #4]
 8009614:	6063      	str	r3, [r4, #4]
 8009616:	bf04      	itt	eq
 8009618:	1809      	addeq	r1, r1, r0
 800961a:	6021      	streq	r1, [r4, #0]
 800961c:	6054      	str	r4, [r2, #4]
 800961e:	e7ca      	b.n	80095b6 <_free_r+0x22>
 8009620:	bd38      	pop	{r3, r4, r5, pc}
 8009622:	bf00      	nop
 8009624:	240035f4 	.word	0x240035f4

08009628 <malloc>:
 8009628:	4b02      	ldr	r3, [pc, #8]	@ (8009634 <malloc+0xc>)
 800962a:	4601      	mov	r1, r0
 800962c:	6818      	ldr	r0, [r3, #0]
 800962e:	f000 b825 	b.w	800967c <_malloc_r>
 8009632:	bf00      	nop
 8009634:	240000b0 	.word	0x240000b0

08009638 <sbrk_aligned>:
 8009638:	b570      	push	{r4, r5, r6, lr}
 800963a:	4e0f      	ldr	r6, [pc, #60]	@ (8009678 <sbrk_aligned+0x40>)
 800963c:	460c      	mov	r4, r1
 800963e:	6831      	ldr	r1, [r6, #0]
 8009640:	4605      	mov	r5, r0
 8009642:	b911      	cbnz	r1, 800964a <sbrk_aligned+0x12>
 8009644:	f000 fcb6 	bl	8009fb4 <_sbrk_r>
 8009648:	6030      	str	r0, [r6, #0]
 800964a:	4621      	mov	r1, r4
 800964c:	4628      	mov	r0, r5
 800964e:	f000 fcb1 	bl	8009fb4 <_sbrk_r>
 8009652:	1c43      	adds	r3, r0, #1
 8009654:	d103      	bne.n	800965e <sbrk_aligned+0x26>
 8009656:	f04f 34ff 	mov.w	r4, #4294967295
 800965a:	4620      	mov	r0, r4
 800965c:	bd70      	pop	{r4, r5, r6, pc}
 800965e:	1cc4      	adds	r4, r0, #3
 8009660:	f024 0403 	bic.w	r4, r4, #3
 8009664:	42a0      	cmp	r0, r4
 8009666:	d0f8      	beq.n	800965a <sbrk_aligned+0x22>
 8009668:	1a21      	subs	r1, r4, r0
 800966a:	4628      	mov	r0, r5
 800966c:	f000 fca2 	bl	8009fb4 <_sbrk_r>
 8009670:	3001      	adds	r0, #1
 8009672:	d1f2      	bne.n	800965a <sbrk_aligned+0x22>
 8009674:	e7ef      	b.n	8009656 <sbrk_aligned+0x1e>
 8009676:	bf00      	nop
 8009678:	240035f0 	.word	0x240035f0

0800967c <_malloc_r>:
 800967c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009680:	1ccd      	adds	r5, r1, #3
 8009682:	f025 0503 	bic.w	r5, r5, #3
 8009686:	3508      	adds	r5, #8
 8009688:	2d0c      	cmp	r5, #12
 800968a:	bf38      	it	cc
 800968c:	250c      	movcc	r5, #12
 800968e:	2d00      	cmp	r5, #0
 8009690:	4606      	mov	r6, r0
 8009692:	db01      	blt.n	8009698 <_malloc_r+0x1c>
 8009694:	42a9      	cmp	r1, r5
 8009696:	d904      	bls.n	80096a2 <_malloc_r+0x26>
 8009698:	230c      	movs	r3, #12
 800969a:	6033      	str	r3, [r6, #0]
 800969c:	2000      	movs	r0, #0
 800969e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009778 <_malloc_r+0xfc>
 80096a6:	f000 f869 	bl	800977c <__malloc_lock>
 80096aa:	f8d8 3000 	ldr.w	r3, [r8]
 80096ae:	461c      	mov	r4, r3
 80096b0:	bb44      	cbnz	r4, 8009704 <_malloc_r+0x88>
 80096b2:	4629      	mov	r1, r5
 80096b4:	4630      	mov	r0, r6
 80096b6:	f7ff ffbf 	bl	8009638 <sbrk_aligned>
 80096ba:	1c43      	adds	r3, r0, #1
 80096bc:	4604      	mov	r4, r0
 80096be:	d158      	bne.n	8009772 <_malloc_r+0xf6>
 80096c0:	f8d8 4000 	ldr.w	r4, [r8]
 80096c4:	4627      	mov	r7, r4
 80096c6:	2f00      	cmp	r7, #0
 80096c8:	d143      	bne.n	8009752 <_malloc_r+0xd6>
 80096ca:	2c00      	cmp	r4, #0
 80096cc:	d04b      	beq.n	8009766 <_malloc_r+0xea>
 80096ce:	6823      	ldr	r3, [r4, #0]
 80096d0:	4639      	mov	r1, r7
 80096d2:	4630      	mov	r0, r6
 80096d4:	eb04 0903 	add.w	r9, r4, r3
 80096d8:	f000 fc6c 	bl	8009fb4 <_sbrk_r>
 80096dc:	4581      	cmp	r9, r0
 80096de:	d142      	bne.n	8009766 <_malloc_r+0xea>
 80096e0:	6821      	ldr	r1, [r4, #0]
 80096e2:	1a6d      	subs	r5, r5, r1
 80096e4:	4629      	mov	r1, r5
 80096e6:	4630      	mov	r0, r6
 80096e8:	f7ff ffa6 	bl	8009638 <sbrk_aligned>
 80096ec:	3001      	adds	r0, #1
 80096ee:	d03a      	beq.n	8009766 <_malloc_r+0xea>
 80096f0:	6823      	ldr	r3, [r4, #0]
 80096f2:	442b      	add	r3, r5
 80096f4:	6023      	str	r3, [r4, #0]
 80096f6:	f8d8 3000 	ldr.w	r3, [r8]
 80096fa:	685a      	ldr	r2, [r3, #4]
 80096fc:	bb62      	cbnz	r2, 8009758 <_malloc_r+0xdc>
 80096fe:	f8c8 7000 	str.w	r7, [r8]
 8009702:	e00f      	b.n	8009724 <_malloc_r+0xa8>
 8009704:	6822      	ldr	r2, [r4, #0]
 8009706:	1b52      	subs	r2, r2, r5
 8009708:	d420      	bmi.n	800974c <_malloc_r+0xd0>
 800970a:	2a0b      	cmp	r2, #11
 800970c:	d917      	bls.n	800973e <_malloc_r+0xc2>
 800970e:	1961      	adds	r1, r4, r5
 8009710:	42a3      	cmp	r3, r4
 8009712:	6025      	str	r5, [r4, #0]
 8009714:	bf18      	it	ne
 8009716:	6059      	strne	r1, [r3, #4]
 8009718:	6863      	ldr	r3, [r4, #4]
 800971a:	bf08      	it	eq
 800971c:	f8c8 1000 	streq.w	r1, [r8]
 8009720:	5162      	str	r2, [r4, r5]
 8009722:	604b      	str	r3, [r1, #4]
 8009724:	4630      	mov	r0, r6
 8009726:	f000 f82f 	bl	8009788 <__malloc_unlock>
 800972a:	f104 000b 	add.w	r0, r4, #11
 800972e:	1d23      	adds	r3, r4, #4
 8009730:	f020 0007 	bic.w	r0, r0, #7
 8009734:	1ac2      	subs	r2, r0, r3
 8009736:	bf1c      	itt	ne
 8009738:	1a1b      	subne	r3, r3, r0
 800973a:	50a3      	strne	r3, [r4, r2]
 800973c:	e7af      	b.n	800969e <_malloc_r+0x22>
 800973e:	6862      	ldr	r2, [r4, #4]
 8009740:	42a3      	cmp	r3, r4
 8009742:	bf0c      	ite	eq
 8009744:	f8c8 2000 	streq.w	r2, [r8]
 8009748:	605a      	strne	r2, [r3, #4]
 800974a:	e7eb      	b.n	8009724 <_malloc_r+0xa8>
 800974c:	4623      	mov	r3, r4
 800974e:	6864      	ldr	r4, [r4, #4]
 8009750:	e7ae      	b.n	80096b0 <_malloc_r+0x34>
 8009752:	463c      	mov	r4, r7
 8009754:	687f      	ldr	r7, [r7, #4]
 8009756:	e7b6      	b.n	80096c6 <_malloc_r+0x4a>
 8009758:	461a      	mov	r2, r3
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	42a3      	cmp	r3, r4
 800975e:	d1fb      	bne.n	8009758 <_malloc_r+0xdc>
 8009760:	2300      	movs	r3, #0
 8009762:	6053      	str	r3, [r2, #4]
 8009764:	e7de      	b.n	8009724 <_malloc_r+0xa8>
 8009766:	230c      	movs	r3, #12
 8009768:	6033      	str	r3, [r6, #0]
 800976a:	4630      	mov	r0, r6
 800976c:	f000 f80c 	bl	8009788 <__malloc_unlock>
 8009770:	e794      	b.n	800969c <_malloc_r+0x20>
 8009772:	6005      	str	r5, [r0, #0]
 8009774:	e7d6      	b.n	8009724 <_malloc_r+0xa8>
 8009776:	bf00      	nop
 8009778:	240035f4 	.word	0x240035f4

0800977c <__malloc_lock>:
 800977c:	4801      	ldr	r0, [pc, #4]	@ (8009784 <__malloc_lock+0x8>)
 800977e:	f7ff bee8 	b.w	8009552 <__retarget_lock_acquire_recursive>
 8009782:	bf00      	nop
 8009784:	240035ec 	.word	0x240035ec

08009788 <__malloc_unlock>:
 8009788:	4801      	ldr	r0, [pc, #4]	@ (8009790 <__malloc_unlock+0x8>)
 800978a:	f7ff bee3 	b.w	8009554 <__retarget_lock_release_recursive>
 800978e:	bf00      	nop
 8009790:	240035ec 	.word	0x240035ec

08009794 <__sfputc_r>:
 8009794:	6893      	ldr	r3, [r2, #8]
 8009796:	3b01      	subs	r3, #1
 8009798:	2b00      	cmp	r3, #0
 800979a:	b410      	push	{r4}
 800979c:	6093      	str	r3, [r2, #8]
 800979e:	da08      	bge.n	80097b2 <__sfputc_r+0x1e>
 80097a0:	6994      	ldr	r4, [r2, #24]
 80097a2:	42a3      	cmp	r3, r4
 80097a4:	db01      	blt.n	80097aa <__sfputc_r+0x16>
 80097a6:	290a      	cmp	r1, #10
 80097a8:	d103      	bne.n	80097b2 <__sfputc_r+0x1e>
 80097aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097ae:	f7ff bdc2 	b.w	8009336 <__swbuf_r>
 80097b2:	6813      	ldr	r3, [r2, #0]
 80097b4:	1c58      	adds	r0, r3, #1
 80097b6:	6010      	str	r0, [r2, #0]
 80097b8:	7019      	strb	r1, [r3, #0]
 80097ba:	4608      	mov	r0, r1
 80097bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097c0:	4770      	bx	lr

080097c2 <__sfputs_r>:
 80097c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097c4:	4606      	mov	r6, r0
 80097c6:	460f      	mov	r7, r1
 80097c8:	4614      	mov	r4, r2
 80097ca:	18d5      	adds	r5, r2, r3
 80097cc:	42ac      	cmp	r4, r5
 80097ce:	d101      	bne.n	80097d4 <__sfputs_r+0x12>
 80097d0:	2000      	movs	r0, #0
 80097d2:	e007      	b.n	80097e4 <__sfputs_r+0x22>
 80097d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097d8:	463a      	mov	r2, r7
 80097da:	4630      	mov	r0, r6
 80097dc:	f7ff ffda 	bl	8009794 <__sfputc_r>
 80097e0:	1c43      	adds	r3, r0, #1
 80097e2:	d1f3      	bne.n	80097cc <__sfputs_r+0xa>
 80097e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080097e8 <_vfiprintf_r>:
 80097e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ec:	460d      	mov	r5, r1
 80097ee:	b09d      	sub	sp, #116	@ 0x74
 80097f0:	4614      	mov	r4, r2
 80097f2:	4698      	mov	r8, r3
 80097f4:	4606      	mov	r6, r0
 80097f6:	b118      	cbz	r0, 8009800 <_vfiprintf_r+0x18>
 80097f8:	6a03      	ldr	r3, [r0, #32]
 80097fa:	b90b      	cbnz	r3, 8009800 <_vfiprintf_r+0x18>
 80097fc:	f7ff fcb2 	bl	8009164 <__sinit>
 8009800:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009802:	07d9      	lsls	r1, r3, #31
 8009804:	d405      	bmi.n	8009812 <_vfiprintf_r+0x2a>
 8009806:	89ab      	ldrh	r3, [r5, #12]
 8009808:	059a      	lsls	r2, r3, #22
 800980a:	d402      	bmi.n	8009812 <_vfiprintf_r+0x2a>
 800980c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800980e:	f7ff fea0 	bl	8009552 <__retarget_lock_acquire_recursive>
 8009812:	89ab      	ldrh	r3, [r5, #12]
 8009814:	071b      	lsls	r3, r3, #28
 8009816:	d501      	bpl.n	800981c <_vfiprintf_r+0x34>
 8009818:	692b      	ldr	r3, [r5, #16]
 800981a:	b99b      	cbnz	r3, 8009844 <_vfiprintf_r+0x5c>
 800981c:	4629      	mov	r1, r5
 800981e:	4630      	mov	r0, r6
 8009820:	f7ff fdc8 	bl	80093b4 <__swsetup_r>
 8009824:	b170      	cbz	r0, 8009844 <_vfiprintf_r+0x5c>
 8009826:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009828:	07dc      	lsls	r4, r3, #31
 800982a:	d504      	bpl.n	8009836 <_vfiprintf_r+0x4e>
 800982c:	f04f 30ff 	mov.w	r0, #4294967295
 8009830:	b01d      	add	sp, #116	@ 0x74
 8009832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009836:	89ab      	ldrh	r3, [r5, #12]
 8009838:	0598      	lsls	r0, r3, #22
 800983a:	d4f7      	bmi.n	800982c <_vfiprintf_r+0x44>
 800983c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800983e:	f7ff fe89 	bl	8009554 <__retarget_lock_release_recursive>
 8009842:	e7f3      	b.n	800982c <_vfiprintf_r+0x44>
 8009844:	2300      	movs	r3, #0
 8009846:	9309      	str	r3, [sp, #36]	@ 0x24
 8009848:	2320      	movs	r3, #32
 800984a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800984e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009852:	2330      	movs	r3, #48	@ 0x30
 8009854:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a04 <_vfiprintf_r+0x21c>
 8009858:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800985c:	f04f 0901 	mov.w	r9, #1
 8009860:	4623      	mov	r3, r4
 8009862:	469a      	mov	sl, r3
 8009864:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009868:	b10a      	cbz	r2, 800986e <_vfiprintf_r+0x86>
 800986a:	2a25      	cmp	r2, #37	@ 0x25
 800986c:	d1f9      	bne.n	8009862 <_vfiprintf_r+0x7a>
 800986e:	ebba 0b04 	subs.w	fp, sl, r4
 8009872:	d00b      	beq.n	800988c <_vfiprintf_r+0xa4>
 8009874:	465b      	mov	r3, fp
 8009876:	4622      	mov	r2, r4
 8009878:	4629      	mov	r1, r5
 800987a:	4630      	mov	r0, r6
 800987c:	f7ff ffa1 	bl	80097c2 <__sfputs_r>
 8009880:	3001      	adds	r0, #1
 8009882:	f000 80a7 	beq.w	80099d4 <_vfiprintf_r+0x1ec>
 8009886:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009888:	445a      	add	r2, fp
 800988a:	9209      	str	r2, [sp, #36]	@ 0x24
 800988c:	f89a 3000 	ldrb.w	r3, [sl]
 8009890:	2b00      	cmp	r3, #0
 8009892:	f000 809f 	beq.w	80099d4 <_vfiprintf_r+0x1ec>
 8009896:	2300      	movs	r3, #0
 8009898:	f04f 32ff 	mov.w	r2, #4294967295
 800989c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098a0:	f10a 0a01 	add.w	sl, sl, #1
 80098a4:	9304      	str	r3, [sp, #16]
 80098a6:	9307      	str	r3, [sp, #28]
 80098a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80098ae:	4654      	mov	r4, sl
 80098b0:	2205      	movs	r2, #5
 80098b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098b6:	4853      	ldr	r0, [pc, #332]	@ (8009a04 <_vfiprintf_r+0x21c>)
 80098b8:	f7f6 fd2a 	bl	8000310 <memchr>
 80098bc:	9a04      	ldr	r2, [sp, #16]
 80098be:	b9d8      	cbnz	r0, 80098f8 <_vfiprintf_r+0x110>
 80098c0:	06d1      	lsls	r1, r2, #27
 80098c2:	bf44      	itt	mi
 80098c4:	2320      	movmi	r3, #32
 80098c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098ca:	0713      	lsls	r3, r2, #28
 80098cc:	bf44      	itt	mi
 80098ce:	232b      	movmi	r3, #43	@ 0x2b
 80098d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098d4:	f89a 3000 	ldrb.w	r3, [sl]
 80098d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80098da:	d015      	beq.n	8009908 <_vfiprintf_r+0x120>
 80098dc:	9a07      	ldr	r2, [sp, #28]
 80098de:	4654      	mov	r4, sl
 80098e0:	2000      	movs	r0, #0
 80098e2:	f04f 0c0a 	mov.w	ip, #10
 80098e6:	4621      	mov	r1, r4
 80098e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098ec:	3b30      	subs	r3, #48	@ 0x30
 80098ee:	2b09      	cmp	r3, #9
 80098f0:	d94b      	bls.n	800998a <_vfiprintf_r+0x1a2>
 80098f2:	b1b0      	cbz	r0, 8009922 <_vfiprintf_r+0x13a>
 80098f4:	9207      	str	r2, [sp, #28]
 80098f6:	e014      	b.n	8009922 <_vfiprintf_r+0x13a>
 80098f8:	eba0 0308 	sub.w	r3, r0, r8
 80098fc:	fa09 f303 	lsl.w	r3, r9, r3
 8009900:	4313      	orrs	r3, r2
 8009902:	9304      	str	r3, [sp, #16]
 8009904:	46a2      	mov	sl, r4
 8009906:	e7d2      	b.n	80098ae <_vfiprintf_r+0xc6>
 8009908:	9b03      	ldr	r3, [sp, #12]
 800990a:	1d19      	adds	r1, r3, #4
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	9103      	str	r1, [sp, #12]
 8009910:	2b00      	cmp	r3, #0
 8009912:	bfbb      	ittet	lt
 8009914:	425b      	neglt	r3, r3
 8009916:	f042 0202 	orrlt.w	r2, r2, #2
 800991a:	9307      	strge	r3, [sp, #28]
 800991c:	9307      	strlt	r3, [sp, #28]
 800991e:	bfb8      	it	lt
 8009920:	9204      	strlt	r2, [sp, #16]
 8009922:	7823      	ldrb	r3, [r4, #0]
 8009924:	2b2e      	cmp	r3, #46	@ 0x2e
 8009926:	d10a      	bne.n	800993e <_vfiprintf_r+0x156>
 8009928:	7863      	ldrb	r3, [r4, #1]
 800992a:	2b2a      	cmp	r3, #42	@ 0x2a
 800992c:	d132      	bne.n	8009994 <_vfiprintf_r+0x1ac>
 800992e:	9b03      	ldr	r3, [sp, #12]
 8009930:	1d1a      	adds	r2, r3, #4
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	9203      	str	r2, [sp, #12]
 8009936:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800993a:	3402      	adds	r4, #2
 800993c:	9305      	str	r3, [sp, #20]
 800993e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a14 <_vfiprintf_r+0x22c>
 8009942:	7821      	ldrb	r1, [r4, #0]
 8009944:	2203      	movs	r2, #3
 8009946:	4650      	mov	r0, sl
 8009948:	f7f6 fce2 	bl	8000310 <memchr>
 800994c:	b138      	cbz	r0, 800995e <_vfiprintf_r+0x176>
 800994e:	9b04      	ldr	r3, [sp, #16]
 8009950:	eba0 000a 	sub.w	r0, r0, sl
 8009954:	2240      	movs	r2, #64	@ 0x40
 8009956:	4082      	lsls	r2, r0
 8009958:	4313      	orrs	r3, r2
 800995a:	3401      	adds	r4, #1
 800995c:	9304      	str	r3, [sp, #16]
 800995e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009962:	4829      	ldr	r0, [pc, #164]	@ (8009a08 <_vfiprintf_r+0x220>)
 8009964:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009968:	2206      	movs	r2, #6
 800996a:	f7f6 fcd1 	bl	8000310 <memchr>
 800996e:	2800      	cmp	r0, #0
 8009970:	d03f      	beq.n	80099f2 <_vfiprintf_r+0x20a>
 8009972:	4b26      	ldr	r3, [pc, #152]	@ (8009a0c <_vfiprintf_r+0x224>)
 8009974:	bb1b      	cbnz	r3, 80099be <_vfiprintf_r+0x1d6>
 8009976:	9b03      	ldr	r3, [sp, #12]
 8009978:	3307      	adds	r3, #7
 800997a:	f023 0307 	bic.w	r3, r3, #7
 800997e:	3308      	adds	r3, #8
 8009980:	9303      	str	r3, [sp, #12]
 8009982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009984:	443b      	add	r3, r7
 8009986:	9309      	str	r3, [sp, #36]	@ 0x24
 8009988:	e76a      	b.n	8009860 <_vfiprintf_r+0x78>
 800998a:	fb0c 3202 	mla	r2, ip, r2, r3
 800998e:	460c      	mov	r4, r1
 8009990:	2001      	movs	r0, #1
 8009992:	e7a8      	b.n	80098e6 <_vfiprintf_r+0xfe>
 8009994:	2300      	movs	r3, #0
 8009996:	3401      	adds	r4, #1
 8009998:	9305      	str	r3, [sp, #20]
 800999a:	4619      	mov	r1, r3
 800999c:	f04f 0c0a 	mov.w	ip, #10
 80099a0:	4620      	mov	r0, r4
 80099a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099a6:	3a30      	subs	r2, #48	@ 0x30
 80099a8:	2a09      	cmp	r2, #9
 80099aa:	d903      	bls.n	80099b4 <_vfiprintf_r+0x1cc>
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d0c6      	beq.n	800993e <_vfiprintf_r+0x156>
 80099b0:	9105      	str	r1, [sp, #20]
 80099b2:	e7c4      	b.n	800993e <_vfiprintf_r+0x156>
 80099b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80099b8:	4604      	mov	r4, r0
 80099ba:	2301      	movs	r3, #1
 80099bc:	e7f0      	b.n	80099a0 <_vfiprintf_r+0x1b8>
 80099be:	ab03      	add	r3, sp, #12
 80099c0:	9300      	str	r3, [sp, #0]
 80099c2:	462a      	mov	r2, r5
 80099c4:	4b12      	ldr	r3, [pc, #72]	@ (8009a10 <_vfiprintf_r+0x228>)
 80099c6:	a904      	add	r1, sp, #16
 80099c8:	4630      	mov	r0, r6
 80099ca:	f3af 8000 	nop.w
 80099ce:	4607      	mov	r7, r0
 80099d0:	1c78      	adds	r0, r7, #1
 80099d2:	d1d6      	bne.n	8009982 <_vfiprintf_r+0x19a>
 80099d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099d6:	07d9      	lsls	r1, r3, #31
 80099d8:	d405      	bmi.n	80099e6 <_vfiprintf_r+0x1fe>
 80099da:	89ab      	ldrh	r3, [r5, #12]
 80099dc:	059a      	lsls	r2, r3, #22
 80099de:	d402      	bmi.n	80099e6 <_vfiprintf_r+0x1fe>
 80099e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099e2:	f7ff fdb7 	bl	8009554 <__retarget_lock_release_recursive>
 80099e6:	89ab      	ldrh	r3, [r5, #12]
 80099e8:	065b      	lsls	r3, r3, #25
 80099ea:	f53f af1f 	bmi.w	800982c <_vfiprintf_r+0x44>
 80099ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099f0:	e71e      	b.n	8009830 <_vfiprintf_r+0x48>
 80099f2:	ab03      	add	r3, sp, #12
 80099f4:	9300      	str	r3, [sp, #0]
 80099f6:	462a      	mov	r2, r5
 80099f8:	4b05      	ldr	r3, [pc, #20]	@ (8009a10 <_vfiprintf_r+0x228>)
 80099fa:	a904      	add	r1, sp, #16
 80099fc:	4630      	mov	r0, r6
 80099fe:	f000 f879 	bl	8009af4 <_printf_i>
 8009a02:	e7e4      	b.n	80099ce <_vfiprintf_r+0x1e6>
 8009a04:	08010f99 	.word	0x08010f99
 8009a08:	08010fa3 	.word	0x08010fa3
 8009a0c:	00000000 	.word	0x00000000
 8009a10:	080097c3 	.word	0x080097c3
 8009a14:	08010f9f 	.word	0x08010f9f

08009a18 <_printf_common>:
 8009a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a1c:	4616      	mov	r6, r2
 8009a1e:	4698      	mov	r8, r3
 8009a20:	688a      	ldr	r2, [r1, #8]
 8009a22:	690b      	ldr	r3, [r1, #16]
 8009a24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	bfb8      	it	lt
 8009a2c:	4613      	movlt	r3, r2
 8009a2e:	6033      	str	r3, [r6, #0]
 8009a30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a34:	4607      	mov	r7, r0
 8009a36:	460c      	mov	r4, r1
 8009a38:	b10a      	cbz	r2, 8009a3e <_printf_common+0x26>
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	6033      	str	r3, [r6, #0]
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	0699      	lsls	r1, r3, #26
 8009a42:	bf42      	ittt	mi
 8009a44:	6833      	ldrmi	r3, [r6, #0]
 8009a46:	3302      	addmi	r3, #2
 8009a48:	6033      	strmi	r3, [r6, #0]
 8009a4a:	6825      	ldr	r5, [r4, #0]
 8009a4c:	f015 0506 	ands.w	r5, r5, #6
 8009a50:	d106      	bne.n	8009a60 <_printf_common+0x48>
 8009a52:	f104 0a19 	add.w	sl, r4, #25
 8009a56:	68e3      	ldr	r3, [r4, #12]
 8009a58:	6832      	ldr	r2, [r6, #0]
 8009a5a:	1a9b      	subs	r3, r3, r2
 8009a5c:	42ab      	cmp	r3, r5
 8009a5e:	dc26      	bgt.n	8009aae <_printf_common+0x96>
 8009a60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a64:	6822      	ldr	r2, [r4, #0]
 8009a66:	3b00      	subs	r3, #0
 8009a68:	bf18      	it	ne
 8009a6a:	2301      	movne	r3, #1
 8009a6c:	0692      	lsls	r2, r2, #26
 8009a6e:	d42b      	bmi.n	8009ac8 <_printf_common+0xb0>
 8009a70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a74:	4641      	mov	r1, r8
 8009a76:	4638      	mov	r0, r7
 8009a78:	47c8      	blx	r9
 8009a7a:	3001      	adds	r0, #1
 8009a7c:	d01e      	beq.n	8009abc <_printf_common+0xa4>
 8009a7e:	6823      	ldr	r3, [r4, #0]
 8009a80:	6922      	ldr	r2, [r4, #16]
 8009a82:	f003 0306 	and.w	r3, r3, #6
 8009a86:	2b04      	cmp	r3, #4
 8009a88:	bf02      	ittt	eq
 8009a8a:	68e5      	ldreq	r5, [r4, #12]
 8009a8c:	6833      	ldreq	r3, [r6, #0]
 8009a8e:	1aed      	subeq	r5, r5, r3
 8009a90:	68a3      	ldr	r3, [r4, #8]
 8009a92:	bf0c      	ite	eq
 8009a94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a98:	2500      	movne	r5, #0
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	bfc4      	itt	gt
 8009a9e:	1a9b      	subgt	r3, r3, r2
 8009aa0:	18ed      	addgt	r5, r5, r3
 8009aa2:	2600      	movs	r6, #0
 8009aa4:	341a      	adds	r4, #26
 8009aa6:	42b5      	cmp	r5, r6
 8009aa8:	d11a      	bne.n	8009ae0 <_printf_common+0xc8>
 8009aaa:	2000      	movs	r0, #0
 8009aac:	e008      	b.n	8009ac0 <_printf_common+0xa8>
 8009aae:	2301      	movs	r3, #1
 8009ab0:	4652      	mov	r2, sl
 8009ab2:	4641      	mov	r1, r8
 8009ab4:	4638      	mov	r0, r7
 8009ab6:	47c8      	blx	r9
 8009ab8:	3001      	adds	r0, #1
 8009aba:	d103      	bne.n	8009ac4 <_printf_common+0xac>
 8009abc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ac4:	3501      	adds	r5, #1
 8009ac6:	e7c6      	b.n	8009a56 <_printf_common+0x3e>
 8009ac8:	18e1      	adds	r1, r4, r3
 8009aca:	1c5a      	adds	r2, r3, #1
 8009acc:	2030      	movs	r0, #48	@ 0x30
 8009ace:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ad2:	4422      	add	r2, r4
 8009ad4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ad8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009adc:	3302      	adds	r3, #2
 8009ade:	e7c7      	b.n	8009a70 <_printf_common+0x58>
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	4622      	mov	r2, r4
 8009ae4:	4641      	mov	r1, r8
 8009ae6:	4638      	mov	r0, r7
 8009ae8:	47c8      	blx	r9
 8009aea:	3001      	adds	r0, #1
 8009aec:	d0e6      	beq.n	8009abc <_printf_common+0xa4>
 8009aee:	3601      	adds	r6, #1
 8009af0:	e7d9      	b.n	8009aa6 <_printf_common+0x8e>
	...

08009af4 <_printf_i>:
 8009af4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009af8:	7e0f      	ldrb	r7, [r1, #24]
 8009afa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009afc:	2f78      	cmp	r7, #120	@ 0x78
 8009afe:	4691      	mov	r9, r2
 8009b00:	4680      	mov	r8, r0
 8009b02:	460c      	mov	r4, r1
 8009b04:	469a      	mov	sl, r3
 8009b06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b0a:	d807      	bhi.n	8009b1c <_printf_i+0x28>
 8009b0c:	2f62      	cmp	r7, #98	@ 0x62
 8009b0e:	d80a      	bhi.n	8009b26 <_printf_i+0x32>
 8009b10:	2f00      	cmp	r7, #0
 8009b12:	f000 80d1 	beq.w	8009cb8 <_printf_i+0x1c4>
 8009b16:	2f58      	cmp	r7, #88	@ 0x58
 8009b18:	f000 80b8 	beq.w	8009c8c <_printf_i+0x198>
 8009b1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b24:	e03a      	b.n	8009b9c <_printf_i+0xa8>
 8009b26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b2a:	2b15      	cmp	r3, #21
 8009b2c:	d8f6      	bhi.n	8009b1c <_printf_i+0x28>
 8009b2e:	a101      	add	r1, pc, #4	@ (adr r1, 8009b34 <_printf_i+0x40>)
 8009b30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b34:	08009b8d 	.word	0x08009b8d
 8009b38:	08009ba1 	.word	0x08009ba1
 8009b3c:	08009b1d 	.word	0x08009b1d
 8009b40:	08009b1d 	.word	0x08009b1d
 8009b44:	08009b1d 	.word	0x08009b1d
 8009b48:	08009b1d 	.word	0x08009b1d
 8009b4c:	08009ba1 	.word	0x08009ba1
 8009b50:	08009b1d 	.word	0x08009b1d
 8009b54:	08009b1d 	.word	0x08009b1d
 8009b58:	08009b1d 	.word	0x08009b1d
 8009b5c:	08009b1d 	.word	0x08009b1d
 8009b60:	08009c9f 	.word	0x08009c9f
 8009b64:	08009bcb 	.word	0x08009bcb
 8009b68:	08009c59 	.word	0x08009c59
 8009b6c:	08009b1d 	.word	0x08009b1d
 8009b70:	08009b1d 	.word	0x08009b1d
 8009b74:	08009cc1 	.word	0x08009cc1
 8009b78:	08009b1d 	.word	0x08009b1d
 8009b7c:	08009bcb 	.word	0x08009bcb
 8009b80:	08009b1d 	.word	0x08009b1d
 8009b84:	08009b1d 	.word	0x08009b1d
 8009b88:	08009c61 	.word	0x08009c61
 8009b8c:	6833      	ldr	r3, [r6, #0]
 8009b8e:	1d1a      	adds	r2, r3, #4
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	6032      	str	r2, [r6, #0]
 8009b94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	e09c      	b.n	8009cda <_printf_i+0x1e6>
 8009ba0:	6833      	ldr	r3, [r6, #0]
 8009ba2:	6820      	ldr	r0, [r4, #0]
 8009ba4:	1d19      	adds	r1, r3, #4
 8009ba6:	6031      	str	r1, [r6, #0]
 8009ba8:	0606      	lsls	r6, r0, #24
 8009baa:	d501      	bpl.n	8009bb0 <_printf_i+0xbc>
 8009bac:	681d      	ldr	r5, [r3, #0]
 8009bae:	e003      	b.n	8009bb8 <_printf_i+0xc4>
 8009bb0:	0645      	lsls	r5, r0, #25
 8009bb2:	d5fb      	bpl.n	8009bac <_printf_i+0xb8>
 8009bb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009bb8:	2d00      	cmp	r5, #0
 8009bba:	da03      	bge.n	8009bc4 <_printf_i+0xd0>
 8009bbc:	232d      	movs	r3, #45	@ 0x2d
 8009bbe:	426d      	negs	r5, r5
 8009bc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bc4:	4858      	ldr	r0, [pc, #352]	@ (8009d28 <_printf_i+0x234>)
 8009bc6:	230a      	movs	r3, #10
 8009bc8:	e011      	b.n	8009bee <_printf_i+0xfa>
 8009bca:	6821      	ldr	r1, [r4, #0]
 8009bcc:	6833      	ldr	r3, [r6, #0]
 8009bce:	0608      	lsls	r0, r1, #24
 8009bd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8009bd4:	d402      	bmi.n	8009bdc <_printf_i+0xe8>
 8009bd6:	0649      	lsls	r1, r1, #25
 8009bd8:	bf48      	it	mi
 8009bda:	b2ad      	uxthmi	r5, r5
 8009bdc:	2f6f      	cmp	r7, #111	@ 0x6f
 8009bde:	4852      	ldr	r0, [pc, #328]	@ (8009d28 <_printf_i+0x234>)
 8009be0:	6033      	str	r3, [r6, #0]
 8009be2:	bf14      	ite	ne
 8009be4:	230a      	movne	r3, #10
 8009be6:	2308      	moveq	r3, #8
 8009be8:	2100      	movs	r1, #0
 8009bea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009bee:	6866      	ldr	r6, [r4, #4]
 8009bf0:	60a6      	str	r6, [r4, #8]
 8009bf2:	2e00      	cmp	r6, #0
 8009bf4:	db05      	blt.n	8009c02 <_printf_i+0x10e>
 8009bf6:	6821      	ldr	r1, [r4, #0]
 8009bf8:	432e      	orrs	r6, r5
 8009bfa:	f021 0104 	bic.w	r1, r1, #4
 8009bfe:	6021      	str	r1, [r4, #0]
 8009c00:	d04b      	beq.n	8009c9a <_printf_i+0x1a6>
 8009c02:	4616      	mov	r6, r2
 8009c04:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c08:	fb03 5711 	mls	r7, r3, r1, r5
 8009c0c:	5dc7      	ldrb	r7, [r0, r7]
 8009c0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c12:	462f      	mov	r7, r5
 8009c14:	42bb      	cmp	r3, r7
 8009c16:	460d      	mov	r5, r1
 8009c18:	d9f4      	bls.n	8009c04 <_printf_i+0x110>
 8009c1a:	2b08      	cmp	r3, #8
 8009c1c:	d10b      	bne.n	8009c36 <_printf_i+0x142>
 8009c1e:	6823      	ldr	r3, [r4, #0]
 8009c20:	07df      	lsls	r7, r3, #31
 8009c22:	d508      	bpl.n	8009c36 <_printf_i+0x142>
 8009c24:	6923      	ldr	r3, [r4, #16]
 8009c26:	6861      	ldr	r1, [r4, #4]
 8009c28:	4299      	cmp	r1, r3
 8009c2a:	bfde      	ittt	le
 8009c2c:	2330      	movle	r3, #48	@ 0x30
 8009c2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009c36:	1b92      	subs	r2, r2, r6
 8009c38:	6122      	str	r2, [r4, #16]
 8009c3a:	f8cd a000 	str.w	sl, [sp]
 8009c3e:	464b      	mov	r3, r9
 8009c40:	aa03      	add	r2, sp, #12
 8009c42:	4621      	mov	r1, r4
 8009c44:	4640      	mov	r0, r8
 8009c46:	f7ff fee7 	bl	8009a18 <_printf_common>
 8009c4a:	3001      	adds	r0, #1
 8009c4c:	d14a      	bne.n	8009ce4 <_printf_i+0x1f0>
 8009c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c52:	b004      	add	sp, #16
 8009c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c58:	6823      	ldr	r3, [r4, #0]
 8009c5a:	f043 0320 	orr.w	r3, r3, #32
 8009c5e:	6023      	str	r3, [r4, #0]
 8009c60:	4832      	ldr	r0, [pc, #200]	@ (8009d2c <_printf_i+0x238>)
 8009c62:	2778      	movs	r7, #120	@ 0x78
 8009c64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c68:	6823      	ldr	r3, [r4, #0]
 8009c6a:	6831      	ldr	r1, [r6, #0]
 8009c6c:	061f      	lsls	r7, r3, #24
 8009c6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c72:	d402      	bmi.n	8009c7a <_printf_i+0x186>
 8009c74:	065f      	lsls	r7, r3, #25
 8009c76:	bf48      	it	mi
 8009c78:	b2ad      	uxthmi	r5, r5
 8009c7a:	6031      	str	r1, [r6, #0]
 8009c7c:	07d9      	lsls	r1, r3, #31
 8009c7e:	bf44      	itt	mi
 8009c80:	f043 0320 	orrmi.w	r3, r3, #32
 8009c84:	6023      	strmi	r3, [r4, #0]
 8009c86:	b11d      	cbz	r5, 8009c90 <_printf_i+0x19c>
 8009c88:	2310      	movs	r3, #16
 8009c8a:	e7ad      	b.n	8009be8 <_printf_i+0xf4>
 8009c8c:	4826      	ldr	r0, [pc, #152]	@ (8009d28 <_printf_i+0x234>)
 8009c8e:	e7e9      	b.n	8009c64 <_printf_i+0x170>
 8009c90:	6823      	ldr	r3, [r4, #0]
 8009c92:	f023 0320 	bic.w	r3, r3, #32
 8009c96:	6023      	str	r3, [r4, #0]
 8009c98:	e7f6      	b.n	8009c88 <_printf_i+0x194>
 8009c9a:	4616      	mov	r6, r2
 8009c9c:	e7bd      	b.n	8009c1a <_printf_i+0x126>
 8009c9e:	6833      	ldr	r3, [r6, #0]
 8009ca0:	6825      	ldr	r5, [r4, #0]
 8009ca2:	6961      	ldr	r1, [r4, #20]
 8009ca4:	1d18      	adds	r0, r3, #4
 8009ca6:	6030      	str	r0, [r6, #0]
 8009ca8:	062e      	lsls	r6, r5, #24
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	d501      	bpl.n	8009cb2 <_printf_i+0x1be>
 8009cae:	6019      	str	r1, [r3, #0]
 8009cb0:	e002      	b.n	8009cb8 <_printf_i+0x1c4>
 8009cb2:	0668      	lsls	r0, r5, #25
 8009cb4:	d5fb      	bpl.n	8009cae <_printf_i+0x1ba>
 8009cb6:	8019      	strh	r1, [r3, #0]
 8009cb8:	2300      	movs	r3, #0
 8009cba:	6123      	str	r3, [r4, #16]
 8009cbc:	4616      	mov	r6, r2
 8009cbe:	e7bc      	b.n	8009c3a <_printf_i+0x146>
 8009cc0:	6833      	ldr	r3, [r6, #0]
 8009cc2:	1d1a      	adds	r2, r3, #4
 8009cc4:	6032      	str	r2, [r6, #0]
 8009cc6:	681e      	ldr	r6, [r3, #0]
 8009cc8:	6862      	ldr	r2, [r4, #4]
 8009cca:	2100      	movs	r1, #0
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f7f6 fb1f 	bl	8000310 <memchr>
 8009cd2:	b108      	cbz	r0, 8009cd8 <_printf_i+0x1e4>
 8009cd4:	1b80      	subs	r0, r0, r6
 8009cd6:	6060      	str	r0, [r4, #4]
 8009cd8:	6863      	ldr	r3, [r4, #4]
 8009cda:	6123      	str	r3, [r4, #16]
 8009cdc:	2300      	movs	r3, #0
 8009cde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ce2:	e7aa      	b.n	8009c3a <_printf_i+0x146>
 8009ce4:	6923      	ldr	r3, [r4, #16]
 8009ce6:	4632      	mov	r2, r6
 8009ce8:	4649      	mov	r1, r9
 8009cea:	4640      	mov	r0, r8
 8009cec:	47d0      	blx	sl
 8009cee:	3001      	adds	r0, #1
 8009cf0:	d0ad      	beq.n	8009c4e <_printf_i+0x15a>
 8009cf2:	6823      	ldr	r3, [r4, #0]
 8009cf4:	079b      	lsls	r3, r3, #30
 8009cf6:	d413      	bmi.n	8009d20 <_printf_i+0x22c>
 8009cf8:	68e0      	ldr	r0, [r4, #12]
 8009cfa:	9b03      	ldr	r3, [sp, #12]
 8009cfc:	4298      	cmp	r0, r3
 8009cfe:	bfb8      	it	lt
 8009d00:	4618      	movlt	r0, r3
 8009d02:	e7a6      	b.n	8009c52 <_printf_i+0x15e>
 8009d04:	2301      	movs	r3, #1
 8009d06:	4632      	mov	r2, r6
 8009d08:	4649      	mov	r1, r9
 8009d0a:	4640      	mov	r0, r8
 8009d0c:	47d0      	blx	sl
 8009d0e:	3001      	adds	r0, #1
 8009d10:	d09d      	beq.n	8009c4e <_printf_i+0x15a>
 8009d12:	3501      	adds	r5, #1
 8009d14:	68e3      	ldr	r3, [r4, #12]
 8009d16:	9903      	ldr	r1, [sp, #12]
 8009d18:	1a5b      	subs	r3, r3, r1
 8009d1a:	42ab      	cmp	r3, r5
 8009d1c:	dcf2      	bgt.n	8009d04 <_printf_i+0x210>
 8009d1e:	e7eb      	b.n	8009cf8 <_printf_i+0x204>
 8009d20:	2500      	movs	r5, #0
 8009d22:	f104 0619 	add.w	r6, r4, #25
 8009d26:	e7f5      	b.n	8009d14 <_printf_i+0x220>
 8009d28:	08010faa 	.word	0x08010faa
 8009d2c:	08010fbb 	.word	0x08010fbb

08009d30 <__sflush_r>:
 8009d30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d38:	0716      	lsls	r6, r2, #28
 8009d3a:	4605      	mov	r5, r0
 8009d3c:	460c      	mov	r4, r1
 8009d3e:	d454      	bmi.n	8009dea <__sflush_r+0xba>
 8009d40:	684b      	ldr	r3, [r1, #4]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	dc02      	bgt.n	8009d4c <__sflush_r+0x1c>
 8009d46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	dd48      	ble.n	8009dde <__sflush_r+0xae>
 8009d4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d4e:	2e00      	cmp	r6, #0
 8009d50:	d045      	beq.n	8009dde <__sflush_r+0xae>
 8009d52:	2300      	movs	r3, #0
 8009d54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009d58:	682f      	ldr	r7, [r5, #0]
 8009d5a:	6a21      	ldr	r1, [r4, #32]
 8009d5c:	602b      	str	r3, [r5, #0]
 8009d5e:	d030      	beq.n	8009dc2 <__sflush_r+0x92>
 8009d60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009d62:	89a3      	ldrh	r3, [r4, #12]
 8009d64:	0759      	lsls	r1, r3, #29
 8009d66:	d505      	bpl.n	8009d74 <__sflush_r+0x44>
 8009d68:	6863      	ldr	r3, [r4, #4]
 8009d6a:	1ad2      	subs	r2, r2, r3
 8009d6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d6e:	b10b      	cbz	r3, 8009d74 <__sflush_r+0x44>
 8009d70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d72:	1ad2      	subs	r2, r2, r3
 8009d74:	2300      	movs	r3, #0
 8009d76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d78:	6a21      	ldr	r1, [r4, #32]
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	47b0      	blx	r6
 8009d7e:	1c43      	adds	r3, r0, #1
 8009d80:	89a3      	ldrh	r3, [r4, #12]
 8009d82:	d106      	bne.n	8009d92 <__sflush_r+0x62>
 8009d84:	6829      	ldr	r1, [r5, #0]
 8009d86:	291d      	cmp	r1, #29
 8009d88:	d82b      	bhi.n	8009de2 <__sflush_r+0xb2>
 8009d8a:	4a2a      	ldr	r2, [pc, #168]	@ (8009e34 <__sflush_r+0x104>)
 8009d8c:	40ca      	lsrs	r2, r1
 8009d8e:	07d6      	lsls	r6, r2, #31
 8009d90:	d527      	bpl.n	8009de2 <__sflush_r+0xb2>
 8009d92:	2200      	movs	r2, #0
 8009d94:	6062      	str	r2, [r4, #4]
 8009d96:	04d9      	lsls	r1, r3, #19
 8009d98:	6922      	ldr	r2, [r4, #16]
 8009d9a:	6022      	str	r2, [r4, #0]
 8009d9c:	d504      	bpl.n	8009da8 <__sflush_r+0x78>
 8009d9e:	1c42      	adds	r2, r0, #1
 8009da0:	d101      	bne.n	8009da6 <__sflush_r+0x76>
 8009da2:	682b      	ldr	r3, [r5, #0]
 8009da4:	b903      	cbnz	r3, 8009da8 <__sflush_r+0x78>
 8009da6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009da8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009daa:	602f      	str	r7, [r5, #0]
 8009dac:	b1b9      	cbz	r1, 8009dde <__sflush_r+0xae>
 8009dae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009db2:	4299      	cmp	r1, r3
 8009db4:	d002      	beq.n	8009dbc <__sflush_r+0x8c>
 8009db6:	4628      	mov	r0, r5
 8009db8:	f7ff fbec 	bl	8009594 <_free_r>
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8009dc0:	e00d      	b.n	8009dde <__sflush_r+0xae>
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	4628      	mov	r0, r5
 8009dc6:	47b0      	blx	r6
 8009dc8:	4602      	mov	r2, r0
 8009dca:	1c50      	adds	r0, r2, #1
 8009dcc:	d1c9      	bne.n	8009d62 <__sflush_r+0x32>
 8009dce:	682b      	ldr	r3, [r5, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d0c6      	beq.n	8009d62 <__sflush_r+0x32>
 8009dd4:	2b1d      	cmp	r3, #29
 8009dd6:	d001      	beq.n	8009ddc <__sflush_r+0xac>
 8009dd8:	2b16      	cmp	r3, #22
 8009dda:	d11e      	bne.n	8009e1a <__sflush_r+0xea>
 8009ddc:	602f      	str	r7, [r5, #0]
 8009dde:	2000      	movs	r0, #0
 8009de0:	e022      	b.n	8009e28 <__sflush_r+0xf8>
 8009de2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009de6:	b21b      	sxth	r3, r3
 8009de8:	e01b      	b.n	8009e22 <__sflush_r+0xf2>
 8009dea:	690f      	ldr	r7, [r1, #16]
 8009dec:	2f00      	cmp	r7, #0
 8009dee:	d0f6      	beq.n	8009dde <__sflush_r+0xae>
 8009df0:	0793      	lsls	r3, r2, #30
 8009df2:	680e      	ldr	r6, [r1, #0]
 8009df4:	bf08      	it	eq
 8009df6:	694b      	ldreq	r3, [r1, #20]
 8009df8:	600f      	str	r7, [r1, #0]
 8009dfa:	bf18      	it	ne
 8009dfc:	2300      	movne	r3, #0
 8009dfe:	eba6 0807 	sub.w	r8, r6, r7
 8009e02:	608b      	str	r3, [r1, #8]
 8009e04:	f1b8 0f00 	cmp.w	r8, #0
 8009e08:	dde9      	ble.n	8009dde <__sflush_r+0xae>
 8009e0a:	6a21      	ldr	r1, [r4, #32]
 8009e0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e0e:	4643      	mov	r3, r8
 8009e10:	463a      	mov	r2, r7
 8009e12:	4628      	mov	r0, r5
 8009e14:	47b0      	blx	r6
 8009e16:	2800      	cmp	r0, #0
 8009e18:	dc08      	bgt.n	8009e2c <__sflush_r+0xfc>
 8009e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e22:	81a3      	strh	r3, [r4, #12]
 8009e24:	f04f 30ff 	mov.w	r0, #4294967295
 8009e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e2c:	4407      	add	r7, r0
 8009e2e:	eba8 0800 	sub.w	r8, r8, r0
 8009e32:	e7e7      	b.n	8009e04 <__sflush_r+0xd4>
 8009e34:	20400001 	.word	0x20400001

08009e38 <_fflush_r>:
 8009e38:	b538      	push	{r3, r4, r5, lr}
 8009e3a:	690b      	ldr	r3, [r1, #16]
 8009e3c:	4605      	mov	r5, r0
 8009e3e:	460c      	mov	r4, r1
 8009e40:	b913      	cbnz	r3, 8009e48 <_fflush_r+0x10>
 8009e42:	2500      	movs	r5, #0
 8009e44:	4628      	mov	r0, r5
 8009e46:	bd38      	pop	{r3, r4, r5, pc}
 8009e48:	b118      	cbz	r0, 8009e52 <_fflush_r+0x1a>
 8009e4a:	6a03      	ldr	r3, [r0, #32]
 8009e4c:	b90b      	cbnz	r3, 8009e52 <_fflush_r+0x1a>
 8009e4e:	f7ff f989 	bl	8009164 <__sinit>
 8009e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d0f3      	beq.n	8009e42 <_fflush_r+0xa>
 8009e5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009e5c:	07d0      	lsls	r0, r2, #31
 8009e5e:	d404      	bmi.n	8009e6a <_fflush_r+0x32>
 8009e60:	0599      	lsls	r1, r3, #22
 8009e62:	d402      	bmi.n	8009e6a <_fflush_r+0x32>
 8009e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e66:	f7ff fb74 	bl	8009552 <__retarget_lock_acquire_recursive>
 8009e6a:	4628      	mov	r0, r5
 8009e6c:	4621      	mov	r1, r4
 8009e6e:	f7ff ff5f 	bl	8009d30 <__sflush_r>
 8009e72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e74:	07da      	lsls	r2, r3, #31
 8009e76:	4605      	mov	r5, r0
 8009e78:	d4e4      	bmi.n	8009e44 <_fflush_r+0xc>
 8009e7a:	89a3      	ldrh	r3, [r4, #12]
 8009e7c:	059b      	lsls	r3, r3, #22
 8009e7e:	d4e1      	bmi.n	8009e44 <_fflush_r+0xc>
 8009e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e82:	f7ff fb67 	bl	8009554 <__retarget_lock_release_recursive>
 8009e86:	e7dd      	b.n	8009e44 <_fflush_r+0xc>

08009e88 <fiprintf>:
 8009e88:	b40e      	push	{r1, r2, r3}
 8009e8a:	b503      	push	{r0, r1, lr}
 8009e8c:	4601      	mov	r1, r0
 8009e8e:	ab03      	add	r3, sp, #12
 8009e90:	4805      	ldr	r0, [pc, #20]	@ (8009ea8 <fiprintf+0x20>)
 8009e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e96:	6800      	ldr	r0, [r0, #0]
 8009e98:	9301      	str	r3, [sp, #4]
 8009e9a:	f7ff fca5 	bl	80097e8 <_vfiprintf_r>
 8009e9e:	b002      	add	sp, #8
 8009ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ea4:	b003      	add	sp, #12
 8009ea6:	4770      	bx	lr
 8009ea8:	240000b0 	.word	0x240000b0

08009eac <__swhatbuf_r>:
 8009eac:	b570      	push	{r4, r5, r6, lr}
 8009eae:	460c      	mov	r4, r1
 8009eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eb4:	2900      	cmp	r1, #0
 8009eb6:	b096      	sub	sp, #88	@ 0x58
 8009eb8:	4615      	mov	r5, r2
 8009eba:	461e      	mov	r6, r3
 8009ebc:	da0d      	bge.n	8009eda <__swhatbuf_r+0x2e>
 8009ebe:	89a3      	ldrh	r3, [r4, #12]
 8009ec0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009ec4:	f04f 0100 	mov.w	r1, #0
 8009ec8:	bf14      	ite	ne
 8009eca:	2340      	movne	r3, #64	@ 0x40
 8009ecc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ed0:	2000      	movs	r0, #0
 8009ed2:	6031      	str	r1, [r6, #0]
 8009ed4:	602b      	str	r3, [r5, #0]
 8009ed6:	b016      	add	sp, #88	@ 0x58
 8009ed8:	bd70      	pop	{r4, r5, r6, pc}
 8009eda:	466a      	mov	r2, sp
 8009edc:	f000 f848 	bl	8009f70 <_fstat_r>
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	dbec      	blt.n	8009ebe <__swhatbuf_r+0x12>
 8009ee4:	9901      	ldr	r1, [sp, #4]
 8009ee6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009eea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009eee:	4259      	negs	r1, r3
 8009ef0:	4159      	adcs	r1, r3
 8009ef2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ef6:	e7eb      	b.n	8009ed0 <__swhatbuf_r+0x24>

08009ef8 <__smakebuf_r>:
 8009ef8:	898b      	ldrh	r3, [r1, #12]
 8009efa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009efc:	079d      	lsls	r5, r3, #30
 8009efe:	4606      	mov	r6, r0
 8009f00:	460c      	mov	r4, r1
 8009f02:	d507      	bpl.n	8009f14 <__smakebuf_r+0x1c>
 8009f04:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f08:	6023      	str	r3, [r4, #0]
 8009f0a:	6123      	str	r3, [r4, #16]
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	6163      	str	r3, [r4, #20]
 8009f10:	b003      	add	sp, #12
 8009f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f14:	ab01      	add	r3, sp, #4
 8009f16:	466a      	mov	r2, sp
 8009f18:	f7ff ffc8 	bl	8009eac <__swhatbuf_r>
 8009f1c:	9f00      	ldr	r7, [sp, #0]
 8009f1e:	4605      	mov	r5, r0
 8009f20:	4639      	mov	r1, r7
 8009f22:	4630      	mov	r0, r6
 8009f24:	f7ff fbaa 	bl	800967c <_malloc_r>
 8009f28:	b948      	cbnz	r0, 8009f3e <__smakebuf_r+0x46>
 8009f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f2e:	059a      	lsls	r2, r3, #22
 8009f30:	d4ee      	bmi.n	8009f10 <__smakebuf_r+0x18>
 8009f32:	f023 0303 	bic.w	r3, r3, #3
 8009f36:	f043 0302 	orr.w	r3, r3, #2
 8009f3a:	81a3      	strh	r3, [r4, #12]
 8009f3c:	e7e2      	b.n	8009f04 <__smakebuf_r+0xc>
 8009f3e:	89a3      	ldrh	r3, [r4, #12]
 8009f40:	6020      	str	r0, [r4, #0]
 8009f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f46:	81a3      	strh	r3, [r4, #12]
 8009f48:	9b01      	ldr	r3, [sp, #4]
 8009f4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009f4e:	b15b      	cbz	r3, 8009f68 <__smakebuf_r+0x70>
 8009f50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f54:	4630      	mov	r0, r6
 8009f56:	f000 f81d 	bl	8009f94 <_isatty_r>
 8009f5a:	b128      	cbz	r0, 8009f68 <__smakebuf_r+0x70>
 8009f5c:	89a3      	ldrh	r3, [r4, #12]
 8009f5e:	f023 0303 	bic.w	r3, r3, #3
 8009f62:	f043 0301 	orr.w	r3, r3, #1
 8009f66:	81a3      	strh	r3, [r4, #12]
 8009f68:	89a3      	ldrh	r3, [r4, #12]
 8009f6a:	431d      	orrs	r5, r3
 8009f6c:	81a5      	strh	r5, [r4, #12]
 8009f6e:	e7cf      	b.n	8009f10 <__smakebuf_r+0x18>

08009f70 <_fstat_r>:
 8009f70:	b538      	push	{r3, r4, r5, lr}
 8009f72:	4d07      	ldr	r5, [pc, #28]	@ (8009f90 <_fstat_r+0x20>)
 8009f74:	2300      	movs	r3, #0
 8009f76:	4604      	mov	r4, r0
 8009f78:	4608      	mov	r0, r1
 8009f7a:	4611      	mov	r1, r2
 8009f7c:	602b      	str	r3, [r5, #0]
 8009f7e:	f7f9 fbaa 	bl	80036d6 <_fstat>
 8009f82:	1c43      	adds	r3, r0, #1
 8009f84:	d102      	bne.n	8009f8c <_fstat_r+0x1c>
 8009f86:	682b      	ldr	r3, [r5, #0]
 8009f88:	b103      	cbz	r3, 8009f8c <_fstat_r+0x1c>
 8009f8a:	6023      	str	r3, [r4, #0]
 8009f8c:	bd38      	pop	{r3, r4, r5, pc}
 8009f8e:	bf00      	nop
 8009f90:	240035e8 	.word	0x240035e8

08009f94 <_isatty_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	4d06      	ldr	r5, [pc, #24]	@ (8009fb0 <_isatty_r+0x1c>)
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	602b      	str	r3, [r5, #0]
 8009fa0:	f7f9 fba9 	bl	80036f6 <_isatty>
 8009fa4:	1c43      	adds	r3, r0, #1
 8009fa6:	d102      	bne.n	8009fae <_isatty_r+0x1a>
 8009fa8:	682b      	ldr	r3, [r5, #0]
 8009faa:	b103      	cbz	r3, 8009fae <_isatty_r+0x1a>
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	bd38      	pop	{r3, r4, r5, pc}
 8009fb0:	240035e8 	.word	0x240035e8

08009fb4 <_sbrk_r>:
 8009fb4:	b538      	push	{r3, r4, r5, lr}
 8009fb6:	4d06      	ldr	r5, [pc, #24]	@ (8009fd0 <_sbrk_r+0x1c>)
 8009fb8:	2300      	movs	r3, #0
 8009fba:	4604      	mov	r4, r0
 8009fbc:	4608      	mov	r0, r1
 8009fbe:	602b      	str	r3, [r5, #0]
 8009fc0:	f7f9 fbb2 	bl	8003728 <_sbrk>
 8009fc4:	1c43      	adds	r3, r0, #1
 8009fc6:	d102      	bne.n	8009fce <_sbrk_r+0x1a>
 8009fc8:	682b      	ldr	r3, [r5, #0]
 8009fca:	b103      	cbz	r3, 8009fce <_sbrk_r+0x1a>
 8009fcc:	6023      	str	r3, [r4, #0]
 8009fce:	bd38      	pop	{r3, r4, r5, pc}
 8009fd0:	240035e8 	.word	0x240035e8

08009fd4 <abort>:
 8009fd4:	b508      	push	{r3, lr}
 8009fd6:	2006      	movs	r0, #6
 8009fd8:	f000 f82c 	bl	800a034 <raise>
 8009fdc:	2001      	movs	r0, #1
 8009fde:	f7f9 fb2a 	bl	8003636 <_exit>

08009fe2 <_raise_r>:
 8009fe2:	291f      	cmp	r1, #31
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	4605      	mov	r5, r0
 8009fe8:	460c      	mov	r4, r1
 8009fea:	d904      	bls.n	8009ff6 <_raise_r+0x14>
 8009fec:	2316      	movs	r3, #22
 8009fee:	6003      	str	r3, [r0, #0]
 8009ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ff4:	bd38      	pop	{r3, r4, r5, pc}
 8009ff6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ff8:	b112      	cbz	r2, 800a000 <_raise_r+0x1e>
 8009ffa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ffe:	b94b      	cbnz	r3, 800a014 <_raise_r+0x32>
 800a000:	4628      	mov	r0, r5
 800a002:	f000 f831 	bl	800a068 <_getpid_r>
 800a006:	4622      	mov	r2, r4
 800a008:	4601      	mov	r1, r0
 800a00a:	4628      	mov	r0, r5
 800a00c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a010:	f000 b818 	b.w	800a044 <_kill_r>
 800a014:	2b01      	cmp	r3, #1
 800a016:	d00a      	beq.n	800a02e <_raise_r+0x4c>
 800a018:	1c59      	adds	r1, r3, #1
 800a01a:	d103      	bne.n	800a024 <_raise_r+0x42>
 800a01c:	2316      	movs	r3, #22
 800a01e:	6003      	str	r3, [r0, #0]
 800a020:	2001      	movs	r0, #1
 800a022:	e7e7      	b.n	8009ff4 <_raise_r+0x12>
 800a024:	2100      	movs	r1, #0
 800a026:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a02a:	4620      	mov	r0, r4
 800a02c:	4798      	blx	r3
 800a02e:	2000      	movs	r0, #0
 800a030:	e7e0      	b.n	8009ff4 <_raise_r+0x12>
	...

0800a034 <raise>:
 800a034:	4b02      	ldr	r3, [pc, #8]	@ (800a040 <raise+0xc>)
 800a036:	4601      	mov	r1, r0
 800a038:	6818      	ldr	r0, [r3, #0]
 800a03a:	f7ff bfd2 	b.w	8009fe2 <_raise_r>
 800a03e:	bf00      	nop
 800a040:	240000b0 	.word	0x240000b0

0800a044 <_kill_r>:
 800a044:	b538      	push	{r3, r4, r5, lr}
 800a046:	4d07      	ldr	r5, [pc, #28]	@ (800a064 <_kill_r+0x20>)
 800a048:	2300      	movs	r3, #0
 800a04a:	4604      	mov	r4, r0
 800a04c:	4608      	mov	r0, r1
 800a04e:	4611      	mov	r1, r2
 800a050:	602b      	str	r3, [r5, #0]
 800a052:	f7f9 fae0 	bl	8003616 <_kill>
 800a056:	1c43      	adds	r3, r0, #1
 800a058:	d102      	bne.n	800a060 <_kill_r+0x1c>
 800a05a:	682b      	ldr	r3, [r5, #0]
 800a05c:	b103      	cbz	r3, 800a060 <_kill_r+0x1c>
 800a05e:	6023      	str	r3, [r4, #0]
 800a060:	bd38      	pop	{r3, r4, r5, pc}
 800a062:	bf00      	nop
 800a064:	240035e8 	.word	0x240035e8

0800a068 <_getpid_r>:
 800a068:	f7f9 bacd 	b.w	8003606 <_getpid>

0800a06c <_init>:
 800a06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a06e:	bf00      	nop
 800a070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a072:	bc08      	pop	{r3}
 800a074:	469e      	mov	lr, r3
 800a076:	4770      	bx	lr

0800a078 <_fini>:
 800a078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a07a:	bf00      	nop
 800a07c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a07e:	bc08      	pop	{r3}
 800a080:	469e      	mov	lr, r3
 800a082:	4770      	bx	lr
