Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul  2 22:48:49 2023
| Host         : Benjamin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_SCPU_control_sets_placed.rpt
| Design       : top_SCPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   158 |
| Unused register locations in slices containing registers |   649 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            5 |
|      3 |            4 |
|      4 |            5 |
|      5 |            3 |
|      6 |            1 |
|      7 |            1 |
|      8 |            5 |
|      9 |            2 |
|     10 |           34 |
|     11 |           54 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             175 |           92 |
| No           | No                    | Yes                    |             728 |          265 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               8 |            7 |
| Yes          | No                    | Yes                    |            1260 |          720 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|        Clock Signal       |                                        Enable Signal                                        |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_1[0]                                                      | U1_SCPU/U_IF_ID/AR[0]           |                1 |              1 |
|  IO_clk_i_BUFG            |                                                                                             |                                 |                1 |              1 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_0[0]                                                      | U1_SCPU/U_IF_ID/AR[0]           |                1 |              1 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_2[0]                                                      | U1_SCPU/U_IF_ID/AR[0]           |                1 |              1 |
|  clkdiv_BUFG[6]           |                                                                                             |                                 |                1 |              1 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/E[0]                                                                       | U1_SCPU/U_IF_ID/AR[0]           |                1 |              1 |
|  Clk_CPU_BUFG             |                                                                                             | U8_clk_div/rst                  |                1 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_5[0]                                                      | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                1 |              2 |
|  IO_clk_i_BUFG            |                                                                                             | U1_SCPU/U_ID_EX/AR[0]           |                1 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_20[0]                                                     | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                2 |              2 |
|  clkdiv_BUFG[6]           |                                                                                             | U1_SCPU/U_ID_EX/AR[0]           |                2 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_25[0]                                                     | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_10[0]                                                     | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_11[0]                                                     | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_1[0]                                                      | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                2 |              3 |
|  clk_IBUF_BUFG            |                                                                                             | U8_clk_div/rst                  |                1 |              4 |
|  U6_SSeg7/flash_IBUF_BUFG |                                                                                             |                                 |                3 |              4 |
|  n_0_2309_BUFG            |                                                                                             | U1_SCPU/U_EX_MEM/AR[0]          |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_ID_EX/i_jalr_out_reg_0                                                            | U1_SCPU/U_RF/AR[0]              |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_ID_EX/i_jalr_out_reg_0                                                            | U1_SCPU/U_RF/AR[1]              |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_14[0]                                                     | U1_SCPU/U_RF/AR[0]              |                3 |              5 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_14[0]                                                     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                4 |              5 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_29[0]                                                     | U1_SCPU/U_RF/AR[1]              |                3 |              5 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_29[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                4 |              6 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_1[0]                                                      | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                5 |              7 |
|  clk_IBUF_BUFG            |                                                                                             | U1_SCPU/U_ID_EX/AR[0]           |                2 |              8 |
|  U6_SSeg7/flash_IBUF_BUFG | U6_SSeg7/seg_sout[7]_i_1_n_0                                                                |                                 |                7 |              8 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_10[0]                                                     | U1_SCPU/U_RF/AR[1]              |                7 |              8 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_25[0]                                                     | U1_SCPU/U_RF/AR[0]              |                6 |              8 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_11[0]                                                     | U1_SCPU/U_RF/AR[2]              |                5 |              8 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_20[0]                                                     | U1_SCPU/U_RF/rstn[0]            |                5 |              9 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_5[0]                                                      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                5 |              9 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_26[0]                                                     | U1_SCPU/U_RF/AR[1]              |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_2[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_10[0]                                                     | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_18[0]                                                     | U1_SCPU/U_RF/AR[0]              |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_19[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_3[0]                                                      | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_28[0]                                                     | U1_SCPU/U_RF/AR[1]              |                2 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_17[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/E[0]                                                                       | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                7 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_2[0]                                                      | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                5 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/E[0]                                                                       | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                8 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_23[0]                                                     | U1_SCPU/U_RF/AR[2]              |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_24[0]                                                     | U1_SCPU/U_RF/AR[1]              |                4 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_29[0]                                                     | U1_SCPU/U_RF/AR[2]              |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_6[0]                                                      | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                7 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_13[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                8 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_25[0]                                                     | U1_SCPU/U_RF/AR[2]              |                2 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_7[0]                                                      | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                4 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_15[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                4 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_0[0]                                                      | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                8 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_0[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                9 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_9[0]                                                      | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                9 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_5[0]                                                      | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                4 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_1[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                8 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_22[0]                                                     | U1_SCPU/U_RF/AR[0]              |               10 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_30[0]                                                     | U1_SCPU/U_RF/AR[1]              |                7 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_11[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                9 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_20[0]                                                     | U1_SCPU/U_RF/AR[0]              |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_8[0]                                                      | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                8 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_27[0]                                                     | U1_SCPU/U_RF/AR[2]              |                5 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_12[0]                                                     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                7 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_21[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                8 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_16[0]                                                     | U1_SCPU/U_RF/AR[0]              |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_4[0]                                                      | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                6 |             10 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_4[0]                                                      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_4[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                4 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_9[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |               10 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_10[0]                                                     | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_18[0]                                                     | U1_SCPU/U_RF/AR[1]              |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_20[0]                                                     | U1_SCPU/U_RF/AR[1]              |                4 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_17[0]                                                     | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                6 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_17[0]                                                     | U1_SCPU/U_RF/AR[2]              |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_28[0]                                                     | U1_SCPU/U_RF/AR[0]              |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_28[0]                                                     | U1_SCPU/U_RF/rstn[0]            |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_29[0]                                                     | U1_SCPU/U_RF/AR[0]              |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_6[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_13[0]                                                     | U1_SCPU/U_RF/AR[2]              |                4 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_7[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_7[0]                                                      | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                3 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_15[0]                                                     | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                4 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_13[0]                                                     | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_15[0]                                                     | U1_SCPU/U_RF/AR[2]              |                3 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_18[0]                                                     | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_26[0]                                                     | U1_SCPU/U_RF/rstn[0]            |                9 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_0[0]                                                      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                4 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_26[0]                                                     | U1_SCPU/U_RF/AR[0]              |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_5[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_19[0]                                                     | U1_SCPU/U_RF/AR[2]              |                2 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_19[0]                                                     | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                9 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_1[0]                                                      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/E[0]                                                                       | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |               10 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_24[0]                                                     | U1_SCPU/U_RF/AR[0]              |               10 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_22[0]                                                     | U1_SCPU/U_RF/AR[1]              |                6 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_24[0]                                                     | U1_SCPU/U_RF/rstn[0]            |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_11[0]                                                     | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_16[0]                                                     | U1_SCPU/U_RF/AR[1]              |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_25[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_6[0]                                                      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                6 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_3[0]                                                      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                6 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_8[0]                                                      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_8[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_30[0]                                                     | U1_SCPU/U_RF/AR[0]              |               11 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_2[0]                                                      | U1_SCPU/U_RF/rf[31][20]_i_1_n_4 |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_30[0]                                                     | U1_SCPU/U_RF/rstn[0]            |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_27[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                6 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_22[0]                                                     | U1_SCPU/U_RF/rstn[0]            |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_3[0]                                                      | U1_SCPU/U_RF/rf[31][30]_i_1_n_4 |                6 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_12[0]                                                     | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                7 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_14[0]                                                     | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                9 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_12[0]                                                     | U1_SCPU/U_RF/AR[1]              |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_21[0]                                                     | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                9 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_14[0]                                                     | U1_SCPU/U_RF/AR[1]              |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_21[0]                                                     | U1_SCPU/U_RF/AR[2]              |                9 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_23[0]                                                     | U1_SCPU/U_RF/rf[29][2]_i_1_n_4  |                6 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_16[0]                                                     | U1_SCPU/U_RF/rf[31][9]_i_1_n_4  |                5 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_9[0]                                                      | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                8 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_23[0]                                                     | U1_SCPU/U_RF/rf[25][11]_i_1_n_4 |                9 |             11 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_MEM_WB/RegWrite_out_reg_27[0]                                                     | U1_SCPU/U_RF/AR[0]              |                6 |             11 |
|  Clk_CPU_BUFG             |                                                                                             | U1_SCPU/U_RF/rstn[0]            |                6 |             14 |
|  Clk_CPU_BUFG             | U1_SCPU/U_ID_EX/E[0]                                                                        | U1_SCPU/U_IF_ID/AR[0]           |                6 |             15 |
|  clk_IBUF_BUFG            |                                                                                             |                                 |               16 |             16 |
|  Clk_CPU_BUFG             | U1_SCPU/U_ID_EX/E[0]                                                                        | U1_SCPU/U_RF/rstn[0]            |                7 |             17 |
|  clk_IBUF_BUFG            |                                                                                             | U1_SCPU/U_RF/AR[2]              |                5 |             20 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0     |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_319_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_448_511_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_576_639_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0   |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_768_831_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_960_1023_0_2_i_1_n_0 |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_0_2_i_1_n_0  |                                 |                6 |             22 |
|  clk_IBUF_BUFG            | U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_0_2_i_1_n_0  |                                 |                6 |             22 |
|  U1_SCPU/U_EX_MEM/E[0]    |                                                                                             |                                 |                7 |             25 |
|  Clk_CPU_BUFG             | U1_SCPU/U_ID_EX/i_jalr_out_reg_0                                                            | U1_SCPU/U_RF/rstn[0]            |                8 |             28 |
|  IO_clk_i_BUFG            | U1_SCPU/U_EX_MEM/EN                                                                         | U8_clk_div/rst                  |               14 |             32 |
|  U7_SPIO/clk_IBUF_BUFG    | U1_SCPU/U_EX_MEM/alures_out_reg[2]_0                                                        | U1_SCPU/U_ID_EX/AR[0]           |               11 |             32 |
|  n_1_2308_BUFG            |                                                                                             |                                 |               12 |             32 |
|  clkdiv_BUFG[6]           | U9_Counter/counter0[31]                                                                     | U1_SCPU/U_ID_EX/AR[0]           |               12 |             32 |
|  n_0_2309_BUFG            |                                                                                             |                                 |               14 |             32 |
|  n_2_1986_BUFG            |                                                                                             |                                 |               20 |             32 |
|  n_3_1718_BUFG            |                                                                                             |                                 |               18 |             32 |
|  IO_clk_i_BUFG            | U1_SCPU/U_EX_MEM/MemWrite_out_reg_0[0]                                                      | U1_SCPU/U_EX_MEM/rstn[1]        |               11 |             32 |
|  Clk_CPU_BUFG             | U1_SCPU/U_ID_EX/i_jalr_out_reg_0                                                            | U1_SCPU/U_IF_ID/AR[0]           |               13 |             40 |
|  U6_SSeg7/clk_IBUF_BUFG   |                                                                                             | U8_clk_div/rst                  |               22 |             48 |
|  Clk_CPU_BUFG             |                                                                                             | U1_SCPU/U_IF_ID/AR[0]           |               21 |             64 |
|  Clk_CPU_BUFG             |                                                                                             | U1_SCPU/U_ID_EX/AR[0]           |               29 |             78 |
|  Clk_CPU_BUFG             |                                                                                             | U1_SCPU/U_EX_MEM/rstn[1]        |               48 |             91 |
|  Clk_CPU_BUFG             |                                                                                             | U1_SCPU/U_EX_MEM/rstn[0]        |               45 |            123 |
|  IO_clk_i_BUFG            |                                                                                             | U8_clk_div/rst                  |               82 |            272 |
+---------------------------+---------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+


