module FullAdder(A, B, C, X, Y);

input A;

input B;

input C;

output X;

output Y;

assign carry=(a&b)|(b&c)|(c&a);                           

assign sum=a^b^c;                            

endmodule




TEST

module TestBench_FullAdder;

reg A, B, C;

wire X, Y;

FullAdder FA(A,B,C,X,Y);

initial begin

#10 A=1;B=1;C=1;                       
#10 A=1;B=1;C=0;   
#10 A=0;B=1;C=1;                        
#10 A=0;B=0;C=0;

$stop;

end

endmodule