<stg><name>PE_wrapper_2_0_x0</name>


<trans_list>

<trans id="286" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_274" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_274" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_275" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6774" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="6" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6774" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_276" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_276" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="14" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="30" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="34" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_0_x0143, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_0_x0104, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_0_x0103, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_0_x064, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_0_x063, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_1_x044, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_0_x043, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_0_x0143, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_0_x0104, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_0_x0103, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_0_x064, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_0_x063, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_1_x044, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_0_x043, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:14 %local_A_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_0_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:15 %local_C_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:16 %local_D = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_D"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %local_C_0_addr = getelementptr i32 %local_C_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="local_C_0_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %local_C_0_addr_280 = getelementptr i32 %local_C_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="local_C_0_addr_280"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %local_C_0_addr_281 = getelementptr i32 %local_C_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="local_C_0_addr_281"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %local_C_0_addr_282 = getelementptr i32 %local_C_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="local_C_0_addr_282"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %local_C_0_addr_283 = getelementptr i32 %local_C_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="local_C_0_addr_283"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %local_C_0_addr_284 = getelementptr i32 %local_C_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_C_0_addr_284"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %local_C_0_addr_285 = getelementptr i32 %local_C_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_C_0_addr_285"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %local_C_0_addr_286 = getelementptr i32 %local_C_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_C_0_addr_286"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %local_A_0_0_addr = getelementptr i32 %local_A_0_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %local_A_0_0_addr_280 = getelementptr i32 %local_A_0_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_280"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %local_A_0_0_addr_281 = getelementptr i32 %local_A_0_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_281"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %local_A_0_0_addr_282 = getelementptr i32 %local_A_0_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_282"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %local_A_0_0_addr_283 = getelementptr i32 %local_A_0_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_283"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %local_A_0_0_addr_284 = getelementptr i32 %local_A_0_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_284"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %local_A_0_0_addr_285 = getelementptr i32 %local_A_0_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_285"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %local_A_0_0_addr_286 = getelementptr i32 %local_A_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_286"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:33 %br_ln6761 = br void

]]></Node>
<StgValue><ssdm name="br_ln6761"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 %add_ln691, void, i3 0, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6761 = br i1 %icmp_ln890, void %.split51, void

]]></Node>
<StgValue><ssdm name="br_ln6761"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51:0 %specloopname_ln6761 = specloopname void @_ssdm_op_SpecLoopName, void @empty_948

]]></Node>
<StgValue><ssdm name="specloopname_ln6761"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.split51:1 %br_ln6762 = br void

]]></Node>
<StgValue><ssdm name="br_ln6762"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0">
<![CDATA[
:0 %ret_ln6859 = ret

]]></Node>
<StgValue><ssdm name="ret_ln6859"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 0, void %.split51, i3 %add_ln691_344, void %.loopexit

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln691_344 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_344"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln890_273 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_273"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6762 = br i1 %icmp_ln890_273, void %.split49, void

]]></Node>
<StgValue><ssdm name="br_ln6762"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:0 %specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1260

]]></Node>
<StgValue><ssdm name="specloopname_ln1461"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.split49:1 %br_ln890 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2:0 %c6_V = phi i4 %add_ln691_342, void, i4 0, void %.split49

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:1 %add_ln691_342 = add i4 %c6_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_342"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="4">
<![CDATA[
.preheader2:2 %zext_ln890 = zext i4 %c6_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:3 %icmp_ln890_274 = icmp_eq  i4 %c6_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_274"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln6767 = br i1 %icmp_ln890_274, void %.split30, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln6767"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:0 %specloopname_ln6767 = specloopname void @_ssdm_op_SpecLoopName, void @empty_891

]]></Node>
<StgValue><ssdm name="specloopname_ln6767"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.split30:1 %br_ln6769 = br void

]]></Node>
<StgValue><ssdm name="br_ln6769"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln6774 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln6774"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i5 %add_ln691_343, void %.split, i5 0, void %.split30

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_343 = add i5 %c7_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_343"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="5">
<![CDATA[
:2 %trunc_ln6771 = trunc i5 %c7_V

]]></Node>
<StgValue><ssdm name="trunc_ln6771"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3 %tmp_217_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln6771, i3 0

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln6771 = add i7 %tmp_217_cast, i7 %zext_ln890

]]></Node>
<StgValue><ssdm name="add_ln6771"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="7">
<![CDATA[
:5 %zext_ln6771 = zext i7 %add_ln6771

]]></Node>
<StgValue><ssdm name="zext_ln6771"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %local_D_addr = getelementptr i32 %local_D, i64 0, i64 %zext_ln6771

]]></Node>
<StgValue><ssdm name="local_D_addr"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7 %icmp_ln890_275 = icmp_eq  i5 %c7_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_275"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln6769 = br i1 %icmp_ln890_275, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6769"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln6769 = specloopname void @_ssdm_op_SpecLoopName, void @empty_418

]]></Node>
<StgValue><ssdm name="specloopname_ln6769"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split:1 %store_ln6771 = store i32 0, i7 %local_D_addr

]]></Node>
<StgValue><ssdm name="store_ln6771"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.split:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0 %c2_V = phi i8 %c2_V_32, void, i8 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1 %c2_V_32 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_32"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2 %icmp_ln6774 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln6774"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln6774 = br i1 %icmp_ln6774, void %.split46, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6774"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6774" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split46:0 %specloopname_ln6774 = specloopname void @_ssdm_op_SpecLoopName, void @empty_417

]]></Node>
<StgValue><ssdm name="specloopname_ln6774"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6774" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split46:1 %cmp_i_i279_not = icmp_ne  i8 %c2_V, i8 127

]]></Node>
<StgValue><ssdm name="cmp_i_i279_not"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6774" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.split46:2 %br_ln6777 = br void

]]></Node>
<StgValue><ssdm name="br_ln6777"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6774" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i2 %add_ln691_346, void, i2 0, void %.split46

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_346 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_346"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_276 = icmp_eq  i2 %c5_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_276"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6777 = br i1 %icmp_ln890_276, void %.split44, void

]]></Node>
<StgValue><ssdm name="br_ln6777"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split44:0 %specloopname_ln6777 = specloopname void @_ssdm_op_SpecLoopName, void @empty_881

]]></Node>
<StgValue><ssdm name="specloopname_ln6777"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split44:1 %cmp_i_i273_not = icmp_ne  i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="cmp_i_i273_not"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.split44:2 %br_ln6778 = br void

]]></Node>
<StgValue><ssdm name="br_ln6778"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_32 = phi i6 %add_ln691_347, void, i6 0, void %.split44

]]></Node>
<StgValue><ssdm name="c6_V_32"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_347 = add i6 %c6_V_32, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_347"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_277 = icmp_eq  i6 %c6_V_32, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_277"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6778 = br i1 %icmp_ln890_277, void %.split42, void

]]></Node>
<StgValue><ssdm name="br_ln6778"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:0 %specloopname_ln6778 = specloopname void @_ssdm_op_SpecLoopName, void @empty_908

]]></Node>
<StgValue><ssdm name="specloopname_ln6778"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split42:1 %cmp_i_i_not = icmp_ne  i6 %c6_V_32, i6 31

]]></Node>
<StgValue><ssdm name="cmp_i_i_not"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:2 %tmp1 = or i1 %cmp_i_i273_not, i1 %cmp_i_i_not

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:3 %brmerge906 = or i1 %tmp1, i1 %cmp_i_i279_not

]]></Node>
<StgValue><ssdm name="brmerge906"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.split42:4 %br_ln6780 = br void

]]></Node>
<StgValue><ssdm name="br_ln6780"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_32 = phi i4 %add_ln691_348, void, i4 0, void %.split42

]]></Node>
<StgValue><ssdm name="c7_V_32"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_348 = add i4 %c7_V_32, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_348"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="4">
<![CDATA[
:2 %zext_ln890_63 = zext i4 %c7_V_32

]]></Node>
<StgValue><ssdm name="zext_ln890_63"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln890_278 = icmp_eq  i4 %c7_V_32, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_278"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln6780 = br i1 %icmp_ln890_278, void %.split40, void

]]></Node>
<StgValue><ssdm name="br_ln6780"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split40:0 %specloopname_ln6780 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1333

]]></Node>
<StgValue><ssdm name="specloopname_ln6780"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.split40:1 %br_ln6782 = br void

]]></Node>
<StgValue><ssdm name="br_ln6782"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i5 %add_ln691_352, void %._crit_edge, i5 0, void %.split40

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_352 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_352"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="5">
<![CDATA[
:2 %empty = trunc i5 %c8_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3 %tmp_218_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %empty_2507 = add i7 %tmp_218_cast, i7 %zext_ln890_63

]]></Node>
<StgValue><ssdm name="empty_2507"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="7">
<![CDATA[
:5 %p_cast = zext i7 %empty_2507

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %local_D_addr_32 = getelementptr i32 %local_D, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_D_addr_32"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7 %icmp_ln890_279 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_279"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln6782 = br i1 %icmp_ln890_279, void %.split38, void

]]></Node>
<StgValue><ssdm name="br_ln6782"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split38:0 %specloopname_ln6782 = specloopname void @_ssdm_op_SpecLoopName, void @empty_923

]]></Node>
<StgValue><ssdm name="specloopname_ln6782"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split38:1 %tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x043

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.split38:2 %br_ln6788 = br void

]]></Node>
<StgValue><ssdm name="br_ln6788"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i4 %add_ln691_349, void %.split32, i4 0, void %.split38

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i256 %zext_ln1497, void %.split32, i256 %tmp, void %.split38

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_349 = add i4 %n_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_349"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln878 = zext i4 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln878 = icmp_eq  i4 %n_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln6788 = br i1 %icmp_ln878, void %.split32, void

]]></Node>
<StgValue><ssdm name="br_ln6788"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:0 %specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1332

]]></Node>
<StgValue><ssdm name="specloopname_ln708"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="256">
<![CDATA[
.split32:1 %u = trunc i256 %p_Val2_s

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
.split32:2 %bitcast_ln6794 = bitcast i32 %u

]]></Node>
<StgValue><ssdm name="bitcast_ln6794"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:3 %local_A_0_0_addr_287 = getelementptr i32 %local_A_0_0, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_287"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split32:4 %store_ln6794 = store i32 %bitcast_ln6794, i3 %local_A_0_0_addr_287

]]></Node>
<StgValue><ssdm name="store_ln6794"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split32:5 %r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="256" op_0_bw="224">
<![CDATA[
.split32:6 %zext_ln1497 = zext i224 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.split32:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %fifo_B_PE_2_0_x063_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_2_0_x063

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_0_x063_read"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:1 %tmp_116 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_2_0_x0103

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln6802 = br void

]]></Node>
<StgValue><ssdm name="br_ln6802"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V_32 = phi i4 %add_ln691_350, void %.split34, i4 0, void

]]></Node>
<StgValue><ssdm name="n_V_32"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_36 = phi i256 %zext_ln1497_32, void %.split34, i256 %tmp_116, void

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_350 = add i4 %n_V_32, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_350"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln878_32 = zext i4 %n_V_32

]]></Node>
<StgValue><ssdm name="zext_ln878_32"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln878_32 = icmp_eq  i4 %n_V_32, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878_32"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln6802 = br i1 %icmp_ln878_32, void %.split34, void

]]></Node>
<StgValue><ssdm name="br_ln6802"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:0 %specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_860

]]></Node>
<StgValue><ssdm name="specloopname_ln708"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="256">
<![CDATA[
.split34:1 %u_32 = trunc i256 %p_Val2_36

]]></Node>
<StgValue><ssdm name="u_32"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
.split34:2 %bitcast_ln6808 = bitcast i32 %u_32

]]></Node>
<StgValue><ssdm name="bitcast_ln6808"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:3 %local_C_0_addr_287 = getelementptr i32 %local_C_0, i64 0, i64 %zext_ln878_32

]]></Node>
<StgValue><ssdm name="local_C_0_addr_287"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split34:4 %store_ln6808 = store i32 %bitcast_ln6808, i3 %local_C_0_addr_287

]]></Node>
<StgValue><ssdm name="store_ln6808"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:5 %r_32 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_36, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r_32"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="256" op_0_bw="224">
<![CDATA[
.split34:6 %zext_ln1497_32 = zext i224 %r_32

]]></Node>
<StgValue><ssdm name="zext_ln1497_32"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split34:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
:1 %local_D_load = load i7 %local_D_addr_32

]]></Node>
<StgValue><ssdm name="local_D_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
:0 %tmp_115 = bitcast i32 %fifo_B_PE_2_0_x063_read

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
:1 %local_D_load = load i7 %local_D_addr_32

]]></Node>
<StgValue><ssdm name="local_D_load"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln6813 = br void

]]></Node>
<StgValue><ssdm name="br_ln6813"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c9_V = phi i4 %add_ln691_351, void %.split36, i4 0, void

]]></Node>
<StgValue><ssdm name="c9_V"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_2508 = phi i32 %add, void %.split36, i32 %local_D_load, void

]]></Node>
<StgValue><ssdm name="empty_2508"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_351 = add i4 %c9_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_351"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln890_64 = zext i4 %c9_V

]]></Node>
<StgValue><ssdm name="zext_ln890_64"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln890_280 = icmp_eq  i4 %c9_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_280"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln6813 = br i1 %icmp_ln890_280, void %.split36, void

]]></Node>
<StgValue><ssdm name="br_ln6813"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:1 %local_A_0_0_addr_288 = getelementptr i32 %local_A_0_0, i64 0, i64 %zext_ln890_64

]]></Node>
<StgValue><ssdm name="local_A_0_0_addr_288"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="3">
<![CDATA[
.split36:2 %local_A_0_0_load = load i3 %local_A_0_0_addr_288

]]></Node>
<StgValue><ssdm name="local_A_0_0_load"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:4 %local_C_0_addr_288 = getelementptr i32 %local_C_0, i64 0, i64 %zext_ln890_64

]]></Node>
<StgValue><ssdm name="local_C_0_addr_288"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="3">
<![CDATA[
.split36:5 %local_C_0_load = load i3 %local_C_0_addr_288

]]></Node>
<StgValue><ssdm name="local_C_0_load"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:0 %store_ln6814 = store i32 %empty_2508, i7 %local_D_addr_32

]]></Node>
<StgValue><ssdm name="store_ln6814"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln6816 = br i1 %brmerge906, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln6816"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
<literal name="brmerge906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln174 = bitcast i32 %empty_2508

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
<literal name="brmerge906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_0_x0143, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
<literal name="brmerge906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln6817 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln6817"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:0 %u7 = load i3 %local_C_0_addr

]]></Node>
<StgValue><ssdm name="u7"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:1 %u6 = load i3 %local_C_0_addr_280

]]></Node>
<StgValue><ssdm name="u6"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:19 %u7_32 = load i3 %local_A_0_0_addr

]]></Node>
<StgValue><ssdm name="u7_32"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:20 %u6_32 = load i3 %local_A_0_0_addr_280

]]></Node>
<StgValue><ssdm name="u6_32"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="3">
<![CDATA[
.split36:2 %local_A_0_0_load = load i3 %local_A_0_0_addr_288

]]></Node>
<StgValue><ssdm name="local_A_0_0_load"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="3">
<![CDATA[
.split36:5 %local_C_0_load = load i3 %local_C_0_addr_288

]]></Node>
<StgValue><ssdm name="local_C_0_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="219" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:3 %mul = fmul i32 %local_A_0_0_load, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:3 %mul = fmul i32 %local_A_0_0_load, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="221" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:3 %mul = fmul i32 %local_A_0_0_load, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:3 %mul = fmul i32 %local_A_0_0_load, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="223" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:6 %mul6 = fmul i32 %mul, i32 %local_C_0_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="224" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:6 %mul6 = fmul i32 %mul, i32 %local_C_0_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="225" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:6 %mul6 = fmul i32 %mul, i32 %local_C_0_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="226" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:6 %mul6 = fmul i32 %mul, i32 %local_C_0_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="227" st_id="24" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:7 %add = fadd i32 %empty_2508, i32 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="228" st_id="25" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:7 %add = fadd i32 %empty_2508, i32 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="229" st_id="26" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:7 %add = fadd i32 %empty_2508, i32 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="230" st_id="27" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:7 %add = fadd i32 %empty_2508, i32 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="231" st_id="28" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:7 %add = fadd i32 %empty_2508, i32 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="232" st_id="29" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:7 %add = fadd i32 %empty_2508, i32 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:0 %specloopname_ln6813 = specloopname void @_ssdm_op_SpecLoopName, void @empty_876

]]></Node>
<StgValue><ssdm name="specloopname_ln6813"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:7 %add = fadd i32 %empty_2508, i32 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.split36:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="236" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:0 %u7 = load i3 %local_C_0_addr

]]></Node>
<StgValue><ssdm name="u7"/></StgValue>
</operation>

<operation id="237" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:1 %u6 = load i3 %local_C_0_addr_280

]]></Node>
<StgValue><ssdm name="u6"/></StgValue>
</operation>

<operation id="238" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:2 %u5 = load i3 %local_C_0_addr_281

]]></Node>
<StgValue><ssdm name="u5"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:3 %u4 = load i3 %local_C_0_addr_282

]]></Node>
<StgValue><ssdm name="u4"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:19 %u7_32 = load i3 %local_A_0_0_addr

]]></Node>
<StgValue><ssdm name="u7_32"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:20 %u6_32 = load i3 %local_A_0_0_addr_280

]]></Node>
<StgValue><ssdm name="u6_32"/></StgValue>
</operation>

<operation id="242" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:21 %u5_32 = load i3 %local_A_0_0_addr_281

]]></Node>
<StgValue><ssdm name="u5_32"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:22 %u4_32 = load i3 %local_A_0_0_addr_282

]]></Node>
<StgValue><ssdm name="u4_32"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="244" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:2 %u5 = load i3 %local_C_0_addr_281

]]></Node>
<StgValue><ssdm name="u5"/></StgValue>
</operation>

<operation id="245" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:3 %u4 = load i3 %local_C_0_addr_282

]]></Node>
<StgValue><ssdm name="u4"/></StgValue>
</operation>

<operation id="246" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:4 %u3 = load i3 %local_C_0_addr_283

]]></Node>
<StgValue><ssdm name="u3"/></StgValue>
</operation>

<operation id="247" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:5 %u2 = load i3 %local_C_0_addr_284

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:21 %u5_32 = load i3 %local_A_0_0_addr_281

]]></Node>
<StgValue><ssdm name="u5_32"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:22 %u4_32 = load i3 %local_A_0_0_addr_282

]]></Node>
<StgValue><ssdm name="u4_32"/></StgValue>
</operation>

<operation id="250" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:23 %u3_32 = load i3 %local_A_0_0_addr_283

]]></Node>
<StgValue><ssdm name="u3_32"/></StgValue>
</operation>

<operation id="251" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:24 %u2_32 = load i3 %local_A_0_0_addr_284

]]></Node>
<StgValue><ssdm name="u2_32"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="252" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:4 %u3 = load i3 %local_C_0_addr_283

]]></Node>
<StgValue><ssdm name="u3"/></StgValue>
</operation>

<operation id="253" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:5 %u2 = load i3 %local_C_0_addr_284

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:6 %u1 = load i3 %local_C_0_addr_285

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:7 %u0 = load i3 %local_C_0_addr_286

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="256" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:23 %u3_32 = load i3 %local_A_0_0_addr_283

]]></Node>
<StgValue><ssdm name="u3_32"/></StgValue>
</operation>

<operation id="257" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:24 %u2_32 = load i3 %local_A_0_0_addr_284

]]></Node>
<StgValue><ssdm name="u2_32"/></StgValue>
</operation>

<operation id="258" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:25 %u1_32 = load i3 %local_A_0_0_addr_285

]]></Node>
<StgValue><ssdm name="u1_32"/></StgValue>
</operation>

<operation id="259" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:26 %u0_32 = load i3 %local_A_0_0_addr_286

]]></Node>
<StgValue><ssdm name="u0_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="260" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:6 %u1 = load i3 %local_C_0_addr_285

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="261" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:7 %u0 = load i3 %local_C_0_addr_286

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:8 %v1_V = bitcast i32 %u7

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="263" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:9 %v2_V_793 = bitcast i32 %u6

]]></Node>
<StgValue><ssdm name="v2_V_793"/></StgValue>
</operation>

<operation id="264" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:10 %v2_V_792 = bitcast i32 %u5

]]></Node>
<StgValue><ssdm name="v2_V_792"/></StgValue>
</operation>

<operation id="265" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:11 %v2_V_791 = bitcast i32 %u4

]]></Node>
<StgValue><ssdm name="v2_V_791"/></StgValue>
</operation>

<operation id="266" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:12 %v2_V_790 = bitcast i32 %u3

]]></Node>
<StgValue><ssdm name="v2_V_790"/></StgValue>
</operation>

<operation id="267" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:13 %v2_V_789 = bitcast i32 %u2

]]></Node>
<StgValue><ssdm name="v2_V_789"/></StgValue>
</operation>

<operation id="268" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:14 %v2_V_788 = bitcast i32 %u1

]]></Node>
<StgValue><ssdm name="v2_V_788"/></StgValue>
</operation>

<operation id="269" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:15 %v2_V = bitcast i32 %u0

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="270" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge:16 %p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_793, i32 %v2_V_792, i32 %v2_V_791, i32 %v2_V_790, i32 %v2_V_789, i32 %v2_V_788, i32 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="271" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_3_0_x0104, i256 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="272" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:18 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_3_0_x064, i32 %fifo_B_PE_2_0_x063_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="273" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:25 %u1_32 = load i3 %local_A_0_0_addr_285

]]></Node>
<StgValue><ssdm name="u1_32"/></StgValue>
</operation>

<operation id="274" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:26 %u0_32 = load i3 %local_A_0_0_addr_286

]]></Node>
<StgValue><ssdm name="u0_32"/></StgValue>
</operation>

<operation id="275" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:27 %v1_V_32 = bitcast i32 %u7_32

]]></Node>
<StgValue><ssdm name="v1_V_32"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:28 %v2_V_800 = bitcast i32 %u6_32

]]></Node>
<StgValue><ssdm name="v2_V_800"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:29 %v2_V_799 = bitcast i32 %u5_32

]]></Node>
<StgValue><ssdm name="v2_V_799"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:30 %v2_V_798 = bitcast i32 %u4_32

]]></Node>
<StgValue><ssdm name="v2_V_798"/></StgValue>
</operation>

<operation id="279" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:31 %v2_V_797 = bitcast i32 %u3_32

]]></Node>
<StgValue><ssdm name="v2_V_797"/></StgValue>
</operation>

<operation id="280" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:32 %v2_V_796 = bitcast i32 %u2_32

]]></Node>
<StgValue><ssdm name="v2_V_796"/></StgValue>
</operation>

<operation id="281" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:33 %v2_V_795 = bitcast i32 %u1_32

]]></Node>
<StgValue><ssdm name="v2_V_795"/></StgValue>
</operation>

<operation id="282" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:34 %v2_V_794 = bitcast i32 %u0_32

]]></Node>
<StgValue><ssdm name="v2_V_794"/></StgValue>
</operation>

<operation id="283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge:35 %p_Result_42 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V_32, i32 %v2_V_800, i32 %v2_V_799, i32 %v2_V_798, i32 %v2_V_797, i32 %v2_V_796, i32 %v2_V_795, i32 %v2_V_794

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="284" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_1_x044, i256 %p_Result_42

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:37 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
