
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//unshare_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401998 <.init>:
  401998:	stp	x29, x30, [sp, #-16]!
  40199c:	mov	x29, sp
  4019a0:	bl	401f40 <ferror@plt+0x60>
  4019a4:	ldp	x29, x30, [sp], #16
  4019a8:	ret

Disassembly of section .plt:

00000000004019b0 <memcpy@plt-0x20>:
  4019b0:	stp	x16, x30, [sp, #-16]!
  4019b4:	adrp	x16, 417000 <ferror@plt+0x15120>
  4019b8:	ldr	x17, [x16, #4088]
  4019bc:	add	x16, x16, #0xff8
  4019c0:	br	x17
  4019c4:	nop
  4019c8:	nop
  4019cc:	nop

00000000004019d0 <memcpy@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16120>
  4019d4:	ldr	x17, [x16]
  4019d8:	add	x16, x16, #0x0
  4019dc:	br	x17

00000000004019e0 <_exit@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16120>
  4019e4:	ldr	x17, [x16, #8]
  4019e8:	add	x16, x16, #0x8
  4019ec:	br	x17

00000000004019f0 <setuid@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16120>
  4019f4:	ldr	x17, [x16, #16]
  4019f8:	add	x16, x16, #0x10
  4019fc:	br	x17

0000000000401a00 <strtoul@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a04:	ldr	x17, [x16, #24]
  401a08:	add	x16, x16, #0x18
  401a0c:	br	x17

0000000000401a10 <strlen@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a14:	ldr	x17, [x16, #32]
  401a18:	add	x16, x16, #0x20
  401a1c:	br	x17

0000000000401a20 <fputs@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a24:	ldr	x17, [x16, #40]
  401a28:	add	x16, x16, #0x28
  401a2c:	br	x17

0000000000401a30 <exit@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a34:	ldr	x17, [x16, #48]
  401a38:	add	x16, x16, #0x30
  401a3c:	br	x17

0000000000401a40 <dup@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a44:	ldr	x17, [x16, #56]
  401a48:	add	x16, x16, #0x38
  401a4c:	br	x17

0000000000401a50 <mount@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a54:	ldr	x17, [x16, #64]
  401a58:	add	x16, x16, #0x40
  401a5c:	br	x17

0000000000401a60 <__libc_current_sigrtmax@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a64:	ldr	x17, [x16, #72]
  401a68:	add	x16, x16, #0x48
  401a6c:	br	x17

0000000000401a70 <execl@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a74:	ldr	x17, [x16, #80]
  401a78:	add	x16, x16, #0x50
  401a7c:	br	x17

0000000000401a80 <getegid@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a84:	ldr	x17, [x16, #88]
  401a88:	add	x16, x16, #0x58
  401a8c:	br	x17

0000000000401a90 <strtod@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x16120>
  401a94:	ldr	x17, [x16, #96]
  401a98:	add	x16, x16, #0x60
  401a9c:	br	x17

0000000000401aa0 <geteuid@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401aa4:	ldr	x17, [x16, #104]
  401aa8:	add	x16, x16, #0x68
  401aac:	br	x17

0000000000401ab0 <pipe@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ab4:	ldr	x17, [x16, #112]
  401ab8:	add	x16, x16, #0x70
  401abc:	br	x17

0000000000401ac0 <__cxa_atexit@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ac4:	ldr	x17, [x16, #120]
  401ac8:	add	x16, x16, #0x78
  401acc:	br	x17

0000000000401ad0 <fputc@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ad4:	ldr	x17, [x16, #128]
  401ad8:	add	x16, x16, #0x80
  401adc:	br	x17

0000000000401ae0 <kill@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ae4:	ldr	x17, [x16, #136]
  401ae8:	add	x16, x16, #0x88
  401aec:	br	x17

0000000000401af0 <unshare@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401af4:	ldr	x17, [x16, #144]
  401af8:	add	x16, x16, #0x90
  401afc:	br	x17

0000000000401b00 <fork@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b04:	ldr	x17, [x16, #152]
  401b08:	add	x16, x16, #0x98
  401b0c:	br	x17

0000000000401b10 <snprintf@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b14:	ldr	x17, [x16, #160]
  401b18:	add	x16, x16, #0xa0
  401b1c:	br	x17

0000000000401b20 <localeconv@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b24:	ldr	x17, [x16, #168]
  401b28:	add	x16, x16, #0xa8
  401b2c:	br	x17

0000000000401b30 <capset@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b34:	ldr	x17, [x16, #176]
  401b38:	add	x16, x16, #0xb0
  401b3c:	br	x17

0000000000401b40 <fileno@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b44:	ldr	x17, [x16, #184]
  401b48:	add	x16, x16, #0xb8
  401b4c:	br	x17

0000000000401b50 <fclose@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b54:	ldr	x17, [x16, #192]
  401b58:	add	x16, x16, #0xc0
  401b5c:	br	x17

0000000000401b60 <getpid@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b64:	ldr	x17, [x16, #200]
  401b68:	add	x16, x16, #0xc8
  401b6c:	br	x17

0000000000401b70 <fopen@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b74:	ldr	x17, [x16, #208]
  401b78:	add	x16, x16, #0xd0
  401b7c:	br	x17

0000000000401b80 <malloc@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b84:	ldr	x17, [x16, #216]
  401b88:	add	x16, x16, #0xd8
  401b8c:	br	x17

0000000000401b90 <open@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16120>
  401b94:	ldr	x17, [x16, #224]
  401b98:	add	x16, x16, #0xe0
  401b9c:	br	x17

0000000000401ba0 <__isoc99_fscanf@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ba4:	ldr	x17, [x16, #232]
  401ba8:	add	x16, x16, #0xe8
  401bac:	br	x17

0000000000401bb0 <__strtol_internal@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401bb4:	ldr	x17, [x16, #240]
  401bb8:	add	x16, x16, #0xf0
  401bbc:	br	x17

0000000000401bc0 <strncmp@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401bc4:	ldr	x17, [x16, #248]
  401bc8:	add	x16, x16, #0xf8
  401bcc:	br	x17

0000000000401bd0 <bindtextdomain@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401bd4:	ldr	x17, [x16, #256]
  401bd8:	add	x16, x16, #0x100
  401bdc:	br	x17

0000000000401be0 <__libc_current_sigrtmin@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401be4:	ldr	x17, [x16, #264]
  401be8:	add	x16, x16, #0x108
  401bec:	br	x17

0000000000401bf0 <__libc_start_main@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401bf4:	ldr	x17, [x16, #272]
  401bf8:	add	x16, x16, #0x110
  401bfc:	br	x17

0000000000401c00 <fgetc@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c04:	ldr	x17, [x16, #280]
  401c08:	add	x16, x16, #0x118
  401c0c:	br	x17

0000000000401c10 <__strtoul_internal@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c14:	ldr	x17, [x16, #288]
  401c18:	add	x16, x16, #0x120
  401c1c:	br	x17

0000000000401c20 <__xpg_basename@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c24:	ldr	x17, [x16, #296]
  401c28:	add	x16, x16, #0x128
  401c2c:	br	x17

0000000000401c30 <strcasecmp@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c34:	ldr	x17, [x16, #304]
  401c38:	add	x16, x16, #0x130
  401c3c:	br	x17

0000000000401c40 <strdup@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c44:	ldr	x17, [x16, #312]
  401c48:	add	x16, x16, #0x138
  401c4c:	br	x17

0000000000401c50 <close@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c54:	ldr	x17, [x16, #320]
  401c58:	add	x16, x16, #0x140
  401c5c:	br	x17

0000000000401c60 <__gmon_start__@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c64:	ldr	x17, [x16, #328]
  401c68:	add	x16, x16, #0x148
  401c6c:	br	x17

0000000000401c70 <write@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c74:	ldr	x17, [x16, #336]
  401c78:	add	x16, x16, #0x150
  401c7c:	br	x17

0000000000401c80 <abort@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c84:	ldr	x17, [x16, #344]
  401c88:	add	x16, x16, #0x158
  401c8c:	br	x17

0000000000401c90 <setgid@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16120>
  401c94:	ldr	x17, [x16, #352]
  401c98:	add	x16, x16, #0x160
  401c9c:	br	x17

0000000000401ca0 <textdomain@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ca4:	ldr	x17, [x16, #360]
  401ca8:	add	x16, x16, #0x168
  401cac:	br	x17

0000000000401cb0 <getopt_long@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401cb4:	ldr	x17, [x16, #368]
  401cb8:	add	x16, x16, #0x170
  401cbc:	br	x17

0000000000401cc0 <execvp@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401cc4:	ldr	x17, [x16, #376]
  401cc8:	add	x16, x16, #0x178
  401ccc:	br	x17

0000000000401cd0 <strcmp@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401cd4:	ldr	x17, [x16, #384]
  401cd8:	add	x16, x16, #0x180
  401cdc:	br	x17

0000000000401ce0 <warn@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ce4:	ldr	x17, [x16, #392]
  401ce8:	add	x16, x16, #0x188
  401cec:	br	x17

0000000000401cf0 <__ctype_b_loc@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401cf4:	ldr	x17, [x16, #400]
  401cf8:	add	x16, x16, #0x190
  401cfc:	br	x17

0000000000401d00 <strtol@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d04:	ldr	x17, [x16, #408]
  401d08:	add	x16, x16, #0x198
  401d0c:	br	x17

0000000000401d10 <chdir@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d14:	ldr	x17, [x16, #416]
  401d18:	add	x16, x16, #0x1a0
  401d1c:	br	x17

0000000000401d20 <free@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d24:	ldr	x17, [x16, #424]
  401d28:	add	x16, x16, #0x1a8
  401d2c:	br	x17

0000000000401d30 <strncasecmp@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d34:	ldr	x17, [x16, #432]
  401d38:	add	x16, x16, #0x1b0
  401d3c:	br	x17

0000000000401d40 <nanosleep@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d44:	ldr	x17, [x16, #440]
  401d48:	add	x16, x16, #0x1b8
  401d4c:	br	x17

0000000000401d50 <vasprintf@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d54:	ldr	x17, [x16, #448]
  401d58:	add	x16, x16, #0x1c0
  401d5c:	br	x17

0000000000401d60 <strndup@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d64:	ldr	x17, [x16, #456]
  401d68:	add	x16, x16, #0x1c8
  401d6c:	br	x17

0000000000401d70 <strspn@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d74:	ldr	x17, [x16, #464]
  401d78:	add	x16, x16, #0x1d0
  401d7c:	br	x17

0000000000401d80 <strchr@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d84:	ldr	x17, [x16, #472]
  401d88:	add	x16, x16, #0x1d8
  401d8c:	br	x17

0000000000401d90 <setgroups@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x16120>
  401d94:	ldr	x17, [x16, #480]
  401d98:	add	x16, x16, #0x1e0
  401d9c:	br	x17

0000000000401da0 <fflush@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401da4:	ldr	x17, [x16, #488]
  401da8:	add	x16, x16, #0x1e8
  401dac:	br	x17

0000000000401db0 <strcpy@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401db4:	ldr	x17, [x16, #496]
  401db8:	add	x16, x16, #0x1f0
  401dbc:	br	x17

0000000000401dc0 <chroot@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401dc4:	ldr	x17, [x16, #504]
  401dc8:	add	x16, x16, #0x1f8
  401dcc:	br	x17

0000000000401dd0 <warnx@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401dd4:	ldr	x17, [x16, #512]
  401dd8:	add	x16, x16, #0x200
  401ddc:	br	x17

0000000000401de0 <read@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401de4:	ldr	x17, [x16, #520]
  401de8:	add	x16, x16, #0x208
  401dec:	br	x17

0000000000401df0 <memchr@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401df4:	ldr	x17, [x16, #528]
  401df8:	add	x16, x16, #0x210
  401dfc:	br	x17

0000000000401e00 <dcgettext@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e04:	ldr	x17, [x16, #536]
  401e08:	add	x16, x16, #0x218
  401e0c:	br	x17

0000000000401e10 <capget@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e14:	ldr	x17, [x16, #544]
  401e18:	add	x16, x16, #0x220
  401e1c:	br	x17

0000000000401e20 <errx@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e24:	ldr	x17, [x16, #552]
  401e28:	add	x16, x16, #0x228
  401e2c:	br	x17

0000000000401e30 <strcspn@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e34:	ldr	x17, [x16, #560]
  401e38:	add	x16, x16, #0x230
  401e3c:	br	x17

0000000000401e40 <printf@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e44:	ldr	x17, [x16, #568]
  401e48:	add	x16, x16, #0x238
  401e4c:	br	x17

0000000000401e50 <__assert_fail@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e54:	ldr	x17, [x16, #576]
  401e58:	add	x16, x16, #0x240
  401e5c:	br	x17

0000000000401e60 <__errno_location@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e64:	ldr	x17, [x16, #584]
  401e68:	add	x16, x16, #0x248
  401e6c:	br	x17

0000000000401e70 <getenv@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e74:	ldr	x17, [x16, #592]
  401e78:	add	x16, x16, #0x250
  401e7c:	br	x17

0000000000401e80 <__xstat@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e84:	ldr	x17, [x16, #600]
  401e88:	add	x16, x16, #0x258
  401e8c:	br	x17

0000000000401e90 <prctl@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x16120>
  401e94:	ldr	x17, [x16, #608]
  401e98:	add	x16, x16, #0x260
  401e9c:	br	x17

0000000000401ea0 <waitpid@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ea4:	ldr	x17, [x16, #616]
  401ea8:	add	x16, x16, #0x268
  401eac:	br	x17

0000000000401eb0 <fprintf@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401eb4:	ldr	x17, [x16, #624]
  401eb8:	add	x16, x16, #0x270
  401ebc:	br	x17

0000000000401ec0 <err@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ec4:	ldr	x17, [x16, #632]
  401ec8:	add	x16, x16, #0x278
  401ecc:	br	x17

0000000000401ed0 <setlocale@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ed4:	ldr	x17, [x16, #640]
  401ed8:	add	x16, x16, #0x280
  401edc:	br	x17

0000000000401ee0 <ferror@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x16120>
  401ee4:	ldr	x17, [x16, #648]
  401ee8:	add	x16, x16, #0x288
  401eec:	br	x17

Disassembly of section .text:

0000000000401ef0 <.text>:
  401ef0:	mov	x29, #0x0                   	// #0
  401ef4:	mov	x30, #0x0                   	// #0
  401ef8:	mov	x5, x0
  401efc:	ldr	x1, [sp]
  401f00:	add	x2, sp, #0x8
  401f04:	mov	x6, sp
  401f08:	movz	x0, #0x0, lsl #48
  401f0c:	movk	x0, #0x0, lsl #32
  401f10:	movk	x0, #0x40, lsl #16
  401f14:	movk	x0, #0x1ffc
  401f18:	movz	x3, #0x0, lsl #48
  401f1c:	movk	x3, #0x0, lsl #32
  401f20:	movk	x3, #0x40, lsl #16
  401f24:	movk	x3, #0x5948
  401f28:	movz	x4, #0x0, lsl #48
  401f2c:	movk	x4, #0x0, lsl #32
  401f30:	movk	x4, #0x40, lsl #16
  401f34:	movk	x4, #0x59c8
  401f38:	bl	401bf0 <__libc_start_main@plt>
  401f3c:	bl	401c80 <abort@plt>
  401f40:	adrp	x0, 417000 <ferror@plt+0x15120>
  401f44:	ldr	x0, [x0, #4064]
  401f48:	cbz	x0, 401f50 <ferror@plt+0x70>
  401f4c:	b	401c60 <__gmon_start__@plt>
  401f50:	ret
  401f54:	nop
  401f58:	adrp	x0, 418000 <ferror@plt+0x16120>
  401f5c:	add	x0, x0, #0x368
  401f60:	adrp	x1, 418000 <ferror@plt+0x16120>
  401f64:	add	x1, x1, #0x368
  401f68:	cmp	x1, x0
  401f6c:	b.eq	401f84 <ferror@plt+0xa4>  // b.none
  401f70:	adrp	x1, 405000 <ferror@plt+0x3120>
  401f74:	ldr	x1, [x1, #2552]
  401f78:	cbz	x1, 401f84 <ferror@plt+0xa4>
  401f7c:	mov	x16, x1
  401f80:	br	x16
  401f84:	ret
  401f88:	adrp	x0, 418000 <ferror@plt+0x16120>
  401f8c:	add	x0, x0, #0x368
  401f90:	adrp	x1, 418000 <ferror@plt+0x16120>
  401f94:	add	x1, x1, #0x368
  401f98:	sub	x1, x1, x0
  401f9c:	lsr	x2, x1, #63
  401fa0:	add	x1, x2, x1, asr #3
  401fa4:	cmp	xzr, x1, asr #1
  401fa8:	asr	x1, x1, #1
  401fac:	b.eq	401fc4 <ferror@plt+0xe4>  // b.none
  401fb0:	adrp	x2, 405000 <ferror@plt+0x3120>
  401fb4:	ldr	x2, [x2, #2560]
  401fb8:	cbz	x2, 401fc4 <ferror@plt+0xe4>
  401fbc:	mov	x16, x2
  401fc0:	br	x16
  401fc4:	ret
  401fc8:	stp	x29, x30, [sp, #-32]!
  401fcc:	mov	x29, sp
  401fd0:	str	x19, [sp, #16]
  401fd4:	adrp	x19, 418000 <ferror@plt+0x16120>
  401fd8:	ldrb	w0, [x19, #912]
  401fdc:	cbnz	w0, 401fec <ferror@plt+0x10c>
  401fe0:	bl	401f58 <ferror@plt+0x78>
  401fe4:	mov	w0, #0x1                   	// #1
  401fe8:	strb	w0, [x19, #912]
  401fec:	ldr	x19, [sp, #16]
  401ff0:	ldp	x29, x30, [sp], #32
  401ff4:	ret
  401ff8:	b	401f88 <ferror@plt+0xa8>
  401ffc:	stp	x29, x30, [sp, #-96]!
  402000:	stp	x28, x27, [sp, #16]
  402004:	stp	x26, x25, [sp, #32]
  402008:	stp	x24, x23, [sp, #48]
  40200c:	stp	x22, x21, [sp, #64]
  402010:	stp	x20, x19, [sp, #80]
  402014:	mov	x29, sp
  402018:	sub	sp, sp, #0x1, lsl #12
  40201c:	sub	sp, sp, #0x100
  402020:	mov	x19, x1
  402024:	mov	w20, w0
  402028:	bl	401aa0 <geteuid@plt>
  40202c:	str	w0, [sp]
  402030:	bl	401a80 <getegid@plt>
  402034:	adrp	x1, 406000 <ferror@plt+0x4120>
  402038:	str	w0, [sp, #4]
  40203c:	add	x1, x1, #0x305
  402040:	mov	w0, #0x6                   	// #6
  402044:	bl	401ed0 <setlocale@plt>
  402048:	adrp	x21, 405000 <ferror@plt+0x3120>
  40204c:	add	x21, x21, #0xea0
  402050:	adrp	x1, 405000 <ferror@plt+0x3120>
  402054:	add	x1, x1, #0xeab
  402058:	mov	x0, x21
  40205c:	bl	401bd0 <bindtextdomain@plt>
  402060:	mov	x0, x21
  402064:	bl	401ca0 <textdomain@plt>
  402068:	adrp	x0, 403000 <ferror@plt+0x1120>
  40206c:	add	x0, x0, #0x464
  402070:	bl	4059d0 <ferror@plt+0x3af0>
  402074:	mov	w9, #0xffffffff            	// #-1
  402078:	stp	w9, wzr, [sp, #72]
  40207c:	adrp	x24, 405000 <ferror@plt+0x3120>
  402080:	adrp	x22, 405000 <ferror@plt+0x3120>
  402084:	adrp	x26, 405000 <ferror@plt+0x3120>
  402088:	mov	w9, #0x4000                	// #16384
  40208c:	mov	w27, wzr
  402090:	mov	w8, wzr
  402094:	mov	w21, wzr
  402098:	add	x24, x24, #0xebd
  40209c:	add	x22, x22, #0xb30
  4020a0:	add	x26, x26, #0xa20
  4020a4:	adrp	x28, 418000 <ferror@plt+0x16120>
  4020a8:	movk	w9, #0x4, lsl #16
  4020ac:	stp	xzr, xzr, [sp, #48]
  4020b0:	stp	xzr, xzr, [sp, #32]
  4020b4:	stp	xzr, xzr, [sp, #8]
  4020b8:	str	wzr, [sp, #68]
  4020bc:	str	x9, [sp, #24]
  4020c0:	b	4020dc <ferror@plt+0x1fc>
  4020c4:	adrp	x11, 418000 <ferror@plt+0x16120>
  4020c8:	ldr	w10, [x11, #916]
  4020cc:	str	x9, [x8]
  4020d0:	add	w8, w10, #0x1
  4020d4:	str	w8, [x11, #916]
  4020d8:	mov	w8, w23
  4020dc:	mov	w0, w20
  4020e0:	mov	x1, x19
  4020e4:	mov	x2, x24
  4020e8:	mov	x3, x22
  4020ec:	mov	x4, xzr
  4020f0:	mov	w23, w8
  4020f4:	bl	401cb0 <getopt_long@plt>
  4020f8:	add	w8, w0, #0x1
  4020fc:	cmp	w8, #0x85
  402100:	b.hi	402a7c <ferror@plt+0xb9c>  // b.pmore
  402104:	adr	x9, 4020dc <ferror@plt+0x1fc>
  402108:	ldrh	w10, [x26, x8, lsl #1]
  40210c:	add	x9, x9, x10, lsl #2
  402110:	mov	w8, #0x1                   	// #1
  402114:	br	x9
  402118:	ldr	x9, [x28, #880]
  40211c:	orr	w21, w21, #0x2000000
  402120:	mov	w8, w23
  402124:	cbz	x9, 4020dc <ferror@plt+0x1fc>
  402128:	adrp	x8, 418000 <ferror@plt+0x16120>
  40212c:	ldr	x10, [x8, #680]
  402130:	mov	w8, w23
  402134:	cbz	x10, 4020dc <ferror@plt+0x1fc>
  402138:	adrp	x8, 418000 <ferror@plt+0x16120>
  40213c:	add	x8, x8, #0x2b0
  402140:	mov	w11, #0x2000000             	// #33554432
  402144:	ldur	w10, [x8, #-16]
  402148:	cmp	w10, w11
  40214c:	b.eq	4020c4 <ferror@plt+0x1e4>  // b.none
  402150:	ldr	x10, [x8, #16]
  402154:	add	x8, x8, #0x18
  402158:	cbnz	x10, 402144 <ferror@plt+0x264>
  40215c:	mov	w8, w23
  402160:	b	4020dc <ferror@plt+0x1fc>
  402164:	ldr	x9, [x28, #880]
  402168:	orr	w21, w21, #0x20000000
  40216c:	mov	w8, w23
  402170:	cbz	x9, 4020dc <ferror@plt+0x1fc>
  402174:	adrp	x8, 418000 <ferror@plt+0x16120>
  402178:	ldr	x10, [x8, #680]
  40217c:	mov	w8, w23
  402180:	cbz	x10, 4020dc <ferror@plt+0x1fc>
  402184:	adrp	x8, 418000 <ferror@plt+0x16120>
  402188:	add	x8, x8, #0x2b0
  40218c:	mov	w11, #0x20000000            	// #536870912
  402190:	ldur	w10, [x8, #-16]
  402194:	cmp	w10, w11
  402198:	b.eq	4020c4 <ferror@plt+0x1e4>  // b.none
  40219c:	ldr	x10, [x8, #16]
  4021a0:	add	x8, x8, #0x18
  4021a4:	cbnz	x10, 402190 <ferror@plt+0x2b0>
  4021a8:	mov	w8, w23
  4021ac:	b	4020dc <ferror@plt+0x1fc>
  4021b0:	ldr	x25, [x28, #880]
  4021b4:	adrp	x0, 406000 <ferror@plt+0x4120>
  4021b8:	add	x0, x0, #0x1d3
  4021bc:	mov	x1, x25
  4021c0:	bl	401cd0 <strcmp@plt>
  4021c4:	cbz	w0, 4024e8 <ferror@plt+0x608>
  4021c8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4021cc:	add	x0, x0, #0x1d9
  4021d0:	mov	x1, x25
  4021d4:	bl	401cd0 <strcmp@plt>
  4021d8:	cbz	w0, 4024f0 <ferror@plt+0x610>
  4021dc:	adrp	x0, 406000 <ferror@plt+0x4120>
  4021e0:	add	x0, x0, #0x1e1
  4021e4:	mov	x1, x25
  4021e8:	bl	401cd0 <strcmp@plt>
  4021ec:	cbz	w0, 4024f8 <ferror@plt+0x618>
  4021f0:	adrp	x0, 406000 <ferror@plt+0x4120>
  4021f4:	add	x0, x0, #0x1e8
  4021f8:	mov	x1, x25
  4021fc:	bl	401cd0 <strcmp@plt>
  402200:	cbnz	w0, 402b08 <ferror@plt+0xc28>
  402204:	mov	w8, #0x3                   	// #3
  402208:	b	4024fc <ferror@plt+0x61c>
  40220c:	ldr	x9, [x28, #880]
  402210:	orr	w21, w21, #0x10000000
  402214:	mov	w8, w23
  402218:	cbz	x9, 4020dc <ferror@plt+0x1fc>
  40221c:	adrp	x8, 418000 <ferror@plt+0x16120>
  402220:	ldr	x10, [x8, #680]
  402224:	mov	w8, w23
  402228:	cbz	x10, 4020dc <ferror@plt+0x1fc>
  40222c:	adrp	x8, 418000 <ferror@plt+0x16120>
  402230:	add	x8, x8, #0x2b0
  402234:	mov	w11, #0x10000000            	// #268435456
  402238:	ldur	w10, [x8, #-16]
  40223c:	cmp	w10, w11
  402240:	b.eq	4020c4 <ferror@plt+0x1e4>  // b.none
  402244:	ldr	x10, [x8, #16]
  402248:	add	x8, x8, #0x18
  40224c:	cbnz	x10, 402238 <ferror@plt+0x358>
  402250:	mov	w8, w23
  402254:	b	4020dc <ferror@plt+0x1fc>
  402258:	ldr	x25, [x28, #880]
  40225c:	adrp	x1, 405000 <ferror@plt+0x3120>
  402260:	mov	w2, #0x5                   	// #5
  402264:	mov	x0, xzr
  402268:	add	x1, x1, #0xf32
  40226c:	bl	401e00 <dcgettext@plt>
  402270:	mov	x1, x0
  402274:	mov	x0, x25
  402278:	bl	4041d8 <ferror@plt+0x22f8>
  40227c:	mov	w8, #0x1                   	// #1
  402280:	str	x0, [sp, #16]
  402284:	str	w8, [sp, #52]
  402288:	mov	w8, w23
  40228c:	b	4020dc <ferror@plt+0x1fc>
  402290:	ldr	x8, [x28, #880]
  402294:	str	x8, [sp, #40]
  402298:	mov	w8, w23
  40229c:	b	4020dc <ferror@plt+0x1fc>
  4022a0:	ldr	x8, [x28, #880]
  4022a4:	str	x8, [sp, #32]
  4022a8:	mov	w8, w23
  4022ac:	b	4020dc <ferror@plt+0x1fc>
  4022b0:	ldr	x0, [x28, #880]
  4022b4:	mov	w8, #0x1                   	// #1
  4022b8:	mov	w9, #0x9                   	// #9
  4022bc:	str	w9, [sp, #76]
  4022c0:	cbz	x0, 4020dc <ferror@plt+0x1fc>
  4022c4:	bl	40531c <ferror@plt+0x343c>
  4022c8:	mov	w8, #0x1                   	// #1
  4022cc:	str	w0, [sp, #76]
  4022d0:	tbz	w0, #31, 4020dc <ferror@plt+0x1fc>
  4022d4:	b	402b14 <ferror@plt+0xc34>
  4022d8:	ldr	x9, [x28, #880]
  4022dc:	orr	w21, w21, #0x8000000
  4022e0:	mov	w8, w23
  4022e4:	cbz	x9, 4020dc <ferror@plt+0x1fc>
  4022e8:	adrp	x8, 418000 <ferror@plt+0x16120>
  4022ec:	ldr	x10, [x8, #680]
  4022f0:	mov	w8, w23
  4022f4:	cbz	x10, 4020dc <ferror@plt+0x1fc>
  4022f8:	adrp	x8, 418000 <ferror@plt+0x16120>
  4022fc:	add	x8, x8, #0x2b0
  402300:	mov	w11, #0x8000000             	// #134217728
  402304:	ldur	w10, [x8, #-16]
  402308:	cmp	w10, w11
  40230c:	b.eq	4020c4 <ferror@plt+0x1e4>  // b.none
  402310:	ldr	x10, [x8, #16]
  402314:	add	x8, x8, #0x18
  402318:	cbnz	x10, 402304 <ferror@plt+0x424>
  40231c:	mov	w8, w23
  402320:	b	4020dc <ferror@plt+0x1fc>
  402324:	bl	4058a8 <ferror@plt+0x39c8>
  402328:	mov	w8, #0x1                   	// #1
  40232c:	str	w8, [sp, #68]
  402330:	mov	w8, w23
  402334:	b	4020dc <ferror@plt+0x1fc>
  402338:	ldr	x25, [x28, #880]
  40233c:	adrp	x1, 405000 <ferror@plt+0x3120>
  402340:	mov	w2, #0x5                   	// #5
  402344:	mov	x0, xzr
  402348:	add	x1, x1, #0xf46
  40234c:	bl	401e00 <dcgettext@plt>
  402350:	mov	x1, x0
  402354:	mov	x0, x25
  402358:	bl	4041d8 <ferror@plt+0x22f8>
  40235c:	mov	w8, #0x1                   	// #1
  402360:	str	x0, [sp, #8]
  402364:	str	w8, [sp, #48]
  402368:	mov	w8, w23
  40236c:	b	4020dc <ferror@plt+0x1fc>
  402370:	ldr	x9, [x28, #880]
  402374:	orr	w21, w21, #0x40000000
  402378:	mov	w8, w23
  40237c:	cbz	x9, 4020dc <ferror@plt+0x1fc>
  402380:	adrp	x8, 418000 <ferror@plt+0x16120>
  402384:	ldr	x10, [x8, #680]
  402388:	mov	w8, w23
  40238c:	cbz	x10, 4020dc <ferror@plt+0x1fc>
  402390:	adrp	x8, 418000 <ferror@plt+0x16120>
  402394:	add	x8, x8, #0x2b0
  402398:	mov	w11, #0x40000000            	// #1073741824
  40239c:	ldur	w10, [x8, #-16]
  4023a0:	cmp	w10, w11
  4023a4:	b.eq	4020c4 <ferror@plt+0x1e4>  // b.none
  4023a8:	ldr	x10, [x8, #16]
  4023ac:	add	x8, x8, #0x18
  4023b0:	cbnz	x10, 40239c <ferror@plt+0x4bc>
  4023b4:	mov	w8, w23
  4023b8:	b	4020dc <ferror@plt+0x1fc>
  4023bc:	cmp	w27, #0x1
  4023c0:	b.eq	402ae8 <ferror@plt+0xc08>  // b.none
  4023c4:	orr	w21, w21, #0x10000000
  4023c8:	mov	w27, #0x2                   	// #2
  4023cc:	mov	w8, w23
  4023d0:	b	4020dc <ferror@plt+0x1fc>
  4023d4:	cmp	w27, #0x2
  4023d8:	b.eq	402ae8 <ferror@plt+0xc08>  // b.none
  4023dc:	orr	w21, w21, #0x10000000
  4023e0:	mov	w27, #0x1                   	// #1
  4023e4:	mov	w8, w23
  4023e8:	b	4020dc <ferror@plt+0x1fc>
  4023ec:	ldr	x9, [x28, #880]
  4023f0:	orr	w21, w21, #0x20000
  4023f4:	mov	w8, w23
  4023f8:	cbz	x9, 4020dc <ferror@plt+0x1fc>
  4023fc:	adrp	x8, 418000 <ferror@plt+0x16120>
  402400:	ldr	x10, [x8, #680]
  402404:	mov	w8, w23
  402408:	cbz	x10, 4020dc <ferror@plt+0x1fc>
  40240c:	adrp	x8, 418000 <ferror@plt+0x16120>
  402410:	add	x8, x8, #0x2b0
  402414:	ldur	w10, [x8, #-16]
  402418:	cmp	w10, #0x20, lsl #12
  40241c:	b.eq	4020c4 <ferror@plt+0x1e4>  // b.none
  402420:	ldr	x10, [x8, #16]
  402424:	add	x8, x8, #0x18
  402428:	cbnz	x10, 402414 <ferror@plt+0x534>
  40242c:	mov	w8, w23
  402430:	b	4020dc <ferror@plt+0x1fc>
  402434:	ldr	x8, [x28, #880]
  402438:	adrp	x9, 405000 <ferror@plt+0x3120>
  40243c:	add	x9, x9, #0xed3
  402440:	orr	w21, w21, #0x20000
  402444:	cmp	x8, #0x0
  402448:	csel	x8, x9, x8, eq  // eq = none
  40244c:	str	x8, [sp, #56]
  402450:	mov	w8, w23
  402454:	b	4020dc <ferror@plt+0x1fc>
  402458:	ldr	x25, [x28, #880]
  40245c:	adrp	x1, 406000 <ferror@plt+0x4120>
  402460:	add	x1, x1, #0x1c8
  402464:	mov	x0, x25
  402468:	bl	401cd0 <strcmp@plt>
  40246c:	mov	w8, w23
  402470:	str	wzr, [sp, #72]
  402474:	cbz	w0, 4020dc <ferror@plt+0x1fc>
  402478:	adrp	x1, 406000 <ferror@plt+0x4120>
  40247c:	mov	x0, x25
  402480:	add	x1, x1, #0x1cd
  402484:	bl	401cd0 <strcmp@plt>
  402488:	mov	w8, #0x1                   	// #1
  40248c:	str	w8, [sp, #72]
  402490:	mov	w8, w23
  402494:	cbz	w0, 4020dc <ferror@plt+0x1fc>
  402498:	b	402b38 <ferror@plt+0xc58>
  40249c:	ldr	x9, [x28, #880]
  4024a0:	orr	w21, w21, #0x4000000
  4024a4:	mov	w8, w23
  4024a8:	cbz	x9, 4020dc <ferror@plt+0x1fc>
  4024ac:	adrp	x8, 418000 <ferror@plt+0x16120>
  4024b0:	ldr	x10, [x8, #680]
  4024b4:	mov	w8, w23
  4024b8:	cbz	x10, 4020dc <ferror@plt+0x1fc>
  4024bc:	adrp	x8, 418000 <ferror@plt+0x16120>
  4024c0:	add	x8, x8, #0x2b0
  4024c4:	mov	w11, #0x4000000             	// #67108864
  4024c8:	ldur	w10, [x8, #-16]
  4024cc:	cmp	w10, w11
  4024d0:	b.eq	4020c4 <ferror@plt+0x1e4>  // b.none
  4024d4:	ldr	x10, [x8, #16]
  4024d8:	add	x8, x8, #0x18
  4024dc:	cbnz	x10, 4024c8 <ferror@plt+0x5e8>
  4024e0:	mov	w8, w23
  4024e4:	b	4020dc <ferror@plt+0x1fc>
  4024e8:	mov	x8, xzr
  4024ec:	b	4024fc <ferror@plt+0x61c>
  4024f0:	mov	w8, #0x1                   	// #1
  4024f4:	b	4024fc <ferror@plt+0x61c>
  4024f8:	mov	w8, #0x2                   	// #2
  4024fc:	adrp	x9, 405000 <ferror@plt+0x3120>
  402500:	add	x9, x9, #0xe00
  402504:	add	x8, x9, x8, lsl #4
  402508:	ldr	x8, [x8, #8]
  40250c:	str	x8, [sp, #24]
  402510:	mov	w8, w23
  402514:	b	4020dc <ferror@plt+0x1fc>
  402518:	mov	w24, wzr
  40251c:	tbz	w21, #17, 402598 <ferror@plt+0x6b8>
  402520:	adrp	x8, 418000 <ferror@plt+0x16120>
  402524:	ldr	w8, [x8, #916]
  402528:	cbz	w8, 402598 <ferror@plt+0x6b8>
  40252c:	bl	401b60 <getpid@plt>
  402530:	mov	w22, w0
  402534:	adrp	x2, 406000 <ferror@plt+0x4120>
  402538:	add	x2, x2, #0x832
  40253c:	add	x0, sp, #0x70
  402540:	mov	w1, #0x1000                	// #4096
  402544:	mov	w3, w22
  402548:	bl	401b10 <snprintf@plt>
  40254c:	add	x1, sp, #0x70
  402550:	sub	x2, x29, #0x90
  402554:	mov	w0, wzr
  402558:	bl	401e80 <__xstat@plt>
  40255c:	cbnz	w0, 402d78 <ferror@plt+0xe98>
  402560:	sub	x8, x29, #0x90
  402564:	ldr	x25, [x8, #8]
  402568:	add	x0, sp, #0x68
  40256c:	bl	401ab0 <pipe@plt>
  402570:	tbnz	w0, #31, 402b8c <ferror@plt+0xcac>
  402574:	bl	401b00 <fork@plt>
  402578:	cbz	w0, 402b98 <ferror@plt+0xcb8>
  40257c:	mov	w24, w0
  402580:	cmn	w0, #0x1
  402584:	b.eq	402b68 <ferror@plt+0xc88>  // b.none
  402588:	ldr	w0, [sp, #104]
  40258c:	bl	401c50 <close@plt>
  402590:	mov	w8, #0xffffffff            	// #-1
  402594:	str	w8, [sp, #104]
  402598:	mov	w0, w21
  40259c:	bl	401af0 <unshare@plt>
  4025a0:	cmn	w0, #0x1
  4025a4:	b.eq	402b5c <ferror@plt+0xc7c>  // b.none
  4025a8:	adrp	x8, 418000 <ferror@plt+0x16120>
  4025ac:	ldr	w8, [x8, #916]
  4025b0:	cbz	w8, 402730 <ferror@plt+0x850>
  4025b4:	tbz	w21, #17, 402654 <ferror@plt+0x774>
  4025b8:	cbz	w24, 402654 <ferror@plt+0x774>
  4025bc:	ldr	w28, [sp, #108]
  4025c0:	mov	w8, #0x6                   	// #6
  4025c4:	sub	x9, x29, #0x90
  4025c8:	strb	w8, [x9]
  4025cc:	sub	x25, x29, #0x90
  4025d0:	mov	w26, #0x1                   	// #1
  4025d4:	bl	401e60 <__errno_location@plt>
  4025d8:	adrp	x8, 405000 <ferror@plt+0x3120>
  4025dc:	ldr	q0, [x8, #2576]
  4025e0:	mov	x22, x0
  4025e4:	str	q0, [sp, #80]
  4025e8:	b	4025f0 <ferror@plt+0x710>
  4025ec:	cbz	x26, 4026e8 <ferror@plt+0x808>
  4025f0:	mov	w0, w28
  4025f4:	mov	x1, x25
  4025f8:	mov	x2, x26
  4025fc:	str	wzr, [x22]
  402600:	bl	401c70 <write@plt>
  402604:	cmp	x0, #0x1
  402608:	b.lt	402620 <ferror@plt+0x740>  // b.tstop
  40260c:	ldr	w8, [x22]
  402610:	subs	x26, x26, x0
  402614:	add	x9, x25, x0
  402618:	csel	x25, x25, x9, eq  // eq = none
  40261c:	b	402634 <ferror@plt+0x754>
  402620:	ldr	w8, [x22]
  402624:	cmp	w8, #0xb
  402628:	b.eq	402634 <ferror@plt+0x754>  // b.none
  40262c:	cmp	w8, #0x4
  402630:	b.ne	4026e8 <ferror@plt+0x808>  // b.any
  402634:	cmp	w8, #0xb
  402638:	b.ne	4025ec <ferror@plt+0x70c>  // b.any
  40263c:	ldr	q0, [sp, #80]
  402640:	add	x0, sp, #0x70
  402644:	mov	x1, xzr
  402648:	str	q0, [sp, #112]
  40264c:	bl	401d40 <nanosleep@plt>
  402650:	b	4025ec <ferror@plt+0x70c>
  402654:	bl	401b60 <getpid@plt>
  402658:	adrp	x8, 418000 <ferror@plt+0x16120>
  40265c:	ldr	x4, [x8, #680]
  402660:	cbz	x4, 402730 <ferror@plt+0x850>
  402664:	adrp	x25, 418000 <ferror@plt+0x16120>
  402668:	adrp	x24, 406000 <ferror@plt+0x4120>
  40266c:	mov	w22, w0
  402670:	add	x25, x25, #0x2b0
  402674:	add	x24, x24, #0x851
  402678:	b	402688 <ferror@plt+0x7a8>
  40267c:	ldr	x4, [x25, #16]
  402680:	add	x25, x25, #0x18
  402684:	cbz	x4, 402730 <ferror@plt+0x850>
  402688:	ldr	x8, [x25]
  40268c:	cbz	x8, 40267c <ferror@plt+0x79c>
  402690:	add	x0, sp, #0x70
  402694:	mov	w1, #0x1000                	// #4096
  402698:	mov	x2, x24
  40269c:	mov	w3, w22
  4026a0:	bl	401b10 <snprintf@plt>
  4026a4:	ldr	x1, [x25]
  4026a8:	add	x0, sp, #0x70
  4026ac:	mov	w3, #0x1000                	// #4096
  4026b0:	mov	x2, xzr
  4026b4:	mov	x4, xzr
  4026b8:	bl	401a50 <mount@plt>
  4026bc:	cbz	w0, 40267c <ferror@plt+0x79c>
  4026c0:	adrp	x1, 406000 <ferror@plt+0x4120>
  4026c4:	add	x1, x1, #0x85d
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	bl	401e00 <dcgettext@plt>
  4026d4:	ldr	x3, [x25]
  4026d8:	mov	x1, x0
  4026dc:	add	x2, sp, #0x70
  4026e0:	mov	w0, #0x1                   	// #1
  4026e4:	bl	401ec0 <err@plt>
  4026e8:	ldr	w0, [sp, #108]
  4026ec:	bl	401c50 <close@plt>
  4026f0:	mov	w8, #0xffffffff            	// #-1
  4026f4:	str	w8, [sp, #108]
  4026f8:	add	x1, sp, #0x64
  4026fc:	mov	w0, w24
  402700:	mov	w2, wzr
  402704:	bl	401ea0 <waitpid@plt>
  402708:	tbz	w0, #31, 402724 <ferror@plt+0x844>
  40270c:	ldr	w8, [x22]
  402710:	cmp	w8, #0x4
  402714:	b.eq	4026f8 <ferror@plt+0x818>  // b.none
  402718:	adrp	x1, 405000 <ferror@plt+0x3120>
  40271c:	add	x1, x1, #0xfae
  402720:	b	4029dc <ferror@plt+0xafc>
  402724:	ldr	w8, [sp, #100]
  402728:	tst	w8, #0x7f
  40272c:	b.eq	402a50 <ferror@plt+0xb70>  // b.none
  402730:	cbz	w23, 40276c <ferror@plt+0x88c>
  402734:	bl	401b00 <fork@plt>
  402738:	cbz	w0, 40276c <ferror@plt+0x88c>
  40273c:	cmn	w0, #0x1
  402740:	b.eq	402b68 <ferror@plt+0xc88>  // b.none
  402744:	add	x1, sp, #0x64
  402748:	mov	w2, wzr
  40274c:	bl	401ea0 <waitpid@plt>
  402750:	cmn	w0, #0x1
  402754:	b.eq	402718 <ferror@plt+0x838>  // b.none
  402758:	ldr	w8, [sp, #100]
  40275c:	ands	w9, w8, #0x7f
  402760:	b.ne	402cd0 <ferror@plt+0xdf0>  // b.any
  402764:	ubfx	w0, w8, #8, #8
  402768:	b	402a58 <ferror@plt+0xb78>
  40276c:	ldr	w1, [sp, #76]
  402770:	cbz	w1, 402780 <ferror@plt+0x8a0>
  402774:	mov	w0, #0x1                   	// #1
  402778:	bl	401e90 <prctl@plt>
  40277c:	tbnz	w0, #31, 402c6c <ferror@plt+0xd8c>
  402780:	cbz	w27, 402824 <ferror@plt+0x944>
  402784:	cmp	w27, #0x2
  402788:	b.eq	4027dc <ferror@plt+0x8fc>  // b.none
  40278c:	ldr	x22, [sp, #56]
  402790:	ldp	x24, x23, [sp, #32]
  402794:	cmp	w27, #0x1
  402798:	b.ne	402840 <ferror@plt+0x960>  // b.any
  40279c:	ldr	w8, [sp, #72]
  4027a0:	cmp	w8, #0x1
  4027a4:	b.eq	402d9c <ferror@plt+0xebc>  // b.none
  4027a8:	mov	w0, wzr
  4027ac:	bl	4031f8 <ferror@plt+0x1318>
  4027b0:	ldr	w2, [sp]
  4027b4:	adrp	x0, 406000 <ferror@plt+0x4120>
  4027b8:	add	x0, x0, #0x2d
  4027bc:	mov	w1, wzr
  4027c0:	bl	403330 <ferror@plt+0x1450>
  4027c4:	ldr	w2, [sp, #4]
  4027c8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4027cc:	add	x0, x0, #0x40
  4027d0:	mov	w1, wzr
  4027d4:	bl	403330 <ferror@plt+0x1450>
  4027d8:	b	402840 <ferror@plt+0x960>
  4027dc:	ldr	w8, [sp, #72]
  4027e0:	cmp	w8, #0x1
  4027e4:	b.eq	402da8 <ferror@plt+0xec8>  // b.none
  4027e8:	mov	w0, wzr
  4027ec:	bl	4031f8 <ferror@plt+0x1318>
  4027f0:	ldr	w1, [sp]
  4027f4:	adrp	x0, 406000 <ferror@plt+0x4120>
  4027f8:	add	x0, x0, #0x2d
  4027fc:	mov	w2, w1
  402800:	bl	403330 <ferror@plt+0x1450>
  402804:	ldr	w1, [sp, #4]
  402808:	adrp	x0, 406000 <ferror@plt+0x4120>
  40280c:	add	x0, x0, #0x40
  402810:	mov	w2, w1
  402814:	bl	403330 <ferror@plt+0x1450>
  402818:	ldr	x22, [sp, #56]
  40281c:	ldp	x24, x23, [sp, #32]
  402820:	b	402840 <ferror@plt+0x960>
  402824:	ldr	w8, [sp, #72]
  402828:	ldr	x22, [sp, #56]
  40282c:	ldp	x24, x23, [sp, #32]
  402830:	cmn	w8, #0x1
  402834:	b.eq	402840 <ferror@plt+0x960>  // b.none
  402838:	ldr	w0, [sp, #72]
  40283c:	bl	4031f8 <ferror@plt+0x1318>
  402840:	ldr	x3, [sp, #24]
  402844:	cbz	x3, 40286c <ferror@plt+0x98c>
  402848:	tbz	w21, #17, 40286c <ferror@plt+0x98c>
  40284c:	adrp	x0, 406000 <ferror@plt+0x4120>
  402850:	adrp	x1, 406000 <ferror@plt+0x4120>
  402854:	add	x0, x0, #0xd7
  402858:	add	x1, x1, #0xc0
  40285c:	mov	x2, xzr
  402860:	mov	x4, xzr
  402864:	bl	401a50 <mount@plt>
  402868:	cbnz	w0, 402d00 <ferror@plt+0xe20>
  40286c:	cbz	x23, 402890 <ferror@plt+0x9b0>
  402870:	mov	x0, x23
  402874:	bl	401dc0 <chroot@plt>
  402878:	cbnz	w0, 402c7c <ferror@plt+0xd9c>
  40287c:	adrp	x8, 406000 <ferror@plt+0x4120>
  402880:	add	x8, x8, #0xc0
  402884:	cmp	x24, #0x0
  402888:	csel	x24, x8, x24, eq  // eq = none
  40288c:	b	402894 <ferror@plt+0x9b4>
  402890:	cbz	x24, 4028a0 <ferror@plt+0x9c0>
  402894:	mov	x0, x24
  402898:	bl	401d10 <chdir@plt>
  40289c:	cbnz	w0, 402c48 <ferror@plt+0xd68>
  4028a0:	cbz	x22, 4028ec <ferror@plt+0xa0c>
  4028a4:	cbnz	x23, 4028cc <ferror@plt+0x9ec>
  4028a8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4028ac:	mov	w3, #0x4000                	// #16384
  4028b0:	add	x0, x0, #0xd7
  4028b4:	movk	w3, #0x4, lsl #16
  4028b8:	mov	x1, x22
  4028bc:	mov	x2, xzr
  4028c0:	mov	x4, xzr
  4028c4:	bl	401a50 <mount@plt>
  4028c8:	cbnz	w0, 402db4 <ferror@plt+0xed4>
  4028cc:	adrp	x0, 405000 <ferror@plt+0x3120>
  4028d0:	add	x0, x0, #0xe5c
  4028d4:	mov	w3, #0xe                   	// #14
  4028d8:	mov	x1, x22
  4028dc:	mov	x2, x0
  4028e0:	mov	x4, xzr
  4028e4:	bl	401a50 <mount@plt>
  4028e8:	cbnz	w0, 402ca0 <ferror@plt+0xdc0>
  4028ec:	ldr	w8, [sp, #48]
  4028f0:	cbz	w8, 402910 <ferror@plt+0xa30>
  4028f4:	mov	x0, xzr
  4028f8:	mov	x1, xzr
  4028fc:	bl	401d90 <setgroups@plt>
  402900:	cbnz	w0, 402cac <ferror@plt+0xdcc>
  402904:	ldr	x0, [sp, #8]
  402908:	bl	401c90 <setgid@plt>
  40290c:	tbnz	w0, #31, 402cb8 <ferror@plt+0xdd8>
  402910:	ldr	w8, [sp, #52]
  402914:	cbz	w8, 402924 <ferror@plt+0xa44>
  402918:	ldr	x0, [sp, #16]
  40291c:	bl	4019f0 <setuid@plt>
  402920:	tbnz	w0, #31, 402cc4 <ferror@plt+0xde4>
  402924:	ldr	w8, [sp, #68]
  402928:	cbz	w8, 4029f4 <ferror@plt+0xb14>
  40292c:	tbz	w21, #28, 4029f4 <ferror@plt+0xb14>
  402930:	mov	w8, #0x522                 	// #1314
  402934:	movk	w8, #0x2008, lsl #16
  402938:	sub	x9, x29, #0x90
  40293c:	sub	x0, x29, #0x90
  402940:	add	x1, sp, #0x70
  402944:	stp	xzr, xzr, [sp, #112]
  402948:	str	x8, [x9]
  40294c:	str	xzr, [sp, #128]
  402950:	bl	401e10 <capget@plt>
  402954:	tbnz	w0, #31, 402b74 <ferror@plt+0xc94>
  402958:	ldr	w8, [sp, #116]
  40295c:	ldr	w9, [sp, #128]
  402960:	sub	x0, x29, #0x90
  402964:	add	x1, sp, #0x70
  402968:	str	w8, [sp, #120]
  40296c:	str	w9, [sp, #132]
  402970:	bl	401b30 <capset@plt>
  402974:	tbnz	w0, #31, 402b80 <ferror@plt+0xca0>
  402978:	ldr	w8, [sp, #124]
  40297c:	ldr	w22, [sp, #112]
  402980:	mov	w21, wzr
  402984:	mov	w23, #0x1                   	// #1
  402988:	bfi	x22, x8, #32, #32
  40298c:	b	40299c <ferror@plt+0xabc>
  402990:	add	w21, w21, #0x1
  402994:	cmp	w21, #0x40
  402998:	b.eq	4029f4 <ferror@plt+0xb14>  // b.none
  40299c:	bl	4058a8 <ferror@plt+0x39c8>
  4029a0:	cmp	w21, w0
  4029a4:	b.gt	402990 <ferror@plt+0xab0>
  4029a8:	lsl	w8, w23, w21
  4029ac:	sxtw	x8, w8
  4029b0:	tst	x22, x8
  4029b4:	b.eq	402990 <ferror@plt+0xab0>  // b.none
  4029b8:	mov	w0, #0x2f                  	// #47
  4029bc:	mov	w1, #0x2                   	// #2
  4029c0:	mov	w2, w21
  4029c4:	mov	w3, wzr
  4029c8:	mov	w4, wzr
  4029cc:	bl	401e90 <prctl@plt>
  4029d0:	tbz	w0, #31, 402990 <ferror@plt+0xab0>
  4029d4:	adrp	x1, 406000 <ferror@plt+0x4120>
  4029d8:	add	x1, x1, #0x136
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	mov	x0, xzr
  4029e4:	bl	401e00 <dcgettext@plt>
  4029e8:	mov	x1, x0
  4029ec:	mov	w0, #0x1                   	// #1
  4029f0:	bl	401ec0 <err@plt>
  4029f4:	adrp	x21, 418000 <ferror@plt+0x16120>
  4029f8:	ldrsw	x8, [x21, #888]
  4029fc:	cmp	w8, w20
  402a00:	b.ge	402a4c <ferror@plt+0xb6c>  // b.tcont
  402a04:	add	x1, x19, x8, lsl #3
  402a08:	ldr	x0, [x1]
  402a0c:	bl	401cc0 <execvp@plt>
  402a10:	bl	401e60 <__errno_location@plt>
  402a14:	ldr	w8, [x0]
  402a18:	adrp	x1, 406000 <ferror@plt+0x4120>
  402a1c:	add	x1, x1, #0x153
  402a20:	mov	w2, #0x5                   	// #5
  402a24:	cmp	w8, #0x2
  402a28:	mov	w8, #0x7e                  	// #126
  402a2c:	mov	x0, xzr
  402a30:	cinc	w20, w8, eq  // eq = none
  402a34:	bl	401e00 <dcgettext@plt>
  402a38:	ldrsw	x8, [x21, #888]
  402a3c:	mov	x1, x0
  402a40:	mov	w0, w20
  402a44:	ldr	x2, [x19, x8, lsl #3]
  402a48:	bl	401ec0 <err@plt>
  402a4c:	bl	4051f0 <ferror@plt+0x3310>
  402a50:	ubfx	w0, w8, #8, #8
  402a54:	cbz	w0, 402730 <ferror@plt+0x850>
  402a58:	add	sp, sp, #0x1, lsl #12
  402a5c:	add	sp, sp, #0x100
  402a60:	ldp	x20, x19, [sp, #80]
  402a64:	ldp	x22, x21, [sp, #64]
  402a68:	ldp	x24, x23, [sp, #48]
  402a6c:	ldp	x26, x25, [sp, #32]
  402a70:	ldp	x28, x27, [sp, #16]
  402a74:	ldp	x29, x30, [sp], #96
  402a78:	ret
  402a7c:	adrp	x8, 418000 <ferror@plt+0x16120>
  402a80:	ldr	x19, [x8, #872]
  402a84:	adrp	x1, 405000 <ferror@plt+0x3120>
  402a88:	add	x1, x1, #0xf78
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	mov	x0, xzr
  402a94:	bl	401e00 <dcgettext@plt>
  402a98:	adrp	x8, 418000 <ferror@plt+0x16120>
  402a9c:	ldr	x2, [x8, #904]
  402aa0:	mov	x1, x0
  402aa4:	mov	x0, x19
  402aa8:	bl	401eb0 <fprintf@plt>
  402aac:	mov	w0, #0x1                   	// #1
  402ab0:	bl	401a30 <exit@plt>
  402ab4:	bl	402de8 <ferror@plt+0xf08>
  402ab8:	adrp	x1, 405000 <ferror@plt+0x3120>
  402abc:	add	x1, x1, #0xf5a
  402ac0:	mov	w2, #0x5                   	// #5
  402ac4:	mov	x0, xzr
  402ac8:	bl	401e00 <dcgettext@plt>
  402acc:	adrp	x8, 418000 <ferror@plt+0x16120>
  402ad0:	ldr	x1, [x8, #904]
  402ad4:	adrp	x2, 405000 <ferror@plt+0x3120>
  402ad8:	add	x2, x2, #0xf66
  402adc:	bl	401e40 <printf@plt>
  402ae0:	mov	w0, wzr
  402ae4:	bl	401a30 <exit@plt>
  402ae8:	adrp	x1, 405000 <ferror@plt+0x3120>
  402aec:	add	x1, x1, #0xed9
  402af0:	mov	w2, #0x5                   	// #5
  402af4:	mov	x0, xzr
  402af8:	bl	401e00 <dcgettext@plt>
  402afc:	mov	x1, x0
  402b00:	mov	w0, #0x1                   	// #1
  402b04:	bl	401e20 <errx@plt>
  402b08:	adrp	x1, 406000 <ferror@plt+0x4120>
  402b0c:	add	x1, x1, #0x1f2
  402b10:	b	402b40 <ferror@plt+0xc60>
  402b14:	adrp	x1, 405000 <ferror@plt+0x3120>
  402b18:	add	x1, x1, #0xf1f
  402b1c:	mov	w2, #0x5                   	// #5
  402b20:	mov	x0, xzr
  402b24:	bl	401e00 <dcgettext@plt>
  402b28:	ldr	x2, [x28, #880]
  402b2c:	mov	x1, x0
  402b30:	mov	w0, #0x1                   	// #1
  402b34:	bl	401e20 <errx@plt>
  402b38:	adrp	x1, 406000 <ferror@plt+0x4120>
  402b3c:	add	x1, x1, #0x1a2
  402b40:	mov	w2, #0x5                   	// #5
  402b44:	mov	x0, xzr
  402b48:	bl	401e00 <dcgettext@plt>
  402b4c:	mov	x1, x0
  402b50:	mov	w0, #0x1                   	// #1
  402b54:	mov	x2, x25
  402b58:	bl	401e20 <errx@plt>
  402b5c:	adrp	x1, 405000 <ferror@plt+0x3120>
  402b60:	add	x1, x1, #0xf9f
  402b64:	b	4029dc <ferror@plt+0xafc>
  402b68:	adrp	x1, 405000 <ferror@plt+0x3120>
  402b6c:	add	x1, x1, #0xfbd
  402b70:	b	4029dc <ferror@plt+0xafc>
  402b74:	adrp	x1, 406000 <ferror@plt+0x4120>
  402b78:	add	x1, x1, #0x11a
  402b7c:	b	4029dc <ferror@plt+0xafc>
  402b80:	adrp	x1, 406000 <ferror@plt+0x4120>
  402b84:	add	x1, x1, #0x128
  402b88:	b	4029dc <ferror@plt+0xafc>
  402b8c:	adrp	x1, 406000 <ferror@plt+0x4120>
  402b90:	add	x1, x1, #0x812
  402b94:	b	4029dc <ferror@plt+0xafc>
  402b98:	ldr	w0, [sp, #108]
  402b9c:	bl	401c50 <close@plt>
  402ba0:	adrp	x9, 405000 <ferror@plt+0x3120>
  402ba4:	ldr	w19, [sp, #104]
  402ba8:	ldr	q0, [x9, #2576]
  402bac:	mov	x23, xzr
  402bb0:	mov	w8, #0xffffffff            	// #-1
  402bb4:	add	x20, sp, #0x64
  402bb8:	mov	w21, #0x1                   	// #1
  402bbc:	str	w8, [sp, #108]
  402bc0:	str	q0, [sp, #80]
  402bc4:	strb	wzr, [sp, #100]
  402bc8:	mov	w0, w19
  402bcc:	mov	x1, x20
  402bd0:	mov	x2, x21
  402bd4:	bl	401de0 <read@plt>
  402bd8:	cmp	x0, #0x0
  402bdc:	b.gt	402c34 <ferror@plt+0xd54>
  402be0:	mov	w24, #0x6                   	// #6
  402be4:	tbz	x0, #63, 402d0c <ferror@plt+0xe2c>
  402be8:	bl	401e60 <__errno_location@plt>
  402bec:	ldr	w8, [x0]
  402bf0:	cmp	w8, #0xb
  402bf4:	b.eq	402c00 <ferror@plt+0xd20>  // b.none
  402bf8:	cmp	w8, #0x4
  402bfc:	b.ne	402d0c <ferror@plt+0xe2c>  // b.any
  402c00:	subs	w24, w24, #0x1
  402c04:	b.eq	402d0c <ferror@plt+0xe2c>  // b.none
  402c08:	ldr	q0, [sp, #80]
  402c0c:	add	x0, sp, #0x70
  402c10:	mov	x1, xzr
  402c14:	str	q0, [sp, #112]
  402c18:	bl	401d40 <nanosleep@plt>
  402c1c:	mov	w0, w19
  402c20:	mov	x1, x20
  402c24:	mov	x2, x21
  402c28:	bl	401de0 <read@plt>
  402c2c:	cmp	x0, #0x1
  402c30:	b.lt	402be4 <ferror@plt+0xd04>  // b.tstop
  402c34:	subs	x21, x21, x0
  402c38:	add	x20, x20, x0
  402c3c:	add	x23, x0, x23
  402c40:	b.ne	402bc8 <ferror@plt+0xce8>  // b.any
  402c44:	b	402d14 <ferror@plt+0xe34>
  402c48:	adrp	x1, 406000 <ferror@plt+0x4120>
  402c4c:	add	x1, x1, #0xc2
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	mov	x0, xzr
  402c58:	bl	401e00 <dcgettext@plt>
  402c5c:	mov	x1, x0
  402c60:	mov	w0, #0x1                   	// #1
  402c64:	mov	x2, x24
  402c68:	bl	401ec0 <err@plt>
  402c6c:	adrp	x1, 405000 <ferror@plt+0x3120>
  402c70:	add	x1, x1, #0xfdb
  402c74:	mov	w0, #0x1                   	// #1
  402c78:	bl	401ec0 <err@plt>
  402c7c:	adrp	x1, 406000 <ferror@plt+0x4120>
  402c80:	add	x1, x1, #0x9b
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	mov	x0, xzr
  402c8c:	bl	401e00 <dcgettext@plt>
  402c90:	mov	x1, x0
  402c94:	mov	w0, #0x1                   	// #1
  402c98:	mov	x2, x23
  402c9c:	bl	401ec0 <err@plt>
  402ca0:	adrp	x1, 406000 <ferror@plt+0x4120>
  402ca4:	add	x1, x1, #0xdd
  402ca8:	b	402dbc <ferror@plt+0xedc>
  402cac:	adrp	x1, 406000 <ferror@plt+0x4120>
  402cb0:	add	x1, x1, #0xed
  402cb4:	b	4029dc <ferror@plt+0xafc>
  402cb8:	adrp	x1, 406000 <ferror@plt+0x4120>
  402cbc:	add	x1, x1, #0xfe
  402cc0:	b	4029dc <ferror@plt+0xafc>
  402cc4:	adrp	x1, 406000 <ferror@plt+0x4120>
  402cc8:	add	x1, x1, #0x10c
  402ccc:	b	4029dc <ferror@plt+0xafc>
  402cd0:	mov	w8, #0x1000000             	// #16777216
  402cd4:	add	w8, w8, w9, lsl #24
  402cd8:	mov	w9, #0x2000000             	// #33554432
  402cdc:	cmp	w8, w9
  402ce0:	b.lt	402cf4 <ferror@plt+0xe14>  // b.tstop
  402ce4:	bl	401b60 <getpid@plt>
  402ce8:	ldr	w8, [sp, #100]
  402cec:	and	w1, w8, #0x7f
  402cf0:	bl	401ae0 <kill@plt>
  402cf4:	adrp	x1, 405000 <ferror@plt+0x3120>
  402cf8:	add	x1, x1, #0xfc9
  402cfc:	b	4029dc <ferror@plt+0xafc>
  402d00:	adrp	x1, 406000 <ferror@plt+0x4120>
  402d04:	add	x1, x1, #0x8c6
  402d08:	b	4029dc <ferror@plt+0xafc>
  402d0c:	cmp	x23, #0x0
  402d10:	csinv	x23, x23, xzr, ne  // ne = any
  402d14:	cmp	x23, #0x1
  402d18:	b.eq	402d34 <ferror@plt+0xe54>  // b.none
  402d1c:	ldrb	w8, [sp, #100]
  402d20:	cmp	w8, #0x6
  402d24:	b.eq	402d34 <ferror@plt+0xe54>  // b.none
  402d28:	adrp	x1, 406000 <ferror@plt+0x4120>
  402d2c:	add	x1, x1, #0x81e
  402d30:	b	4029dc <ferror@plt+0xafc>
  402d34:	adrp	x2, 406000 <ferror@plt+0x4120>
  402d38:	add	x2, x2, #0x832
  402d3c:	add	x0, sp, #0x70
  402d40:	mov	w1, #0x1000                	// #4096
  402d44:	mov	w3, w22
  402d48:	bl	401b10 <snprintf@plt>
  402d4c:	add	x1, sp, #0x70
  402d50:	sub	x2, x29, #0x90
  402d54:	mov	w0, wzr
  402d58:	bl	401e80 <__xstat@plt>
  402d5c:	cbnz	w0, 402d78 <ferror@plt+0xe98>
  402d60:	sub	x8, x29, #0x90
  402d64:	ldr	x8, [x8, #8]
  402d68:	cmp	x8, x25
  402d6c:	b.ne	402dd8 <ferror@plt+0xef8>  // b.any
  402d70:	mov	w0, #0x1                   	// #1
  402d74:	bl	401a30 <exit@plt>
  402d78:	adrp	x1, 406000 <ferror@plt+0x4120>
  402d7c:	add	x1, x1, #0x842
  402d80:	mov	w2, #0x5                   	// #5
  402d84:	mov	x0, xzr
  402d88:	bl	401e00 <dcgettext@plt>
  402d8c:	mov	x1, x0
  402d90:	add	x2, sp, #0x70
  402d94:	mov	w0, #0x1                   	// #1
  402d98:	bl	401ec0 <err@plt>
  402d9c:	adrp	x1, 405000 <ferror@plt+0x3120>
  402da0:	add	x1, x1, #0xfe8
  402da4:	b	402af0 <ferror@plt+0xc10>
  402da8:	adrp	x1, 406000 <ferror@plt+0x4120>
  402dac:	add	x1, x1, #0x53
  402db0:	b	402af0 <ferror@plt+0xc10>
  402db4:	adrp	x1, 406000 <ferror@plt+0x4120>
  402db8:	add	x1, x1, #0xdc
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	mov	x0, xzr
  402dc4:	bl	401e00 <dcgettext@plt>
  402dc8:	mov	x1, x0
  402dcc:	mov	w0, #0x1                   	// #1
  402dd0:	mov	x2, x22
  402dd4:	bl	401ec0 <err@plt>
  402dd8:	mov	w0, w22
  402ddc:	bl	403140 <ferror@plt+0x1260>
  402de0:	mov	w0, wzr
  402de4:	bl	401a30 <exit@plt>
  402de8:	stp	x29, x30, [sp, #-32]!
  402dec:	adrp	x8, 418000 <ferror@plt+0x16120>
  402df0:	str	x19, [sp, #16]
  402df4:	ldr	x19, [x8, #896]
  402df8:	adrp	x1, 406000 <ferror@plt+0x4120>
  402dfc:	add	x1, x1, #0x213
  402e00:	mov	w2, #0x5                   	// #5
  402e04:	mov	x0, xzr
  402e08:	mov	x29, sp
  402e0c:	bl	401e00 <dcgettext@plt>
  402e10:	mov	x1, x19
  402e14:	bl	401a20 <fputs@plt>
  402e18:	adrp	x1, 406000 <ferror@plt+0x4120>
  402e1c:	add	x1, x1, #0x21c
  402e20:	mov	w2, #0x5                   	// #5
  402e24:	mov	x0, xzr
  402e28:	bl	401e00 <dcgettext@plt>
  402e2c:	adrp	x8, 418000 <ferror@plt+0x16120>
  402e30:	ldr	x2, [x8, #904]
  402e34:	mov	x1, x0
  402e38:	mov	x0, x19
  402e3c:	bl	401eb0 <fprintf@plt>
  402e40:	mov	w0, #0xa                   	// #10
  402e44:	mov	x1, x19
  402e48:	bl	401ad0 <fputc@plt>
  402e4c:	adrp	x1, 406000 <ferror@plt+0x4120>
  402e50:	add	x1, x1, #0x247
  402e54:	mov	w2, #0x5                   	// #5
  402e58:	mov	x0, xzr
  402e5c:	bl	401e00 <dcgettext@plt>
  402e60:	mov	x1, x19
  402e64:	bl	401a20 <fputs@plt>
  402e68:	adrp	x1, 406000 <ferror@plt+0x4120>
  402e6c:	add	x1, x1, #0x285
  402e70:	mov	w2, #0x5                   	// #5
  402e74:	mov	x0, xzr
  402e78:	bl	401e00 <dcgettext@plt>
  402e7c:	mov	x1, x19
  402e80:	bl	401a20 <fputs@plt>
  402e84:	adrp	x1, 406000 <ferror@plt+0x4120>
  402e88:	add	x1, x1, #0x290
  402e8c:	mov	w2, #0x5                   	// #5
  402e90:	mov	x0, xzr
  402e94:	bl	401e00 <dcgettext@plt>
  402e98:	mov	x1, x19
  402e9c:	bl	401a20 <fputs@plt>
  402ea0:	adrp	x1, 406000 <ferror@plt+0x4120>
  402ea4:	add	x1, x1, #0x2c5
  402ea8:	mov	w2, #0x5                   	// #5
  402eac:	mov	x0, xzr
  402eb0:	bl	401e00 <dcgettext@plt>
  402eb4:	mov	x1, x19
  402eb8:	bl	401a20 <fputs@plt>
  402ebc:	adrp	x1, 406000 <ferror@plt+0x4120>
  402ec0:	add	x1, x1, #0x306
  402ec4:	mov	w2, #0x5                   	// #5
  402ec8:	mov	x0, xzr
  402ecc:	bl	401e00 <dcgettext@plt>
  402ed0:	mov	x1, x19
  402ed4:	bl	401a20 <fputs@plt>
  402ed8:	adrp	x1, 406000 <ferror@plt+0x4120>
  402edc:	add	x1, x1, #0x341
  402ee0:	mov	w2, #0x5                   	// #5
  402ee4:	mov	x0, xzr
  402ee8:	bl	401e00 <dcgettext@plt>
  402eec:	mov	x1, x19
  402ef0:	bl	401a20 <fputs@plt>
  402ef4:	adrp	x1, 406000 <ferror@plt+0x4120>
  402ef8:	add	x1, x1, #0x377
  402efc:	mov	w2, #0x5                   	// #5
  402f00:	mov	x0, xzr
  402f04:	bl	401e00 <dcgettext@plt>
  402f08:	mov	x1, x19
  402f0c:	bl	401a20 <fputs@plt>
  402f10:	adrp	x1, 406000 <ferror@plt+0x4120>
  402f14:	add	x1, x1, #0x3a9
  402f18:	mov	w2, #0x5                   	// #5
  402f1c:	mov	x0, xzr
  402f20:	bl	401e00 <dcgettext@plt>
  402f24:	mov	x1, x19
  402f28:	bl	401a20 <fputs@plt>
  402f2c:	adrp	x1, 406000 <ferror@plt+0x4120>
  402f30:	add	x1, x1, #0x3dc
  402f34:	mov	w2, #0x5                   	// #5
  402f38:	mov	x0, xzr
  402f3c:	bl	401e00 <dcgettext@plt>
  402f40:	mov	x1, x19
  402f44:	bl	401a20 <fputs@plt>
  402f48:	mov	w0, #0xa                   	// #10
  402f4c:	mov	x1, x19
  402f50:	bl	401ad0 <fputc@plt>
  402f54:	adrp	x1, 406000 <ferror@plt+0x4120>
  402f58:	add	x1, x1, #0x411
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	mov	x0, xzr
  402f64:	bl	401e00 <dcgettext@plt>
  402f68:	mov	x1, x19
  402f6c:	bl	401a20 <fputs@plt>
  402f70:	adrp	x1, 406000 <ferror@plt+0x4120>
  402f74:	add	x1, x1, #0x44d
  402f78:	mov	w2, #0x5                   	// #5
  402f7c:	mov	x0, xzr
  402f80:	bl	401e00 <dcgettext@plt>
  402f84:	mov	x1, x19
  402f88:	bl	401a20 <fputs@plt>
  402f8c:	adrp	x1, 406000 <ferror@plt+0x4120>
  402f90:	add	x1, x1, #0x493
  402f94:	mov	w2, #0x5                   	// #5
  402f98:	mov	x0, xzr
  402f9c:	bl	401e00 <dcgettext@plt>
  402fa0:	mov	x1, x19
  402fa4:	bl	401a20 <fputs@plt>
  402fa8:	mov	w0, #0xa                   	// #10
  402fac:	mov	x1, x19
  402fb0:	bl	401ad0 <fputc@plt>
  402fb4:	adrp	x1, 406000 <ferror@plt+0x4120>
  402fb8:	add	x1, x1, #0x4db
  402fbc:	mov	w2, #0x5                   	// #5
  402fc0:	mov	x0, xzr
  402fc4:	bl	401e00 <dcgettext@plt>
  402fc8:	mov	x1, x19
  402fcc:	bl	401a20 <fputs@plt>
  402fd0:	adrp	x1, 406000 <ferror@plt+0x4120>
  402fd4:	add	x1, x1, #0x55b
  402fd8:	mov	w2, #0x5                   	// #5
  402fdc:	mov	x0, xzr
  402fe0:	bl	401e00 <dcgettext@plt>
  402fe4:	mov	x1, x19
  402fe8:	bl	401a20 <fputs@plt>
  402fec:	adrp	x1, 406000 <ferror@plt+0x4120>
  402ff0:	add	x1, x1, #0x5a5
  402ff4:	mov	w2, #0x5                   	// #5
  402ff8:	mov	x0, xzr
  402ffc:	bl	401e00 <dcgettext@plt>
  403000:	mov	x1, x19
  403004:	bl	401a20 <fputs@plt>
  403008:	adrp	x1, 406000 <ferror@plt+0x4120>
  40300c:	add	x1, x1, #0x61b
  403010:	mov	w2, #0x5                   	// #5
  403014:	mov	x0, xzr
  403018:	bl	401e00 <dcgettext@plt>
  40301c:	mov	x1, x19
  403020:	bl	401a20 <fputs@plt>
  403024:	adrp	x1, 406000 <ferror@plt+0x4120>
  403028:	add	x1, x1, #0x668
  40302c:	mov	w2, #0x5                   	// #5
  403030:	mov	x0, xzr
  403034:	bl	401e00 <dcgettext@plt>
  403038:	mov	x1, x19
  40303c:	bl	401a20 <fputs@plt>
  403040:	mov	w0, #0xa                   	// #10
  403044:	mov	x1, x19
  403048:	bl	401ad0 <fputc@plt>
  40304c:	adrp	x1, 406000 <ferror@plt+0x4120>
  403050:	add	x1, x1, #0x6b3
  403054:	mov	w2, #0x5                   	// #5
  403058:	mov	x0, xzr
  40305c:	bl	401e00 <dcgettext@plt>
  403060:	mov	x1, x19
  403064:	bl	401a20 <fputs@plt>
  403068:	adrp	x1, 406000 <ferror@plt+0x4120>
  40306c:	add	x1, x1, #0x6fb
  403070:	mov	w2, #0x5                   	// #5
  403074:	mov	x0, xzr
  403078:	bl	401e00 <dcgettext@plt>
  40307c:	mov	x1, x19
  403080:	bl	401a20 <fputs@plt>
  403084:	adrp	x1, 406000 <ferror@plt+0x4120>
  403088:	add	x1, x1, #0x732
  40308c:	mov	w2, #0x5                   	// #5
  403090:	mov	x0, xzr
  403094:	bl	401e00 <dcgettext@plt>
  403098:	mov	x1, x19
  40309c:	bl	401a20 <fputs@plt>
  4030a0:	adrp	x1, 406000 <ferror@plt+0x4120>
  4030a4:	add	x1, x1, #0x768
  4030a8:	mov	w2, #0x5                   	// #5
  4030ac:	mov	x0, xzr
  4030b0:	bl	401e00 <dcgettext@plt>
  4030b4:	mov	x1, x19
  4030b8:	bl	401a20 <fputs@plt>
  4030bc:	mov	w0, #0xa                   	// #10
  4030c0:	mov	x1, x19
  4030c4:	bl	401ad0 <fputc@plt>
  4030c8:	adrp	x1, 406000 <ferror@plt+0x4120>
  4030cc:	add	x1, x1, #0x7bb
  4030d0:	mov	w2, #0x5                   	// #5
  4030d4:	mov	x0, xzr
  4030d8:	bl	401e00 <dcgettext@plt>
  4030dc:	adrp	x1, 406000 <ferror@plt+0x4120>
  4030e0:	mov	x19, x0
  4030e4:	add	x1, x1, #0x7dc
  4030e8:	mov	w2, #0x5                   	// #5
  4030ec:	mov	x0, xzr
  4030f0:	bl	401e00 <dcgettext@plt>
  4030f4:	mov	x4, x0
  4030f8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4030fc:	adrp	x1, 406000 <ferror@plt+0x4120>
  403100:	adrp	x3, 406000 <ferror@plt+0x4120>
  403104:	add	x0, x0, #0x79e
  403108:	add	x1, x1, #0x7af
  40310c:	add	x3, x3, #0x7cd
  403110:	mov	x2, x19
  403114:	bl	401e40 <printf@plt>
  403118:	adrp	x1, 406000 <ferror@plt+0x4120>
  40311c:	add	x1, x1, #0x7ec
  403120:	mov	w2, #0x5                   	// #5
  403124:	mov	x0, xzr
  403128:	bl	401e00 <dcgettext@plt>
  40312c:	adrp	x1, 406000 <ferror@plt+0x4120>
  403130:	add	x1, x1, #0x807
  403134:	bl	401e40 <printf@plt>
  403138:	mov	w0, wzr
  40313c:	bl	401a30 <exit@plt>
  403140:	stp	x29, x30, [sp, #-48]!
  403144:	stp	x28, x21, [sp, #16]
  403148:	stp	x20, x19, [sp, #32]
  40314c:	mov	x29, sp
  403150:	sub	sp, sp, #0x1, lsl #12
  403154:	adrp	x8, 418000 <ferror@plt+0x16120>
  403158:	ldr	x4, [x8, #680]
  40315c:	cbz	x4, 4031e4 <ferror@plt+0x1304>
  403160:	adrp	x21, 418000 <ferror@plt+0x16120>
  403164:	adrp	x20, 406000 <ferror@plt+0x4120>
  403168:	mov	w19, w0
  40316c:	add	x21, x21, #0x2b0
  403170:	add	x20, x20, #0x851
  403174:	b	403184 <ferror@plt+0x12a4>
  403178:	ldr	x4, [x21, #16]
  40317c:	add	x21, x21, #0x18
  403180:	cbz	x4, 4031e4 <ferror@plt+0x1304>
  403184:	ldr	x8, [x21]
  403188:	cbz	x8, 403178 <ferror@plt+0x1298>
  40318c:	mov	x0, sp
  403190:	mov	w1, #0x1000                	// #4096
  403194:	mov	x2, x20
  403198:	mov	w3, w19
  40319c:	bl	401b10 <snprintf@plt>
  4031a0:	ldr	x1, [x21]
  4031a4:	mov	x0, sp
  4031a8:	mov	w3, #0x1000                	// #4096
  4031ac:	mov	x2, xzr
  4031b0:	mov	x4, xzr
  4031b4:	bl	401a50 <mount@plt>
  4031b8:	cbz	w0, 403178 <ferror@plt+0x1298>
  4031bc:	adrp	x1, 406000 <ferror@plt+0x4120>
  4031c0:	add	x1, x1, #0x85d
  4031c4:	mov	w2, #0x5                   	// #5
  4031c8:	mov	x0, xzr
  4031cc:	bl	401e00 <dcgettext@plt>
  4031d0:	ldr	x3, [x21]
  4031d4:	mov	x1, x0
  4031d8:	mov	x2, sp
  4031dc:	mov	w0, #0x1                   	// #1
  4031e0:	bl	401ec0 <err@plt>
  4031e4:	add	sp, sp, #0x1, lsl #12
  4031e8:	ldp	x20, x19, [sp, #32]
  4031ec:	ldp	x28, x21, [sp, #16]
  4031f0:	ldp	x29, x30, [sp], #48
  4031f4:	ret
  4031f8:	sub	sp, sp, #0x50
  4031fc:	cmp	w0, #0x1
  403200:	stp	x29, x30, [sp, #32]
  403204:	stp	x22, x21, [sp, #48]
  403208:	stp	x20, x19, [sp, #64]
  40320c:	add	x29, sp, #0x20
  403210:	b.hi	4032e8 <ferror@plt+0x1408>  // b.pmore
  403214:	mov	w20, w0
  403218:	adrp	x0, 406000 <ferror@plt+0x4120>
  40321c:	add	x0, x0, #0x873
  403220:	mov	w1, #0x1                   	// #1
  403224:	bl	401b90 <open@plt>
  403228:	tbnz	w0, #31, 4032d8 <ferror@plt+0x13f8>
  40322c:	adrp	x8, 405000 <ferror@plt+0x3120>
  403230:	add	x8, x8, #0xdf0
  403234:	ldr	x20, [x8, w20, uxtw #3]
  403238:	mov	w19, w0
  40323c:	mov	x0, x20
  403240:	bl	401a10 <strlen@plt>
  403244:	cbz	x0, 4032cc <ferror@plt+0x13ec>
  403248:	mov	x21, x0
  40324c:	bl	401e60 <__errno_location@plt>
  403250:	adrp	x8, 405000 <ferror@plt+0x3120>
  403254:	ldr	q0, [x8, #2576]
  403258:	mov	x22, x0
  40325c:	str	q0, [sp]
  403260:	b	403268 <ferror@plt+0x1388>
  403264:	cbz	x21, 4032cc <ferror@plt+0x13ec>
  403268:	mov	w0, w19
  40326c:	mov	x1, x20
  403270:	mov	x2, x21
  403274:	str	wzr, [x22]
  403278:	bl	401c70 <write@plt>
  40327c:	cmp	x0, #0x1
  403280:	b.lt	403298 <ferror@plt+0x13b8>  // b.tstop
  403284:	ldr	w8, [x22]
  403288:	subs	x21, x21, x0
  40328c:	add	x9, x20, x0
  403290:	csel	x20, x20, x9, eq  // eq = none
  403294:	b	4032ac <ferror@plt+0x13cc>
  403298:	ldr	w8, [x22]
  40329c:	cmp	w8, #0xb
  4032a0:	b.eq	4032ac <ferror@plt+0x13cc>  // b.none
  4032a4:	cmp	w8, #0x4
  4032a8:	b.ne	4032fc <ferror@plt+0x141c>  // b.any
  4032ac:	cmp	w8, #0xb
  4032b0:	b.ne	403264 <ferror@plt+0x1384>  // b.any
  4032b4:	ldr	q0, [sp]
  4032b8:	add	x0, sp, #0x10
  4032bc:	mov	x1, xzr
  4032c0:	str	q0, [sp, #16]
  4032c4:	bl	401d40 <nanosleep@plt>
  4032c8:	b	403264 <ferror@plt+0x1384>
  4032cc:	mov	w0, w19
  4032d0:	bl	401c50 <close@plt>
  4032d4:	b	4032e8 <ferror@plt+0x1408>
  4032d8:	bl	401e60 <__errno_location@plt>
  4032dc:	ldr	w8, [x0]
  4032e0:	cmp	w8, #0x2
  4032e4:	b.ne	403324 <ferror@plt+0x1444>  // b.any
  4032e8:	ldp	x20, x19, [sp, #64]
  4032ec:	ldp	x22, x21, [sp, #48]
  4032f0:	ldp	x29, x30, [sp, #32]
  4032f4:	add	sp, sp, #0x50
  4032f8:	ret
  4032fc:	adrp	x1, 406000 <ferror@plt+0x4120>
  403300:	add	x1, x1, #0x897
  403304:	mov	w2, #0x5                   	// #5
  403308:	mov	x0, xzr
  40330c:	bl	401e00 <dcgettext@plt>
  403310:	adrp	x2, 406000 <ferror@plt+0x4120>
  403314:	mov	x1, x0
  403318:	add	x2, x2, #0x873
  40331c:	mov	w0, #0x1                   	// #1
  403320:	bl	401ec0 <err@plt>
  403324:	adrp	x1, 406000 <ferror@plt+0x4120>
  403328:	add	x1, x1, #0x888
  40332c:	b	403304 <ferror@plt+0x1424>
  403330:	sub	sp, sp, #0x60
  403334:	stp	x22, x21, [sp, #64]
  403338:	mov	w22, w1
  40333c:	mov	w1, #0x1                   	// #1
  403340:	stp	x29, x30, [sp, #32]
  403344:	str	x23, [sp, #48]
  403348:	stp	x20, x19, [sp, #80]
  40334c:	add	x29, sp, #0x20
  403350:	mov	w21, w2
  403354:	mov	x19, x0
  403358:	bl	401b90 <open@plt>
  40335c:	tbnz	w0, #31, 403458 <ferror@plt+0x1578>
  403360:	mov	w20, w0
  403364:	add	x0, x29, #0x18
  403368:	mov	w2, w22
  40336c:	mov	w3, w21
  403370:	bl	403574 <ferror@plt+0x1694>
  403374:	ldr	x21, [x29, #24]
  403378:	mov	x0, x21
  40337c:	bl	401a10 <strlen@plt>
  403380:	cbz	x0, 40340c <ferror@plt+0x152c>
  403384:	mov	x22, x0
  403388:	bl	401e60 <__errno_location@plt>
  40338c:	adrp	x8, 405000 <ferror@plt+0x3120>
  403390:	ldr	q0, [x8, #2576]
  403394:	mov	x23, x0
  403398:	str	q0, [sp]
  40339c:	b	4033a4 <ferror@plt+0x14c4>
  4033a0:	cbz	x22, 403408 <ferror@plt+0x1528>
  4033a4:	mov	w0, w20
  4033a8:	mov	x1, x21
  4033ac:	mov	x2, x22
  4033b0:	str	wzr, [x23]
  4033b4:	bl	401c70 <write@plt>
  4033b8:	cmp	x0, #0x1
  4033bc:	b.lt	4033d4 <ferror@plt+0x14f4>  // b.tstop
  4033c0:	ldr	w8, [x23]
  4033c4:	subs	x22, x22, x0
  4033c8:	add	x9, x21, x0
  4033cc:	csel	x21, x21, x9, eq  // eq = none
  4033d0:	b	4033e8 <ferror@plt+0x1508>
  4033d4:	ldr	w8, [x23]
  4033d8:	cmp	w8, #0xb
  4033dc:	b.eq	4033e8 <ferror@plt+0x1508>  // b.none
  4033e0:	cmp	w8, #0x4
  4033e4:	b.ne	403434 <ferror@plt+0x1554>  // b.any
  4033e8:	cmp	w8, #0xb
  4033ec:	b.ne	4033a0 <ferror@plt+0x14c0>  // b.any
  4033f0:	ldr	q0, [sp]
  4033f4:	add	x0, sp, #0x10
  4033f8:	mov	x1, xzr
  4033fc:	str	q0, [sp, #16]
  403400:	bl	401d40 <nanosleep@plt>
  403404:	b	4033a0 <ferror@plt+0x14c0>
  403408:	ldr	x21, [x29, #24]
  40340c:	mov	x0, x21
  403410:	bl	401d20 <free@plt>
  403414:	mov	w0, w20
  403418:	bl	401c50 <close@plt>
  40341c:	ldp	x20, x19, [sp, #80]
  403420:	ldp	x22, x21, [sp, #64]
  403424:	ldr	x23, [sp, #48]
  403428:	ldp	x29, x30, [sp, #32]
  40342c:	add	sp, sp, #0x60
  403430:	ret
  403434:	adrp	x1, 406000 <ferror@plt+0x4120>
  403438:	add	x1, x1, #0x897
  40343c:	mov	w2, #0x5                   	// #5
  403440:	mov	x0, xzr
  403444:	bl	401e00 <dcgettext@plt>
  403448:	mov	x1, x0
  40344c:	mov	w0, #0x1                   	// #1
  403450:	mov	x2, x19
  403454:	bl	401ec0 <err@plt>
  403458:	adrp	x1, 406000 <ferror@plt+0x4120>
  40345c:	add	x1, x1, #0x888
  403460:	b	40343c <ferror@plt+0x155c>
  403464:	stp	x29, x30, [sp, #-32]!
  403468:	adrp	x8, 418000 <ferror@plt+0x16120>
  40346c:	stp	x20, x19, [sp, #16]
  403470:	ldr	x20, [x8, #896]
  403474:	mov	x29, sp
  403478:	bl	401e60 <__errno_location@plt>
  40347c:	mov	x19, x0
  403480:	str	wzr, [x0]
  403484:	mov	x0, x20
  403488:	bl	401ee0 <ferror@plt>
  40348c:	cbnz	w0, 40352c <ferror@plt+0x164c>
  403490:	mov	x0, x20
  403494:	bl	401da0 <fflush@plt>
  403498:	cbz	w0, 4034ec <ferror@plt+0x160c>
  40349c:	ldr	w20, [x19]
  4034a0:	cmp	w20, #0x9
  4034a4:	b.eq	4034b0 <ferror@plt+0x15d0>  // b.none
  4034a8:	cmp	w20, #0x20
  4034ac:	b.ne	403544 <ferror@plt+0x1664>  // b.any
  4034b0:	adrp	x8, 418000 <ferror@plt+0x16120>
  4034b4:	ldr	x20, [x8, #872]
  4034b8:	str	wzr, [x19]
  4034bc:	mov	x0, x20
  4034c0:	bl	401ee0 <ferror@plt>
  4034c4:	cbnz	w0, 40356c <ferror@plt+0x168c>
  4034c8:	mov	x0, x20
  4034cc:	bl	401da0 <fflush@plt>
  4034d0:	cbz	w0, 40350c <ferror@plt+0x162c>
  4034d4:	ldr	w8, [x19]
  4034d8:	cmp	w8, #0x9
  4034dc:	b.ne	40356c <ferror@plt+0x168c>  // b.any
  4034e0:	ldp	x20, x19, [sp, #16]
  4034e4:	ldp	x29, x30, [sp], #32
  4034e8:	ret
  4034ec:	mov	x0, x20
  4034f0:	bl	401b40 <fileno@plt>
  4034f4:	tbnz	w0, #31, 40349c <ferror@plt+0x15bc>
  4034f8:	bl	401a40 <dup@plt>
  4034fc:	tbnz	w0, #31, 40349c <ferror@plt+0x15bc>
  403500:	bl	401c50 <close@plt>
  403504:	cbnz	w0, 40349c <ferror@plt+0x15bc>
  403508:	b	4034b0 <ferror@plt+0x15d0>
  40350c:	mov	x0, x20
  403510:	bl	401b40 <fileno@plt>
  403514:	tbnz	w0, #31, 4034d4 <ferror@plt+0x15f4>
  403518:	bl	401a40 <dup@plt>
  40351c:	tbnz	w0, #31, 4034d4 <ferror@plt+0x15f4>
  403520:	bl	401c50 <close@plt>
  403524:	cbnz	w0, 4034d4 <ferror@plt+0x15f4>
  403528:	b	4034e0 <ferror@plt+0x1600>
  40352c:	adrp	x1, 406000 <ferror@plt+0x4120>
  403530:	add	x1, x1, #0x168
  403534:	mov	w2, #0x5                   	// #5
  403538:	mov	x0, xzr
  40353c:	bl	401e00 <dcgettext@plt>
  403540:	b	40355c <ferror@plt+0x167c>
  403544:	adrp	x1, 406000 <ferror@plt+0x4120>
  403548:	add	x1, x1, #0x168
  40354c:	mov	w2, #0x5                   	// #5
  403550:	mov	x0, xzr
  403554:	bl	401e00 <dcgettext@plt>
  403558:	cbnz	w20, 403568 <ferror@plt+0x1688>
  40355c:	bl	401dd0 <warnx@plt>
  403560:	mov	w0, #0x1                   	// #1
  403564:	bl	4019e0 <_exit@plt>
  403568:	bl	401ce0 <warn@plt>
  40356c:	mov	w0, #0x1                   	// #1
  403570:	bl	4019e0 <_exit@plt>
  403574:	sub	sp, sp, #0x100
  403578:	stp	x29, x30, [sp, #240]
  40357c:	add	x29, sp, #0xf0
  403580:	mov	x8, #0xffffffffffffffd0    	// #-48
  403584:	mov	x9, sp
  403588:	sub	x10, x29, #0x70
  40358c:	movk	x8, #0xff80, lsl #32
  403590:	add	x11, x29, #0x10
  403594:	add	x9, x9, #0x80
  403598:	add	x10, x10, #0x30
  40359c:	stp	x9, x8, [x29, #-16]
  4035a0:	stp	x11, x10, [x29, #-32]
  4035a4:	stp	x2, x3, [x29, #-112]
  4035a8:	stp	x4, x5, [x29, #-96]
  4035ac:	stp	x6, x7, [x29, #-80]
  4035b0:	stp	q1, q2, [sp, #16]
  4035b4:	str	q0, [sp]
  4035b8:	ldp	q0, q1, [x29, #-32]
  4035bc:	adrp	x1, 406000 <ferror@plt+0x4120>
  4035c0:	add	x1, x1, #0x8a7
  4035c4:	sub	x2, x29, #0x40
  4035c8:	stp	q3, q4, [sp, #48]
  4035cc:	stp	q5, q6, [sp, #80]
  4035d0:	str	q7, [sp, #112]
  4035d4:	stp	q0, q1, [x29, #-64]
  4035d8:	bl	401d50 <vasprintf@plt>
  4035dc:	tbnz	w0, #31, 4035ec <ferror@plt+0x170c>
  4035e0:	ldp	x29, x30, [sp, #240]
  4035e4:	add	sp, sp, #0x100
  4035e8:	ret
  4035ec:	adrp	x1, 406000 <ferror@plt+0x4120>
  4035f0:	add	x1, x1, #0x8af
  4035f4:	mov	w0, #0x1                   	// #1
  4035f8:	bl	401ec0 <err@plt>
  4035fc:	adrp	x8, 418000 <ferror@plt+0x16120>
  403600:	str	w0, [x8, #864]
  403604:	ret
  403608:	sub	sp, sp, #0x70
  40360c:	stp	x29, x30, [sp, #16]
  403610:	stp	x28, x27, [sp, #32]
  403614:	stp	x26, x25, [sp, #48]
  403618:	stp	x24, x23, [sp, #64]
  40361c:	stp	x22, x21, [sp, #80]
  403620:	stp	x20, x19, [sp, #96]
  403624:	add	x29, sp, #0x10
  403628:	str	xzr, [x1]
  40362c:	cbz	x0, 403670 <ferror@plt+0x1790>
  403630:	ldrb	w22, [x0]
  403634:	mov	x20, x0
  403638:	cbz	x22, 403670 <ferror@plt+0x1790>
  40363c:	mov	x21, x2
  403640:	mov	x19, x1
  403644:	bl	401cf0 <__ctype_b_loc@plt>
  403648:	ldr	x8, [x0]
  40364c:	mov	x23, x0
  403650:	ldrh	w9, [x8, x22, lsl #1]
  403654:	tbz	w9, #13, 403668 <ferror@plt+0x1788>
  403658:	add	x9, x20, #0x1
  40365c:	ldrb	w22, [x9], #1
  403660:	ldrh	w10, [x8, x22, lsl #1]
  403664:	tbnz	w10, #13, 40365c <ferror@plt+0x177c>
  403668:	cmp	w22, #0x2d
  40366c:	b.ne	4036a4 <ferror@plt+0x17c4>  // b.any
  403670:	mov	w22, #0xffffffea            	// #-22
  403674:	neg	w19, w22
  403678:	bl	401e60 <__errno_location@plt>
  40367c:	str	w19, [x0]
  403680:	mov	w0, w22
  403684:	ldp	x20, x19, [sp, #96]
  403688:	ldp	x22, x21, [sp, #80]
  40368c:	ldp	x24, x23, [sp, #64]
  403690:	ldp	x26, x25, [sp, #48]
  403694:	ldp	x28, x27, [sp, #32]
  403698:	ldp	x29, x30, [sp, #16]
  40369c:	add	sp, sp, #0x70
  4036a0:	ret
  4036a4:	bl	401e60 <__errno_location@plt>
  4036a8:	mov	x24, x0
  4036ac:	str	wzr, [x0]
  4036b0:	add	x1, sp, #0x8
  4036b4:	mov	x0, x20
  4036b8:	mov	w2, wzr
  4036bc:	mov	w3, wzr
  4036c0:	str	xzr, [sp, #8]
  4036c4:	bl	401c10 <__strtoul_internal@plt>
  4036c8:	ldr	x25, [sp, #8]
  4036cc:	ldr	w8, [x24]
  4036d0:	cmp	x25, x20
  4036d4:	b.eq	403854 <ferror@plt+0x1974>  // b.none
  4036d8:	add	x9, x0, #0x1
  4036dc:	mov	x20, x0
  4036e0:	cmp	x9, #0x1
  4036e4:	b.hi	4036ec <ferror@plt+0x180c>  // b.pmore
  4036e8:	cbnz	w8, 403858 <ferror@plt+0x1978>
  4036ec:	cbz	x25, 403864 <ferror@plt+0x1984>
  4036f0:	ldrb	w8, [x25]
  4036f4:	cbz	w8, 403864 <ferror@plt+0x1984>
  4036f8:	mov	w27, wzr
  4036fc:	mov	x28, xzr
  403700:	b	403710 <ferror@plt+0x1830>
  403704:	mov	x28, xzr
  403708:	str	x22, [sp, #8]
  40370c:	mov	x25, x22
  403710:	ldrb	w8, [x25, #1]
  403714:	cmp	w8, #0x61
  403718:	b.le	403748 <ferror@plt+0x1868>
  40371c:	cmp	w8, #0x62
  403720:	b.eq	403750 <ferror@plt+0x1870>  // b.none
  403724:	cmp	w8, #0x69
  403728:	b.ne	403760 <ferror@plt+0x1880>  // b.any
  40372c:	ldrb	w8, [x25, #2]
  403730:	orr	w8, w8, #0x20
  403734:	cmp	w8, #0x62
  403738:	b.ne	403760 <ferror@plt+0x1880>  // b.any
  40373c:	ldrb	w8, [x25, #3]
  403740:	cbnz	w8, 403760 <ferror@plt+0x1880>
  403744:	b	403874 <ferror@plt+0x1994>
  403748:	cmp	w8, #0x42
  40374c:	b.ne	40375c <ferror@plt+0x187c>  // b.any
  403750:	ldrb	w8, [x25, #2]
  403754:	cbnz	w8, 403760 <ferror@plt+0x1880>
  403758:	b	40387c <ferror@plt+0x199c>
  40375c:	cbz	w8, 403874 <ferror@plt+0x1994>
  403760:	bl	401b20 <localeconv@plt>
  403764:	cbz	x0, 403784 <ferror@plt+0x18a4>
  403768:	ldr	x22, [x0]
  40376c:	cbz	x22, 403790 <ferror@plt+0x18b0>
  403770:	mov	x0, x22
  403774:	bl	401a10 <strlen@plt>
  403778:	mov	x26, x0
  40377c:	mov	w8, #0x1                   	// #1
  403780:	b	403798 <ferror@plt+0x18b8>
  403784:	mov	w8, wzr
  403788:	mov	x22, xzr
  40378c:	b	403794 <ferror@plt+0x18b4>
  403790:	mov	w8, wzr
  403794:	mov	x26, xzr
  403798:	cbnz	x28, 403670 <ferror@plt+0x1790>
  40379c:	ldrb	w9, [x25]
  4037a0:	eor	w8, w8, #0x1
  4037a4:	cmp	w9, #0x0
  4037a8:	cset	w9, eq  // eq = none
  4037ac:	orr	w8, w8, w9
  4037b0:	tbnz	w8, #0, 403670 <ferror@plt+0x1790>
  4037b4:	mov	x0, x22
  4037b8:	mov	x1, x25
  4037bc:	mov	x2, x26
  4037c0:	bl	401bc0 <strncmp@plt>
  4037c4:	cbnz	w0, 403670 <ferror@plt+0x1790>
  4037c8:	add	x22, x25, x26
  4037cc:	ldrb	w8, [x22]
  4037d0:	cmp	w8, #0x30
  4037d4:	b.ne	4037e8 <ferror@plt+0x1908>  // b.any
  4037d8:	ldrb	w8, [x22, #1]!
  4037dc:	add	w27, w27, #0x1
  4037e0:	cmp	w8, #0x30
  4037e4:	b.eq	4037d8 <ferror@plt+0x18f8>  // b.none
  4037e8:	ldr	x9, [x23]
  4037ec:	sxtb	x8, w8
  4037f0:	ldrh	w8, [x9, x8, lsl #1]
  4037f4:	tbz	w8, #11, 403704 <ferror@plt+0x1824>
  4037f8:	add	x1, sp, #0x8
  4037fc:	mov	x0, x22
  403800:	mov	w2, wzr
  403804:	mov	w3, wzr
  403808:	str	wzr, [x24]
  40380c:	str	xzr, [sp, #8]
  403810:	bl	401c10 <__strtoul_internal@plt>
  403814:	ldr	x25, [sp, #8]
  403818:	ldr	w8, [x24]
  40381c:	cmp	x25, x22
  403820:	b.eq	403854 <ferror@plt+0x1974>  // b.none
  403824:	add	x9, x0, #0x1
  403828:	cmp	x9, #0x1
  40382c:	b.hi	403834 <ferror@plt+0x1954>  // b.pmore
  403830:	cbnz	w8, 403858 <ferror@plt+0x1978>
  403834:	mov	x28, xzr
  403838:	cbz	x0, 403710 <ferror@plt+0x1830>
  40383c:	cbz	x25, 403670 <ferror@plt+0x1790>
  403840:	ldrb	w8, [x25]
  403844:	mov	w22, #0xffffffea            	// #-22
  403848:	mov	x28, x0
  40384c:	cbnz	w8, 403710 <ferror@plt+0x1830>
  403850:	b	403674 <ferror@plt+0x1794>
  403854:	cbz	w8, 403670 <ferror@plt+0x1790>
  403858:	neg	w22, w8
  40385c:	tbz	w22, #31, 403680 <ferror@plt+0x17a0>
  403860:	b	403674 <ferror@plt+0x1794>
  403864:	mov	w22, wzr
  403868:	str	x20, [x19]
  40386c:	tbz	w22, #31, 403680 <ferror@plt+0x17a0>
  403870:	b	403674 <ferror@plt+0x1794>
  403874:	mov	w24, #0x400                 	// #1024
  403878:	b	403880 <ferror@plt+0x19a0>
  40387c:	mov	w24, #0x3e8                 	// #1000
  403880:	ldrsb	w22, [x25]
  403884:	adrp	x23, 406000 <ferror@plt+0x4120>
  403888:	add	x23, x23, #0x8fc
  40388c:	mov	w2, #0x9                   	// #9
  403890:	mov	x0, x23
  403894:	mov	w1, w22
  403898:	bl	401df0 <memchr@plt>
  40389c:	cbnz	x0, 4038bc <ferror@plt+0x19dc>
  4038a0:	adrp	x23, 406000 <ferror@plt+0x4120>
  4038a4:	add	x23, x23, #0x905
  4038a8:	mov	w2, #0x9                   	// #9
  4038ac:	mov	x0, x23
  4038b0:	mov	w1, w22
  4038b4:	bl	401df0 <memchr@plt>
  4038b8:	cbz	x0, 403670 <ferror@plt+0x1790>
  4038bc:	sub	w8, w0, w23
  4038c0:	adds	w8, w8, #0x1
  4038c4:	b.cs	4038e8 <ferror@plt+0x1a08>  // b.hs, b.nlast
  4038c8:	mvn	w9, w0
  4038cc:	add	w9, w9, w23
  4038d0:	umulh	x10, x24, x20
  4038d4:	cmp	xzr, x10
  4038d8:	b.ne	4038f0 <ferror@plt+0x1a10>  // b.any
  4038dc:	adds	w9, w9, #0x1
  4038e0:	mul	x20, x20, x24
  4038e4:	b.cc	4038d0 <ferror@plt+0x19f0>  // b.lo, b.ul, b.last
  4038e8:	mov	w22, wzr
  4038ec:	b	4038f4 <ferror@plt+0x1a14>
  4038f0:	mov	w22, #0xffffffde            	// #-34
  4038f4:	cbz	x21, 4038fc <ferror@plt+0x1a1c>
  4038f8:	str	w8, [x21]
  4038fc:	cbz	x28, 403868 <ferror@plt+0x1988>
  403900:	cbz	w8, 403868 <ferror@plt+0x1988>
  403904:	mvn	w8, w0
  403908:	add	w9, w8, w23
  40390c:	mov	w8, #0x1                   	// #1
  403910:	umulh	x10, x24, x8
  403914:	cmp	xzr, x10
  403918:	b.ne	403928 <ferror@plt+0x1a48>  // b.any
  40391c:	adds	w9, w9, #0x1
  403920:	mul	x8, x8, x24
  403924:	b.cc	403910 <ferror@plt+0x1a30>  // b.lo, b.ul, b.last
  403928:	mov	w9, #0xa                   	// #10
  40392c:	cmp	x28, #0xb
  403930:	b.cc	403944 <ferror@plt+0x1a64>  // b.lo, b.ul, b.last
  403934:	add	x9, x9, x9, lsl #2
  403938:	lsl	x9, x9, #1
  40393c:	cmp	x9, x28
  403940:	b.cc	403934 <ferror@plt+0x1a54>  // b.lo, b.ul, b.last
  403944:	cmp	w27, #0x1
  403948:	b.lt	4039f4 <ferror@plt+0x1b14>  // b.tstop
  40394c:	cmp	w27, #0x3
  403950:	b.hi	40395c <ferror@plt+0x1a7c>  // b.pmore
  403954:	mov	w10, wzr
  403958:	b	4039e0 <ferror@plt+0x1b00>
  40395c:	mov	w10, #0x1                   	// #1
  403960:	dup	v0.2d, x10
  403964:	and	w10, w27, #0xfffffffc
  403968:	mov	v1.16b, v0.16b
  40396c:	mov	v1.d[0], x9
  403970:	mov	w9, w10
  403974:	fmov	x12, d1
  403978:	mov	x11, v1.d[1]
  40397c:	add	x12, x12, x12, lsl #2
  403980:	fmov	x13, d0
  403984:	lsl	x12, x12, #1
  403988:	add	x11, x11, x11, lsl #2
  40398c:	add	x13, x13, x13, lsl #2
  403990:	mov	x14, v0.d[1]
  403994:	fmov	d1, x12
  403998:	lsl	x11, x11, #1
  40399c:	lsl	x13, x13, #1
  4039a0:	mov	v1.d[1], x11
  4039a4:	add	x11, x14, x14, lsl #2
  4039a8:	fmov	d0, x13
  4039ac:	lsl	x11, x11, #1
  4039b0:	subs	w9, w9, #0x4
  4039b4:	mov	v0.d[1], x11
  4039b8:	b.ne	403974 <ferror@plt+0x1a94>  // b.any
  4039bc:	mov	x9, v1.d[1]
  4039c0:	mov	x11, v0.d[1]
  4039c4:	fmov	x12, d1
  4039c8:	fmov	x13, d0
  4039cc:	mul	x12, x13, x12
  4039d0:	mul	x9, x11, x9
  4039d4:	cmp	w27, w10
  4039d8:	mul	x9, x12, x9
  4039dc:	b.eq	4039f4 <ferror@plt+0x1b14>  // b.none
  4039e0:	sub	w10, w27, w10
  4039e4:	add	x9, x9, x9, lsl #2
  4039e8:	subs	w10, w10, #0x1
  4039ec:	lsl	x9, x9, #1
  4039f0:	b.ne	4039e4 <ferror@plt+0x1b04>  // b.any
  4039f4:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4039f8:	mov	w12, #0x1                   	// #1
  4039fc:	movk	x10, #0xcccd
  403a00:	mov	w11, #0xa                   	// #10
  403a04:	b	403a18 <ferror@plt+0x1b38>
  403a08:	cmp	x28, #0x9
  403a0c:	mov	x28, x13
  403a10:	mov	x12, x14
  403a14:	b.ls	403868 <ferror@plt+0x1988>  // b.plast
  403a18:	umulh	x13, x28, x10
  403a1c:	lsr	x13, x13, #3
  403a20:	add	x14, x12, x12, lsl #2
  403a24:	msub	x15, x13, x11, x28
  403a28:	lsl	x14, x14, #1
  403a2c:	cbz	x15, 403a08 <ferror@plt+0x1b28>
  403a30:	udiv	x12, x9, x12
  403a34:	udiv	x12, x12, x15
  403a38:	udiv	x12, x8, x12
  403a3c:	add	x20, x12, x20
  403a40:	b	403a08 <ferror@plt+0x1b28>
  403a44:	mov	x2, xzr
  403a48:	b	403608 <ferror@plt+0x1728>
  403a4c:	stp	x29, x30, [sp, #-48]!
  403a50:	stp	x20, x19, [sp, #32]
  403a54:	mov	x20, x1
  403a58:	mov	x19, x0
  403a5c:	str	x21, [sp, #16]
  403a60:	mov	x29, sp
  403a64:	cbz	x0, 403a98 <ferror@plt+0x1bb8>
  403a68:	ldrb	w21, [x19]
  403a6c:	mov	x8, x19
  403a70:	cbz	w21, 403a9c <ferror@plt+0x1bbc>
  403a74:	bl	401cf0 <__ctype_b_loc@plt>
  403a78:	ldr	x9, [x0]
  403a7c:	mov	x8, x19
  403a80:	and	x10, x21, #0xff
  403a84:	ldrh	w10, [x9, x10, lsl #1]
  403a88:	tbz	w10, #11, 403a9c <ferror@plt+0x1bbc>
  403a8c:	ldrb	w21, [x8, #1]!
  403a90:	cbnz	w21, 403a80 <ferror@plt+0x1ba0>
  403a94:	b	403a9c <ferror@plt+0x1bbc>
  403a98:	mov	x8, xzr
  403a9c:	cbz	x20, 403aa4 <ferror@plt+0x1bc4>
  403aa0:	str	x8, [x20]
  403aa4:	cmp	x8, x19
  403aa8:	b.ls	403ac8 <ferror@plt+0x1be8>  // b.plast
  403aac:	ldrb	w8, [x8]
  403ab0:	cmp	w8, #0x0
  403ab4:	cset	w0, eq  // eq = none
  403ab8:	ldp	x20, x19, [sp, #32]
  403abc:	ldr	x21, [sp, #16]
  403ac0:	ldp	x29, x30, [sp], #48
  403ac4:	ret
  403ac8:	mov	w0, wzr
  403acc:	ldp	x20, x19, [sp, #32]
  403ad0:	ldr	x21, [sp, #16]
  403ad4:	ldp	x29, x30, [sp], #48
  403ad8:	ret
  403adc:	stp	x29, x30, [sp, #-48]!
  403ae0:	stp	x20, x19, [sp, #32]
  403ae4:	mov	x20, x1
  403ae8:	mov	x19, x0
  403aec:	str	x21, [sp, #16]
  403af0:	mov	x29, sp
  403af4:	cbz	x0, 403b28 <ferror@plt+0x1c48>
  403af8:	ldrb	w21, [x19]
  403afc:	mov	x8, x19
  403b00:	cbz	w21, 403b2c <ferror@plt+0x1c4c>
  403b04:	bl	401cf0 <__ctype_b_loc@plt>
  403b08:	ldr	x9, [x0]
  403b0c:	mov	x8, x19
  403b10:	and	x10, x21, #0xff
  403b14:	ldrh	w10, [x9, x10, lsl #1]
  403b18:	tbz	w10, #12, 403b2c <ferror@plt+0x1c4c>
  403b1c:	ldrb	w21, [x8, #1]!
  403b20:	cbnz	w21, 403b10 <ferror@plt+0x1c30>
  403b24:	b	403b2c <ferror@plt+0x1c4c>
  403b28:	mov	x8, xzr
  403b2c:	cbz	x20, 403b34 <ferror@plt+0x1c54>
  403b30:	str	x8, [x20]
  403b34:	cmp	x8, x19
  403b38:	b.ls	403b58 <ferror@plt+0x1c78>  // b.plast
  403b3c:	ldrb	w8, [x8]
  403b40:	cmp	w8, #0x0
  403b44:	cset	w0, eq  // eq = none
  403b48:	ldp	x20, x19, [sp, #32]
  403b4c:	ldr	x21, [sp, #16]
  403b50:	ldp	x29, x30, [sp], #48
  403b54:	ret
  403b58:	mov	w0, wzr
  403b5c:	ldp	x20, x19, [sp, #32]
  403b60:	ldr	x21, [sp, #16]
  403b64:	ldp	x29, x30, [sp], #48
  403b68:	ret
  403b6c:	sub	sp, sp, #0x110
  403b70:	stp	x29, x30, [sp, #208]
  403b74:	add	x29, sp, #0xd0
  403b78:	mov	x8, #0xffffffffffffffd0    	// #-48
  403b7c:	mov	x9, sp
  403b80:	sub	x10, x29, #0x50
  403b84:	stp	x28, x23, [sp, #224]
  403b88:	stp	x22, x21, [sp, #240]
  403b8c:	stp	x20, x19, [sp, #256]
  403b90:	mov	x20, x1
  403b94:	mov	x19, x0
  403b98:	movk	x8, #0xff80, lsl #32
  403b9c:	add	x11, x29, #0x40
  403ba0:	add	x9, x9, #0x80
  403ba4:	add	x22, x10, #0x30
  403ba8:	mov	w23, #0xffffffd0            	// #-48
  403bac:	stp	x2, x3, [x29, #-80]
  403bb0:	stp	x4, x5, [x29, #-64]
  403bb4:	stp	x6, x7, [x29, #-48]
  403bb8:	stp	q1, q2, [sp, #16]
  403bbc:	stp	q3, q4, [sp, #48]
  403bc0:	str	q0, [sp]
  403bc4:	stp	q5, q6, [sp, #80]
  403bc8:	str	q7, [sp, #112]
  403bcc:	stp	x9, x8, [x29, #-16]
  403bd0:	stp	x11, x22, [x29, #-32]
  403bd4:	tbnz	w23, #31, 403be0 <ferror@plt+0x1d00>
  403bd8:	mov	w8, w23
  403bdc:	b	403bf8 <ferror@plt+0x1d18>
  403be0:	add	w8, w23, #0x8
  403be4:	cmn	w23, #0x8
  403be8:	stur	w8, [x29, #-8]
  403bec:	b.gt	403bf8 <ferror@plt+0x1d18>
  403bf0:	add	x9, x22, w23, sxtw
  403bf4:	b	403c04 <ferror@plt+0x1d24>
  403bf8:	ldur	x9, [x29, #-32]
  403bfc:	add	x10, x9, #0x8
  403c00:	stur	x10, [x29, #-32]
  403c04:	ldr	x1, [x9]
  403c08:	cbz	x1, 403c80 <ferror@plt+0x1da0>
  403c0c:	tbnz	w8, #31, 403c18 <ferror@plt+0x1d38>
  403c10:	mov	w23, w8
  403c14:	b	403c30 <ferror@plt+0x1d50>
  403c18:	add	w23, w8, #0x8
  403c1c:	cmn	w8, #0x8
  403c20:	stur	w23, [x29, #-8]
  403c24:	b.gt	403c30 <ferror@plt+0x1d50>
  403c28:	add	x8, x22, w8, sxtw
  403c2c:	b	403c3c <ferror@plt+0x1d5c>
  403c30:	ldur	x8, [x29, #-32]
  403c34:	add	x9, x8, #0x8
  403c38:	stur	x9, [x29, #-32]
  403c3c:	ldr	x21, [x8]
  403c40:	cbz	x21, 403c80 <ferror@plt+0x1da0>
  403c44:	mov	x0, x19
  403c48:	bl	401cd0 <strcmp@plt>
  403c4c:	cbz	w0, 403c64 <ferror@plt+0x1d84>
  403c50:	mov	x0, x19
  403c54:	mov	x1, x21
  403c58:	bl	401cd0 <strcmp@plt>
  403c5c:	cbnz	w0, 403bd4 <ferror@plt+0x1cf4>
  403c60:	b	403c68 <ferror@plt+0x1d88>
  403c64:	mov	w0, #0x1                   	// #1
  403c68:	ldp	x20, x19, [sp, #256]
  403c6c:	ldp	x22, x21, [sp, #240]
  403c70:	ldp	x28, x23, [sp, #224]
  403c74:	ldp	x29, x30, [sp, #208]
  403c78:	add	sp, sp, #0x110
  403c7c:	ret
  403c80:	adrp	x8, 418000 <ferror@plt+0x16120>
  403c84:	ldr	w0, [x8, #864]
  403c88:	adrp	x1, 406000 <ferror@plt+0x4120>
  403c8c:	add	x1, x1, #0x90e
  403c90:	mov	x2, x20
  403c94:	mov	x3, x19
  403c98:	bl	401e20 <errx@plt>
  403c9c:	cbz	x1, 403cc0 <ferror@plt+0x1de0>
  403ca0:	sxtb	w8, w2
  403ca4:	ldrsb	w9, [x0]
  403ca8:	cbz	w9, 403cc0 <ferror@plt+0x1de0>
  403cac:	cmp	w8, w9
  403cb0:	b.eq	403cc4 <ferror@plt+0x1de4>  // b.none
  403cb4:	sub	x1, x1, #0x1
  403cb8:	add	x0, x0, #0x1
  403cbc:	cbnz	x1, 403ca4 <ferror@plt+0x1dc4>
  403cc0:	mov	x0, xzr
  403cc4:	ret
  403cc8:	stp	x29, x30, [sp, #-32]!
  403ccc:	stp	x20, x19, [sp, #16]
  403cd0:	mov	x29, sp
  403cd4:	mov	x20, x1
  403cd8:	mov	x19, x0
  403cdc:	bl	403e38 <ferror@plt+0x1f58>
  403ce0:	cmp	x0, w0, sxtw
  403ce4:	b.ne	403cfc <ferror@plt+0x1e1c>  // b.any
  403ce8:	cmp	w0, w0, sxth
  403cec:	b.ne	403cfc <ferror@plt+0x1e1c>  // b.any
  403cf0:	ldp	x20, x19, [sp, #16]
  403cf4:	ldp	x29, x30, [sp], #32
  403cf8:	ret
  403cfc:	bl	401e60 <__errno_location@plt>
  403d00:	mov	w8, #0x22                  	// #34
  403d04:	str	w8, [x0]
  403d08:	adrp	x8, 418000 <ferror@plt+0x16120>
  403d0c:	ldr	w0, [x8, #864]
  403d10:	adrp	x1, 406000 <ferror@plt+0x4120>
  403d14:	add	x1, x1, #0x90e
  403d18:	mov	x2, x20
  403d1c:	mov	x3, x19
  403d20:	bl	401ec0 <err@plt>
  403d24:	stp	x29, x30, [sp, #-32]!
  403d28:	stp	x20, x19, [sp, #16]
  403d2c:	mov	x29, sp
  403d30:	mov	x20, x1
  403d34:	mov	x19, x0
  403d38:	bl	403e38 <ferror@plt+0x1f58>
  403d3c:	cmp	x0, w0, sxtw
  403d40:	b.ne	403d50 <ferror@plt+0x1e70>  // b.any
  403d44:	ldp	x20, x19, [sp, #16]
  403d48:	ldp	x29, x30, [sp], #32
  403d4c:	ret
  403d50:	bl	401e60 <__errno_location@plt>
  403d54:	mov	w8, #0x22                  	// #34
  403d58:	str	w8, [x0]
  403d5c:	adrp	x8, 418000 <ferror@plt+0x16120>
  403d60:	ldr	w0, [x8, #864]
  403d64:	adrp	x1, 406000 <ferror@plt+0x4120>
  403d68:	add	x1, x1, #0x90e
  403d6c:	mov	x2, x20
  403d70:	mov	x3, x19
  403d74:	bl	401ec0 <err@plt>
  403d78:	stp	x29, x30, [sp, #-32]!
  403d7c:	mov	w2, #0xa                   	// #10
  403d80:	stp	x20, x19, [sp, #16]
  403d84:	mov	x29, sp
  403d88:	mov	x20, x1
  403d8c:	mov	x19, x0
  403d90:	bl	403fa8 <ferror@plt+0x20c8>
  403d94:	lsr	x8, x0, #32
  403d98:	cbnz	x8, 403db0 <ferror@plt+0x1ed0>
  403d9c:	cmp	w0, #0x10, lsl #12
  403da0:	b.cs	403db0 <ferror@plt+0x1ed0>  // b.hs, b.nlast
  403da4:	ldp	x20, x19, [sp, #16]
  403da8:	ldp	x29, x30, [sp], #32
  403dac:	ret
  403db0:	bl	401e60 <__errno_location@plt>
  403db4:	mov	w8, #0x22                  	// #34
  403db8:	str	w8, [x0]
  403dbc:	adrp	x8, 418000 <ferror@plt+0x16120>
  403dc0:	ldr	w0, [x8, #864]
  403dc4:	adrp	x1, 406000 <ferror@plt+0x4120>
  403dc8:	add	x1, x1, #0x90e
  403dcc:	mov	x2, x20
  403dd0:	mov	x3, x19
  403dd4:	bl	401ec0 <err@plt>
  403dd8:	stp	x29, x30, [sp, #-32]!
  403ddc:	mov	w2, #0x10                  	// #16
  403de0:	stp	x20, x19, [sp, #16]
  403de4:	mov	x29, sp
  403de8:	mov	x20, x1
  403dec:	mov	x19, x0
  403df0:	bl	403fa8 <ferror@plt+0x20c8>
  403df4:	lsr	x8, x0, #32
  403df8:	cbnz	x8, 403e10 <ferror@plt+0x1f30>
  403dfc:	cmp	w0, #0x10, lsl #12
  403e00:	b.cs	403e10 <ferror@plt+0x1f30>  // b.hs, b.nlast
  403e04:	ldp	x20, x19, [sp, #16]
  403e08:	ldp	x29, x30, [sp], #32
  403e0c:	ret
  403e10:	bl	401e60 <__errno_location@plt>
  403e14:	mov	w8, #0x22                  	// #34
  403e18:	str	w8, [x0]
  403e1c:	adrp	x8, 418000 <ferror@plt+0x16120>
  403e20:	ldr	w0, [x8, #864]
  403e24:	adrp	x1, 406000 <ferror@plt+0x4120>
  403e28:	add	x1, x1, #0x90e
  403e2c:	mov	x2, x20
  403e30:	mov	x3, x19
  403e34:	bl	401ec0 <err@plt>
  403e38:	stp	x29, x30, [sp, #-48]!
  403e3c:	mov	x29, sp
  403e40:	str	x21, [sp, #16]
  403e44:	stp	x20, x19, [sp, #32]
  403e48:	mov	x20, x1
  403e4c:	mov	x19, x0
  403e50:	str	xzr, [x29, #24]
  403e54:	bl	401e60 <__errno_location@plt>
  403e58:	str	wzr, [x0]
  403e5c:	cbz	x19, 403eb0 <ferror@plt+0x1fd0>
  403e60:	ldrb	w8, [x19]
  403e64:	cbz	w8, 403eb0 <ferror@plt+0x1fd0>
  403e68:	mov	x21, x0
  403e6c:	add	x1, x29, #0x18
  403e70:	mov	w2, #0xa                   	// #10
  403e74:	mov	x0, x19
  403e78:	mov	w3, wzr
  403e7c:	bl	401bb0 <__strtol_internal@plt>
  403e80:	ldr	w8, [x21]
  403e84:	cbnz	w8, 403ecc <ferror@plt+0x1fec>
  403e88:	ldr	x8, [x29, #24]
  403e8c:	cmp	x8, x19
  403e90:	b.eq	403eb0 <ferror@plt+0x1fd0>  // b.none
  403e94:	cbz	x8, 403ea0 <ferror@plt+0x1fc0>
  403e98:	ldrb	w8, [x8]
  403e9c:	cbnz	w8, 403eb0 <ferror@plt+0x1fd0>
  403ea0:	ldp	x20, x19, [sp, #32]
  403ea4:	ldr	x21, [sp, #16]
  403ea8:	ldp	x29, x30, [sp], #48
  403eac:	ret
  403eb0:	adrp	x8, 418000 <ferror@plt+0x16120>
  403eb4:	ldr	w0, [x8, #864]
  403eb8:	adrp	x1, 406000 <ferror@plt+0x4120>
  403ebc:	add	x1, x1, #0x90e
  403ec0:	mov	x2, x20
  403ec4:	mov	x3, x19
  403ec8:	bl	401e20 <errx@plt>
  403ecc:	adrp	x9, 418000 <ferror@plt+0x16120>
  403ed0:	ldr	w0, [x9, #864]
  403ed4:	cmp	w8, #0x22
  403ed8:	b.ne	403eb8 <ferror@plt+0x1fd8>  // b.any
  403edc:	adrp	x1, 406000 <ferror@plt+0x4120>
  403ee0:	add	x1, x1, #0x90e
  403ee4:	mov	x2, x20
  403ee8:	mov	x3, x19
  403eec:	bl	401ec0 <err@plt>
  403ef0:	stp	x29, x30, [sp, #-32]!
  403ef4:	mov	w2, #0xa                   	// #10
  403ef8:	stp	x20, x19, [sp, #16]
  403efc:	mov	x29, sp
  403f00:	mov	x20, x1
  403f04:	mov	x19, x0
  403f08:	bl	403fa8 <ferror@plt+0x20c8>
  403f0c:	lsr	x8, x0, #32
  403f10:	cbnz	x8, 403f20 <ferror@plt+0x2040>
  403f14:	ldp	x20, x19, [sp, #16]
  403f18:	ldp	x29, x30, [sp], #32
  403f1c:	ret
  403f20:	bl	401e60 <__errno_location@plt>
  403f24:	mov	w8, #0x22                  	// #34
  403f28:	str	w8, [x0]
  403f2c:	adrp	x8, 418000 <ferror@plt+0x16120>
  403f30:	ldr	w0, [x8, #864]
  403f34:	adrp	x1, 406000 <ferror@plt+0x4120>
  403f38:	add	x1, x1, #0x90e
  403f3c:	mov	x2, x20
  403f40:	mov	x3, x19
  403f44:	bl	401ec0 <err@plt>
  403f48:	stp	x29, x30, [sp, #-32]!
  403f4c:	mov	w2, #0x10                  	// #16
  403f50:	stp	x20, x19, [sp, #16]
  403f54:	mov	x29, sp
  403f58:	mov	x20, x1
  403f5c:	mov	x19, x0
  403f60:	bl	403fa8 <ferror@plt+0x20c8>
  403f64:	lsr	x8, x0, #32
  403f68:	cbnz	x8, 403f78 <ferror@plt+0x2098>
  403f6c:	ldp	x20, x19, [sp, #16]
  403f70:	ldp	x29, x30, [sp], #32
  403f74:	ret
  403f78:	bl	401e60 <__errno_location@plt>
  403f7c:	mov	w8, #0x22                  	// #34
  403f80:	str	w8, [x0]
  403f84:	adrp	x8, 418000 <ferror@plt+0x16120>
  403f88:	ldr	w0, [x8, #864]
  403f8c:	adrp	x1, 406000 <ferror@plt+0x4120>
  403f90:	add	x1, x1, #0x90e
  403f94:	mov	x2, x20
  403f98:	mov	x3, x19
  403f9c:	bl	401ec0 <err@plt>
  403fa0:	mov	w2, #0xa                   	// #10
  403fa4:	b	403fa8 <ferror@plt+0x20c8>
  403fa8:	sub	sp, sp, #0x40
  403fac:	stp	x29, x30, [sp, #16]
  403fb0:	stp	x22, x21, [sp, #32]
  403fb4:	stp	x20, x19, [sp, #48]
  403fb8:	add	x29, sp, #0x10
  403fbc:	mov	w21, w2
  403fc0:	mov	x20, x1
  403fc4:	mov	x19, x0
  403fc8:	str	xzr, [sp, #8]
  403fcc:	bl	401e60 <__errno_location@plt>
  403fd0:	str	wzr, [x0]
  403fd4:	cbz	x19, 40402c <ferror@plt+0x214c>
  403fd8:	ldrb	w8, [x19]
  403fdc:	cbz	w8, 40402c <ferror@plt+0x214c>
  403fe0:	mov	x22, x0
  403fe4:	add	x1, sp, #0x8
  403fe8:	mov	x0, x19
  403fec:	mov	w2, w21
  403ff0:	mov	w3, wzr
  403ff4:	bl	401c10 <__strtoul_internal@plt>
  403ff8:	ldr	w8, [x22]
  403ffc:	cbnz	w8, 404048 <ferror@plt+0x2168>
  404000:	ldr	x8, [sp, #8]
  404004:	cmp	x8, x19
  404008:	b.eq	40402c <ferror@plt+0x214c>  // b.none
  40400c:	cbz	x8, 404018 <ferror@plt+0x2138>
  404010:	ldrb	w8, [x8]
  404014:	cbnz	w8, 40402c <ferror@plt+0x214c>
  404018:	ldp	x20, x19, [sp, #48]
  40401c:	ldp	x22, x21, [sp, #32]
  404020:	ldp	x29, x30, [sp, #16]
  404024:	add	sp, sp, #0x40
  404028:	ret
  40402c:	adrp	x8, 418000 <ferror@plt+0x16120>
  404030:	ldr	w0, [x8, #864]
  404034:	adrp	x1, 406000 <ferror@plt+0x4120>
  404038:	add	x1, x1, #0x90e
  40403c:	mov	x2, x20
  404040:	mov	x3, x19
  404044:	bl	401e20 <errx@plt>
  404048:	adrp	x9, 418000 <ferror@plt+0x16120>
  40404c:	ldr	w0, [x9, #864]
  404050:	cmp	w8, #0x22
  404054:	b.ne	404034 <ferror@plt+0x2154>  // b.any
  404058:	adrp	x1, 406000 <ferror@plt+0x4120>
  40405c:	add	x1, x1, #0x90e
  404060:	mov	x2, x20
  404064:	mov	x3, x19
  404068:	bl	401ec0 <err@plt>
  40406c:	mov	w2, #0x10                  	// #16
  404070:	b	403fa8 <ferror@plt+0x20c8>
  404074:	stp	x29, x30, [sp, #-48]!
  404078:	mov	x29, sp
  40407c:	str	x21, [sp, #16]
  404080:	stp	x20, x19, [sp, #32]
  404084:	mov	x20, x1
  404088:	mov	x19, x0
  40408c:	str	xzr, [x29, #24]
  404090:	bl	401e60 <__errno_location@plt>
  404094:	str	wzr, [x0]
  404098:	cbz	x19, 4040e4 <ferror@plt+0x2204>
  40409c:	ldrb	w8, [x19]
  4040a0:	cbz	w8, 4040e4 <ferror@plt+0x2204>
  4040a4:	mov	x21, x0
  4040a8:	add	x1, x29, #0x18
  4040ac:	mov	x0, x19
  4040b0:	bl	401a90 <strtod@plt>
  4040b4:	ldr	w8, [x21]
  4040b8:	cbnz	w8, 404100 <ferror@plt+0x2220>
  4040bc:	ldr	x8, [x29, #24]
  4040c0:	cmp	x8, x19
  4040c4:	b.eq	4040e4 <ferror@plt+0x2204>  // b.none
  4040c8:	cbz	x8, 4040d4 <ferror@plt+0x21f4>
  4040cc:	ldrb	w8, [x8]
  4040d0:	cbnz	w8, 4040e4 <ferror@plt+0x2204>
  4040d4:	ldp	x20, x19, [sp, #32]
  4040d8:	ldr	x21, [sp, #16]
  4040dc:	ldp	x29, x30, [sp], #48
  4040e0:	ret
  4040e4:	adrp	x8, 418000 <ferror@plt+0x16120>
  4040e8:	ldr	w0, [x8, #864]
  4040ec:	adrp	x1, 406000 <ferror@plt+0x4120>
  4040f0:	add	x1, x1, #0x90e
  4040f4:	mov	x2, x20
  4040f8:	mov	x3, x19
  4040fc:	bl	401e20 <errx@plt>
  404100:	adrp	x9, 418000 <ferror@plt+0x16120>
  404104:	ldr	w0, [x9, #864]
  404108:	cmp	w8, #0x22
  40410c:	b.ne	4040ec <ferror@plt+0x220c>  // b.any
  404110:	adrp	x1, 406000 <ferror@plt+0x4120>
  404114:	add	x1, x1, #0x90e
  404118:	mov	x2, x20
  40411c:	mov	x3, x19
  404120:	bl	401ec0 <err@plt>
  404124:	stp	x29, x30, [sp, #-48]!
  404128:	mov	x29, sp
  40412c:	str	x21, [sp, #16]
  404130:	stp	x20, x19, [sp, #32]
  404134:	mov	x20, x1
  404138:	mov	x19, x0
  40413c:	str	xzr, [x29, #24]
  404140:	bl	401e60 <__errno_location@plt>
  404144:	str	wzr, [x0]
  404148:	cbz	x19, 404198 <ferror@plt+0x22b8>
  40414c:	ldrb	w8, [x19]
  404150:	cbz	w8, 404198 <ferror@plt+0x22b8>
  404154:	mov	x21, x0
  404158:	add	x1, x29, #0x18
  40415c:	mov	w2, #0xa                   	// #10
  404160:	mov	x0, x19
  404164:	bl	401d00 <strtol@plt>
  404168:	ldr	w8, [x21]
  40416c:	cbnz	w8, 4041b4 <ferror@plt+0x22d4>
  404170:	ldr	x8, [x29, #24]
  404174:	cmp	x8, x19
  404178:	b.eq	404198 <ferror@plt+0x22b8>  // b.none
  40417c:	cbz	x8, 404188 <ferror@plt+0x22a8>
  404180:	ldrb	w8, [x8]
  404184:	cbnz	w8, 404198 <ferror@plt+0x22b8>
  404188:	ldp	x20, x19, [sp, #32]
  40418c:	ldr	x21, [sp, #16]
  404190:	ldp	x29, x30, [sp], #48
  404194:	ret
  404198:	adrp	x8, 418000 <ferror@plt+0x16120>
  40419c:	ldr	w0, [x8, #864]
  4041a0:	adrp	x1, 406000 <ferror@plt+0x4120>
  4041a4:	add	x1, x1, #0x90e
  4041a8:	mov	x2, x20
  4041ac:	mov	x3, x19
  4041b0:	bl	401e20 <errx@plt>
  4041b4:	adrp	x9, 418000 <ferror@plt+0x16120>
  4041b8:	ldr	w0, [x9, #864]
  4041bc:	cmp	w8, #0x22
  4041c0:	b.ne	4041a0 <ferror@plt+0x22c0>  // b.any
  4041c4:	adrp	x1, 406000 <ferror@plt+0x4120>
  4041c8:	add	x1, x1, #0x90e
  4041cc:	mov	x2, x20
  4041d0:	mov	x3, x19
  4041d4:	bl	401ec0 <err@plt>
  4041d8:	stp	x29, x30, [sp, #-48]!
  4041dc:	mov	x29, sp
  4041e0:	str	x21, [sp, #16]
  4041e4:	stp	x20, x19, [sp, #32]
  4041e8:	mov	x20, x1
  4041ec:	mov	x19, x0
  4041f0:	str	xzr, [x29, #24]
  4041f4:	bl	401e60 <__errno_location@plt>
  4041f8:	str	wzr, [x0]
  4041fc:	cbz	x19, 40424c <ferror@plt+0x236c>
  404200:	ldrb	w8, [x19]
  404204:	cbz	w8, 40424c <ferror@plt+0x236c>
  404208:	mov	x21, x0
  40420c:	add	x1, x29, #0x18
  404210:	mov	w2, #0xa                   	// #10
  404214:	mov	x0, x19
  404218:	bl	401a00 <strtoul@plt>
  40421c:	ldr	w8, [x21]
  404220:	cbnz	w8, 404268 <ferror@plt+0x2388>
  404224:	ldr	x8, [x29, #24]
  404228:	cmp	x8, x19
  40422c:	b.eq	40424c <ferror@plt+0x236c>  // b.none
  404230:	cbz	x8, 40423c <ferror@plt+0x235c>
  404234:	ldrb	w8, [x8]
  404238:	cbnz	w8, 40424c <ferror@plt+0x236c>
  40423c:	ldp	x20, x19, [sp, #32]
  404240:	ldr	x21, [sp, #16]
  404244:	ldp	x29, x30, [sp], #48
  404248:	ret
  40424c:	adrp	x8, 418000 <ferror@plt+0x16120>
  404250:	ldr	w0, [x8, #864]
  404254:	adrp	x1, 406000 <ferror@plt+0x4120>
  404258:	add	x1, x1, #0x90e
  40425c:	mov	x2, x20
  404260:	mov	x3, x19
  404264:	bl	401e20 <errx@plt>
  404268:	adrp	x9, 418000 <ferror@plt+0x16120>
  40426c:	ldr	w0, [x9, #864]
  404270:	cmp	w8, #0x22
  404274:	b.ne	404254 <ferror@plt+0x2374>  // b.any
  404278:	adrp	x1, 406000 <ferror@plt+0x4120>
  40427c:	add	x1, x1, #0x90e
  404280:	mov	x2, x20
  404284:	mov	x3, x19
  404288:	bl	401ec0 <err@plt>
  40428c:	sub	sp, sp, #0x30
  404290:	stp	x20, x19, [sp, #32]
  404294:	mov	x20, x1
  404298:	add	x1, sp, #0x8
  40429c:	mov	x2, xzr
  4042a0:	stp	x29, x30, [sp, #16]
  4042a4:	add	x29, sp, #0x10
  4042a8:	mov	x19, x0
  4042ac:	bl	403608 <ferror@plt+0x1728>
  4042b0:	cbnz	w0, 4042c8 <ferror@plt+0x23e8>
  4042b4:	ldr	x0, [sp, #8]
  4042b8:	ldp	x20, x19, [sp, #32]
  4042bc:	ldp	x29, x30, [sp, #16]
  4042c0:	add	sp, sp, #0x30
  4042c4:	ret
  4042c8:	bl	401e60 <__errno_location@plt>
  4042cc:	adrp	x9, 418000 <ferror@plt+0x16120>
  4042d0:	ldr	w8, [x0]
  4042d4:	ldr	w0, [x9, #864]
  4042d8:	adrp	x1, 406000 <ferror@plt+0x4120>
  4042dc:	add	x1, x1, #0x90e
  4042e0:	mov	x2, x20
  4042e4:	mov	x3, x19
  4042e8:	cbnz	w8, 4042f0 <ferror@plt+0x2410>
  4042ec:	bl	401e20 <errx@plt>
  4042f0:	bl	401ec0 <err@plt>
  4042f4:	stp	x29, x30, [sp, #-32]!
  4042f8:	str	x19, [sp, #16]
  4042fc:	mov	x19, x1
  404300:	mov	x1, x2
  404304:	mov	x29, sp
  404308:	bl	404074 <ferror@plt+0x2194>
  40430c:	fcvtzs	x8, d0
  404310:	mov	x9, #0x848000000000        	// #145685290680320
  404314:	movk	x9, #0x412e, lsl #48
  404318:	scvtf	d1, x8
  40431c:	fmov	d2, x9
  404320:	fsub	d0, d0, d1
  404324:	fmul	d0, d0, d2
  404328:	fcvtzs	x9, d0
  40432c:	stp	x8, x9, [x19]
  404330:	ldr	x19, [sp, #16]
  404334:	ldp	x29, x30, [sp], #32
  404338:	ret
  40433c:	and	w8, w0, #0xf000
  404340:	sub	w8, w8, #0x1, lsl #12
  404344:	lsr	w9, w8, #12
  404348:	cmp	w9, #0xb
  40434c:	mov	w8, wzr
  404350:	b.hi	4043a4 <ferror@plt+0x24c4>  // b.pmore
  404354:	adrp	x10, 406000 <ferror@plt+0x4120>
  404358:	add	x10, x10, #0x8f0
  40435c:	adr	x11, 404370 <ferror@plt+0x2490>
  404360:	ldrb	w12, [x10, x9]
  404364:	add	x11, x11, x12, lsl #2
  404368:	mov	w9, #0x64                  	// #100
  40436c:	br	x11
  404370:	mov	w9, #0x70                  	// #112
  404374:	b	40439c <ferror@plt+0x24bc>
  404378:	mov	w9, #0x63                  	// #99
  40437c:	b	40439c <ferror@plt+0x24bc>
  404380:	mov	w9, #0x62                  	// #98
  404384:	b	40439c <ferror@plt+0x24bc>
  404388:	mov	w9, #0x6c                  	// #108
  40438c:	b	40439c <ferror@plt+0x24bc>
  404390:	mov	w9, #0x73                  	// #115
  404394:	b	40439c <ferror@plt+0x24bc>
  404398:	mov	w9, #0x2d                  	// #45
  40439c:	mov	w8, #0x1                   	// #1
  4043a0:	strb	w9, [x1]
  4043a4:	tst	w0, #0x100
  4043a8:	mov	w9, #0x72                  	// #114
  4043ac:	mov	w10, #0x2d                  	// #45
  4043b0:	add	x11, x1, x8
  4043b4:	mov	w12, #0x77                  	// #119
  4043b8:	csel	w17, w10, w9, eq  // eq = none
  4043bc:	tst	w0, #0x80
  4043c0:	mov	w14, #0x53                  	// #83
  4043c4:	mov	w15, #0x73                  	// #115
  4043c8:	mov	w16, #0x78                  	// #120
  4043cc:	strb	w17, [x11]
  4043d0:	csel	w17, w10, w12, eq  // eq = none
  4043d4:	tst	w0, #0x40
  4043d8:	orr	x13, x8, #0x2
  4043dc:	strb	w17, [x11, #1]
  4043e0:	csel	w11, w15, w14, ne  // ne = any
  4043e4:	csel	w17, w16, w10, ne  // ne = any
  4043e8:	tst	w0, #0x800
  4043ec:	csel	w11, w17, w11, eq  // eq = none
  4043f0:	add	x13, x13, x1
  4043f4:	tst	w0, #0x20
  4043f8:	strb	w11, [x13]
  4043fc:	csel	w11, w10, w9, eq  // eq = none
  404400:	tst	w0, #0x10
  404404:	strb	w11, [x13, #1]
  404408:	csel	w11, w10, w12, eq  // eq = none
  40440c:	tst	w0, #0x8
  404410:	csel	w14, w15, w14, ne  // ne = any
  404414:	csel	w15, w16, w10, ne  // ne = any
  404418:	tst	w0, #0x400
  40441c:	orr	x8, x8, #0x6
  404420:	csel	w14, w15, w14, eq  // eq = none
  404424:	tst	w0, #0x4
  404428:	add	x8, x8, x1
  40442c:	csel	w9, w10, w9, eq  // eq = none
  404430:	tst	w0, #0x2
  404434:	mov	w17, #0x54                  	// #84
  404438:	strb	w11, [x13, #2]
  40443c:	mov	w11, #0x74                  	// #116
  404440:	strb	w14, [x13, #3]
  404444:	strb	w9, [x8]
  404448:	csel	w9, w10, w12, eq  // eq = none
  40444c:	tst	w0, #0x1
  404450:	strb	w9, [x8, #1]
  404454:	csel	w9, w11, w17, ne  // ne = any
  404458:	csel	w10, w16, w10, ne  // ne = any
  40445c:	tst	w0, #0x200
  404460:	csel	w9, w10, w9, eq  // eq = none
  404464:	mov	x0, x1
  404468:	strb	w9, [x8, #2]
  40446c:	strb	wzr, [x8, #3]
  404470:	ret
  404474:	sub	sp, sp, #0x50
  404478:	add	x8, sp, #0x8
  40447c:	stp	x29, x30, [sp, #48]
  404480:	stp	x20, x19, [sp, #64]
  404484:	add	x29, sp, #0x30
  404488:	tbz	w0, #1, 404498 <ferror@plt+0x25b8>
  40448c:	orr	x8, x8, #0x1
  404490:	mov	w9, #0x20                  	// #32
  404494:	strb	w9, [sp, #8]
  404498:	cmp	x1, #0x400
  40449c:	b.cs	4044b0 <ferror@plt+0x25d0>  // b.hs, b.nlast
  4044a0:	mov	w9, #0x42                  	// #66
  4044a4:	mov	w19, w1
  4044a8:	strh	w9, [x8]
  4044ac:	b	404610 <ferror@plt+0x2730>
  4044b0:	cmp	x1, #0x100, lsl #12
  4044b4:	b.cs	4044c0 <ferror@plt+0x25e0>  // b.hs, b.nlast
  4044b8:	mov	w9, #0xa                   	// #10
  4044bc:	b	404504 <ferror@plt+0x2624>
  4044c0:	lsr	x9, x1, #30
  4044c4:	cbnz	x9, 4044d0 <ferror@plt+0x25f0>
  4044c8:	mov	w9, #0x14                  	// #20
  4044cc:	b	404504 <ferror@plt+0x2624>
  4044d0:	lsr	x9, x1, #40
  4044d4:	cbnz	x9, 4044e0 <ferror@plt+0x2600>
  4044d8:	mov	w9, #0x1e                  	// #30
  4044dc:	b	404504 <ferror@plt+0x2624>
  4044e0:	lsr	x9, x1, #50
  4044e4:	cbnz	x9, 4044f0 <ferror@plt+0x2610>
  4044e8:	mov	w9, #0x28                  	// #40
  4044ec:	b	404504 <ferror@plt+0x2624>
  4044f0:	lsr	x9, x1, #60
  4044f4:	mov	w10, #0x3c                  	// #60
  4044f8:	cmp	x9, #0x0
  4044fc:	mov	w9, #0x32                  	// #50
  404500:	csel	w9, w9, w10, eq  // eq = none
  404504:	mov	w10, #0xcccd                	// #52429
  404508:	movk	w10, #0xcccc, lsl #16
  40450c:	adrp	x11, 406000 <ferror@plt+0x4120>
  404510:	umull	x10, w9, w10
  404514:	add	x11, x11, #0x917
  404518:	lsr	x10, x10, #35
  40451c:	ldrb	w12, [x11, x10]
  404520:	mov	x10, #0xffffffffffffffff    	// #-1
  404524:	lsl	x10, x10, x9
  404528:	mov	x11, x8
  40452c:	lsr	x19, x1, x9
  404530:	bic	x10, x1, x10
  404534:	strb	w12, [x11], #1
  404538:	tbz	w0, #0, 404550 <ferror@plt+0x2670>
  40453c:	cmp	w9, #0xa
  404540:	b.cc	404550 <ferror@plt+0x2670>  // b.lo, b.ul, b.last
  404544:	mov	w11, #0x4269                	// #17001
  404548:	sturh	w11, [x8, #1]
  40454c:	add	x11, x8, #0x3
  404550:	strb	wzr, [x11]
  404554:	cbz	x10, 404610 <ferror@plt+0x2730>
  404558:	sub	w8, w9, #0xa
  40455c:	lsr	x8, x10, x8
  404560:	tbnz	w0, #2, 404578 <ferror@plt+0x2698>
  404564:	sub	x9, x8, #0x3b6
  404568:	cmp	x9, #0x64
  40456c:	b.cs	4045ec <ferror@plt+0x270c>  // b.hs, b.nlast
  404570:	add	w19, w19, #0x1
  404574:	b	404610 <ferror@plt+0x2730>
  404578:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40457c:	add	x8, x8, #0x5
  404580:	movk	x9, #0xcccd
  404584:	umulh	x10, x8, x9
  404588:	lsr	x20, x10, #3
  40458c:	mul	x9, x20, x9
  404590:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404594:	ror	x9, x9, #1
  404598:	movk	x10, #0x1999, lsl #48
  40459c:	cmp	x9, x10
  4045a0:	b.ls	4045f0 <ferror@plt+0x2710>  // b.plast
  4045a4:	cbz	x20, 404610 <ferror@plt+0x2730>
  4045a8:	bl	401b20 <localeconv@plt>
  4045ac:	cbz	x0, 4045c0 <ferror@plt+0x26e0>
  4045b0:	ldr	x4, [x0]
  4045b4:	cbz	x4, 4045c0 <ferror@plt+0x26e0>
  4045b8:	ldrb	w8, [x4]
  4045bc:	cbnz	w8, 4045c8 <ferror@plt+0x26e8>
  4045c0:	adrp	x4, 406000 <ferror@plt+0x4120>
  4045c4:	add	x4, x4, #0x91f
  4045c8:	adrp	x2, 406000 <ferror@plt+0x4120>
  4045cc:	add	x2, x2, #0x921
  4045d0:	add	x0, sp, #0x10
  4045d4:	add	x6, sp, #0x8
  4045d8:	mov	w1, #0x20                  	// #32
  4045dc:	mov	w3, w19
  4045e0:	mov	x5, x20
  4045e4:	bl	401b10 <snprintf@plt>
  4045e8:	b	40462c <ferror@plt+0x274c>
  4045ec:	add	x8, x8, #0x32
  4045f0:	mov	x9, #0xf5c3                	// #62915
  4045f4:	movk	x9, #0x5c28, lsl #16
  4045f8:	movk	x9, #0xc28f, lsl #32
  4045fc:	lsr	x8, x8, #2
  404600:	movk	x9, #0x28f5, lsl #48
  404604:	umulh	x8, x8, x9
  404608:	lsr	x20, x8, #2
  40460c:	cbnz	x20, 4045a8 <ferror@plt+0x26c8>
  404610:	adrp	x2, 406000 <ferror@plt+0x4120>
  404614:	add	x2, x2, #0x92b
  404618:	add	x0, sp, #0x10
  40461c:	add	x4, sp, #0x8
  404620:	mov	w1, #0x20                  	// #32
  404624:	mov	w3, w19
  404628:	bl	401b10 <snprintf@plt>
  40462c:	add	x0, sp, #0x10
  404630:	bl	401c40 <strdup@plt>
  404634:	ldp	x20, x19, [sp, #64]
  404638:	ldp	x29, x30, [sp, #48]
  40463c:	add	sp, sp, #0x50
  404640:	ret
  404644:	stp	x29, x30, [sp, #-64]!
  404648:	stp	x24, x23, [sp, #16]
  40464c:	stp	x22, x21, [sp, #32]
  404650:	stp	x20, x19, [sp, #48]
  404654:	mov	x29, sp
  404658:	cbz	x0, 404714 <ferror@plt+0x2834>
  40465c:	mov	x19, x3
  404660:	mov	x9, x0
  404664:	mov	w0, #0xffffffff            	// #-1
  404668:	cbz	x3, 404718 <ferror@plt+0x2838>
  40466c:	mov	x20, x2
  404670:	cbz	x2, 404718 <ferror@plt+0x2838>
  404674:	mov	x21, x1
  404678:	cbz	x1, 404718 <ferror@plt+0x2838>
  40467c:	ldrb	w10, [x9]
  404680:	cbz	w10, 404718 <ferror@plt+0x2838>
  404684:	mov	x23, xzr
  404688:	mov	x8, xzr
  40468c:	add	x22, x9, #0x1
  404690:	b	4046a4 <ferror@plt+0x27c4>
  404694:	mov	x0, x23
  404698:	add	x22, x22, #0x1
  40469c:	mov	x23, x0
  4046a0:	cbz	w10, 404718 <ferror@plt+0x2838>
  4046a4:	cmp	x23, x20
  4046a8:	b.cs	40472c <ferror@plt+0x284c>  // b.hs, b.nlast
  4046ac:	and	w11, w10, #0xff
  4046b0:	ldrb	w10, [x22]
  4046b4:	sub	x9, x22, #0x1
  4046b8:	cmp	x8, #0x0
  4046bc:	csel	x8, x9, x8, eq  // eq = none
  4046c0:	cmp	w11, #0x2c
  4046c4:	csel	x9, x9, xzr, eq  // eq = none
  4046c8:	cmp	w10, #0x0
  4046cc:	csel	x24, x22, x9, eq  // eq = none
  4046d0:	cbz	x8, 404694 <ferror@plt+0x27b4>
  4046d4:	cbz	x24, 404694 <ferror@plt+0x27b4>
  4046d8:	subs	x1, x24, x8
  4046dc:	b.ls	404714 <ferror@plt+0x2834>  // b.plast
  4046e0:	mov	x0, x8
  4046e4:	blr	x19
  4046e8:	cmn	w0, #0x1
  4046ec:	b.eq	404714 <ferror@plt+0x2834>  // b.none
  4046f0:	str	w0, [x21, x23, lsl #2]
  4046f4:	ldrb	w8, [x24]
  4046f8:	add	x0, x23, #0x1
  4046fc:	cbz	w8, 404718 <ferror@plt+0x2838>
  404700:	ldrb	w10, [x22], #1
  404704:	mov	x8, xzr
  404708:	mov	x23, x0
  40470c:	cbnz	w10, 4046a4 <ferror@plt+0x27c4>
  404710:	b	404718 <ferror@plt+0x2838>
  404714:	mov	w0, #0xffffffff            	// #-1
  404718:	ldp	x20, x19, [sp, #48]
  40471c:	ldp	x22, x21, [sp, #32]
  404720:	ldp	x24, x23, [sp, #16]
  404724:	ldp	x29, x30, [sp], #64
  404728:	ret
  40472c:	mov	w0, #0xfffffffe            	// #-2
  404730:	b	404718 <ferror@plt+0x2838>
  404734:	stp	x29, x30, [sp, #-80]!
  404738:	str	x25, [sp, #16]
  40473c:	stp	x24, x23, [sp, #32]
  404740:	stp	x22, x21, [sp, #48]
  404744:	stp	x20, x19, [sp, #64]
  404748:	mov	x29, sp
  40474c:	cbz	x0, 404774 <ferror@plt+0x2894>
  404750:	mov	x19, x3
  404754:	mov	x9, x0
  404758:	mov	w0, #0xffffffff            	// #-1
  40475c:	cbz	x3, 404778 <ferror@plt+0x2898>
  404760:	ldrb	w8, [x9]
  404764:	cbz	w8, 404778 <ferror@plt+0x2898>
  404768:	ldr	x11, [x19]
  40476c:	cmp	x11, x2
  404770:	b.ls	404790 <ferror@plt+0x28b0>  // b.plast
  404774:	mov	w0, #0xffffffff            	// #-1
  404778:	ldp	x20, x19, [sp, #64]
  40477c:	ldp	x22, x21, [sp, #48]
  404780:	ldp	x24, x23, [sp, #32]
  404784:	ldr	x25, [sp, #16]
  404788:	ldp	x29, x30, [sp], #80
  40478c:	ret
  404790:	mov	x20, x4
  404794:	cmp	w8, #0x2b
  404798:	b.ne	4047a4 <ferror@plt+0x28c4>  // b.any
  40479c:	add	x9, x9, #0x1
  4047a0:	b	4047ac <ferror@plt+0x28cc>
  4047a4:	mov	x11, xzr
  4047a8:	str	xzr, [x19]
  4047ac:	mov	w0, #0xffffffff            	// #-1
  4047b0:	cbz	x20, 404778 <ferror@plt+0x2898>
  4047b4:	sub	x21, x2, x11
  4047b8:	cbz	x21, 404778 <ferror@plt+0x2898>
  4047bc:	cbz	x1, 404778 <ferror@plt+0x2898>
  4047c0:	ldrb	w10, [x9]
  4047c4:	cbz	w10, 404778 <ferror@plt+0x2898>
  4047c8:	mov	x24, xzr
  4047cc:	mov	x8, xzr
  4047d0:	add	x22, x1, x11, lsl #2
  4047d4:	add	x23, x9, #0x1
  4047d8:	b	4047ec <ferror@plt+0x290c>
  4047dc:	mov	x0, x24
  4047e0:	add	x23, x23, #0x1
  4047e4:	mov	x24, x0
  4047e8:	cbz	w10, 404858 <ferror@plt+0x2978>
  4047ec:	cmp	x24, x21
  4047f0:	b.cs	404870 <ferror@plt+0x2990>  // b.hs, b.nlast
  4047f4:	and	w11, w10, #0xff
  4047f8:	ldrb	w10, [x23]
  4047fc:	sub	x9, x23, #0x1
  404800:	cmp	x8, #0x0
  404804:	csel	x8, x9, x8, eq  // eq = none
  404808:	cmp	w11, #0x2c
  40480c:	csel	x9, x9, xzr, eq  // eq = none
  404810:	cmp	w10, #0x0
  404814:	csel	x25, x23, x9, eq  // eq = none
  404818:	cbz	x8, 4047dc <ferror@plt+0x28fc>
  40481c:	cbz	x25, 4047dc <ferror@plt+0x28fc>
  404820:	subs	x1, x25, x8
  404824:	b.ls	404774 <ferror@plt+0x2894>  // b.plast
  404828:	mov	x0, x8
  40482c:	blr	x20
  404830:	cmn	w0, #0x1
  404834:	b.eq	404774 <ferror@plt+0x2894>  // b.none
  404838:	str	w0, [x22, x24, lsl #2]
  40483c:	ldrb	w8, [x25]
  404840:	add	x0, x24, #0x1
  404844:	cbz	w8, 404858 <ferror@plt+0x2978>
  404848:	ldrb	w10, [x23], #1
  40484c:	mov	x8, xzr
  404850:	mov	x24, x0
  404854:	cbnz	w10, 4047ec <ferror@plt+0x290c>
  404858:	cmp	w0, #0x1
  40485c:	b.lt	404778 <ferror@plt+0x2898>  // b.tstop
  404860:	ldr	x8, [x19]
  404864:	add	x8, x8, w0, uxtw
  404868:	str	x8, [x19]
  40486c:	b	404778 <ferror@plt+0x2898>
  404870:	mov	w0, #0xfffffffe            	// #-2
  404874:	b	404778 <ferror@plt+0x2898>
  404878:	stp	x29, x30, [sp, #-64]!
  40487c:	mov	x8, x0
  404880:	mov	w0, #0xffffffea            	// #-22
  404884:	str	x23, [sp, #16]
  404888:	stp	x22, x21, [sp, #32]
  40488c:	stp	x20, x19, [sp, #48]
  404890:	mov	x29, sp
  404894:	cbz	x1, 40493c <ferror@plt+0x2a5c>
  404898:	cbz	x8, 40493c <ferror@plt+0x2a5c>
  40489c:	mov	x19, x2
  4048a0:	cbz	x2, 40493c <ferror@plt+0x2a5c>
  4048a4:	ldrb	w9, [x8]
  4048a8:	cbz	w9, 404938 <ferror@plt+0x2a58>
  4048ac:	mov	x20, x1
  4048b0:	mov	x0, xzr
  4048b4:	add	x21, x8, #0x1
  4048b8:	mov	w22, #0x1                   	// #1
  4048bc:	b	4048c8 <ferror@plt+0x29e8>
  4048c0:	add	x21, x21, #0x1
  4048c4:	cbz	w9, 404938 <ferror@plt+0x2a58>
  4048c8:	mov	x8, x21
  4048cc:	ldrb	w10, [x8], #-1
  4048d0:	and	w9, w9, #0xff
  4048d4:	cmp	x0, #0x0
  4048d8:	csel	x0, x8, x0, eq  // eq = none
  4048dc:	cmp	w9, #0x2c
  4048e0:	csel	x8, x8, xzr, eq  // eq = none
  4048e4:	cmp	w10, #0x0
  4048e8:	mov	w9, w10
  4048ec:	csel	x23, x21, x8, eq  // eq = none
  4048f0:	cbz	x0, 4048c0 <ferror@plt+0x29e0>
  4048f4:	cbz	x23, 4048c0 <ferror@plt+0x29e0>
  4048f8:	subs	x1, x23, x0
  4048fc:	b.ls	404950 <ferror@plt+0x2a70>  // b.plast
  404900:	blr	x19
  404904:	tbnz	w0, #31, 40493c <ferror@plt+0x2a5c>
  404908:	mov	w8, w0
  40490c:	lsr	x8, x8, #3
  404910:	ldrb	w9, [x20, x8]
  404914:	and	w10, w0, #0x7
  404918:	lsl	w10, w22, w10
  40491c:	orr	w9, w9, w10
  404920:	strb	w9, [x20, x8]
  404924:	ldrb	w8, [x23]
  404928:	cbz	w8, 404938 <ferror@plt+0x2a58>
  40492c:	ldrb	w9, [x21]
  404930:	mov	x0, xzr
  404934:	b	4048c0 <ferror@plt+0x29e0>
  404938:	mov	w0, wzr
  40493c:	ldp	x20, x19, [sp, #48]
  404940:	ldp	x22, x21, [sp, #32]
  404944:	ldr	x23, [sp, #16]
  404948:	ldp	x29, x30, [sp], #64
  40494c:	ret
  404950:	mov	w0, #0xffffffff            	// #-1
  404954:	b	40493c <ferror@plt+0x2a5c>
  404958:	stp	x29, x30, [sp, #-48]!
  40495c:	mov	x8, x0
  404960:	mov	w0, #0xffffffea            	// #-22
  404964:	stp	x22, x21, [sp, #16]
  404968:	stp	x20, x19, [sp, #32]
  40496c:	mov	x29, sp
  404970:	cbz	x1, 404a04 <ferror@plt+0x2b24>
  404974:	cbz	x8, 404a04 <ferror@plt+0x2b24>
  404978:	mov	x19, x2
  40497c:	cbz	x2, 404a04 <ferror@plt+0x2b24>
  404980:	ldrb	w9, [x8]
  404984:	cbz	w9, 404a00 <ferror@plt+0x2b20>
  404988:	mov	x20, x1
  40498c:	mov	x0, xzr
  404990:	add	x21, x8, #0x1
  404994:	b	4049a0 <ferror@plt+0x2ac0>
  404998:	add	x21, x21, #0x1
  40499c:	cbz	w9, 404a00 <ferror@plt+0x2b20>
  4049a0:	mov	x8, x21
  4049a4:	ldrb	w10, [x8], #-1
  4049a8:	and	w9, w9, #0xff
  4049ac:	cmp	x0, #0x0
  4049b0:	csel	x0, x8, x0, eq  // eq = none
  4049b4:	cmp	w9, #0x2c
  4049b8:	csel	x8, x8, xzr, eq  // eq = none
  4049bc:	cmp	w10, #0x0
  4049c0:	mov	w9, w10
  4049c4:	csel	x22, x21, x8, eq  // eq = none
  4049c8:	cbz	x0, 404998 <ferror@plt+0x2ab8>
  4049cc:	cbz	x22, 404998 <ferror@plt+0x2ab8>
  4049d0:	subs	x1, x22, x0
  4049d4:	b.ls	404a14 <ferror@plt+0x2b34>  // b.plast
  4049d8:	blr	x19
  4049dc:	tbnz	x0, #63, 404a04 <ferror@plt+0x2b24>
  4049e0:	ldr	x8, [x20]
  4049e4:	orr	x8, x8, x0
  4049e8:	str	x8, [x20]
  4049ec:	ldrb	w8, [x22]
  4049f0:	cbz	w8, 404a00 <ferror@plt+0x2b20>
  4049f4:	ldrb	w9, [x21]
  4049f8:	mov	x0, xzr
  4049fc:	b	404998 <ferror@plt+0x2ab8>
  404a00:	mov	w0, wzr
  404a04:	ldp	x20, x19, [sp, #32]
  404a08:	ldp	x22, x21, [sp, #16]
  404a0c:	ldp	x29, x30, [sp], #48
  404a10:	ret
  404a14:	mov	w0, #0xffffffff            	// #-1
  404a18:	ldp	x20, x19, [sp, #32]
  404a1c:	ldp	x22, x21, [sp, #16]
  404a20:	ldp	x29, x30, [sp], #48
  404a24:	ret
  404a28:	stp	x29, x30, [sp, #-64]!
  404a2c:	mov	x29, sp
  404a30:	str	x23, [sp, #16]
  404a34:	stp	x22, x21, [sp, #32]
  404a38:	stp	x20, x19, [sp, #48]
  404a3c:	str	xzr, [x29, #24]
  404a40:	cbz	x0, 404b18 <ferror@plt+0x2c38>
  404a44:	mov	w21, w3
  404a48:	mov	x19, x2
  404a4c:	mov	x23, x1
  404a50:	mov	x22, x0
  404a54:	str	w3, [x1]
  404a58:	str	w3, [x2]
  404a5c:	bl	401e60 <__errno_location@plt>
  404a60:	str	wzr, [x0]
  404a64:	ldrb	w8, [x22]
  404a68:	mov	x20, x0
  404a6c:	cmp	w8, #0x3a
  404a70:	b.ne	404a7c <ferror@plt+0x2b9c>  // b.any
  404a74:	add	x21, x22, #0x1
  404a78:	b	404ad8 <ferror@plt+0x2bf8>
  404a7c:	add	x1, x29, #0x18
  404a80:	mov	w2, #0xa                   	// #10
  404a84:	mov	x0, x22
  404a88:	bl	401d00 <strtol@plt>
  404a8c:	str	w0, [x23]
  404a90:	str	w0, [x19]
  404a94:	ldr	x8, [x29, #24]
  404a98:	mov	w0, #0xffffffff            	// #-1
  404a9c:	cmp	x8, x22
  404aa0:	b.eq	404b18 <ferror@plt+0x2c38>  // b.none
  404aa4:	ldr	w9, [x20]
  404aa8:	cbnz	w9, 404b18 <ferror@plt+0x2c38>
  404aac:	cbz	x8, 404b18 <ferror@plt+0x2c38>
  404ab0:	ldrb	w9, [x8]
  404ab4:	cmp	w9, #0x2d
  404ab8:	b.eq	404acc <ferror@plt+0x2bec>  // b.none
  404abc:	cmp	w9, #0x3a
  404ac0:	b.ne	404b14 <ferror@plt+0x2c34>  // b.any
  404ac4:	ldrb	w9, [x8, #1]
  404ac8:	cbz	w9, 404b2c <ferror@plt+0x2c4c>
  404acc:	add	x21, x8, #0x1
  404ad0:	str	xzr, [x29, #24]
  404ad4:	str	wzr, [x20]
  404ad8:	add	x1, x29, #0x18
  404adc:	mov	w2, #0xa                   	// #10
  404ae0:	mov	x0, x21
  404ae4:	bl	401d00 <strtol@plt>
  404ae8:	str	w0, [x19]
  404aec:	ldr	w8, [x20]
  404af0:	mov	w0, #0xffffffff            	// #-1
  404af4:	cbnz	w8, 404b18 <ferror@plt+0x2c38>
  404af8:	ldr	x8, [x29, #24]
  404afc:	cbz	x8, 404b18 <ferror@plt+0x2c38>
  404b00:	cmp	x8, x21
  404b04:	mov	w0, #0xffffffff            	// #-1
  404b08:	b.eq	404b18 <ferror@plt+0x2c38>  // b.none
  404b0c:	ldrb	w8, [x8]
  404b10:	cbnz	w8, 404b18 <ferror@plt+0x2c38>
  404b14:	mov	w0, wzr
  404b18:	ldp	x20, x19, [sp, #48]
  404b1c:	ldp	x22, x21, [sp, #32]
  404b20:	ldr	x23, [sp, #16]
  404b24:	ldp	x29, x30, [sp], #64
  404b28:	ret
  404b2c:	str	w21, [x19]
  404b30:	b	404b14 <ferror@plt+0x2c34>
  404b34:	stp	x29, x30, [sp, #-48]!
  404b38:	mov	w8, wzr
  404b3c:	str	x21, [sp, #16]
  404b40:	stp	x20, x19, [sp, #32]
  404b44:	mov	x29, sp
  404b48:	cbz	x1, 404c7c <ferror@plt+0x2d9c>
  404b4c:	cbz	x0, 404c7c <ferror@plt+0x2d9c>
  404b50:	ldrb	w8, [x0]
  404b54:	and	w8, w8, #0xff
  404b58:	cmp	w8, #0x2f
  404b5c:	mov	x19, x0
  404b60:	b.ne	404b7c <ferror@plt+0x2c9c>  // b.any
  404b64:	mov	x0, x19
  404b68:	ldrb	w8, [x0, #1]!
  404b6c:	cmp	w8, #0x2f
  404b70:	mov	w8, #0x2f                  	// #47
  404b74:	b.eq	404b54 <ferror@plt+0x2c74>  // b.none
  404b78:	b	404b8c <ferror@plt+0x2cac>
  404b7c:	cbnz	w8, 404b8c <ferror@plt+0x2cac>
  404b80:	mov	x20, xzr
  404b84:	mov	x19, xzr
  404b88:	b	404bac <ferror@plt+0x2ccc>
  404b8c:	mov	w20, #0x1                   	// #1
  404b90:	ldrb	w8, [x19, x20]
  404b94:	cbz	w8, 404bac <ferror@plt+0x2ccc>
  404b98:	cmp	w8, #0x2f
  404b9c:	b.eq	404bac <ferror@plt+0x2ccc>  // b.none
  404ba0:	add	x20, x20, #0x1
  404ba4:	ldrb	w8, [x19, x20]
  404ba8:	cbnz	w8, 404b98 <ferror@plt+0x2cb8>
  404bac:	ldrb	w8, [x1]
  404bb0:	and	w8, w8, #0xff
  404bb4:	cmp	w8, #0x2f
  404bb8:	mov	x21, x1
  404bbc:	b.ne	404bd8 <ferror@plt+0x2cf8>  // b.any
  404bc0:	mov	x1, x21
  404bc4:	ldrb	w8, [x1, #1]!
  404bc8:	cmp	w8, #0x2f
  404bcc:	mov	w8, #0x2f                  	// #47
  404bd0:	b.eq	404bb0 <ferror@plt+0x2cd0>  // b.none
  404bd4:	b	404be8 <ferror@plt+0x2d08>
  404bd8:	cbnz	w8, 404be8 <ferror@plt+0x2d08>
  404bdc:	mov	x8, xzr
  404be0:	mov	x21, xzr
  404be4:	b	404c08 <ferror@plt+0x2d28>
  404be8:	mov	w8, #0x1                   	// #1
  404bec:	ldrb	w9, [x21, x8]
  404bf0:	cbz	w9, 404c08 <ferror@plt+0x2d28>
  404bf4:	cmp	w9, #0x2f
  404bf8:	b.eq	404c08 <ferror@plt+0x2d28>  // b.none
  404bfc:	add	x8, x8, #0x1
  404c00:	ldrb	w9, [x21, x8]
  404c04:	cbnz	w9, 404bf4 <ferror@plt+0x2d14>
  404c08:	add	x9, x8, x20
  404c0c:	cmp	x9, #0x1
  404c10:	b.eq	404c1c <ferror@plt+0x2d3c>  // b.none
  404c14:	cbnz	x9, 404c3c <ferror@plt+0x2d5c>
  404c18:	b	404c70 <ferror@plt+0x2d90>
  404c1c:	cbz	x19, 404c2c <ferror@plt+0x2d4c>
  404c20:	ldrb	w9, [x19]
  404c24:	cmp	w9, #0x2f
  404c28:	b.eq	404c70 <ferror@plt+0x2d90>  // b.none
  404c2c:	cbz	x21, 404c78 <ferror@plt+0x2d98>
  404c30:	ldrb	w9, [x21]
  404c34:	cmp	w9, #0x2f
  404c38:	b.eq	404c70 <ferror@plt+0x2d90>  // b.none
  404c3c:	cmp	x20, x8
  404c40:	mov	w8, wzr
  404c44:	b.ne	404c7c <ferror@plt+0x2d9c>  // b.any
  404c48:	cbz	x19, 404c7c <ferror@plt+0x2d9c>
  404c4c:	cbz	x21, 404c7c <ferror@plt+0x2d9c>
  404c50:	mov	x0, x19
  404c54:	mov	x1, x21
  404c58:	mov	x2, x20
  404c5c:	bl	401bc0 <strncmp@plt>
  404c60:	cbnz	w0, 404c78 <ferror@plt+0x2d98>
  404c64:	add	x0, x19, x20
  404c68:	add	x1, x21, x20
  404c6c:	b	404b50 <ferror@plt+0x2c70>
  404c70:	mov	w8, #0x1                   	// #1
  404c74:	b	404c7c <ferror@plt+0x2d9c>
  404c78:	mov	w8, wzr
  404c7c:	ldp	x20, x19, [sp, #32]
  404c80:	ldr	x21, [sp, #16]
  404c84:	mov	w0, w8
  404c88:	ldp	x29, x30, [sp], #48
  404c8c:	ret
  404c90:	stp	x29, x30, [sp, #-64]!
  404c94:	orr	x8, x0, x1
  404c98:	stp	x24, x23, [sp, #16]
  404c9c:	stp	x22, x21, [sp, #32]
  404ca0:	stp	x20, x19, [sp, #48]
  404ca4:	mov	x29, sp
  404ca8:	cbz	x8, 404cdc <ferror@plt+0x2dfc>
  404cac:	mov	x19, x1
  404cb0:	mov	x21, x0
  404cb4:	mov	x20, x2
  404cb8:	cbz	x0, 404cf8 <ferror@plt+0x2e18>
  404cbc:	cbz	x19, 404d14 <ferror@plt+0x2e34>
  404cc0:	mov	x0, x21
  404cc4:	bl	401a10 <strlen@plt>
  404cc8:	mvn	x8, x0
  404ccc:	cmp	x8, x20
  404cd0:	b.cs	404d1c <ferror@plt+0x2e3c>  // b.hs, b.nlast
  404cd4:	mov	x22, xzr
  404cd8:	b	404d58 <ferror@plt+0x2e78>
  404cdc:	adrp	x0, 406000 <ferror@plt+0x4120>
  404ce0:	add	x0, x0, #0x305
  404ce4:	ldp	x20, x19, [sp, #48]
  404ce8:	ldp	x22, x21, [sp, #32]
  404cec:	ldp	x24, x23, [sp, #16]
  404cf0:	ldp	x29, x30, [sp], #64
  404cf4:	b	401c40 <strdup@plt>
  404cf8:	mov	x0, x19
  404cfc:	mov	x1, x20
  404d00:	ldp	x20, x19, [sp, #48]
  404d04:	ldp	x22, x21, [sp, #32]
  404d08:	ldp	x24, x23, [sp, #16]
  404d0c:	ldp	x29, x30, [sp], #64
  404d10:	b	401d60 <strndup@plt>
  404d14:	mov	x0, x21
  404d18:	b	404ce4 <ferror@plt+0x2e04>
  404d1c:	add	x24, x0, x20
  404d20:	mov	x23, x0
  404d24:	add	x0, x24, #0x1
  404d28:	bl	401b80 <malloc@plt>
  404d2c:	mov	x22, x0
  404d30:	cbz	x0, 404d58 <ferror@plt+0x2e78>
  404d34:	mov	x0, x22
  404d38:	mov	x1, x21
  404d3c:	mov	x2, x23
  404d40:	bl	4019d0 <memcpy@plt>
  404d44:	add	x0, x22, x23
  404d48:	mov	x1, x19
  404d4c:	mov	x2, x20
  404d50:	bl	4019d0 <memcpy@plt>
  404d54:	strb	wzr, [x22, x24]
  404d58:	mov	x0, x22
  404d5c:	ldp	x20, x19, [sp, #48]
  404d60:	ldp	x22, x21, [sp, #32]
  404d64:	ldp	x24, x23, [sp, #16]
  404d68:	ldp	x29, x30, [sp], #64
  404d6c:	ret
  404d70:	stp	x29, x30, [sp, #-64]!
  404d74:	stp	x20, x19, [sp, #48]
  404d78:	mov	x20, x0
  404d7c:	stp	x24, x23, [sp, #16]
  404d80:	stp	x22, x21, [sp, #32]
  404d84:	mov	x29, sp
  404d88:	cbz	x1, 404dbc <ferror@plt+0x2edc>
  404d8c:	mov	x0, x1
  404d90:	mov	x19, x1
  404d94:	bl	401a10 <strlen@plt>
  404d98:	mov	x21, x0
  404d9c:	cbz	x20, 404dc8 <ferror@plt+0x2ee8>
  404da0:	mov	x0, x20
  404da4:	bl	401a10 <strlen@plt>
  404da8:	mvn	x8, x0
  404dac:	cmp	x21, x8
  404db0:	b.ls	404de4 <ferror@plt+0x2f04>  // b.plast
  404db4:	mov	x22, xzr
  404db8:	b	404e20 <ferror@plt+0x2f40>
  404dbc:	cbz	x20, 404e38 <ferror@plt+0x2f58>
  404dc0:	mov	x0, x20
  404dc4:	b	404e40 <ferror@plt+0x2f60>
  404dc8:	mov	x0, x19
  404dcc:	mov	x1, x21
  404dd0:	ldp	x20, x19, [sp, #48]
  404dd4:	ldp	x22, x21, [sp, #32]
  404dd8:	ldp	x24, x23, [sp, #16]
  404ddc:	ldp	x29, x30, [sp], #64
  404de0:	b	401d60 <strndup@plt>
  404de4:	add	x24, x0, x21
  404de8:	mov	x23, x0
  404dec:	add	x0, x24, #0x1
  404df0:	bl	401b80 <malloc@plt>
  404df4:	mov	x22, x0
  404df8:	cbz	x0, 404e20 <ferror@plt+0x2f40>
  404dfc:	mov	x0, x22
  404e00:	mov	x1, x20
  404e04:	mov	x2, x23
  404e08:	bl	4019d0 <memcpy@plt>
  404e0c:	add	x0, x22, x23
  404e10:	mov	x1, x19
  404e14:	mov	x2, x21
  404e18:	bl	4019d0 <memcpy@plt>
  404e1c:	strb	wzr, [x22, x24]
  404e20:	mov	x0, x22
  404e24:	ldp	x20, x19, [sp, #48]
  404e28:	ldp	x22, x21, [sp, #32]
  404e2c:	ldp	x24, x23, [sp, #16]
  404e30:	ldp	x29, x30, [sp], #64
  404e34:	ret
  404e38:	adrp	x0, 406000 <ferror@plt+0x4120>
  404e3c:	add	x0, x0, #0x305
  404e40:	ldp	x20, x19, [sp, #48]
  404e44:	ldp	x22, x21, [sp, #32]
  404e48:	ldp	x24, x23, [sp, #16]
  404e4c:	ldp	x29, x30, [sp], #64
  404e50:	b	401c40 <strdup@plt>
  404e54:	sub	sp, sp, #0x140
  404e58:	stp	x29, x30, [sp, #240]
  404e5c:	add	x29, sp, #0xf0
  404e60:	sub	x9, x29, #0x70
  404e64:	mov	x10, sp
  404e68:	mov	x11, #0xffffffffffffffd0    	// #-48
  404e6c:	add	x8, x29, #0x50
  404e70:	movk	x11, #0xff80, lsl #32
  404e74:	add	x9, x9, #0x30
  404e78:	add	x10, x10, #0x80
  404e7c:	stp	x8, x9, [x29, #-32]
  404e80:	stp	x10, x11, [x29, #-16]
  404e84:	stp	x2, x3, [x29, #-112]
  404e88:	stp	x4, x5, [x29, #-96]
  404e8c:	stp	x6, x7, [x29, #-80]
  404e90:	stp	q1, q2, [sp, #16]
  404e94:	str	q0, [sp]
  404e98:	ldp	q0, q1, [x29, #-32]
  404e9c:	stp	x20, x19, [sp, #304]
  404ea0:	mov	x19, x0
  404ea4:	add	x0, x29, #0x18
  404ea8:	sub	x2, x29, #0x40
  404eac:	str	x28, [sp, #256]
  404eb0:	stp	x24, x23, [sp, #272]
  404eb4:	stp	x22, x21, [sp, #288]
  404eb8:	stp	q3, q4, [sp, #48]
  404ebc:	stp	q5, q6, [sp, #80]
  404ec0:	str	q7, [sp, #112]
  404ec4:	stp	q0, q1, [x29, #-64]
  404ec8:	bl	401d50 <vasprintf@plt>
  404ecc:	tbnz	w0, #31, 404f04 <ferror@plt+0x3024>
  404ed0:	ldr	x21, [x29, #24]
  404ed4:	orr	x8, x19, x21
  404ed8:	cbz	x8, 404f0c <ferror@plt+0x302c>
  404edc:	mov	w22, w0
  404ee0:	cbz	x19, 404f20 <ferror@plt+0x3040>
  404ee4:	cbz	x21, 404f34 <ferror@plt+0x3054>
  404ee8:	mov	x0, x19
  404eec:	bl	401a10 <strlen@plt>
  404ef0:	mvn	x8, x0
  404ef4:	cmp	x8, x22
  404ef8:	b.cs	404f3c <ferror@plt+0x305c>  // b.hs, b.nlast
  404efc:	mov	x20, xzr
  404f00:	b	404f78 <ferror@plt+0x3098>
  404f04:	mov	x20, xzr
  404f08:	b	404f80 <ferror@plt+0x30a0>
  404f0c:	adrp	x0, 406000 <ferror@plt+0x4120>
  404f10:	add	x0, x0, #0x305
  404f14:	bl	401c40 <strdup@plt>
  404f18:	mov	x20, x0
  404f1c:	b	404f78 <ferror@plt+0x3098>
  404f20:	mov	x0, x21
  404f24:	mov	x1, x22
  404f28:	bl	401d60 <strndup@plt>
  404f2c:	mov	x20, x0
  404f30:	b	404f78 <ferror@plt+0x3098>
  404f34:	mov	x0, x19
  404f38:	b	404f14 <ferror@plt+0x3034>
  404f3c:	add	x24, x0, x22
  404f40:	mov	x23, x0
  404f44:	add	x0, x24, #0x1
  404f48:	bl	401b80 <malloc@plt>
  404f4c:	mov	x20, x0
  404f50:	cbz	x0, 404f78 <ferror@plt+0x3098>
  404f54:	mov	x0, x20
  404f58:	mov	x1, x19
  404f5c:	mov	x2, x23
  404f60:	bl	4019d0 <memcpy@plt>
  404f64:	add	x0, x20, x23
  404f68:	mov	x1, x21
  404f6c:	mov	x2, x22
  404f70:	bl	4019d0 <memcpy@plt>
  404f74:	strb	wzr, [x20, x24]
  404f78:	ldr	x0, [x29, #24]
  404f7c:	bl	401d20 <free@plt>
  404f80:	mov	x0, x20
  404f84:	ldp	x20, x19, [sp, #304]
  404f88:	ldp	x22, x21, [sp, #288]
  404f8c:	ldp	x24, x23, [sp, #272]
  404f90:	ldr	x28, [sp, #256]
  404f94:	ldp	x29, x30, [sp, #240]
  404f98:	add	sp, sp, #0x140
  404f9c:	ret
  404fa0:	sub	sp, sp, #0x60
  404fa4:	stp	x29, x30, [sp, #16]
  404fa8:	stp	x26, x25, [sp, #32]
  404fac:	stp	x24, x23, [sp, #48]
  404fb0:	stp	x22, x21, [sp, #64]
  404fb4:	stp	x20, x19, [sp, #80]
  404fb8:	ldr	x23, [x0]
  404fbc:	add	x29, sp, #0x10
  404fc0:	ldrb	w8, [x23]
  404fc4:	cbz	w8, 405184 <ferror@plt+0x32a4>
  404fc8:	mov	x20, x0
  404fcc:	mov	x22, x1
  404fd0:	mov	x0, x23
  404fd4:	mov	x1, x2
  404fd8:	mov	w24, w3
  404fdc:	mov	x21, x2
  404fe0:	bl	401d70 <strspn@plt>
  404fe4:	add	x19, x23, x0
  404fe8:	ldrb	w25, [x19]
  404fec:	cbz	x25, 405180 <ferror@plt+0x32a0>
  404ff0:	cbz	w24, 405080 <ferror@plt+0x31a0>
  404ff4:	cmp	w25, #0x3f
  404ff8:	b.hi	40509c <ferror@plt+0x31bc>  // b.pmore
  404ffc:	mov	w8, #0x1                   	// #1
  405000:	mov	x9, #0x1                   	// #1
  405004:	lsl	x8, x8, x25
  405008:	movk	x9, #0x84, lsl #32
  40500c:	and	x8, x8, x9
  405010:	cbz	x8, 40509c <ferror@plt+0x31bc>
  405014:	sturb	w25, [x29, #-4]
  405018:	sturb	wzr, [x29, #-3]
  40501c:	mov	x24, x19
  405020:	ldrb	w9, [x24, #1]!
  405024:	cbz	w9, 40511c <ferror@plt+0x323c>
  405028:	add	x10, x0, x23
  40502c:	mov	x26, xzr
  405030:	mov	w8, wzr
  405034:	add	x23, x10, #0x2
  405038:	b	40505c <ferror@plt+0x317c>
  40503c:	sxtb	w1, w9
  405040:	sub	x0, x29, #0x4
  405044:	bl	401d80 <strchr@plt>
  405048:	cbnz	x0, 405130 <ferror@plt+0x3250>
  40504c:	mov	w8, wzr
  405050:	ldrb	w9, [x23, x26]
  405054:	add	x26, x26, #0x1
  405058:	cbz	w9, 40507c <ferror@plt+0x319c>
  40505c:	cbnz	w8, 40504c <ferror@plt+0x316c>
  405060:	and	w8, w9, #0xff
  405064:	cmp	w8, #0x5c
  405068:	b.ne	40503c <ferror@plt+0x315c>  // b.any
  40506c:	mov	w8, #0x1                   	// #1
  405070:	ldrb	w9, [x23, x26]
  405074:	add	x26, x26, #0x1
  405078:	cbnz	w9, 40505c <ferror@plt+0x317c>
  40507c:	b	405134 <ferror@plt+0x3254>
  405080:	mov	x0, x19
  405084:	mov	x1, x21
  405088:	bl	401e30 <strcspn@plt>
  40508c:	add	x8, x19, x0
  405090:	str	x0, [x22]
  405094:	str	x8, [x20]
  405098:	b	405188 <ferror@plt+0x32a8>
  40509c:	add	x9, x0, x23
  4050a0:	mov	x24, xzr
  4050a4:	mov	w8, wzr
  4050a8:	add	x23, x9, #0x1
  4050ac:	b	4050d0 <ferror@plt+0x31f0>
  4050b0:	sxtb	w1, w25
  4050b4:	mov	x0, x21
  4050b8:	bl	401d80 <strchr@plt>
  4050bc:	cbnz	x0, 405128 <ferror@plt+0x3248>
  4050c0:	mov	w8, wzr
  4050c4:	ldrb	w25, [x23, x24]
  4050c8:	add	x24, x24, #0x1
  4050cc:	cbz	w25, 4050f0 <ferror@plt+0x3210>
  4050d0:	cbnz	w8, 4050c0 <ferror@plt+0x31e0>
  4050d4:	and	w8, w25, #0xff
  4050d8:	cmp	w8, #0x5c
  4050dc:	b.ne	4050b0 <ferror@plt+0x31d0>  // b.any
  4050e0:	mov	w8, #0x1                   	// #1
  4050e4:	ldrb	w25, [x23, x24]
  4050e8:	add	x24, x24, #0x1
  4050ec:	cbnz	w25, 4050d0 <ferror@plt+0x31f0>
  4050f0:	sub	w8, w24, w8
  4050f4:	sxtw	x8, w8
  4050f8:	str	x8, [x22]
  4050fc:	add	x22, x19, x8
  405100:	ldrsb	w1, [x22]
  405104:	cbz	w1, 405114 <ferror@plt+0x3234>
  405108:	mov	x0, x21
  40510c:	bl	401d80 <strchr@plt>
  405110:	cbz	x0, 405180 <ferror@plt+0x32a0>
  405114:	str	x22, [x20]
  405118:	b	405188 <ferror@plt+0x32a8>
  40511c:	mov	w8, wzr
  405120:	mov	w26, wzr
  405124:	b	405134 <ferror@plt+0x3254>
  405128:	mov	w8, wzr
  40512c:	b	4050f0 <ferror@plt+0x3210>
  405130:	mov	w8, wzr
  405134:	sub	w8, w26, w8
  405138:	sxtw	x23, w8
  40513c:	str	x23, [x22]
  405140:	add	x8, x23, x19
  405144:	ldrb	w8, [x8, #1]
  405148:	cbz	w8, 405180 <ferror@plt+0x32a0>
  40514c:	cmp	w8, w25
  405150:	b.ne	405180 <ferror@plt+0x32a0>  // b.any
  405154:	add	x8, x23, x19
  405158:	ldrsb	w1, [x8, #2]
  40515c:	cbz	w1, 40516c <ferror@plt+0x328c>
  405160:	mov	x0, x21
  405164:	bl	401d80 <strchr@plt>
  405168:	cbz	x0, 405180 <ferror@plt+0x32a0>
  40516c:	add	x8, x19, x23
  405170:	add	x8, x8, #0x2
  405174:	str	x8, [x20]
  405178:	mov	x19, x24
  40517c:	b	405188 <ferror@plt+0x32a8>
  405180:	str	x19, [x20]
  405184:	mov	x19, xzr
  405188:	mov	x0, x19
  40518c:	ldp	x20, x19, [sp, #80]
  405190:	ldp	x22, x21, [sp, #64]
  405194:	ldp	x24, x23, [sp, #48]
  405198:	ldp	x26, x25, [sp, #32]
  40519c:	ldp	x29, x30, [sp, #16]
  4051a0:	add	sp, sp, #0x60
  4051a4:	ret
  4051a8:	stp	x29, x30, [sp, #-32]!
  4051ac:	str	x19, [sp, #16]
  4051b0:	mov	x19, x0
  4051b4:	mov	x29, sp
  4051b8:	mov	x0, x19
  4051bc:	bl	401c00 <fgetc@plt>
  4051c0:	cmp	w0, #0xa
  4051c4:	b.eq	4051e0 <ferror@plt+0x3300>  // b.none
  4051c8:	cmn	w0, #0x1
  4051cc:	b.ne	4051b8 <ferror@plt+0x32d8>  // b.any
  4051d0:	mov	w0, #0x1                   	// #1
  4051d4:	ldr	x19, [sp, #16]
  4051d8:	ldp	x29, x30, [sp], #32
  4051dc:	ret
  4051e0:	mov	w0, wzr
  4051e4:	ldr	x19, [sp, #16]
  4051e8:	ldp	x29, x30, [sp], #32
  4051ec:	ret
  4051f0:	stp	x29, x30, [sp, #-48]!
  4051f4:	adrp	x0, 406000 <ferror@plt+0x4120>
  4051f8:	add	x0, x0, #0x930
  4051fc:	str	x21, [sp, #16]
  405200:	stp	x20, x19, [sp, #32]
  405204:	mov	x29, sp
  405208:	bl	401e70 <getenv@plt>
  40520c:	adrp	x8, 406000 <ferror@plt+0x4120>
  405210:	add	x8, x8, #0x936
  405214:	cmp	x0, #0x0
  405218:	csel	x19, x8, x0, eq  // eq = none
  40521c:	mov	x0, x19
  405220:	bl	405294 <ferror@plt+0x33b4>
  405224:	bl	401c20 <__xpg_basename@plt>
  405228:	mov	x20, x0
  40522c:	bl	401a10 <strlen@plt>
  405230:	add	x0, x0, #0x2
  405234:	bl	4052e0 <ferror@plt+0x3400>
  405238:	mov	w8, #0x2d                  	// #45
  40523c:	mov	x21, x0
  405240:	strb	w8, [x0], #1
  405244:	mov	x1, x20
  405248:	bl	401db0 <strcpy@plt>
  40524c:	mov	x0, x19
  405250:	mov	x1, x21
  405254:	mov	x2, xzr
  405258:	bl	401a70 <execl@plt>
  40525c:	bl	401e60 <__errno_location@plt>
  405260:	ldr	w8, [x0]
  405264:	adrp	x1, 406000 <ferror@plt+0x4120>
  405268:	add	x1, x1, #0x153
  40526c:	mov	w2, #0x5                   	// #5
  405270:	cmp	w8, #0x2
  405274:	mov	w8, #0x7e                  	// #126
  405278:	mov	x0, xzr
  40527c:	cinc	w20, w8, eq  // eq = none
  405280:	bl	401e00 <dcgettext@plt>
  405284:	mov	x1, x0
  405288:	mov	w0, w20
  40528c:	mov	x2, x19
  405290:	bl	401ec0 <err@plt>
  405294:	stp	x29, x30, [sp, #-16]!
  405298:	mov	x29, sp
  40529c:	cbz	x0, 4052b0 <ferror@plt+0x33d0>
  4052a0:	bl	401c40 <strdup@plt>
  4052a4:	cbz	x0, 4052d0 <ferror@plt+0x33f0>
  4052a8:	ldp	x29, x30, [sp], #16
  4052ac:	ret
  4052b0:	adrp	x0, 406000 <ferror@plt+0x4120>
  4052b4:	adrp	x1, 406000 <ferror@plt+0x4120>
  4052b8:	adrp	x3, 406000 <ferror@plt+0x4120>
  4052bc:	add	x0, x0, #0x93e
  4052c0:	add	x1, x1, #0x942
  4052c4:	add	x3, x3, #0x955
  4052c8:	mov	w2, #0x4a                  	// #74
  4052cc:	bl	401e50 <__assert_fail@plt>
  4052d0:	adrp	x1, 406000 <ferror@plt+0x4120>
  4052d4:	add	x1, x1, #0x971
  4052d8:	mov	w0, #0x1                   	// #1
  4052dc:	bl	401ec0 <err@plt>
  4052e0:	stp	x29, x30, [sp, #-32]!
  4052e4:	str	x19, [sp, #16]
  4052e8:	mov	x29, sp
  4052ec:	mov	x19, x0
  4052f0:	bl	401b80 <malloc@plt>
  4052f4:	cbz	x19, 4052fc <ferror@plt+0x341c>
  4052f8:	cbz	x0, 405308 <ferror@plt+0x3428>
  4052fc:	ldr	x19, [sp, #16]
  405300:	ldp	x29, x30, [sp], #32
  405304:	ret
  405308:	adrp	x1, 406000 <ferror@plt+0x4120>
  40530c:	add	x1, x1, #0x989
  405310:	mov	w0, #0x1                   	// #1
  405314:	mov	x2, x19
  405318:	bl	401ec0 <err@plt>
  40531c:	sub	sp, sp, #0x40
  405320:	adrp	x1, 406000 <ferror@plt+0x4120>
  405324:	add	x1, x1, #0x9a3
  405328:	mov	w2, #0x3                   	// #3
  40532c:	stp	x29, x30, [sp, #16]
  405330:	stp	x22, x21, [sp, #32]
  405334:	stp	x20, x19, [sp, #48]
  405338:	add	x29, sp, #0x10
  40533c:	mov	x19, x0
  405340:	bl	401d30 <strncasecmp@plt>
  405344:	add	x8, x19, #0x3
  405348:	cmp	w0, #0x0
  40534c:	csel	x19, x8, x19, eq  // eq = none
  405350:	adrp	x1, 406000 <ferror@plt+0x4120>
  405354:	add	x1, x1, #0x9a7
  405358:	mov	w2, #0x2                   	// #2
  40535c:	mov	x0, x19
  405360:	bl	401d30 <strncasecmp@plt>
  405364:	cbz	w0, 405618 <ferror@plt+0x3738>
  405368:	adrp	x0, 406000 <ferror@plt+0x4120>
  40536c:	add	x0, x0, #0x9b4
  405370:	mov	x1, x19
  405374:	bl	401c30 <strcasecmp@plt>
  405378:	cbz	w0, 405660 <ferror@plt+0x3780>
  40537c:	adrp	x0, 406000 <ferror@plt+0x4120>
  405380:	add	x0, x0, #0x9b8
  405384:	mov	x1, x19
  405388:	bl	401c30 <strcasecmp@plt>
  40538c:	cbz	w0, 405668 <ferror@plt+0x3788>
  405390:	adrp	x0, 406000 <ferror@plt+0x4120>
  405394:	add	x0, x0, #0x9bc
  405398:	mov	x1, x19
  40539c:	bl	401c30 <strcasecmp@plt>
  4053a0:	cbz	w0, 4056f4 <ferror@plt+0x3814>
  4053a4:	adrp	x0, 406000 <ferror@plt+0x4120>
  4053a8:	add	x0, x0, #0x9d8
  4053ac:	mov	x1, x19
  4053b0:	bl	401c30 <strcasecmp@plt>
  4053b4:	cbz	w0, 4056fc <ferror@plt+0x381c>
  4053b8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4053bc:	add	x0, x0, #0x9c1
  4053c0:	mov	x1, x19
  4053c4:	bl	401c30 <strcasecmp@plt>
  4053c8:	cbz	w0, 405704 <ferror@plt+0x3824>
  4053cc:	adrp	x0, 406000 <ferror@plt+0x4120>
  4053d0:	add	x0, x0, #0x9c6
  4053d4:	mov	x1, x19
  4053d8:	bl	401c30 <strcasecmp@plt>
  4053dc:	cbz	w0, 40570c <ferror@plt+0x382c>
  4053e0:	adrp	x0, 406000 <ferror@plt+0x4120>
  4053e4:	add	x0, x0, #0x9cb
  4053e8:	mov	x1, x19
  4053ec:	bl	401c30 <strcasecmp@plt>
  4053f0:	cbz	w0, 405738 <ferror@plt+0x3858>
  4053f4:	adrp	x0, 406000 <ferror@plt+0x4120>
  4053f8:	add	x0, x0, #0x9cf
  4053fc:	mov	x1, x19
  405400:	bl	401c30 <strcasecmp@plt>
  405404:	cbz	w0, 405740 <ferror@plt+0x3860>
  405408:	adrp	x0, 406000 <ferror@plt+0x4120>
  40540c:	add	x0, x0, #0x9d3
  405410:	mov	x1, x19
  405414:	bl	401c30 <strcasecmp@plt>
  405418:	cbz	w0, 405748 <ferror@plt+0x3868>
  40541c:	adrp	x0, 406000 <ferror@plt+0x4120>
  405420:	add	x0, x0, #0x9d7
  405424:	mov	x1, x19
  405428:	bl	401c30 <strcasecmp@plt>
  40542c:	cbz	w0, 405750 <ferror@plt+0x3870>
  405430:	adrp	x0, 406000 <ferror@plt+0x4120>
  405434:	add	x0, x0, #0x9dc
  405438:	mov	x1, x19
  40543c:	bl	401c30 <strcasecmp@plt>
  405440:	cbz	w0, 405758 <ferror@plt+0x3878>
  405444:	adrp	x0, 406000 <ferror@plt+0x4120>
  405448:	add	x0, x0, #0x9e1
  40544c:	mov	x1, x19
  405450:	bl	401c30 <strcasecmp@plt>
  405454:	cbz	w0, 405760 <ferror@plt+0x3880>
  405458:	adrp	x0, 406000 <ferror@plt+0x4120>
  40545c:	add	x0, x0, #0x9e6
  405460:	mov	x1, x19
  405464:	bl	401c30 <strcasecmp@plt>
  405468:	cbz	w0, 405768 <ferror@plt+0x3888>
  40546c:	adrp	x0, 406000 <ferror@plt+0x4120>
  405470:	add	x0, x0, #0x9eb
  405474:	mov	x1, x19
  405478:	bl	401c30 <strcasecmp@plt>
  40547c:	cbz	w0, 405770 <ferror@plt+0x3890>
  405480:	adrp	x0, 406000 <ferror@plt+0x4120>
  405484:	add	x0, x0, #0xa2e
  405488:	mov	x1, x19
  40548c:	bl	401c30 <strcasecmp@plt>
  405490:	cbz	w0, 405778 <ferror@plt+0x3898>
  405494:	adrp	x0, 406000 <ferror@plt+0x4120>
  405498:	add	x0, x0, #0x9f0
  40549c:	mov	x1, x19
  4054a0:	bl	401c30 <strcasecmp@plt>
  4054a4:	cbz	w0, 405780 <ferror@plt+0x38a0>
  4054a8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4054ac:	add	x0, x0, #0x9f5
  4054b0:	mov	x1, x19
  4054b4:	bl	401c30 <strcasecmp@plt>
  4054b8:	cbz	w0, 405788 <ferror@plt+0x38a8>
  4054bc:	adrp	x0, 406000 <ferror@plt+0x4120>
  4054c0:	add	x0, x0, #0x9fc
  4054c4:	mov	x1, x19
  4054c8:	bl	401c30 <strcasecmp@plt>
  4054cc:	cbz	w0, 405790 <ferror@plt+0x38b0>
  4054d0:	adrp	x0, 406000 <ferror@plt+0x4120>
  4054d4:	add	x0, x0, #0xa01
  4054d8:	mov	x1, x19
  4054dc:	bl	401c30 <strcasecmp@plt>
  4054e0:	cbz	w0, 405798 <ferror@plt+0x38b8>
  4054e4:	adrp	x0, 406000 <ferror@plt+0x4120>
  4054e8:	add	x0, x0, #0xa05
  4054ec:	mov	x1, x19
  4054f0:	bl	401c30 <strcasecmp@plt>
  4054f4:	cbz	w0, 4057a0 <ferror@plt+0x38c0>
  4054f8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4054fc:	add	x0, x0, #0xa0a
  405500:	mov	x1, x19
  405504:	bl	401c30 <strcasecmp@plt>
  405508:	cbz	w0, 4057a8 <ferror@plt+0x38c8>
  40550c:	adrp	x0, 406000 <ferror@plt+0x4120>
  405510:	add	x0, x0, #0xa0f
  405514:	mov	x1, x19
  405518:	bl	401c30 <strcasecmp@plt>
  40551c:	cbz	w0, 4057b0 <ferror@plt+0x38d0>
  405520:	adrp	x0, 406000 <ferror@plt+0x4120>
  405524:	add	x0, x0, #0xa14
  405528:	mov	x1, x19
  40552c:	bl	401c30 <strcasecmp@plt>
  405530:	cbz	w0, 4057b8 <ferror@plt+0x38d8>
  405534:	adrp	x0, 406000 <ferror@plt+0x4120>
  405538:	add	x0, x0, #0xa19
  40553c:	mov	x1, x19
  405540:	bl	401c30 <strcasecmp@plt>
  405544:	cbz	w0, 4057c0 <ferror@plt+0x38e0>
  405548:	adrp	x0, 406000 <ferror@plt+0x4120>
  40554c:	add	x0, x0, #0xa1e
  405550:	mov	x1, x19
  405554:	bl	401c30 <strcasecmp@plt>
  405558:	cbz	w0, 4057c8 <ferror@plt+0x38e8>
  40555c:	adrp	x0, 406000 <ferror@plt+0x4120>
  405560:	add	x0, x0, #0xa22
  405564:	mov	x1, x19
  405568:	bl	401c30 <strcasecmp@plt>
  40556c:	cbz	w0, 4057d0 <ferror@plt+0x38f0>
  405570:	adrp	x0, 406000 <ferror@plt+0x4120>
  405574:	add	x0, x0, #0xa27
  405578:	mov	x1, x19
  40557c:	bl	401c30 <strcasecmp@plt>
  405580:	cbz	w0, 4057d8 <ferror@plt+0x38f8>
  405584:	adrp	x0, 406000 <ferror@plt+0x4120>
  405588:	add	x0, x0, #0xa2c
  40558c:	mov	x1, x19
  405590:	bl	401c30 <strcasecmp@plt>
  405594:	cbz	w0, 4057e0 <ferror@plt+0x3900>
  405598:	adrp	x0, 406000 <ferror@plt+0x4120>
  40559c:	add	x0, x0, #0xa33
  4055a0:	mov	x1, x19
  4055a4:	bl	401c30 <strcasecmp@plt>
  4055a8:	cbz	w0, 4057e8 <ferror@plt+0x3908>
  4055ac:	adrp	x0, 406000 <ferror@plt+0x4120>
  4055b0:	add	x0, x0, #0xa38
  4055b4:	mov	x1, x19
  4055b8:	bl	401c30 <strcasecmp@plt>
  4055bc:	cbz	w0, 4057f0 <ferror@plt+0x3910>
  4055c0:	adrp	x0, 406000 <ferror@plt+0x4120>
  4055c4:	add	x0, x0, #0xa3e
  4055c8:	mov	x1, x19
  4055cc:	bl	401c30 <strcasecmp@plt>
  4055d0:	cbz	w0, 4057f8 <ferror@plt+0x3918>
  4055d4:	adrp	x0, 406000 <ferror@plt+0x4120>
  4055d8:	add	x0, x0, #0xa41
  4055dc:	mov	x1, x19
  4055e0:	bl	401c30 <strcasecmp@plt>
  4055e4:	cbz	w0, 405800 <ferror@plt+0x3920>
  4055e8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4055ec:	add	x0, x0, #0xa46
  4055f0:	mov	x1, x19
  4055f4:	bl	401c30 <strcasecmp@plt>
  4055f8:	cbz	w0, 405808 <ferror@plt+0x3928>
  4055fc:	adrp	x0, 406000 <ferror@plt+0x4120>
  405600:	add	x0, x0, #0xa4a
  405604:	mov	x1, x19
  405608:	bl	401c30 <strcasecmp@plt>
  40560c:	cbnz	w0, 40568c <ferror@plt+0x37ac>
  405610:	mov	w8, #0x21                  	// #33
  405614:	b	40580c <ferror@plt+0x392c>
  405618:	add	x20, x19, #0x2
  40561c:	adrp	x1, 406000 <ferror@plt+0x4120>
  405620:	add	x1, x1, #0x9aa
  405624:	mov	w2, #0x4                   	// #4
  405628:	mov	x0, x20
  40562c:	str	xzr, [sp, #8]
  405630:	bl	401d30 <strncasecmp@plt>
  405634:	cbz	w0, 405670 <ferror@plt+0x3790>
  405638:	adrp	x1, 406000 <ferror@plt+0x4120>
  40563c:	add	x1, x1, #0x9af
  405640:	mov	w2, #0x4                   	// #4
  405644:	mov	x0, x20
  405648:	bl	401d30 <strncasecmp@plt>
  40564c:	cmp	w0, #0x0
  405650:	add	x8, x19, #0x6
  405654:	cset	w22, eq  // eq = none
  405658:	csel	x19, x8, x20, eq  // eq = none
  40565c:	b	405678 <ferror@plt+0x3798>
  405660:	mov	x8, xzr
  405664:	b	40580c <ferror@plt+0x392c>
  405668:	mov	w8, #0x1                   	// #1
  40566c:	b	40580c <ferror@plt+0x392c>
  405670:	mov	w22, wzr
  405674:	add	x19, x19, #0x6
  405678:	bl	401cf0 <__ctype_b_loc@plt>
  40567c:	ldr	x8, [x0]
  405680:	ldrsb	x9, [x19]
  405684:	ldrh	w8, [x8, x9, lsl #1]
  405688:	tbnz	w8, #11, 405694 <ferror@plt+0x37b4>
  40568c:	mov	w0, #0xffffffff            	// #-1
  405690:	b	40581c <ferror@plt+0x393c>
  405694:	bl	401e60 <__errno_location@plt>
  405698:	mov	x21, x0
  40569c:	str	wzr, [x0]
  4056a0:	add	x1, sp, #0x8
  4056a4:	mov	w2, #0xa                   	// #10
  4056a8:	mov	x0, x19
  4056ac:	bl	401d00 <strtol@plt>
  4056b0:	ldr	x8, [sp, #8]
  4056b4:	mov	x20, x0
  4056b8:	mov	w0, #0xffffffff            	// #-1
  4056bc:	cbz	x8, 40581c <ferror@plt+0x393c>
  4056c0:	cmp	x19, x8
  4056c4:	b.eq	40581c <ferror@plt+0x393c>  // b.none
  4056c8:	mov	w0, #0xffffffff            	// #-1
  4056cc:	tbnz	w20, #31, 40581c <ferror@plt+0x393c>
  4056d0:	ldr	w8, [x21]
  4056d4:	cbnz	w8, 40581c <ferror@plt+0x393c>
  4056d8:	cbz	w22, 405714 <ferror@plt+0x3834>
  4056dc:	bl	401a60 <__libc_current_sigrtmax@plt>
  4056e0:	sub	w19, w0, w20
  4056e4:	bl	401be0 <__libc_current_sigrtmin@plt>
  4056e8:	cmp	w19, w0
  4056ec:	b.lt	40568c <ferror@plt+0x37ac>  // b.tstop
  4056f0:	b	405728 <ferror@plt+0x3848>
  4056f4:	mov	w8, #0x2                   	// #2
  4056f8:	b	40580c <ferror@plt+0x392c>
  4056fc:	mov	w8, #0x3                   	// #3
  405700:	b	40580c <ferror@plt+0x392c>
  405704:	mov	w8, #0x4                   	// #4
  405708:	b	40580c <ferror@plt+0x392c>
  40570c:	mov	w8, #0x5                   	// #5
  405710:	b	40580c <ferror@plt+0x392c>
  405714:	bl	401be0 <__libc_current_sigrtmin@plt>
  405718:	add	w19, w0, w20
  40571c:	bl	401be0 <__libc_current_sigrtmin@plt>
  405720:	cmp	w19, w0
  405724:	b.lt	40568c <ferror@plt+0x37ac>  // b.tstop
  405728:	bl	401a60 <__libc_current_sigrtmax@plt>
  40572c:	cmp	w0, w19
  405730:	csinv	w0, w19, wzr, ge  // ge = tcont
  405734:	b	40581c <ferror@plt+0x393c>
  405738:	mov	w8, #0x6                   	// #6
  40573c:	b	40580c <ferror@plt+0x392c>
  405740:	mov	w8, #0x7                   	// #7
  405744:	b	40580c <ferror@plt+0x392c>
  405748:	mov	w8, #0x8                   	// #8
  40574c:	b	40580c <ferror@plt+0x392c>
  405750:	mov	w8, #0x9                   	// #9
  405754:	b	40580c <ferror@plt+0x392c>
  405758:	mov	w8, #0xa                   	// #10
  40575c:	b	40580c <ferror@plt+0x392c>
  405760:	mov	w8, #0xb                   	// #11
  405764:	b	40580c <ferror@plt+0x392c>
  405768:	mov	w8, #0xc                   	// #12
  40576c:	b	40580c <ferror@plt+0x392c>
  405770:	mov	w8, #0xd                   	// #13
  405774:	b	40580c <ferror@plt+0x392c>
  405778:	mov	w8, #0xe                   	// #14
  40577c:	b	40580c <ferror@plt+0x392c>
  405780:	mov	w8, #0xf                   	// #15
  405784:	b	40580c <ferror@plt+0x392c>
  405788:	mov	w8, #0x10                  	// #16
  40578c:	b	40580c <ferror@plt+0x392c>
  405790:	mov	w8, #0x11                  	// #17
  405794:	b	40580c <ferror@plt+0x392c>
  405798:	mov	w8, #0x12                  	// #18
  40579c:	b	40580c <ferror@plt+0x392c>
  4057a0:	mov	w8, #0x13                  	// #19
  4057a4:	b	40580c <ferror@plt+0x392c>
  4057a8:	mov	w8, #0x14                  	// #20
  4057ac:	b	40580c <ferror@plt+0x392c>
  4057b0:	mov	w8, #0x15                  	// #21
  4057b4:	b	40580c <ferror@plt+0x392c>
  4057b8:	mov	w8, #0x16                  	// #22
  4057bc:	b	40580c <ferror@plt+0x392c>
  4057c0:	mov	w8, #0x17                  	// #23
  4057c4:	b	40580c <ferror@plt+0x392c>
  4057c8:	mov	w8, #0x18                  	// #24
  4057cc:	b	40580c <ferror@plt+0x392c>
  4057d0:	mov	w8, #0x19                  	// #25
  4057d4:	b	40580c <ferror@plt+0x392c>
  4057d8:	mov	w8, #0x1a                  	// #26
  4057dc:	b	40580c <ferror@plt+0x392c>
  4057e0:	mov	w8, #0x1b                  	// #27
  4057e4:	b	40580c <ferror@plt+0x392c>
  4057e8:	mov	w8, #0x1c                  	// #28
  4057ec:	b	40580c <ferror@plt+0x392c>
  4057f0:	mov	w8, #0x1d                  	// #29
  4057f4:	b	40580c <ferror@plt+0x392c>
  4057f8:	mov	w8, #0x1e                  	// #30
  4057fc:	b	40580c <ferror@plt+0x392c>
  405800:	mov	w8, #0x1f                  	// #31
  405804:	b	40580c <ferror@plt+0x392c>
  405808:	mov	w8, #0x20                  	// #32
  40580c:	adrp	x9, 417000 <ferror@plt+0x15120>
  405810:	add	x9, x9, #0xbd8
  405814:	add	x8, x9, x8, lsl #4
  405818:	ldr	w0, [x8, #8]
  40581c:	ldp	x20, x19, [sp, #48]
  405820:	ldp	x22, x21, [sp, #32]
  405824:	ldp	x29, x30, [sp, #16]
  405828:	add	sp, sp, #0x40
  40582c:	ret
  405830:	sub	w8, w0, #0x1
  405834:	cmp	w8, #0x1e
  405838:	b.hi	40585c <ferror@plt+0x397c>  // b.pmore
  40583c:	adrp	x9, 406000 <ferror@plt+0x4120>
  405840:	add	x9, x9, #0xa50
  405844:	ldr	x8, [x9, w8, sxtw #3]
  405848:	adrp	x9, 417000 <ferror@plt+0x15120>
  40584c:	add	x9, x9, #0xbd8
  405850:	lsl	x8, x8, #4
  405854:	ldr	x0, [x9, x8]
  405858:	ret
  40585c:	mov	x0, xzr
  405860:	ret
  405864:	cmp	x0, #0x21
  405868:	b.ls	405874 <ferror@plt+0x3994>  // b.plast
  40586c:	mov	w0, #0xffffffff            	// #-1
  405870:	ret
  405874:	adrp	x9, 417000 <ferror@plt+0x15120>
  405878:	mov	x8, x0
  40587c:	add	x9, x9, #0xbd8
  405880:	cbz	x1, 405890 <ferror@plt+0x39b0>
  405884:	lsl	x10, x8, #4
  405888:	ldr	x10, [x9, x10]
  40588c:	str	x10, [x1]
  405890:	mov	w0, wzr
  405894:	cbz	x2, 4058a4 <ferror@plt+0x39c4>
  405898:	add	x8, x9, x8, lsl #4
  40589c:	ldr	w8, [x8, #8]
  4058a0:	str	w8, [x2]
  4058a4:	ret
  4058a8:	stp	x29, x30, [sp, #-48]!
  4058ac:	str	x21, [sp, #16]
  4058b0:	adrp	x21, 418000 <ferror@plt+0x16120>
  4058b4:	ldr	w0, [x21, #868]
  4058b8:	stp	x20, x19, [sp, #32]
  4058bc:	mov	x29, sp
  4058c0:	cmn	w0, #0x1
  4058c4:	b.eq	4058d8 <ferror@plt+0x39f8>  // b.none
  4058c8:	ldp	x20, x19, [sp, #32]
  4058cc:	ldr	x21, [sp, #16]
  4058d0:	ldp	x29, x30, [sp], #48
  4058d4:	ret
  4058d8:	adrp	x0, 406000 <ferror@plt+0x4120>
  4058dc:	adrp	x1, 405000 <ferror@plt+0x3120>
  4058e0:	add	x0, x0, #0xb48
  4058e4:	add	x1, x1, #0xe7e
  4058e8:	bl	401b70 <fopen@plt>
  4058ec:	cbz	x0, 405930 <ferror@plt+0x3a50>
  4058f0:	adrp	x1, 406000 <ferror@plt+0x4120>
  4058f4:	adrp	x2, 418000 <ferror@plt+0x16120>
  4058f8:	add	x1, x1, #0xb66
  4058fc:	add	x2, x2, #0x364
  405900:	mov	x19, x0
  405904:	bl	401ba0 <__isoc99_fscanf@plt>
  405908:	mov	w20, w0
  40590c:	mov	x0, x19
  405910:	bl	401b50 <fclose@plt>
  405914:	cmp	w20, #0x1
  405918:	b.ne	405930 <ferror@plt+0x3a50>  // b.any
  40591c:	ldr	w0, [x21, #868]
  405920:	ldp	x20, x19, [sp, #32]
  405924:	ldr	x21, [sp, #16]
  405928:	ldp	x29, x30, [sp], #48
  40592c:	ret
  405930:	mov	w0, #0x25                  	// #37
  405934:	str	w0, [x21, #868]
  405938:	ldp	x20, x19, [sp, #32]
  40593c:	ldr	x21, [sp, #16]
  405940:	ldp	x29, x30, [sp], #48
  405944:	ret
  405948:	stp	x29, x30, [sp, #-64]!
  40594c:	mov	x29, sp
  405950:	stp	x19, x20, [sp, #16]
  405954:	adrp	x20, 417000 <ferror@plt+0x15120>
  405958:	add	x20, x20, #0xbd0
  40595c:	stp	x21, x22, [sp, #32]
  405960:	adrp	x21, 417000 <ferror@plt+0x15120>
  405964:	add	x21, x21, #0xbc8
  405968:	sub	x20, x20, x21
  40596c:	mov	w22, w0
  405970:	stp	x23, x24, [sp, #48]
  405974:	mov	x23, x1
  405978:	mov	x24, x2
  40597c:	bl	401998 <memcpy@plt-0x38>
  405980:	cmp	xzr, x20, asr #3
  405984:	b.eq	4059b0 <ferror@plt+0x3ad0>  // b.none
  405988:	asr	x20, x20, #3
  40598c:	mov	x19, #0x0                   	// #0
  405990:	ldr	x3, [x21, x19, lsl #3]
  405994:	mov	x2, x24
  405998:	add	x19, x19, #0x1
  40599c:	mov	x1, x23
  4059a0:	mov	w0, w22
  4059a4:	blr	x3
  4059a8:	cmp	x20, x19
  4059ac:	b.ne	405990 <ferror@plt+0x3ab0>  // b.any
  4059b0:	ldp	x19, x20, [sp, #16]
  4059b4:	ldp	x21, x22, [sp, #32]
  4059b8:	ldp	x23, x24, [sp, #48]
  4059bc:	ldp	x29, x30, [sp], #64
  4059c0:	ret
  4059c4:	nop
  4059c8:	ret
  4059cc:	nop
  4059d0:	adrp	x2, 418000 <ferror@plt+0x16120>
  4059d4:	mov	x1, #0x0                   	// #0
  4059d8:	ldr	x2, [x2, #664]
  4059dc:	b	401ac0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004059e0 <.fini>:
  4059e0:	stp	x29, x30, [sp, #-16]!
  4059e4:	mov	x29, sp
  4059e8:	ldp	x29, x30, [sp], #16
  4059ec:	ret
