   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc4_scu.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_SCU_CLOCK_GetUsbClockSource,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_SCU_CLOCK_GetUsbClockSource:
  25              	.LFB129:
  26              	 .file 1 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex\\Libraries\\XMCLib\\inc/xmc4_scu.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @file xmc4_scu.h
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @date 2015-10-27
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @cond
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   *************************************************************************************************
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMClib v2.1.2 - XMC Peripheral Driver Library 
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Copyright (c) 2015, Infineon Technologies AG
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * All rights reserved.                        
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                                             
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * following conditions are met:   
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                                                                              
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * disclaimer.                        
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                                                                              
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                                                                              
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Change History
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * --------------
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 2015-06-20:
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *     - Initial version
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *     - Documentation improved
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *      
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @endcond 
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #ifndef XMC4_SCU_H
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC4_SCU_H
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * HEADER FILES
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #include "xmc_common.h"
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if UC_FAMILY == XMC4
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @{
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @addtogroup SCU
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @{
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * MACROS
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED     SCU_INTERRUPT_SRSTAT_HDSTAT_Msk /**< HIB HDSTAT 
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULSTAT_Msk /**< HIB OSCU
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * ENUMS
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU40)
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU40 peripheral. */
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU41)
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU41 peripheral. */
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU42)
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU42 peripheral. */
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU43)
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU43 peripheral. */
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU80)
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU80 peripheral. */
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU81)
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU41 peripheral. */
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  purpose. 
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0)
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_PARITY_ERROR = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_TRAP_t;
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_PARITY_t;
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Ser
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(DSD)
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU41)
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU42)
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU80)
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU81)
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(POSIF0)
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(POSIF1)
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(HRPWM0)
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU43)
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(LEDTS0)
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CAN)
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(DAC)  
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USIC1)
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USIC2)
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(GPDMA1)
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(FCE)
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USB0)  
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0)  
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if(UC_SERIES != XMC45)
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 384:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 385:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(DSD)
 386:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 387:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 388:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 389:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU41)
 390:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 391:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 392:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU42)
 393:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 394:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 395:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU80)
 396:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 397:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 398:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU81)
 399:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 400:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 401:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(POSIF0)
 402:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 403:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 404:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(POSIF1)
 405:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 406:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 407:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 408:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 409:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(HRPWM0)
 410:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 411:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 412:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU43)
 413:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 414:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 415:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(LEDTS0)
 416:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 417:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 418:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CAN)
 419:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 420:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 421:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(DAC)  
 422:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 423:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 424:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 425:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 426:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 427:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USIC1)
 428:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 429:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 430:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USIC2)
 431:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 432:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 433:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 434:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 435:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 436:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 437:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 438:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 439:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(GPDMA1)
 440:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 441:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 442:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(FCE)
 443:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 444:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 445:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USB0)
 446:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 447:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 448:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0)
 449:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 450:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 451:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 452:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 453:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 454:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 455:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 456:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 457:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 458:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 459:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Clock Control Register. 
 460:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 461:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 462:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 463:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 464:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 465:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for system clock 
 466:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 467:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for system clock 
 468:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 469:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 470:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 471:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 472:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  register. 
 473:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 474:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 475:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 476:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 477:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 478:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 479:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 480:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                              as the source for P-Di
 481:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 482:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 483:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 484:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 485:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 486:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 487:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 488:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 489:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 490:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 491:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 492:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for USB clock (fU
 493:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 494:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for USB clock (fU
 495:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 496:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 497:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0) 
 498:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 499:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Defines options for selecting the PERIPH2 clock source.
 500:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 501:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 502:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 503:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 504:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 505:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 506:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 507:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 508:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 509:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 510:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 511:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 512:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 513:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 514:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 515:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 516:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            (fOFI) as the source for
 517:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 518:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 519:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 520:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for WDT clock (fW
 521:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 522:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 523:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 524:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 525:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 526:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 527:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 528:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 529:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 530:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 531:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                             the source for external
 532:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 533:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for external cloc
 534:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 535:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for external cloc
 536:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 537:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 538:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for external cloc
 539:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 540:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 541:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 542:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 543:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 544:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 545:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 546:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 547:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 548:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 549:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 550:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                          (fOSI) as the source for R
 551:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 552:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                         as the source for RTC Clock
 553:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 554:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 555:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 556:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 557:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 558:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 559:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 560:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 561:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 562:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 563:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                           (fOSI) as the source for 
 564:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                           (fSTDBY). */
 565:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 566:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                           (fULP) as the source for 
 567:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                           (fSTDBY). */
 568:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 569:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 570:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 571:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 572:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 573:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 574:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 575:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 576:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 577:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 578:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 579:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 580:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 581:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 582:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 583:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 584:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 585:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 586:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 587:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 588:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 589:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 590:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 591:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 592:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            sequence. */
 593:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 594:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 595:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 596:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            address 0. */
 597:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 598:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                             address 1. */
 599:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 600:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 601:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 602:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 603:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 604:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 605:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 606:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 607:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 608:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 609:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 610:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 611:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 612:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 613:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 614:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 615:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 616:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 617:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 618:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 619:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 620:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 621:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  //!< XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOF
 622:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  //!< XMC_SCU_CLOCK_SLE
 623:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USB0)
 624:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  //!< XMC_SCU_CLOCK_SLEE
 625:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 626:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 627:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,//!< XMC_SCU_CLOCK_SLEE
 628:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 629:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 630:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  //!< XMC_SCU_CLOCK_SLE
 631:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 632:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 633:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  //!< XMC_SCU_CLOCK_SLEE
 634:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 635:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  //!< XMC_SCU_CLOCK_SLEE
 636:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  //!< XMC_SCU_CLOCK_SLEE
 637:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 638:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 639:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 640:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 641:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 642:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 643:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 644:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  //!< XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SY
 645:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  //!< XMC_SCU_CLOCK
 646:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,//!< XMC_SCU_CLOC
 647:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  //!< XMC_SCU_CL
 648:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  //!< XMC_SCU_CL
 649:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USB0)
 650:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  //!< XMC_SCU_CLOCK_
 651:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 652:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 653:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,//!< XMC_SCU_CLOCK_
 654:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 655:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 656:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  //!< XMC_SCU_CLOCK
 657:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 658:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 659:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  //!< XMC_SCU_CLOCK_
 660:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 661:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  //!< XMC_SCU_CLOCK_
 662:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  //!< XMC_SCU_CLOCK_
 663:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 664:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 665:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 666:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
 667:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * DATA STRUCTURES
 668:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
 669:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 670:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 671:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 672:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 673:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 674:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 675:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 676:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 677:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 678:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 679:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 680:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 681:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 682:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 683:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 684:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 685:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 686:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 687:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 688:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 689:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 690:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 691:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 692:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 693:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 694:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 695:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 696:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 697:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 698:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 699:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 700:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 701:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 702:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 703:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 704:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 705:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 706:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 707:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
 708:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * API PROTOTYPES
 709:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
 710:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 711:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #ifdef __cplusplus
 712:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** extern "C" {
 713:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 714:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 715:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 716:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 
 717:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 718:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                 \b Range: 0 or 1.
 719:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 720:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 721:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 722:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 723:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 724:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 725:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 726:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 727:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 728:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 729:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 730:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 731:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 732:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 733:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 734:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 735:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 
 736:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 737:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                 \b Range: 0 or 1.
 738:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 739:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 740:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 741:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 742:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 743:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 744:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 745:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 746:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 747:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 748:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 749:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 750:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 751:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 752:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 753:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 754:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 755:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 756:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 757:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 758:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
 759:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
 760:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 761:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
 762:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 763:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 764:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 765:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 766:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 767:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
 768:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
 769:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 770:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
 771:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
 772:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 773:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
 774:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 775:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 776:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return Status of die temperature sensor. \n
 777:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
 778:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
 779:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 780:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 781:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
 782:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
 783:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 784:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
 785:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
 786:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 787:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
 788:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 789:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 790:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 791:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
 792:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                \b Range: 0 to 127.
 793:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
 794:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                \b Range: 0 to 63.
 795:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 796:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 797:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 798:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 799:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
 800:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
 801:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * in the \a DTSCON register.
 802:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
 803:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * resolution that corresponds to +/- 12.5C. The offset value gets added to the measure result. 
 804:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Offset is considered as a signed value.
 805:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
 806:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
 807:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
 808:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
 809:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
 810:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
 811:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
 812:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
 813:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * conversion complete.\n
 814:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
 815:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 816:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
 817:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
 818:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 819:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
 820:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 821:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 822:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
 823:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                           \b Range: \n 
 824:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
 825:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
 826:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
 827:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 828:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 829:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 830:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
 831:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
 832:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
 833:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
 834:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
 835:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
 836:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
 837:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * conversion complete.\n
 838:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
 839:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 840:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
 841:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
 842:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 843:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
 844:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 845:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 846:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 847:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 848:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
 849:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
 850:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
 851:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 852:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 853:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
 854:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
 855:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 856:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
 857:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 858:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
 859:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 860:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 861:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
 862:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
 863:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
 864:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 865:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 866:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
 867:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
 868:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 869:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
 870:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 871:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
 872:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 873:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 874:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
 875:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
 876:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
 877:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 878:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 879:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
 880:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
 881:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
 882:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 883:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
 884:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 885:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
 886:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 887:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if (UC_SERIES != XMC45)
 888:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 889:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
 890:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
 891:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
 892:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 893:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 894:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
 895:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
 896:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
 897:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
 898:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 899:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
 900:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 901:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
 902:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 903:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 904:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 905:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
 906:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
 907:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
 908:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
 909:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 910:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 911:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 912:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 913:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
 914:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
 915:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
 916:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
 917:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
 918:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
 919:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
 920:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
 921:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
 922:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 923:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
 924:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 925:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
 926:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 927:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 928:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
 929:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
 930:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
 931:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 932:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 933:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
 934:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
 935:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
 936:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
 937:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 938:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
 939:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 940:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
 941:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 942:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 943:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 944:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
 945:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
 946:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 947:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 948:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
 949:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
 950:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 951:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 952:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
 953:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 954:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
 955:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 956:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 957:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 958:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
 959:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
 960:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 961:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 962:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 963:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 964:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
 965:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
 966:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
 967:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
 968:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * eventually handed over to the application program.\n
 969:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
 970:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
 971:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
 972:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
 973:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 974:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
 975:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 976:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
 977:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 978:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 979:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 980:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
 981:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
 982:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 983:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
 984:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 985:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 986:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
 987:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
 988:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
 989:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 990:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
 991:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 992:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
 993:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
 994:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 995:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 996:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
 997:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
 998:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
 999:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1000:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1001:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1002:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1003:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1004:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1005:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1006:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1007:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1008:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1009:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1010:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1011:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1012:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1013:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1014:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1015:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1016:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  0 to 15.
1017:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1018:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1019:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                \b Range: 32 bit data.
1020:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1021:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1022:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1023:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1024:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1025:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1026:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1027:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1028:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1029:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1030:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1031:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1032:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1033:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1034:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1035:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1036:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1037:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1038:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1039:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  0 to 15.
1040:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1041:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1042:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1043:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                \b Range: 32 bit data.
1044:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1045:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1046:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1047:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1048:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1049:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1050:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1051:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1052:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1053:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1054:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1055:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1056:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1057:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1058:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1059:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1060:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1061:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1062:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1063:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1064:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1065:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1066:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1067:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \a NMIREQEN register.
1068:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1069:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1070:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1071:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1072:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1073:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1074:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1075:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1076:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1077:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1078:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1079:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1080:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1081:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1082:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1083:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1084:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1085:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1086:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1087:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1088:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1089:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1090:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1091:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1092:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1093:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1094:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1095:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1096:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1097:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1098:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1099:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1100:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1101:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1102:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1103:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1104:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1105:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1106:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1107:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1108:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1109:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1110:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1111:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1112:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1113:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1114:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1115:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1116:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1117:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1118:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1119:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1120:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1121:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1122:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1123:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1124:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1125:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1126:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1127:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1128:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1129:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1130:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1131:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1132:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1133:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1134:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1135:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1136:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1137:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1138:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1139:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1140:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1141:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1142:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1143:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1144:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1145:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1146:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1147:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1148:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1149:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1150:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1151:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1152:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1153:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1154:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1155:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1156:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1157:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1158:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1159:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1160:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1161:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1162:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1163:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1164:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1165:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1166:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1167:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1168:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1169:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1170:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1171:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1172:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1173:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1174:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1175:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1176:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1177:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1178:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1179:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1180:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1181:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1182:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1183:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1184:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1185:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1186:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1187:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1188:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1189:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1190:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1191:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * is in reset state.\n
1192:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1193:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1194:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1195:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1196:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1197:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1198:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1199:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1200:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1201:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1202:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1203:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1204:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1205:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1206:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1207:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1208:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1209:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1210:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1211:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1212:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1213:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * has been enabled.\n
1214:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1215:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1216:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1217:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1218:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1219:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1220:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1221:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1222:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1223:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1224:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1225:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1226:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1227:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1228:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1229:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1230:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1231:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1232:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1233:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1234:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1235:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1236:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
1237:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1238:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1239:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1240:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1241:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1242:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1243:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1244:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1245:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1246:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1247:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1248:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1249:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1250:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1251:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1252:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1253:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1254:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1255:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1256:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1257:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1258:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1259:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1260:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1261:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1262:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1263:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1264:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1265:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1266:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1267:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1268:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1269:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1270:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1271:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1273:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1274:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1275:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1276:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1277:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1278:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1279:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1280:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1281:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1282:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1283:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1284:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1285:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1286:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1287:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1288:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1289:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1290:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1291:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1292:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1293:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1294:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1295:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1296:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1297:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1298:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1299:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1300:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1301:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1302:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1303:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1304:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1305:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1306:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1307:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1308:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1309:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1310:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1311:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1312:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1313:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1314:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1315:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1316:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1317:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1318:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1319:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1320:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1321:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1322:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1323:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1324:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1325:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1326:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1327:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1328:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1329:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1330:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1331:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1332:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1333:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1334:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1335:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1336:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1337:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1338:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1339:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1340:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1341:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1342:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1343:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1344:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1345:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1346:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1347:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1348:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1349:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1350:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1351:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1352:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1353:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1354:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1355:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1356:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1357:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1358:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1360:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1361:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1362:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1363:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1364:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1365:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1366:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1367:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1368:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1369:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1370:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1371:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1372:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1373:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1374:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1375:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1376:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1377:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1378:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1379:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1380:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1381:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1382:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1383:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1384:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1385:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1386:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1387:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1388:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1389:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1390:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1391:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1392:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1393:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1394:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1395:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1396:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1397:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1398:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1399:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1400:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1401:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1402:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1403:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1404:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1405:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1406:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1407:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1408:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1409:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1410:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1411:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1412:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1413:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1414:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1415:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1416:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1417:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1418:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1419:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1420:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1421:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1422:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1423:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1424:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1425:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1426:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1427:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1428:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1429:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1430:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1431:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1432:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1433:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1434:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1435:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1436:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1437:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1438:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1439:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1440:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1441:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1442:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1443:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1444:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1445:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1446:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1447:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1448:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1449:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1450:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1451:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1452:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1453:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1454:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1455:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1456:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1457:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1458:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1459:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1460:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1461:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1462:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1463:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1464:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1465:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1466:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
  27              	 .loc 1 1466 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1467:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
  39              	 .loc 1 1467 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 9B69     	 ldr r3,[r3,#24]
  42 0008 03F48033 	 and r3,r3,#65536
1468:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
  43              	 .loc 1 1468 0
  44 000c 1846     	 mov r0,r3
  45 000e BD46     	 mov sp,r7
  46              	.LCFI2:
  47              	 .cfi_def_cfa_register 13
  48              	 
  49 0010 5DF8047B 	 ldr r7,[sp],#4
  50              	.LCFI3:
  51              	 .cfi_restore 7
  52              	 .cfi_def_cfa_offset 0
  53 0014 7047     	 bx lr
  54              	.L4:
  55 0016 00BF     	 .align 2
  56              	.L3:
  57 0018 00460050 	 .word 1342195200
  58              	 .cfi_endproc
  59              	.LFE129:
  61              	 .section .text.XMC_SCU_CLOCK_GetWdtClockSource,"ax",%progbits
  62              	 .align 2
  63              	 .thumb
  64              	 .thumb_func
  66              	XMC_SCU_CLOCK_GetWdtClockSource:
  67              	.LFB130:
1469:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1470:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1471:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1472:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1473:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1474:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1475:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1476:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1477:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1478:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1479:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1480:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1481:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1482:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1483:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1484:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1485:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1486:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1487:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1488:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1489:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1490:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1491:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1492:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1493:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1494:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1495:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1496:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1497:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1498:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1499:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1500:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1501:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1502:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the clock source selected.
1503:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1504:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1505:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1506:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1507:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
  68              	 .loc 1 1507 0
  69              	 .cfi_startproc
  70              	 
  71              	 
  72              	 
  73 0000 80B4     	 push {r7}
  74              	.LCFI4:
  75              	 .cfi_def_cfa_offset 4
  76              	 .cfi_offset 7,-4
  77 0002 00AF     	 add r7,sp,#0
  78              	.LCFI5:
  79              	 .cfi_def_cfa_register 7
1508:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
  80              	 .loc 1 1508 0
  81 0004 044B     	 ldr r3,.L7
  82 0006 5B6A     	 ldr r3,[r3,#36]
  83 0008 03F44033 	 and r3,r3,#196608
1509:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
  84              	 .loc 1 1509 0
  85 000c 1846     	 mov r0,r3
  86 000e BD46     	 mov sp,r7
  87              	.LCFI6:
  88              	 .cfi_def_cfa_register 13
  89              	 
  90 0010 5DF8047B 	 ldr r7,[sp],#4
  91              	.LCFI7:
  92              	 .cfi_restore 7
  93              	 .cfi_def_cfa_offset 0
  94 0014 7047     	 bx lr
  95              	.L8:
  96 0016 00BF     	 .align 2
  97              	.L7:
  98 0018 00460050 	 .word 1342195200
  99              	 .cfi_endproc
 100              	.LFE130:
 102              	 .section .text.XMC_SCU_CLOCK_GetExternalOutputClockSource,"ax",%progbits
 103              	 .align 2
 104              	 .thumb
 105              	 .thumb_func
 107              	XMC_SCU_CLOCK_GetExternalOutputClockSource:
 108              	.LFB133:
1510:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1511:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1512:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1513:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source   Source for standby clock.\n
1514:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1515:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1516:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1517:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1518:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1519:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1520:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1521:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1522:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1523:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1524:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1525:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1526:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1527:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1528:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1529:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1530:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1531:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1532:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1533:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1534:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1535:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1536:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1537:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1538:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1539:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1540:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1541:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1542:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1543:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1544:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1545:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1546:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1547:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1548:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1549:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1550:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1551:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1552:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1553:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1554:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1555:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1556:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1557:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1558:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1559:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1560:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1561:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1562:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1563:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1564:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1565:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1566:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1567:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1568:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1569:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1570:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1571:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1572:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1573:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1574:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1575:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1576:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1577:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1578:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1579:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1580:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1581:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1582:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1583:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1584:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1585:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1586:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1587:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1588:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1589:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1590:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \if XMC42
1591:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1592:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1593:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \endif
1594:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \if XMC41
1595:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1596:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \endif
1597:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1598:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1599:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1600:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1601:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1602:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1603:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1604:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1605:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1606:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1607:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1608:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1609:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1610:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1611:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1612:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1613:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1614:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \if XMC42
1615:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1616:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \endif
1617:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \if XMC41
1618:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1619:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \endif
1620:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1621:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1622:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1623:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1624:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1625:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1626:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1627:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1628:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 109              	 .loc 1 1628 0
 110              	 .cfi_startproc
 111              	 
 112              	 
 113              	 
 114 0000 80B4     	 push {r7}
 115              	.LCFI8:
 116              	 .cfi_def_cfa_offset 4
 117              	 .cfi_offset 7,-4
 118 0002 00AF     	 add r7,sp,#0
 119              	.LCFI9:
 120              	 .cfi_def_cfa_register 7
1629:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 121              	 .loc 1 1629 0
 122 0004 054B     	 ldr r3,.L11
 123 0006 9B6A     	 ldr r3,[r3,#40]
 124 0008 DBB2     	 uxtb r3,r3
 125 000a 03F00303 	 and r3,r3,#3
 126 000e DBB2     	 uxtb r3,r3
1630:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
 127              	 .loc 1 1630 0
 128 0010 1846     	 mov r0,r3
 129 0012 BD46     	 mov sp,r7
 130              	.LCFI10:
 131              	 .cfi_def_cfa_register 13
 132              	 
 133 0014 5DF8047B 	 ldr r7,[sp],#4
 134              	.LCFI11:
 135              	 .cfi_restore 7
 136              	 .cfi_def_cfa_offset 0
 137 0018 7047     	 bx lr
 138              	.L12:
 139 001a 00BF     	 .align 2
 140              	.L11:
 141 001c 00460050 	 .word 1342195200
 142              	 .cfi_endproc
 143              	.LFE133:
 145              	 .section .text.XMC_SCU_CLOCK_GetSystemClockFrequency,"ax",%progbits
 146              	 .align 2
 147              	 .thumb
 148              	 .thumb_func
 150              	XMC_SCU_CLOCK_GetSystemClockFrequency:
 151              	.LFB143:
1631:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1632:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1633:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1634:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1635:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1636:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1637:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1638:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1639:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1640:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1641:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1642:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1643:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1644:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1645:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1646:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1647:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1648:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1649:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1650:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1651:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1652:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1653:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1654:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1655:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1656:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1657:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1658:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1659:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1660:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1661:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1662:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1663:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1664:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1665:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1666:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1667:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1668:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0) 
1669:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1670:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1671:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1672:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                       ((uint32_t)source);
1673:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1674:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1675:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1676:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1677:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1678:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1679:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
1680:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1681:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1682:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1683:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1684:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: 1 to 256.
1685:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1686:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1687:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1688:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1689:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1690:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1691:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * decremented by 1 before configuring.
1692:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1693:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1694:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1695:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1696:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1697:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1698:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1699:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: 1 to 256.
1700:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1701:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1702:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1703:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1704:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1706:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1707:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1708:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1709:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1710:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1711:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1712:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1713:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1714:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1715:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: 0 or 1.\n
1716:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
1717:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
1718:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1719:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1720:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1721:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1722:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
1723:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
1724:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
1725:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1726:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1727:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
1728:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1729:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
1730:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1731:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1732:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
1733:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: 0 or 1.\n
1734:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
1735:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
1736:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1737:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1738:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
1739:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
1740:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1741:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1742:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
1743:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1744:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
1745:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1746:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
1747:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1748:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1749:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1750:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1751:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
1752:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
1753:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
1754:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
1755:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1756:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1757:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1758:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1759:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
1760:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
1761:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1762:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
1763:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1764:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
1765:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1766:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1767:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
1768:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
1769:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
1770:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
1771:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1772:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1773:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
1774:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
1775:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1776:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
1777:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1778:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
1779:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1780:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
1781:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1782:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1783:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1784:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1785:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
1786:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
1787:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
1788:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
1789:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1790:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1791:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1792:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1793:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
1794:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
1795:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1796:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1797:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
1798:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1799:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
1800:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1801:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1802:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
1803:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
1804:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
1805:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
1806:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1807:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1808:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
1809:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
1810:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1811:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
1812:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1813:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
1814:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1815:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
1816:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1817:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1818:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1819:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1820:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
1821:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 8.
1822:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1823:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1824:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1825:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1826:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
1827:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
1828:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1829:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1830:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
1831:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1832:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
1833:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1834:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1835:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1836:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
1837:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 8.
1838:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1839:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1840:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
1841:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
1842:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1843:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
1844:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1845:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
1846:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1847:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
1848:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1849:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1850:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1851:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1852:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
1853:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1854:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1855:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
1856:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 64.
1857:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1858:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1859:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1860:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1861:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
1862:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
1863:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1864:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
1865:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1866:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
1867:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1868:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1869:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1870:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
1871:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 64.
1872:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1873:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1874:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
1875:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
1876:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1877:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
1878:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1879:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
1880:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1881:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
1882:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1883:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
1884:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1885:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1886:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1887:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
1888:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 256.
1889:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1890:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1891:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1892:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1893:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
1894:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
1895:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
1896:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
1897:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1898:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
1899:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1900:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
1901:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1902:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1903:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1904:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
1905:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 256.
1906:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1907:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1908:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
1909:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
1910:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
1911:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the divider value.
1912:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1913:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
1914:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1915:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
1916:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1917:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
1918:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1919:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1920:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1921:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1922:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
1923:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 512.
1924:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1925:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1926:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1927:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1928:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
1929:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
1930:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
1931:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
1932:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
1933:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1934:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
1935:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1936:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
1937:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1938:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1939:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1940:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
1941:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 512.
1942:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1943:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1944:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
1945:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
1946:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1947:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1948:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1949:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
1950:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1951:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
1952:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1953:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1954:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0)
1955:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
1956:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1957:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
1958:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1959:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
1960:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1961:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
1962:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1963:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1964:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1965:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1966:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1967:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1968:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
1969:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
1970:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * external clock input. 
1971:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1972:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
1973:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1974:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
1975:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1976:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1977:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1978:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1979:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1980:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
1981:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
1982:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * external oscillator. 
1983:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1984:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1985:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1986:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
1987:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1988:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1989:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1990:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1991:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1992:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1993:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
1994:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
1995:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
1996:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
1997:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * are handled internally.
1998:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1999:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2000:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2001:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2002:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2003:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2004:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2005:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
2006:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2007:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2008:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2009:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2010:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2011:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2012:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2013:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2014:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2015:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2016:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2017:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2018:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2019:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2020:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            and the configured values of dividers.
2021:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2022:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2023:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2024:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2025:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2026:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2027:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2028:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2029:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2030:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2031:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2032:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2033:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2034:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2035:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2036:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2037:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2038:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2039:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2040:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2041:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2042:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2043:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2044:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2045:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2046:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2047:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2048:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2049:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2050:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2051:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2052:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2053:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2054:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2055:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2056:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2057:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2058:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2059:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2060:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2061:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2062:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2063:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2064:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2065:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2066:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2067:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2068:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2069:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2070:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2071:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2072:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2073:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2074:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2075:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2076:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2077:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2078:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
2079:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 152              	 .loc 1 2079 0
 153              	 .cfi_startproc
 154              	 
 155              	 
 156              	 
 157 0000 80B4     	 push {r7}
 158              	.LCFI12:
 159              	 .cfi_def_cfa_offset 4
 160              	 .cfi_offset 7,-4
 161 0002 00AF     	 add r7,sp,#0
 162              	.LCFI13:
 163              	 .cfi_def_cfa_register 7
2080:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 164              	 .loc 1 2080 0
 165 0004 064B     	 ldr r3,.L15
 166 0006 1A68     	 ldr r2,[r3]
 167 0008 064B     	 ldr r3,.L15+4
 168 000a 1B69     	 ldr r3,[r3,#16]
 169 000c 03F00103 	 and r3,r3,#1
 170 0010 02FA03F3 	 lsl r3,r2,r3
2081:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
 171              	 .loc 1 2081 0
 172 0014 1846     	 mov r0,r3
 173 0016 BD46     	 mov sp,r7
 174              	.LCFI14:
 175              	 .cfi_def_cfa_register 13
 176              	 
 177 0018 5DF8047B 	 ldr r7,[sp],#4
 178              	.LCFI15:
 179              	 .cfi_restore 7
 180              	 .cfi_def_cfa_offset 0
 181 001c 7047     	 bx lr
 182              	.L16:
 183 001e 00BF     	 .align 2
 184              	.L15:
 185 0020 00000000 	 .word SystemCoreClock
 186 0024 00460050 	 .word 1342195200
 187              	 .cfi_endproc
 188              	.LFE143:
 190              	 .section .text.XMC_SCU_CLOCK_GetCpuClockFrequency,"ax",%progbits
 191              	 .align 2
 192              	 .thumb
 193              	 .thumb_func
 195              	XMC_SCU_CLOCK_GetCpuClockFrequency:
 196              	.LFB151:
 197              	 .file 2 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex\\Libraries\\XMCLib\\inc/xmc_scu.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @file xmc_scu.h
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @date 2015-10-27
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @cond
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  **************************************************************************************************
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMClib v2.1.2 - XMC Peripheral Driver Library 
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Copyright (c) 2015, Infineon Technologies AG
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * All rights reserved.                        
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                                             
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * following conditions are met:   
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                                                                              
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * disclaimer.                        
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * 
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * 
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                                                                              
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                                                                              
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  **************************************************************************************************
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Change History
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * --------------
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * 2015-02-20:
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *     - Initial <br>
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * 2015-05-20:
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *     - Documentation improved <br>
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * 2015-06-20:
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *      
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @endcond 
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #ifndef XMC_SCU_H
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #define XMC_SCU_H
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**************************************************************************************************
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * HEADER FILES
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  **************************************************************************************************
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #include <xmc_common.h>
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @{
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @addtogroup SCU
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * SCU provides the following features,
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Power control
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC4 
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Hibernate control 
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Reset control
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Clock control
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC4
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * and miscellaneous control logic.<br>
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Clock driver features:
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC4
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC1
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Reset driver features:
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC4
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC1
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif <br>
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Interrupt driver features:
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC4
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Hibernate driver features:
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Trap driver features:
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Parity driver features:
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Power driver features:
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Miscellaneous features:
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC4
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \if XMC1
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  \endif
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @{
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**************************************************************************************************
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * MACROS
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  **************************************************************************************************
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**************************************************************************************************
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * ENUMS
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  **************************************************************************************************
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** {
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****                                   processing another request. */
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** } XMC_SCU_STATUS_t;
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**************************************************************************************************
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * DATA TYPES
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  **************************************************************************************************
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurence.
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**************************************************************************************************
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * DEVICE EXTENSIONS
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  **************************************************************************************************
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #if (UC_FAMILY == XMC1)
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #include <xmc1_scu.h>
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #include <xmc4_scu.h>
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #else
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #error "Unspecified chipset"
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #endif
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**************************************************************************************************
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * API Prototypes
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  **************************************************************************************************
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #ifdef __cplusplus
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** extern "C" {
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** #endif
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                    combined using \a OR operation.
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return None
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * the timer using this API.<BR>
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** {
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** }
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                    combined using \a OR operation.
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return None
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * the timer using this API.<BR>
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** {
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** }
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @param config Pointer to structure holding the clock prescaler values and divider values for 
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                configuring clock generators and clock tree.\n
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                \b Range: Configure the members of structure @ref XMC_SCU_CLOCK_CONFIG_t for vari
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                parameters of clock setup.
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return None
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Initializes clock generators and clock tree.\n\n
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \if XMC1
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Peripheral clock and system clock are configured based on the input configuration \a config.
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The system clock frequency is tuned by configuring the FDIV and IDIV values of CLKCR register.
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The values of FDIV and IDIV can be provided as part of input configuration.
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The PCLK divider determines the ratio of peripheral clock to the system clock. 
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The source of RTC clock is set based on the input configuration. 
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \a SystemCoreClock variable will be updated with the value of
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * system clock frequency. Access to protected bit fields are handled internally.
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \endif
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \if XMC4
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Enables the high precision oscillator(fOHP) input and configures the system and peripheral clock
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Based on the system clock source selected in \a config, either fPLL or fOFI will be chosen as sy
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Based on PLL mode(normal or prescaler mode) used, PLL ramps up in steps to achieve target freque
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The clock dividers for CPU, CCU and peripheral clocks will be set based on the input configurati
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The \a SystemCoreClock variable is set with the value of system clock frequency.
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \endif
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GetCpuClockFrequency() \n\n\n
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @param event  Bit mask of the event to enable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return None
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Enables the generation of interrupt for the input events.\n\n
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The events are enabled by setting the respective bit fields in the SRMSK register. \n
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Note: User should separately enable the NVIC node responsible for handling the SCU interrupt.
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The interrupt will be generated when the respective event occurs.
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERRUPT_DisableEvent()\n\n\n
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @param event  Bit mask of the event to disable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return None
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Disables generation of interrupt on occurence of the input event.\n\n
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The events are disabled by resetting the respective bit fields in the SRMSK register. \n
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * NVIC_DisableIRQ(), XMC_SCU_INTERRUPT_EnableEvent()\n\n\n
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @param event Bit mask of the event to be triggered. \b Range: Use type @ref XMC_SCU_INTERRUPT_EV
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return None
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Triggers the event as if the hardware raised it.\n\n
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Event will be triggered by setting the respective bitfield in the SRSET register.\n
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Note: User should enable the NVIC node that handles the respective event for interrupt generatio
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_ClearEventStatus() \n\n\n
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t  event);
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return uint32_t  Status of the SCU events.
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Provides the status of all SCU events.\n\n
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The status is read from the SRRAW register. To check the status of a particular 
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * event, the returned value should be masked with the bit mask of the event. The bitmask
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * of events can be obtained using the type @ref XMC_SCU_INTERRUPT_EVENT_t. Multiple events'
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * status can be checked by combining the bit masks using \a OR operation. 
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * After detecting the event, the event status should be cleared using software to detect the event
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMC_SCU_INTERRUPT_ClearEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent(), XMC_SCU_INTERRUPT_SetEve
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @param event  Bit mask of the events to clear. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return None
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Clears the event status bit in SRRAW register.\n\n
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The events are cleared by writing value 1 to their bit positions in the SRCLR register.
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The API can be used when polling method is used. After detecting the event, the event status
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * should be cleared using software to detect the event again.
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent() \n\n\n
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** 
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return uint32_t  Status representing the reason for device reset.
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Provides the value representing the reason for device reset.\n\n
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The return value is an encoded word, which can indicate multiple reasons for the last reset. Eac
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * returned word is representative of a last reset cause. The returned value should be appropriatel
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * the cause of reset. 
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The cause of the last reset gets automatically stored in 
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * the \a SCU_RSTSTAT register. The reset status shall be reset after each
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * startup in order to ensure consistent source indication after the next reset.
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \b Range: The type @ref XMC_SCU_RESET_REASON_t can be used to get the bit masks of the reset cau
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMC_SCU_RESET_ClearDeviceResetReason() \n\n\n
 384:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 385:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
 386:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** {
 387:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   return ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 388:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** }
 389:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 390:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return None 
 391:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 392:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 393:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Clears the reset reason bits in the reset status register. \n\n
 394:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Clearing of the reset status information in the \a SCU_RSTSTAT register via register bit \a RSTC
 395:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * recommended to ensure a clear indication of the cause of next reset.
 396:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 397:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 398:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMC_SCU_RESET_GetDeviceResetReason() \n\n\n
 399:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 400:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)
 401:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** {
 402:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   /* Clear RSTSTAT.RSTSTAT bitfield */
 403:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_RSCLR_Msk;
 404:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** }
 405:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  
 406:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** /**
 407:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * @return uint32_t  Value of CPU clock frequency.
 408:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 409:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Description</b><br>
 410:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * Provides the vlaue of CPU clock frequency.\n\n
 411:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The value is stored in a global variable \a \b SystemCoreClock.
 412:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * It is updated when the clock configuration is done using the SCU LLD APIs.
 413:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * The value represents the frequency of clock used for CPU operation.
 414:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \b Range: Value is of type uint32_t, and gives the value of frequency in Hertz.
 415:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  *
 416:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 417:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 418:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****  */
 419:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
 420:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** {
 198              	 .loc 2 420 0
 199              	 .cfi_startproc
 200              	 
 201              	 
 202              	 
 203 0000 80B4     	 push {r7}
 204              	.LCFI16:
 205              	 .cfi_def_cfa_offset 4
 206              	 .cfi_offset 7,-4
 207 0002 00AF     	 add r7,sp,#0
 208              	.LCFI17:
 209              	 .cfi_def_cfa_register 7
 421:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h ****   return SystemCoreClock;
 210              	 .loc 2 421 0
 211 0004 034B     	 ldr r3,.L19
 212 0006 1B68     	 ldr r3,[r3]
 422:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_scu.h **** }
 213              	 .loc 2 422 0
 214 0008 1846     	 mov r0,r3
 215 000a BD46     	 mov sp,r7
 216              	.LCFI18:
 217              	 .cfi_def_cfa_register 13
 218              	 
 219 000c 5DF8047B 	 ldr r7,[sp],#4
 220              	.LCFI19:
 221              	 .cfi_restore 7
 222              	 .cfi_def_cfa_offset 0
 223 0010 7047     	 bx lr
 224              	.L20:
 225 0012 00BF     	 .align 2
 226              	.L19:
 227 0014 00000000 	 .word SystemCoreClock
 228              	 .cfi_endproc
 229              	.LFE151:
 231              	 .comm event_handler_list,128,4
 232              	 .section .text.XMC_SCU_lDelay,"ax",%progbits
 233              	 .align 2
 234              	 .thumb
 235              	 .thumb_func
 237              	XMC_SCU_lDelay:
 238              	.LFB153:
 239              	 .file 3 "../Libraries/XMCLib/src/xmc4_scu.c"
   1:../Libraries/XMCLib/src/xmc4_scu.c **** /**
   2:../Libraries/XMCLib/src/xmc4_scu.c ****  * @file xmc4_scu.c
   3:../Libraries/XMCLib/src/xmc4_scu.c ****  * @date 2015-10-27
   4:../Libraries/XMCLib/src/xmc4_scu.c ****  *
   5:../Libraries/XMCLib/src/xmc4_scu.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
   7:../Libraries/XMCLib/src/xmc4_scu.c ****  * XMClib v2.1.2 - XMC Peripheral Driver Library 
   8:../Libraries/XMCLib/src/xmc4_scu.c ****  *
   9:../Libraries/XMCLib/src/xmc4_scu.c ****  * Copyright (c) 2015, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc4_scu.c ****  * All rights reserved.                        
  11:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                             
  12:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Libraries/XMCLib/src/xmc4_scu.c ****  * following conditions are met:   
  14:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  15:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Libraries/XMCLib/src/xmc4_scu.c ****  * disclaimer.                        
  17:../Libraries/XMCLib/src/xmc4_scu.c ****  * 
  18:../Libraries/XMCLib/src/xmc4_scu.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Libraries/XMCLib/src/xmc4_scu.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:../Libraries/XMCLib/src/xmc4_scu.c ****  * 
  21:../Libraries/XMCLib/src/xmc4_scu.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Libraries/XMCLib/src/xmc4_scu.c ****  * products derived from this software without specific prior written permission.                  
  23:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  24:../Libraries/XMCLib/src/xmc4_scu.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Libraries/XMCLib/src/xmc4_scu.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Libraries/XMCLib/src/xmc4_scu.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Libraries/XMCLib/src/xmc4_scu.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Libraries/XMCLib/src/xmc4_scu.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Libraries/XMCLib/src/xmc4_scu.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Libraries/XMCLib/src/xmc4_scu.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:../Libraries/XMCLib/src/xmc4_scu.c ****  *                                                                              
  32:../Libraries/XMCLib/src/xmc4_scu.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:../Libraries/XMCLib/src/xmc4_scu.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  35:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  36:../Libraries/XMCLib/src/xmc4_scu.c ****  * Change History
  37:../Libraries/XMCLib/src/xmc4_scu.c ****  * --------------
  38:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  39:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-02-20:
  40:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Initial <br>
  41:../Libraries/XMCLib/src/xmc4_scu.c ****  *      
  42:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-05-20:
  43:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_ASSERT() hanging issues have fixed.  <br>
  44:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Line indentation aligned with 120 characters. <br>
  45:../Libraries/XMCLib/src/xmc4_scu.c ****  *     
  46:../Libraries/XMCLib/src/xmc4_scu.c ****  * 2015-06-20:
  47:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_EnableEvent,XMC_SCU_INTERRUPT_DisableEvent,
  48:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_TriggerEvent,XMC_SCU_INTERUPT_GetEventStatus,
  49:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_ClearEventStatus are added
  50:../Libraries/XMCLib/src/xmc4_scu.c ****  *     - Added Weak implementation for OSCHP_GetFrequency()
  51:../Libraries/XMCLib/src/xmc4_scu.c ****  * @endcond 
  52:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  53:../Libraries/XMCLib/src/xmc4_scu.c ****  */
  54:../Libraries/XMCLib/src/xmc4_scu.c **** 
  55:../Libraries/XMCLib/src/xmc4_scu.c **** /**
  56:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  57:../Libraries/XMCLib/src/xmc4_scu.c ****  * @brief SCU low level driver API prototype definition for XMC4 family of microcontrollers. 
  58:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  59:../Libraries/XMCLib/src/xmc4_scu.c ****  * <b>Detailed description of file:</b> <br>
  60:../Libraries/XMCLib/src/xmc4_scu.c ****  * APIs provided in this file cover the following functional blocks of SCU: <br>
  61:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- GCU (APIs prefixed with XMC_SCU_GEN_) <br>
  62:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Temperature Monitoring, Bootmode selection, CCU Start, Comparator configuration etc  <br>
  63:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- CCU (APIs prefixed with XMC_SCU_CLOCK_) <br>
  64:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Clock sources init, Clock tree init, Clock gating, Sleep Management etc <br>
  65:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- RCU (APIs prefixed with XMC_SCU_RESET_) <br>
  66:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Reset Init, Cause, Manual Reset Assert/Deassert <br>
  67:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- INTERRUPT (APIs prefixed with XMC_SCU_INTERRUPT_) <br>
  68:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Manual Assert/Deassert, Acknowledge etc <br>
  69:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- PARITY (APIs prefixed with XMC_SCU_PARITY_) <br>
  70:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Acknowledge etc <br>
  71:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- HIBERNATION (APIs prefixed with XMC_SCU_HIB_) <br>
  72:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Hibernation entry/exit config, entry/wakeup sequences, LPAC configuration etc <br>
  73:../Libraries/XMCLib/src/xmc4_scu.c ****  * -- TRAP (APIs prefixed with XMC_SCU_TRAP_) <br>
  74:../Libraries/XMCLib/src/xmc4_scu.c ****  * ------ Init, Enable/Disable, Acknowledge etc <br>
  75:../Libraries/XMCLib/src/xmc4_scu.c ****  *
  76:../Libraries/XMCLib/src/xmc4_scu.c ****  */
  77:../Libraries/XMCLib/src/xmc4_scu.c **** 
  78:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
  79:../Libraries/XMCLib/src/xmc4_scu.c ****  * HEADER FILES
  80:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  81:../Libraries/XMCLib/src/xmc4_scu.c **** #include <xmc_scu.h>
  82:../Libraries/XMCLib/src/xmc4_scu.c **** 
  83:../Libraries/XMCLib/src/xmc4_scu.c **** #if UC_FAMILY == XMC4
  84:../Libraries/XMCLib/src/xmc4_scu.c **** 
  85:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
  86:../Libraries/XMCLib/src/xmc4_scu.c ****  * MACROS
  87:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  88:../Libraries/XMCLib/src/xmc4_scu.c **** #define FOSCREF   (2500000UL)
  89:../Libraries/XMCLib/src/xmc4_scu.c **** #define FREQ_1MHZ (1000000UL)
  90:../Libraries/XMCLib/src/xmc4_scu.c **** 
  91:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OFI_FREQUENCY
  92:../Libraries/XMCLib/src/xmc4_scu.c **** #define OFI_FREQUENCY (24000000UL)
  93:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
  94:../Libraries/XMCLib/src/xmc4_scu.c **** 
  95:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OSI_FREQUENCY
  96:../Libraries/XMCLib/src/xmc4_scu.c **** #define OSI_FREQUENCY (32768UL)
  97:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
  98:../Libraries/XMCLib/src/xmc4_scu.c **** 
  99:../Libraries/XMCLib/src/xmc4_scu.c **** #ifndef OSCHP_FREQUENCY
 100:../Libraries/XMCLib/src/xmc4_scu.c **** #define OSCHP_FREQUENCY (12000000U)
 101:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 102:../Libraries/XMCLib/src/xmc4_scu.c **** 
 103:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
 104:../Libraries/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLLV_Msk | \
 105:../Libraries/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLSP_Msk)
 106:../Libraries/XMCLib/src/xmc4_scu.c **** 
 107:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_START_GROUP    (0UL)    /**< The ADC group whose channel input is compared 
 108:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 109:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 110:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 111:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_END_GROUP      (1UL)    /**< The ADC group whose channel input is compared 
 112:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 113:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC end 
 114:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 115:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_START_ADC_CHANNEL  (6UL)    /**< The ADC channel whose channel input is compare
 116:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 117:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 118:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 119:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_END_ADC_CHANNEL    (7UL)    /**< The ADC channel whose channel input is compare
 120:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 121:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC ends
 122:../Libraries/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 123:../Libraries/XMCLib/src/xmc4_scu.c **** 
 124:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_GRPNUM(GROUP_NUM)   (((GROUP_NUM) == XMC_SCU_ORC_ADC_START_GROUP) || \
 125:../Libraries/XMCLib/src/xmc4_scu.c ****                                         ((GROUP_NUM) == XMC_SCU_ORC_ADC_END_GROUP) ) /**< Used to v
 126:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 127:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 128:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       end group num
 129:../Libraries/XMCLib/src/xmc4_scu.c ****                                         
 130:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_CHNUM(CH_NUM)       (((CH_NUM) == XMC_SCU_ORC_START_ADC_CHANNEL) || \
 131:../Libraries/XMCLib/src/xmc4_scu.c ****                                         ((CH_NUM) == XMC_SCU_ORC_END_ADC_CHANNEL) )  /**< Used to v
 132:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 133:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 134:../Libraries/XMCLib/src/xmc4_scu.c ****                                                                                       end channel n
 135:../Libraries/XMCLib/src/xmc4_scu.c **** 
 136:../Libraries/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_INTERRUPT_EVENT_MAX            (32U)
 137:../Libraries/XMCLib/src/xmc4_scu.c **** 
 138:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 139:../Libraries/XMCLib/src/xmc4_scu.c ****  * LOCAL DATA
 140:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 141:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler_list[XMC_SCU_INTERRUPT_EVENT_MAX];
 142:../Libraries/XMCLib/src/xmc4_scu.c **** 
 143:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 144:../Libraries/XMCLib/src/xmc4_scu.c ****  * LOCAL ROUTINES
 145:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 146:../Libraries/XMCLib/src/xmc4_scu.c ****  #if defined(UC_ID)
 147:../Libraries/XMCLib/src/xmc4_scu.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 148:../Libraries/XMCLib/src/xmc4_scu.c **** {
 149:../Libraries/XMCLib/src/xmc4_scu.c ****   return (OSCHP_FREQUENCY);
 150:../Libraries/XMCLib/src/xmc4_scu.c **** }
 151:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 152:../Libraries/XMCLib/src/xmc4_scu.c **** 
 153:../Libraries/XMCLib/src/xmc4_scu.c **** static void XMC_SCU_lDelay(uint32_t cycles);
 154:../Libraries/XMCLib/src/xmc4_scu.c **** 
 155:../Libraries/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 156:../Libraries/XMCLib/src/xmc4_scu.c ****  * API IMPLEMENTATION
 157:../Libraries/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 158:../Libraries/XMCLib/src/xmc4_scu.c **** 
 159:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_lDelay(uint32_t delay)
 160:../Libraries/XMCLib/src/xmc4_scu.c **** {
 240              	 .loc 3 160 0
 241              	 .cfi_startproc
 242              	 
 243              	 
 244 0000 80B5     	 push {r7,lr}
 245              	.LCFI20:
 246              	 .cfi_def_cfa_offset 8
 247              	 .cfi_offset 7,-8
 248              	 .cfi_offset 14,-4
 249 0002 84B0     	 sub sp,sp,#16
 250              	.LCFI21:
 251              	 .cfi_def_cfa_offset 24
 252 0004 00AF     	 add r7,sp,#0
 253              	.LCFI22:
 254              	 .cfi_def_cfa_register 7
 255 0006 7860     	 str r0,[r7,#4]
 161:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t i;
 162:../Libraries/XMCLib/src/xmc4_scu.c **** 
 163:../Libraries/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 256              	 .loc 3 163 0
 257 0008 FFF7FEFF 	 bl SystemCoreClockUpdate
 164:../Libraries/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 258              	 .loc 3 164 0
 259 000c 0B4B     	 ldr r3,.L24
 260 000e 1B68     	 ldr r3,[r3]
 261 0010 0B4A     	 ldr r2,.L24+4
 262 0012 A2FB0323 	 umull r2,r3,r2,r3
 263 0016 9A0C     	 lsrs r2,r3,#18
 264 0018 7B68     	 ldr r3,[r7,#4]
 265 001a 02FB03F3 	 mul r3,r2,r3
 266 001e 7B60     	 str r3,[r7,#4]
 165:../Libraries/XMCLib/src/xmc4_scu.c **** 
 166:../Libraries/XMCLib/src/xmc4_scu.c ****   for (i = 0U; i < delay; ++i)
 267              	 .loc 3 166 0
 268 0020 0023     	 movs r3,#0
 269 0022 FB60     	 str r3,[r7,#12]
 270 0024 03E0     	 b .L22
 271              	.L23:
 272              	.LBB4:
 273              	.LBB5:
 274              	 .file 4 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V4.20
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     18. August 2015
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    All rights reserved.
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      specific prior written permission.
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    *
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Enable IRQ Interrupts
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Disable IRQ Interrupts
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Control Register
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the Control Register.
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Control Register value
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Control Register
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function writes the given value to the Control Register.
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    control  Control Register value to set
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get IPSR Register
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the IPSR Register.
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               IPSR Register value
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get APSR Register
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the APSR Register.
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               APSR Register value
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get xPSR Register
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the xPSR Register.
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               xPSR Register value
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Process Stack Pointer
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               PSP Register value
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Process Stack Pointer
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Main Stack Pointer
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               MSP Register value
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Main Stack Pointer
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Priority Mask
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Priority Mask value
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Priority Mask
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Priority Mask Register.
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    priMask  Priority Mask
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Enable FIQ
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Can only be executed in Privileged modes.
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Disable FIQ
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Can only be executed in Privileged modes.
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Base Priority
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Base Priority register.
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Base Priority register value
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Base Priority
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Base Priority register.
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    basePri  Base Priority value to set
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Base Priority with condition
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Base Priority register only if BASEPRI masking is 
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 	or the new value increases the BASEPRI priority level.
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    basePri  Base Priority value to set
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Fault Mask
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Fault Mask register.
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Fault Mask register value
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Fault Mask
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Fault Mask register.
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    faultMask  Fault Mask value to set
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get FPSCR
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Floating Point Status/Control register.
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Floating Point Status/Control register value
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0);
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set FPSCR
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");          // ARMCC_V6: needs to be 
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constrant "r" */
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  No Operation
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("nop");
 275              	 .loc 4 383 0 discriminator 3
 276              	
 277 0026 00BF     	 nop
 278              	
 279              	 .thumb
 280              	.LBE5:
 281              	.LBE4:
 282              	 .loc 3 166 0 discriminator 3
 283 0028 FB68     	 ldr r3,[r7,#12]
 284 002a 0133     	 adds r3,r3,#1
 285 002c FB60     	 str r3,[r7,#12]
 286              	.L22:
 287              	 .loc 3 166 0 is_stmt 0 discriminator 1
 288 002e FA68     	 ldr r2,[r7,#12]
 289 0030 7B68     	 ldr r3,[r7,#4]
 290 0032 9A42     	 cmp r2,r3
 291 0034 F7D3     	 bcc .L23
 167:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 168:../Libraries/XMCLib/src/xmc4_scu.c ****     __NOP();
 169:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 170:../Libraries/XMCLib/src/xmc4_scu.c **** }
 292              	 .loc 3 170 0 is_stmt 1
 293 0036 1037     	 adds r7,r7,#16
 294              	.LCFI23:
 295              	 .cfi_def_cfa_offset 8
 296 0038 BD46     	 mov sp,r7
 297              	.LCFI24:
 298              	 .cfi_def_cfa_register 13
 299              	 
 300 003a 80BD     	 pop {r7,pc}
 301              	.L25:
 302              	 .align 2
 303              	.L24:
 304 003c 00000000 	 .word SystemCoreClock
 305 0040 83DE1B43 	 .word 1125899907
 306              	 .cfi_endproc
 307              	.LFE153:
 309              	 .section .text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
 310              	 .align 2
 311              	 .global XMC_SCU_INTERRUPT_EnableEvent
 312              	 .thumb
 313              	 .thumb_func
 315              	XMC_SCU_INTERRUPT_EnableEvent:
 316              	.LFB154:
 171:../Libraries/XMCLib/src/xmc4_scu.c **** 
 172:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable the SCU event */
 173:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 174:../Libraries/XMCLib/src/xmc4_scu.c **** {
 317              	 .loc 3 174 0
 318              	 .cfi_startproc
 319              	 
 320              	 
 321              	 
 322 0000 80B4     	 push {r7}
 323              	.LCFI25:
 324              	 .cfi_def_cfa_offset 4
 325              	 .cfi_offset 7,-4
 326 0002 83B0     	 sub sp,sp,#12
 327              	.LCFI26:
 328              	 .cfi_def_cfa_offset 16
 329 0004 00AF     	 add r7,sp,#0
 330              	.LCFI27:
 331              	 .cfi_def_cfa_register 7
 332 0006 7860     	 str r0,[r7,#4]
 175:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 333              	 .loc 3 175 0
 334 0008 0549     	 ldr r1,.L27
 335 000a 054B     	 ldr r3,.L27
 336 000c 9A68     	 ldr r2,[r3,#8]
 337 000e 7B68     	 ldr r3,[r7,#4]
 338 0010 1343     	 orrs r3,r3,r2
 339 0012 8B60     	 str r3,[r1,#8]
 176:../Libraries/XMCLib/src/xmc4_scu.c **** }
 340              	 .loc 3 176 0
 341 0014 0C37     	 adds r7,r7,#12
 342              	.LCFI28:
 343              	 .cfi_def_cfa_offset 4
 344 0016 BD46     	 mov sp,r7
 345              	.LCFI29:
 346              	 .cfi_def_cfa_register 13
 347              	 
 348 0018 5DF8047B 	 ldr r7,[sp],#4
 349              	.LCFI30:
 350              	 .cfi_restore 7
 351              	 .cfi_def_cfa_offset 0
 352 001c 7047     	 bx lr
 353              	.L28:
 354 001e 00BF     	 .align 2
 355              	.L27:
 356 0020 74400050 	 .word 1342193780
 357              	 .cfi_endproc
 358              	.LFE154:
 360              	 .section .text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
 361              	 .align 2
 362              	 .global XMC_SCU_INTERRUPT_DisableEvent
 363              	 .thumb
 364              	 .thumb_func
 366              	XMC_SCU_INTERRUPT_DisableEvent:
 367              	.LFB155:
 177:../Libraries/XMCLib/src/xmc4_scu.c **** 
 178:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable the SCU event */
 179:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 180:../Libraries/XMCLib/src/xmc4_scu.c **** {
 368              	 .loc 3 180 0
 369              	 .cfi_startproc
 370              	 
 371              	 
 372              	 
 373 0000 80B4     	 push {r7}
 374              	.LCFI31:
 375              	 .cfi_def_cfa_offset 4
 376              	 .cfi_offset 7,-4
 377 0002 83B0     	 sub sp,sp,#12
 378              	.LCFI32:
 379              	 .cfi_def_cfa_offset 16
 380 0004 00AF     	 add r7,sp,#0
 381              	.LCFI33:
 382              	 .cfi_def_cfa_register 7
 383 0006 7860     	 str r0,[r7,#4]
 181:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 384              	 .loc 3 181 0
 385 0008 0549     	 ldr r1,.L30
 386 000a 054B     	 ldr r3,.L30
 387 000c 9A68     	 ldr r2,[r3,#8]
 388 000e 7B68     	 ldr r3,[r7,#4]
 389 0010 DB43     	 mvns r3,r3
 390 0012 1340     	 ands r3,r3,r2
 391 0014 8B60     	 str r3,[r1,#8]
 182:../Libraries/XMCLib/src/xmc4_scu.c **** }
 392              	 .loc 3 182 0
 393 0016 0C37     	 adds r7,r7,#12
 394              	.LCFI34:
 395              	 .cfi_def_cfa_offset 4
 396 0018 BD46     	 mov sp,r7
 397              	.LCFI35:
 398              	 .cfi_def_cfa_register 13
 399              	 
 400 001a 5DF8047B 	 ldr r7,[sp],#4
 401              	.LCFI36:
 402              	 .cfi_restore 7
 403              	 .cfi_def_cfa_offset 0
 404 001e 7047     	 bx lr
 405              	.L31:
 406              	 .align 2
 407              	.L30:
 408 0020 74400050 	 .word 1342193780
 409              	 .cfi_endproc
 410              	.LFE155:
 412              	 .section .text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
 413              	 .align 2
 414              	 .global XMC_SCU_INTERRUPT_TriggerEvent
 415              	 .thumb
 416              	 .thumb_func
 418              	XMC_SCU_INTERRUPT_TriggerEvent:
 419              	.LFB156:
 183:../Libraries/XMCLib/src/xmc4_scu.c **** 
 184:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to trigger the SCU event */
 185:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 186:../Libraries/XMCLib/src/xmc4_scu.c **** {
 420              	 .loc 3 186 0
 421              	 .cfi_startproc
 422              	 
 423              	 
 424              	 
 425 0000 80B4     	 push {r7}
 426              	.LCFI37:
 427              	 .cfi_def_cfa_offset 4
 428              	 .cfi_offset 7,-4
 429 0002 83B0     	 sub sp,sp,#12
 430              	.LCFI38:
 431              	 .cfi_def_cfa_offset 16
 432 0004 00AF     	 add r7,sp,#0
 433              	.LCFI39:
 434              	 .cfi_def_cfa_register 7
 435 0006 7860     	 str r0,[r7,#4]
 187:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRSET |= (uint32_t)event;
 436              	 .loc 3 187 0
 437 0008 0549     	 ldr r1,.L33
 438 000a 054B     	 ldr r3,.L33
 439 000c 1A69     	 ldr r2,[r3,#16]
 440 000e 7B68     	 ldr r3,[r7,#4]
 441 0010 1343     	 orrs r3,r3,r2
 442 0012 0B61     	 str r3,[r1,#16]
 188:../Libraries/XMCLib/src/xmc4_scu.c **** }
 443              	 .loc 3 188 0
 444 0014 0C37     	 adds r7,r7,#12
 445              	.LCFI40:
 446              	 .cfi_def_cfa_offset 4
 447 0016 BD46     	 mov sp,r7
 448              	.LCFI41:
 449              	 .cfi_def_cfa_register 13
 450              	 
 451 0018 5DF8047B 	 ldr r7,[sp],#4
 452              	.LCFI42:
 453              	 .cfi_restore 7
 454              	 .cfi_def_cfa_offset 0
 455 001c 7047     	 bx lr
 456              	.L34:
 457 001e 00BF     	 .align 2
 458              	.L33:
 459 0020 74400050 	 .word 1342193780
 460              	 .cfi_endproc
 461              	.LFE156:
 463              	 .section .text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
 464              	 .align 2
 465              	 .global XMC_SCU_INTERUPT_GetEventStatus
 466              	 .thumb
 467              	 .thumb_func
 469              	XMC_SCU_INTERUPT_GetEventStatus:
 470              	.LFB157:
 189:../Libraries/XMCLib/src/xmc4_scu.c **** 
 190:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the SCU event status */
 191:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
 192:../Libraries/XMCLib/src/xmc4_scu.c **** {
 471              	 .loc 3 192 0
 472              	 .cfi_startproc
 473              	 
 474              	 
 475              	 
 476 0000 80B4     	 push {r7}
 477              	.LCFI43:
 478              	 .cfi_def_cfa_offset 4
 479              	 .cfi_offset 7,-4
 480 0002 00AF     	 add r7,sp,#0
 481              	.LCFI44:
 482              	 .cfi_def_cfa_register 7
 193:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_INTERRUPT->SRRAW);
 483              	 .loc 3 193 0
 484 0004 034B     	 ldr r3,.L37
 485 0006 5B68     	 ldr r3,[r3,#4]
 194:../Libraries/XMCLib/src/xmc4_scu.c **** }
 486              	 .loc 3 194 0
 487 0008 1846     	 mov r0,r3
 488 000a BD46     	 mov sp,r7
 489              	.LCFI45:
 490              	 .cfi_def_cfa_register 13
 491              	 
 492 000c 5DF8047B 	 ldr r7,[sp],#4
 493              	.LCFI46:
 494              	 .cfi_restore 7
 495              	 .cfi_def_cfa_offset 0
 496 0010 7047     	 bx lr
 497              	.L38:
 498 0012 00BF     	 .align 2
 499              	.L37:
 500 0014 74400050 	 .word 1342193780
 501              	 .cfi_endproc
 502              	.LFE157:
 504              	 .section .text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
 505              	 .align 2
 506              	 .global XMC_SCU_INTERRUPT_ClearEventStatus
 507              	 .thumb
 508              	 .thumb_func
 510              	XMC_SCU_INTERRUPT_ClearEventStatus:
 511              	.LFB158:
 195:../Libraries/XMCLib/src/xmc4_scu.c **** 
 196:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear the SCU event status */
 197:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
 198:../Libraries/XMCLib/src/xmc4_scu.c **** {
 512              	 .loc 3 198 0
 513              	 .cfi_startproc
 514              	 
 515              	 
 516              	 
 517 0000 80B4     	 push {r7}
 518              	.LCFI47:
 519              	 .cfi_def_cfa_offset 4
 520              	 .cfi_offset 7,-4
 521 0002 83B0     	 sub sp,sp,#12
 522              	.LCFI48:
 523              	 .cfi_def_cfa_offset 16
 524 0004 00AF     	 add r7,sp,#0
 525              	.LCFI49:
 526              	 .cfi_def_cfa_register 7
 527 0006 7860     	 str r0,[r7,#4]
 199:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRCLR |= (uint32_t)event;
 528              	 .loc 3 199 0
 529 0008 0549     	 ldr r1,.L40
 530 000a 054B     	 ldr r3,.L40
 531 000c DA68     	 ldr r2,[r3,#12]
 532 000e 7B68     	 ldr r3,[r7,#4]
 533 0010 1343     	 orrs r3,r3,r2
 534 0012 CB60     	 str r3,[r1,#12]
 200:../Libraries/XMCLib/src/xmc4_scu.c **** }
 535              	 .loc 3 200 0
 536 0014 0C37     	 adds r7,r7,#12
 537              	.LCFI50:
 538              	 .cfi_def_cfa_offset 4
 539 0016 BD46     	 mov sp,r7
 540              	.LCFI51:
 541              	 .cfi_def_cfa_register 13
 542              	 
 543 0018 5DF8047B 	 ldr r7,[sp],#4
 544              	.LCFI52:
 545              	 .cfi_restore 7
 546              	 .cfi_def_cfa_offset 0
 547 001c 7047     	 bx lr
 548              	.L41:
 549 001e 00BF     	 .align 2
 550              	.L40:
 551 0020 74400050 	 .word 1342193780
 552              	 .cfi_endproc
 553              	.LFE158:
 555              	 .section .text.XMC_SCU_GetBootMode,"ax",%progbits
 556              	 .align 2
 557              	 .global XMC_SCU_GetBootMode
 558              	 .thumb
 559              	 .thumb_func
 561              	XMC_SCU_GetBootMode:
 562              	.LFB159:
 201:../Libraries/XMCLib/src/xmc4_scu.c **** 
 202:../Libraries/XMCLib/src/xmc4_scu.c **** 
 203:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the currently deployed device bootmode */
 204:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetBootMode(void)
 205:../Libraries/XMCLib/src/xmc4_scu.c **** {
 563              	 .loc 3 205 0
 564              	 .cfi_startproc
 565              	 
 566              	 
 567              	 
 568 0000 80B4     	 push {r7}
 569              	.LCFI53:
 570              	 .cfi_def_cfa_offset 4
 571              	 .cfi_offset 7,-4
 572 0002 00AF     	 add r7,sp,#0
 573              	.LCFI54:
 574              	 .cfi_def_cfa_register 7
 206:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 575              	 .loc 3 206 0
 576 0004 044B     	 ldr r3,.L44
 577 0006 1B69     	 ldr r3,[r3,#16]
 578 0008 03F47063 	 and r3,r3,#3840
 207:../Libraries/XMCLib/src/xmc4_scu.c **** }
 579              	 .loc 3 207 0
 580 000c 1846     	 mov r0,r3
 581 000e BD46     	 mov sp,r7
 582              	.LCFI55:
 583              	 .cfi_def_cfa_register 13
 584              	 
 585 0010 5DF8047B 	 ldr r7,[sp],#4
 586              	.LCFI56:
 587              	 .cfi_restore 7
 588              	 .cfi_def_cfa_offset 0
 589 0014 7047     	 bx lr
 590              	.L45:
 591 0016 00BF     	 .align 2
 592              	.L44:
 593 0018 00400050 	 .word 1342193664
 594              	 .cfi_endproc
 595              	.LFE159:
 597              	 .section .text.XMC_SCU_SetBootMode,"ax",%progbits
 598              	 .align 2
 599              	 .global XMC_SCU_SetBootMode
 600              	 .thumb
 601              	 .thumb_func
 603              	XMC_SCU_SetBootMode:
 604              	.LFB160:
 208:../Libraries/XMCLib/src/xmc4_scu.c **** 
 209:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program a new device bootmode */
 210:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
 211:../Libraries/XMCLib/src/xmc4_scu.c **** {
 605              	 .loc 3 211 0
 606              	 .cfi_startproc
 607              	 
 608              	 
 609              	 
 610 0000 80B4     	 push {r7}
 611              	.LCFI57:
 612              	 .cfi_def_cfa_offset 4
 613              	 .cfi_offset 7,-4
 614 0002 83B0     	 sub sp,sp,#12
 615              	.LCFI58:
 616              	 .cfi_def_cfa_offset 16
 617 0004 00AF     	 add r7,sp,#0
 618              	.LCFI59:
 619              	 .cfi_def_cfa_register 7
 620 0006 0346     	 mov r3,r0
 621 0008 FB80     	 strh r3,[r7,#6]
 212:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->STCON = (uint32_t)bootmode;
 622              	 .loc 3 212 0
 623 000a 044A     	 ldr r2,.L47
 624 000c FB88     	 ldrh r3,[r7,#6]
 625 000e 1361     	 str r3,[r2,#16]
 213:../Libraries/XMCLib/src/xmc4_scu.c **** }
 626              	 .loc 3 213 0
 627 0010 0C37     	 adds r7,r7,#12
 628              	.LCFI60:
 629              	 .cfi_def_cfa_offset 4
 630 0012 BD46     	 mov sp,r7
 631              	.LCFI61:
 632              	 .cfi_def_cfa_register 13
 633              	 
 634 0014 5DF8047B 	 ldr r7,[sp],#4
 635              	.LCFI62:
 636              	 .cfi_restore 7
 637              	 .cfi_def_cfa_offset 0
 638 0018 7047     	 bx lr
 639              	.L48:
 640 001a 00BF     	 .align 2
 641              	.L47:
 642 001c 00400050 	 .word 1342193664
 643              	 .cfi_endproc
 644              	.LFE160:
 646              	 .section .text.XMC_SCU_ReadGPR,"ax",%progbits
 647              	 .align 2
 648              	 .global XMC_SCU_ReadGPR
 649              	 .thumb
 650              	 .thumb_func
 652              	XMC_SCU_ReadGPR:
 653              	.LFB161:
 214:../Libraries/XMCLib/src/xmc4_scu.c **** 
 215:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to read from General purpose register */
 216:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadGPR(const uint32_t index)
 217:../Libraries/XMCLib/src/xmc4_scu.c **** {
 654              	 .loc 3 217 0
 655              	 .cfi_startproc
 656              	 
 657              	 
 658              	 
 659 0000 80B4     	 push {r7}
 660              	.LCFI63:
 661              	 .cfi_def_cfa_offset 4
 662              	 .cfi_offset 7,-4
 663 0002 83B0     	 sub sp,sp,#12
 664              	.LCFI64:
 665              	 .cfi_def_cfa_offset 16
 666 0004 00AF     	 add r7,sp,#0
 667              	.LCFI65:
 668              	 .cfi_def_cfa_register 7
 669 0006 7860     	 str r0,[r7,#4]
 218:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->GPR[index]);
 670              	 .loc 3 218 0
 671 0008 054A     	 ldr r2,.L51
 672 000a 7B68     	 ldr r3,[r7,#4]
 673 000c 0A33     	 adds r3,r3,#10
 674 000e 9B00     	 lsls r3,r3,#2
 675 0010 1344     	 add r3,r3,r2
 676 0012 5B68     	 ldr r3,[r3,#4]
 219:../Libraries/XMCLib/src/xmc4_scu.c **** }
 677              	 .loc 3 219 0
 678 0014 1846     	 mov r0,r3
 679 0016 0C37     	 adds r7,r7,#12
 680              	.LCFI66:
 681              	 .cfi_def_cfa_offset 4
 682 0018 BD46     	 mov sp,r7
 683              	.LCFI67:
 684              	 .cfi_def_cfa_register 13
 685              	 
 686 001a 5DF8047B 	 ldr r7,[sp],#4
 687              	.LCFI68:
 688              	 .cfi_restore 7
 689              	 .cfi_def_cfa_offset 0
 690 001e 7047     	 bx lr
 691              	.L52:
 692              	 .align 2
 693              	.L51:
 694 0020 00400050 	 .word 1342193664
 695              	 .cfi_endproc
 696              	.LFE161:
 698              	 .section .text.XMC_SCU_WriteGPR,"ax",%progbits
 699              	 .align 2
 700              	 .global XMC_SCU_WriteGPR
 701              	 .thumb
 702              	 .thumb_func
 704              	XMC_SCU_WriteGPR:
 705              	.LFB162:
 220:../Libraries/XMCLib/src/xmc4_scu.c **** 
 221:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to write to GPR */
 222:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
 223:../Libraries/XMCLib/src/xmc4_scu.c **** {
 706              	 .loc 3 223 0
 707              	 .cfi_startproc
 708              	 
 709              	 
 710              	 
 711 0000 80B4     	 push {r7}
 712              	.LCFI69:
 713              	 .cfi_def_cfa_offset 4
 714              	 .cfi_offset 7,-4
 715 0002 83B0     	 sub sp,sp,#12
 716              	.LCFI70:
 717              	 .cfi_def_cfa_offset 16
 718 0004 00AF     	 add r7,sp,#0
 719              	.LCFI71:
 720              	 .cfi_def_cfa_register 7
 721 0006 7860     	 str r0,[r7,#4]
 722 0008 3960     	 str r1,[r7]
 224:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GPR[index] = data;
 723              	 .loc 3 224 0
 724 000a 064A     	 ldr r2,.L54
 725 000c 7B68     	 ldr r3,[r7,#4]
 726 000e 0A33     	 adds r3,r3,#10
 727 0010 9B00     	 lsls r3,r3,#2
 728 0012 1344     	 add r3,r3,r2
 729 0014 3A68     	 ldr r2,[r7]
 730 0016 5A60     	 str r2,[r3,#4]
 225:../Libraries/XMCLib/src/xmc4_scu.c **** }
 731              	 .loc 3 225 0
 732 0018 0C37     	 adds r7,r7,#12
 733              	.LCFI72:
 734              	 .cfi_def_cfa_offset 4
 735 001a BD46     	 mov sp,r7
 736              	.LCFI73:
 737              	 .cfi_def_cfa_register 13
 738              	 
 739 001c 5DF8047B 	 ldr r7,[sp],#4
 740              	.LCFI74:
 741              	 .cfi_restore 7
 742              	 .cfi_def_cfa_offset 0
 743 0020 7047     	 bx lr
 744              	.L55:
 745 0022 00BF     	 .align 2
 746              	.L54:
 747 0024 00400050 	 .word 1342193664
 748              	 .cfi_endproc
 749              	.LFE162:
 751              	 .section .text.XMC_SCU_EnableOutOfRangeComparator,"ax",%progbits
 752              	 .align 2
 753              	 .global XMC_SCU_EnableOutOfRangeComparator
 754              	 .thumb
 755              	 .thumb_func
 757              	XMC_SCU_EnableOutOfRangeComparator:
 758              	.LFB163:
 226:../Libraries/XMCLib/src/xmc4_scu.c **** 
 227:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 228:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 229:../Libraries/XMCLib/src/xmc4_scu.c **** {
 759              	 .loc 3 229 0
 760              	 .cfi_startproc
 761              	 
 762              	 
 763              	 
 764 0000 80B4     	 push {r7}
 765              	.LCFI75:
 766              	 .cfi_def_cfa_offset 4
 767              	 .cfi_offset 7,-4
 768 0002 83B0     	 sub sp,sp,#12
 769              	.LCFI76:
 770              	 .cfi_def_cfa_offset 16
 771 0004 00AF     	 add r7,sp,#0
 772              	.LCFI77:
 773              	 .cfi_def_cfa_register 7
 774 0006 7860     	 str r0,[r7,#4]
 775 0008 3960     	 str r1,[r7]
 230:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 231:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel))
 232:../Libraries/XMCLib/src/xmc4_scu.c ****    
 233:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 776              	 .loc 3 233 0
 777 000a 0A49     	 ldr r1,.L57
 778 000c 094A     	 ldr r2,.L57
 779 000e 7B68     	 ldr r3,[r7,#4]
 780 0010 2833     	 adds r3,r3,#40
 781 0012 52F82320 	 ldr r2,[r2,r3,lsl#2]
 782 0016 3B68     	 ldr r3,[r7]
 783 0018 0120     	 movs r0,#1
 784 001a 00FA03F3 	 lsl r3,r0,r3
 785 001e 1A43     	 orrs r2,r2,r3
 786 0020 7B68     	 ldr r3,[r7,#4]
 787 0022 2833     	 adds r3,r3,#40
 788 0024 41F82320 	 str r2,[r1,r3,lsl#2]
 234:../Libraries/XMCLib/src/xmc4_scu.c **** }
 789              	 .loc 3 234 0
 790 0028 0C37     	 adds r7,r7,#12
 791              	.LCFI78:
 792              	 .cfi_def_cfa_offset 4
 793 002a BD46     	 mov sp,r7
 794              	.LCFI79:
 795              	 .cfi_def_cfa_register 13
 796              	 
 797 002c 5DF8047B 	 ldr r7,[sp],#4
 798              	.LCFI80:
 799              	 .cfi_restore 7
 800              	 .cfi_def_cfa_offset 0
 801 0030 7047     	 bx lr
 802              	.L58:
 803 0032 00BF     	 .align 2
 804              	.L57:
 805 0034 00400050 	 .word 1342193664
 806              	 .cfi_endproc
 807              	.LFE163:
 809              	 .section .text.XMC_SCU_DisableOutOfRangeComparator,"ax",%progbits
 810              	 .align 2
 811              	 .global XMC_SCU_DisableOutOfRangeComparator
 812              	 .thumb
 813              	 .thumb_func
 815              	XMC_SCU_DisableOutOfRangeComparator:
 816              	.LFB164:
 235:../Libraries/XMCLib/src/xmc4_scu.c **** 
 236:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 237:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 238:../Libraries/XMCLib/src/xmc4_scu.c **** {
 817              	 .loc 3 238 0
 818              	 .cfi_startproc
 819              	 
 820              	 
 821              	 
 822 0000 80B4     	 push {r7}
 823              	.LCFI81:
 824              	 .cfi_def_cfa_offset 4
 825              	 .cfi_offset 7,-4
 826 0002 83B0     	 sub sp,sp,#12
 827              	.LCFI82:
 828              	 .cfi_def_cfa_offset 16
 829 0004 00AF     	 add r7,sp,#0
 830              	.LCFI83:
 831              	 .cfi_def_cfa_register 7
 832 0006 7860     	 str r0,[r7,#4]
 833 0008 3960     	 str r1,[r7]
 239:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 240:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel
 241:../Libraries/XMCLib/src/xmc4_scu.c ****    
 242:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 834              	 .loc 3 242 0
 835 000a 0A49     	 ldr r1,.L60
 836 000c 094A     	 ldr r2,.L60
 837 000e 7B68     	 ldr r3,[r7,#4]
 838 0010 2833     	 adds r3,r3,#40
 839 0012 52F82320 	 ldr r2,[r2,r3,lsl#2]
 840 0016 3B68     	 ldr r3,[r7]
 841 0018 0120     	 movs r0,#1
 842 001a 00FA03F3 	 lsl r3,r0,r3
 843 001e DB43     	 mvns r3,r3
 844 0020 1A40     	 ands r2,r2,r3
 845 0022 7B68     	 ldr r3,[r7,#4]
 846 0024 2833     	 adds r3,r3,#40
 847 0026 41F82320 	 str r2,[r1,r3,lsl#2]
 243:../Libraries/XMCLib/src/xmc4_scu.c **** }
 848              	 .loc 3 243 0
 849 002a 0C37     	 adds r7,r7,#12
 850              	.LCFI84:
 851              	 .cfi_def_cfa_offset 4
 852 002c BD46     	 mov sp,r7
 853              	.LCFI85:
 854              	 .cfi_def_cfa_register 13
 855              	 
 856 002e 5DF8047B 	 ldr r7,[sp],#4
 857              	.LCFI86:
 858              	 .cfi_restore 7
 859              	 .cfi_def_cfa_offset 0
 860 0032 7047     	 bx lr
 861              	.L61:
 862              	 .align 2
 863              	.L60:
 864 0034 00400050 	 .word 1342193664
 865              	 .cfi_endproc
 866              	.LFE164:
 868              	 .section .text.XMC_SCU_CalibrateTemperatureSensor,"ax",%progbits
 869              	 .align 2
 870              	 .global XMC_SCU_CalibrateTemperatureSensor
 871              	 .thumb
 872              	 .thumb_func
 874              	XMC_SCU_CalibrateTemperatureSensor:
 875              	.LFB165:
 244:../Libraries/XMCLib/src/xmc4_scu.c **** 
 245:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to calibrate temperature sensor */
 246:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
 247:../Libraries/XMCLib/src/xmc4_scu.c **** {
 876              	 .loc 3 247 0
 877              	 .cfi_startproc
 878              	 
 879              	 
 880              	 
 881 0000 80B4     	 push {r7}
 882              	.LCFI87:
 883              	 .cfi_def_cfa_offset 4
 884              	 .cfi_offset 7,-4
 885 0002 83B0     	 sub sp,sp,#12
 886              	.LCFI88:
 887              	 .cfi_def_cfa_offset 16
 888 0004 00AF     	 add r7,sp,#0
 889              	.LCFI89:
 890              	 .cfi_def_cfa_register 7
 891 0006 7860     	 str r0,[r7,#4]
 892 0008 3960     	 str r1,[r7]
 248:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 893              	 .loc 3 248 0
 894 000a 0749     	 ldr r1,.L63
 895 000c 7B68     	 ldr r3,[r7,#4]
 896 000e 1A01     	 lsls r2,r3,#4
 249:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 897              	 .loc 3 249 0
 898 0010 3B68     	 ldr r3,[r7]
 899 0012 DB02     	 lsls r3,r3,#11
 248:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 900              	 .loc 3 248 0
 901 0014 1343     	 orrs r3,r3,r2
 250:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 902              	 .loc 3 250 0
 903 0016 43F40803 	 orr r3,r3,#8912896
 248:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 904              	 .loc 3 248 0
 905 001a C1F88C30 	 str r3,[r1,#140]
 251:../Libraries/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
 252:../Libraries/XMCLib/src/xmc4_scu.c **** }
 906              	 .loc 3 252 0
 907 001e 0C37     	 adds r7,r7,#12
 908              	.LCFI90:
 909              	 .cfi_def_cfa_offset 4
 910 0020 BD46     	 mov sp,r7
 911              	.LCFI91:
 912              	 .cfi_def_cfa_register 13
 913              	 
 914 0022 5DF8047B 	 ldr r7,[sp],#4
 915              	.LCFI92:
 916              	 .cfi_restore 7
 917              	 .cfi_def_cfa_offset 0
 918 0026 7047     	 bx lr
 919              	.L64:
 920              	 .align 2
 921              	.L63:
 922 0028 00400050 	 .word 1342193664
 923              	 .cfi_endproc
 924              	.LFE165:
 926              	 .section .text.XMC_SCU_EnableTemperatureSensor,"ax",%progbits
 927              	 .align 2
 928              	 .global XMC_SCU_EnableTemperatureSensor
 929              	 .thumb
 930              	 .thumb_func
 932              	XMC_SCU_EnableTemperatureSensor:
 933              	.LFB166:
 253:../Libraries/XMCLib/src/xmc4_scu.c **** 
 254:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableTemperatureSensor(void)
 255:../Libraries/XMCLib/src/xmc4_scu.c **** {
 934              	 .loc 3 255 0
 935              	 .cfi_startproc
 936              	 
 937              	 
 938              	 
 939 0000 80B4     	 push {r7}
 940              	.LCFI93:
 941              	 .cfi_def_cfa_offset 4
 942              	 .cfi_offset 7,-4
 943 0002 00AF     	 add r7,sp,#0
 944              	.LCFI94:
 945              	 .cfi_def_cfa_register 7
 256:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 946              	 .loc 3 256 0
 947 0004 054A     	 ldr r2,.L66
 948 0006 054B     	 ldr r3,.L66
 949 0008 D3F88C30 	 ldr r3,[r3,#140]
 950 000c 23F00103 	 bic r3,r3,#1
 951 0010 C2F88C30 	 str r3,[r2,#140]
 257:../Libraries/XMCLib/src/xmc4_scu.c **** }
 952              	 .loc 3 257 0
 953 0014 BD46     	 mov sp,r7
 954              	.LCFI95:
 955              	 .cfi_def_cfa_register 13
 956              	 
 957 0016 5DF8047B 	 ldr r7,[sp],#4
 958              	.LCFI96:
 959              	 .cfi_restore 7
 960              	 .cfi_def_cfa_offset 0
 961 001a 7047     	 bx lr
 962              	.L67:
 963              	 .align 2
 964              	.L66:
 965 001c 00400050 	 .word 1342193664
 966              	 .cfi_endproc
 967              	.LFE166:
 969              	 .section .text.XMC_SCU_DisableTemperatureSensor,"ax",%progbits
 970              	 .align 2
 971              	 .global XMC_SCU_DisableTemperatureSensor
 972              	 .thumb
 973              	 .thumb_func
 975              	XMC_SCU_DisableTemperatureSensor:
 976              	.LFB167:
 258:../Libraries/XMCLib/src/xmc4_scu.c **** 
 259:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableTemperatureSensor(void)
 260:../Libraries/XMCLib/src/xmc4_scu.c **** {
 977              	 .loc 3 260 0
 978              	 .cfi_startproc
 979              	 
 980              	 
 981              	 
 982 0000 80B4     	 push {r7}
 983              	.LCFI97:
 984              	 .cfi_def_cfa_offset 4
 985              	 .cfi_offset 7,-4
 986 0002 00AF     	 add r7,sp,#0
 987              	.LCFI98:
 988              	 .cfi_def_cfa_register 7
 261:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 989              	 .loc 3 261 0
 990 0004 054A     	 ldr r2,.L69
 991 0006 054B     	 ldr r3,.L69
 992 0008 D3F88C30 	 ldr r3,[r3,#140]
 993 000c 43F00103 	 orr r3,r3,#1
 994 0010 C2F88C30 	 str r3,[r2,#140]
 262:../Libraries/XMCLib/src/xmc4_scu.c **** }
 995              	 .loc 3 262 0
 996 0014 BD46     	 mov sp,r7
 997              	.LCFI99:
 998              	 .cfi_def_cfa_register 13
 999              	 
 1000 0016 5DF8047B 	 ldr r7,[sp],#4
 1001              	.LCFI100:
 1002              	 .cfi_restore 7
 1003              	 .cfi_def_cfa_offset 0
 1004 001a 7047     	 bx lr
 1005              	.L70:
 1006              	 .align 2
 1007              	.L69:
 1008 001c 00400050 	 .word 1342193664
 1009              	 .cfi_endproc
 1010              	.LFE167:
 1012              	 .section .text.XMC_SCU_IsTemperatureSensorEnabled,"ax",%progbits
 1013              	 .align 2
 1014              	 .global XMC_SCU_IsTemperatureSensorEnabled
 1015              	 .thumb
 1016              	 .thumb_func
 1018              	XMC_SCU_IsTemperatureSensorEnabled:
 1019              	.LFB168:
 263:../Libraries/XMCLib/src/xmc4_scu.c **** 
 264:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorEnabled(void)
 265:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1020              	 .loc 3 265 0
 1021              	 .cfi_startproc
 1022              	 
 1023              	 
 1024              	 
 1025 0000 80B4     	 push {r7}
 1026              	.LCFI101:
 1027              	 .cfi_def_cfa_offset 4
 1028              	 .cfi_offset 7,-4
 1029 0002 00AF     	 add r7,sp,#0
 1030              	.LCFI102:
 1031              	 .cfi_def_cfa_register 7
 266:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 1032              	 .loc 3 266 0
 1033 0004 074B     	 ldr r3,.L73
 1034 0006 D3F88C30 	 ldr r3,[r3,#140]
 1035 000a 03F00103 	 and r3,r3,#1
 1036 000e 002B     	 cmp r3,#0
 1037 0010 0CBF     	 ite eq
 1038 0012 0123     	 moveq r3,#1
 1039 0014 0023     	 movne r3,#0
 1040 0016 DBB2     	 uxtb r3,r3
 267:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1041              	 .loc 3 267 0
 1042 0018 1846     	 mov r0,r3
 1043 001a BD46     	 mov sp,r7
 1044              	.LCFI103:
 1045              	 .cfi_def_cfa_register 13
 1046              	 
 1047 001c 5DF8047B 	 ldr r7,[sp],#4
 1048              	.LCFI104:
 1049              	 .cfi_restore 7
 1050              	 .cfi_def_cfa_offset 0
 1051 0020 7047     	 bx lr
 1052              	.L74:
 1053 0022 00BF     	 .align 2
 1054              	.L73:
 1055 0024 00400050 	 .word 1342193664
 1056              	 .cfi_endproc
 1057              	.LFE168:
 1059              	 .section .text.XMC_SCU_IsTemperatureSensorReady,"ax",%progbits
 1060              	 .align 2
 1061              	 .global XMC_SCU_IsTemperatureSensorReady
 1062              	 .thumb
 1063              	 .thumb_func
 1065              	XMC_SCU_IsTemperatureSensorReady:
 1066              	.LFB169:
 268:../Libraries/XMCLib/src/xmc4_scu.c **** 
 269:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorReady(void)
 270:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1067              	 .loc 3 270 0
 1068              	 .cfi_startproc
 1069              	 
 1070              	 
 1071              	 
 1072 0000 80B4     	 push {r7}
 1073              	.LCFI105:
 1074              	 .cfi_def_cfa_offset 4
 1075              	 .cfi_offset 7,-4
 1076 0002 00AF     	 add r7,sp,#0
 1077              	.LCFI106:
 1078              	 .cfi_def_cfa_register 7
 271:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 1079              	 .loc 3 271 0
 1080 0004 074B     	 ldr r3,.L77
 1081 0006 D3F89030 	 ldr r3,[r3,#144]
 1082 000a 03F48043 	 and r3,r3,#16384
 1083 000e 002B     	 cmp r3,#0
 1084 0010 14BF     	 ite ne
 1085 0012 0123     	 movne r3,#1
 1086 0014 0023     	 moveq r3,#0
 1087 0016 DBB2     	 uxtb r3,r3
 272:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1088              	 .loc 3 272 0
 1089 0018 1846     	 mov r0,r3
 1090 001a BD46     	 mov sp,r7
 1091              	.LCFI107:
 1092              	 .cfi_def_cfa_register 13
 1093              	 
 1094 001c 5DF8047B 	 ldr r7,[sp],#4
 1095              	.LCFI108:
 1096              	 .cfi_restore 7
 1097              	 .cfi_def_cfa_offset 0
 1098 0020 7047     	 bx lr
 1099              	.L78:
 1100 0022 00BF     	 .align 2
 1101              	.L77:
 1102 0024 00400050 	 .word 1342193664
 1103              	 .cfi_endproc
 1104              	.LFE169:
 1106              	 .section .text.XMC_SCU_StartTemperatureMeasurement,"ax",%progbits
 1107              	 .align 2
 1108              	 .global XMC_SCU_StartTemperatureMeasurement
 1109              	 .thumb
 1110              	 .thumb_func
 1112              	XMC_SCU_StartTemperatureMeasurement:
 1113              	.LFB170:
 273:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to start device temperature measurements */
 274:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
 275:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1114              	 .loc 3 275 0
 1115              	 .cfi_startproc
 1116              	 
 1117              	 
 1118 0000 80B5     	 push {r7,lr}
 1119              	.LCFI109:
 1120              	 .cfi_def_cfa_offset 8
 1121              	 .cfi_offset 7,-8
 1122              	 .cfi_offset 14,-4
 1123 0002 82B0     	 sub sp,sp,#8
 1124              	.LCFI110:
 1125              	 .cfi_def_cfa_offset 16
 1126 0004 00AF     	 add r7,sp,#0
 1127              	.LCFI111:
 1128              	 .cfi_def_cfa_register 7
 276:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 1129              	 .loc 3 276 0
 1130 0006 0023     	 movs r3,#0
 1131 0008 FB71     	 strb r3,[r7,#7]
 277:../Libraries/XMCLib/src/xmc4_scu.c **** 
 278:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1132              	 .loc 3 278 0
 1133 000a FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorEnabled
 1134 000e 0346     	 mov r3,r0
 1135 0010 83F00103 	 eor r3,r3,#1
 1136 0014 DBB2     	 uxtb r3,r3
 1137 0016 002B     	 cmp r3,#0
 1138 0018 01D0     	 beq .L80
 279:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 280:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 1139              	 .loc 3 280 0
 1140 001a 0123     	 movs r3,#1
 1141 001c FB71     	 strb r3,[r7,#7]
 1142              	.L80:
 281:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 282:../Libraries/XMCLib/src/xmc4_scu.c ****    
 283:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorBusy() == true)
 1143              	 .loc 3 283 0
 1144 001e FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorBusy
 1145 0022 0346     	 mov r3,r0
 1146 0024 002B     	 cmp r3,#0
 1147 0026 01D0     	 beq .L81
 284:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 285:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_BUSY;
 1148              	 .loc 3 285 0
 1149 0028 0223     	 movs r3,#2
 1150 002a FB71     	 strb r3,[r7,#7]
 1151              	.L81:
 286:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 287:../Libraries/XMCLib/src/xmc4_scu.c **** 
 288:../Libraries/XMCLib/src/xmc4_scu.c ****   /* And start the measurement */
 289:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 1152              	 .loc 3 289 0
 1153 002c 064A     	 ldr r2,.L83
 1154 002e 064B     	 ldr r3,.L83
 1155 0030 D3F88C30 	 ldr r3,[r3,#140]
 1156 0034 43F00203 	 orr r3,r3,#2
 1157 0038 C2F88C30 	 str r3,[r2,#140]
 290:../Libraries/XMCLib/src/xmc4_scu.c ****   
 291:../Libraries/XMCLib/src/xmc4_scu.c ****   return (status);
 1158              	 .loc 3 291 0
 1159 003c FB79     	 ldrb r3,[r7,#7]
 292:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1160              	 .loc 3 292 0
 1161 003e 1846     	 mov r0,r3
 1162 0040 0837     	 adds r7,r7,#8
 1163              	.LCFI112:
 1164              	 .cfi_def_cfa_offset 8
 1165 0042 BD46     	 mov sp,r7
 1166              	.LCFI113:
 1167              	 .cfi_def_cfa_register 13
 1168              	 
 1169 0044 80BD     	 pop {r7,pc}
 1170              	.L84:
 1171 0046 00BF     	 .align 2
 1172              	.L83:
 1173 0048 00400050 	 .word 1342193664
 1174              	 .cfi_endproc
 1175              	.LFE170:
 1177              	 .section .text.XMC_SCU_GetTemperature,"ax",%progbits
 1178              	 .align 2
 1179              	 .global XMC_SCU_GetTemperature
 1180              	 .thumb
 1181              	 .thumb_func
 1183              	XMC_SCU_GetTemperature:
 1184              	.LFB171:
 293:../Libraries/XMCLib/src/xmc4_scu.c **** 
 294:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to retrieve the temperature measured */
 295:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetTemperature(void)
 296:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1185              	 .loc 3 296 0
 1186              	 .cfi_startproc
 1187              	 
 1188              	 
 1189 0000 80B5     	 push {r7,lr}
 1190              	.LCFI114:
 1191              	 .cfi_def_cfa_offset 8
 1192              	 .cfi_offset 7,-8
 1193              	 .cfi_offset 14,-4
 1194 0002 82B0     	 sub sp,sp,#8
 1195              	.LCFI115:
 1196              	 .cfi_def_cfa_offset 16
 1197 0004 00AF     	 add r7,sp,#0
 1198              	.LCFI116:
 1199              	 .cfi_def_cfa_register 7
 297:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 298:../Libraries/XMCLib/src/xmc4_scu.c **** 
 299:../Libraries/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1200              	 .loc 3 299 0
 1201 0006 FFF7FEFF 	 bl XMC_SCU_IsTemperatureSensorEnabled
 1202 000a 0346     	 mov r3,r0
 1203 000c 83F00103 	 eor r3,r3,#1
 1204 0010 DBB2     	 uxtb r3,r3
 1205 0012 002B     	 cmp r3,#0
 1206 0014 03D0     	 beq .L86
 300:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 301:../Libraries/XMCLib/src/xmc4_scu.c ****     temperature = 0x7FFFFFFFUL;
 1207              	 .loc 3 301 0
 1208 0016 6FF00043 	 mvn r3,#-2147483648
 1209 001a 7B60     	 str r3,[r7,#4]
 1210 001c 05E0     	 b .L87
 1211              	.L86:
 302:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 303:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 304:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 305:../Libraries/XMCLib/src/xmc4_scu.c ****     temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL
 1212              	 .loc 3 305 0
 1213 001e 054B     	 ldr r3,.L89
 1214 0020 D3F89030 	 ldr r3,[r3,#144]
 1215 0024 C3F30903 	 ubfx r3,r3,#0,#10
 1216 0028 7B60     	 str r3,[r7,#4]
 1217              	.L87:
 306:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 307:../Libraries/XMCLib/src/xmc4_scu.c ****   
 308:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((uint32_t)temperature);
 1218              	 .loc 3 308 0
 1219 002a 7B68     	 ldr r3,[r7,#4]
 309:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1220              	 .loc 3 309 0
 1221 002c 1846     	 mov r0,r3
 1222 002e 0837     	 adds r7,r7,#8
 1223              	.LCFI117:
 1224              	 .cfi_def_cfa_offset 8
 1225 0030 BD46     	 mov sp,r7
 1226              	.LCFI118:
 1227              	 .cfi_def_cfa_register 13
 1228              	 
 1229 0032 80BD     	 pop {r7,pc}
 1230              	.L90:
 1231              	 .align 2
 1232              	.L89:
 1233 0034 00400050 	 .word 1342193664
 1234              	 .cfi_endproc
 1235              	.LFE171:
 1237              	 .section .text.XMC_SCU_IsTemperatureSensorBusy,"ax",%progbits
 1238              	 .align 2
 1239              	 .global XMC_SCU_IsTemperatureSensorBusy
 1240              	 .thumb
 1241              	 .thumb_func
 1243              	XMC_SCU_IsTemperatureSensorBusy:
 1244              	.LFB172:
 310:../Libraries/XMCLib/src/xmc4_scu.c **** 
 311:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to know whether Die temperature sensor is busy */
 312:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorBusy(void)
 313:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1245              	 .loc 3 313 0
 1246              	 .cfi_startproc
 1247              	 
 1248              	 
 1249              	 
 1250 0000 80B4     	 push {r7}
 1251              	.LCFI119:
 1252              	 .cfi_def_cfa_offset 4
 1253              	 .cfi_offset 7,-4
 1254 0002 00AF     	 add r7,sp,#0
 1255              	.LCFI120:
 1256              	 .cfi_def_cfa_register 7
 314:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 1257              	 .loc 3 314 0
 1258 0004 074B     	 ldr r3,.L93
 1259 0006 D3F89030 	 ldr r3,[r3,#144]
 1260 000a 03F40043 	 and r3,r3,#32768
 1261 000e 002B     	 cmp r3,#0
 1262 0010 14BF     	 ite ne
 1263 0012 0123     	 movne r3,#1
 1264 0014 0023     	 moveq r3,#0
 1265 0016 DBB2     	 uxtb r3,r3
 315:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1266              	 .loc 3 315 0
 1267 0018 1846     	 mov r0,r3
 1268 001a BD46     	 mov sp,r7
 1269              	.LCFI121:
 1270              	 .cfi_def_cfa_register 13
 1271              	 
 1272 001c 5DF8047B 	 ldr r7,[sp],#4
 1273              	.LCFI122:
 1274              	 .cfi_restore 7
 1275              	 .cfi_def_cfa_offset 0
 1276 0020 7047     	 bx lr
 1277              	.L94:
 1278 0022 00BF     	 .align 2
 1279              	.L93:
 1280 0024 00400050 	 .word 1342193664
 1281              	 .cfi_endproc
 1282              	.LFE172:
 1284              	 .section .text.XMC_SCU_WriteToRetentionMemory,"ax",%progbits
 1285              	 .align 2
 1286              	 .global XMC_SCU_WriteToRetentionMemory
 1287              	 .thumb
 1288              	 .thumb_func
 1290              	XMC_SCU_WriteToRetentionMemory:
 1291              	.LFB173:
 316:../Libraries/XMCLib/src/xmc4_scu.c **** 
 317:../Libraries/XMCLib/src/xmc4_scu.c **** 
 318:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone past the ceiling */
 319:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(SCU_GENERAL_DTEMPLIM_LOWER_Msk) && defined(SCU_GENERAL_DTEMPLIM_UPPER_Msk)
 320:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HighTemperature(void)
 321:../Libraries/XMCLib/src/xmc4_scu.c **** {
 322:../Libraries/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 323:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 324:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 325:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 326:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 327:../Libraries/XMCLib/src/xmc4_scu.c **** 
 328:../Libraries/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 329:../Libraries/XMCLib/src/xmc4_scu.c **** 
 330:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 331:../Libraries/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 332:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 333:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 334:../Libraries/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 335:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 336:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 337:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 338:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 339:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 340:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_OVERFL_Msk;
 341:../Libraries/XMCLib/src/xmc4_scu.c ****     
 342:../Libraries/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 343:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 344:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 345:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 346:../Libraries/XMCLib/src/xmc4_scu.c ****     else
 347:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 348:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 349:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 350:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 351:../Libraries/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 352:../Libraries/XMCLib/src/xmc4_scu.c **** }
 353:../Libraries/XMCLib/src/xmc4_scu.c **** 
 354:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program raw values of temperature limits into the DTS */
 355:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp)
 356:../Libraries/XMCLib/src/xmc4_scu.c **** {
 357:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Power up the DTS module */
 358:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~SCU_GENERAL_DTSCON_PWD_Msk;
 359:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = 0;
 360:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = (lower_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk);
 361:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM |= (uint32_t)((upper_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk) << SCU_GENERAL_
 362:../Libraries/XMCLib/src/xmc4_scu.c **** }
 363:../Libraries/XMCLib/src/xmc4_scu.c **** 
 364:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone below the stipulated limit */
 365:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_LowTemperature(void)
 366:../Libraries/XMCLib/src/xmc4_scu.c **** {
 367:../Libraries/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 368:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 369:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 370:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 371:../Libraries/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 372:../Libraries/XMCLib/src/xmc4_scu.c **** 
 373:../Libraries/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 374:../Libraries/XMCLib/src/xmc4_scu.c **** 
 375:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 376:../Libraries/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 377:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 378:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 379:../Libraries/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 380:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 381:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 382:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 383:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 384:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 385:../Libraries/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_UNDERFL_Msk;
 386:../Libraries/XMCLib/src/xmc4_scu.c ****     
 387:../Libraries/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 388:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 389:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 390:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 391:../Libraries/XMCLib/src/xmc4_scu.c ****     else
 392:../Libraries/XMCLib/src/xmc4_scu.c ****     {
 393:../Libraries/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 394:../Libraries/XMCLib/src/xmc4_scu.c ****     }
 395:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 396:../Libraries/XMCLib/src/xmc4_scu.c ****   
 397:../Libraries/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 398:../Libraries/XMCLib/src/xmc4_scu.c **** }
 399:../Libraries/XMCLib/src/xmc4_scu.c **** #endif  
 400:../Libraries/XMCLib/src/xmc4_scu.c **** 
 401:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to write into Retention memory in hibernate domain */
 402:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
 403:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1292              	 .loc 3 403 0
 1293              	 .cfi_startproc
 1294              	 
 1295              	 
 1296              	 
 1297 0000 80B4     	 push {r7}
 1298              	.LCFI123:
 1299              	 .cfi_def_cfa_offset 4
 1300              	 .cfi_offset 7,-4
 1301 0002 85B0     	 sub sp,sp,#20
 1302              	.LCFI124:
 1303              	 .cfi_def_cfa_offset 24
 1304 0004 00AF     	 add r7,sp,#0
 1305              	.LCFI125:
 1306              	 .cfi_def_cfa_register 7
 1307 0006 7860     	 str r0,[r7,#4]
 1308 0008 3960     	 str r1,[r7]
 404:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 405:../Libraries/XMCLib/src/xmc4_scu.c ****   
 406:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 407:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1309              	 .loc 3 407 0
 1310 000a 7B68     	 ldr r3,[r7,#4]
 1311 000c 1B04     	 lsls r3,r3,#16
 1312 000e 03F47023 	 and r3,r3,#983040
 1313 0012 FB60     	 str r3,[r7,#12]
 408:../Libraries/XMCLib/src/xmc4_scu.c ****   
 409:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 410:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 1314              	 .loc 3 410 0
 1315 0014 FB68     	 ldr r3,[r7,#12]
 1316 0016 43F00103 	 orr r3,r3,#1
 1317 001a FB60     	 str r3,[r7,#12]
 411:../Libraries/XMCLib/src/xmc4_scu.c ****   
 412:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Write desired data into RMDATA register */  
 413:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMDATA = data;
 1318              	 .loc 3 413 0
 1319 001c 0A4A     	 ldr r2,.L97
 1320 001e 3B68     	 ldr r3,[r7]
 1321 0020 C2F8CC30 	 str r3,[r2,#204]
 414:../Libraries/XMCLib/src/xmc4_scu.c ****   
 415:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Write address & direction of transfer into RMACR register */  
 416:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1322              	 .loc 3 416 0
 1323 0024 084A     	 ldr r2,.L97
 1324 0026 FB68     	 ldr r3,[r7,#12]
 1325 0028 C2F8C830 	 str r3,[r2,#200]
 417:../Libraries/XMCLib/src/xmc4_scu.c ****   
 418:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 419:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1326              	 .loc 3 419 0
 1327 002c 00BF     	 nop
 1328              	.L96:
 1329              	 .loc 3 419 0 is_stmt 0 discriminator 1
 1330 002e 064B     	 ldr r3,.L97
 1331 0030 D3F8C430 	 ldr r3,[r3,#196]
 1332 0034 03F40053 	 and r3,r3,#8192
 1333 0038 002B     	 cmp r3,#0
 1334 003a F8D1     	 bne .L96
 420:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 421:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 422:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1335              	 .loc 3 422 0 is_stmt 1
 1336 003c 1437     	 adds r7,r7,#20
 1337              	.LCFI126:
 1338              	 .cfi_def_cfa_offset 4
 1339 003e BD46     	 mov sp,r7
 1340              	.LCFI127:
 1341              	 .cfi_def_cfa_register 13
 1342              	 
 1343 0040 5DF8047B 	 ldr r7,[sp],#4
 1344              	.LCFI128:
 1345              	 .cfi_restore 7
 1346              	 .cfi_def_cfa_offset 0
 1347 0044 7047     	 bx lr
 1348              	.L98:
 1349 0046 00BF     	 .align 2
 1350              	.L97:
 1351 0048 00400050 	 .word 1342193664
 1352              	 .cfi_endproc
 1353              	.LFE173:
 1355              	 .section .text.XMC_SCU_ReadFromRetentionMemory,"ax",%progbits
 1356              	 .align 2
 1357              	 .global XMC_SCU_ReadFromRetentionMemory
 1358              	 .thumb
 1359              	 .thumb_func
 1361              	XMC_SCU_ReadFromRetentionMemory:
 1362              	.LFB174:
 423:../Libraries/XMCLib/src/xmc4_scu.c **** 
 424:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to read from Retention memory in hibernate domain */
 425:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
 426:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1363              	 .loc 3 426 0
 1364              	 .cfi_startproc
 1365              	 
 1366              	 
 1367              	 
 1368 0000 80B4     	 push {r7}
 1369              	.LCFI129:
 1370              	 .cfi_def_cfa_offset 4
 1371              	 .cfi_offset 7,-4
 1372 0002 85B0     	 sub sp,sp,#20
 1373              	.LCFI130:
 1374              	 .cfi_def_cfa_offset 24
 1375 0004 00AF     	 add r7,sp,#0
 1376              	.LCFI131:
 1377              	 .cfi_def_cfa_register 7
 1378 0006 7860     	 str r0,[r7,#4]
 427:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 428:../Libraries/XMCLib/src/xmc4_scu.c **** 
 429:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 430:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1379              	 .loc 3 430 0
 1380 0008 7B68     	 ldr r3,[r7,#4]
 1381 000a 1B04     	 lsls r3,r3,#16
 1382 000c 03F47023 	 and r3,r3,#983040
 1383 0010 FB60     	 str r3,[r7,#12]
 431:../Libraries/XMCLib/src/xmc4_scu.c ****   
 432:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 433:../Libraries/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 1384              	 .loc 3 433 0
 1385 0012 FB68     	 ldr r3,[r7,#12]
 1386 0014 43F00103 	 orr r3,r3,#1
 1387 0018 FB60     	 str r3,[r7,#12]
 434:../Libraries/XMCLib/src/xmc4_scu.c ****   
 435:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Writing an adress & direction of transfer into RMACR register */  
 436:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1388              	 .loc 3 436 0
 1389 001a 0A4A     	 ldr r2,.L102
 1390 001c FB68     	 ldr r3,[r7,#12]
 1391 001e C2F8C830 	 str r3,[r2,#200]
 437:../Libraries/XMCLib/src/xmc4_scu.c ****   
 438:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 439:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1392              	 .loc 3 439 0
 1393 0022 00BF     	 nop
 1394              	.L100:
 1395              	 .loc 3 439 0 is_stmt 0 discriminator 1
 1396 0024 074B     	 ldr r3,.L102
 1397 0026 D3F8C430 	 ldr r3,[r3,#196]
 1398 002a 03F40053 	 and r3,r3,#8192
 1399 002e 002B     	 cmp r3,#0
 1400 0030 F8D1     	 bne .L100
 440:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 441:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 442:../Libraries/XMCLib/src/xmc4_scu.c **** 
 443:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->RMDATA);
 1401              	 .loc 3 443 0 is_stmt 1
 1402 0032 044B     	 ldr r3,.L102
 1403 0034 D3F8CC30 	 ldr r3,[r3,#204]
 444:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1404              	 .loc 3 444 0
 1405 0038 1846     	 mov r0,r3
 1406 003a 1437     	 adds r7,r7,#20
 1407              	.LCFI132:
 1408              	 .cfi_def_cfa_offset 4
 1409 003c BD46     	 mov sp,r7
 1410              	.LCFI133:
 1411              	 .cfi_def_cfa_register 13
 1412              	 
 1413 003e 5DF8047B 	 ldr r7,[sp],#4
 1414              	.LCFI134:
 1415              	 .cfi_restore 7
 1416              	 .cfi_def_cfa_offset 0
 1417 0042 7047     	 bx lr
 1418              	.L103:
 1419              	 .align 2
 1420              	.L102:
 1421 0044 00400050 	 .word 1342193664
 1422              	 .cfi_endproc
 1423              	.LFE174:
 1425              	 .section .text.XMC_SCU_CLOCK_Init,"ax",%progbits
 1426              	 .align 2
 1427              	 .global XMC_SCU_CLOCK_Init
 1428              	 .thumb
 1429              	 .thumb_func
 1431              	XMC_SCU_CLOCK_Init:
 1432              	.LFB175:
 445:../Libraries/XMCLib/src/xmc4_scu.c **** 
 446:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to initialize the clock tree */
 447:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
 448:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1433              	 .loc 3 448 0
 1434              	 .cfi_startproc
 1435              	 
 1436              	 
 1437 0000 B0B5     	 push {r4,r5,r7,lr}
 1438              	.LCFI135:
 1439              	 .cfi_def_cfa_offset 16
 1440              	 .cfi_offset 4,-16
 1441              	 .cfi_offset 5,-12
 1442              	 .cfi_offset 7,-8
 1443              	 .cfi_offset 14,-4
 1444 0002 84B0     	 sub sp,sp,#16
 1445              	.LCFI136:
 1446              	 .cfi_def_cfa_offset 32
 1447 0004 02AF     	 add r7,sp,#8
 1448              	.LCFI137:
 1449              	 .cfi_def_cfa 7,24
 1450 0006 7860     	 str r0,[r7,#4]
 449:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 450:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 451:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 452:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 453:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 454:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 455:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 456:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 457:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 458:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 459:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 460:../Libraries/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 461:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 462:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 463:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 464:../Libraries/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 465:../Libraries/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 466:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 467:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 468:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 469:../Libraries/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 470:../Libraries/XMCLib/src/xmc4_scu.c **** 
 471:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 1451              	 .loc 3 471 0
 1452 0008 0020     	 movs r0,#0
 1453 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockSource
 472:../Libraries/XMCLib/src/xmc4_scu.c **** 
 473:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_EnableHibernateDomain();
 1454              	 .loc 3 473 0
 1455 000e FFF7FEFF 	 bl XMC_SCU_HIB_EnableHibernateDomain
 474:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->enable_osculp == true)
 1456              	 .loc 3 474 0
 1457 0012 7B68     	 ldr r3,[r7,#4]
 1458 0014 DB79     	 ldrb r3,[r3,#7]
 1459 0016 002B     	 cmp r3,#0
 1460 0018 01D0     	 beq .L105
 475:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 476:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableLowPowerOscillator();
 1461              	 .loc 3 476 0
 1462 001a FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableLowPowerOscillator
 1463              	.L105:
 477:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 478:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 1464              	 .loc 3 478 0
 1465 001e 7B68     	 ldr r3,[r7,#4]
 1466 0020 5B7A     	 ldrb r3,[r3,#9]
 1467 0022 1846     	 mov r0,r3
 1468 0024 FFF7FEFF 	 bl XMC_SCU_HIB_SetStandbyClockSource
 479:../Libraries/XMCLib/src/xmc4_scu.c **** 
 480:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 1469              	 .loc 3 480 0
 1470 0028 7B68     	 ldr r3,[r7,#4]
 1471 002a 1B7A     	 ldrb r3,[r3,#8]
 1472 002c 1846     	 mov r0,r3
 1473 002e FFF7FEFF 	 bl XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 481:../Libraries/XMCLib/src/xmc4_scu.c **** 
 482:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 1474              	 .loc 3 482 0
 1475 0032 7B68     	 ldr r3,[r7,#4]
 1476 0034 1B7C     	 ldrb r3,[r3,#16]
 1477 0036 1846     	 mov r0,r3
 1478 0038 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockDivider
 483:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 1479              	 .loc 3 483 0
 1480 003c 7B68     	 ldr r3,[r7,#4]
 1481 003e 5B7C     	 ldrb r3,[r3,#17]
 1482 0040 1846     	 mov r0,r3
 1483 0042 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetCpuClockDivider
 484:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 1484              	 .loc 3 484 0
 1485 0046 7B68     	 ldr r3,[r7,#4]
 1486 0048 9B7C     	 ldrb r3,[r3,#18]
 1487 004a 1846     	 mov r0,r3
 1488 004c FFF7FEFF 	 bl XMC_SCU_CLOCK_SetCcuClockDivider
 485:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 1489              	 .loc 3 485 0
 1490 0050 7B68     	 ldr r3,[r7,#4]
 1491 0052 DB7C     	 ldrb r3,[r3,#19]
 1492 0054 1846     	 mov r0,r3
 1493 0056 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetPeripheralClockDivider
 486:../Libraries/XMCLib/src/xmc4_scu.c **** 
 487:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->enable_oschp == true)
 1494              	 .loc 3 487 0
 1495 005a 7B68     	 ldr r3,[r7,#4]
 1496 005c 9B79     	 ldrb r3,[r3,#6]
 1497 005e 002B     	 cmp r3,#0
 1498 0060 01D0     	 beq .L106
 488:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 489:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 1499              	 .loc 3 489 0
 1500 0062 FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 1501              	.L106:
 490:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 491:../Libraries/XMCLib/src/xmc4_scu.c **** 
 492:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 1502              	 .loc 3 492 0
 1503 0066 7B68     	 ldr r3,[r7,#4]
 1504 0068 DB78     	 ldrb r3,[r3,#3]
 1505 006a 002B     	 cmp r3,#0
 1506 006c 02D1     	 bne .L107
 493:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 494:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_DisableSystemPll();
 1507              	 .loc 3 494 0
 1508 006e FFF7FEFF 	 bl XMC_SCU_CLOCK_DisableSystemPll
 1509 0072 14E0     	 b .L108
 1510              	.L107:
 495:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 496:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 497:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 498:../Libraries/XMCLib/src/xmc4_scu.c **** 
 499:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableSystemPll();
 1511              	 .loc 3 499 0
 1512 0074 FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableSystemPll
 500:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1513              	 .loc 3 500 0
 1514 0078 7B68     	 ldr r3,[r7,#4]
 1515 007a 9988     	 ldrh r1,[r3,#4]
 1516 007c 7B68     	 ldr r3,[r7,#4]
 1517 007e DA78     	 ldrb r2,[r3,#3]
 501:../Libraries/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 502:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.p_div,
 1518              	 .loc 3 502 0
 1519 0080 7B68     	 ldr r3,[r7,#4]
 1520 0082 5B78     	 ldrb r3,[r3,#1]
 500:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1521              	 .loc 3 500 0
 1522 0084 1D46     	 mov r5,r3
 503:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.n_div,
 1523              	 .loc 3 503 0
 1524 0086 7B68     	 ldr r3,[r7,#4]
 1525 0088 1B78     	 ldrb r3,[r3]
 500:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1526              	 .loc 3 500 0
 1527 008a 1C46     	 mov r4,r3
 504:../Libraries/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.k_div);
 1528              	 .loc 3 504 0
 1529 008c 7B68     	 ldr r3,[r7,#4]
 1530 008e 9B78     	 ldrb r3,[r3,#2]
 500:../Libraries/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 1531              	 .loc 3 500 0
 1532 0090 0093     	 str r3,[sp]
 1533 0092 0846     	 mov r0,r1
 1534 0094 1146     	 mov r1,r2
 1535 0096 2A46     	 mov r2,r5
 1536 0098 2346     	 mov r3,r4
 1537 009a FFF7FEFF 	 bl XMC_SCU_CLOCK_StartSystemPll
 1538              	.L108:
 505:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 506:../Libraries/XMCLib/src/xmc4_scu.c **** 
 507:../Libraries/XMCLib/src/xmc4_scu.c ****   /* use SYSPLL? */
 508:../Libraries/XMCLib/src/xmc4_scu.c ****   if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 1539              	 .loc 3 508 0
 1540 009e 7B68     	 ldr r3,[r7,#4]
 1541 00a0 DB68     	 ldr r3,[r3,#12]
 1542 00a2 B3F5803F 	 cmp r3,#65536
 1543 00a6 03D1     	 bne .L109
 509:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 510:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 1544              	 .loc 3 510 0
 1545 00a8 4FF48030 	 mov r0,#65536
 1546 00ac FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemClockSource
 1547              	.L109:
 511:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 512:../Libraries/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 1548              	 .loc 3 512 0
 1549 00b0 FFF7FEFF 	 bl SystemCoreClockUpdate
 513:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1550              	 .loc 3 513 0
 1551 00b4 0837     	 adds r7,r7,#8
 1552              	.LCFI138:
 1553              	 .cfi_def_cfa_offset 16
 1554 00b6 BD46     	 mov sp,r7
 1555              	.LCFI139:
 1556              	 .cfi_def_cfa_register 13
 1557              	 
 1558 00b8 B0BD     	 pop {r4,r5,r7,pc}
 1559              	 .cfi_endproc
 1560              	.LFE175:
 1562 00ba 00BF     	 .section .text.XMC_SCU_TRAP_Enable,"ax",%progbits
 1563              	 .align 2
 1564              	 .global XMC_SCU_TRAP_Enable
 1565              	 .thumb
 1566              	 .thumb_func
 1568              	XMC_SCU_TRAP_Enable:
 1569              	.LFB176:
 514:../Libraries/XMCLib/src/xmc4_scu.c **** 
 515:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable a trap source */
 516:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Enable(const uint32_t trap)
 517:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1570              	 .loc 3 517 0
 1571              	 .cfi_startproc
 1572              	 
 1573              	 
 1574              	 
 1575 0000 80B4     	 push {r7}
 1576              	.LCFI140:
 1577              	 .cfi_def_cfa_offset 4
 1578              	 .cfi_offset 7,-4
 1579 0002 83B0     	 sub sp,sp,#12
 1580              	.LCFI141:
 1581              	 .cfi_def_cfa_offset 16
 1582 0004 00AF     	 add r7,sp,#0
 1583              	.LCFI142:
 1584              	 .cfi_def_cfa_register 7
 1585 0006 7860     	 str r0,[r7,#4]
 518:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 1586              	 .loc 3 518 0
 1587 0008 0549     	 ldr r1,.L111
 1588 000a 054B     	 ldr r3,.L111
 1589 000c 9A68     	 ldr r2,[r3,#8]
 1590 000e 7B68     	 ldr r3,[r7,#4]
 1591 0010 DB43     	 mvns r3,r3
 1592 0012 1340     	 ands r3,r3,r2
 1593 0014 8B60     	 str r3,[r1,#8]
 519:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1594              	 .loc 3 519 0
 1595 0016 0C37     	 adds r7,r7,#12
 1596              	.LCFI143:
 1597              	 .cfi_def_cfa_offset 4
 1598 0018 BD46     	 mov sp,r7
 1599              	.LCFI144:
 1600              	 .cfi_def_cfa_register 13
 1601              	 
 1602 001a 5DF8047B 	 ldr r7,[sp],#4
 1603              	.LCFI145:
 1604              	 .cfi_restore 7
 1605              	 .cfi_def_cfa_offset 0
 1606 001e 7047     	 bx lr
 1607              	.L112:
 1608              	 .align 2
 1609              	.L111:
 1610 0020 60410050 	 .word 1342194016
 1611              	 .cfi_endproc
 1612              	.LFE176:
 1614              	 .section .text.XMC_SCU_TRAP_Disable,"ax",%progbits
 1615              	 .align 2
 1616              	 .global XMC_SCU_TRAP_Disable
 1617              	 .thumb
 1618              	 .thumb_func
 1620              	XMC_SCU_TRAP_Disable:
 1621              	.LFB177:
 520:../Libraries/XMCLib/src/xmc4_scu.c **** 
 521:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable a trap source */
 522:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Disable(const uint32_t trap)
 523:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1622              	 .loc 3 523 0
 1623              	 .cfi_startproc
 1624              	 
 1625              	 
 1626              	 
 1627 0000 80B4     	 push {r7}
 1628              	.LCFI146:
 1629              	 .cfi_def_cfa_offset 4
 1630              	 .cfi_offset 7,-4
 1631 0002 83B0     	 sub sp,sp,#12
 1632              	.LCFI147:
 1633              	 .cfi_def_cfa_offset 16
 1634 0004 00AF     	 add r7,sp,#0
 1635              	.LCFI148:
 1636              	 .cfi_def_cfa_register 7
 1637 0006 7860     	 str r0,[r7,#4]
 524:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 1638              	 .loc 3 524 0
 1639 0008 0549     	 ldr r1,.L114
 1640 000a 054B     	 ldr r3,.L114
 1641 000c 9A68     	 ldr r2,[r3,#8]
 1642 000e 7B68     	 ldr r3,[r7,#4]
 1643 0010 1343     	 orrs r3,r3,r2
 1644 0012 8B60     	 str r3,[r1,#8]
 525:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1645              	 .loc 3 525 0
 1646 0014 0C37     	 adds r7,r7,#12
 1647              	.LCFI149:
 1648              	 .cfi_def_cfa_offset 4
 1649 0016 BD46     	 mov sp,r7
 1650              	.LCFI150:
 1651              	 .cfi_def_cfa_register 13
 1652              	 
 1653 0018 5DF8047B 	 ldr r7,[sp],#4
 1654              	.LCFI151:
 1655              	 .cfi_restore 7
 1656              	 .cfi_def_cfa_offset 0
 1657 001c 7047     	 bx lr
 1658              	.L115:
 1659 001e 00BF     	 .align 2
 1660              	.L114:
 1661 0020 60410050 	 .word 1342194016
 1662              	 .cfi_endproc
 1663              	.LFE177:
 1665              	 .section .text.XMC_SCU_TRAP_GetStatus,"ax",%progbits
 1666              	 .align 2
 1667              	 .global XMC_SCU_TRAP_GetStatus
 1668              	 .thumb
 1669              	 .thumb_func
 1671              	XMC_SCU_TRAP_GetStatus:
 1672              	.LFB178:
 526:../Libraries/XMCLib/src/xmc4_scu.c **** 
 527:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if a trap source has generated event */
 528:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_TRAP_GetStatus(void)
 529:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1673              	 .loc 3 529 0
 1674              	 .cfi_startproc
 1675              	 
 1676              	 
 1677              	 
 1678 0000 80B4     	 push {r7}
 1679              	.LCFI152:
 1680              	 .cfi_def_cfa_offset 4
 1681              	 .cfi_offset 7,-4
 1682 0002 00AF     	 add r7,sp,#0
 1683              	.LCFI153:
 1684              	 .cfi_def_cfa_register 7
 530:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_TRAP->TRAPRAW);
 1685              	 .loc 3 530 0
 1686 0004 034B     	 ldr r3,.L118
 1687 0006 5B68     	 ldr r3,[r3,#4]
 531:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1688              	 .loc 3 531 0
 1689 0008 1846     	 mov r0,r3
 1690 000a BD46     	 mov sp,r7
 1691              	.LCFI154:
 1692              	 .cfi_def_cfa_register 13
 1693              	 
 1694 000c 5DF8047B 	 ldr r7,[sp],#4
 1695              	.LCFI155:
 1696              	 .cfi_restore 7
 1697              	 .cfi_def_cfa_offset 0
 1698 0010 7047     	 bx lr
 1699              	.L119:
 1700 0012 00BF     	 .align 2
 1701              	.L118:
 1702 0014 60410050 	 .word 1342194016
 1703              	 .cfi_endproc
 1704              	.LFE178:
 1706              	 .section .text.XMC_SCU_TRAP_Trigger,"ax",%progbits
 1707              	 .align 2
 1708              	 .global XMC_SCU_TRAP_Trigger
 1709              	 .thumb
 1710              	 .thumb_func
 1712              	XMC_SCU_TRAP_Trigger:
 1713              	.LFB179:
 532:../Libraries/XMCLib/src/xmc4_scu.c **** 
 533:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually trigger a trap event */
 534:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Trigger(const uint32_t trap)
 535:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1714              	 .loc 3 535 0
 1715              	 .cfi_startproc
 1716              	 
 1717              	 
 1718              	 
 1719 0000 80B4     	 push {r7}
 1720              	.LCFI156:
 1721              	 .cfi_def_cfa_offset 4
 1722              	 .cfi_offset 7,-4
 1723 0002 83B0     	 sub sp,sp,#12
 1724              	.LCFI157:
 1725              	 .cfi_def_cfa_offset 16
 1726 0004 00AF     	 add r7,sp,#0
 1727              	.LCFI158:
 1728              	 .cfi_def_cfa_register 7
 1729 0006 7860     	 str r0,[r7,#4]
 536:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPSET |= (uint32_t)trap;
 1730              	 .loc 3 536 0
 1731 0008 0549     	 ldr r1,.L121
 1732 000a 054B     	 ldr r3,.L121
 1733 000c 1A69     	 ldr r2,[r3,#16]
 1734 000e 7B68     	 ldr r3,[r7,#4]
 1735 0010 1343     	 orrs r3,r3,r2
 1736 0012 0B61     	 str r3,[r1,#16]
 537:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1737              	 .loc 3 537 0
 1738 0014 0C37     	 adds r7,r7,#12
 1739              	.LCFI159:
 1740              	 .cfi_def_cfa_offset 4
 1741 0016 BD46     	 mov sp,r7
 1742              	.LCFI160:
 1743              	 .cfi_def_cfa_register 13
 1744              	 
 1745 0018 5DF8047B 	 ldr r7,[sp],#4
 1746              	.LCFI161:
 1747              	 .cfi_restore 7
 1748              	 .cfi_def_cfa_offset 0
 1749 001c 7047     	 bx lr
 1750              	.L122:
 1751 001e 00BF     	 .align 2
 1752              	.L121:
 1753 0020 60410050 	 .word 1342194016
 1754              	 .cfi_endproc
 1755              	.LFE179:
 1757              	 .section .text.XMC_SCU_TRAP_ClearStatus,"ax",%progbits
 1758              	 .align 2
 1759              	 .global XMC_SCU_TRAP_ClearStatus
 1760              	 .thumb
 1761              	 .thumb_func
 1763              	XMC_SCU_TRAP_ClearStatus:
 1764              	.LFB180:
 538:../Libraries/XMCLib/src/xmc4_scu.c **** 
 539:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear a trap event */
 540:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
 541:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1765              	 .loc 3 541 0
 1766              	 .cfi_startproc
 1767              	 
 1768              	 
 1769              	 
 1770 0000 80B4     	 push {r7}
 1771              	.LCFI162:
 1772              	 .cfi_def_cfa_offset 4
 1773              	 .cfi_offset 7,-4
 1774 0002 83B0     	 sub sp,sp,#12
 1775              	.LCFI163:
 1776              	 .cfi_def_cfa_offset 16
 1777 0004 00AF     	 add r7,sp,#0
 1778              	.LCFI164:
 1779              	 .cfi_def_cfa_register 7
 1780 0006 7860     	 str r0,[r7,#4]
 542:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPCLR |= (uint32_t)trap;
 1781              	 .loc 3 542 0
 1782 0008 0549     	 ldr r1,.L124
 1783 000a 054B     	 ldr r3,.L124
 1784 000c DA68     	 ldr r2,[r3,#12]
 1785 000e 7B68     	 ldr r3,[r7,#4]
 1786 0010 1343     	 orrs r3,r3,r2
 1787 0012 CB60     	 str r3,[r1,#12]
 543:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1788              	 .loc 3 543 0
 1789 0014 0C37     	 adds r7,r7,#12
 1790              	.LCFI165:
 1791              	 .cfi_def_cfa_offset 4
 1792 0016 BD46     	 mov sp,r7
 1793              	.LCFI166:
 1794              	 .cfi_def_cfa_register 13
 1795              	 
 1796 0018 5DF8047B 	 ldr r7,[sp],#4
 1797              	.LCFI167:
 1798              	 .cfi_restore 7
 1799              	 .cfi_def_cfa_offset 0
 1800 001c 7047     	 bx lr
 1801              	.L125:
 1802 001e 00BF     	 .align 2
 1803              	.L124:
 1804 0020 60410050 	 .word 1342194016
 1805              	 .cfi_endproc
 1806              	.LFE180:
 1808              	 .section .text.XMC_SCU_PARITY_ClearStatus,"ax",%progbits
 1809              	 .align 2
 1810              	 .global XMC_SCU_PARITY_ClearStatus
 1811              	 .thumb
 1812              	 .thumb_func
 1814              	XMC_SCU_PARITY_ClearStatus:
 1815              	.LFB181:
 544:../Libraries/XMCLib/src/xmc4_scu.c **** 
 545:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to clear parity error event */
 546:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
 547:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1816              	 .loc 3 547 0
 1817              	 .cfi_startproc
 1818              	 
 1819              	 
 1820              	 
 1821 0000 80B4     	 push {r7}
 1822              	.LCFI168:
 1823              	 .cfi_def_cfa_offset 4
 1824              	 .cfi_offset 7,-4
 1825 0002 83B0     	 sub sp,sp,#12
 1826              	.LCFI169:
 1827              	 .cfi_def_cfa_offset 16
 1828 0004 00AF     	 add r7,sp,#0
 1829              	.LCFI170:
 1830              	 .cfi_def_cfa_register 7
 1831 0006 7860     	 str r0,[r7,#4]
 548:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 1832              	 .loc 3 548 0
 1833 0008 0549     	 ldr r1,.L127
 1834 000a 054B     	 ldr r3,.L127
 1835 000c 5A69     	 ldr r2,[r3,#20]
 1836 000e 7B68     	 ldr r3,[r7,#4]
 1837 0010 1343     	 orrs r3,r3,r2
 1838 0012 4B61     	 str r3,[r1,#20]
 549:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1839              	 .loc 3 549 0
 1840 0014 0C37     	 adds r7,r7,#12
 1841              	.LCFI171:
 1842              	 .cfi_def_cfa_offset 4
 1843 0016 BD46     	 mov sp,r7
 1844              	.LCFI172:
 1845              	 .cfi_def_cfa_register 13
 1846              	 
 1847 0018 5DF8047B 	 ldr r7,[sp],#4
 1848              	.LCFI173:
 1849              	 .cfi_restore 7
 1850              	 .cfi_def_cfa_offset 0
 1851 001c 7047     	 bx lr
 1852              	.L128:
 1853 001e 00BF     	 .align 2
 1854              	.L127:
 1855 0020 3C410050 	 .word 1342193980
 1856              	 .cfi_endproc
 1857              	.LFE181:
 1859              	 .section .text.XMC_SCU_PARITY_GetStatus,"ax",%progbits
 1860              	 .align 2
 1861              	 .global XMC_SCU_PARITY_GetStatus
 1862              	 .thumb
 1863              	 .thumb_func
 1865              	XMC_SCU_PARITY_GetStatus:
 1866              	.LFB182:
 550:../Libraries/XMCLib/src/xmc4_scu.c **** 
 551:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if the specified parity error has occured or not */
 552:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_PARITY_GetStatus(void)
 553:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1867              	 .loc 3 553 0
 1868              	 .cfi_startproc
 1869              	 
 1870              	 
 1871              	 
 1872 0000 80B4     	 push {r7}
 1873              	.LCFI174:
 1874              	 .cfi_def_cfa_offset 4
 1875              	 .cfi_offset 7,-4
 1876 0002 00AF     	 add r7,sp,#0
 1877              	.LCFI175:
 1878              	 .cfi_def_cfa_register 7
 554:../Libraries/XMCLib/src/xmc4_scu.c ****   return (SCU_PARITY->PEFLAG);
 1879              	 .loc 3 554 0
 1880 0004 034B     	 ldr r3,.L131
 1881 0006 5B69     	 ldr r3,[r3,#20]
 555:../Libraries/XMCLib/src/xmc4_scu.c **** } 
 1882              	 .loc 3 555 0
 1883 0008 1846     	 mov r0,r3
 1884 000a BD46     	 mov sp,r7
 1885              	.LCFI176:
 1886              	 .cfi_def_cfa_register 13
 1887              	 
 1888 000c 5DF8047B 	 ldr r7,[sp],#4
 1889              	.LCFI177:
 1890              	 .cfi_restore 7
 1891              	 .cfi_def_cfa_offset 0
 1892 0010 7047     	 bx lr
 1893              	.L132:
 1894 0012 00BF     	 .align 2
 1895              	.L131:
 1896 0014 3C410050 	 .word 1342193980
 1897              	 .cfi_endproc
 1898              	.LFE182:
 1900              	 .section .text.XMC_SCU_PARITY_Enable,"ax",%progbits
 1901              	 .align 2
 1902              	 .global XMC_SCU_PARITY_Enable
 1903              	 .thumb
 1904              	 .thumb_func
 1906              	XMC_SCU_PARITY_Enable:
 1907              	.LFB183:
 556:../Libraries/XMCLib/src/xmc4_scu.c **** 
 557:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Enable(const uint32_t memory)
 558:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1908              	 .loc 3 558 0
 1909              	 .cfi_startproc
 1910              	 
 1911              	 
 1912              	 
 1913 0000 80B4     	 push {r7}
 1914              	.LCFI178:
 1915              	 .cfi_def_cfa_offset 4
 1916              	 .cfi_offset 7,-4
 1917 0002 83B0     	 sub sp,sp,#12
 1918              	.LCFI179:
 1919              	 .cfi_def_cfa_offset 16
 1920 0004 00AF     	 add r7,sp,#0
 1921              	.LCFI180:
 1922              	 .cfi_def_cfa_register 7
 1923 0006 7860     	 str r0,[r7,#4]
 559:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN |= (uint32_t)memory; 
 1924              	 .loc 3 559 0
 1925 0008 0549     	 ldr r1,.L134
 1926 000a 054B     	 ldr r3,.L134
 1927 000c 1A68     	 ldr r2,[r3]
 1928 000e 7B68     	 ldr r3,[r7,#4]
 1929 0010 1343     	 orrs r3,r3,r2
 1930 0012 0B60     	 str r3,[r1]
 560:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1931              	 .loc 3 560 0
 1932 0014 0C37     	 adds r7,r7,#12
 1933              	.LCFI181:
 1934              	 .cfi_def_cfa_offset 4
 1935 0016 BD46     	 mov sp,r7
 1936              	.LCFI182:
 1937              	 .cfi_def_cfa_register 13
 1938              	 
 1939 0018 5DF8047B 	 ldr r7,[sp],#4
 1940              	.LCFI183:
 1941              	 .cfi_restore 7
 1942              	 .cfi_def_cfa_offset 0
 1943 001c 7047     	 bx lr
 1944              	.L135:
 1945 001e 00BF     	 .align 2
 1946              	.L134:
 1947 0020 3C410050 	 .word 1342193980
 1948              	 .cfi_endproc
 1949              	.LFE183:
 1951              	 .section .text.XMC_SCU_PARITY_Disable,"ax",%progbits
 1952              	 .align 2
 1953              	 .global XMC_SCU_PARITY_Disable
 1954              	 .thumb
 1955              	 .thumb_func
 1957              	XMC_SCU_PARITY_Disable:
 1958              	.LFB184:
 561:../Libraries/XMCLib/src/xmc4_scu.c **** 
 562:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Disable(const uint32_t memory)
 563:../Libraries/XMCLib/src/xmc4_scu.c **** {
 1959              	 .loc 3 563 0
 1960              	 .cfi_startproc
 1961              	 
 1962              	 
 1963              	 
 1964 0000 80B4     	 push {r7}
 1965              	.LCFI184:
 1966              	 .cfi_def_cfa_offset 4
 1967              	 .cfi_offset 7,-4
 1968 0002 83B0     	 sub sp,sp,#12
 1969              	.LCFI185:
 1970              	 .cfi_def_cfa_offset 16
 1971 0004 00AF     	 add r7,sp,#0
 1972              	.LCFI186:
 1973              	 .cfi_def_cfa_register 7
 1974 0006 7860     	 str r0,[r7,#4]
 564:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN &= (uint32_t)~memory; 
 1975              	 .loc 3 564 0
 1976 0008 0549     	 ldr r1,.L137
 1977 000a 054B     	 ldr r3,.L137
 1978 000c 1A68     	 ldr r2,[r3]
 1979 000e 7B68     	 ldr r3,[r7,#4]
 1980 0010 DB43     	 mvns r3,r3
 1981 0012 1340     	 ands r3,r3,r2
 1982 0014 0B60     	 str r3,[r1]
 565:../Libraries/XMCLib/src/xmc4_scu.c **** }
 1983              	 .loc 3 565 0
 1984 0016 0C37     	 adds r7,r7,#12
 1985              	.LCFI187:
 1986              	 .cfi_def_cfa_offset 4
 1987 0018 BD46     	 mov sp,r7
 1988              	.LCFI188:
 1989              	 .cfi_def_cfa_register 13
 1990              	 
 1991 001a 5DF8047B 	 ldr r7,[sp],#4
 1992              	.LCFI189:
 1993              	 .cfi_restore 7
 1994              	 .cfi_def_cfa_offset 0
 1995 001e 7047     	 bx lr
 1996              	.L138:
 1997              	 .align 2
 1998              	.L137:
 1999 0020 3C410050 	 .word 1342193980
 2000              	 .cfi_endproc
 2001              	.LFE184:
 2003              	 .section .text.XMC_SCU_PARITY_EnableTrapGeneration,"ax",%progbits
 2004              	 .align 2
 2005              	 .global XMC_SCU_PARITY_EnableTrapGeneration
 2006              	 .thumb
 2007              	 .thumb_func
 2009              	XMC_SCU_PARITY_EnableTrapGeneration:
 2010              	.LFB185:
 566:../Libraries/XMCLib/src/xmc4_scu.c **** 
 567:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
 568:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2011              	 .loc 3 568 0
 2012              	 .cfi_startproc
 2013              	 
 2014              	 
 2015              	 
 2016 0000 80B4     	 push {r7}
 2017              	.LCFI190:
 2018              	 .cfi_def_cfa_offset 4
 2019              	 .cfi_offset 7,-4
 2020 0002 83B0     	 sub sp,sp,#12
 2021              	.LCFI191:
 2022              	 .cfi_def_cfa_offset 16
 2023 0004 00AF     	 add r7,sp,#0
 2024              	.LCFI192:
 2025              	 .cfi_def_cfa_register 7
 2026 0006 7860     	 str r0,[r7,#4]
 569:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE |= (uint32_t)memory; 
 2027              	 .loc 3 569 0
 2028 0008 0549     	 ldr r1,.L140
 2029 000a 054B     	 ldr r3,.L140
 2030 000c 9A68     	 ldr r2,[r3,#8]
 2031 000e 7B68     	 ldr r3,[r7,#4]
 2032 0010 1343     	 orrs r3,r3,r2
 2033 0012 8B60     	 str r3,[r1,#8]
 570:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2034              	 .loc 3 570 0
 2035 0014 0C37     	 adds r7,r7,#12
 2036              	.LCFI193:
 2037              	 .cfi_def_cfa_offset 4
 2038 0016 BD46     	 mov sp,r7
 2039              	.LCFI194:
 2040              	 .cfi_def_cfa_register 13
 2041              	 
 2042 0018 5DF8047B 	 ldr r7,[sp],#4
 2043              	.LCFI195:
 2044              	 .cfi_restore 7
 2045              	 .cfi_def_cfa_offset 0
 2046 001c 7047     	 bx lr
 2047              	.L141:
 2048 001e 00BF     	 .align 2
 2049              	.L140:
 2050 0020 3C410050 	 .word 1342193980
 2051              	 .cfi_endproc
 2052              	.LFE185:
 2054              	 .section .text.XMC_SCU_PARITY_DisableTrapGeneration,"ax",%progbits
 2055              	 .align 2
 2056              	 .global XMC_SCU_PARITY_DisableTrapGeneration
 2057              	 .thumb
 2058              	 .thumb_func
 2060              	XMC_SCU_PARITY_DisableTrapGeneration:
 2061              	.LFB186:
 571:../Libraries/XMCLib/src/xmc4_scu.c **** 
 572:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
 573:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2062              	 .loc 3 573 0
 2063              	 .cfi_startproc
 2064              	 
 2065              	 
 2066              	 
 2067 0000 80B4     	 push {r7}
 2068              	.LCFI196:
 2069              	 .cfi_def_cfa_offset 4
 2070              	 .cfi_offset 7,-4
 2071 0002 83B0     	 sub sp,sp,#12
 2072              	.LCFI197:
 2073              	 .cfi_def_cfa_offset 16
 2074 0004 00AF     	 add r7,sp,#0
 2075              	.LCFI198:
 2076              	 .cfi_def_cfa_register 7
 2077 0006 7860     	 str r0,[r7,#4]
 574:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE &= (uint32_t)~memory; 
 2078              	 .loc 3 574 0
 2079 0008 0549     	 ldr r1,.L143
 2080 000a 054B     	 ldr r3,.L143
 2081 000c 9A68     	 ldr r2,[r3,#8]
 2082 000e 7B68     	 ldr r3,[r7,#4]
 2083 0010 DB43     	 mvns r3,r3
 2084 0012 1340     	 ands r3,r3,r2
 2085 0014 8B60     	 str r3,[r1,#8]
 575:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2086              	 .loc 3 575 0
 2087 0016 0C37     	 adds r7,r7,#12
 2088              	.LCFI199:
 2089              	 .cfi_def_cfa_offset 4
 2090 0018 BD46     	 mov sp,r7
 2091              	.LCFI200:
 2092              	 .cfi_def_cfa_register 13
 2093              	 
 2094 001a 5DF8047B 	 ldr r7,[sp],#4
 2095              	.LCFI201:
 2096              	 .cfi_restore 7
 2097              	 .cfi_def_cfa_offset 0
 2098 001e 7047     	 bx lr
 2099              	.L144:
 2100              	 .align 2
 2101              	.L143:
 2102 0020 3C410050 	 .word 1342193980
 2103              	 .cfi_endproc
 2104              	.LFE186:
 2106              	 .section .text.XMC_SCU_INTERRUPT_EnableNmiRequest,"ax",%progbits
 2107              	 .align 2
 2108              	 .global XMC_SCU_INTERRUPT_EnableNmiRequest
 2109              	 .thumb
 2110              	 .thumb_func
 2112              	XMC_SCU_INTERRUPT_EnableNmiRequest:
 2113              	.LFB187:
 576:../Libraries/XMCLib/src/xmc4_scu.c **** 
 577:../Libraries/XMCLib/src/xmc4_scu.c **** /* Enables a NMI source */
 578:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
 579:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2114              	 .loc 3 579 0
 2115              	 .cfi_startproc
 2116              	 
 2117              	 
 2118              	 
 2119 0000 80B4     	 push {r7}
 2120              	.LCFI202:
 2121              	 .cfi_def_cfa_offset 4
 2122              	 .cfi_offset 7,-4
 2123 0002 83B0     	 sub sp,sp,#12
 2124              	.LCFI203:
 2125              	 .cfi_def_cfa_offset 16
 2126 0004 00AF     	 add r7,sp,#0
 2127              	.LCFI204:
 2128              	 .cfi_def_cfa_register 7
 2129 0006 7860     	 str r0,[r7,#4]
 580:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 2130              	 .loc 3 580 0
 2131 0008 0549     	 ldr r1,.L146
 2132 000a 054B     	 ldr r3,.L146
 2133 000c 5A69     	 ldr r2,[r3,#20]
 2134 000e 7B68     	 ldr r3,[r7,#4]
 2135 0010 1343     	 orrs r3,r3,r2
 2136 0012 4B61     	 str r3,[r1,#20]
 581:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2137              	 .loc 3 581 0
 2138 0014 0C37     	 adds r7,r7,#12
 2139              	.LCFI205:
 2140              	 .cfi_def_cfa_offset 4
 2141 0016 BD46     	 mov sp,r7
 2142              	.LCFI206:
 2143              	 .cfi_def_cfa_register 13
 2144              	 
 2145 0018 5DF8047B 	 ldr r7,[sp],#4
 2146              	.LCFI207:
 2147              	 .cfi_restore 7
 2148              	 .cfi_def_cfa_offset 0
 2149 001c 7047     	 bx lr
 2150              	.L147:
 2151 001e 00BF     	 .align 2
 2152              	.L146:
 2153 0020 74400050 	 .word 1342193780
 2154              	 .cfi_endproc
 2155              	.LFE187:
 2157              	 .section .text.XMC_SCU_INTERRUPT_DisableNmiRequest,"ax",%progbits
 2158              	 .align 2
 2159              	 .global XMC_SCU_INTERRUPT_DisableNmiRequest
 2160              	 .thumb
 2161              	 .thumb_func
 2163              	XMC_SCU_INTERRUPT_DisableNmiRequest:
 2164              	.LFB188:
 582:../Libraries/XMCLib/src/xmc4_scu.c **** 
 583:../Libraries/XMCLib/src/xmc4_scu.c **** /* Disables a NMI source */
 584:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
 585:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2165              	 .loc 3 585 0
 2166              	 .cfi_startproc
 2167              	 
 2168              	 
 2169              	 
 2170 0000 80B4     	 push {r7}
 2171              	.LCFI208:
 2172              	 .cfi_def_cfa_offset 4
 2173              	 .cfi_offset 7,-4
 2174 0002 83B0     	 sub sp,sp,#12
 2175              	.LCFI209:
 2176              	 .cfi_def_cfa_offset 16
 2177 0004 00AF     	 add r7,sp,#0
 2178              	.LCFI210:
 2179              	 .cfi_def_cfa_register 7
 2180 0006 7860     	 str r0,[r7,#4]
 586:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 2181              	 .loc 3 586 0
 2182 0008 0549     	 ldr r1,.L149
 2183 000a 054B     	 ldr r3,.L149
 2184 000c 5A69     	 ldr r2,[r3,#20]
 2185 000e 7B68     	 ldr r3,[r7,#4]
 2186 0010 DB43     	 mvns r3,r3
 2187 0012 1340     	 ands r3,r3,r2
 2188 0014 4B61     	 str r3,[r1,#20]
 587:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2189              	 .loc 3 587 0
 2190 0016 0C37     	 adds r7,r7,#12
 2191              	.LCFI211:
 2192              	 .cfi_def_cfa_offset 4
 2193 0018 BD46     	 mov sp,r7
 2194              	.LCFI212:
 2195              	 .cfi_def_cfa_register 13
 2196              	 
 2197 001a 5DF8047B 	 ldr r7,[sp],#4
 2198              	.LCFI213:
 2199              	 .cfi_restore 7
 2200              	 .cfi_def_cfa_offset 0
 2201 001e 7047     	 bx lr
 2202              	.L150:
 2203              	 .align 2
 2204              	.L149:
 2205 0020 74400050 	 .word 1342193780
 2206              	 .cfi_endproc
 2207              	.LFE188:
 2209              	 .section .text.XMC_SCU_RESET_AssertPeripheralReset,"ax",%progbits
 2210              	 .align 2
 2211              	 .global XMC_SCU_RESET_AssertPeripheralReset
 2212              	 .thumb
 2213              	 .thumb_func
 2215              	XMC_SCU_RESET_AssertPeripheralReset:
 2216              	.LFB189:
 588:../Libraries/XMCLib/src/xmc4_scu.c **** 
 589:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually assert a reset request */
 590:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 591:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2217              	 .loc 3 591 0
 2218              	 .cfi_startproc
 2219              	 
 2220              	 
 2221              	 
 2222 0000 80B4     	 push {r7}
 2223              	.LCFI214:
 2224              	 .cfi_def_cfa_offset 4
 2225              	 .cfi_offset 7,-4
 2226 0002 85B0     	 sub sp,sp,#20
 2227              	.LCFI215:
 2228              	 .cfi_def_cfa_offset 24
 2229 0004 00AF     	 add r7,sp,#0
 2230              	.LCFI216:
 2231              	 .cfi_def_cfa_register 7
 2232 0006 7860     	 str r0,[r7,#4]
 592:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2233              	 .loc 3 592 0
 2234 0008 7B68     	 ldr r3,[r7,#4]
 2235 000a 1B0F     	 lsrs r3,r3,#28
 2236 000c FB60     	 str r3,[r7,#12]
 593:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2237              	 .loc 3 593 0
 2238 000e 7B68     	 ldr r3,[r7,#4]
 2239 0010 23F07043 	 bic r3,r3,#-268435456
 2240 0014 BB60     	 str r3,[r7,#8]
 594:../Libraries/XMCLib/src/xmc4_scu.c **** #if UC_SERIES == XMC45 || UC_SERIES == XMC48 || UC_SERIES == XMC47
 595:../Libraries/XMCLib/src/xmc4_scu.c ****   static __O uint32_t *const set_peripheral_reset[] = {&(SCU_RESET->PRSET0),
 596:../Libraries/XMCLib/src/xmc4_scu.c ****                                                        &(SCU_RESET->PRSET1),
 597:../Libraries/XMCLib/src/xmc4_scu.c ****                                                        &(SCU_RESET->PRSET2),
 598:../Libraries/XMCLib/src/xmc4_scu.c ****                                                        &(SCU_RESET->PRSET3)};
 599:../Libraries/XMCLib/src/xmc4_scu.c **** #else
 600:../Libraries/XMCLib/src/xmc4_scu.c ****    static __O uint32_t *const set_peripheral_reset[] = {&(SCU_RESET->PRSET0),
 601:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_RESET->PRSET1),
 602:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_RESET->PRSET2)};
 603:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 604:../Libraries/XMCLib/src/xmc4_scu.c **** 
 605:../Libraries/XMCLib/src/xmc4_scu.c ****   *set_peripheral_reset[index] |= (uint32_t)mask;
 2241              	 .loc 3 605 0
 2242 0016 084A     	 ldr r2,.L152
 2243 0018 FB68     	 ldr r3,[r7,#12]
 2244 001a 52F82330 	 ldr r3,[r2,r3,lsl#2]
 2245 001e 0649     	 ldr r1,.L152
 2246 0020 FA68     	 ldr r2,[r7,#12]
 2247 0022 51F82220 	 ldr r2,[r1,r2,lsl#2]
 2248 0026 1168     	 ldr r1,[r2]
 2249 0028 BA68     	 ldr r2,[r7,#8]
 2250 002a 0A43     	 orrs r2,r2,r1
 2251 002c 1A60     	 str r2,[r3]
 606:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2252              	 .loc 3 606 0
 2253 002e 1437     	 adds r7,r7,#20
 2254              	.LCFI217:
 2255              	 .cfi_def_cfa_offset 4
 2256 0030 BD46     	 mov sp,r7
 2257              	.LCFI218:
 2258              	 .cfi_def_cfa_register 13
 2259              	 
 2260 0032 5DF8047B 	 ldr r7,[sp],#4
 2261              	.LCFI219:
 2262              	 .cfi_restore 7
 2263              	 .cfi_def_cfa_offset 0
 2264 0036 7047     	 bx lr
 2265              	.L153:
 2266              	 .align 2
 2267              	.L152:
 2268 0038 00000000 	 .word set_peripheral_reset.7314
 2269              	 .cfi_endproc
 2270              	.LFE189:
 2272              	 .section .text.XMC_SCU_RESET_DeassertPeripheralReset,"ax",%progbits
 2273              	 .align 2
 2274              	 .global XMC_SCU_RESET_DeassertPeripheralReset
 2275              	 .thumb
 2276              	 .thumb_func
 2278              	XMC_SCU_RESET_DeassertPeripheralReset:
 2279              	.LFB190:
 607:../Libraries/XMCLib/src/xmc4_scu.c **** 
 608:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to manually de-assert a reset request */
 609:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 610:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2280              	 .loc 3 610 0
 2281              	 .cfi_startproc
 2282              	 
 2283              	 
 2284              	 
 2285 0000 80B4     	 push {r7}
 2286              	.LCFI220:
 2287              	 .cfi_def_cfa_offset 4
 2288              	 .cfi_offset 7,-4
 2289 0002 85B0     	 sub sp,sp,#20
 2290              	.LCFI221:
 2291              	 .cfi_def_cfa_offset 24
 2292 0004 00AF     	 add r7,sp,#0
 2293              	.LCFI222:
 2294              	 .cfi_def_cfa_register 7
 2295 0006 7860     	 str r0,[r7,#4]
 611:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2296              	 .loc 3 611 0
 2297 0008 7B68     	 ldr r3,[r7,#4]
 2298 000a 1B0F     	 lsrs r3,r3,#28
 2299 000c FB60     	 str r3,[r7,#12]
 612:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2300              	 .loc 3 612 0
 2301 000e 7B68     	 ldr r3,[r7,#4]
 2302 0010 23F07043 	 bic r3,r3,#-268435456
 2303 0014 BB60     	 str r3,[r7,#8]
 613:../Libraries/XMCLib/src/xmc4_scu.c **** #if UC_SERIES == XMC45 || UC_SERIES == XMC48 || UC_SERIES == XMC47
 614:../Libraries/XMCLib/src/xmc4_scu.c ****   static __O uint32_t *const clear_peripheral_reset[] = {&(SCU_RESET->PRCLR0),
 615:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRCLR1),
 616:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRCLR2),
 617:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRCLR3)};
 618:../Libraries/XMCLib/src/xmc4_scu.c **** #else
 619:../Libraries/XMCLib/src/xmc4_scu.c ****   static __O uint32_t *const clear_peripheral_reset[] = {&(SCU_RESET->PRCLR0),
 620:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRCLR1),
 621:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRCLR2)};
 622:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 623:../Libraries/XMCLib/src/xmc4_scu.c **** 
 624:../Libraries/XMCLib/src/xmc4_scu.c ****   *clear_peripheral_reset[index] |= (uint32_t)mask;
 2304              	 .loc 3 624 0
 2305 0016 084A     	 ldr r2,.L155
 2306 0018 FB68     	 ldr r3,[r7,#12]
 2307 001a 52F82330 	 ldr r3,[r2,r3,lsl#2]
 2308 001e 0649     	 ldr r1,.L155
 2309 0020 FA68     	 ldr r2,[r7,#12]
 2310 0022 51F82220 	 ldr r2,[r1,r2,lsl#2]
 2311 0026 1168     	 ldr r1,[r2]
 2312 0028 BA68     	 ldr r2,[r7,#8]
 2313 002a 0A43     	 orrs r2,r2,r1
 2314 002c 1A60     	 str r2,[r3]
 625:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2315              	 .loc 3 625 0
 2316 002e 1437     	 adds r7,r7,#20
 2317              	.LCFI223:
 2318              	 .cfi_def_cfa_offset 4
 2319 0030 BD46     	 mov sp,r7
 2320              	.LCFI224:
 2321              	 .cfi_def_cfa_register 13
 2322              	 
 2323 0032 5DF8047B 	 ldr r7,[sp],#4
 2324              	.LCFI225:
 2325              	 .cfi_restore 7
 2326              	 .cfi_def_cfa_offset 0
 2327 0036 7047     	 bx lr
 2328              	.L156:
 2329              	 .align 2
 2330              	.L155:
 2331 0038 00000000 	 .word clear_peripheral_reset.7320
 2332              	 .cfi_endproc
 2333              	.LFE190:
 2335              	 .section .text.XMC_SCU_RESET_IsPeripheralResetAsserted,"ax",%progbits
 2336              	 .align 2
 2337              	 .global XMC_SCU_RESET_IsPeripheralResetAsserted
 2338              	 .thumb
 2339              	 .thumb_func
 2341              	XMC_SCU_RESET_IsPeripheralResetAsserted:
 2342              	.LFB191:
 626:../Libraries/XMCLib/src/xmc4_scu.c **** 
 627:../Libraries/XMCLib/src/xmc4_scu.c **** /* Find out if the peripheral reset is asserted */
 628:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 629:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2343              	 .loc 3 629 0
 2344              	 .cfi_startproc
 2345              	 
 2346              	 
 2347              	 
 2348 0000 80B4     	 push {r7}
 2349              	.LCFI226:
 2350              	 .cfi_def_cfa_offset 4
 2351              	 .cfi_offset 7,-4
 2352 0002 85B0     	 sub sp,sp,#20
 2353              	.LCFI227:
 2354              	 .cfi_def_cfa_offset 24
 2355 0004 00AF     	 add r7,sp,#0
 2356              	.LCFI228:
 2357              	 .cfi_def_cfa_register 7
 2358 0006 7860     	 str r0,[r7,#4]
 630:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2359              	 .loc 3 630 0
 2360 0008 7B68     	 ldr r3,[r7,#4]
 2361 000a 1B0F     	 lsrs r3,r3,#28
 2362 000c FB60     	 str r3,[r7,#12]
 631:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2363              	 .loc 3 631 0
 2364 000e 7B68     	 ldr r3,[r7,#4]
 2365 0010 23F07043 	 bic r3,r3,#-268435456
 2366 0014 BB60     	 str r3,[r7,#8]
 632:../Libraries/XMCLib/src/xmc4_scu.c **** #if UC_SERIES == XMC45 || UC_SERIES == XMC48 || UC_SERIES == XMC47
 633:../Libraries/XMCLib/src/xmc4_scu.c ****   static __I uint32_t *const clear_peripheral_reset[] = {&(SCU_RESET->PRSTAT0),
 634:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRSTAT1),
 635:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRSTAT2),
 636:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRSTAT3)};
 637:../Libraries/XMCLib/src/xmc4_scu.c **** #else
 638:../Libraries/XMCLib/src/xmc4_scu.c ****   static __I uint32_t *const clear_peripheral_reset[] = {&(SCU_RESET->PRSTAT0),
 639:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRSTAT1),
 640:../Libraries/XMCLib/src/xmc4_scu.c ****                                                          &(SCU_RESET->PRSTAT2)};
 641:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 642:../Libraries/XMCLib/src/xmc4_scu.c **** 
 643:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)(*clear_peripheral_reset[index] & mask);
 2367              	 .loc 3 643 0
 2368 0016 094A     	 ldr r2,.L159
 2369 0018 FB68     	 ldr r3,[r7,#12]
 2370 001a 52F82330 	 ldr r3,[r2,r3,lsl#2]
 2371 001e 1A68     	 ldr r2,[r3]
 2372 0020 BB68     	 ldr r3,[r7,#8]
 2373 0022 1340     	 ands r3,r3,r2
 2374 0024 002B     	 cmp r3,#0
 2375 0026 14BF     	 ite ne
 2376 0028 0123     	 movne r3,#1
 2377 002a 0023     	 moveq r3,#0
 2378 002c DBB2     	 uxtb r3,r3
 644:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2379              	 .loc 3 644 0
 2380 002e 1846     	 mov r0,r3
 2381 0030 1437     	 adds r7,r7,#20
 2382              	.LCFI229:
 2383              	 .cfi_def_cfa_offset 4
 2384 0032 BD46     	 mov sp,r7
 2385              	.LCFI230:
 2386              	 .cfi_def_cfa_register 13
 2387              	 
 2388 0034 5DF8047B 	 ldr r7,[sp],#4
 2389              	.LCFI231:
 2390              	 .cfi_restore 7
 2391              	 .cfi_def_cfa_offset 0
 2392 0038 7047     	 bx lr
 2393              	.L160:
 2394 003a 00BF     	 .align 2
 2395              	.L159:
 2396 003c 00000000 	 .word clear_peripheral_reset.7326
 2397              	 .cfi_endproc
 2398              	.LFE191:
 2400              	 .section .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency,"ax",%progbits
 2401              	 .align 2
 2402              	 .global XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2403              	 .thumb
 2404              	 .thumb_func
 2406              	XMC_SCU_CLOCK_GetSystemPllClockFrequency:
 2407              	.LFB192:
 645:../Libraries/XMCLib/src/xmc4_scu.c **** 
 646:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 647:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL output clock
 648:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 649:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
 650:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2408              	 .loc 3 650 0
 2409              	 .cfi_startproc
 2410              	 
 2411              	 
 2412 0000 80B5     	 push {r7,lr}
 2413              	.LCFI232:
 2414              	 .cfi_def_cfa_offset 8
 2415              	 .cfi_offset 7,-8
 2416              	 .cfi_offset 14,-4
 2417 0002 84B0     	 sub sp,sp,#16
 2418              	.LCFI233:
 2419              	 .cfi_def_cfa_offset 24
 2420 0004 00AF     	 add r7,sp,#0
 2421              	.LCFI234:
 2422              	 .cfi_def_cfa_register 7
 651:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 652:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 653:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 654:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 655:../Libraries/XMCLib/src/xmc4_scu.c **** 
 656:../Libraries/XMCLib/src/xmc4_scu.c ****   clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 2423              	 .loc 3 656 0
 2424 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2425 000a F860     	 str r0,[r7,#12]
 657:../Libraries/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 2426              	 .loc 3 657 0
 2427 000c 1A4B     	 ldr r3,.L165
 2428 000e 1B68     	 ldr r3,[r3]
 2429 0010 03F00103 	 and r3,r3,#1
 2430 0014 002B     	 cmp r3,#0
 2431 0016 09D0     	 beq .L162
 658:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 659:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Prescalar mode - fOSC is the parent*/
 660:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)(clock_frequency / 
 661:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2432              	 .loc 3 661 0
 2433 0018 174B     	 ldr r3,.L165
 2434 001a 9B68     	 ldr r3,[r3,#8]
 2435 001c 03F07F03 	 and r3,r3,#127
 2436 0020 0133     	 adds r3,r3,#1
 660:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2437              	 .loc 3 660 0
 2438 0022 FA68     	 ldr r2,[r7,#12]
 2439 0024 B2FBF3F3 	 udiv r3,r2,r3
 2440 0028 FB60     	 str r3,[r7,#12]
 2441 002a 1FE0     	 b .L163
 2442              	.L162:
 662:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 663:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 664:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 665:../Libraries/XMCLib/src/xmc4_scu.c ****     p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Po
 2443              	 .loc 3 665 0
 2444 002c 124B     	 ldr r3,.L165
 2445 002e 9B68     	 ldr r3,[r3,#8]
 2446 0030 03F07063 	 and r3,r3,#251658240
 2447 0034 1B0E     	 lsrs r3,r3,#24
 2448 0036 0133     	 adds r3,r3,#1
 2449 0038 BB60     	 str r3,[r7,#8]
 666:../Libraries/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 2450              	 .loc 3 666 0
 2451 003a 0F4B     	 ldr r3,.L165
 2452 003c 9B68     	 ldr r3,[r3,#8]
 2453 003e 03F4FE43 	 and r3,r3,#32512
 2454 0042 1B0A     	 lsrs r3,r3,#8
 2455 0044 0133     	 adds r3,r3,#1
 2456 0046 7B60     	 str r3,[r7,#4]
 667:../Libraries/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 2457              	 .loc 3 667 0
 2458 0048 0B4B     	 ldr r3,.L165
 2459 004a 9B68     	 ldr r3,[r3,#8]
 2460 004c 03F4FE03 	 and r3,r3,#8323072
 2461 0050 1B0C     	 lsrs r3,r3,#16
 2462 0052 0133     	 adds r3,r3,#1
 2463 0054 3B60     	 str r3,[r7]
 668:../Libraries/XMCLib/src/xmc4_scu.c ****        
 669:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 2464              	 .loc 3 669 0
 2465 0056 FB68     	 ldr r3,[r7,#12]
 2466 0058 7A68     	 ldr r2,[r7,#4]
 2467 005a 02FB03F2 	 mul r2,r2,r3
 2468 005e BB68     	 ldr r3,[r7,#8]
 2469 0060 3968     	 ldr r1,[r7]
 2470 0062 01FB03F3 	 mul r3,r1,r3
 2471 0066 B2FBF3F3 	 udiv r3,r2,r3
 2472 006a FB60     	 str r3,[r7,#12]
 2473              	.L163:
 670:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 671:../Libraries/XMCLib/src/xmc4_scu.c **** 
 672:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2474              	 .loc 3 672 0
 2475 006c FB68     	 ldr r3,[r7,#12]
 673:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2476              	 .loc 3 673 0
 2477 006e 1846     	 mov r0,r3
 2478 0070 1037     	 adds r7,r7,#16
 2479              	.LCFI235:
 2480              	 .cfi_def_cfa_offset 8
 2481 0072 BD46     	 mov sp,r7
 2482              	.LCFI236:
 2483              	 .cfi_def_cfa_register 13
 2484              	 
 2485 0074 80BD     	 pop {r7,pc}
 2486              	.L166:
 2487 0076 00BF     	 .align 2
 2488              	.L165:
 2489 0078 10470050 	 .word 1342195472
 2490              	 .cfi_endproc
 2491              	.LFE192:
 2493              	 .section .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency,"ax",%progbits
 2494              	 .align 2
 2495              	 .global XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2496              	 .thumb
 2497              	 .thumb_func
 2499              	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:
 2500              	.LFB193:
 674:../Libraries/XMCLib/src/xmc4_scu.c **** 
 675:../Libraries/XMCLib/src/xmc4_scu.c **** /**
 676:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL VCO input clock
 677:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 678:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
 679:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2501              	 .loc 3 679 0
 2502              	 .cfi_startproc
 2503              	 
 2504              	 
 2505 0000 80B5     	 push {r7,lr}
 2506              	.LCFI237:
 2507              	 .cfi_def_cfa_offset 8
 2508              	 .cfi_offset 7,-8
 2509              	 .cfi_offset 14,-4
 2510 0002 82B0     	 sub sp,sp,#8
 2511              	.LCFI238:
 2512              	 .cfi_def_cfa_offset 16
 2513 0004 00AF     	 add r7,sp,#0
 2514              	.LCFI239:
 2515              	 .cfi_def_cfa_register 7
 680:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 681:../Libraries/XMCLib/src/xmc4_scu.c **** 
 682:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Prescalar mode - fOSC is the parent*/
 683:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 2516              	 .loc 3 683 0
 2517 0006 084B     	 ldr r3,.L171
 2518 0008 DB68     	 ldr r3,[r3,#12]
 2519 000a 03F00103 	 and r3,r3,#1
 2520 000e 002B     	 cmp r3,#0
 2521 0010 03D1     	 bne .L168
 684:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 685:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = OSCHP_GetFrequency();
 2522              	 .loc 3 685 0
 2523 0012 FFF7FEFF 	 bl OSCHP_GetFrequency
 2524 0016 7860     	 str r0,[r7,#4]
 2525 0018 01E0     	 b .L169
 2526              	.L168:
 686:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 687:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 688:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 689:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = OFI_FREQUENCY;
 2527              	 .loc 3 689 0
 2528 001a 044B     	 ldr r3,.L171+4
 2529 001c 7B60     	 str r3,[r7,#4]
 2530              	.L169:
 690:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 691:../Libraries/XMCLib/src/xmc4_scu.c ****   
 692:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2531              	 .loc 3 692 0
 2532 001e 7B68     	 ldr r3,[r7,#4]
 693:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2533              	 .loc 3 693 0
 2534 0020 1846     	 mov r0,r3
 2535 0022 0837     	 adds r7,r7,#8
 2536              	.LCFI240:
 2537              	 .cfi_def_cfa_offset 8
 2538 0024 BD46     	 mov sp,r7
 2539              	.LCFI241:
 2540              	 .cfi_def_cfa_register 13
 2541              	 
 2542 0026 80BD     	 pop {r7,pc}
 2543              	.L172:
 2544              	 .align 2
 2545              	.L171:
 2546 0028 10470050 	 .word 1342195472
 2547 002c 00366E01 	 .word 24000000
 2548              	 .cfi_endproc
 2549              	.LFE193:
 2551              	 .section .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency,"ax",%progbits
 2552              	 .align 2
 2553              	 .global XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2554              	 .thumb
 2555              	 .thumb_func
 2557              	XMC_SCU_CLOCK_GetUsbPllClockFrequency:
 2558              	.LFB194:
 694:../Libraries/XMCLib/src/xmc4_scu.c **** 
 695:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 696:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of USB PLL output clock
 697:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 698:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
 699:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2559              	 .loc 3 699 0
 2560              	 .cfi_startproc
 2561              	 
 2562              	 
 2563 0000 80B5     	 push {r7,lr}
 2564              	.LCFI242:
 2565              	 .cfi_def_cfa_offset 8
 2566              	 .cfi_offset 7,-8
 2567              	 .cfi_offset 14,-4
 2568 0002 84B0     	 sub sp,sp,#16
 2569              	.LCFI243:
 2570              	 .cfi_def_cfa_offset 24
 2571 0004 00AF     	 add r7,sp,#0
 2572              	.LCFI244:
 2573              	 .cfi_def_cfa_register 7
 700:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 701:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 702:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 703:../Libraries/XMCLib/src/xmc4_scu.c ****   
 704:../Libraries/XMCLib/src/xmc4_scu.c ****   clock_frequency = OSCHP_GetFrequency();
 2574              	 .loc 3 704 0
 2575 0006 FFF7FEFF 	 bl OSCHP_GetFrequency
 2576 000a F860     	 str r0,[r7,#12]
 705:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 2577              	 .loc 3 705 0
 2578 000c 104B     	 ldr r3,.L176
 2579 000e 1B69     	 ldr r3,[r3,#16]
 2580 0010 03F00103 	 and r3,r3,#1
 2581 0014 002B     	 cmp r3,#0
 2582 0016 16D1     	 bne .L174
 706:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 707:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Normal mode - fVCO is the parent*/
 708:../Libraries/XMCLib/src/xmc4_scu.c ****     n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_ND
 2583              	 .loc 3 708 0
 2584 0018 0D4B     	 ldr r3,.L176
 2585 001a 5B69     	 ldr r3,[r3,#20]
 2586 001c 03F4FE43 	 and r3,r3,#32512
 2587 0020 1B0A     	 lsrs r3,r3,#8
 2588 0022 0133     	 adds r3,r3,#1
 2589 0024 BB60     	 str r3,[r7,#8]
 709:../Libraries/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 2590              	 .loc 3 709 0
 2591 0026 0A4B     	 ldr r3,.L176
 2592 0028 5B69     	 ldr r3,[r3,#20]
 2593 002a 03F07063 	 and r3,r3,#251658240
 2594 002e 1B0E     	 lsrs r3,r3,#24
 2595 0030 0133     	 adds r3,r3,#1
 2596 0032 7B60     	 str r3,[r7,#4]
 710:../Libraries/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 2597              	 .loc 3 710 0
 2598 0034 FB68     	 ldr r3,[r7,#12]
 2599 0036 BA68     	 ldr r2,[r7,#8]
 2600 0038 02FB03F2 	 mul r2,r2,r3
 2601 003c 7B68     	 ldr r3,[r7,#4]
 2602 003e 5B00     	 lsls r3,r3,#1
 2603 0040 B2FBF3F3 	 udiv r3,r2,r3
 2604 0044 FB60     	 str r3,[r7,#12]
 2605              	.L174:
 711:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 712:../Libraries/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2606              	 .loc 3 712 0
 2607 0046 FB68     	 ldr r3,[r7,#12]
 713:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2608              	 .loc 3 713 0
 2609 0048 1846     	 mov r0,r3
 2610 004a 1037     	 adds r7,r7,#16
 2611              	.LCFI245:
 2612              	 .cfi_def_cfa_offset 8
 2613 004c BD46     	 mov sp,r7
 2614              	.LCFI246:
 2615              	 .cfi_def_cfa_register 13
 2616              	 
 2617 004e 80BD     	 pop {r7,pc}
 2618              	.L177:
 2619              	 .align 2
 2620              	.L176:
 2621 0050 10470050 	 .word 1342195472
 2622              	 .cfi_endproc
 2623              	.LFE194:
 2625              	 .section .text.XMC_SCU_CLOCK_GetCcuClockFrequency,"ax",%progbits
 2626              	 .align 2
 2627              	 .global XMC_SCU_CLOCK_GetCcuClockFrequency
 2628              	 .thumb
 2629              	 .thumb_func
 2631              	XMC_SCU_CLOCK_GetCcuClockFrequency:
 2632              	.LFB195:
 714:../Libraries/XMCLib/src/xmc4_scu.c **** 
 715:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
 716:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2633              	 .loc 3 716 0
 2634              	 .cfi_startproc
 2635              	 
 2636              	 
 2637 0000 80B5     	 push {r7,lr}
 2638              	.LCFI247:
 2639              	 .cfi_def_cfa_offset 8
 2640              	 .cfi_offset 7,-8
 2641              	 .cfi_offset 14,-4
 2642 0002 82B0     	 sub sp,sp,#8
 2643              	.LCFI248:
 2644              	 .cfi_def_cfa_offset 16
 2645 0004 00AF     	 add r7,sp,#0
 2646              	.LCFI249:
 2647              	 .cfi_def_cfa_register 7
 717:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2648              	 .loc 3 717 0
 2649 0006 0023     	 movs r3,#0
 2650 0008 7B60     	 str r3,[r7,#4]
 718:../Libraries/XMCLib/src/xmc4_scu.c ****   frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 2651              	 .loc 3 718 0
 2652 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 2653 000e 7860     	 str r0,[r7,#4]
 719:../Libraries/XMCLib/src/xmc4_scu.c ****   
 720:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 2654              	 .loc 3 720 0
 2655 0010 054B     	 ldr r3,.L180
 2656 0012 1B6A     	 ldr r3,[r3,#32]
 2657 0014 03F00103 	 and r3,r3,#1
 2658 0018 7A68     	 ldr r2,[r7,#4]
 2659 001a 22FA03F3 	 lsr r3,r2,r3
 721:../Libraries/XMCLib/src/xmc4_scu.c ****                                               SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
 722:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2660              	 .loc 3 722 0
 2661 001e 1846     	 mov r0,r3
 2662 0020 0837     	 adds r7,r7,#8
 2663              	.LCFI250:
 2664              	 .cfi_def_cfa_offset 8
 2665 0022 BD46     	 mov sp,r7
 2666              	.LCFI251:
 2667              	 .cfi_def_cfa_register 13
 2668              	 
 2669 0024 80BD     	 pop {r7,pc}
 2670              	.L181:
 2671 0026 00BF     	 .align 2
 2672              	.L180:
 2673 0028 00460050 	 .word 1342195200
 2674              	 .cfi_endproc
 2675              	.LFE195:
 2677              	 .section .text.XMC_SCU_CLOCK_GetUsbClockFrequency,"ax",%progbits
 2678              	 .align 2
 2679              	 .global XMC_SCU_CLOCK_GetUsbClockFrequency
 2680              	 .thumb
 2681              	 .thumb_func
 2683              	XMC_SCU_CLOCK_GetUsbClockFrequency:
 2684              	.LFB196:
 723:../Libraries/XMCLib/src/xmc4_scu.c **** 
 724:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 725:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve USB and SDMMC clock frequency
 726:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 727:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
 728:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2685              	 .loc 3 728 0
 2686              	 .cfi_startproc
 2687              	 
 2688              	 
 2689 0000 80B5     	 push {r7,lr}
 2690              	.LCFI252:
 2691              	 .cfi_def_cfa_offset 8
 2692              	 .cfi_offset 7,-8
 2693              	 .cfi_offset 14,-4
 2694 0002 82B0     	 sub sp,sp,#8
 2695              	.LCFI253:
 2696              	 .cfi_def_cfa_offset 16
 2697 0004 00AF     	 add r7,sp,#0
 2698              	.LCFI254:
 2699              	 .cfi_def_cfa_register 7
 729:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2700              	 .loc 3 729 0
 2701 0006 0023     	 movs r3,#0
 2702 0008 7B60     	 str r3,[r7,#4]
 730:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_USBCLKSRC_t clksrc;
 731:../Libraries/XMCLib/src/xmc4_scu.c **** 
 732:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 2703              	 .loc 3 732 0
 2704 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbClockSource
 2705 000e 3860     	 str r0,[r7]
 733:../Libraries/XMCLib/src/xmc4_scu.c **** 
 734:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 2706              	 .loc 3 734 0
 2707 0010 3B68     	 ldr r3,[r7]
 2708 0012 B3F5803F 	 cmp r3,#65536
 2709 0016 03D1     	 bne .L183
 735:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 736:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2710              	 .loc 3 736 0
 2711 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2712 001c 7860     	 str r0,[r7,#4]
 2713 001e 05E0     	 b .L184
 2714              	.L183:
 737:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 738:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 2715              	 .loc 3 738 0
 2716 0020 3B68     	 ldr r3,[r7]
 2717 0022 002B     	 cmp r3,#0
 2718 0024 02D1     	 bne .L184
 739:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 740:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2719              	 .loc 3 740 0
 2720 0026 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2721 002a 7860     	 str r0,[r7,#4]
 2722              	.L184:
 741:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 742:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 743:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 744:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 745:../Libraries/XMCLib/src/xmc4_scu.c **** 
 746:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 2723              	 .loc 3 746 0
 2724 002c 054B     	 ldr r3,.L186
 2725 002e 9B69     	 ldr r3,[r3,#24]
 2726 0030 03F00703 	 and r3,r3,#7
 747:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2727              	 .loc 3 747 0
 2728 0034 0133     	 adds r3,r3,#1
 746:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2729              	 .loc 3 746 0
 2730 0036 7A68     	 ldr r2,[r7,#4]
 2731 0038 B2FBF3F3 	 udiv r3,r2,r3
 748:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2732              	 .loc 3 748 0
 2733 003c 1846     	 mov r0,r3
 2734 003e 0837     	 adds r7,r7,#8
 2735              	.LCFI255:
 2736              	 .cfi_def_cfa_offset 8
 2737 0040 BD46     	 mov sp,r7
 2738              	.LCFI256:
 2739              	 .cfi_def_cfa_register 13
 2740              	 
 2741 0042 80BD     	 pop {r7,pc}
 2742              	.L187:
 2743              	 .align 2
 2744              	.L186:
 2745 0044 00460050 	 .word 1342195200
 2746              	 .cfi_endproc
 2747              	.LFE196:
 2749              	 .section .text.XMC_SCU_CLOCK_GetEbuClockFrequency,"ax",%progbits
 2750              	 .align 2
 2751              	 .global XMC_SCU_CLOCK_GetEbuClockFrequency
 2752              	 .thumb
 2753              	 .thumb_func
 2755              	XMC_SCU_CLOCK_GetEbuClockFrequency:
 2756              	.LFB197:
 749:../Libraries/XMCLib/src/xmc4_scu.c **** 
 750:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 751:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 752:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve EBU clock frequency
 753:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 754:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
 755:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2757              	 .loc 3 755 0
 2758              	 .cfi_startproc
 2759              	 
 2760              	 
 2761 0000 80B5     	 push {r7,lr}
 2762              	.LCFI257:
 2763              	 .cfi_def_cfa_offset 8
 2764              	 .cfi_offset 7,-8
 2765              	 .cfi_offset 14,-4
 2766 0002 82B0     	 sub sp,sp,#8
 2767              	.LCFI258:
 2768              	 .cfi_def_cfa_offset 16
 2769 0004 00AF     	 add r7,sp,#0
 2770              	.LCFI259:
 2771              	 .cfi_def_cfa_register 7
 756:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2772              	 .loc 3 756 0
 2773 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2774 000a 7860     	 str r0,[r7,#4]
 757:../Libraries/XMCLib/src/xmc4_scu.c ****   
 758:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 2775              	 .loc 3 758 0
 2776 000c 054B     	 ldr r3,.L190
 2777 000e DB69     	 ldr r3,[r3,#28]
 2778 0010 03F03F03 	 and r3,r3,#63
 759:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 2779              	 .loc 3 759 0
 2780 0014 0133     	 adds r3,r3,#1
 758:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 2781              	 .loc 3 758 0
 2782 0016 7A68     	 ldr r2,[r7,#4]
 2783 0018 B2FBF3F3 	 udiv r3,r2,r3
 760:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2784              	 .loc 3 760 0
 2785 001c 1846     	 mov r0,r3
 2786 001e 0837     	 adds r7,r7,#8
 2787              	.LCFI260:
 2788              	 .cfi_def_cfa_offset 8
 2789 0020 BD46     	 mov sp,r7
 2790              	.LCFI261:
 2791              	 .cfi_def_cfa_register 13
 2792              	 
 2793 0022 80BD     	 pop {r7,pc}
 2794              	.L191:
 2795              	 .align 2
 2796              	.L190:
 2797 0024 00460050 	 .word 1342195200
 2798              	 .cfi_endproc
 2799              	.LFE197:
 2801              	 .section .text.XMC_SCU_CLOCK_GetWdtClockFrequency,"ax",%progbits
 2802              	 .align 2
 2803              	 .global XMC_SCU_CLOCK_GetWdtClockFrequency
 2804              	 .thumb
 2805              	 .thumb_func
 2807              	XMC_SCU_CLOCK_GetWdtClockFrequency:
 2808              	.LFB198:
 761:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 762:../Libraries/XMCLib/src/xmc4_scu.c **** 
 763:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
 764:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetECATClockFrequency(void)
 765:../Libraries/XMCLib/src/xmc4_scu.c **** {
 766:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency;
 767:../Libraries/XMCLib/src/xmc4_scu.c **** 
 768:../Libraries/XMCLib/src/xmc4_scu.c ****   if ((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) != 0U)
 769:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 770:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 771:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 772:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 773:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 774:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 775:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 776:../Libraries/XMCLib/src/xmc4_scu.c **** 
 777:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (XMC_SCU_CLOCK_GetECATClockDivider() + 1UL)));
 778:../Libraries/XMCLib/src/xmc4_scu.c **** }
 779:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 780:../Libraries/XMCLib/src/xmc4_scu.c **** 
 781:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 782:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve WDT clock frequency
 783:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 784:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
 785:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2809              	 .loc 3 785 0
 2810              	 .cfi_startproc
 2811              	 
 2812              	 
 2813 0000 80B5     	 push {r7,lr}
 2814              	.LCFI262:
 2815              	 .cfi_def_cfa_offset 8
 2816              	 .cfi_offset 7,-8
 2817              	 .cfi_offset 14,-4
 2818 0002 82B0     	 sub sp,sp,#8
 2819              	.LCFI263:
 2820              	 .cfi_def_cfa_offset 16
 2821 0004 00AF     	 add r7,sp,#0
 2822              	.LCFI264:
 2823              	 .cfi_def_cfa_register 7
 786:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2824              	 .loc 3 786 0
 2825 0006 0023     	 movs r3,#0
 2826 0008 7B60     	 str r3,[r7,#4]
 787:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;
 788:../Libraries/XMCLib/src/xmc4_scu.c **** 
 789:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 2827              	 .loc 3 789 0
 2828 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetWdtClockSource
 2829 000e 3860     	 str r0,[r7]
 790:../Libraries/XMCLib/src/xmc4_scu.c **** 
 791:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 2830              	 .loc 3 791 0
 2831 0010 3B68     	 ldr r3,[r7]
 2832 0012 B3F5003F 	 cmp r3,#131072
 2833 0016 03D1     	 bne .L193
 792:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 793:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2834              	 .loc 3 793 0
 2835 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2836 001c 7860     	 str r0,[r7,#4]
 2837 001e 0CE0     	 b .L194
 2838              	.L193:
 794:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 795:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 2839              	 .loc 3 795 0
 2840 0020 3B68     	 ldr r3,[r7]
 2841 0022 002B     	 cmp r3,#0
 2842 0024 02D1     	 bne .L195
 796:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 797:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = OFI_FREQUENCY;
 2843              	 .loc 3 797 0
 2844 0026 0A4B     	 ldr r3,.L197
 2845 0028 7B60     	 str r3,[r7,#4]
 2846 002a 06E0     	 b .L194
 2847              	.L195:
 798:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 799:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 2848              	 .loc 3 799 0
 2849 002c 3B68     	 ldr r3,[r7]
 2850 002e B3F5803F 	 cmp r3,#65536
 2851 0032 02D1     	 bne .L194
 800:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 801:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = OSI_FREQUENCY;
 2852              	 .loc 3 801 0
 2853 0034 4FF40043 	 mov r3,#32768
 2854 0038 7B60     	 str r3,[r7,#4]
 2855              	.L194:
 802:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 803:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 804:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 805:../Libraries/XMCLib/src/xmc4_scu.c **** 
 806:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 807:../Libraries/XMCLib/src/xmc4_scu.c **** 
 808:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 2856              	 .loc 3 808 0
 2857 003a 064B     	 ldr r3,.L197+4
 2858 003c 5B6A     	 ldr r3,[r3,#36]
 2859 003e DBB2     	 uxtb r3,r3
 809:../Libraries/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 2860              	 .loc 3 809 0
 2861 0040 0133     	 adds r3,r3,#1
 808:../Libraries/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 2862              	 .loc 3 808 0
 2863 0042 7A68     	 ldr r2,[r7,#4]
 2864 0044 B2FBF3F3 	 udiv r3,r2,r3
 810:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2865              	 .loc 3 810 0
 2866 0048 1846     	 mov r0,r3
 2867 004a 0837     	 adds r7,r7,#8
 2868              	.LCFI265:
 2869              	 .cfi_def_cfa_offset 8
 2870 004c BD46     	 mov sp,r7
 2871              	.LCFI266:
 2872              	 .cfi_def_cfa_register 13
 2873              	 
 2874 004e 80BD     	 pop {r7,pc}
 2875              	.L198:
 2876              	 .align 2
 2877              	.L197:
 2878 0050 00366E01 	 .word 24000000
 2879 0054 00460050 	 .word 1342195200
 2880              	 .cfi_endproc
 2881              	.LFE198:
 2883              	 .section .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency,"ax",%progbits
 2884              	 .align 2
 2885              	 .global XMC_SCU_CLOCK_GetExternalOutputClockFrequency
 2886              	 .thumb
 2887              	 .thumb_func
 2889              	XMC_SCU_CLOCK_GetExternalOutputClockFrequency:
 2890              	.LFB199:
 811:../Libraries/XMCLib/src/xmc4_scu.c **** 
 812:../Libraries/XMCLib/src/xmc4_scu.c **** /**
 813:../Libraries/XMCLib/src/xmc4_scu.c ****  * @brief API to retrieve EXTERNAL-OUT clock frequency
 814:../Libraries/XMCLib/src/xmc4_scu.c ****  * @retval Clock frequency
 815:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 816:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
 817:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2891              	 .loc 3 817 0
 2892              	 .cfi_startproc
 2893              	 
 2894              	 
 2895 0000 80B5     	 push {r7,lr}
 2896              	.LCFI267:
 2897              	 .cfi_def_cfa_offset 8
 2898              	 .cfi_offset 7,-8
 2899              	 .cfi_offset 14,-4
 2900 0002 82B0     	 sub sp,sp,#8
 2901              	.LCFI268:
 2902              	 .cfi_def_cfa_offset 16
 2903 0004 00AF     	 add r7,sp,#0
 2904              	.LCFI269:
 2905              	 .cfi_def_cfa_register 7
 818:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2906              	 .loc 3 818 0
 2907 0006 0023     	 movs r3,#0
 2908 0008 7B60     	 str r3,[r7,#4]
 819:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 820:../Libraries/XMCLib/src/xmc4_scu.c **** 
 821:../Libraries/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 2909              	 .loc 3 821 0
 2910 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetExternalOutputClockSource
 2911 000e 0346     	 mov r3,r0
 2912 0010 FB70     	 strb r3,[r7,#3]
 822:../Libraries/XMCLib/src/xmc4_scu.c **** 
 823:../Libraries/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 2913              	 .loc 3 823 0
 2914 0012 FB78     	 ldrb r3,[r7,#3]
 2915 0014 032B     	 cmp r3,#3
 2916 0016 0DD1     	 bne .L200
 824:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 825:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2917              	 .loc 3 825 0
 2918 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2919 001c 7860     	 str r0,[r7,#4]
 826:../Libraries/XMCLib/src/xmc4_scu.c ****     
 827:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 2920              	 .loc 3 827 0
 2921 001e 134B     	 ldr r3,.L204
 2922 0020 9A6A     	 ldr r2,[r3,#40]
 2923 0022 134B     	 ldr r3,.L204+4
 2924 0024 1340     	 ands r3,r3,r2
 2925 0026 1B0C     	 lsrs r3,r3,#16
 828:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2926              	 .loc 3 828 0
 2927 0028 0133     	 adds r3,r3,#1
 827:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2928              	 .loc 3 827 0
 2929 002a 7A68     	 ldr r2,[r7,#4]
 2930 002c B2FBF3F3 	 udiv r3,r2,r3
 2931 0030 7B60     	 str r3,[r7,#4]
 2932 0032 16E0     	 b .L201
 2933              	.L200:
 829:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 830:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 2934              	 .loc 3 830 0
 2935 0034 FB78     	 ldrb r3,[r7,#3]
 2936 0036 002B     	 cmp r3,#0
 2937 0038 03D1     	 bne .L202
 831:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 832:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 2938              	 .loc 3 832 0
 2939 003a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 2940 003e 7860     	 str r0,[r7,#4]
 2941 0040 0FE0     	 b .L201
 2942              	.L202:
 833:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 834:../Libraries/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 2943              	 .loc 3 834 0
 2944 0042 FB78     	 ldrb r3,[r7,#3]
 2945 0044 022B     	 cmp r3,#2
 2946 0046 0CD1     	 bne .L201
 835:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 836:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2947              	 .loc 3 836 0
 2948 0048 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2949 004c 7860     	 str r0,[r7,#4]
 837:../Libraries/XMCLib/src/xmc4_scu.c ****     
 838:../Libraries/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 2950              	 .loc 3 838 0
 2951 004e 074B     	 ldr r3,.L204
 2952 0050 9A6A     	 ldr r2,[r3,#40]
 2953 0052 074B     	 ldr r3,.L204+4
 2954 0054 1340     	 ands r3,r3,r2
 2955 0056 1B0C     	 lsrs r3,r3,#16
 839:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2956              	 .loc 3 839 0
 2957 0058 0133     	 adds r3,r3,#1
 838:../Libraries/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2958              	 .loc 3 838 0
 2959 005a 7A68     	 ldr r2,[r7,#4]
 2960 005c B2FBF3F3 	 udiv r3,r2,r3
 2961 0060 7B60     	 str r3,[r7,#4]
 2962              	.L201:
 840:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 841:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 842:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 843:../Libraries/XMCLib/src/xmc4_scu.c **** 
 844:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 845:../Libraries/XMCLib/src/xmc4_scu.c **** 
 846:../Libraries/XMCLib/src/xmc4_scu.c ****   return (frequency);
 2963              	 .loc 3 846 0
 2964 0062 7B68     	 ldr r3,[r7,#4]
 847:../Libraries/XMCLib/src/xmc4_scu.c **** }
 2965              	 .loc 3 847 0
 2966 0064 1846     	 mov r0,r3
 2967 0066 0837     	 adds r7,r7,#8
 2968              	.LCFI270:
 2969              	 .cfi_def_cfa_offset 8
 2970 0068 BD46     	 mov sp,r7
 2971              	.LCFI271:
 2972              	 .cfi_def_cfa_register 13
 2973              	 
 2974 006a 80BD     	 pop {r7,pc}
 2975              	.L205:
 2976              	 .align 2
 2977              	.L204:
 2978 006c 00460050 	 .word 1342195200
 2979 0070 0000FF01 	 .word 33488896
 2980              	 .cfi_endproc
 2981              	.LFE199:
 2983              	 .section .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 2984              	 .align 2
 2985              	 .global XMC_SCU_CLOCK_GetPeripheralClockFrequency
 2986              	 .thumb
 2987              	 .thumb_func
 2989              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 2990              	.LFB200:
 848:../Libraries/XMCLib/src/xmc4_scu.c **** 
 849:../Libraries/XMCLib/src/xmc4_scu.c **** /*
 850:../Libraries/XMCLib/src/xmc4_scu.c ****  * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional c
 851:../Libraries/XMCLib/src/xmc4_scu.c ****  */
 852:../Libraries/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
 853:../Libraries/XMCLib/src/xmc4_scu.c **** {
 2991              	 .loc 3 853 0
 2992              	 .cfi_startproc
 2993              	 
 2994              	 
 2995 0000 80B5     	 push {r7,lr}
 2996              	.LCFI272:
 2997              	 .cfi_def_cfa_offset 8
 2998              	 .cfi_offset 7,-8
 2999              	 .cfi_offset 14,-4
 3000 0002 00AF     	 add r7,sp,#0
 3001              	.LCFI273:
 3002              	 .cfi_def_cfa_register 7
 854:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3003              	 .loc 3 854 0
 3004 0004 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetCpuClockFrequency
 3005 0008 0246     	 mov r2,r0
 855:../Libraries/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 3006              	 .loc 3 855 0
 3007 000a 044B     	 ldr r3,.L208
 3008 000c 5B69     	 ldr r3,[r3,#20]
 854:../Libraries/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3009              	 .loc 3 854 0
 3010 000e 03F00103 	 and r3,r3,#1
 3011 0012 22FA03F3 	 lsr r3,r2,r3
 856:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3012              	 .loc 3 856 0
 3013 0016 1846     	 mov r0,r3
 3014 0018 80BD     	 pop {r7,pc}
 3015              	.L209:
 3016 001a 00BF     	 .align 2
 3017              	.L208:
 3018 001c 00460050 	 .word 1342195200
 3019              	 .cfi_endproc
 3020              	.LFE200:
 3022              	 .section .text.XMC_SCU_CLOCK_SetSystemClockSource,"ax",%progbits
 3023              	 .align 2
 3024              	 .global XMC_SCU_CLOCK_SetSystemClockSource
 3025              	 .thumb
 3026              	 .thumb_func
 3028              	XMC_SCU_CLOCK_SetSystemClockSource:
 3029              	.LFB201:
 857:../Libraries/XMCLib/src/xmc4_scu.c **** 
 858:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fSYS */
 859:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
 860:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3030              	 .loc 3 860 0
 3031              	 .cfi_startproc
 3032              	 
 3033              	 
 3034              	 
 3035 0000 80B4     	 push {r7}
 3036              	.LCFI274:
 3037              	 .cfi_def_cfa_offset 4
 3038              	 .cfi_offset 7,-4
 3039 0002 83B0     	 sub sp,sp,#12
 3040              	.LCFI275:
 3041              	 .cfi_def_cfa_offset 16
 3042 0004 00AF     	 add r7,sp,#0
 3043              	.LCFI276:
 3044              	 .cfi_def_cfa_register 7
 3045 0006 7860     	 str r0,[r7,#4]
 861:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 3046              	 .loc 3 861 0
 3047 0008 0649     	 ldr r1,.L211
 3048 000a 064B     	 ldr r3,.L211
 3049 000c DB68     	 ldr r3,[r3,#12]
 3050 000e 23F48032 	 bic r2,r3,#65536
 3051 0012 7B68     	 ldr r3,[r7,#4]
 3052 0014 1343     	 orrs r3,r3,r2
 3053 0016 CB60     	 str r3,[r1,#12]
 862:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 863:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3054              	 .loc 3 863 0
 3055 0018 0C37     	 adds r7,r7,#12
 3056              	.LCFI277:
 3057              	 .cfi_def_cfa_offset 4
 3058 001a BD46     	 mov sp,r7
 3059              	.LCFI278:
 3060              	 .cfi_def_cfa_register 13
 3061              	 
 3062 001c 5DF8047B 	 ldr r7,[sp],#4
 3063              	.LCFI279:
 3064              	 .cfi_restore 7
 3065              	 .cfi_def_cfa_offset 0
 3066 0020 7047     	 bx lr
 3067              	.L212:
 3068 0022 00BF     	 .align 2
 3069              	.L211:
 3070 0024 00460050 	 .word 1342195200
 3071              	 .cfi_endproc
 3072              	.LFE201:
 3074              	 .section .text.XMC_SCU_CLOCK_SetUsbClockSource,"ax",%progbits
 3075              	 .align 2
 3076              	 .global XMC_SCU_CLOCK_SetUsbClockSource
 3077              	 .thumb
 3078              	 .thumb_func
 3080              	XMC_SCU_CLOCK_SetUsbClockSource:
 3081              	.LFB202:
 864:../Libraries/XMCLib/src/xmc4_scu.c **** 
 865:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fUSB */
 866:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
 867:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3082              	 .loc 3 867 0
 3083              	 .cfi_startproc
 3084              	 
 3085              	 
 3086              	 
 3087 0000 80B4     	 push {r7}
 3088              	.LCFI280:
 3089              	 .cfi_def_cfa_offset 4
 3090              	 .cfi_offset 7,-4
 3091 0002 83B0     	 sub sp,sp,#12
 3092              	.LCFI281:
 3093              	 .cfi_def_cfa_offset 16
 3094 0004 00AF     	 add r7,sp,#0
 3095              	.LCFI282:
 3096              	 .cfi_def_cfa_register 7
 3097 0006 7860     	 str r0,[r7,#4]
 868:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 3098              	 .loc 3 868 0
 3099 0008 0649     	 ldr r1,.L214
 3100 000a 064B     	 ldr r3,.L214
 3101 000c 9B69     	 ldr r3,[r3,#24]
 3102 000e 23F48032 	 bic r2,r3,#65536
 3103 0012 7B68     	 ldr r3,[r7,#4]
 3104 0014 1343     	 orrs r3,r3,r2
 3105 0016 8B61     	 str r3,[r1,#24]
 869:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 870:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3106              	 .loc 3 870 0
 3107 0018 0C37     	 adds r7,r7,#12
 3108              	.LCFI283:
 3109              	 .cfi_def_cfa_offset 4
 3110 001a BD46     	 mov sp,r7
 3111              	.LCFI284:
 3112              	 .cfi_def_cfa_register 13
 3113              	 
 3114 001c 5DF8047B 	 ldr r7,[sp],#4
 3115              	.LCFI285:
 3116              	 .cfi_restore 7
 3117              	 .cfi_def_cfa_offset 0
 3118 0020 7047     	 bx lr
 3119              	.L215:
 3120 0022 00BF     	 .align 2
 3121              	.L214:
 3122 0024 00460050 	 .word 1342195200
 3123              	 .cfi_endproc
 3124              	.LFE202:
 3126              	 .section .text.XMC_SCU_CLOCK_SetWdtClockSource,"ax",%progbits
 3127              	 .align 2
 3128              	 .global XMC_SCU_CLOCK_SetWdtClockSource
 3129              	 .thumb
 3130              	 .thumb_func
 3132              	XMC_SCU_CLOCK_SetWdtClockSource:
 3133              	.LFB203:
 871:../Libraries/XMCLib/src/xmc4_scu.c **** 
 872:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fWDT */
 873:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
 874:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3134              	 .loc 3 874 0
 3135              	 .cfi_startproc
 3136              	 
 3137              	 
 3138              	 
 3139 0000 80B4     	 push {r7}
 3140              	.LCFI286:
 3141              	 .cfi_def_cfa_offset 4
 3142              	 .cfi_offset 7,-4
 3143 0002 83B0     	 sub sp,sp,#12
 3144              	.LCFI287:
 3145              	 .cfi_def_cfa_offset 16
 3146 0004 00AF     	 add r7,sp,#0
 3147              	.LCFI288:
 3148              	 .cfi_def_cfa_register 7
 3149 0006 7860     	 str r0,[r7,#4]
 875:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 3150              	 .loc 3 875 0
 3151 0008 0649     	 ldr r1,.L217
 3152 000a 064B     	 ldr r3,.L217
 3153 000c 5B6A     	 ldr r3,[r3,#36]
 3154 000e 23F44032 	 bic r2,r3,#196608
 3155 0012 7B68     	 ldr r3,[r7,#4]
 3156 0014 1343     	 orrs r3,r3,r2
 3157 0016 4B62     	 str r3,[r1,#36]
 876:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 877:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3158              	 .loc 3 877 0
 3159 0018 0C37     	 adds r7,r7,#12
 3160              	.LCFI289:
 3161              	 .cfi_def_cfa_offset 4
 3162 001a BD46     	 mov sp,r7
 3163              	.LCFI290:
 3164              	 .cfi_def_cfa_register 13
 3165              	 
 3166 001c 5DF8047B 	 ldr r7,[sp],#4
 3167              	.LCFI291:
 3168              	 .cfi_restore 7
 3169              	 .cfi_def_cfa_offset 0
 3170 0020 7047     	 bx lr
 3171              	.L218:
 3172 0022 00BF     	 .align 2
 3173              	.L217:
 3174 0024 00460050 	 .word 1342195200
 3175              	 .cfi_endproc
 3176              	.LFE203:
 3178              	 .section .text.XMC_SCU_CLOCK_SetExternalOutputClockSource,"ax",%progbits
 3179              	 .align 2
 3180              	 .global XMC_SCU_CLOCK_SetExternalOutputClockSource
 3181              	 .thumb
 3182              	 .thumb_func
 3184              	XMC_SCU_CLOCK_SetExternalOutputClockSource:
 3185              	.LFB204:
 878:../Libraries/XMCLib/src/xmc4_scu.c **** 
 879:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fEXT */
 880:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
 881:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3186              	 .loc 3 881 0
 3187              	 .cfi_startproc
 3188              	 
 3189              	 
 3190              	 
 3191 0000 80B4     	 push {r7}
 3192              	.LCFI292:
 3193              	 .cfi_def_cfa_offset 4
 3194              	 .cfi_offset 7,-4
 3195 0002 83B0     	 sub sp,sp,#12
 3196              	.LCFI293:
 3197              	 .cfi_def_cfa_offset 16
 3198 0004 00AF     	 add r7,sp,#0
 3199              	.LCFI294:
 3200              	 .cfi_def_cfa_register 7
 3201 0006 0346     	 mov r3,r0
 3202 0008 FB71     	 strb r3,[r7,#7]
 882:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3203              	 .loc 3 882 0
 3204 000a 0649     	 ldr r1,.L220
 3205 000c 054B     	 ldr r3,.L220
 3206 000e 9B6A     	 ldr r3,[r3,#40]
 3207 0010 23F00302 	 bic r2,r3,#3
 883:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 3208              	 .loc 3 883 0
 3209 0014 FB79     	 ldrb r3,[r7,#7]
 882:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3210              	 .loc 3 882 0
 3211 0016 1343     	 orrs r3,r3,r2
 3212 0018 8B62     	 str r3,[r1,#40]
 884:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3213              	 .loc 3 884 0
 3214 001a 0C37     	 adds r7,r7,#12
 3215              	.LCFI295:
 3216              	 .cfi_def_cfa_offset 4
 3217 001c BD46     	 mov sp,r7
 3218              	.LCFI296:
 3219              	 .cfi_def_cfa_register 13
 3220              	 
 3221 001e 5DF8047B 	 ldr r7,[sp],#4
 3222              	.LCFI297:
 3223              	 .cfi_restore 7
 3224              	 .cfi_def_cfa_offset 0
 3225 0022 7047     	 bx lr
 3226              	.L221:
 3227              	 .align 2
 3228              	.L220:
 3229 0024 00460050 	 .word 1342195200
 3230              	 .cfi_endproc
 3231              	.LFE204:
 3233              	 .section .text.XMC_SCU_CLOCK_SetSystemPllClockSource,"ax",%progbits
 3234              	 .align 2
 3235              	 .global XMC_SCU_CLOCK_SetSystemPllClockSource
 3236              	 .thumb
 3237              	 .thumb_func
 3239              	XMC_SCU_CLOCK_SetSystemPllClockSource:
 3240              	.LFB205:
 885:../Libraries/XMCLib/src/xmc4_scu.c **** 
 886:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fPLL */
 887:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
 888:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3241              	 .loc 3 888 0
 3242              	 .cfi_startproc
 3243              	 
 3244              	 
 3245              	 
 3246 0000 80B4     	 push {r7}
 3247              	.LCFI298:
 3248              	 .cfi_def_cfa_offset 4
 3249              	 .cfi_offset 7,-4
 3250 0002 83B0     	 sub sp,sp,#12
 3251              	.LCFI299:
 3252              	 .cfi_def_cfa_offset 16
 3253 0004 00AF     	 add r7,sp,#0
 3254              	.LCFI300:
 3255              	 .cfi_def_cfa_register 7
 3256 0006 0346     	 mov r3,r0
 3257 0008 FB80     	 strh r3,[r7,#6]
 889:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Check input clock */
 890:../Libraries/XMCLib/src/xmc4_scu.c ****   if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 3258              	 .loc 3 890 0
 3259 000a FB88     	 ldrh r3,[r7,#6]
 3260 000c 002B     	 cmp r3,#0
 3261 000e 08D1     	 bne .L223
 891:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 892:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3262              	 .loc 3 892 0
 3263 0010 0A4A     	 ldr r2,.L225
 3264 0012 0A4B     	 ldr r3,.L225
 3265 0014 DB68     	 ldr r3,[r3,#12]
 3266 0016 23F48073 	 bic r3,r3,#256
 3267 001a 23F00103 	 bic r3,r3,#1
 3268 001e D360     	 str r3,[r2,#12]
 3269 0020 07E0     	 b .L222
 3270              	.L223:
 893:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 894:../Libraries/XMCLib/src/xmc4_scu.c ****   else
 895:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 896:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3271              	 .loc 3 896 0
 3272 0022 064A     	 ldr r2,.L225
 3273 0024 054B     	 ldr r3,.L225
 3274 0026 DB68     	 ldr r3,[r3,#12]
 3275 0028 43F48073 	 orr r3,r3,#256
 3276 002c 43F00103 	 orr r3,r3,#1
 3277 0030 D360     	 str r3,[r2,#12]
 3278              	.L222:
 897:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 898:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3279              	 .loc 3 898 0
 3280 0032 0C37     	 adds r7,r7,#12
 3281              	.LCFI301:
 3282              	 .cfi_def_cfa_offset 4
 3283 0034 BD46     	 mov sp,r7
 3284              	.LCFI302:
 3285              	 .cfi_def_cfa_register 13
 3286              	 
 3287 0036 5DF8047B 	 ldr r7,[sp],#4
 3288              	.LCFI303:
 3289              	 .cfi_restore 7
 3290              	 .cfi_def_cfa_offset 0
 3291 003a 7047     	 bx lr
 3292              	.L226:
 3293              	 .align 2
 3294              	.L225:
 3295 003c 10470050 	 .word 1342195472
 3296              	 .cfi_endproc
 3297              	.LFE205:
 3299              	 .section .text.XMC_SCU_HIB_SetRtcClockSource,"ax",%progbits
 3300              	 .align 2
 3301              	 .global XMC_SCU_HIB_SetRtcClockSource
 3302              	 .thumb
 3303              	 .thumb_func
 3305              	XMC_SCU_HIB_SetRtcClockSource:
 3306              	.LFB206:
 899:../Libraries/XMCLib/src/xmc4_scu.c **** 
 900:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fRTC */
 901:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
 902:../Libraries/XMCLib/src/xmc4_scu.c **** { 
 3307              	 .loc 3 902 0
 3308              	 .cfi_startproc
 3309              	 
 3310              	 
 3311              	 
 3312 0000 80B4     	 push {r7}
 3313              	.LCFI304:
 3314              	 .cfi_def_cfa_offset 4
 3315              	 .cfi_offset 7,-4
 3316 0002 83B0     	 sub sp,sp,#12
 3317              	.LCFI305:
 3318              	 .cfi_def_cfa_offset 16
 3319 0004 00AF     	 add r7,sp,#0
 3320              	.LCFI306:
 3321              	 .cfi_def_cfa_register 7
 3322 0006 0346     	 mov r3,r0
 3323 0008 FB71     	 strb r3,[r7,#7]
 903:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of HDCR register in hibernate domain is completed */
 904:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3324              	 .loc 3 904 0
 3325 000a 00BF     	 nop
 3326              	.L228:
 3327              	 .loc 3 904 0 is_stmt 0 discriminator 1
 3328 000c 094B     	 ldr r3,.L229
 3329 000e D3F8C430 	 ldr r3,[r3,#196]
 3330 0012 03F00803 	 and r3,r3,#8
 3331 0016 002B     	 cmp r3,#0
 3332 0018 F8D1     	 bne .L228
 905:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 906:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 907:../Libraries/XMCLib/src/xmc4_scu.c **** 
 908:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 3333              	 .loc 3 908 0 is_stmt 1
 3334 001a 0749     	 ldr r1,.L229+4
 3335 001c 064B     	 ldr r3,.L229+4
 3336 001e DB68     	 ldr r3,[r3,#12]
 3337 0020 23F04002 	 bic r2,r3,#64
 909:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3338              	 .loc 3 909 0
 3339 0024 FB79     	 ldrb r3,[r7,#7]
 908:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3340              	 .loc 3 908 0
 3341 0026 1343     	 orrs r3,r3,r2
 3342 0028 CB60     	 str r3,[r1,#12]
 910:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3343              	 .loc 3 910 0
 3344 002a 0C37     	 adds r7,r7,#12
 3345              	.LCFI307:
 3346              	 .cfi_def_cfa_offset 4
 3347 002c BD46     	 mov sp,r7
 3348              	.LCFI308:
 3349              	 .cfi_def_cfa_register 13
 3350              	 
 3351 002e 5DF8047B 	 ldr r7,[sp],#4
 3352              	.LCFI309:
 3353              	 .cfi_restore 7
 3354              	 .cfi_def_cfa_offset 0
 3355 0032 7047     	 bx lr
 3356              	.L230:
 3357              	 .align 2
 3358              	.L229:
 3359 0034 00400050 	 .word 1342193664
 3360 0038 00430050 	 .word 1342194432
 3361              	 .cfi_endproc
 3362              	.LFE206:
 3364              	 .section .text.XMC_SCU_HIB_SetStandbyClockSource,"ax",%progbits
 3365              	 .align 2
 3366              	 .global XMC_SCU_HIB_SetStandbyClockSource
 3367              	 .thumb
 3368              	 .thumb_func
 3370              	XMC_SCU_HIB_SetStandbyClockSource:
 3371              	.LFB207:
 911:../Libraries/XMCLib/src/xmc4_scu.c **** 
 912:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to select fSTDBY */
 913:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
 914:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3372              	 .loc 3 914 0
 3373              	 .cfi_startproc
 3374              	 
 3375              	 
 3376              	 
 3377 0000 80B4     	 push {r7}
 3378              	.LCFI310:
 3379              	 .cfi_def_cfa_offset 4
 3380              	 .cfi_offset 7,-4
 3381 0002 83B0     	 sub sp,sp,#12
 3382              	.LCFI311:
 3383              	 .cfi_def_cfa_offset 16
 3384 0004 00AF     	 add r7,sp,#0
 3385              	.LCFI312:
 3386              	 .cfi_def_cfa_register 7
 3387 0006 0346     	 mov r3,r0
 3388 0008 FB71     	 strb r3,[r7,#7]
 915:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3389              	 .loc 3 915 0
 3390 000a 00BF     	 nop
 3391              	.L232:
 3392              	 .loc 3 915 0 is_stmt 0 discriminator 1
 3393 000c 094B     	 ldr r3,.L233
 3394 000e D3F8C430 	 ldr r3,[r3,#196]
 3395 0012 03F00803 	 and r3,r3,#8
 3396 0016 002B     	 cmp r3,#0
 3397 0018 F8D1     	 bne .L232
 916:../Libraries/XMCLib/src/xmc4_scu.c ****   {
 917:../Libraries/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 918:../Libraries/XMCLib/src/xmc4_scu.c ****   }
 919:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 3398              	 .loc 3 919 0 is_stmt 1
 3399 001a 0749     	 ldr r1,.L233+4
 3400 001c 064B     	 ldr r3,.L233+4
 3401 001e DB68     	 ldr r3,[r3,#12]
 3402 0020 23F08002 	 bic r2,r3,#128
 920:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3403              	 .loc 3 920 0
 3404 0024 FB79     	 ldrb r3,[r7,#7]
 919:../Libraries/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3405              	 .loc 3 919 0
 3406 0026 1343     	 orrs r3,r3,r2
 3407 0028 CB60     	 str r3,[r1,#12]
 921:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3408              	 .loc 3 921 0
 3409 002a 0C37     	 adds r7,r7,#12
 3410              	.LCFI313:
 3411              	 .cfi_def_cfa_offset 4
 3412 002c BD46     	 mov sp,r7
 3413              	.LCFI314:
 3414              	 .cfi_def_cfa_register 13
 3415              	 
 3416 002e 5DF8047B 	 ldr r7,[sp],#4
 3417              	.LCFI315:
 3418              	 .cfi_restore 7
 3419              	 .cfi_def_cfa_offset 0
 3420 0032 7047     	 bx lr
 3421              	.L234:
 3422              	 .align 2
 3423              	.L233:
 3424 0034 00400050 	 .word 1342193664
 3425 0038 00430050 	 .word 1342194432
 3426              	 .cfi_endproc
 3427              	.LFE207:
 3429              	 .section .text.XMC_SCU_CLOCK_SetSystemClockDivider,"ax",%progbits
 3430              	 .align 2
 3431              	 .global XMC_SCU_CLOCK_SetSystemClockDivider
 3432              	 .thumb
 3433              	 .thumb_func
 3435              	XMC_SCU_CLOCK_SetSystemClockDivider:
 3436              	.LFB208:
 922:../Libraries/XMCLib/src/xmc4_scu.c **** 
 923:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsys and its parent */
 924:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
 925:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3437              	 .loc 3 925 0
 3438              	 .cfi_startproc
 3439              	 
 3440              	 
 3441              	 
 3442 0000 80B4     	 push {r7}
 3443              	.LCFI316:
 3444              	 .cfi_def_cfa_offset 4
 3445              	 .cfi_offset 7,-4
 3446 0002 83B0     	 sub sp,sp,#12
 3447              	.LCFI317:
 3448              	 .cfi_def_cfa_offset 16
 3449 0004 00AF     	 add r7,sp,#0
 3450              	.LCFI318:
 3451              	 .cfi_def_cfa_register 7
 3452 0006 7860     	 str r0,[r7,#4]
 926:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
 927:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 928:../Libraries/XMCLib/src/xmc4_scu.c **** 
 929:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 3453              	 .loc 3 929 0
 3454 0008 0649     	 ldr r1,.L236
 3455 000a 064B     	 ldr r3,.L236
 3456 000c DB68     	 ldr r3,[r3,#12]
 3457 000e 23F0FF02 	 bic r2,r3,#255
 930:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3458              	 .loc 3 930 0
 3459 0012 7B68     	 ldr r3,[r7,#4]
 3460 0014 013B     	 subs r3,r3,#1
 929:../Libraries/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3461              	 .loc 3 929 0
 3462 0016 1343     	 orrs r3,r3,r2
 3463 0018 CB60     	 str r3,[r1,#12]
 931:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3464              	 .loc 3 931 0
 3465 001a 0C37     	 adds r7,r7,#12
 3466              	.LCFI319:
 3467              	 .cfi_def_cfa_offset 4
 3468 001c BD46     	 mov sp,r7
 3469              	.LCFI320:
 3470              	 .cfi_def_cfa_register 13
 3471              	 
 3472 001e 5DF8047B 	 ldr r7,[sp],#4
 3473              	.LCFI321:
 3474              	 .cfi_restore 7
 3475              	 .cfi_def_cfa_offset 0
 3476 0022 7047     	 bx lr
 3477              	.L237:
 3478              	 .align 2
 3479              	.L236:
 3480 0024 00460050 	 .word 1342195200
 3481              	 .cfi_endproc
 3482              	.LFE208:
 3484              	 .section .text.XMC_SCU_CLOCK_SetCcuClockDivider,"ax",%progbits
 3485              	 .align 2
 3486              	 .global XMC_SCU_CLOCK_SetCcuClockDivider
 3487              	 .thumb
 3488              	 .thumb_func
 3490              	XMC_SCU_CLOCK_SetCcuClockDivider:
 3491              	.LFB209:
 932:../Libraries/XMCLib/src/xmc4_scu.c **** 
 933:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fccu and its parent */
 934:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
 935:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3492              	 .loc 3 935 0
 3493              	 .cfi_startproc
 3494              	 
 3495              	 
 3496              	 
 3497 0000 80B4     	 push {r7}
 3498              	.LCFI322:
 3499              	 .cfi_def_cfa_offset 4
 3500              	 .cfi_offset 7,-4
 3501 0002 83B0     	 sub sp,sp,#12
 3502              	.LCFI323:
 3503              	 .cfi_def_cfa_offset 16
 3504 0004 00AF     	 add r7,sp,#0
 3505              	.LCFI324:
 3506              	 .cfi_def_cfa_register 7
 3507 0006 7860     	 str r0,[r7,#4]
 936:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );
 937:../Libraries/XMCLib/src/xmc4_scu.c **** 
 938:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 3508              	 .loc 3 938 0
 3509 0008 0649     	 ldr r1,.L239
 3510 000a 064B     	 ldr r3,.L239
 3511 000c 1B6A     	 ldr r3,[r3,#32]
 3512 000e 23F00102 	 bic r2,r3,#1
 939:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3513              	 .loc 3 939 0
 3514 0012 7B68     	 ldr r3,[r7,#4]
 3515 0014 013B     	 subs r3,r3,#1
 938:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3516              	 .loc 3 938 0
 3517 0016 1343     	 orrs r3,r3,r2
 3518 0018 0B62     	 str r3,[r1,#32]
 940:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3519              	 .loc 3 940 0
 3520 001a 0C37     	 adds r7,r7,#12
 3521              	.LCFI325:
 3522              	 .cfi_def_cfa_offset 4
 3523 001c BD46     	 mov sp,r7
 3524              	.LCFI326:
 3525              	 .cfi_def_cfa_register 13
 3526              	 
 3527 001e 5DF8047B 	 ldr r7,[sp],#4
 3528              	.LCFI327:
 3529              	 .cfi_restore 7
 3530              	 .cfi_def_cfa_offset 0
 3531 0022 7047     	 bx lr
 3532              	.L240:
 3533              	 .align 2
 3534              	.L239:
 3535 0024 00460050 	 .word 1342195200
 3536              	 .cfi_endproc
 3537              	.LFE209:
 3539              	 .section .text.XMC_SCU_CLOCK_SetCpuClockDivider,"ax",%progbits
 3540              	 .align 2
 3541              	 .global XMC_SCU_CLOCK_SetCpuClockDivider
 3542              	 .thumb
 3543              	 .thumb_func
 3545              	XMC_SCU_CLOCK_SetCpuClockDivider:
 3546              	.LFB210:
 941:../Libraries/XMCLib/src/xmc4_scu.c **** 
 942:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fcpu and its parent */
 943:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
 944:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3547              	 .loc 3 944 0
 3548              	 .cfi_startproc
 3549              	 
 3550              	 
 3551              	 
 3552 0000 80B4     	 push {r7}
 3553              	.LCFI328:
 3554              	 .cfi_def_cfa_offset 4
 3555              	 .cfi_offset 7,-4
 3556 0002 83B0     	 sub sp,sp,#12
 3557              	.LCFI329:
 3558              	 .cfi_def_cfa_offset 16
 3559 0004 00AF     	 add r7,sp,#0
 3560              	.LCFI330:
 3561              	 .cfi_def_cfa_register 7
 3562 0006 7860     	 str r0,[r7,#4]
 945:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );
 946:../Libraries/XMCLib/src/xmc4_scu.c **** 
 947:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 3563              	 .loc 3 947 0
 3564 0008 0649     	 ldr r1,.L242
 3565 000a 064B     	 ldr r3,.L242
 3566 000c 1B69     	 ldr r3,[r3,#16]
 3567 000e 23F00102 	 bic r2,r3,#1
 948:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3568              	 .loc 3 948 0
 3569 0012 7B68     	 ldr r3,[r7,#4]
 3570 0014 013B     	 subs r3,r3,#1
 947:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3571              	 .loc 3 947 0
 3572 0016 1343     	 orrs r3,r3,r2
 3573 0018 0B61     	 str r3,[r1,#16]
 949:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3574              	 .loc 3 949 0
 3575 001a 0C37     	 adds r7,r7,#12
 3576              	.LCFI331:
 3577              	 .cfi_def_cfa_offset 4
 3578 001c BD46     	 mov sp,r7
 3579              	.LCFI332:
 3580              	 .cfi_def_cfa_register 13
 3581              	 
 3582 001e 5DF8047B 	 ldr r7,[sp],#4
 3583              	.LCFI333:
 3584              	 .cfi_restore 7
 3585              	 .cfi_def_cfa_offset 0
 3586 0022 7047     	 bx lr
 3587              	.L243:
 3588              	 .align 2
 3589              	.L242:
 3590 0024 00460050 	 .word 1342195200
 3591              	 .cfi_endproc
 3592              	.LFE210:
 3594              	 .section .text.XMC_SCU_CLOCK_SetPeripheralClockDivider,"ax",%progbits
 3595              	 .align 2
 3596              	 .global XMC_SCU_CLOCK_SetPeripheralClockDivider
 3597              	 .thumb
 3598              	 .thumb_func
 3600              	XMC_SCU_CLOCK_SetPeripheralClockDivider:
 3601              	.LFB211:
 950:../Libraries/XMCLib/src/xmc4_scu.c **** 
 951:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fperiph and its parent */
 952:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
 953:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3602              	 .loc 3 953 0
 3603              	 .cfi_startproc
 3604              	 
 3605              	 
 3606              	 
 3607 0000 80B4     	 push {r7}
 3608              	.LCFI334:
 3609              	 .cfi_def_cfa_offset 4
 3610              	 .cfi_offset 7,-4
 3611 0002 83B0     	 sub sp,sp,#12
 3612              	.LCFI335:
 3613              	 .cfi_def_cfa_offset 16
 3614 0004 00AF     	 add r7,sp,#0
 3615              	.LCFI336:
 3616              	 .cfi_def_cfa_register 7
 3617 0006 7860     	 str r0,[r7,#4]
 954:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) 
 955:../Libraries/XMCLib/src/xmc4_scu.c **** 
 956:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 3618              	 .loc 3 956 0
 3619 0008 0649     	 ldr r1,.L245
 3620 000a 064B     	 ldr r3,.L245
 3621 000c 5B69     	 ldr r3,[r3,#20]
 3622 000e 23F00102 	 bic r2,r3,#1
 957:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3623              	 .loc 3 957 0
 3624 0012 7B68     	 ldr r3,[r7,#4]
 3625 0014 013B     	 subs r3,r3,#1
 956:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3626              	 .loc 3 956 0
 3627 0016 1343     	 orrs r3,r3,r2
 3628 0018 4B61     	 str r3,[r1,#20]
 958:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3629              	 .loc 3 958 0
 3630 001a 0C37     	 adds r7,r7,#12
 3631              	.LCFI337:
 3632              	 .cfi_def_cfa_offset 4
 3633 001c BD46     	 mov sp,r7
 3634              	.LCFI338:
 3635              	 .cfi_def_cfa_register 13
 3636              	 
 3637 001e 5DF8047B 	 ldr r7,[sp],#4
 3638              	.LCFI339:
 3639              	 .cfi_restore 7
 3640              	 .cfi_def_cfa_offset 0
 3641 0022 7047     	 bx lr
 3642              	.L246:
 3643              	 .align 2
 3644              	.L245:
 3645 0024 00460050 	 .word 1342195200
 3646              	 .cfi_endproc
 3647              	.LFE211:
 3649              	 .section .text.XMC_SCU_CLOCK_SetUsbClockDivider,"ax",%progbits
 3650              	 .align 2
 3651              	 .global XMC_SCU_CLOCK_SetUsbClockDivider
 3652              	 .thumb
 3653              	 .thumb_func
 3655              	XMC_SCU_CLOCK_SetUsbClockDivider:
 3656              	.LFB212:
 959:../Libraries/XMCLib/src/xmc4_scu.c **** 
 960:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsdmmc and its parent */
 961:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
 962:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3657              	 .loc 3 962 0
 3658              	 .cfi_startproc
 3659              	 
 3660              	 
 3661              	 
 3662 0000 80B4     	 push {r7}
 3663              	.LCFI340:
 3664              	 .cfi_def_cfa_offset 4
 3665              	 .cfi_offset 7,-4
 3666 0002 83B0     	 sub sp,sp,#12
 3667              	.LCFI341:
 3668              	 .cfi_def_cfa_offset 16
 3669 0004 00AF     	 add r7,sp,#0
 3670              	.LCFI342:
 3671              	 .cfi_def_cfa_register 7
 3672 0006 7860     	 str r0,[r7,#4]
 963:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
 964:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );
 965:../Libraries/XMCLib/src/xmc4_scu.c **** 
 966:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 3673              	 .loc 3 966 0
 3674 0008 0649     	 ldr r1,.L248
 3675 000a 064B     	 ldr r3,.L248
 3676 000c 9B69     	 ldr r3,[r3,#24]
 3677 000e 23F00702 	 bic r2,r3,#7
 967:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 3678              	 .loc 3 967 0
 3679 0012 7B68     	 ldr r3,[r7,#4]
 3680 0014 013B     	 subs r3,r3,#1
 966:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 3681              	 .loc 3 966 0
 3682 0016 1343     	 orrs r3,r3,r2
 3683 0018 8B61     	 str r3,[r1,#24]
 968:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3684              	 .loc 3 968 0
 3685 001a 0C37     	 adds r7,r7,#12
 3686              	.LCFI343:
 3687              	 .cfi_def_cfa_offset 4
 3688 001c BD46     	 mov sp,r7
 3689              	.LCFI344:
 3690              	 .cfi_def_cfa_register 13
 3691              	 
 3692 001e 5DF8047B 	 ldr r7,[sp],#4
 3693              	.LCFI345:
 3694              	 .cfi_restore 7
 3695              	 .cfi_def_cfa_offset 0
 3696 0022 7047     	 bx lr
 3697              	.L249:
 3698              	 .align 2
 3699              	.L248:
 3700 0024 00460050 	 .word 1342195200
 3701              	 .cfi_endproc
 3702              	.LFE212:
 3704              	 .section .text.XMC_SCU_CLOCK_SetEbuClockDivider,"ax",%progbits
 3705              	 .align 2
 3706              	 .global XMC_SCU_CLOCK_SetEbuClockDivider
 3707              	 .thumb
 3708              	 .thumb_func
 3710              	XMC_SCU_CLOCK_SetEbuClockDivider:
 3711              	.LFB213:
 969:../Libraries/XMCLib/src/xmc4_scu.c **** 
 970:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 971:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between febu and its parent */
 972:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
 973:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3712              	 .loc 3 973 0
 3713              	 .cfi_startproc
 3714              	 
 3715              	 
 3716              	 
 3717 0000 80B4     	 push {r7}
 3718              	.LCFI346:
 3719              	 .cfi_def_cfa_offset 4
 3720              	 .cfi_offset 7,-4
 3721 0002 83B0     	 sub sp,sp,#12
 3722              	.LCFI347:
 3723              	 .cfi_def_cfa_offset 16
 3724 0004 00AF     	 add r7,sp,#0
 3725              	.LCFI348:
 3726              	 .cfi_def_cfa_register 7
 3727 0006 7860     	 str r0,[r7,#4]
 974:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
 975:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );
 976:../Libraries/XMCLib/src/xmc4_scu.c **** 
 977:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 3728              	 .loc 3 977 0
 3729 0008 0649     	 ldr r1,.L251
 3730 000a 064B     	 ldr r3,.L251
 3731 000c DB69     	 ldr r3,[r3,#28]
 3732 000e 23F03F02 	 bic r2,r3,#63
 978:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 3733              	 .loc 3 978 0
 3734 0012 7B68     	 ldr r3,[r7,#4]
 3735 0014 013B     	 subs r3,r3,#1
 977:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 3736              	 .loc 3 977 0
 3737 0016 1343     	 orrs r3,r3,r2
 3738 0018 CB61     	 str r3,[r1,#28]
 979:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3739              	 .loc 3 979 0
 3740 001a 0C37     	 adds r7,r7,#12
 3741              	.LCFI349:
 3742              	 .cfi_def_cfa_offset 4
 3743 001c BD46     	 mov sp,r7
 3744              	.LCFI350:
 3745              	 .cfi_def_cfa_register 13
 3746              	 
 3747 001e 5DF8047B 	 ldr r7,[sp],#4
 3748              	.LCFI351:
 3749              	 .cfi_restore 7
 3750              	 .cfi_def_cfa_offset 0
 3751 0022 7047     	 bx lr
 3752              	.L252:
 3753              	 .align 2
 3754              	.L251:
 3755 0024 00460050 	 .word 1342195200
 3756              	 .cfi_endproc
 3757              	.LFE213:
 3759              	 .section .text.XMC_SCU_CLOCK_SetWdtClockDivider,"ax",%progbits
 3760              	 .align 2
 3761              	 .global XMC_SCU_CLOCK_SetWdtClockDivider
 3762              	 .thumb
 3763              	 .thumb_func
 3765              	XMC_SCU_CLOCK_SetWdtClockDivider:
 3766              	.LFB214:
 980:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
 981:../Libraries/XMCLib/src/xmc4_scu.c **** 
 982:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fwdt and its parent */
 983:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
 984:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3767              	 .loc 3 984 0
 3768              	 .cfi_startproc
 3769              	 
 3770              	 
 3771              	 
 3772 0000 80B4     	 push {r7}
 3773              	.LCFI352:
 3774              	 .cfi_def_cfa_offset 4
 3775              	 .cfi_offset 7,-4
 3776 0002 83B0     	 sub sp,sp,#12
 3777              	.LCFI353:
 3778              	 .cfi_def_cfa_offset 16
 3779 0004 00AF     	 add r7,sp,#0
 3780              	.LCFI354:
 3781              	 .cfi_def_cfa_register 7
 3782 0006 7860     	 str r0,[r7,#4]
 985:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
 986:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );
 987:../Libraries/XMCLib/src/xmc4_scu.c **** 
 988:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 3783              	 .loc 3 988 0
 3784 0008 0649     	 ldr r1,.L254
 3785 000a 064B     	 ldr r3,.L254
 3786 000c 5B6A     	 ldr r3,[r3,#36]
 3787 000e 23F0FF02 	 bic r2,r3,#255
 989:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 3788              	 .loc 3 989 0
 3789 0012 7B68     	 ldr r3,[r7,#4]
 3790 0014 013B     	 subs r3,r3,#1
 988:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 3791              	 .loc 3 988 0
 3792 0016 1343     	 orrs r3,r3,r2
 3793 0018 4B62     	 str r3,[r1,#36]
 990:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3794              	 .loc 3 990 0
 3795 001a 0C37     	 adds r7,r7,#12
 3796              	.LCFI355:
 3797              	 .cfi_def_cfa_offset 4
 3798 001c BD46     	 mov sp,r7
 3799              	.LCFI356:
 3800              	 .cfi_def_cfa_register 13
 3801              	 
 3802 001e 5DF8047B 	 ldr r7,[sp],#4
 3803              	.LCFI357:
 3804              	 .cfi_restore 7
 3805              	 .cfi_def_cfa_offset 0
 3806 0022 7047     	 bx lr
 3807              	.L255:
 3808              	 .align 2
 3809              	.L254:
 3810 0024 00460050 	 .word 1342195200
 3811              	 .cfi_endproc
 3812              	.LFE214:
 3814              	 .section .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider,"ax",%progbits
 3815              	 .align 2
 3816              	 .global XMC_SCU_CLOCK_SetExternalOutputClockDivider
 3817              	 .thumb
 3818              	 .thumb_func
 3820              	XMC_SCU_CLOCK_SetExternalOutputClockDivider:
 3821              	.LFB215:
 991:../Libraries/XMCLib/src/xmc4_scu.c **** 
 992:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fext and its parent */
 993:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
 994:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3822              	 .loc 3 994 0
 3823              	 .cfi_startproc
 3824              	 
 3825              	 
 3826              	 
 3827 0000 80B4     	 push {r7}
 3828              	.LCFI358:
 3829              	 .cfi_def_cfa_offset 4
 3830              	 .cfi_offset 7,-4
 3831 0002 83B0     	 sub sp,sp,#12
 3832              	.LCFI359:
 3833              	 .cfi_def_cfa_offset 16
 3834 0004 00AF     	 add r7,sp,#0
 3835              	.LCFI360:
 3836              	 .cfi_def_cfa_register 7
 3837 0006 7860     	 str r0,[r7,#4]
 995:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
 996:../Libraries/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );
 997:../Libraries/XMCLib/src/xmc4_scu.c **** 
 998:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 3838              	 .loc 3 998 0
 3839 0008 0849     	 ldr r1,.L257
 3840 000a 084B     	 ldr r3,.L257
 3841 000c 9B6A     	 ldr r3,[r3,#40]
 3842 000e 23F0FF73 	 bic r3,r3,#33423360
 3843 0012 23F48033 	 bic r3,r3,#65536
 999:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 3844              	 .loc 3 999 0
 3845 0016 7A68     	 ldr r2,[r7,#4]
 3846 0018 013A     	 subs r2,r2,#1
 3847 001a 1204     	 lsls r2,r2,#16
 998:../Libraries/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 3848              	 .loc 3 998 0
 3849 001c 1343     	 orrs r3,r3,r2
 3850 001e 8B62     	 str r3,[r1,#40]
1000:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3851              	 .loc 3 1000 0
 3852 0020 0C37     	 adds r7,r7,#12
 3853              	.LCFI361:
 3854              	 .cfi_def_cfa_offset 4
 3855 0022 BD46     	 mov sp,r7
 3856              	.LCFI362:
 3857              	 .cfi_def_cfa_register 13
 3858              	 
 3859 0024 5DF8047B 	 ldr r7,[sp],#4
 3860              	.LCFI363:
 3861              	 .cfi_restore 7
 3862              	 .cfi_def_cfa_offset 0
 3863 0028 7047     	 bx lr
 3864              	.L258:
 3865 002a 00BF     	 .align 2
 3866              	.L257:
 3867 002c 00460050 	 .word 1342195200
 3868              	 .cfi_endproc
 3869              	.LFE215:
 3871              	 .section .text.XMC_SCU_CLOCK_EnableClock,"ax",%progbits
 3872              	 .align 2
 3873              	 .global XMC_SCU_CLOCK_EnableClock
 3874              	 .thumb
 3875              	 .thumb_func
 3877              	XMC_SCU_CLOCK_EnableClock:
 3878              	.LFB216:
1001:../Libraries/XMCLib/src/xmc4_scu.c **** 
1002:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
1003:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
1004:../Libraries/XMCLib/src/xmc4_scu.c **** {
1005:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
1006:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
1007:../Libraries/XMCLib/src/xmc4_scu.c **** }
1008:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1009:../Libraries/XMCLib/src/xmc4_scu.c **** 
1010:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable a given module clock */
1011:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
1012:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3879              	 .loc 3 1012 0
 3880              	 .cfi_startproc
 3881              	 
 3882              	 
 3883              	 
 3884 0000 80B4     	 push {r7}
 3885              	.LCFI364:
 3886              	 .cfi_def_cfa_offset 4
 3887              	 .cfi_offset 7,-4
 3888 0002 83B0     	 sub sp,sp,#12
 3889              	.LCFI365:
 3890              	 .cfi_def_cfa_offset 16
 3891 0004 00AF     	 add r7,sp,#0
 3892              	.LCFI366:
 3893              	 .cfi_def_cfa_register 7
 3894 0006 0346     	 mov r3,r0
 3895 0008 FB71     	 strb r3,[r7,#7]
1013:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKSET = ((uint32_t)clock);
 3896              	 .loc 3 1013 0
 3897 000a 044A     	 ldr r2,.L260
 3898 000c FB79     	 ldrb r3,[r7,#7]
 3899 000e 5360     	 str r3,[r2,#4]
1014:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3900              	 .loc 3 1014 0
 3901 0010 0C37     	 adds r7,r7,#12
 3902              	.LCFI367:
 3903              	 .cfi_def_cfa_offset 4
 3904 0012 BD46     	 mov sp,r7
 3905              	.LCFI368:
 3906              	 .cfi_def_cfa_register 13
 3907              	 
 3908 0014 5DF8047B 	 ldr r7,[sp],#4
 3909              	.LCFI369:
 3910              	 .cfi_restore 7
 3911              	 .cfi_def_cfa_offset 0
 3912 0018 7047     	 bx lr
 3913              	.L261:
 3914 001a 00BF     	 .align 2
 3915              	.L260:
 3916 001c 00460050 	 .word 1342195200
 3917              	 .cfi_endproc
 3918              	.LFE216:
 3920              	 .section .text.XMC_SCU_CLOCK_DisableClock,"ax",%progbits
 3921              	 .align 2
 3922              	 .global XMC_SCU_CLOCK_DisableClock
 3923              	 .thumb
 3924              	 .thumb_func
 3926              	XMC_SCU_CLOCK_DisableClock:
 3927              	.LFB217:
1015:../Libraries/XMCLib/src/xmc4_scu.c **** 
1016:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable a given module clock */
1017:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
1018:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3928              	 .loc 3 1018 0
 3929              	 .cfi_startproc
 3930              	 
 3931              	 
 3932              	 
 3933 0000 80B4     	 push {r7}
 3934              	.LCFI370:
 3935              	 .cfi_def_cfa_offset 4
 3936              	 .cfi_offset 7,-4
 3937 0002 83B0     	 sub sp,sp,#12
 3938              	.LCFI371:
 3939              	 .cfi_def_cfa_offset 16
 3940 0004 00AF     	 add r7,sp,#0
 3941              	.LCFI372:
 3942              	 .cfi_def_cfa_register 7
 3943 0006 0346     	 mov r3,r0
 3944 0008 FB71     	 strb r3,[r7,#7]
1019:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKCLR = ((uint32_t)clock);
 3945              	 .loc 3 1019 0
 3946 000a 044A     	 ldr r2,.L263
 3947 000c FB79     	 ldrb r3,[r7,#7]
 3948 000e 9360     	 str r3,[r2,#8]
1020:../Libraries/XMCLib/src/xmc4_scu.c **** }
 3949              	 .loc 3 1020 0
 3950 0010 0C37     	 adds r7,r7,#12
 3951              	.LCFI373:
 3952              	 .cfi_def_cfa_offset 4
 3953 0012 BD46     	 mov sp,r7
 3954              	.LCFI374:
 3955              	 .cfi_def_cfa_register 13
 3956              	 
 3957 0014 5DF8047B 	 ldr r7,[sp],#4
 3958              	.LCFI375:
 3959              	 .cfi_restore 7
 3960              	 .cfi_def_cfa_offset 0
 3961 0018 7047     	 bx lr
 3962              	.L264:
 3963 001a 00BF     	 .align 2
 3964              	.L263:
 3965 001c 00460050 	 .word 1342195200
 3966              	 .cfi_endproc
 3967              	.LFE217:
 3969              	 .section .text.XMC_SCU_CLOCK_IsClockEnabled,"ax",%progbits
 3970              	 .align 2
 3971              	 .global XMC_SCU_CLOCK_IsClockEnabled
 3972              	 .thumb
 3973              	 .thumb_func
 3975              	XMC_SCU_CLOCK_IsClockEnabled:
 3976              	.LFB218:
1021:../Libraries/XMCLib/src/xmc4_scu.c **** 
1022:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to determine if module clock of the given peripheral is enabled */
1023:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
1024:../Libraries/XMCLib/src/xmc4_scu.c **** {
 3977              	 .loc 3 1024 0
 3978              	 .cfi_startproc
 3979              	 
 3980              	 
 3981              	 
 3982 0000 80B4     	 push {r7}
 3983              	.LCFI376:
 3984              	 .cfi_def_cfa_offset 4
 3985              	 .cfi_offset 7,-4
 3986 0002 83B0     	 sub sp,sp,#12
 3987              	.LCFI377:
 3988              	 .cfi_def_cfa_offset 16
 3989 0004 00AF     	 add r7,sp,#0
 3990              	.LCFI378:
 3991              	 .cfi_def_cfa_register 7
 3992 0006 0346     	 mov r3,r0
 3993 0008 FB71     	 strb r3,[r7,#7]
1025:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 3994              	 .loc 3 1025 0
 3995 000a 074B     	 ldr r3,.L267
 3996 000c 1A68     	 ldr r2,[r3]
 3997 000e FB79     	 ldrb r3,[r7,#7]
 3998 0010 1340     	 ands r3,r3,r2
 3999 0012 002B     	 cmp r3,#0
 4000 0014 14BF     	 ite ne
 4001 0016 0123     	 movne r3,#1
 4002 0018 0023     	 moveq r3,#0
 4003 001a DBB2     	 uxtb r3,r3
1026:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4004              	 .loc 3 1026 0
 4005 001c 1846     	 mov r0,r3
 4006 001e 0C37     	 adds r7,r7,#12
 4007              	.LCFI379:
 4008              	 .cfi_def_cfa_offset 4
 4009 0020 BD46     	 mov sp,r7
 4010              	.LCFI380:
 4011              	 .cfi_def_cfa_register 13
 4012              	 
 4013 0022 5DF8047B 	 ldr r7,[sp],#4
 4014              	.LCFI381:
 4015              	 .cfi_restore 7
 4016              	 .cfi_def_cfa_offset 0
 4017 0026 7047     	 bx lr
 4018              	.L268:
 4019              	 .align 2
 4020              	.L267:
 4021 0028 00460050 	 .word 1342195200
 4022              	 .cfi_endproc
 4023              	.LFE218:
 4025              	 .section .text.XMC_SCU_CLOCK_EnableUsbPll,"ax",%progbits
 4026              	 .align 2
 4027              	 .global XMC_SCU_CLOCK_EnableUsbPll
 4028              	 .thumb
 4029              	 .thumb_func
 4031              	XMC_SCU_CLOCK_EnableUsbPll:
 4032              	.LFB219:
1027:../Libraries/XMCLib/src/xmc4_scu.c **** 
1028:../Libraries/XMCLib/src/xmc4_scu.c **** #if defined(CLOCK_GATING_SUPPORTED)
1029:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1030:../Libraries/XMCLib/src/xmc4_scu.c **** {
1031:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
1032:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1033:../Libraries/XMCLib/src/xmc4_scu.c **** #if (UC_SERIES == XMC48 || UC_SERIES == XMC47)
1034:../Libraries/XMCLib/src/xmc4_scu.c ****   static __O uint32_t *const set_peripheral_gate[] = {&(SCU_CLK->CGATSET0),
1035:../Libraries/XMCLib/src/xmc4_scu.c ****                                                       &(SCU_CLK->CGATSET1),
1036:../Libraries/XMCLib/src/xmc4_scu.c ****                                                       &(SCU_CLK->CGATSET2),
1037:../Libraries/XMCLib/src/xmc4_scu.c ****                                                       &(SCU_CLK->CGATSET3)};
1038:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1039:../Libraries/XMCLib/src/xmc4_scu.c ****   static __O uint32_t *const set_peripheral_gate[] = {&(SCU_CLK->CGATSET0),
1040:../Libraries/XMCLib/src/xmc4_scu.c ****                                                       &(SCU_CLK->CGATSET1),
1041:../Libraries/XMCLib/src/xmc4_scu.c ****                                                       &(SCU_CLK->CGATSET2)};
1042:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1043:../Libraries/XMCLib/src/xmc4_scu.c ****   *set_peripheral_gate[index] |= (uint32_t)mask;
1044:../Libraries/XMCLib/src/xmc4_scu.c **** }
1045:../Libraries/XMCLib/src/xmc4_scu.c **** 
1046:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1047:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1048:../Libraries/XMCLib/src/xmc4_scu.c **** {
1049:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
1050:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1051:../Libraries/XMCLib/src/xmc4_scu.c **** #if (UC_SERIES == XMC48 || UC_SERIES == XMC47)
1052:../Libraries/XMCLib/src/xmc4_scu.c ****   static __O uint32_t *const clear_peripheral_gate[] = {&(SCU_CLK->CGATCLR0),
1053:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATCLR1),
1054:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATCLR2),
1055:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATCLR3)};
1056:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1057:../Libraries/XMCLib/src/xmc4_scu.c ****   static __O uint32_t *const clear_peripheral_gate[] = {&(SCU_CLK->CGATCLR0),
1058:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATCLR1),
1059:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATCLR2)};
1060:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1061:../Libraries/XMCLib/src/xmc4_scu.c ****   *clear_peripheral_gate[index] |= (uint32_t)mask;
1062:../Libraries/XMCLib/src/xmc4_scu.c **** }
1063:../Libraries/XMCLib/src/xmc4_scu.c **** 
1064:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1065:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1066:../Libraries/XMCLib/src/xmc4_scu.c **** {
1067:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
1068:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1069:../Libraries/XMCLib/src/xmc4_scu.c **** #if (UC_SERIES == XMC48 || UC_SERIES == XMC47)
1070:../Libraries/XMCLib/src/xmc4_scu.c ****   static __I uint32_t *const clear_peripheral_gate[] = {&(SCU_CLK->CGATSTAT0),
1071:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATSTAT1),
1072:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATSTAT2),
1073:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATSTAT3)};
1074:../Libraries/XMCLib/src/xmc4_scu.c **** #else
1075:../Libraries/XMCLib/src/xmc4_scu.c ****   static __I uint32_t *const clear_peripheral_gate[] = {&(SCU_CLK->CGATSTAT0),
1076:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATSTAT1),
1077:../Libraries/XMCLib/src/xmc4_scu.c ****                                                         &(SCU_CLK->CGATSTAT2)};
1078:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1079:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)(*clear_peripheral_gate[index] & mask);
1080:../Libraries/XMCLib/src/xmc4_scu.c **** }
1081:../Libraries/XMCLib/src/xmc4_scu.c **** #endif
1082:../Libraries/XMCLib/src/xmc4_scu.c **** 
1083:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableUsbPll(void)
1084:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4033              	 .loc 3 1084 0
 4034              	 .cfi_startproc
 4035              	 
 4036              	 
 4037              	 
 4038 0000 80B4     	 push {r7}
 4039              	.LCFI382:
 4040              	 .cfi_def_cfa_offset 4
 4041              	 .cfi_offset 7,-4
 4042 0002 00AF     	 add r7,sp,#0
 4043              	.LCFI383:
 4044              	 .cfi_def_cfa_register 7
1085:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4045              	 .loc 3 1085 0
 4046 0004 054A     	 ldr r2,.L270
 4047 0006 054B     	 ldr r3,.L270
 4048 0008 5B69     	 ldr r3,[r3,#20]
 4049 000a 23F48033 	 bic r3,r3,#65536
 4050 000e 23F00203 	 bic r3,r3,#2
 4051 0012 5361     	 str r3,[r2,#20]
1086:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4052              	 .loc 3 1086 0
 4053 0014 BD46     	 mov sp,r7
 4054              	.LCFI384:
 4055              	 .cfi_def_cfa_register 13
 4056              	 
 4057 0016 5DF8047B 	 ldr r7,[sp],#4
 4058              	.LCFI385:
 4059              	 .cfi_restore 7
 4060              	 .cfi_def_cfa_offset 0
 4061 001a 7047     	 bx lr
 4062              	.L271:
 4063              	 .align 2
 4064              	.L270:
 4065 001c 10470050 	 .word 1342195472
 4066              	 .cfi_endproc
 4067              	.LFE219:
 4069              	 .section .text.XMC_SCU_CLOCK_DisableUsbPll,"ax",%progbits
 4070              	 .align 2
 4071              	 .global XMC_SCU_CLOCK_DisableUsbPll
 4072              	 .thumb
 4073              	 .thumb_func
 4075              	XMC_SCU_CLOCK_DisableUsbPll:
 4076              	.LFB220:
1087:../Libraries/XMCLib/src/xmc4_scu.c **** 
1088:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableUsbPll(void)
1089:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4077              	 .loc 3 1089 0
 4078              	 .cfi_startproc
 4079              	 
 4080              	 
 4081              	 
 4082 0000 80B4     	 push {r7}
 4083              	.LCFI386:
 4084              	 .cfi_def_cfa_offset 4
 4085              	 .cfi_offset 7,-4
 4086 0002 00AF     	 add r7,sp,#0
 4087              	.LCFI387:
 4088              	 .cfi_def_cfa_register 7
1090:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4089              	 .loc 3 1090 0
 4090 0004 054A     	 ldr r2,.L273
 4091 0006 054B     	 ldr r3,.L273
 4092 0008 5B69     	 ldr r3,[r3,#20]
 4093 000a 43F48033 	 orr r3,r3,#65536
 4094 000e 43F00203 	 orr r3,r3,#2
 4095 0012 5361     	 str r3,[r2,#20]
1091:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4096              	 .loc 3 1091 0
 4097 0014 BD46     	 mov sp,r7
 4098              	.LCFI388:
 4099              	 .cfi_def_cfa_register 13
 4100              	 
 4101 0016 5DF8047B 	 ldr r7,[sp],#4
 4102              	.LCFI389:
 4103              	 .cfi_restore 7
 4104              	 .cfi_def_cfa_offset 0
 4105 001a 7047     	 bx lr
 4106              	.L274:
 4107              	 .align 2
 4108              	.L273:
 4109 001c 10470050 	 .word 1342195472
 4110              	 .cfi_endproc
 4111              	.LFE220:
 4113              	 .section .text.XMC_SCU_CLOCK_StartUsbPll,"ax",%progbits
 4114              	 .align 2
 4115              	 .global XMC_SCU_CLOCK_StartUsbPll
 4116              	 .thumb
 4117              	 .thumb_func
 4119              	XMC_SCU_CLOCK_StartUsbPll:
 4120              	.LFB221:
1092:../Libraries/XMCLib/src/xmc4_scu.c **** 
1093:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure USB PLL */
1094:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
1095:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4121              	 .loc 3 1095 0
 4122              	 .cfi_startproc
 4123              	 
 4124              	 
 4125              	 
 4126 0000 80B4     	 push {r7}
 4127              	.LCFI390:
 4128              	 .cfi_def_cfa_offset 4
 4129              	 .cfi_offset 7,-4
 4130 0002 83B0     	 sub sp,sp,#12
 4131              	.LCFI391:
 4132              	 .cfi_def_cfa_offset 16
 4133 0004 00AF     	 add r7,sp,#0
 4134              	.LCFI392:
 4135              	 .cfi_def_cfa_register 7
 4136 0006 7860     	 str r0,[r7,#4]
 4137 0008 3960     	 str r1,[r7]
1096:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Go to bypass the USB PLL */
1097:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 4138              	 .loc 3 1097 0
 4139 000a 194A     	 ldr r2,.L277
 4140 000c 184B     	 ldr r3,.L277
 4141 000e 5B69     	 ldr r3,[r3,#20]
 4142 0010 43F00103 	 orr r3,r3,#1
 4143 0014 5361     	 str r3,[r2,#20]
1098:../Libraries/XMCLib/src/xmc4_scu.c **** 
1099:../Libraries/XMCLib/src/xmc4_scu.c ****   /* disconnect Oscillator from USB PLL */
1100:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 4144              	 .loc 3 1100 0
 4145 0016 164A     	 ldr r2,.L277
 4146 0018 154B     	 ldr r3,.L277
 4147 001a 5B69     	 ldr r3,[r3,#20]
 4148 001c 43F01003 	 orr r3,r3,#16
 4149 0020 5361     	 str r3,[r2,#20]
1101:../Libraries/XMCLib/src/xmc4_scu.c **** 
1102:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Setup Divider settings for USB PLL */
1103:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 4150              	 .loc 3 1103 0
 4151 0022 1349     	 ldr r1,.L277
 4152 0024 3B68     	 ldr r3,[r7]
 4153 0026 013B     	 subs r3,r3,#1
 4154 0028 1A02     	 lsls r2,r3,#8
1104:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4155              	 .loc 3 1104 0
 4156 002a 7B68     	 ldr r3,[r7,#4]
 4157 002c 013B     	 subs r3,r3,#1
 4158 002e 1B06     	 lsls r3,r3,#24
1103:../Libraries/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4159              	 .loc 3 1103 0
 4160 0030 1343     	 orrs r3,r3,r2
 4161 0032 4B61     	 str r3,[r1,#20]
1105:../Libraries/XMCLib/src/xmc4_scu.c **** 
1106:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Set OSCDISCDIS */
1107:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 4162              	 .loc 3 1107 0
 4163 0034 0E4A     	 ldr r2,.L277
 4164 0036 0E4B     	 ldr r3,.L277
 4165 0038 5B69     	 ldr r3,[r3,#20]
 4166 003a 43F04003 	 orr r3,r3,#64
 4167 003e 5361     	 str r3,[r2,#20]
1108:../Libraries/XMCLib/src/xmc4_scu.c **** 
1109:../Libraries/XMCLib/src/xmc4_scu.c ****   /* connect Oscillator to USB PLL */
1110:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 4168              	 .loc 3 1110 0
 4169 0040 0B4A     	 ldr r2,.L277
 4170 0042 0B4B     	 ldr r3,.L277
 4171 0044 5B69     	 ldr r3,[r3,#20]
 4172 0046 23F01003 	 bic r3,r3,#16
 4173 004a 5361     	 str r3,[r2,#20]
1111:../Libraries/XMCLib/src/xmc4_scu.c **** 
1112:../Libraries/XMCLib/src/xmc4_scu.c ****   /* restart PLL Lock detection */
1113:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 4174              	 .loc 3 1113 0
 4175 004c 084A     	 ldr r2,.L277
 4176 004e 084B     	 ldr r3,.L277
 4177 0050 5B69     	 ldr r3,[r3,#20]
 4178 0052 43F48023 	 orr r3,r3,#262144
 4179 0056 5361     	 str r3,[r2,#20]
1114:../Libraries/XMCLib/src/xmc4_scu.c **** 
1115:../Libraries/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 4180              	 .loc 3 1115 0
 4181 0058 00BF     	 nop
 4182              	.L276:
 4183              	 .loc 3 1115 0 is_stmt 0 discriminator 1
 4184 005a 054B     	 ldr r3,.L277
 4185 005c 1B69     	 ldr r3,[r3,#16]
 4186 005e 03F00403 	 and r3,r3,#4
 4187 0062 002B     	 cmp r3,#0
 4188 0064 F9D0     	 beq .L276
1116:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1117:../Libraries/XMCLib/src/xmc4_scu.c ****     /* wait for PLL Lock */
1118:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1119:../Libraries/XMCLib/src/xmc4_scu.c **** 
1120:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4189              	 .loc 3 1120 0 is_stmt 1
 4190 0066 0C37     	 adds r7,r7,#12
 4191              	.LCFI393:
 4192              	 .cfi_def_cfa_offset 4
 4193 0068 BD46     	 mov sp,r7
 4194              	.LCFI394:
 4195              	 .cfi_def_cfa_register 13
 4196              	 
 4197 006a 5DF8047B 	 ldr r7,[sp],#4
 4198              	.LCFI395:
 4199              	 .cfi_restore 7
 4200              	 .cfi_def_cfa_offset 0
 4201 006e 7047     	 bx lr
 4202              	.L278:
 4203              	 .align 2
 4204              	.L277:
 4205 0070 10470050 	 .word 1342195472
 4206              	 .cfi_endproc
 4207              	.LFE221:
 4209              	 .section .text.XMC_SCU_CLOCK_StopUsbPll,"ax",%progbits
 4210              	 .align 2
 4211              	 .global XMC_SCU_CLOCK_StopUsbPll
 4212              	 .thumb
 4213              	 .thumb_func
 4215              	XMC_SCU_CLOCK_StopUsbPll:
 4216              	.LFB222:
1121:../Libraries/XMCLib/src/xmc4_scu.c **** 
1122:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopUsbPll(void)
1123:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4217              	 .loc 3 1123 0
 4218              	 .cfi_startproc
 4219              	 
 4220              	 
 4221              	 
 4222 0000 80B4     	 push {r7}
 4223              	.LCFI396:
 4224              	 .cfi_def_cfa_offset 4
 4225              	 .cfi_offset 7,-4
 4226 0002 00AF     	 add r7,sp,#0
 4227              	.LCFI397:
 4228              	 .cfi_def_cfa_register 7
1124:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 4229              	 .loc 3 1124 0
 4230 0004 034B     	 ldr r3,.L280
 4231 0006 044A     	 ldr r2,.L280+4
 4232 0008 5A61     	 str r2,[r3,#20]
1125:../Libraries/XMCLib/src/xmc4_scu.c ****                                   SCU_PLL_USBPLLCON_VCOBYP_Msk);
1126:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4233              	 .loc 3 1126 0
 4234 000a BD46     	 mov sp,r7
 4235              	.LCFI398:
 4236              	 .cfi_def_cfa_register 13
 4237              	 
 4238 000c 5DF8047B 	 ldr r7,[sp],#4
 4239              	.LCFI399:
 4240              	 .cfi_restore 7
 4241              	 .cfi_def_cfa_offset 0
 4242 0010 7047     	 bx lr
 4243              	.L281:
 4244 0012 00BF     	 .align 2
 4245              	.L280:
 4246 0014 10470050 	 .word 1342195472
 4247 0018 03000100 	 .word 65539
 4248              	 .cfi_endproc
 4249              	.LFE222:
 4251              	 .section .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode,"ax",%progbits
 4252              	 .align 2
 4253              	 .global XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 4254              	 .thumb
 4255              	 .thumb_func
 4257              	XMC_SCU_CLOCK_SetBackupClockCalibrationMode:
 4258              	.LFB223:
1127:../Libraries/XMCLib/src/xmc4_scu.c **** 
1128:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
1129:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4259              	 .loc 3 1129 0
 4260              	 .cfi_startproc
 4261              	 
 4262              	 
 4263 0000 80B5     	 push {r7,lr}
 4264              	.LCFI400:
 4265              	 .cfi_def_cfa_offset 8
 4266              	 .cfi_offset 7,-8
 4267              	 .cfi_offset 14,-4
 4268 0002 82B0     	 sub sp,sp,#8
 4269              	.LCFI401:
 4270              	 .cfi_def_cfa_offset 16
 4271 0004 00AF     	 add r7,sp,#0
 4272              	.LCFI402:
 4273              	 .cfi_def_cfa_register 7
 4274 0006 0346     	 mov r3,r0
 4275 0008 FB71     	 strb r3,[r7,#7]
1130:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
1131:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 4276              	 .loc 3 1131 0
 4277 000a 0F4A     	 ldr r2,.L284
 4278 000c 0E4B     	 ldr r3,.L284
 4279 000e 5B68     	 ldr r3,[r3,#4]
 4280 0010 43F48013 	 orr r3,r3,#1048576
 4281 0014 5360     	 str r3,[r2,#4]
1132:../Libraries/XMCLib/src/xmc4_scu.c **** 
1133:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 4282              	 .loc 3 1133 0
 4283 0016 FB79     	 ldrb r3,[r7,#7]
 4284 0018 012B     	 cmp r3,#1
 4285 001a 0ED1     	 bne .L283
1134:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1135:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Disable factory calibration based trimming */
1136:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 4286              	 .loc 3 1136 0
 4287 001c 0A4A     	 ldr r2,.L284
 4288 001e 0A4B     	 ldr r3,.L284
 4289 0020 5B68     	 ldr r3,[r3,#4]
 4290 0022 23F48013 	 bic r3,r3,#1048576
 4291 0026 5360     	 str r3,[r2,#4]
1137:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 4292              	 .loc 3 1137 0
 4293 0028 6420     	 movs r0,#100
 4294 002a FFF7FEFF 	 bl XMC_SCU_lDelay
1138:../Libraries/XMCLib/src/xmc4_scu.c **** 
1139:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Enable automatic calibration */
1140:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 4295              	 .loc 3 1140 0
 4296 002e 064A     	 ldr r2,.L284
 4297 0030 054B     	 ldr r3,.L284
 4298 0032 5B68     	 ldr r3,[r3,#4]
 4299 0034 43F40023 	 orr r3,r3,#524288
 4300 0038 5360     	 str r3,[r2,#4]
 4301              	.L283:
1141:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1142:../Libraries/XMCLib/src/xmc4_scu.c **** 
1143:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(100UL);
 4302              	 .loc 3 1143 0
 4303 003a 6420     	 movs r0,#100
 4304 003c FFF7FEFF 	 bl XMC_SCU_lDelay
1144:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4305              	 .loc 3 1144 0
 4306 0040 0837     	 adds r7,r7,#8
 4307              	.LCFI403:
 4308              	 .cfi_def_cfa_offset 8
 4309 0042 BD46     	 mov sp,r7
 4310              	.LCFI404:
 4311              	 .cfi_def_cfa_register 13
 4312              	 
 4313 0044 80BD     	 pop {r7,pc}
 4314              	.L285:
 4315 0046 00BF     	 .align 2
 4316              	.L284:
 4317 0048 10470050 	 .word 1342195472
 4318              	 .cfi_endproc
 4319              	.LFE223:
 4321              	 .section .text.XMC_SCU_POWER_EnableUsb,"ax",%progbits
 4322              	 .align 2
 4323              	 .global XMC_SCU_POWER_EnableUsb
 4324              	 .thumb
 4325              	 .thumb_func
 4327              	XMC_SCU_POWER_EnableUsb:
 4328              	.LFB224:
1145:../Libraries/XMCLib/src/xmc4_scu.c **** 
1146:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable USB Phy and comparator */
1147:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_EnableUsb(void)
1148:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4329              	 .loc 3 1148 0
 4330              	 .cfi_startproc
 4331              	 
 4332              	 
 4333              	 
 4334 0000 80B4     	 push {r7}
 4335              	.LCFI405:
 4336              	 .cfi_def_cfa_offset 4
 4337              	 .cfi_offset 7,-4
 4338 0002 00AF     	 add r7,sp,#0
 4339              	.LCFI406:
 4340              	 .cfi_def_cfa_register 7
1149:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
 4341              	 .loc 3 1149 0
 4342 0004 074A     	 ldr r2,.L287
 4343 0006 074B     	 ldr r3,.L287
 4344 0008 5B68     	 ldr r3,[r3,#4]
 4345 000a 43F48033 	 orr r3,r3,#65536
 4346 000e 5360     	 str r3,[r2,#4]
1150:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC45) || (UC_SERIES == XMC44) || UC_SERIES == XMC48 || UC_SERIES == XMC47)
1151:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_USBOTGEN_Msk;
 4347              	 .loc 3 1151 0
 4348 0010 044A     	 ldr r2,.L287
 4349 0012 044B     	 ldr r3,.L287
 4350 0014 5B68     	 ldr r3,[r3,#4]
 4351 0016 43F40033 	 orr r3,r3,#131072
 4352 001a 5360     	 str r3,[r2,#4]
1152:../Libraries/XMCLib/src/xmc4_scu.c **** #endif  
1153:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4353              	 .loc 3 1153 0
 4354 001c BD46     	 mov sp,r7
 4355              	.LCFI407:
 4356              	 .cfi_def_cfa_register 13
 4357              	 
 4358 001e 5DF8047B 	 ldr r7,[sp],#4
 4359              	.LCFI408:
 4360              	 .cfi_restore 7
 4361              	 .cfi_def_cfa_offset 0
 4362 0022 7047     	 bx lr
 4363              	.L288:
 4364              	 .align 2
 4365              	.L287:
 4366 0024 00420050 	 .word 1342194176
 4367              	 .cfi_endproc
 4368              	.LFE224:
 4370              	 .section .text.XMC_SCU_POWER_DisableUsb,"ax",%progbits
 4371              	 .align 2
 4372              	 .global XMC_SCU_POWER_DisableUsb
 4373              	 .thumb
 4374              	 .thumb_func
 4376              	XMC_SCU_POWER_DisableUsb:
 4377              	.LFB225:
1154:../Libraries/XMCLib/src/xmc4_scu.c **** 
1155:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power down USB Phy and comparator */
1156:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_DisableUsb(void)
1157:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4378              	 .loc 3 1157 0
 4379              	 .cfi_startproc
 4380              	 
 4381              	 
 4382              	 
 4383 0000 80B4     	 push {r7}
 4384              	.LCFI409:
 4385              	 .cfi_def_cfa_offset 4
 4386              	 .cfi_offset 7,-4
 4387 0002 00AF     	 add r7,sp,#0
 4388              	.LCFI410:
 4389              	 .cfi_def_cfa_register 7
1158:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR |= (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
 4390              	 .loc 3 1158 0
 4391 0004 074A     	 ldr r2,.L290
 4392 0006 074B     	 ldr r3,.L290
 4393 0008 9B68     	 ldr r3,[r3,#8]
 4394 000a 43F48033 	 orr r3,r3,#65536
 4395 000e 9360     	 str r3,[r2,#8]
1159:../Libraries/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC45) || (UC_SERIES == XMC44) || UC_SERIES == XMC48 || UC_SERIES == XMC47)
1160:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR |= (uint32_t)SCU_POWER_PWRSET_USBOTGEN_Msk;
 4396              	 .loc 3 1160 0
 4397 0010 044A     	 ldr r2,.L290
 4398 0012 044B     	 ldr r3,.L290
 4399 0014 9B68     	 ldr r3,[r3,#8]
 4400 0016 43F40033 	 orr r3,r3,#131072
 4401 001a 9360     	 str r3,[r2,#8]
1161:../Libraries/XMCLib/src/xmc4_scu.c **** #endif  
1162:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4402              	 .loc 3 1162 0
 4403 001c BD46     	 mov sp,r7
 4404              	.LCFI411:
 4405              	 .cfi_def_cfa_register 13
 4406              	 
 4407 001e 5DF8047B 	 ldr r7,[sp],#4
 4408              	.LCFI412:
 4409              	 .cfi_restore 7
 4410              	 .cfi_def_cfa_offset 0
 4411 0022 7047     	 bx lr
 4412              	.L291:
 4413              	 .align 2
 4414              	.L290:
 4415 0024 00420050 	 .word 1342194176
 4416              	 .cfi_endproc
 4417              	.LFE225:
 4419              	 .section .text.XMC_SCU_CLOCK_IsUsbPllLocked,"ax",%progbits
 4420              	 .align 2
 4421              	 .global XMC_SCU_CLOCK_IsUsbPllLocked
 4422              	 .thumb
 4423              	 .thumb_func
 4425              	XMC_SCU_CLOCK_IsUsbPllLocked:
 4426              	.LFB226:
1163:../Libraries/XMCLib/src/xmc4_scu.c **** 
1164:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
1165:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4427              	 .loc 3 1165 0
 4428              	 .cfi_startproc
 4429              	 
 4430              	 
 4431              	 
 4432 0000 80B4     	 push {r7}
 4433              	.LCFI413:
 4434              	 .cfi_def_cfa_offset 4
 4435              	 .cfi_offset 7,-4
 4436 0002 00AF     	 add r7,sp,#0
 4437              	.LCFI414:
 4438              	 .cfi_def_cfa_register 7
1166:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 4439              	 .loc 3 1166 0
 4440 0004 064B     	 ldr r3,.L294
 4441 0006 1B69     	 ldr r3,[r3,#16]
 4442 0008 03F00403 	 and r3,r3,#4
 4443 000c 002B     	 cmp r3,#0
 4444 000e 14BF     	 ite ne
 4445 0010 0123     	 movne r3,#1
 4446 0012 0023     	 moveq r3,#0
 4447 0014 DBB2     	 uxtb r3,r3
1167:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4448              	 .loc 3 1167 0
 4449 0016 1846     	 mov r0,r3
 4450 0018 BD46     	 mov sp,r7
 4451              	.LCFI415:
 4452              	 .cfi_def_cfa_register 13
 4453              	 
 4454 001a 5DF8047B 	 ldr r7,[sp],#4
 4455              	.LCFI416:
 4456              	 .cfi_restore 7
 4457              	 .cfi_def_cfa_offset 0
 4458 001e 7047     	 bx lr
 4459              	.L295:
 4460              	 .align 2
 4461              	.L294:
 4462 0020 10470050 	 .word 1342195472
 4463              	 .cfi_endproc
 4464              	.LFE226:
 4466              	 .section .text.XMC_SCU_HIB_EnableHibernateDomain,"ax",%progbits
 4467              	 .align 2
 4468              	 .global XMC_SCU_HIB_EnableHibernateDomain
 4469              	 .thumb
 4470              	 .thumb_func
 4472              	XMC_SCU_HIB_EnableHibernateDomain:
 4473              	.LFB227:
1168:../Libraries/XMCLib/src/xmc4_scu.c **** 
1169:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power up the hibernation domain */
1170:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableHibernateDomain(void)
1171:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4474              	 .loc 3 1171 0
 4475              	 .cfi_startproc
 4476              	 
 4477              	 
 4478 0000 80B5     	 push {r7,lr}
 4479              	.LCFI417:
 4480              	 .cfi_def_cfa_offset 8
 4481              	 .cfi_offset 7,-8
 4482              	 .cfi_offset 14,-4
 4483 0002 00AF     	 add r7,sp,#0
 4484              	.LCFI418:
 4485              	 .cfi_def_cfa_register 7
1172:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Power up HIB domain if and only if it is currently powered down */
1173:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4486              	 .loc 3 1173 0
 4487 0004 114B     	 ldr r3,.L300
 4488 0006 1B68     	 ldr r3,[r3]
 4489 0008 03F00103 	 and r3,r3,#1
 4490 000c 002B     	 cmp r3,#0
 4491 000e 0CD1     	 bne .L297
1174:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1175:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 4492              	 .loc 3 1175 0
 4493 0010 0E4A     	 ldr r2,.L300
 4494 0012 0E4B     	 ldr r3,.L300
 4495 0014 5B68     	 ldr r3,[r3,#4]
 4496 0016 43F00103 	 orr r3,r3,#1
 4497 001a 5360     	 str r3,[r2,#4]
1176:../Libraries/XMCLib/src/xmc4_scu.c ****     
1177:../Libraries/XMCLib/src/xmc4_scu.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4498              	 .loc 3 1177 0
 4499 001c 00BF     	 nop
 4500              	.L298:
 4501              	 .loc 3 1177 0 is_stmt 0 discriminator 1
 4502 001e 0B4B     	 ldr r3,.L300
 4503 0020 1B68     	 ldr r3,[r3]
 4504 0022 03F00103 	 and r3,r3,#1
 4505 0026 002B     	 cmp r3,#0
 4506 0028 F9D0     	 beq .L298
 4507              	.L297:
1178:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1179:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1180:../Libraries/XMCLib/src/xmc4_scu.c ****     }    
1181:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1182:../Libraries/XMCLib/src/xmc4_scu.c ****   
1183:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Remove the reset only if HIB domain were in a state of reset */
1184:../Libraries/XMCLib/src/xmc4_scu.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 4508              	 .loc 3 1184 0 is_stmt 1
 4509 002a 094B     	 ldr r3,.L300+4
 4510 002c 1B68     	 ldr r3,[r3]
 4511 002e 03F40073 	 and r3,r3,#512
 4512 0032 002B     	 cmp r3,#0
 4513 0034 08D0     	 beq .L296
1185:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1186:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 4514              	 .loc 3 1186 0
 4515 0036 064A     	 ldr r2,.L300+4
 4516 0038 054B     	 ldr r3,.L300+4
 4517 003a 9B68     	 ldr r3,[r3,#8]
 4518 003c 43F40073 	 orr r3,r3,#512
 4519 0040 9360     	 str r3,[r2,#8]
1187:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(150U);
 4520              	 .loc 3 1187 0
 4521 0042 9620     	 movs r0,#150
 4522 0044 FFF7FEFF 	 bl XMC_SCU_lDelay
 4523              	.L296:
1188:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1189:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4524              	 .loc 3 1189 0
 4525 0048 80BD     	 pop {r7,pc}
 4526              	.L301:
 4527 004a 00BF     	 .align 2
 4528              	.L300:
 4529 004c 00420050 	 .word 1342194176
 4530 0050 00440050 	 .word 1342194688
 4531              	 .cfi_endproc
 4532              	.LFE227:
 4534              	 .section .text.XMC_SCU_HIB_DisableHibernateDomain,"ax",%progbits
 4535              	 .align 2
 4536              	 .global XMC_SCU_HIB_DisableHibernateDomain
 4537              	 .thumb
 4538              	 .thumb_func
 4540              	XMC_SCU_HIB_DisableHibernateDomain:
 4541              	.LFB228:
1190:../Libraries/XMCLib/src/xmc4_scu.c **** 
1191:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to power down the hibernation domain */
1192:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableHibernateDomain(void)
1193:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4542              	 .loc 3 1193 0
 4543              	 .cfi_startproc
 4544              	 
 4545              	 
 4546              	 
 4547 0000 80B4     	 push {r7}
 4548              	.LCFI419:
 4549              	 .cfi_def_cfa_offset 4
 4550              	 .cfi_offset 7,-4
 4551 0002 00AF     	 add r7,sp,#0
 4552              	.LCFI420:
 4553              	 .cfi_def_cfa_register 7
1194:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Disable hibernate domain */   
1195:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR |= (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 4554              	 .loc 3 1195 0
 4555 0004 074A     	 ldr r2,.L303
 4556 0006 074B     	 ldr r3,.L303
 4557 0008 9B68     	 ldr r3,[r3,#8]
 4558 000a 43F00103 	 orr r3,r3,#1
 4559 000e 9360     	 str r3,[r2,#8]
1196:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
1197:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_RESET->RSTSET |= (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 4560              	 .loc 3 1197 0
 4561 0010 054A     	 ldr r2,.L303+4
 4562 0012 054B     	 ldr r3,.L303+4
 4563 0014 5B68     	 ldr r3,[r3,#4]
 4564 0016 43F40073 	 orr r3,r3,#512
 4565 001a 5360     	 str r3,[r2,#4]
1198:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4566              	 .loc 3 1198 0
 4567 001c BD46     	 mov sp,r7
 4568              	.LCFI421:
 4569              	 .cfi_def_cfa_register 13
 4570              	 
 4571 001e 5DF8047B 	 ldr r7,[sp],#4
 4572              	.LCFI422:
 4573              	 .cfi_restore 7
 4574              	 .cfi_def_cfa_offset 0
 4575 0022 7047     	 bx lr
 4576              	.L304:
 4577              	 .align 2
 4578              	.L303:
 4579 0024 00420050 	 .word 1342194176
 4580 0028 00440050 	 .word 1342194688
 4581              	 .cfi_endproc
 4582              	.LFE228:
 4584              	 .section .text.XMC_SCU_HIB_IsHibernateDomainEnabled,"ax",%progbits
 4585              	 .align 2
 4586              	 .global XMC_SCU_HIB_IsHibernateDomainEnabled
 4587              	 .thumb
 4588              	 .thumb_func
 4590              	XMC_SCU_HIB_IsHibernateDomainEnabled:
 4591              	.LFB229:
1199:../Libraries/XMCLib/src/xmc4_scu.c **** 
1200:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
1201:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4592              	 .loc 3 1201 0
 4593              	 .cfi_startproc
 4594              	 
 4595              	 
 4596              	 
 4597 0000 80B4     	 push {r7}
 4598              	.LCFI423:
 4599              	 .cfi_def_cfa_offset 4
 4600              	 .cfi_offset 7,-4
 4601 0002 00AF     	 add r7,sp,#0
 4602              	.LCFI424:
 4603              	 .cfi_def_cfa_register 7
1202:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4604              	 .loc 3 1202 0
 4605 0004 0B4B     	 ldr r3,.L309
 4606 0006 1B68     	 ldr r3,[r3]
 4607 0008 03F00103 	 and r3,r3,#1
 4608 000c 002B     	 cmp r3,#0
 4609 000e 07D0     	 beq .L306
1203:../Libraries/XMCLib/src/xmc4_scu.c ****           !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 4610              	 .loc 3 1203 0 discriminator 1
 4611 0010 094B     	 ldr r3,.L309+4
 4612 0012 1B68     	 ldr r3,[r3]
 4613 0014 03F40073 	 and r3,r3,#512
1202:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4614              	 .loc 3 1202 0 discriminator 1
 4615 0018 002B     	 cmp r3,#0
 4616 001a 01D1     	 bne .L306
1202:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4617              	 .loc 3 1202 0 is_stmt 0 discriminator 3
 4618 001c 0123     	 movs r3,#1
 4619 001e 00E0     	 b .L307
 4620              	.L306:
1202:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4621              	 .loc 3 1202 0 discriminator 4
 4622 0020 0023     	 movs r3,#0
 4623              	.L307:
1202:../Libraries/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4624              	 .loc 3 1202 0 discriminator 6
 4625 0022 03F00103 	 and r3,r3,#1
 4626 0026 DBB2     	 uxtb r3,r3
1204:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4627              	 .loc 3 1204 0 is_stmt 1 discriminator 6
 4628 0028 1846     	 mov r0,r3
 4629 002a BD46     	 mov sp,r7
 4630              	.LCFI425:
 4631              	 .cfi_def_cfa_register 13
 4632              	 
 4633 002c 5DF8047B 	 ldr r7,[sp],#4
 4634              	.LCFI426:
 4635              	 .cfi_restore 7
 4636              	 .cfi_def_cfa_offset 0
 4637 0030 7047     	 bx lr
 4638              	.L310:
 4639 0032 00BF     	 .align 2
 4640              	.L309:
 4641 0034 00420050 	 .word 1342194176
 4642 0038 00440050 	 .word 1342194688
 4643              	 .cfi_endproc
 4644              	.LFE229:
 4646              	 .section .text.XMC_SCU_HIB_EnableInternalSlowClock,"ax",%progbits
 4647              	 .align 2
 4648              	 .global XMC_SCU_HIB_EnableInternalSlowClock
 4649              	 .thumb
 4650              	 .thumb_func
 4652              	XMC_SCU_HIB_EnableInternalSlowClock:
 4653              	.LFB230:
1205:../Libraries/XMCLib/src/xmc4_scu.c **** 
1206:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1207:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableInternalSlowClock(void)
1208:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4654              	 .loc 3 1208 0
 4655              	 .cfi_startproc
 4656              	 
 4657              	 
 4658              	 
 4659 0000 80B4     	 push {r7}
 4660              	.LCFI427:
 4661              	 .cfi_def_cfa_offset 4
 4662              	 .cfi_offset 7,-4
 4663 0002 00AF     	 add r7,sp,#0
 4664              	.LCFI428:
 4665              	 .cfi_def_cfa_register 7
1209:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 4666              	 .loc 3 1209 0
 4667 0004 084A     	 ldr r2,.L313
 4668 0006 084B     	 ldr r3,.L313
 4669 0008 5B69     	 ldr r3,[r3,#20]
 4670 000a 23F00103 	 bic r3,r3,#1
 4671 000e 5361     	 str r3,[r2,#20]
1210:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of OSCSICTRL register in hibernate domain is completed */
1211:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 4672              	 .loc 3 1211 0
 4673 0010 00BF     	 nop
 4674              	.L312:
 4675              	 .loc 3 1211 0 is_stmt 0 discriminator 1
 4676 0012 064B     	 ldr r3,.L313+4
 4677 0014 D3F8C430 	 ldr r3,[r3,#196]
 4678 0018 03F02003 	 and r3,r3,#32
 4679 001c 002B     	 cmp r3,#0
 4680 001e F8D1     	 bne .L312
1212:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1213:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1214:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4681              	 .loc 3 1214 0 is_stmt 1
 4682 0020 BD46     	 mov sp,r7
 4683              	.LCFI429:
 4684              	 .cfi_def_cfa_register 13
 4685              	 
 4686 0022 5DF8047B 	 ldr r7,[sp],#4
 4687              	.LCFI430:
 4688              	 .cfi_restore 7
 4689              	 .cfi_def_cfa_offset 0
 4690 0026 7047     	 bx lr
 4691              	.L314:
 4692              	 .align 2
 4693              	.L313:
 4694 0028 00430050 	 .word 1342194432
 4695 002c 00400050 	 .word 1342193664
 4696              	 .cfi_endproc
 4697              	.LFE230:
 4699              	 .section .text.XMC_SCU_HIB_DisableInternalSlowClock,"ax",%progbits
 4700              	 .align 2
 4701              	 .global XMC_SCU_HIB_DisableInternalSlowClock
 4702              	 .thumb
 4703              	 .thumb_func
 4705              	XMC_SCU_HIB_DisableInternalSlowClock:
 4706              	.LFB231:
1215:../Libraries/XMCLib/src/xmc4_scu.c **** 
1216:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1217:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableInternalSlowClock(void)
1218:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4707              	 .loc 3 1218 0
 4708              	 .cfi_startproc
 4709              	 
 4710              	 
 4711              	 
 4712 0000 80B4     	 push {r7}
 4713              	.LCFI431:
 4714              	 .cfi_def_cfa_offset 4
 4715              	 .cfi_offset 7,-4
 4716 0002 00AF     	 add r7,sp,#0
 4717              	.LCFI432:
 4718              	 .cfi_def_cfa_register 7
1219:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 4719              	 .loc 3 1219 0
 4720 0004 084A     	 ldr r2,.L317
 4721 0006 084B     	 ldr r3,.L317
 4722 0008 5B69     	 ldr r3,[r3,#20]
 4723 000a 43F00103 	 orr r3,r3,#1
 4724 000e 5361     	 str r3,[r2,#20]
1220:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of OSCSICTRL register in hibernate domain is completed */
1221:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 4725              	 .loc 3 1221 0
 4726 0010 00BF     	 nop
 4727              	.L316:
 4728              	 .loc 3 1221 0 is_stmt 0 discriminator 1
 4729 0012 064B     	 ldr r3,.L317+4
 4730 0014 D3F8C430 	 ldr r3,[r3,#196]
 4731 0018 03F02003 	 and r3,r3,#32
 4732 001c 002B     	 cmp r3,#0
 4733 001e F8D1     	 bne .L316
1222:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1223:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1224:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4734              	 .loc 3 1224 0 is_stmt 1
 4735 0020 BD46     	 mov sp,r7
 4736              	.LCFI433:
 4737              	 .cfi_def_cfa_register 13
 4738              	 
 4739 0022 5DF8047B 	 ldr r7,[sp],#4
 4740              	.LCFI434:
 4741              	 .cfi_restore 7
 4742              	 .cfi_def_cfa_offset 0
 4743 0026 7047     	 bx lr
 4744              	.L318:
 4745              	 .align 2
 4746              	.L317:
 4747 0028 00430050 	 .word 1342194432
 4748 002c 00400050 	 .word 1342193664
 4749              	 .cfi_endproc
 4750              	.LFE231:
 4752              	 .section .text.XMC_SCU_CLOCK_EnableLowPowerOscillator,"ax",%progbits
 4753              	 .align 2
 4754              	 .global XMC_SCU_CLOCK_EnableLowPowerOscillator
 4755              	 .thumb
 4756              	 .thumb_func
 4758              	XMC_SCU_CLOCK_EnableLowPowerOscillator:
 4759              	.LFB232:
1225:../Libraries/XMCLib/src/xmc4_scu.c **** 
1226:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1227:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
1228:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4760              	 .loc 3 1228 0
 4761              	 .cfi_startproc
 4762              	 
 4763              	 
 4764 0000 80B5     	 push {r7,lr}
 4765              	.LCFI435:
 4766              	 .cfi_def_cfa_offset 8
 4767              	 .cfi_offset 7,-8
 4768              	 .cfi_offset 14,-4
 4769 0002 00AF     	 add r7,sp,#0
 4770              	.LCFI436:
 4771              	 .cfi_def_cfa_register 7
1229:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4772              	 .loc 3 1229 0
 4773 0004 00BF     	 nop
 4774              	.L320:
 4775              	 .loc 3 1229 0 is_stmt 0 discriminator 1
 4776 0006 194B     	 ldr r3,.L324
 4777 0008 D3F8C430 	 ldr r3,[r3,#196]
 4778 000c 03F08003 	 and r3,r3,#128
 4779 0010 002B     	 cmp r3,#0
 4780 0012 F8D1     	 bne .L320
1230:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1231:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until the update of OSCULCTRL register in hibernate domain is completed */
1232:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1233:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 4781              	 .loc 3 1233 0 is_stmt 1
 4782 0014 164A     	 ldr r2,.L324+4
 4783 0016 164B     	 ldr r3,.L324+4
 4784 0018 DB69     	 ldr r3,[r3,#28]
 4785 001a 23F03003 	 bic r3,r3,#48
 4786 001e D361     	 str r3,[r2,#28]
1234:../Libraries/XMCLib/src/xmc4_scu.c **** 
1235:../Libraries/XMCLib/src/xmc4_scu.c ****   /* Check if the input clock is OK using OSCULP Oscillator Watchdog*/
1236:../Libraries/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4787              	 .loc 3 1236 0
 4788 0020 00BF     	 nop
 4789              	.L321:
 4790              	 .loc 3 1236 0 is_stmt 0 discriminator 1
 4791 0022 124B     	 ldr r3,.L324
 4792 0024 D3F8C430 	 ldr r3,[r3,#196]
 4793 0028 03F00803 	 and r3,r3,#8
 4794 002c 002B     	 cmp r3,#0
 4795 002e F8D1     	 bne .L321
1237:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1238:../Libraries/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1239:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1240:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 4796              	 .loc 3 1240 0 is_stmt 1
 4797 0030 0F4A     	 ldr r2,.L324+4
 4798 0032 0F4B     	 ldr r3,.L324+4
 4799 0034 DB68     	 ldr r3,[r3,#12]
 4800 0036 43F00803 	 orr r3,r3,#8
 4801 003a D360     	 str r3,[r2,#12]
 4802              	.L323:
1241:../Libraries/XMCLib/src/xmc4_scu.c **** 
1242:../Libraries/XMCLib/src/xmc4_scu.c ****   /* wait till clock is stable */
1243:../Libraries/XMCLib/src/xmc4_scu.c ****   do
1244:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1245:../Libraries/XMCLib/src/xmc4_scu.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 4803              	 .loc 3 1245 0
 4804 003c 00BF     	 nop
 4805              	.L322:
 4806              	 .loc 3 1245 0 is_stmt 0 discriminator 1
 4807 003e 0B4B     	 ldr r3,.L324
 4808 0040 D3F8C430 	 ldr r3,[r3,#196]
 4809 0044 03F00203 	 and r3,r3,#2
 4810 0048 002B     	 cmp r3,#0
 4811 004a F8D1     	 bne .L322
1246:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1247:../Libraries/XMCLib/src/xmc4_scu.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1248:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1249:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCLR |= (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 4812              	 .loc 3 1249 0 is_stmt 1
 4813 004c 084A     	 ldr r2,.L324+4
 4814 004e 084B     	 ldr r3,.L324+4
 4815 0050 5B68     	 ldr r3,[r3,#4]
 4816 0052 43F00803 	 orr r3,r3,#8
 4817 0056 5360     	 str r3,[r2,#4]
1250:../Libraries/XMCLib/src/xmc4_scu.c **** 
1251:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(50U);
 4818              	 .loc 3 1251 0
 4819 0058 3220     	 movs r0,#50
 4820 005a FFF7FEFF 	 bl XMC_SCU_lDelay
1252:../Libraries/XMCLib/src/xmc4_scu.c **** 
1253:../Libraries/XMCLib/src/xmc4_scu.c ****   } while ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) != 0UL);
 4821              	 .loc 3 1253 0
 4822 005e 044B     	 ldr r3,.L324+4
 4823 0060 1B68     	 ldr r3,[r3]
 4824 0062 03F00803 	 and r3,r3,#8
 4825 0066 002B     	 cmp r3,#0
 4826 0068 E8D1     	 bne .L323
1254:../Libraries/XMCLib/src/xmc4_scu.c **** 
1255:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4827              	 .loc 3 1255 0
 4828 006a 80BD     	 pop {r7,pc}
 4829              	.L325:
 4830              	 .align 2
 4831              	.L324:
 4832 006c 00400050 	 .word 1342193664
 4833 0070 00430050 	 .word 1342194432
 4834              	 .cfi_endproc
 4835              	.LFE232:
 4837              	 .section .text.XMC_SCU_CLOCK_DisableLowPowerOscillator,"ax",%progbits
 4838              	 .align 2
 4839              	 .global XMC_SCU_CLOCK_DisableLowPowerOscillator
 4840              	 .thumb
 4841              	 .thumb_func
 4843              	XMC_SCU_CLOCK_DisableLowPowerOscillator:
 4844              	.LFB233:
1256:../Libraries/XMCLib/src/xmc4_scu.c **** 
1257:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1258:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
1259:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4845              	 .loc 3 1259 0
 4846              	 .cfi_startproc
 4847              	 
 4848              	 
 4849              	 
 4850 0000 80B4     	 push {r7}
 4851              	.LCFI437:
 4852              	 .cfi_def_cfa_offset 4
 4853              	 .cfi_offset 7,-4
 4854 0002 00AF     	 add r7,sp,#0
 4855              	.LCFI438:
 4856              	 .cfi_def_cfa_register 7
1260:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 4857              	 .loc 3 1260 0
 4858 0004 084A     	 ldr r2,.L328
 4859 0006 084B     	 ldr r3,.L328
 4860 0008 DB69     	 ldr r3,[r3,#28]
 4861 000a 43F03003 	 orr r3,r3,#48
 4862 000e D361     	 str r3,[r2,#28]
1261:../Libraries/XMCLib/src/xmc4_scu.c **** 
1262:../Libraries/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4863              	 .loc 3 1262 0
 4864 0010 00BF     	 nop
 4865              	.L327:
 4866              	 .loc 3 1262 0 is_stmt 0 discriminator 1
 4867 0012 064B     	 ldr r3,.L328+4
 4868 0014 D3F8C430 	 ldr r3,[r3,#196]
 4869 0018 03F08003 	 and r3,r3,#128
 4870 001c 002B     	 cmp r3,#0
 4871 001e F8D1     	 bne .L327
1263:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1264:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Wait until the update of OSCULCTRL register in hibernate domain is completed */
1265:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1266:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4872              	 .loc 3 1266 0 is_stmt 1
 4873 0020 BD46     	 mov sp,r7
 4874              	.LCFI439:
 4875              	 .cfi_def_cfa_register 13
 4876              	 
 4877 0022 5DF8047B 	 ldr r7,[sp],#4
 4878              	.LCFI440:
 4879              	 .cfi_restore 7
 4880              	 .cfi_def_cfa_offset 0
 4881 0026 7047     	 bx lr
 4882              	.L329:
 4883              	 .align 2
 4884              	.L328:
 4885 0028 00430050 	 .word 1342194432
 4886 002c 00400050 	 .word 1342193664
 4887              	 .cfi_endproc
 4888              	.LFE233:
 4890              	 .section .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator,"ax",%progbits
 4891              	 .align 2
 4892              	 .global XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 4893              	 .thumb
 4894              	 .thumb_func
 4896              	XMC_SCU_CLOCK_EnableHighPerformanceOscillator:
 4897              	.LFB234:
1267:../Libraries/XMCLib/src/xmc4_scu.c **** 
1268:../Libraries/XMCLib/src/xmc4_scu.c **** /* API to configure High Precision High Speed oscillator */
1269:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
1270:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4898              	 .loc 3 1270 0
 4899              	 .cfi_startproc
 4900              	 
 4901              	 
 4902 0000 B0B5     	 push {r4,r5,r7,lr}
 4903              	.LCFI441:
 4904              	 .cfi_def_cfa_offset 16
 4905              	 .cfi_offset 4,-16
 4906              	 .cfi_offset 5,-12
 4907              	 .cfi_offset 7,-8
 4908              	 .cfi_offset 14,-4
 4909 0002 00AF     	 add r7,sp,#0
 4910              	.LCFI442:
 4911              	 .cfi_def_cfa_register 7
1271:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 4912              	 .loc 3 1271 0
 4913 0004 134A     	 ldr r2,.L332
 4914 0006 134B     	 ldr r3,.L332
 4915 0008 5B68     	 ldr r3,[r3,#4]
 4916 000a 23F48033 	 bic r3,r3,#65536
 4917 000e 5360     	 str r3,[r2,#4]
1272:../Libraries/XMCLib/src/xmc4_scu.c **** 
1273:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCH
 4918              	 .loc 3 1273 0
 4919 0010 114D     	 ldr r5,.L332+4
 4920 0012 114B     	 ldr r3,.L332+4
 4921 0014 5B68     	 ldr r3,[r3,#4]
 4922 0016 23F47024 	 bic r4,r3,#983040
 4923 001a 24F03004 	 bic r4,r4,#48
1274:../Libraries/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4924              	 .loc 3 1274 0
 4925 001e FFF7FEFF 	 bl OSCHP_GetFrequency
 4926 0022 0246     	 mov r2,r0
 4927 0024 0D4B     	 ldr r3,.L332+8
 4928 0026 A3FB0223 	 umull r2,r3,r3,r2
 4929 002a 1B0D     	 lsrs r3,r3,#20
 4930 002c 013B     	 subs r3,r3,#1
 4931 002e 1B04     	 lsls r3,r3,#16
1273:../Libraries/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4932              	 .loc 3 1273 0
 4933 0030 2343     	 orrs r3,r3,r4
 4934 0032 6B60     	 str r3,[r5,#4]
1275:../Libraries/XMCLib/src/xmc4_scu.c **** 
1276:../Libraries/XMCLib/src/xmc4_scu.c ****   /* restart OSC Watchdog */
1277:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 4935              	 .loc 3 1277 0
 4936 0034 074A     	 ldr r2,.L332
 4937 0036 074B     	 ldr r3,.L332
 4938 0038 5B68     	 ldr r3,[r3,#4]
 4939 003a 23F40033 	 bic r3,r3,#131072
 4940 003e 5360     	 str r3,[r2,#4]
1278:../Libraries/XMCLib/src/xmc4_scu.c **** 
1279:../Libraries/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) != XMC_SCU_PLL_PLLSTAT_OSC_USABLE)
 4941              	 .loc 3 1279 0
 4942 0040 00BF     	 nop
 4943              	.L331:
 4944              	 .loc 3 1279 0 is_stmt 0 discriminator 1
 4945 0042 044B     	 ldr r3,.L332
 4946 0044 1B68     	 ldr r3,[r3]
 4947 0046 03F46073 	 and r3,r3,#896
 4948 004a B3F5607F 	 cmp r3,#896
 4949 004e F8D1     	 bne .L331
1280:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1281:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait till OSC_HP output frequency is usable */
1282:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1283:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4950              	 .loc 3 1283 0 is_stmt 1
 4951 0050 B0BD     	 pop {r4,r5,r7,pc}
 4952              	.L333:
 4953 0052 00BF     	 .align 2
 4954              	.L332:
 4955 0054 10470050 	 .word 1342195472
 4956 0058 00470050 	 .word 1342195456
 4957 005c 6BCA5F6B 	 .word 1801439851
 4958              	 .cfi_endproc
 4959              	.LFE234:
 4961              	 .section .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator,"ax",%progbits
 4962              	 .align 2
 4963              	 .global XMC_SCU_CLOCK_DisableHighPerformanceOscillator
 4964              	 .thumb
 4965              	 .thumb_func
 4967              	XMC_SCU_CLOCK_DisableHighPerformanceOscillator:
 4968              	.LFB235:
1284:../Libraries/XMCLib/src/xmc4_scu.c **** 
1285:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
1286:../Libraries/XMCLib/src/xmc4_scu.c **** {
 4969              	 .loc 3 1286 0
 4970              	 .cfi_startproc
 4971              	 
 4972              	 
 4973              	 
 4974 0000 80B4     	 push {r7}
 4975              	.LCFI443:
 4976              	 .cfi_def_cfa_offset 4
 4977              	 .cfi_offset 7,-4
 4978 0002 00AF     	 add r7,sp,#0
 4979              	.LCFI444:
 4980              	 .cfi_def_cfa_register 7
1287:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 4981              	 .loc 3 1287 0
 4982 0004 044A     	 ldr r2,.L335
 4983 0006 044B     	 ldr r3,.L335
 4984 0008 5B68     	 ldr r3,[r3,#4]
 4985 000a 43F03003 	 orr r3,r3,#48
 4986 000e 5360     	 str r3,[r2,#4]
1288:../Libraries/XMCLib/src/xmc4_scu.c **** }
 4987              	 .loc 3 1288 0
 4988 0010 BD46     	 mov sp,r7
 4989              	.LCFI445:
 4990              	 .cfi_def_cfa_register 13
 4991              	 
 4992 0012 5DF8047B 	 ldr r7,[sp],#4
 4993              	.LCFI446:
 4994              	 .cfi_restore 7
 4995              	 .cfi_def_cfa_offset 0
 4996 0016 7047     	 bx lr
 4997              	.L336:
 4998              	 .align 2
 4999              	.L335:
 5000 0018 00470050 	 .word 1342195456
 5001              	 .cfi_endproc
 5002              	.LFE235:
 5004              	 .section .text.XMC_SCU_CLOCK_EnableSystemPll,"ax",%progbits
 5005              	 .align 2
 5006              	 .global XMC_SCU_CLOCK_EnableSystemPll
 5007              	 .thumb
 5008              	 .thumb_func
 5010              	XMC_SCU_CLOCK_EnableSystemPll:
 5011              	.LFB236:
1289:../Libraries/XMCLib/src/xmc4_scu.c **** 
1290:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableSystemPll(void)
1291:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5012              	 .loc 3 1291 0
 5013              	 .cfi_startproc
 5014              	 
 5015              	 
 5016              	 
 5017 0000 80B4     	 push {r7}
 5018              	.LCFI447:
 5019              	 .cfi_def_cfa_offset 4
 5020              	 .cfi_offset 7,-4
 5021 0002 00AF     	 add r7,sp,#0
 5022              	.LCFI448:
 5023              	 .cfi_def_cfa_register 7
1292:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 5024              	 .loc 3 1292 0
 5025 0004 054A     	 ldr r2,.L338
 5026 0006 054B     	 ldr r3,.L338
 5027 0008 5B68     	 ldr r3,[r3,#4]
 5028 000a 23F48033 	 bic r3,r3,#65536
 5029 000e 23F00203 	 bic r3,r3,#2
 5030 0012 5360     	 str r3,[r2,#4]
1293:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5031              	 .loc 3 1293 0
 5032 0014 BD46     	 mov sp,r7
 5033              	.LCFI449:
 5034              	 .cfi_def_cfa_register 13
 5035              	 
 5036 0016 5DF8047B 	 ldr r7,[sp],#4
 5037              	.LCFI450:
 5038              	 .cfi_restore 7
 5039              	 .cfi_def_cfa_offset 0
 5040 001a 7047     	 bx lr
 5041              	.L339:
 5042              	 .align 2
 5043              	.L338:
 5044 001c 10470050 	 .word 1342195472
 5045              	 .cfi_endproc
 5046              	.LFE236:
 5048              	 .section .text.XMC_SCU_CLOCK_DisableSystemPll,"ax",%progbits
 5049              	 .align 2
 5050              	 .global XMC_SCU_CLOCK_DisableSystemPll
 5051              	 .thumb
 5052              	 .thumb_func
 5054              	XMC_SCU_CLOCK_DisableSystemPll:
 5055              	.LFB237:
1294:../Libraries/XMCLib/src/xmc4_scu.c **** 
1295:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableSystemPll(void)
1296:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5056              	 .loc 3 1296 0
 5057              	 .cfi_startproc
 5058              	 
 5059              	 
 5060              	 
 5061 0000 80B4     	 push {r7}
 5062              	.LCFI451:
 5063              	 .cfi_def_cfa_offset 4
 5064              	 .cfi_offset 7,-4
 5065 0002 00AF     	 add r7,sp,#0
 5066              	.LCFI452:
 5067              	 .cfi_def_cfa_register 7
1297:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 5068              	 .loc 3 1297 0
 5069 0004 054A     	 ldr r2,.L341
 5070 0006 054B     	 ldr r3,.L341
 5071 0008 5B68     	 ldr r3,[r3,#4]
 5072 000a 43F48033 	 orr r3,r3,#65536
 5073 000e 43F00203 	 orr r3,r3,#2
 5074 0012 5360     	 str r3,[r2,#4]
1298:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5075              	 .loc 3 1298 0
 5076 0014 BD46     	 mov sp,r7
 5077              	.LCFI453:
 5078              	 .cfi_def_cfa_register 13
 5079              	 
 5080 0016 5DF8047B 	 ldr r7,[sp],#4
 5081              	.LCFI454:
 5082              	 .cfi_restore 7
 5083              	 .cfi_def_cfa_offset 0
 5084 001a 7047     	 bx lr
 5085              	.L342:
 5086              	 .align 2
 5087              	.L341:
 5088 001c 10470050 	 .word 1342195472
 5089              	 .cfi_endproc
 5090              	.LFE237:
 5092              	 .section .text.XMC_SCU_CLOCK_StartSystemPll,"ax",%progbits
 5093              	 .align 2
 5094              	 .global XMC_SCU_CLOCK_StartSystemPll
 5095              	 .thumb
 5096              	 .thumb_func
 5098              	XMC_SCU_CLOCK_StartSystemPll:
 5099              	.LFB238:
1299:../Libraries/XMCLib/src/xmc4_scu.c **** 
1300:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
1301:../Libraries/XMCLib/src/xmc4_scu.c ****                                   XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
1302:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t pdiv,
1303:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t ndiv,
1304:../Libraries/XMCLib/src/xmc4_scu.c ****                                   uint32_t kdiv)
1305:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5100              	 .loc 3 1305 0
 5101              	 .cfi_startproc
 5102              	 
 5103              	 
 5104 0000 80B5     	 push {r7,lr}
 5105              	.LCFI455:
 5106              	 .cfi_def_cfa_offset 8
 5107              	 .cfi_offset 7,-8
 5108              	 .cfi_offset 14,-4
 5109 0002 86B0     	 sub sp,sp,#24
 5110              	.LCFI456:
 5111              	 .cfi_def_cfa_offset 32
 5112 0004 00AF     	 add r7,sp,#0
 5113              	.LCFI457:
 5114              	 .cfi_def_cfa_register 7
 5115 0006 BA60     	 str r2,[r7,#8]
 5116 0008 7B60     	 str r3,[r7,#4]
 5117 000a 0346     	 mov r3,r0
 5118 000c FB81     	 strh r3,[r7,#14]
 5119 000e 0B46     	 mov r3,r1
 5120 0010 7B73     	 strb r3,[r7,#13]
1306:../Libraries/XMCLib/src/xmc4_scu.c **** 
1307:../Libraries/XMCLib/src/xmc4_scu.c ****   float vco_frequency;
1308:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
1309:../Libraries/XMCLib/src/xmc4_scu.c **** 
1310:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 5121              	 .loc 3 1310 0
 5122 0012 FB89     	 ldrh r3,[r7,#14]
 5123 0014 1846     	 mov r0,r3
 5124 0016 FFF7FEFF 	 bl XMC_SCU_CLOCK_SetSystemPllClockSource
1311:../Libraries/XMCLib/src/xmc4_scu.c **** 
1312:../Libraries/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 5125              	 .loc 3 1312 0
 5126 001a 7B7B     	 ldrb r3,[r7,#13]
 5127 001c 012B     	 cmp r3,#1
 5128 001e 40F09980 	 bne .L344
1313:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1314:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Calculate initial step to be close to fOFI */
1315:../Libraries/XMCLib/src/xmc4_scu.c ****     if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 5129              	 .loc 3 1315 0
 5130 0022 FB89     	 ldrh r3,[r7,#14]
 5131 0024 002B     	 cmp r3,#0
 5132 0026 08D1     	 bne .L345
1316:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1317:../Libraries/XMCLib/src/xmc4_scu.c ****       vco_frequency = (float)OSCHP_GetFrequency();
 5133              	 .loc 3 1317 0
 5134 0028 FFF7FEFF 	 bl OSCHP_GetFrequency
 5135 002c 07EE900A 	 fmsr s15,r0
 5136 0030 F8EE677A 	 fuitos s15,s15
 5137 0034 C7ED057A 	 fsts s15,[r7,#20]
 5138 0038 01E0     	 b .L346
 5139              	.L345:
1318:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1319:../Libraries/XMCLib/src/xmc4_scu.c ****     else
1320:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1321:../Libraries/XMCLib/src/xmc4_scu.c ****       vco_frequency = (float)OFI_FREQUENCY;
 5140              	 .loc 3 1321 0
 5141 003a 534B     	 ldr r3,.L353
 5142 003c 7B61     	 str r3,[r7,#20]
 5143              	.L346:
1322:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1323:../Libraries/XMCLib/src/xmc4_scu.c ****     vco_frequency = (float)((vco_frequency * (float)ndiv) / (float)pdiv);
 5144              	 .loc 3 1323 0
 5145 003e 7B68     	 ldr r3,[r7,#4]
 5146 0040 07EE903A 	 fmsr s15,r3
 5147 0044 B8EE677A 	 fuitos s14,s15
 5148 0048 D7ED057A 	 flds s15,[r7,#20]
 5149 004c 27EE277A 	 fmuls s14,s14,s15
 5150 0050 BB68     	 ldr r3,[r7,#8]
 5151 0052 07EE903A 	 fmsr s15,r3
 5152 0056 F8EE677A 	 fuitos s15,s15
 5153 005a C7EE277A 	 fdivs s15,s14,s15
 5154 005e C7ED057A 	 fsts s15,[r7,#20]
1324:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (uint32_t)((uint32_t)vco_frequency / OFI_FREQUENCY);
 5155              	 .loc 3 1324 0
 5156 0062 D7ED057A 	 flds s15,[r7,#20]
 5157 0066 FCEEE77A 	 ftouizs s15,s15
 5158 006a 17EE902A 	 fmrs r2,s15
 5159 006e 474B     	 ldr r3,.L353+4
 5160 0070 A3FB0223 	 umull r2,r3,r3,r2
 5161 0074 5B0D     	 lsrs r3,r3,#21
 5162 0076 3B61     	 str r3,[r7,#16]
1325:../Libraries/XMCLib/src/xmc4_scu.c **** 
1326:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1327:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 5163              	 .loc 3 1327 0
 5164 0078 454A     	 ldr r2,.L353+8
 5165 007a 454B     	 ldr r3,.L353+8
 5166 007c 5B68     	 ldr r3,[r3,#4]
 5167 007e 43F00103 	 orr r3,r3,#1
 5168 0082 5360     	 str r3,[r2,#4]
1328:../Libraries/XMCLib/src/xmc4_scu.c **** 
1329:../Libraries/XMCLib/src/xmc4_scu.c ****     /* disconnect Oscillator from PLL */
1330:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 5169              	 .loc 3 1330 0
 5170 0084 424A     	 ldr r2,.L353+8
 5171 0086 424B     	 ldr r3,.L353+8
 5172 0088 5B68     	 ldr r3,[r3,#4]
 5173 008a 43F01003 	 orr r3,r3,#16
 5174 008e 5360     	 str r3,[r2,#4]
1331:../Libraries/XMCLib/src/xmc4_scu.c **** 
1332:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Setup divider settings for main PLL */
1333:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_
 5175              	 .loc 3 1333 0
 5176 0090 3F49     	 ldr r1,.L353+8
 5177 0092 3F4B     	 ldr r3,.L353+8
 5178 0094 9A68     	 ldr r2,[r3,#8]
 5179 0096 3F4B     	 ldr r3,.L353+12
 5180 0098 1340     	 ands r3,r3,r2
1334:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 5181              	 .loc 3 1334 0
 5182 009a 7A68     	 ldr r2,[r7,#4]
 5183 009c 013A     	 subs r2,r2,#1
 5184 009e 1202     	 lsls r2,r2,#8
 5185 00a0 1A43     	 orrs r2,r2,r3
1335:../Libraries/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 5186              	 .loc 3 1335 0
 5187 00a2 3B69     	 ldr r3,[r7,#16]
 5188 00a4 013B     	 subs r3,r3,#1
 5189 00a6 1B04     	 lsls r3,r3,#16
1334:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 5190              	 .loc 3 1334 0
 5191 00a8 1A43     	 orrs r2,r2,r3
1336:../Libraries/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 5192              	 .loc 3 1336 0
 5193 00aa BB68     	 ldr r3,[r7,#8]
 5194 00ac 013B     	 subs r3,r3,#1
 5195 00ae 1B06     	 lsls r3,r3,#24
1333:../Libraries/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 5196              	 .loc 3 1333 0
 5197 00b0 1343     	 orrs r3,r3,r2
 5198 00b2 8B60     	 str r3,[r1,#8]
1337:../Libraries/XMCLib/src/xmc4_scu.c **** 
1338:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
1339:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 5199              	 .loc 3 1339 0
 5200 00b4 364A     	 ldr r2,.L353+8
 5201 00b6 364B     	 ldr r3,.L353+8
 5202 00b8 5B68     	 ldr r3,[r3,#4]
 5203 00ba 43F04003 	 orr r3,r3,#64
 5204 00be 5360     	 str r3,[r2,#4]
1340:../Libraries/XMCLib/src/xmc4_scu.c **** 
1341:../Libraries/XMCLib/src/xmc4_scu.c ****     /* connect Oscillator to PLL */
1342:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 5205              	 .loc 3 1342 0
 5206 00c0 334A     	 ldr r2,.L353+8
 5207 00c2 334B     	 ldr r3,.L353+8
 5208 00c4 5B68     	 ldr r3,[r3,#4]
 5209 00c6 23F01003 	 bic r3,r3,#16
 5210 00ca 5360     	 str r3,[r2,#4]
1343:../Libraries/XMCLib/src/xmc4_scu.c **** 
1344:../Libraries/XMCLib/src/xmc4_scu.c ****     /* restart PLL Lock detection */
1345:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 5211              	 .loc 3 1345 0
 5212 00cc 304A     	 ldr r2,.L353+8
 5213 00ce 304B     	 ldr r3,.L353+8
 5214 00d0 5B68     	 ldr r3,[r3,#4]
 5215 00d2 43F48023 	 orr r3,r3,#262144
 5216 00d6 5360     	 str r3,[r2,#4]
1346:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 5217              	 .loc 3 1346 0
 5218 00d8 00BF     	 nop
 5219              	.L347:
 5220              	 .loc 3 1346 0 is_stmt 0 discriminator 1
 5221 00da 2D4B     	 ldr r3,.L353+8
 5222 00dc 1B68     	 ldr r3,[r3]
 5223 00de 03F00403 	 and r3,r3,#4
 5224 00e2 002B     	 cmp r3,#0
 5225 00e4 F9D0     	 beq .L347
1347:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1348:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for PLL Lock */
1349:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1350:../Libraries/XMCLib/src/xmc4_scu.c **** 
1351:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to normal mode */
1352:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 5226              	 .loc 3 1352 0 is_stmt 1
 5227 00e6 2A4A     	 ldr r2,.L353+8
 5228 00e8 294B     	 ldr r3,.L353+8
 5229 00ea 5B68     	 ldr r3,[r3,#4]
 5230 00ec 23F00103 	 bic r3,r3,#1
 5231 00f0 5360     	 str r3,[r2,#4]
1353:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 5232              	 .loc 3 1353 0
 5233 00f2 00BF     	 nop
 5234              	.L348:
 5235              	 .loc 3 1353 0 is_stmt 0 discriminator 1
 5236 00f4 264B     	 ldr r3,.L353+8
 5237 00f6 1B68     	 ldr r3,[r3]
 5238 00f8 03F00103 	 and r3,r3,#1
 5239 00fc 002B     	 cmp r3,#0
 5240 00fe F9D1     	 bne .L348
1354:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1355:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for normal mode */
1356:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1357:../Libraries/XMCLib/src/xmc4_scu.c **** 
1358:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Ramp up PLL frequency in steps */
1359:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (uint32_t)((uint32_t)vco_frequency / 60000000UL);
 5241              	 .loc 3 1359 0 is_stmt 1
 5242 0100 D7ED057A 	 flds s15,[r7,#20]
 5243 0104 FCEEE77A 	 ftouizs s15,s15
 5244 0108 17EE903A 	 fmrs r3,s15
 5245 010c 1B0A     	 lsrs r3,r3,#8
 5246 010e 224A     	 ldr r2,.L353+16
 5247 0110 A2FB0323 	 umull r2,r3,r2,r3
 5248 0114 9B0A     	 lsrs r3,r3,#10
 5249 0116 3B61     	 str r3,[r7,#16]
1360:../Libraries/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 5250              	 .loc 3 1360 0
 5251 0118 3A6A     	 ldr r2,[r7,#32]
 5252 011a 3B69     	 ldr r3,[r7,#16]
 5253 011c 9A42     	 cmp r2,r3
 5254 011e 02D2     	 bcs .L349
1361:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1362:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 5255              	 .loc 3 1362 0
 5256 0120 3869     	 ldr r0,[r7,#16]
 5257 0122 FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 5258              	.L349:
1363:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1364:../Libraries/XMCLib/src/xmc4_scu.c **** 
1365:../Libraries/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (uint32_t)((uint32_t)vco_frequency / 90000000UL);
 5259              	 .loc 3 1365 0
 5260 0126 D7ED057A 	 flds s15,[r7,#20]
 5261 012a FCEEE77A 	 ftouizs s15,s15
 5262 012e 17EE903A 	 fmrs r3,s15
 5263 0132 DB09     	 lsrs r3,r3,#7
 5264 0134 194A     	 ldr r2,.L353+20
 5265 0136 A2FB0323 	 umull r2,r3,r2,r3
 5266 013a DB0A     	 lsrs r3,r3,#11
 5267 013c 3B61     	 str r3,[r7,#16]
1366:../Libraries/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 5268              	 .loc 3 1366 0
 5269 013e 3A6A     	 ldr r2,[r7,#32]
 5270 0140 3B69     	 ldr r3,[r7,#16]
 5271 0142 9A42     	 cmp r2,r3
 5272 0144 02D2     	 bcs .L350
1367:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1368:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 5273              	 .loc 3 1368 0
 5274 0146 3869     	 ldr r0,[r7,#16]
 5275 0148 FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 5276              	.L350:
1369:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1370:../Libraries/XMCLib/src/xmc4_scu.c **** 
1371:../Libraries/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 5277              	 .loc 3 1371 0
 5278 014c 386A     	 ldr r0,[r7,#32]
 5279 014e FFF7FEFF 	 bl XMC_SCU_CLOCK_StepSystemPllFrequency
 5280 0152 15E0     	 b .L343
 5281              	.L344:
1372:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1373:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1374:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1375:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 5282              	 .loc 3 1375 0
 5283 0154 0E49     	 ldr r1,.L353+8
 5284 0156 0E4B     	 ldr r3,.L353+8
 5285 0158 9B68     	 ldr r3,[r3,#8]
 5286 015a 23F07F02 	 bic r2,r3,#127
1376:../Libraries/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 5287              	 .loc 3 1376 0
 5288 015e 3B6A     	 ldr r3,[r7,#32]
 5289 0160 013B     	 subs r3,r3,#1
1375:../Libraries/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 5290              	 .loc 3 1375 0
 5291 0162 1343     	 orrs r3,r3,r2
 5292 0164 8B60     	 str r3,[r1,#8]
1377:../Libraries/XMCLib/src/xmc4_scu.c **** 
1378:../Libraries/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1379:../Libraries/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 5293              	 .loc 3 1379 0
 5294 0166 0A4A     	 ldr r2,.L353+8
 5295 0168 094B     	 ldr r3,.L353+8
 5296 016a 5B68     	 ldr r3,[r3,#4]
 5297 016c 43F00103 	 orr r3,r3,#1
 5298 0170 5360     	 str r3,[r2,#4]
1380:../Libraries/XMCLib/src/xmc4_scu.c **** 
1381:../Libraries/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 5299              	 .loc 3 1381 0
 5300 0172 00BF     	 nop
 5301              	.L352:
 5302              	 .loc 3 1381 0 is_stmt 0 discriminator 1
 5303 0174 064B     	 ldr r3,.L353+8
 5304 0176 1B68     	 ldr r3,[r3]
 5305 0178 03F00103 	 and r3,r3,#1
 5306 017c 002B     	 cmp r3,#0
 5307 017e F9D0     	 beq .L352
 5308              	.L343:
1382:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1383:../Libraries/XMCLib/src/xmc4_scu.c ****       /* wait for prescaler mode */
1384:../Libraries/XMCLib/src/xmc4_scu.c ****     }
1385:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1386:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5309              	 .loc 3 1386 0 is_stmt 1
 5310 0180 1837     	 adds r7,r7,#24
 5311              	.LCFI458:
 5312              	 .cfi_def_cfa_offset 8
 5313 0182 BD46     	 mov sp,r7
 5314              	.LCFI459:
 5315              	 .cfi_def_cfa_register 13
 5316              	 
 5317 0184 80BD     	 pop {r7,pc}
 5318              	.L354:
 5319 0186 00BF     	 .align 2
 5320              	.L353:
 5321 0188 001BB74B 	 .word 1270291200
 5322 018c 819F5E16 	 .word 375299969
 5323 0190 10470050 	 .word 1342195472
 5324 0194 FF8080F0 	 .word -260013825
 5325 0198 C7541E01 	 .word 18764999
 5326 019c 2FE3BE00 	 .word 12509999
 5327              	 .cfi_endproc
 5328              	.LFE238:
 5330              	 .section .text.XMC_SCU_CLOCK_StopSystemPll,"ax",%progbits
 5331              	 .align 2
 5332              	 .global XMC_SCU_CLOCK_StopSystemPll
 5333              	 .thumb
 5334              	 .thumb_func
 5336              	XMC_SCU_CLOCK_StopSystemPll:
 5337              	.LFB239:
1387:../Libraries/XMCLib/src/xmc4_scu.c **** 
1388:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopSystemPll(void)
1389:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5338              	 .loc 3 1389 0
 5339              	 .cfi_startproc
 5340              	 
 5341              	 
 5342              	 
 5343 0000 80B4     	 push {r7}
 5344              	.LCFI460:
 5345              	 .cfi_def_cfa_offset 4
 5346              	 .cfi_offset 7,-4
 5347 0002 00AF     	 add r7,sp,#0
 5348              	.LCFI461:
 5349              	 .cfi_def_cfa_register 7
1390:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 5350              	 .loc 3 1390 0
 5351 0004 044A     	 ldr r2,.L356
 5352 0006 044B     	 ldr r3,.L356
 5353 0008 5B68     	 ldr r3,[r3,#4]
 5354 000a 43F48033 	 orr r3,r3,#65536
 5355 000e 5360     	 str r3,[r2,#4]
1391:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5356              	 .loc 3 1391 0
 5357 0010 BD46     	 mov sp,r7
 5358              	.LCFI462:
 5359              	 .cfi_def_cfa_register 13
 5360              	 
 5361 0012 5DF8047B 	 ldr r7,[sp],#4
 5362              	.LCFI463:
 5363              	 .cfi_restore 7
 5364              	 .cfi_def_cfa_offset 0
 5365 0016 7047     	 bx lr
 5366              	.L357:
 5367              	 .align 2
 5368              	.L356:
 5369 0018 10470050 	 .word 1342195472
 5370              	 .cfi_endproc
 5371              	.LFE239:
 5373              	 .section .text.XMC_SCU_CLOCK_StepSystemPllFrequency,"ax",%progbits
 5374              	 .align 2
 5375              	 .global XMC_SCU_CLOCK_StepSystemPllFrequency
 5376              	 .thumb
 5377              	 .thumb_func
 5379              	XMC_SCU_CLOCK_StepSystemPllFrequency:
 5380              	.LFB240:
1392:../Libraries/XMCLib/src/xmc4_scu.c **** 
1393:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
1394:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5381              	 .loc 3 1394 0
 5382              	 .cfi_startproc
 5383              	 
 5384              	 
 5385 0000 80B5     	 push {r7,lr}
 5386              	.LCFI464:
 5387              	 .cfi_def_cfa_offset 8
 5388              	 .cfi_offset 7,-8
 5389              	 .cfi_offset 14,-4
 5390 0002 82B0     	 sub sp,sp,#8
 5391              	.LCFI465:
 5392              	 .cfi_def_cfa_offset 16
 5393 0004 00AF     	 add r7,sp,#0
 5394              	.LCFI466:
 5395              	 .cfi_def_cfa_register 7
 5396 0006 7860     	 str r0,[r7,#4]
1395:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 5397              	 .loc 3 1395 0
 5398 0008 0749     	 ldr r1,.L359
 5399 000a 074B     	 ldr r3,.L359
 5400 000c 9B68     	 ldr r3,[r3,#8]
 5401 000e 23F4FE02 	 bic r2,r3,#8323072
1396:../Libraries/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5402              	 .loc 3 1396 0
 5403 0012 7B68     	 ldr r3,[r7,#4]
 5404 0014 013B     	 subs r3,r3,#1
 5405 0016 1B04     	 lsls r3,r3,#16
1395:../Libraries/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 5406              	 .loc 3 1395 0
 5407 0018 1343     	 orrs r3,r3,r2
 5408 001a 8B60     	 str r3,[r1,#8]
1397:../Libraries/XMCLib/src/xmc4_scu.c **** 
1398:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(50U);
 5409              	 .loc 3 1398 0
 5410 001c 3220     	 movs r0,#50
 5411 001e FFF7FEFF 	 bl XMC_SCU_lDelay
1399:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5412              	 .loc 3 1399 0
 5413 0022 0837     	 adds r7,r7,#8
 5414              	.LCFI467:
 5415              	 .cfi_def_cfa_offset 8
 5416 0024 BD46     	 mov sp,r7
 5417              	.LCFI468:
 5418              	 .cfi_def_cfa_register 13
 5419              	 
 5420 0026 80BD     	 pop {r7,pc}
 5421              	.L360:
 5422              	 .align 2
 5423              	.L359:
 5424 0028 10470050 	 .word 1342195472
 5425              	 .cfi_endproc
 5426              	.LFE240:
 5428              	 .section .text.XMC_SCU_CLOCK_IsSystemPllLocked,"ax",%progbits
 5429              	 .align 2
 5430              	 .global XMC_SCU_CLOCK_IsSystemPllLocked
 5431              	 .thumb
 5432              	 .thumb_func
 5434              	XMC_SCU_CLOCK_IsSystemPllLocked:
 5435              	.LFB241:
1400:../Libraries/XMCLib/src/xmc4_scu.c **** 
1401:../Libraries/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
1402:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5436              	 .loc 3 1402 0
 5437              	 .cfi_startproc
 5438              	 
 5439              	 
 5440              	 
 5441 0000 80B4     	 push {r7}
 5442              	.LCFI469:
 5443              	 .cfi_def_cfa_offset 4
 5444              	 .cfi_offset 7,-4
 5445 0002 00AF     	 add r7,sp,#0
 5446              	.LCFI470:
 5447              	 .cfi_def_cfa_register 7
1403:../Libraries/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 5448              	 .loc 3 1403 0
 5449 0004 064B     	 ldr r3,.L363
 5450 0006 1B68     	 ldr r3,[r3]
 5451 0008 03F00403 	 and r3,r3,#4
 5452 000c 002B     	 cmp r3,#0
 5453 000e 14BF     	 ite ne
 5454 0010 0123     	 movne r3,#1
 5455 0012 0023     	 moveq r3,#0
 5456 0014 DBB2     	 uxtb r3,r3
1404:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5457              	 .loc 3 1404 0
 5458 0016 1846     	 mov r0,r3
 5459 0018 BD46     	 mov sp,r7
 5460              	.LCFI471:
 5461              	 .cfi_def_cfa_register 13
 5462              	 
 5463 001a 5DF8047B 	 ldr r7,[sp],#4
 5464              	.LCFI472:
 5465              	 .cfi_restore 7
 5466              	 .cfi_def_cfa_offset 0
 5467 001e 7047     	 bx lr
 5468              	.L364:
 5469              	 .align 2
 5470              	.L363:
 5471 0020 10470050 	 .word 1342195472
 5472              	 .cfi_endproc
 5473              	.LFE241:
 5475              	 .section .text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 5476              	 .align 2
 5477              	 .global XMC_SCU_INTERRUPT_SetEventHandler
 5478              	 .thumb
 5479              	 .thumb_func
 5481              	XMC_SCU_INTERRUPT_SetEventHandler:
 5482              	.LFB242:
1405:../Libraries/XMCLib/src/xmc4_scu.c **** 
1406:../Libraries/XMCLib/src/xmc4_scu.c **** /*
1407:../Libraries/XMCLib/src/xmc4_scu.c ****  *
1408:../Libraries/XMCLib/src/xmc4_scu.c ****  */
1409:../Libraries/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
1410:../Libraries/XMCLib/src/xmc4_scu.c ****                                                    const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
1411:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5483              	 .loc 3 1411 0
 5484              	 .cfi_startproc
 5485              	 
 5486              	 
 5487              	 
 5488 0000 80B4     	 push {r7}
 5489              	.LCFI473:
 5490              	 .cfi_def_cfa_offset 4
 5491              	 .cfi_offset 7,-4
 5492 0002 85B0     	 sub sp,sp,#20
 5493              	.LCFI474:
 5494              	 .cfi_def_cfa_offset 24
 5495 0004 00AF     	 add r7,sp,#0
 5496              	.LCFI475:
 5497              	 .cfi_def_cfa_register 7
 5498 0006 7860     	 str r0,[r7,#4]
 5499 0008 3960     	 str r1,[r7]
1412:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1413:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status;
1414:../Libraries/XMCLib/src/xmc4_scu.c ****   
1415:../Libraries/XMCLib/src/xmc4_scu.c ****   index = 0U;
 5500              	 .loc 3 1415 0
 5501 000a 0023     	 movs r3,#0
 5502 000c FB60     	 str r3,[r7,#12]
1416:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5503              	 .loc 3 1416 0
 5504 000e 02E0     	 b .L366
 5505              	.L368:
1417:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1418:../Libraries/XMCLib/src/xmc4_scu.c ****     index++;
 5506              	 .loc 3 1418 0
 5507 0010 FB68     	 ldr r3,[r7,#12]
 5508 0012 0133     	 adds r3,r3,#1
 5509 0014 FB60     	 str r3,[r7,#12]
 5510              	.L366:
1416:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5511              	 .loc 3 1416 0
 5512 0016 FB68     	 ldr r3,[r7,#12]
 5513 0018 7A68     	 ldr r2,[r7,#4]
 5514 001a 22FA03F3 	 lsr r3,r2,r3
 5515 001e 03F00103 	 and r3,r3,#1
 5516 0022 002B     	 cmp r3,#0
 5517 0024 02D1     	 bne .L367
1416:../Libraries/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5518              	 .loc 3 1416 0 is_stmt 0 discriminator 1
 5519 0026 FB68     	 ldr r3,[r7,#12]
 5520 0028 1F2B     	 cmp r3,#31
 5521 002a F1D9     	 bls .L368
 5522              	.L367:
1419:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1420:../Libraries/XMCLib/src/xmc4_scu.c ****   
1421:../Libraries/XMCLib/src/xmc4_scu.c ****   if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 5523              	 .loc 3 1421 0 is_stmt 1
 5524 002c FB68     	 ldr r3,[r7,#12]
 5525 002e 202B     	 cmp r3,#32
 5526 0030 02D1     	 bne .L369
1422:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1423:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 5527              	 .loc 3 1423 0
 5528 0032 0123     	 movs r3,#1
 5529 0034 FB72     	 strb r3,[r7,#11]
 5530 0036 06E0     	 b .L370
 5531              	.L369:
1424:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1425:../Libraries/XMCLib/src/xmc4_scu.c ****   else
1426:../Libraries/XMCLib/src/xmc4_scu.c ****   {
1427:../Libraries/XMCLib/src/xmc4_scu.c ****     event_handler_list[index] = handler;
 5532              	 .loc 3 1427 0
 5533 0038 0649     	 ldr r1,.L372
 5534 003a FB68     	 ldr r3,[r7,#12]
 5535 003c 3A68     	 ldr r2,[r7]
 5536 003e 41F82320 	 str r2,[r1,r3,lsl#2]
1428:../Libraries/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 5537              	 .loc 3 1428 0
 5538 0042 0023     	 movs r3,#0
 5539 0044 FB72     	 strb r3,[r7,#11]
 5540              	.L370:
1429:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1430:../Libraries/XMCLib/src/xmc4_scu.c ****   
1431:../Libraries/XMCLib/src/xmc4_scu.c ****   return (status);
 5541              	 .loc 3 1431 0
 5542 0046 FB7A     	 ldrb r3,[r7,#11]
1432:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5543              	 .loc 3 1432 0
 5544 0048 1846     	 mov r0,r3
 5545 004a 1437     	 adds r7,r7,#20
 5546              	.LCFI476:
 5547              	 .cfi_def_cfa_offset 4
 5548 004c BD46     	 mov sp,r7
 5549              	.LCFI477:
 5550              	 .cfi_def_cfa_register 13
 5551              	 
 5552 004e 5DF8047B 	 ldr r7,[sp],#4
 5553              	.LCFI478:
 5554              	 .cfi_restore 7
 5555              	 .cfi_def_cfa_offset 0
 5556 0052 7047     	 bx lr
 5557              	.L373:
 5558              	 .align 2
 5559              	.L372:
 5560 0054 00000000 	 .word event_handler_list
 5561              	 .cfi_endproc
 5562              	.LFE242:
 5564              	 .section .text.XMC_SCU_IRQHandler,"ax",%progbits
 5565              	 .align 2
 5566              	 .global XMC_SCU_IRQHandler
 5567              	 .thumb
 5568              	 .thumb_func
 5570              	XMC_SCU_IRQHandler:
 5571              	.LFB243:
1433:../Libraries/XMCLib/src/xmc4_scu.c **** 
1434:../Libraries/XMCLib/src/xmc4_scu.c **** /*
1435:../Libraries/XMCLib/src/xmc4_scu.c ****  *
1436:../Libraries/XMCLib/src/xmc4_scu.c ****  */
1437:../Libraries/XMCLib/src/xmc4_scu.c **** void XMC_SCU_IRQHandler(uint32_t sr_num)
1438:../Libraries/XMCLib/src/xmc4_scu.c **** {
 5572              	 .loc 3 1438 0
 5573              	 .cfi_startproc
 5574              	 
 5575              	 
 5576 0000 80B5     	 push {r7,lr}
 5577              	.LCFI479:
 5578              	 .cfi_def_cfa_offset 8
 5579              	 .cfi_offset 7,-8
 5580              	 .cfi_offset 14,-4
 5581 0002 86B0     	 sub sp,sp,#24
 5582              	.LCFI480:
 5583              	 .cfi_def_cfa_offset 32
 5584 0004 00AF     	 add r7,sp,#0
 5585              	.LCFI481:
 5586              	 .cfi_def_cfa_register 7
 5587 0006 7860     	 str r0,[r7,#4]
1439:../Libraries/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1440:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_t event;
1441:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
1442:../Libraries/XMCLib/src/xmc4_scu.c ****   
1443:../Libraries/XMCLib/src/xmc4_scu.c ****   XMC_UNUSED_ARG(sr_num);
1444:../Libraries/XMCLib/src/xmc4_scu.c ****   
1445:../Libraries/XMCLib/src/xmc4_scu.c ****   index = 0U;
 5588              	 .loc 3 1445 0
 5589 0008 0023     	 movs r3,#0
 5590 000a 7B61     	 str r3,[r7,#20]
1446:../Libraries/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 5591              	 .loc 3 1446 0
 5592 000c FFF7FEFF 	 bl XMC_SCU_INTERUPT_GetEventStatus
 5593 0010 3861     	 str r0,[r7,#16]
1447:../Libraries/XMCLib/src/xmc4_scu.c ****   while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 5594              	 .loc 3 1447 0
 5595 0012 1CE0     	 b .L375
 5596              	.L379:
1448:../Libraries/XMCLib/src/xmc4_scu.c ****   {    
1449:../Libraries/XMCLib/src/xmc4_scu.c ****     if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 5597              	 .loc 3 1449 0
 5598 0014 7B69     	 ldr r3,[r7,#20]
 5599 0016 3A69     	 ldr r2,[r7,#16]
 5600 0018 22FA03F3 	 lsr r3,r2,r3
 5601 001c 03F00103 	 and r3,r3,#1
 5602 0020 002B     	 cmp r3,#0
 5603 0022 11D0     	 beq .L376
1450:../Libraries/XMCLib/src/xmc4_scu.c ****     {
1451:../Libraries/XMCLib/src/xmc4_scu.c ****       event_handler = event_handler_list[index];
 5604              	 .loc 3 1451 0
 5605 0024 0D4A     	 ldr r2,.L380
 5606 0026 7B69     	 ldr r3,[r7,#20]
 5607 0028 52F82330 	 ldr r3,[r2,r3,lsl#2]
 5608 002c FB60     	 str r3,[r7,#12]
1452:../Libraries/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 5609              	 .loc 3 1452 0
 5610 002e FB68     	 ldr r3,[r7,#12]
 5611 0030 002B     	 cmp r3,#0
 5612 0032 01D0     	 beq .L377
1453:../Libraries/XMCLib/src/xmc4_scu.c ****       {
1454:../Libraries/XMCLib/src/xmc4_scu.c ****           (event_handler)();
 5613              	 .loc 3 1454 0
 5614 0034 FB68     	 ldr r3,[r7,#12]
 5615 0036 9847     	 blx r3
 5616              	.L377:
1455:../Libraries/XMCLib/src/xmc4_scu.c ****       }
1456:../Libraries/XMCLib/src/xmc4_scu.c ****       
1457:../Libraries/XMCLib/src/xmc4_scu.c ****       XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 5617              	 .loc 3 1457 0
 5618 0038 7B69     	 ldr r3,[r7,#20]
 5619 003a 0122     	 movs r2,#1
 5620 003c 02FA03F3 	 lsl r3,r2,r3
 5621 0040 1846     	 mov r0,r3
 5622 0042 FFF7FEFF 	 bl XMC_SCU_INTERRUPT_ClearEventStatus
1458:../Libraries/XMCLib/src/xmc4_scu.c ****       
1459:../Libraries/XMCLib/src/xmc4_scu.c ****       break;
 5623              	 .loc 3 1459 0
 5624 0046 05E0     	 b .L374
 5625              	.L376:
1460:../Libraries/XMCLib/src/xmc4_scu.c ****     }   
1461:../Libraries/XMCLib/src/xmc4_scu.c ****     index++;    
 5626              	 .loc 3 1461 0
 5627 0048 7B69     	 ldr r3,[r7,#20]
 5628 004a 0133     	 adds r3,r3,#1
 5629 004c 7B61     	 str r3,[r7,#20]
 5630              	.L375:
1447:../Libraries/XMCLib/src/xmc4_scu.c ****   {    
 5631              	 .loc 3 1447 0
 5632 004e 7B69     	 ldr r3,[r7,#20]
 5633 0050 1F2B     	 cmp r3,#31
 5634 0052 DFD9     	 bls .L379
 5635              	.L374:
1462:../Libraries/XMCLib/src/xmc4_scu.c ****   }
1463:../Libraries/XMCLib/src/xmc4_scu.c **** }
 5636              	 .loc 3 1463 0
 5637 0054 1837     	 adds r7,r7,#24
 5638              	.LCFI482:
 5639              	 .cfi_def_cfa_offset 8
 5640 0056 BD46     	 mov sp,r7
 5641              	.LCFI483:
 5642              	 .cfi_def_cfa_register 13
 5643              	 
 5644 0058 80BD     	 pop {r7,pc}
 5645              	.L381:
 5646 005a 00BF     	 .align 2
 5647              	.L380:
 5648 005c 00000000 	 .word event_handler_list
 5649              	 .cfi_endproc
 5650              	.LFE243:
 5652              	 .section .rodata.set_peripheral_reset.7314,"a",%progbits
 5653              	 .align 2
 5656              	set_peripheral_reset.7314:
 5657 0000 10440050 	 .word 1342194704
 5658 0004 1C440050 	 .word 1342194716
 5659 0008 28440050 	 .word 1342194728
 5660 000c 34440050 	 .word 1342194740
 5661              	 .section .rodata.clear_peripheral_reset.7320,"a",%progbits
 5662              	 .align 2
 5665              	clear_peripheral_reset.7320:
 5666 0000 14440050 	 .word 1342194708
 5667 0004 20440050 	 .word 1342194720
 5668 0008 2C440050 	 .word 1342194732
 5669 000c 38440050 	 .word 1342194744
 5670              	 .section .rodata.clear_peripheral_reset.7326,"a",%progbits
 5671              	 .align 2
 5674              	clear_peripheral_reset.7326:
 5675 0000 0C440050 	 .word 1342194700
 5676 0004 18440050 	 .word 1342194712
 5677 0008 24440050 	 .word 1342194724
 5678 000c 30440050 	 .word 1342194736
 5679              	 .text
 5680              	.Letext0:
 5681              	 .file 5 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 5682              	 .file 6 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 5683              	 .file 7 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 5684              	 .file 8 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Include/core_cm4.h"
 5685              	 .file 9 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc4_scu.c
    {standard input}:20     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000000 $t
    {standard input}:24     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000000 XMC_SCU_CLOCK_GetUsbClockSource
    {standard input}:57     .text.XMC_SCU_CLOCK_GetUsbClockSource:00000018 $d
    {standard input}:62     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000000 $t
    {standard input}:66     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000000 XMC_SCU_CLOCK_GetWdtClockSource
    {standard input}:98     .text.XMC_SCU_CLOCK_GetWdtClockSource:00000018 $d
    {standard input}:103    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:00000000 $t
    {standard input}:107    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:00000000 XMC_SCU_CLOCK_GetExternalOutputClockSource
    {standard input}:141    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:0000001c $d
    {standard input}:146    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 $t
    {standard input}:150    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemClockFrequency
    {standard input}:185    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000020 $d
    {standard input}:191    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000000 $t
    {standard input}:195    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000000 XMC_SCU_CLOCK_GetCpuClockFrequency
    {standard input}:227    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:00000014 $d
                            *COM*:00000080 event_handler_list
    {standard input}:233    .text.XMC_SCU_lDelay:00000000 $t
    {standard input}:237    .text.XMC_SCU_lDelay:00000000 XMC_SCU_lDelay
    {standard input}:304    .text.XMC_SCU_lDelay:0000003c $d
    {standard input}:310    .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 $t
    {standard input}:315    .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 XMC_SCU_INTERRUPT_EnableEvent
    {standard input}:356    .text.XMC_SCU_INTERRUPT_EnableEvent:00000020 $d
    {standard input}:361    .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 $t
    {standard input}:366    .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 XMC_SCU_INTERRUPT_DisableEvent
    {standard input}:408    .text.XMC_SCU_INTERRUPT_DisableEvent:00000020 $d
    {standard input}:413    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 $t
    {standard input}:418    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 XMC_SCU_INTERRUPT_TriggerEvent
    {standard input}:459    .text.XMC_SCU_INTERRUPT_TriggerEvent:00000020 $d
    {standard input}:464    .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 $t
    {standard input}:469    .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 XMC_SCU_INTERUPT_GetEventStatus
    {standard input}:500    .text.XMC_SCU_INTERUPT_GetEventStatus:00000014 $d
    {standard input}:505    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 $t
    {standard input}:510    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 XMC_SCU_INTERRUPT_ClearEventStatus
    {standard input}:551    .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000020 $d
    {standard input}:556    .text.XMC_SCU_GetBootMode:00000000 $t
    {standard input}:561    .text.XMC_SCU_GetBootMode:00000000 XMC_SCU_GetBootMode
    {standard input}:593    .text.XMC_SCU_GetBootMode:00000018 $d
    {standard input}:598    .text.XMC_SCU_SetBootMode:00000000 $t
    {standard input}:603    .text.XMC_SCU_SetBootMode:00000000 XMC_SCU_SetBootMode
    {standard input}:642    .text.XMC_SCU_SetBootMode:0000001c $d
    {standard input}:647    .text.XMC_SCU_ReadGPR:00000000 $t
    {standard input}:652    .text.XMC_SCU_ReadGPR:00000000 XMC_SCU_ReadGPR
    {standard input}:694    .text.XMC_SCU_ReadGPR:00000020 $d
    {standard input}:699    .text.XMC_SCU_WriteGPR:00000000 $t
    {standard input}:704    .text.XMC_SCU_WriteGPR:00000000 XMC_SCU_WriteGPR
    {standard input}:747    .text.XMC_SCU_WriteGPR:00000024 $d
    {standard input}:752    .text.XMC_SCU_EnableOutOfRangeComparator:00000000 $t
    {standard input}:757    .text.XMC_SCU_EnableOutOfRangeComparator:00000000 XMC_SCU_EnableOutOfRangeComparator
    {standard input}:805    .text.XMC_SCU_EnableOutOfRangeComparator:00000034 $d
    {standard input}:810    .text.XMC_SCU_DisableOutOfRangeComparator:00000000 $t
    {standard input}:815    .text.XMC_SCU_DisableOutOfRangeComparator:00000000 XMC_SCU_DisableOutOfRangeComparator
    {standard input}:864    .text.XMC_SCU_DisableOutOfRangeComparator:00000034 $d
    {standard input}:869    .text.XMC_SCU_CalibrateTemperatureSensor:00000000 $t
    {standard input}:874    .text.XMC_SCU_CalibrateTemperatureSensor:00000000 XMC_SCU_CalibrateTemperatureSensor
    {standard input}:922    .text.XMC_SCU_CalibrateTemperatureSensor:00000028 $d
    {standard input}:927    .text.XMC_SCU_EnableTemperatureSensor:00000000 $t
    {standard input}:932    .text.XMC_SCU_EnableTemperatureSensor:00000000 XMC_SCU_EnableTemperatureSensor
    {standard input}:965    .text.XMC_SCU_EnableTemperatureSensor:0000001c $d
    {standard input}:970    .text.XMC_SCU_DisableTemperatureSensor:00000000 $t
    {standard input}:975    .text.XMC_SCU_DisableTemperatureSensor:00000000 XMC_SCU_DisableTemperatureSensor
    {standard input}:1008   .text.XMC_SCU_DisableTemperatureSensor:0000001c $d
    {standard input}:1013   .text.XMC_SCU_IsTemperatureSensorEnabled:00000000 $t
    {standard input}:1018   .text.XMC_SCU_IsTemperatureSensorEnabled:00000000 XMC_SCU_IsTemperatureSensorEnabled
    {standard input}:1055   .text.XMC_SCU_IsTemperatureSensorEnabled:00000024 $d
    {standard input}:1060   .text.XMC_SCU_IsTemperatureSensorReady:00000000 $t
    {standard input}:1065   .text.XMC_SCU_IsTemperatureSensorReady:00000000 XMC_SCU_IsTemperatureSensorReady
    {standard input}:1102   .text.XMC_SCU_IsTemperatureSensorReady:00000024 $d
    {standard input}:1107   .text.XMC_SCU_StartTemperatureMeasurement:00000000 $t
    {standard input}:1112   .text.XMC_SCU_StartTemperatureMeasurement:00000000 XMC_SCU_StartTemperatureMeasurement
    {standard input}:1243   .text.XMC_SCU_IsTemperatureSensorBusy:00000000 XMC_SCU_IsTemperatureSensorBusy
    {standard input}:1173   .text.XMC_SCU_StartTemperatureMeasurement:00000048 $d
    {standard input}:1178   .text.XMC_SCU_GetTemperature:00000000 $t
    {standard input}:1183   .text.XMC_SCU_GetTemperature:00000000 XMC_SCU_GetTemperature
    {standard input}:1233   .text.XMC_SCU_GetTemperature:00000034 $d
    {standard input}:1238   .text.XMC_SCU_IsTemperatureSensorBusy:00000000 $t
    {standard input}:1280   .text.XMC_SCU_IsTemperatureSensorBusy:00000024 $d
    {standard input}:1285   .text.XMC_SCU_WriteToRetentionMemory:00000000 $t
    {standard input}:1290   .text.XMC_SCU_WriteToRetentionMemory:00000000 XMC_SCU_WriteToRetentionMemory
    {standard input}:1351   .text.XMC_SCU_WriteToRetentionMemory:00000048 $d
    {standard input}:1356   .text.XMC_SCU_ReadFromRetentionMemory:00000000 $t
    {standard input}:1361   .text.XMC_SCU_ReadFromRetentionMemory:00000000 XMC_SCU_ReadFromRetentionMemory
    {standard input}:1421   .text.XMC_SCU_ReadFromRetentionMemory:00000044 $d
    {standard input}:1426   .text.XMC_SCU_CLOCK_Init:00000000 $t
    {standard input}:1431   .text.XMC_SCU_CLOCK_Init:00000000 XMC_SCU_CLOCK_Init
    {standard input}:3028   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000000 XMC_SCU_CLOCK_SetSystemClockSource
    {standard input}:4472   .text.XMC_SCU_HIB_EnableHibernateDomain:00000000 XMC_SCU_HIB_EnableHibernateDomain
    {standard input}:4758   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000000 XMC_SCU_CLOCK_EnableLowPowerOscillator
    {standard input}:3370   .text.XMC_SCU_HIB_SetStandbyClockSource:00000000 XMC_SCU_HIB_SetStandbyClockSource
    {standard input}:4257   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000000 XMC_SCU_CLOCK_SetBackupClockCalibrationMode
    {standard input}:3435   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000000 XMC_SCU_CLOCK_SetSystemClockDivider
    {standard input}:3545   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000000 XMC_SCU_CLOCK_SetCpuClockDivider
    {standard input}:3490   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000000 XMC_SCU_CLOCK_SetCcuClockDivider
    {standard input}:3600   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000000 XMC_SCU_CLOCK_SetPeripheralClockDivider
    {standard input}:4896   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillator
    {standard input}:5054   .text.XMC_SCU_CLOCK_DisableSystemPll:00000000 XMC_SCU_CLOCK_DisableSystemPll
    {standard input}:5010   .text.XMC_SCU_CLOCK_EnableSystemPll:00000000 XMC_SCU_CLOCK_EnableSystemPll
    {standard input}:5098   .text.XMC_SCU_CLOCK_StartSystemPll:00000000 XMC_SCU_CLOCK_StartSystemPll
    {standard input}:1563   .text.XMC_SCU_TRAP_Enable:00000000 $t
    {standard input}:1568   .text.XMC_SCU_TRAP_Enable:00000000 XMC_SCU_TRAP_Enable
    {standard input}:1610   .text.XMC_SCU_TRAP_Enable:00000020 $d
    {standard input}:1615   .text.XMC_SCU_TRAP_Disable:00000000 $t
    {standard input}:1620   .text.XMC_SCU_TRAP_Disable:00000000 XMC_SCU_TRAP_Disable
    {standard input}:1661   .text.XMC_SCU_TRAP_Disable:00000020 $d
    {standard input}:1666   .text.XMC_SCU_TRAP_GetStatus:00000000 $t
    {standard input}:1671   .text.XMC_SCU_TRAP_GetStatus:00000000 XMC_SCU_TRAP_GetStatus
    {standard input}:1702   .text.XMC_SCU_TRAP_GetStatus:00000014 $d
    {standard input}:1707   .text.XMC_SCU_TRAP_Trigger:00000000 $t
    {standard input}:1712   .text.XMC_SCU_TRAP_Trigger:00000000 XMC_SCU_TRAP_Trigger
    {standard input}:1753   .text.XMC_SCU_TRAP_Trigger:00000020 $d
    {standard input}:1758   .text.XMC_SCU_TRAP_ClearStatus:00000000 $t
    {standard input}:1763   .text.XMC_SCU_TRAP_ClearStatus:00000000 XMC_SCU_TRAP_ClearStatus
    {standard input}:1804   .text.XMC_SCU_TRAP_ClearStatus:00000020 $d
    {standard input}:1809   .text.XMC_SCU_PARITY_ClearStatus:00000000 $t
    {standard input}:1814   .text.XMC_SCU_PARITY_ClearStatus:00000000 XMC_SCU_PARITY_ClearStatus
    {standard input}:1855   .text.XMC_SCU_PARITY_ClearStatus:00000020 $d
    {standard input}:1860   .text.XMC_SCU_PARITY_GetStatus:00000000 $t
    {standard input}:1865   .text.XMC_SCU_PARITY_GetStatus:00000000 XMC_SCU_PARITY_GetStatus
    {standard input}:1896   .text.XMC_SCU_PARITY_GetStatus:00000014 $d
    {standard input}:1901   .text.XMC_SCU_PARITY_Enable:00000000 $t
    {standard input}:1906   .text.XMC_SCU_PARITY_Enable:00000000 XMC_SCU_PARITY_Enable
    {standard input}:1947   .text.XMC_SCU_PARITY_Enable:00000020 $d
    {standard input}:1952   .text.XMC_SCU_PARITY_Disable:00000000 $t
    {standard input}:1957   .text.XMC_SCU_PARITY_Disable:00000000 XMC_SCU_PARITY_Disable
    {standard input}:1999   .text.XMC_SCU_PARITY_Disable:00000020 $d
    {standard input}:2004   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000000 $t
    {standard input}:2009   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000000 XMC_SCU_PARITY_EnableTrapGeneration
    {standard input}:2050   .text.XMC_SCU_PARITY_EnableTrapGeneration:00000020 $d
    {standard input}:2055   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000000 $t
    {standard input}:2060   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000000 XMC_SCU_PARITY_DisableTrapGeneration
    {standard input}:2102   .text.XMC_SCU_PARITY_DisableTrapGeneration:00000020 $d
    {standard input}:2107   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000000 $t
    {standard input}:2112   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000000 XMC_SCU_INTERRUPT_EnableNmiRequest
    {standard input}:2153   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:00000020 $d
    {standard input}:2158   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000000 $t
    {standard input}:2163   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000000 XMC_SCU_INTERRUPT_DisableNmiRequest
    {standard input}:2205   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:00000020 $d
    {standard input}:2210   .text.XMC_SCU_RESET_AssertPeripheralReset:00000000 $t
    {standard input}:2215   .text.XMC_SCU_RESET_AssertPeripheralReset:00000000 XMC_SCU_RESET_AssertPeripheralReset
    {standard input}:2268   .text.XMC_SCU_RESET_AssertPeripheralReset:00000038 $d
    {standard input}:5656   .rodata.set_peripheral_reset.7314:00000000 set_peripheral_reset.7314
    {standard input}:2273   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000000 $t
    {standard input}:2278   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000000 XMC_SCU_RESET_DeassertPeripheralReset
    {standard input}:2331   .text.XMC_SCU_RESET_DeassertPeripheralReset:00000038 $d
    {standard input}:5665   .rodata.clear_peripheral_reset.7320:00000000 clear_peripheral_reset.7320
    {standard input}:2336   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000000 $t
    {standard input}:2341   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:00000000 XMC_SCU_RESET_IsPeripheralResetAsserted
    {standard input}:2396   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000003c $d
    {standard input}:5674   .rodata.clear_peripheral_reset.7326:00000000 clear_peripheral_reset.7326
    {standard input}:2401   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000000 $t
    {standard input}:2406   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemPllClockFrequency
    {standard input}:2499   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000000 XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
    {standard input}:2489   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:00000078 $d
    {standard input}:2494   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000000 $t
    {standard input}:2546   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:00000028 $d
    {standard input}:2552   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000000 $t
    {standard input}:2557   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000000 XMC_SCU_CLOCK_GetUsbPllClockFrequency
    {standard input}:2621   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:00000050 $d
    {standard input}:2626   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000000 $t
    {standard input}:2631   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000000 XMC_SCU_CLOCK_GetCcuClockFrequency
    {standard input}:2673   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:00000028 $d
    {standard input}:2678   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000000 $t
    {standard input}:2683   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000000 XMC_SCU_CLOCK_GetUsbClockFrequency
    {standard input}:2745   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:00000044 $d
    {standard input}:2750   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000000 $t
    {standard input}:2755   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000000 XMC_SCU_CLOCK_GetEbuClockFrequency
    {standard input}:2797   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:00000024 $d
    {standard input}:2802   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000000 $t
    {standard input}:2807   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000000 XMC_SCU_CLOCK_GetWdtClockFrequency
    {standard input}:2878   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:00000050 $d
    {standard input}:2884   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:00000000 $t
    {standard input}:2889   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:00000000 XMC_SCU_CLOCK_GetExternalOutputClockFrequency
    {standard input}:2978   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000006c $d
    {standard input}:2984   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 $t
    {standard input}:2989   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
    {standard input}:3018   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000001c $d
    {standard input}:3023   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000000 $t
    {standard input}:3070   .text.XMC_SCU_CLOCK_SetSystemClockSource:00000024 $d
    {standard input}:3075   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000000 $t
    {standard input}:3080   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000000 XMC_SCU_CLOCK_SetUsbClockSource
    {standard input}:3122   .text.XMC_SCU_CLOCK_SetUsbClockSource:00000024 $d
    {standard input}:3127   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000000 $t
    {standard input}:3132   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000000 XMC_SCU_CLOCK_SetWdtClockSource
    {standard input}:3174   .text.XMC_SCU_CLOCK_SetWdtClockSource:00000024 $d
    {standard input}:3179   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000000 $t
    {standard input}:3184   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000000 XMC_SCU_CLOCK_SetExternalOutputClockSource
    {standard input}:3229   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:00000024 $d
    {standard input}:3234   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000000 $t
    {standard input}:3239   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:00000000 XMC_SCU_CLOCK_SetSystemPllClockSource
    {standard input}:3295   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000003c $d
    {standard input}:3300   .text.XMC_SCU_HIB_SetRtcClockSource:00000000 $t
    {standard input}:3305   .text.XMC_SCU_HIB_SetRtcClockSource:00000000 XMC_SCU_HIB_SetRtcClockSource
    {standard input}:3359   .text.XMC_SCU_HIB_SetRtcClockSource:00000034 $d
    {standard input}:3365   .text.XMC_SCU_HIB_SetStandbyClockSource:00000000 $t
    {standard input}:3424   .text.XMC_SCU_HIB_SetStandbyClockSource:00000034 $d
    {standard input}:3430   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000000 $t
    {standard input}:3480   .text.XMC_SCU_CLOCK_SetSystemClockDivider:00000024 $d
    {standard input}:3485   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000000 $t
    {standard input}:3535   .text.XMC_SCU_CLOCK_SetCcuClockDivider:00000024 $d
    {standard input}:3540   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000000 $t
    {standard input}:3590   .text.XMC_SCU_CLOCK_SetCpuClockDivider:00000024 $d
    {standard input}:3595   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000000 $t
    {standard input}:3645   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:00000024 $d
    {standard input}:3650   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000000 $t
    {standard input}:3655   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000000 XMC_SCU_CLOCK_SetUsbClockDivider
    {standard input}:3700   .text.XMC_SCU_CLOCK_SetUsbClockDivider:00000024 $d
    {standard input}:3705   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000000 $t
    {standard input}:3710   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000000 XMC_SCU_CLOCK_SetEbuClockDivider
    {standard input}:3755   .text.XMC_SCU_CLOCK_SetEbuClockDivider:00000024 $d
    {standard input}:3760   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000000 $t
    {standard input}:3765   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000000 XMC_SCU_CLOCK_SetWdtClockDivider
    {standard input}:3810   .text.XMC_SCU_CLOCK_SetWdtClockDivider:00000024 $d
    {standard input}:3815   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:00000000 $t
    {standard input}:3820   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:00000000 XMC_SCU_CLOCK_SetExternalOutputClockDivider
    {standard input}:3867   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000002c $d
    {standard input}:3872   .text.XMC_SCU_CLOCK_EnableClock:00000000 $t
    {standard input}:3877   .text.XMC_SCU_CLOCK_EnableClock:00000000 XMC_SCU_CLOCK_EnableClock
    {standard input}:3916   .text.XMC_SCU_CLOCK_EnableClock:0000001c $d
    {standard input}:3921   .text.XMC_SCU_CLOCK_DisableClock:00000000 $t
    {standard input}:3926   .text.XMC_SCU_CLOCK_DisableClock:00000000 XMC_SCU_CLOCK_DisableClock
    {standard input}:3965   .text.XMC_SCU_CLOCK_DisableClock:0000001c $d
    {standard input}:3970   .text.XMC_SCU_CLOCK_IsClockEnabled:00000000 $t
    {standard input}:3975   .text.XMC_SCU_CLOCK_IsClockEnabled:00000000 XMC_SCU_CLOCK_IsClockEnabled
    {standard input}:4021   .text.XMC_SCU_CLOCK_IsClockEnabled:00000028 $d
    {standard input}:4026   .text.XMC_SCU_CLOCK_EnableUsbPll:00000000 $t
    {standard input}:4031   .text.XMC_SCU_CLOCK_EnableUsbPll:00000000 XMC_SCU_CLOCK_EnableUsbPll
    {standard input}:4065   .text.XMC_SCU_CLOCK_EnableUsbPll:0000001c $d
    {standard input}:4070   .text.XMC_SCU_CLOCK_DisableUsbPll:00000000 $t
    {standard input}:4075   .text.XMC_SCU_CLOCK_DisableUsbPll:00000000 XMC_SCU_CLOCK_DisableUsbPll
    {standard input}:4109   .text.XMC_SCU_CLOCK_DisableUsbPll:0000001c $d
    {standard input}:4114   .text.XMC_SCU_CLOCK_StartUsbPll:00000000 $t
    {standard input}:4119   .text.XMC_SCU_CLOCK_StartUsbPll:00000000 XMC_SCU_CLOCK_StartUsbPll
    {standard input}:4205   .text.XMC_SCU_CLOCK_StartUsbPll:00000070 $d
    {standard input}:4210   .text.XMC_SCU_CLOCK_StopUsbPll:00000000 $t
    {standard input}:4215   .text.XMC_SCU_CLOCK_StopUsbPll:00000000 XMC_SCU_CLOCK_StopUsbPll
    {standard input}:4246   .text.XMC_SCU_CLOCK_StopUsbPll:00000014 $d
    {standard input}:4252   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000000 $t
    {standard input}:4317   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:00000048 $d
    {standard input}:4322   .text.XMC_SCU_POWER_EnableUsb:00000000 $t
    {standard input}:4327   .text.XMC_SCU_POWER_EnableUsb:00000000 XMC_SCU_POWER_EnableUsb
    {standard input}:4366   .text.XMC_SCU_POWER_EnableUsb:00000024 $d
    {standard input}:4371   .text.XMC_SCU_POWER_DisableUsb:00000000 $t
    {standard input}:4376   .text.XMC_SCU_POWER_DisableUsb:00000000 XMC_SCU_POWER_DisableUsb
    {standard input}:4415   .text.XMC_SCU_POWER_DisableUsb:00000024 $d
    {standard input}:4420   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000000 $t
    {standard input}:4425   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000000 XMC_SCU_CLOCK_IsUsbPllLocked
    {standard input}:4462   .text.XMC_SCU_CLOCK_IsUsbPllLocked:00000020 $d
    {standard input}:4467   .text.XMC_SCU_HIB_EnableHibernateDomain:00000000 $t
    {standard input}:4529   .text.XMC_SCU_HIB_EnableHibernateDomain:0000004c $d
    {standard input}:4535   .text.XMC_SCU_HIB_DisableHibernateDomain:00000000 $t
    {standard input}:4540   .text.XMC_SCU_HIB_DisableHibernateDomain:00000000 XMC_SCU_HIB_DisableHibernateDomain
    {standard input}:4579   .text.XMC_SCU_HIB_DisableHibernateDomain:00000024 $d
    {standard input}:4585   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000000 $t
    {standard input}:4590   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000000 XMC_SCU_HIB_IsHibernateDomainEnabled
    {standard input}:4641   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:00000034 $d
    {standard input}:4647   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000000 $t
    {standard input}:4652   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000000 XMC_SCU_HIB_EnableInternalSlowClock
    {standard input}:4694   .text.XMC_SCU_HIB_EnableInternalSlowClock:00000028 $d
    {standard input}:4700   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000000 $t
    {standard input}:4705   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000000 XMC_SCU_HIB_DisableInternalSlowClock
    {standard input}:4747   .text.XMC_SCU_HIB_DisableInternalSlowClock:00000028 $d
    {standard input}:4753   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:00000000 $t
    {standard input}:4832   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000006c $d
    {standard input}:4838   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000000 $t
    {standard input}:4843   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000000 XMC_SCU_CLOCK_DisableLowPowerOscillator
    {standard input}:4885   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:00000028 $d
    {standard input}:4891   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000000 $t
    {standard input}:4955   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:00000054 $d
    {standard input}:4962   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000000 $t
    {standard input}:4967   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillator
    {standard input}:5000   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:00000018 $d
    {standard input}:5005   .text.XMC_SCU_CLOCK_EnableSystemPll:00000000 $t
    {standard input}:5044   .text.XMC_SCU_CLOCK_EnableSystemPll:0000001c $d
    {standard input}:5049   .text.XMC_SCU_CLOCK_DisableSystemPll:00000000 $t
    {standard input}:5088   .text.XMC_SCU_CLOCK_DisableSystemPll:0000001c $d
    {standard input}:5093   .text.XMC_SCU_CLOCK_StartSystemPll:00000000 $t
    {standard input}:5379   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000000 XMC_SCU_CLOCK_StepSystemPllFrequency
    {standard input}:5321   .text.XMC_SCU_CLOCK_StartSystemPll:00000188 $d
    {standard input}:5331   .text.XMC_SCU_CLOCK_StopSystemPll:00000000 $t
    {standard input}:5336   .text.XMC_SCU_CLOCK_StopSystemPll:00000000 XMC_SCU_CLOCK_StopSystemPll
    {standard input}:5369   .text.XMC_SCU_CLOCK_StopSystemPll:00000018 $d
    {standard input}:5374   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000000 $t
    {standard input}:5424   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:00000028 $d
    {standard input}:5429   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000000 $t
    {standard input}:5434   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000000 XMC_SCU_CLOCK_IsSystemPllLocked
    {standard input}:5471   .text.XMC_SCU_CLOCK_IsSystemPllLocked:00000020 $d
    {standard input}:5476   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 $t
    {standard input}:5481   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 XMC_SCU_INTERRUPT_SetEventHandler
    {standard input}:5560   .text.XMC_SCU_INTERRUPT_SetEventHandler:00000054 $d
    {standard input}:5565   .text.XMC_SCU_IRQHandler:00000000 $t
    {standard input}:5570   .text.XMC_SCU_IRQHandler:00000000 XMC_SCU_IRQHandler
    {standard input}:5648   .text.XMC_SCU_IRQHandler:0000005c $d
    {standard input}:5653   .rodata.set_peripheral_reset.7314:00000000 $d
    {standard input}:5662   .rodata.clear_peripheral_reset.7320:00000000 $d
    {standard input}:5671   .rodata.clear_peripheral_reset.7326:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
SystemCoreClockUpdate
OSCHP_GetFrequency
