// Seed: 1631335659
module module_0;
  specify
    (negedge id_1 => (id_2 +: 1'b0 * 1 - 1)) = (1 < -1, id_1);
    specparam id_3 = id_1;
  endspecify
endmodule
module module_1 #(
    parameter id_4 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  inout logic [7:0] id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign {id_15, id_6, 1, id_14, id_6[id_4], id_7} = 1'd0;
endmodule
