// Seed: 1562866251
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_2 = 1'd0;
  id_5(
      .id_0(1), .id_1(""), .id_2(1'b0), .id_3(1), .id_4(~1), .id_5(id_3), .id_6(1), .id_7(id_1[""])
  );
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8
);
  assign id_10[1 : 1] = 0;
  wire id_11;
  wire id_12;
  module_0(
      id_10, id_11, id_12
  );
  assign id_12 = 1;
endmodule
