m255
K3
13
cModel Technology
Z0 dC:\Xilinx\14.6\ISE_DS\ISE
vAFIFO36_INTERNAL
Ib9IJ8N;^n7dXT6[?=0ZOz0
VaIPVFaRXA2;;?455TERdo2
Z1 dC:\Xilinx\14.6\ISE_DS\ISE
Z2 w1370717304
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
L0 36
Z3 OE;L;10.1a;51
r1
31
Z4 !s108 1489198358.059000
Z5 !s107 C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XADC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\VCC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SYSMON.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64M.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32M.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLUP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PS7.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC440.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PMCD.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ORCY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MCB.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEEPER.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\INV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAY.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GND.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FMAP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO16.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EMAC.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC64.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC32.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CONFIG.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CARRY4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFT.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFR.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMR.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFH.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGP.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFCF.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUF.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2.v|C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v|
Z6 !s90 -source|-novopt|-work|unisims_ver|-f|C:\Xilinx\14.6\ISE_DS\ISE\verilog\modelsim\sp6/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf|
Z7 o-source -work unisims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 `Gif8O`Z?F3:oXN^@Mb3U0
!s85 0
vAND2
IdLWmeMAg>cFCZ?5@1g0z62
VdNIBm@86;ogUD]Y34EeT80
R1
Z8 w1370717305
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2
!i10b 1
!s100 ;0Cz[ed=FM;PEdk7`T36G0
!s85 0
vAND2B1
Ik?M::zJh?>1K:kO6]f5CJ2
VHLnaHM?]fi<VW8emL<8`=0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1
!i10b 1
!s100 ?BFUzHhlY]R<NRKczOhEI2
!s85 0
vAND2B1L
Illf>4mQ@gi1KM1DAHK32J1
VP[:eVN^1NjQ_cBGkYYl6:1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1@l
!i10b 1
!s100 :DnMk025YPRKDMzoGT0F>1
!s85 0
vAND2B2
InmmNf]FdZEaNDnk1^H;=E1
V5LPa_W8bE=fCG>7J3Eh260
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b2
!i10b 1
!s100 9Ll2E`2GICHlEma;m5Va`3
!s85 0
vAND3
Io?Q?<S5<MHIjRO56ikLz:2
Ve`_=oU:Z;:^C0o6GXb82O2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d3
!i10b 1
!s100 73eh`U[=CgmX_JA7l3b`]2
!s85 0
vAND3B1
I2JV5O_dLV=NgCJDB=`m9@1
V_nYblFz8fdlT]Y;IV6m1^1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b1
!i10b 1
!s100 iZkVgiCi:2]oQb@[zMjHN2
!s85 0
vAND3B2
I7AK0:MZnUzoDUi2ePo<Mb2
V3S?V[>Nd?]a[Fdjfl<17[2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b2
!i10b 1
!s100 5ME7k=CIOl47=:YigDQH50
!s85 0
vAND3B3
IiDF8Ye6jm2h>CeDm:laQH2
VCQ@J53Kc_PKJ@a7OBo9Ek1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b3
!i10b 1
!s100 cUYdUej2:[PSGM1ak:7YM3
!s85 0
vAND4
I:[BFbUff4MZ6SLfF5z6<22
VI`>kK<VbZ@C=D<MZCLXV;0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d4
!i10b 1
!s100 ]:GSeS6_BngTzQFa4hnGl3
!s85 0
vAND4B1
IWenIeA[lZ8eNc8bihh]eJ1
V;cO[EXK4_6L;?N`WX56aE3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b1
!i10b 1
!s100 mlGA>4[?A^eSmZdH9IFON3
!s85 0
vAND4B2
IgT5DPXQm06e:[AJ;>`7L41
V?O]nQFBCPV3ei]dmMVZ>L2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b2
!i10b 1
!s100 bG>8961GcQ>DZ@kQbj>2l3
!s85 0
vAND4B3
I62an[7BfEP6jd17eX>22J1
V]mU099CkEncF1;RaXQUCR3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b3
!i10b 1
!s100 bg3hdz_kZL65f0^CMVSEl3
!s85 0
vAND4B4
II6hUCV^ld_ATR_3k36AOB1
V`=S0Zm5zS>G8YC9VN8l4S2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b4
!i10b 1
!s100 GD;1SO>M6nYVMZ2e1:WYB0
!s85 0
vAND5
IhL8dFeY0AU2e_NUG?m^4n0
V]Y[c5B1Q07n>ObTJ]Ijj82
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d5
!i10b 1
!s100 k]i47FQHzWUlOL@i1fW<=2
!s85 0
vAND5B1
ISlRk83PVWTCmC4Jg7Xaf?3
V8G<@`h>dDX@QH:05oXzKE1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b1
!i10b 1
!s100 e]a_QjO7H?d@:PKEYHd@S3
!s85 0
vAND5B2
I84SMdm6dRejU_aa?mPcJ61
V^QgHMg6>hS;E?akI4mWBV0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b2
!i10b 1
!s100 VVdG^?FO4[=^RaAinj6?Y0
!s85 0
vAND5B3
IoE1@T;BHF5JhaRoDG^_oA2
VkiXE@gDBFDmJ3@7AF91AW2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b3
!i10b 1
!s100 <I4iUZTa^aT4neDSh<m?T0
!s85 0
vAND5B4
Iha<Z2n>c8JIaF8QU]?mJ10
V7WG36YT0hhJA3`R@zOAe_2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b4
!i10b 1
!s100 :>8z:m5TIL@mQJX3W:C8K0
!s85 0
vAND5B5
Ie@>JlOnc8<JUgPJOg0foe0
V022ofD^mWk?[_X_1RU7[_0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b5
!i10b 1
!s100 [Dl<__A<iO?jQFOab?0]?0
!s85 0
vARAMB36_INTERNAL
IhW@=eTf61:hzYSeIQfcCL1
VN7ZV5J5K@66]??G6R8RDI2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 1YXa3CEfE=^4XAiZk>?kQ2
!s85 0
vAUTOBUF
IN[M=SXN24NUbc`3lKhZa91
V;Oll@fHQgVS=3h`9ALiI@2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@u@t@o@b@u@f
!i10b 1
!s100 K8dzo3B>[iab9e2iT63aO0
!s85 0
vBSCAN_FPGACORE
IR5L<B<dcead7AA<cRib7?3
VfeUzUQMTkbWo2?]fn]Z2g1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@f@p@g@a@c@o@r@e
!i10b 1
!s100 zj0O=0fXiO4Th8DM6JX=90
!s85 0
vBSCAN_SPARTAN3
I=XL?Q0I403?Gmk94SSM2C0
VA4DOSU;F14DZe1dgNz;c<0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3
!i10b 1
!s100 @BRLP^6a^DCY_i>m5kYjE0
!s85 0
vBSCAN_SPARTAN3A
I:ezdNO3c0]kS>CIPd5iG[1
V:gV2]HkB0ji>0;LXIORbM1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 icLG6d11^>ZVh8z4PQdo51
!s85 0
vBSCAN_SPARTAN6
IYITX:IY;cR=b:`eN1=C_d1
VD0g^=5[KzNNP]Ro@K^b_h1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n6
!i10b 1
!s100 F=I07=iO:2g^L_`L1iS6[2
!s85 0
vBSCAN_VIRTEX4
IlVEOiW;K=cCXoEcUjMi;d2
V=7MZd:k:H^9ninQ0cGMeG0
R1
Z9 w1370717314
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x4
!i10b 1
!s100 L8iUO@^n<ZV^L>`YORQ<Y2
!s85 0
vBSCAN_VIRTEX5
I_oPkf43jjDUKCJIX4gl0a0
Vlcj84o`DN[n8noo0]m7k_2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x5
!i10b 1
!s100 JCHWDB=kG[b;P@I^fJegN2
!s85 0
vBSCAN_VIRTEX6
I?c0j9BYK=GU:fgP2GFYQn3
VRhO9[e4kNCE6FKTYlJ8?^2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x6
!i10b 1
!s100 RMjiXT::6ElOCNn3DIjmj1
!s85 0
vBSCANE2
IT[O0d[o0_2LF70nXEJZWA2
Ve6S5MNiQAWG4FdgRhNe_L0
R1
Z10 w1370717303
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n@e2
!i10b 1
!s100 fzE4[I5Mh4_LeMCm7^Pj:2
!s85 0
vbscntrl_iserdese1_vlog
Io6a=T6;d^kNn[JkQl=PeK3
VTS_GZ^jZ2?gB^g;6a6cAJ3
R1
R2
Z11 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
Z12 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
L0 1154
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 DPLM_OM5`GYlH:ETinlzB0
!s85 0
vBUF
Ijon?:5Jf3Tca@C0Y=C7k<3
VlK=S_Nj[56;<]]:m@<Lbl2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUF.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f
!i10b 1
!s100 m?7jGemB7`]M848Wb4:Lo3
!s85 0
vBUFCF
I?kIQJ@S7>YaliAFC2Pmk11
VS_PQYgH1bO@b<DWF1D:P92
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@c@f
!i10b 1
!s100 CaM44]OJEZ;e`YA]DMABC0
!s85 0
vBUFE
Ie7h5YGK5`[M8bhPhLKXUj0
V[=T78^5McGl18z6_KZT_<1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@e
!i10b 1
!s100 i:]E?aOnPA3WoC?e58GC51
!s85 0
vBUFG
IRcO9NzBTVgB;:Y[?7zQ1@0
VYX]=iOU`23=cI?2lfR6YY2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g
!i10b 1
!s100 8;77lOaJzMnmJ^YZDSNKF0
!s85 0
vBUFG_LB
IaKJUhXj]1CezBfdA3UA@42
VQNDLA=NhBTK@QHjhd3`:>3
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g_@l@b
!i10b 1
!s100 :S<B0nYYG6jbTQ]3HPZEj1
!s85 0
vBUFGCE
I9diSTlkjX9OFTMnY>mkbI2
VV>4^N:AZVnAfELRmSHgAe0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e
!i10b 1
!s100 BJUAenoTm]7TGJH1Jla`e1
!s85 0
vBUFGCE_1
ITLdVj3`OSXocI_n@fe=n>2
VIB>FeYEZ?^U4WXbNE;Lh]0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e_1
!i10b 1
!s100 ?gN?SYQe:o?VR88mz_O7Q1
!s85 0
vBUFGCTRL
I0=c9K`mfc<l18G;QI0Cko0
V7fR>JnOFn8hOlR^3D;Me:3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@t@r@l
!i10b 1
!s100 OWV`CDfIXH8WkDK7ZE:a70
!s85 0
vBUFGDLL
I=fXa7WDJ<9DOW<Tm>;lER3
VfDHNCf`?A2M>Nk>YU]9bG2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@d@l@l
!i10b 1
!s100 D?lADJ5_ZY`eD3HgECfkU2
!s85 0
vBUFGMUX
I72d5ZfWFEhWa<SX48B[nJ1
VPoHOZ1O;96VIjYgJPzFoJ3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x
!i10b 1
!s100 6;d<@_YfB@G?@I1608l]B3
!s85 0
vBUFGMUX_1
I9`G5KIO4k0?lGeNZ[nhzc0
Vg:e34En@I^L@lz5<e0On41
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_1
!i10b 1
!s100 _l2gz5Td45=G0>I6bcm?U3
!s85 0
vBUFGMUX_CTRL
IFS:Z7]fe31P>PQ?@I`U^@1
VFn]A?Nf>Pl=E_XQYOi3P<2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@c@t@r@l
!i10b 1
!s100 :gQFk?F=Wg2jDfZ1@fKQY2
!s85 0
vBUFGMUX_VIRTEX4
I@dofRkG:@UF5B8M9eB@Xl1
Ve=nm?K6oZNlP6f@`6zPj23
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@v@i@r@t@e@x4
!i10b 1
!s100 G>FU9@W0TXZD:6HZ>178G0
!s85 0
vBUFGP
I;=L2mcO;6VQ;c@ZJIN`541
V>7e8n8RVWm4;bC869_[?T3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@p
!i10b 1
!s100 hYZV>fJh^aVXNVOM47H?;3
!s85 0
vBUFH
IY4Xni^A762n=8^<1;@l_Q2
Va47e@Gdz<_2=cCi2HRj4G1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFH.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFH.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h
!i10b 1
!s100 aQ?1GIWCY`55A2DZ0N=W?0
!s85 0
vBUFHCE
Ih6hbfV1@PbO7Eo@0Gii?T3
Vl<P5U9I_l^8FZgfG878Ck1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h@c@e
!i10b 1
!s100 0gW17bO8IG=eZd_N6884R3
!s85 0
vBUFIO
I>SgZIng1PLAKnOD`h@Zle1
VCH>Kg0cMAa0I?=]KfkCF^1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o
!i10b 1
!s100 i2J92mGZjl1SVC7h45_bA0
!s85 0
vBUFIO2
I5Q523?9A_PzK[AdcVaQ_61
V9>5a9`fZe3<DEH9M0NIVz2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2
!i10b 1
!s100 ?L^aMHm8VM3AEzDA2WOXQ2
!s85 0
vBUFIO2_2CLK
I8NLQMm^OV<o1^XJPL<XG33
V]kXkSGbXA1MJ8O4PW7:fn2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2_2@c@l@k
!i10b 1
!s100 HEf?a`Yi;HcDTZ7BDGF7g2
!s85 0
vBUFIO2FB
If_0<4bo`GN;90?9B9_ngM1
Vzk[@STcJNa7Zo:m]f;T=M3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2@f@b
!i10b 1
!s100 IaOf@gO@fO;R?GJ7?J6n=2
!s85 0
vBUFIODQS
IZAEZ_1j:;F0A;4FFM6nS10
VO?PdDWEE7A4e0OALebIm^1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o@d@q@s
!i10b 1
!s100 9g_nRGd30YQ[TIbK`QIeP0
!s85 0
vBUFMR
ImW8Q<Dl3;R<?mQNoTI5633
V?<1z84kRzG9H6h@1oD0d:1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r
!i10b 1
!s100 ZjI6BNd]1TnVfg3X4K72P2
!s85 0
vBUFMRCE
IU4L]ZM`i8dLiZNlGmdMfH0
V2V:9gmGe5[z[_4JRe]8of2
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r@c@e
!i10b 1
!s100 `130Lc7:^Z3PODUBeXJNm1
!s85 0
vBUFPLL
IHd]lz_;88k03j<=U>a[Qn2
Vi_NE>0H[SUd>HWLN>=Z052
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l
!i10b 1
!s100 NJE8:ff@[b@GNR_R5d?eM0
!s85 0
vBUFPLL_MCB
I_de3>keDAl@eX554158?70
Vgn0Tjj5>Abb>OUS=;iEB51
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l_@m@c@b
!i10b 1
!s100 gg4FliDGadEHhLn93EAP;3
!s85 0
vBUFR
IYWFjM;R?=bLB=7C;d[abU2
V4O5D8ekG=c:aC46F:;`PJ0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFR.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFR.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@r
!i10b 1
!s100 HoJ]ERh:O6BV:^oNbMc3W0
!s85 0
vBUFT
IJ9eOC0zMel]3`jgK:GILJ3
VM71K;LgMZa<ASb4T57X_G0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\BUFT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@t
!i10b 1
!s100 lN_A6z45T_o^M[9;Pj6aZ1
!s85 0
vCAPTURE_FPGACORE
INOWnEbCd6aC2?<FTm2JBH2
V9EVISb?<`7KkRe>B95GmB1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@f@p@g@a@c@o@r@e
!i10b 1
!s100 4BZ]3G:1e0`69gczi^WO10
!s85 0
vCAPTURE_SPARTAN3
ISNRX:=Q_69AN479AXk<Ze2
VmefV@4mL_jo@2lkIFmz1M1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3
!i10b 1
!s100 k]aYKX;0NXCjoG<E@NV>f0
!s85 0
vCAPTURE_SPARTAN3A
IL51<X=SLEFRRoWQE8ISzn3
VaCima7cDR8:H11U]<C5kB2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 f<zk`5U;]9J=j1aS81<If3
!s85 0
vCAPTURE_VIRTEX4
If:2[]`U?:Cj_]Bh<8<_]]2
Vff<U=n>zoD_O6O^RATIC_0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x4
!i10b 1
!s100 2B338Am?9nMa_2HYF7PL03
!s85 0
vCAPTURE_VIRTEX5
IL7Z<F7z5XJHfLkWLGGi1j0
V2Sd[e5D<JH[GWFo61FJ<[3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x5
!i10b 1
!s100 Qj20JY3Z]YfmjZ[Y:4kk70
!s85 0
vCAPTURE_VIRTEX6
Ik2Bz_GP82ZUbD9jh<S=e;1
V9EQ@e4Z[m2dg9`cAAHa973
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!i10b 1
!s100 5nZVOkK]m9JJJ^J4YQ2J61
!s85 0
vCAPTUREE2
If0z7NQLVFPLI2k6jlnGae1
VIbV_koVzzPJioZfF;ne^F3
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e@e2
!i10b 1
!s100 6^0ejIIRjCYGzBn=iR;Bh0
!s85 0
vCARRY4
IgQK>LSB]GO=Qn0b=Kk1M;1
V?LdczKYOgVL6aQc[Hf<5b1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@a@r@r@y4
!i10b 1
!s100 bShczilb]6UfmYm>HP4SE1
!s85 0
vCFGLUT5
I]k^7K@;bSGZ2nME]9nY:R3
Vd3WZ57>Ki1i3fDUXGlo`N1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@f@g@l@u@t5
!i10b 1
!s100 9]FY`3m4C2WI;U^@5L@IV2
!s85 0
vCLKDLL
IIJkNXVJbM><DbDPhGDFJ]3
VJ61@OJK?:R=DmAj];JVzU2
R1
R8
Z13 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
Z14 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l
!i10b 1
!s100 Fd<`9C7JLd:8:;TLF1CAU0
!s85 0
vclkdll_maximum_period_check
I2Ne47i2]oDKXVbFjH_H170
VELgzKg=^3Hz`7Ejmnf29Q0
R1
R8
R13
R14
L0 450
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 b<]nmkV:nI35^R4CRA2Wd2
!s85 0
vCLKDLLE
IQ^Xlbn0oJahBXz64?;dDB0
V15f_imW6E_Y[;ARZ9]OBM2
R1
R8
Z15 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
Z16 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@e
!i10b 1
!s100 OXXoJdZ0<G`6DA8V_5Dj@2
!s85 0
vclkdlle_maximum_period_check
I[S1BnYnLO;I3M>og5mC8f2
VTjeC?OZTjnO_dg^]noOz72
R1
R8
R15
R16
L0 477
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ZR>cNB4^fcG?9TizHCCK]0
!s85 0
vCLKDLLHF
IGYYY?WS_f;59Oz>8fW`iC2
V3TJWMiJ[7>HdZY4]?^Kf22
R1
R8
Z17 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
Z18 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@h@f
!i10b 1
!s100 W5WDQ3`V0dDQ2ffjh[G<T2
!s85 0
vclkdllhf_maximum_period_check
ICQ=5Y^;HYd6e1VEP0f?gP3
ViG;^Q`R93hE>ojW`T36@G0
R1
R8
R17
R18
L0 425
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 93VGL4GJn5e5WSM[DF6R:3
!s85 0
vCONFIG
IH0=ZJAI9V`VN@koO0dY1h1
VG9fRSN7nb^P:WD_Ykz2Vg2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@o@n@f@i@g
!i10b 1
!s100 J5g@2YN>laF5E;dY`hCB30
!s85 0
vCRC32
I4m<azd[A[lMNDB5oFMP^P0
VH]7KegD1dfjWYohBkX?Vh3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC32.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC32.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@c@r@c32
!i10b 1
!s100 Va:mJ:gF[j1V7YaDlNWan0
!s85 0
vCRC64
I:aKSWf`Cg_GZGXHf`B]:E1
V`h2L6FcjMlonXU<9OWA5C1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC64.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\CRC64.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@c@r@c64
!i10b 1
!s100 MeO0B:0hhU5Pll8E1aT3_2
!s85 0
vDCIRESET
I=f6elgaac6[ZLC>_m423j0
V51XAl;j1AL>nN`meBdX:a2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@d@c@i@r@e@s@e@t
!i10b 1
!s100 GFh3fVjbfk4V_KS3c9h9_3
!s85 0
vDCM
Ic23Q4mlnOhMiOZTScNICI2
VYRm]k?<ZoIF^:z<Rmd2:f1
R1
R8
Z19 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM.v
Z20 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@d@c@m
!i10b 1
!s100 FObh8QAPX3KYmK1h_YKTf1
!s85 0
vDCM_ADV
IW[[ZFXRgzgzDnk3A1E?][0
VekT=kP7Mk[R]hgAY1`kK83
R1
R9
Z21 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
Z22 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
L0 72
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@a@d@v
!i10b 1
!s100 YEO?em9JPNR@M?@UXg^kL0
!s85 0
vdcm_adv_clock_divide_by_2
IR^mM]SPK3GGg6>d3zGhEE2
V;HC<7z;UY>CDLS>eJ6a=J3
R1
R9
R21
R22
L0 1564
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ?4mi@IPW@fiURcMAn4cf?1
!s85 0
vdcm_adv_clock_lost
I6HgU;N8iDWLOm9N0Bjb7N1
VAR`8lfA;@46R3<Gh7Wo>l0
R1
R9
R21
R22
L0 1628
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 `UB>CRRNc6@j4GIO=25Q;0
!s85 0
vdcm_adv_maximum_period_check
I96mhX?^[TY9zEbMQ]NAEH0
VbT7c2U@Xkfo@WO7FK3Oda0
R1
R9
R21
R22
L0 1604
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 6XRL4<9V2Rh]N:O0Q6;170
!s85 0
vDCM_BASE
IdfaoT_9fn<Q4hz8@[X8o81
VNXVem7R2GnfC0m04OU^Fz2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@b@a@s@e
!i10b 1
!s100 1oHWZ;FnBBjQkID:Hk:9=2
!s85 0
vDCM_CLKGEN
IOlIMfNFeE0kCbolAIG]mR0
V_1Z[h7VC^@AMVc3LY8kS:3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@c@l@k@g@e@n
!i10b 1
!s100 C4hO`eT^Rh`GXQ8FzobIR2
!s85 0
vdcm_clock_divide_by_2
IiecVT=bOOfUXY@X;:71Y31
VJgTmQ7aUZXjAFmED;SD[23
R1
R8
R19
R20
L0 1339
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ;WA@e2ofLSLYgd_j3CcOL0
!s85 0
vdcm_clock_lost
I6Ke9zV[CSg?fjcDHQ=l;U3
VXgof>MDQX`a1jZCg^XIGB3
R1
R8
R19
R20
L0 1402
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 a6z:Tlj6I=A`UoBJe33<?0
!s85 0
vdcm_maximum_period_check
INBC1RDV0J>5H2f18Q<D5I2
VoIHmbnECMBLC`Aj`4cWj43
R1
R8
R19
R20
L0 1380
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 o=Mg9`UD>I8b3=IFU7k<?1
!s85 0
vDCM_PS
IVB<V6M3h?0AdHh9onez_M1
V<QV0?kkn04nB[>UjLUhOD2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@p@s
!i10b 1
!s100 m6YVAIIN1HR13NCnSFB@C0
!s85 0
vDCM_SP
I03][n;gFa`dAPT^GEc7IE1
V=O?0n2;5oGabzQN;P4WHQ0
R1
R8
Z23 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
Z24 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@s@p
!i10b 1
!s100 z3MMmLCQKTBgYaY`6zU=l3
!s85 0
vdcm_sp_clock_divide_by_2
IjznJRP5R5Fao]bYEZ3MbD3
V1fo^SUQn]?IPj1WDInozZ3
R1
R8
R23
R24
L0 1127
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 F6<9[=8`Bj[fKnI4:@_Ml2
!s85 0
vdcm_sp_clock_lost
IBLXo=HY5FdmiGM3?FBh`=1
VGfWYcazaKDO6c>M]cUcV30
R1
R8
R23
R24
L0 1192
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 59eD^;J0GhMR]f0ZEB?963
!s85 0
vdcm_sp_maximum_period_check
IEkU?I5AX=;X6llo;DOZgG0
VGi;Lk7UB[cJH66Hk=d2me2
R1
R8
R23
R24
L0 1167
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 P3<S=e7m2QLCRLoQ>fD:z0
!s85 0
vDNA_PORT
IWOE6jVKB`@k?48LBf<1lk1
VAMO>>4IL=ZLYXQjOkcXXG2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@n@a_@p@o@r@t
!i10b 1
!s100 Od=45jzSAAblL`XkPbU@E0
!s85 0
vdout_oserdese1_vlog
IjMZ8]DW<aZ]Lc[[QGfj2P1
VzHjRb;B^B68iaF5GFD8KN1
R1
R2
Z25 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
Z26 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
L0 2572
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 mcA_C_Y1_o5I;f=[HSk6L1
!s85 0
vDSP48
IaBG=`ndHYYnD<?fb`70eM3
VGaHY@0BB;m_W_kB=5Z:i>2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@s@p48
!i10b 1
!s100 YR2L8:UfcnmhAa;;UV5[41
!s85 0
vDSP48A
Ik1[njcgki`6kZkcNW6XZY1
VCck?=A0Xi@bVml98_X38R1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a
!i10b 1
!s100 ?Kz[iN8SDJ?gnSB<lMdWI3
!s85 0
vDSP48A1
Ig;=2e7QlK1beL87BibaCM0
V;9mB8NV4Q;>l>_WkGaznU3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a1
!i10b 1
!s100 hb4jXFKkOHf0aAVfjARPX3
!s85 0
vDSP48E
ISlUZ;1R:dEc4NE=Hd:?6P1
VePAKNd2::cG>9g2@PV??Y1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e
!i10b 1
!s100 90BKY>IA<1ez291^_FI<C3
!s85 0
vDSP48E1
I?^@]AfjnanJ>]2GT;`=7F1
VfHRQQ160X=[MKe6[:c6PT2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e1
!i10b 1
!s100 J0kaaN4jJ^U4g1i@5HQPC2
!s85 0
vEFUSE_USR
IHEJiJecA^PhUXg3eBfOIk0
V0DH@lzO>N[zzImX1LI<in0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@e@f@u@s@e_@u@s@r
!i10b 1
!s100 =@FaQ?M13VdV^KcLEGC=`0
!s85 0
vEMAC
I1IFOWFKT<TIYP^LZcC4^l0
Vz`XWW7Q<cT43CSJHLSgPb3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EMAC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\EMAC.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@e@m@a@c
!i10b 1
!s100 O@He2AgWgfjE]4EoY2JCd2
!s85 0
vFD
I4Y_GU:Ukk1`=nR<C8E=<M2
VXhf7l^:0CGoE9RLD<]i`?1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d
!i10b 1
!s100 B3GUFAI7QHOeDg5OlIoGi3
!s85 0
vFD_1
I^_YSI;a>1JIb_ak8N;iST0
V8Vm@5G0]Y;:F[WJd?>d6O3
R1
Z27 w1370717306
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FD_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d_1
!i10b 1
!s100 [4VC72M9ddl=2n<5i5b>>1
!s85 0
vFDC
I5o=caT>l?8ZPob_iQJloE3
V@KB=^o9gYAdh8fZJ]FI9z0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c
!i10b 1
!s100 BGlH41g5W18JnOWU;;le]1
!s85 0
vFDC_1
I5jJ<8A>dd_BjS7=Pe<@@[0
V9990NRl@<Sz[`ezZDmK;X3
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c_1
!i10b 1
!s100 JlCnX6d`PNmmgOR=40dV`3
!s85 0
vFDCE
IdERRh=z[]XESS?U?JYHET3
Vh8nL=a3ccf`9cWDjLhUNn1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e
!i10b 1
!s100 G__N?FXZ]hA]TI<W<1iJd0
!s85 0
vFDCE_1
IPVcQB:kJ9i2S_X_<aZG263
VY:TG4ZCa6j=@ege]XXa9H2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e_1
!i10b 1
!s100 _I_I29<@^=L]6N>B3WD_51
!s85 0
vFDCP
I0=gZk]@WWR6z:cPFlh96z0
VS^J24k3zdgVbS4dUiM5=l1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p
!i10b 1
!s100 AS;lAVYfMLW[LJhDTIPAB0
!s85 0
vFDCP_1
IEn@mdLg@l:knHUEgCe[kG1
V74CG[PfC9QhVC3?GbW=DR3
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p_1
!i10b 1
!s100 Tf2F4mO]K:d9ACYFc8H`D1
!s85 0
vFDCPE
ILCP;WH=@nSUJkNWacG1@z1
VKGZ4Mb[j2ZKlSFAn14JY=3
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e
!i10b 1
!s100 emYfdGGEa`_WIzCT0hYFY2
!s85 0
vFDCPE_1
I7mUkf@biLf]oV8:mFiDgM2
Vz]^DlQ[mF?]ZU@cgh7HcM2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e_1
!i10b 1
!s100 g^LaT`1Ao7O^l^EQ>g1`:2
!s85 0
vFDDRCPE
I30joRS_GHb?NFjgTmCk=33
VP9WKYiH9hzmX3^5e@6m]70
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@c@p@e
!i10b 1
!s100 ob_9M0R7l`AM6E_L=cAM;2
!s85 0
vFDDRRSE
I6CDGFmB8IX[7Od;M=<>4k0
VhCcDKleheM6hFAhHgOXkF2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@r@s@e
!i10b 1
!s100 ^4oUbmlfP3IED;gTY;M<<2
!s85 0
vFDE
Il9Wb:fA[]NEE[EFko:3j40
VF0[eh2;TkgCeFLfgRYiSg3
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e
!i10b 1
!s100 c<iBmbmWzcTlzYAUjfE:J3
!s85 0
vFDE_1
I_InK<21eaEm9gimC@W:4P2
VUo:B7LzMSBZCM3_hL3I233
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e_1
!i10b 1
!s100 Xhdc:GHAgSl@D<7CF2MzU0
!s85 0
vFDP
IBb0ZkbYRMFWAK<d4>5^RD2
VmV^HX[@AKb]nMZ^F1YfL42
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p
!i10b 1
!s100 T4Q<@6WFFgY:n3GCj?LES1
!s85 0
vFDP_1
IjAX8;6Rzi:9aZaI9aCBg`2
VQA_>OoYAdGoWzYV6?eMgH2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@p_1
!i10b 1
!s100 X`C^Qg8[AAa_J6MRMO0iz1
!s85 0
vFDPE
IgNWOOFh<]e80KEnJDD?bX0
V^]Z^e_PCMk=H_WJ8Xg4iA2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e
!i10b 1
!s100 bRS_W3c^]7mP=6Af]?[G[3
!s85 0
vFDPE_1
IbMD_co=l5J6P>HXoXOP_W0
VJE@_6fS9PUJ485nn:EPhB1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e_1
!i10b 1
!s100 @TJX]CKV2CUf5631ZTfoX2
!s85 0
vFDR
IDX@>^@1h6K?Z8STkPKGW;1
V<>GW1mjz]zY2lY0l`BlS11
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r
!i10b 1
!s100 HQ86Y3@f[b]^1L@]J7QT92
!s85 0
vFDR_1
Iz`o@i`Z16MiSLGG2`bi2G3
Vbczd[ik>PeZX]n>LiMdGR2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r_1
!i10b 1
!s100 D<gh94Y[UP@X5>a]nLa6g1
!s85 0
vFDRE
I1d4K=Ei7h8e<07S<]^8Cf2
VfXCJX3RMN?UF0DH:3Afo`0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e
!i10b 1
!s100 GfR5ZR_jAOb`j?>5M`:@n2
!s85 0
vFDRE_1
IfR0A`N0oaQHdSmnRL0=2R1
VKHJE;SeojNCgWTBb^SJ9C2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e_1
!i10b 1
!s100 1TC>a8<7YbAQd^:5:?1TW1
!s85 0
vFDRS
I<35R[L5lTa[Y:Hk4>Y_gF3
VfnZ1<l:A?6U;PfOcbDLoZ0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s
!i10b 1
!s100 fOBDCl[z1S:5lg?Ha^Z>@2
!s85 0
vFDRS_1
ISF]FIXY@kJVZY=@o=D;1k1
VREHmMl5k5?JB=zZzEPAEj0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s_1
!i10b 1
!s100 <Ye@lJI]<D`FNQY?IS9VX0
!s85 0
vFDRSE
I`znEdV;6PlWB3fKeB:i;>3
V;c;PjD6FN6J8c?YgN29^l0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e
!i10b 1
!s100 YSSJh4J:TRMeale=?[JbE0
!s85 0
vFDRSE_1
IA92aFjI_6bgVM<M?0V;V=0
VG[zC1X84U;fNZQUa=]Hlm1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e_1
!i10b 1
!s100 hBK0mQDmORRc@La=8@UdD3
!s85 0
vFDS
IX@L`MmIlHN]H>m^BoP<K]1
VXbGmTfQTTF3df@G4:`H`?2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s
!i10b 1
!s100 ;8OSN6nVZlZiKRm96LeD`3
!s85 0
vFDS_1
IUSHjDVK>kB@78E3VUldc62
Vd=a>Aa=d6]F7cR>o:GTi_2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s_1
!i10b 1
!s100 2T<C2bR8oknAe8nE=15X73
!s85 0
vFDSE
IDIM1kYY@HoQT2C6TgJ2ZA2
V>=O;PkM:b=bkDG7XQ3c>A0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e
!i10b 1
!s100 G98CnEQhYjhINBT]`4^Lj1
!s85 0
vFDSE_1
IFQQmSB8V5zczLzDUQ0<kE0
VO[Z1?@Y;bzEJfGK`<DKV^0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e_1
!i10b 1
!s100 I;ZWSG6XZN30h2HLaSeYN3
!s85 0
vFF18_INTERNAL_VLOG
I@hR?b3V73k>@H^9L5^_C_1
VFM[k>E1Om^2XS<IZ6F_ZJ0
R1
R2
Z28 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
Z29 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
L0 201
R3
r1
31
R4
R5
R6
R7
n@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 3n2Akl2UH90XiNMcn8U6z0
!s85 0
vFF36_INTERNAL_VLOG
IXUam@::mYzU[<2YYBlmcN1
V:75U1E`V?iRMmkLl7ZNRm3
R1
R2
Z30 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
Z31 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
L0 215
R3
r1
31
R4
R5
R6
R7
n@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 D[CczLB`F2BmgRE1SC>N]1
!s85 0
vFIFO16
IZY3[3eXldk<mXDgV5=;S@2
VJjKYzmdal6=JjIV<T?6zJ1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o16
!i10b 1
!s100 0GWlR0XTS1HnNj[M]Vd<M1
!s85 0
vFIFO18
IGZKC=]W:688WT4SzGbb>C3
V=B>HY]YdI7fDn3?2;^SAW0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18
!i10b 1
!s100 gZEScL@84QR3UnV6QdRbN3
!s85 0
vFIFO18_36
Iln1T6X9k>LIK8IDDD?L891
V^7^D3UK]NGiHizBY@1flN0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18_36
!i10b 1
!s100 LWgM@S0;PCke99Rb_Xz800
!s85 0
vFIFO18E1
IPS33Oek:AN[RmTW<o6[=:3
VS6Tn6JJfiaMj[b@93<bcc0
R1
R2
R28
R29
L0 48
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18@e1
!i10b 1
!s100 8P?_Bb;76<dK6AH@hRNZ20
!s85 0
vFIFO36
I0DQLmhI9>g@hh3HiPUIOZ0
V<?WS4lOAfBI<0_Bj5eI6b2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36
!i10b 1
!s100 VP0gTFXoAVD0EN_M74SQg1
!s85 0
vFIFO36_72
IJ10nLnDR3F9kJVlcWakS92
VCUGS9]4ZN3BL4:kaC<zI01
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72
!i10b 1
!s100 lXWCz>JK<gXQ_7dN>7jK70
!s85 0
vFIFO36_72_EXP
IMl6CMMzVaPfU]5Y_nl:Y>1
VAeZkXl;^3T71Pazn`zbBI0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72_@e@x@p
!i10b 1
!s100 W:X28o0oM5I[j5ANA_YR>2
!s85 0
vFIFO36_EXP
IZ5?Vc;0:9Q[TEzc9mD[OK0
VUT]jMz`Gh^eb^_YgCKh=I1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_@e@x@p
!i10b 1
!s100 >`7AFd_MSXnQO5_P_OS2e3
!s85 0
vFIFO36E1
Id3=<i1eYP[b5a`1QnKSkk1
VH?Sc[LK9:<280>m^:VPCT0
R1
R2
R30
R31
L0 55
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36@e1
!i10b 1
!s100 ]V_=<3XZllMQajMJL:[XM0
!s85 0
vfifo_addr_oserdese1_vlog
IJS9DzVmi=?iUE<dE_o9n:3
V3VD`:5fgno;UaA^izFL5:2
R1
R2
R25
R26
L0 1997
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 Q5G66KYA05R1T?DCKASFQ1
!s85 0
vfifo_reset_oserdese1_vlog
IMk?@@=40`Vo3G4OzOz_9[3
V`a73e?^i;91:BG;TX]:0d1
R1
R2
R25
R26
L0 1792
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 7OY6lZ?l2HoM4z^<QNzQn2
!s85 0
vfifo_tdpipe_oserdese1_vlog
ID6zgNY>V3SK7nVCzj[c@Y3
VXPNYTLecLQn]]jU?Paj3_0
R1
R2
R25
R26
L0 1591
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 aK2R4T1<o4>UVdJLJH4oM1
!s85 0
vFMAP
IkIP:FeWXLBiL`A;EfV@760
VfGNDC;R9AMbGo10a^]2Eg3
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FMAP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FMAP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@m@a@p
!i10b 1
!s100 F=iQ4[dg87J4U`ijYn]je3
!s85 0
vFPGA_startup_VIRTEX4
ICdhh7AYN2BdWl^B9a106M0
VmdTY9@o@1iZ[^JPjM>NC21
R1
Z32 w1370717315
Z33 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
Z34 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
L0 1329
R3
r1
31
R4
R5
R6
R7
n@f@p@g@a_startup_@v@i@r@t@e@x4
!i10b 1
!s100 9Ao[a_988hhfJ`aIjGzM?0
!s85 0
vFRAME_ECC_VIRTEX4
Id9a4z^WoXk:KXK[gNm[mU3
VSzN3P2aWEiiW42K0K3MfA0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x4
!i10b 1
!s100 hgPLTJ3LUg^d7@IoGab3L0
!s85 0
vFRAME_ECC_VIRTEX5
IEdJ7VVHIG0]0UR[DQnL7g0
V;SfLj_gKVEiWH]JP^4G6]2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x5
!i10b 1
!s100 G0<mfe]2[BAXkDc0gY9d50
!s85 0
vFRAME_ECC_VIRTEX6
IF6KGgbe5ASk5RD<IjlmLV2
VP6?gb3mRHm8aTM9YG6dS=2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!i10b 1
!s100 eH2abRZ:z`XM3jN_VWizX2
!s85 0
vFRAME_ECCE2
IjdA1YH68cm;LShWdZOSg=2
VUQ8[S>1[f>ZNn9>>BJ5Vb3
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c@e2
!i10b 1
!s100 [8m4e5H]8``aS7JW=lo1f3
!s85 0
vGND
IMl?Z@aA]_1fjYGBN1BS^@0
VkoFjKGfGfKzb7oBE1aG?:1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GND.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@g@n@d
!i10b 1
!s100 E48JQ3MZ06723BXYI4ek20
!s85 0
vGT11
Ic]:?Pm5RYX^5TJ8V^H0^12
VLFXzN]CJG=^1g1eGJX5nf3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11
!i10b 1
!s100 flC6VTmYSQQ<JDl]Aa]@H1
!s85 0
vGT11_CUSTOM
ILV3`c8TSzUZ8cc?859R=m2
V[NLc@DXEVjBoP0ITNA:2N3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@c@u@s@t@o@m
!i10b 1
!s100 VPJHU3fndSS1GDcFIGkd]1
!s85 0
vGT11_DUAL
I_XSNdXlA3lCzZe]`]iXeF3
VJ3G:7lDe^d^BBfKi8jDZO1
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@d@u@a@l
!i10b 1
!s100 a:2QMj[z7el_KhSLj?O:f0
!s85 0
vGT11CLK
Ig9DC<:IHV77gcP;[c@7OX3
VM_A6BOOVEmanVn;OGRJ>20
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k
!i10b 1
!s100 Sb3VC`4KCaU]J574?B3HQ1
!s85 0
vGT11CLK_MGT
IZ@zN5@XNlFEdo4MlS35?@1
Vc:WlII]=o;Zazhl7Tm]=G2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
L0 20
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k_@m@g@t
!i10b 1
!s100 5QZalG=;kEQWn<;EzFhEK1
!s85 0
vGTHE1_QUAD
IjbcZEhD8k_S1gHXG_T2hO3
V8nP_inFgUlBMA3>OkO<n]1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e1_@q@u@a@d
!i10b 1
!s100 K_Kg<>aK>PB9b>ZGnBDLD2
!s85 0
vGTHE2_CHANNEL
I:QJcBG`lL:R`gl7nLz4eX0
VfczP18l64_@kDJQo1eN4R1
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 fMnhC:l00>dLD<G84324E0
!s85 0
vGTHE2_COMMON
I]K;?7f?@dRi[dP;Xn^mHC1
VBPc=oWBRVfG5[GGE=kB<Y0
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@o@m@m@o@n
!i10b 1
!s100 Y>hK:gK4CM5c`Mb5JH3AF1
!s85 0
vGTP_DUAL
I]KhgZ[lLVZZ3^cKn^@0OB3
V]9[48>I2N37zC3W^V_R:o1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@g@t@p_@d@u@a@l
!i10b 1
!s100 GP]O^66:9^:L<kGPjC=QV0
!s85 0
vGTPA1_DUAL
I8Gd<6I86ehKR<SYE3<QTg3
VT0WXVNO54T1LS[kNN4T0]0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@p@a1_@d@u@a@l
!i10b 1
!s100 ;XfRn@YIi7aUUaIIWlEYc1
!s85 0
vGTPE2_CHANNEL
ITJolk2?M^BlICE[4lXk_00
VY;>IPEKkaED_UN]YgHG^I2
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 z2R15CP_IZ<B2[XH^aAIN2
!s85 0
vGTPE2_COMMON
IG<2?zP4Y<@`8=infR1V380
VOkM_?bo1OA1_4cZm8g[482
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@o@m@m@o@n
!i10b 1
!s100 LS_oef@aF_VfcdIAglgRh0
!s85 0
vGTX_DUAL
Iia26JUC`i=Y2Q]78?zVDB0
V[ozf[m6TRLn`_3cRb=Bm81
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x_@d@u@a@l
!i10b 1
!s100 m7iD@A_[=Ya6_Lo:GjhOR2
!s85 0
vGTXE1
If^6k_;X067oNV3fB6i:1d1
VLnNYBR80F>6hDgCU?_2ET1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e1
!i10b 1
!s100 WOfMVW_Ii`]KR7ihF_A]B0
!s85 0
vGTXE2_CHANNEL
IzoRSUK8Thl@z6LEL_X^kU2
VLG0lQZ1a6:US[]7oZn2XT1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 fZQcC9h`Q3I;0Ha@1mNa>2
!s85 0
vGTXE2_COMMON
IE=JaTkPUGf]BfgH<jiOON0
VdabN1eN19DA5NmFD=GaG@0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@o@m@m@o@n
!i10b 1
!s100 ;<0@dDK0;XY3aR8HmSG7g1
!s85 0
vIBUF
IkCcKeZoP9b@HO]g2]3j6]1
VFa[m`8924?LF__:;lCfeZ1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f
!i10b 1
!s100 ecjQ_WS:nl>Mg9<QAKJW?1
!s85 0
vIBUF_AGP
IN;Oj01_3YgP9hz70Ebdo[1
VF8LY^g;]JQoWd@]`PdjJK0
R1
Z35 w1370717307
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@a@g@p
!i10b 1
!s100 J6VIf2:HPA??b0lgnMbh`1
!s85 0
vIBUF_CTT
IPHgbM_iR^2d]=IFYmS<LF2
V:`AZjkPKl_XoLHPfA:EK^1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@c@t@t
!i10b 1
!s100 KRe8@ibIPi1KHR:Z0K1iQ0
!s85 0
vIBUF_DLY_ADJ
IDJ>WBF5=_Y_?J5jPa;MP<2
VXz[OjkD:G@c1j;6HzQLcg1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@d@l@y_@a@d@j
!i10b 1
!s100 TRXUdeSjHoeYY8R:VVT^A2
!s85 0
vIBUF_GTL
I84oQP9YgFlIi_EIPefJ3C0
VTFa07KJEMJP<dGWZL9SAM1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l
!i10b 1
!s100 CSz9zY_oB`=G[W7mBZ@ae3
!s85 0
vIBUF_GTL_DCI
IZ5cS@Z`jZN0D_fJ<^9;WI1
VYWKnW5HaNBkLbI>k^;EKg3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 6je9gME8JFU7`6R517cW:2
!s85 0
vIBUF_GTLP
I07HJ8h<5=3F^J@2Xl<F3^2
V:M[?ik=>VG2j7^h;71gfd2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p
!i10b 1
!s100 V?<_Qn1O6z`1IF<^@d4>K1
!s85 0
vIBUF_GTLP_DCI
I[oY^oZc;>li>CoT5:G6OO3
VPCz8T;R9PHJ=l<zJMk6do3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 hkFc70J_^l6G[XYZk=;O00
!s85 0
vIBUF_HSTL_I
I:8Ol8I=6O1O@4S]ad[>XD1
VBNDUL?:QJ6WJi3Y6]zHjD2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 WmPId942Ejf7XWBV_Q2>30
!s85 0
vIBUF_HSTL_I_18
IaV6c8QPgf6Q5iNK47]^;T2
VW0XHA^@^SOmQcV9bZDYAJ0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 7]2^E4K>6aSW]RAb>KYS41
!s85 0
vIBUF_HSTL_I_DCI
I2PX0Q6<^9Szg<NBlKSg]H2
VNgaANY;MhPA<jDLmLaTd10
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 K35MOJQl?5keo`f>k@_7B0
!s85 0
vIBUF_HSTL_I_DCI_18
ISk3nL54iS09ClgoAMh_a<1
VgzEzBUI5:BPVhYcJB:zfE2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 m5NT935jJ6JkHjb:Bk0YD0
!s85 0
vIBUF_HSTL_II
I[3ck:1gb;6XdSdVa?j[QM1
VnQ4M<6WLGb`d;3Ub9AgAX2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 FG`nCb02i@b9iCl>VVRJ51
!s85 0
vIBUF_HSTL_II_18
ICU`:fR_eRH?T1YoU7WX3V0
V]]8J;dMN`n>M`N?jBK;lK1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 TN<<:[PMDePfQ9`75?XVY3
!s85 0
vIBUF_HSTL_II_DCI
IX8PFR9CQ[0?_8L5:N>UFV1
Vj1D81a8zAgAG36;h=B;kR0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 ?7SQ7kINml>?K1>UUH2SI3
!s85 0
vIBUF_HSTL_II_DCI_18
IHljO2`>[e2CAgJkn[=Ejh0
V_R8Wl1<oKeV7PYgmSWz:10
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 GzPL6bSDGF4NeV]8klKWP0
!s85 0
vIBUF_HSTL_III
IWKYBB[N87;S3HHlB<AaOA3
VmXHTYl4_C[=[m?T_2Mi9:2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 D^RP>C15AnMQ8:nii81NO2
!s85 0
vIBUF_HSTL_III_18
IM=zPCAW@k]z8G84;`_=9V3
VL:1_b5N[CdjGPj?@LDJgV0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 93ObTbI6JhNgjGn_1=Eoo2
!s85 0
vIBUF_HSTL_III_DCI
I3ADggjFUej3e]DAeQo]SS0
Vc0=RTO;jcil]2H4B]UL5b2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 Xo7zPWzdUKcVen`<H?H^10
!s85 0
vIBUF_HSTL_III_DCI_18
IIUToC4_Z3VjVnVGg>F^m<2
Ve^H8e4EBSdJ7_WOA9KXh83
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 FDg>Z@6FEFf0gR6D^XXEo0
!s85 0
vIBUF_HSTL_IV
IaaMbFckW8:5G9f5hU`VW:2
VnWcBk<6c8^E>`B]NIW]E`3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 oKZ??L3<LBJzmOUWPH1z02
!s85 0
vIBUF_HSTL_IV_18
IJ6jeXcmAELm14<lI=1Vh;2
VQmj50Kc_PhbSCdEZmOiLl2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 8kmWR_>WLi5`0Sk2z:>kI0
!s85 0
vIBUF_HSTL_IV_DCI
IW6cYg>51dSnT8oOF?Sg1`0
Ve44GWCF_DYigAV;nL6mDX1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 YEl^L^V:E24conVn80Yjm1
!s85 0
vIBUF_HSTL_IV_DCI_18
IHU[KK:l[ObTZ]^6f3iQeC1
VV7iEd7@;90S[f4keU>QYB3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 o889WZSZbgd=TBcE_X4X51
!s85 0
vIBUF_IBUFDISABLE
IQ1cM5OM;9m@PlX^f=O9V:0
V`[Qdj]3[bN>z9<0cdeBUV1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 Cl0g43PPgBGDhlXmFR=;40
!s85 0
vIBUF_INTERMDISABLE
I9EM3K_T?8B`=K_Q>zK1^F1
V6HFbO7jA1lSXAY=EQmgND0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 Bj2G8J=I2mgY4aX]4ElWJ0
!s85 0
vIBUF_LVCMOS12
I6`?^MY<IC;n2_JD0<U_lG2
VWmGgY_^l6>@C58]@?FW^F2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 gJX`<U?dn2o2T7@mh3^]Y1
!s85 0
vIBUF_LVCMOS15
Ia]j_jD63:=EmTYDE3m^_F2
V92ilOU4eN2k6RO9<UaP0O0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 ML>m7=glY]2jAm@X]dJ;f2
!s85 0
vIBUF_LVCMOS18
IZ=8DWL<:8YcNQ]6H6094]1
V@d`?6@I<Cz3R6F<GRZF>I2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 eDCzWMmU;ih[;<@NhFb[90
!s85 0
vIBUF_LVCMOS2
If^[3;CzH9dFRLn]3@3LWC1
VjDH2j^SUEJUb^TJ^`lXE?0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 S7JWhI<:TZ4`V_NmCD5VO2
!s85 0
vIBUF_LVCMOS25
I1^I3TY^bTK0Gn>o=MWXY93
VSz`ZYVKEi5;j;?Q4d>h7i2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 h_FbiGcmiOTGNC9Ani;]l0
!s85 0
vIBUF_LVCMOS33
I]4bg1LMnEL??9DgdL=ezQ1
VeC[S:SOZJoUIQzCXRlXla3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 heNZP^4ckC5mSGXX_A@G01
!s85 0
vIBUF_LVDCI_15
I<7zGC07hz3aTR_S`=3Z7W0
V5jd;;Pi@Xm1MahOblfW8o1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 5g5ZzVcVl>@i_[U@77hjM0
!s85 0
vIBUF_LVDCI_18
Ic[gRlh73lY<BG5CC[`HOQ0
VO6R84TkNQfT>BF<1F[XY01
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 YfTB0K2jZ_n=;G59AFL<U3
!s85 0
vIBUF_LVDCI_25
I`ZOBNcM8hM^2?V<g;fE:f2
V8Shh2eEA_>e;3N`Ei32oK2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 =lDNYR>Odm[h7n7MB87dG1
!s85 0
vIBUF_LVDCI_33
I1oUHW3@W^7EL7NE<UmE8Y3
VX:SL0A8b[joYHfe4QA7na2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 OY>Ed:Z]nlPC3a9mYgn[[1
!s85 0
vIBUF_LVDCI_DV2_15
IzBVdj[1=47C1L]4h^oh<C1
V2PDdQCo1[1d0@]k?eCVjZ0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 KZZo:T@A6V=z6b<CdPX:B1
!s85 0
vIBUF_LVDCI_DV2_18
I:NzPI=^6B5VN_b]Z4M1=c2
VizEH>Y;z5G[UI2;FK7LB62
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 :d?Q7RS_HnNiWKjBo;e0g0
!s85 0
vIBUF_LVDCI_DV2_25
InHFjo:BmnQ_M2U6XXa9o51
V?7KS;`LLW7AUBYBYgYH4j3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 KDPPk<=APIb_1`kl3Wm`21
!s85 0
vIBUF_LVDCI_DV2_33
IU@kT3;gk7F^M`na@NYEj[3
V?ZVgbClio_@YT7@E9k]fz1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 2BL65]@HcBlIJn3za9KUb0
!s85 0
vIBUF_LVDS
IaO`j]g_?23RW69>=OGE<43
VX[nl_`K70kHZK[R4<7R>80
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@s
!i10b 1
!s100 <G63da34Q<ZBKK=J7FdV^1
!s85 0
vIBUF_LVPECL
I1nU[U<hee^XiUQQzEb65b0
VLh@o:4R=:Uj3O[0ClnFd<2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 Do46e_Z1FL?LmK0ff`<1:1
!s85 0
vIBUF_LVTTL
IX2Ce6T1hJB:OBI`6zdR<j2
Vb7GQ2c[^flZZNaI8Ig0`12
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@t@t@l
!i10b 1
!s100 m16VEbFM26ZnG34BdZ]oc0
!s85 0
vIBUF_PCI33_3
I`C8=PLhWhiiaNQ4GI^;?a3
VMK4<1WJ3f8Y6cNDO7Rf@k3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_3
!i10b 1
!s100 Vgio^fK6]n6]LXcOJ6N7^0
!s85 0
vIBUF_PCI33_5
Il@@^93VldzNI>zMRTn@@^2
V;QeX89FL<oWo9NR8;Y3So0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_5
!i10b 1
!s100 cIOXk1YcHC@^`iaZFCk4j3
!s85 0
vIBUF_PCI66_3
I62kH`AZYU91d8mZolfNcI1
VC@N_6Y<AGi[O?z<o[X;nj3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i66_3
!i10b 1
!s100 YGInCGO?1PBP;BPI9i<8l1
!s85 0
vIBUF_PCIX
I]bh=f8AG^LJ=[7TgnB_<h3
VKXNNFilDk>la[C4;^B9i91
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x
!i10b 1
!s100 =7QBWKzP3:nlZ_dUD4HU72
!s85 0
vIBUF_PCIX66_3
IjLBC=n8QzBRV@:A2c=];R3
V2C7odL_B6Llk^S;6ZeGEm0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 BlhTb[>Rd>c?ZE_EHzjM43
!s85 0
vIBUF_SSTL18_I
ImiF212F]JY_P_Y>IA;S;Y0
VAIjI?<mQ<k=KJcP@GJVLZ0
R1
Z36 w1370717308
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 QY:lid>OU6gaOc2]7=<m62
!s85 0
vIBUF_SSTL18_I_DCI
I>`4iaOm:[egX7bk7XgddE0
Vz@abPe@Zomfh30l`IU[DO2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 H4Zah_n`T0OzG`>Qib2=Q2
!s85 0
vIBUF_SSTL18_II
IjDPLEnGH?eUNC^DXXDOFB0
VdHlW@J=_Z9o2;O08mZaC^3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 ffAk14?CQcQK@kP;bo50b3
!s85 0
vIBUF_SSTL18_II_DCI
IeFEK`7eK72azk0XF]GE[63
V1oe^U29lX_OXFL6OR7mPH2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 e2naI6J?K@Mh<Go0ZLX973
!s85 0
vIBUF_SSTL2_I
IdZD01G2TV^O;6H@M8I35;2
V:?P;DkG0J=[RTkg2RMaGm0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 QR@5CDoem@_1gJ2oOcgZZ3
!s85 0
vIBUF_SSTL2_I_DCI
ISQMFJi<F7c0E0dlJNEQ=_3
VRI91XHIQ_hFRBGP=`84=D2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 R9jh20k8Qf9b@]`XP7>5=3
!s85 0
vIBUF_SSTL2_II
I>EnVP1J28z[PSM8mmHk<B0
Vj[W:W^OnlbXfz;`P5?LH]3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 PP`DSEE;oeB;;`bLBmXM22
!s85 0
vIBUF_SSTL2_II_DCI
IE0LDWbWKdVYYL]D8o___W1
VRSXHzE?OCD3fB_lHkSX@Y1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 @a]NNlfTWiNfDzfO8L1>G1
!s85 0
vIBUF_SSTL3_I
II0o0OOdC`Cc4[IXQ8TUQI1
VgN5fzl4?0z]=Ll_1NfZ021
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 DEkj>CP3>LWY87XVT`fU82
!s85 0
vIBUF_SSTL3_I_DCI
ITXKNlGWBLSO67ZERVnT>=1
V=DNST@84[^[Bb>zMP=egm0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 _5A0HkR2=;Y[FdSZlC6:S1
!s85 0
vIBUF_SSTL3_II
IPD10iC3?g9iAf?8<hGg5]2
V:N9A?24mLLZkahgFo1;Mo0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 H]cU6NeDFV1QdO:A:QzHC0
!s85 0
vIBUF_SSTL3_II_DCI
Idz<UhIGPS5UWWO`^@]0Ta1
VQ=;bOglPGZKe=jNQVQkib1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 9XjKaj`Kdc4I:O:>g9RH20
!s85 0
vIBUFDS
IlY@AAT:K6dM^US]e4Y?A;0
VA;NIoa@S@I1Al;d2U4hH20
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s
!i10b 1
!s100 ]@YOA>B>IL;OU>`<:BkkR1
!s85 0
vIBUFDS_BLVDS_25
IgMo[>KY]ghgUDAEHB7k9Z0
Vf=C6V1oC9ZYLD3@9[@N182
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 fk5cbz`_>nD<4_3kYQB[m3
!s85 0
vIBUFDS_DIFF_OUT
I=:_871kjgIi71A99llmCj3
VA9W7@QfjWgkQ^ZBGJh2lk2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 V8X]8HEcXQb;EigU2LzS13
!s85 0
vIBUFDS_DIFF_OUT_IBUFDISABLE
IH]RhaURM4JHe[R>7jEkE81
V]a_YIlXoLVkC^?4V8>G`N0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 _aJD]lh5[iQm6XZ<POP^W2
!s85 0
vIBUFDS_DIFF_OUT_INTERMDISABLE
Il:i;EQ]:DI=PEl7Goa>BX3
VKzUiPMKdLdPUJlCMWI7Mz0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 gOa=mG:eBoJccfnO7TLhe0
!s85 0
vIBUFDS_DLY_ADJ
I3fVH=hXR<QM]5XNQGJPME1
V2aE_J8^g?NMRmmYGSJNP_0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@l@y_@a@d@j
!i10b 1
!s100 1BE5A<^LdH4QbUKm^R8kk3
!s85 0
vIBUFDS_GTE2
I[`B=cMzQ8PoKY^@;UX61E2
V_lKo1_S67ZjmzHU9njk7I3
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@e2
!i10b 1
!s100 ;HQE>83JA5020]UIa5gCg3
!s85 0
vIBUFDS_GTHE1
IoeXn9kdZbHP_a0[_3Rbj01
VHC8<fL6GiWKdzoOjOlhec3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@h@e1
!i10b 1
!s100 <7;DUEkg1ACVn_V9k0KZ11
!s85 0
vIBUFDS_GTXE1
IhmAT@kUMd9Ia8^9ZzIF3^3
VN4f;;Q]oUgVh1n`nj?_jn2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@x@e1
!i10b 1
!s100 Z1Y2LPD2<iBM`VE@8zn8L1
!s85 0
vIBUFDS_IBUFDISABLE
IzSd10_UV?fMDjNKP=c9Ez0
V]zL9>Bj4>JnfeBif<91nS3
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 JC`D`T5OCc=A>[S^PemzX1
!s85 0
vIBUFDS_INTERMDISABLE
IdMF[KTiB18e@7f?[F[KIF1
V6>YNC7[=EUI[N_bn:5l<=1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 P?ETN5IjIXCcoaXhmC^co3
!s85 0
vIBUFDS_LDT_25
Ik=YXDB0:S6`NdJz_c2l^U1
Vj1g3]KBD?Qn[ai=4A=6YD1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 ;QM3[:HY?`6_Y;`A52ZZM2
!s85 0
vIBUFDS_LVDS_25
I<^UEcgCFZORCgdA=kk2J@3
VWN0HE1:H7K8>mR@SDY@R>2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 T73WYaD0[zABHX_HobPG>3
!s85 0
vIBUFDS_LVDS_25_DCI
IA1jdR>_gQV?4k>6PfdnU?3
V[i`EVbk`nim]iSPoz=XTa1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 fIh^Rk=WX_?>RhY]aEi480
!s85 0
vIBUFDS_LVDS_33
I06<X=V1zjSS53R`SzTzcY2
V?]mcThcb:4nz_R0>R9[cW0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 I9[NA<Mn7J_eN7m:TH9Gk3
!s85 0
vIBUFDS_LVDS_33_DCI
IZ4mYFmOmd1PhU<eQo`4>Y0
V`HZEF5E88RO>`;06MK@bH0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 8;?;l36`SRE@^_4l8iSI42
!s85 0
vIBUFDS_LVDSEXT_25
II[@IU;186[N@8PcGUA=TC1
VSm9AbYzfbBnnhXHKOg;JN0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 >_CW3F]G@>4H16]_kE75l1
!s85 0
vIBUFDS_LVDSEXT_25_DCI
ImHJiT7;Kca2QOPO3`7?Y;3
VR4=9X^15OYnc3K>`SjKNZ3
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 7:]:^zOD?0JPVIAZKiiS>0
!s85 0
vIBUFDS_LVDSEXT_33
I7H1=cG_1F>aGS0iJ9n;[82
VEcB84JTF6:17ce6cU5NZ93
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 F0?b21jQYTofHP1Q9gi>01
!s85 0
vIBUFDS_LVDSEXT_33_DCI
I=c1lAXQKKzl]iG8SB80^[3
V@jiaiIAO[CZV8:3J?Lgj]3
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 >^A?[`k49394EOEa7=K9_1
!s85 0
vIBUFDS_LVPECL_25
IB4D59N<TQL>P2ENc<gaGM2
V[PQ:oF_Z>IHVPP:lzhF9N0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 K0Jc>:<L5mK:f7R3PWfY`2
!s85 0
vIBUFDS_LVPECL_33
I`@WQS[1^c`o;QQB9azL8<1
V_K5?M1nOP2YAjUAk62c@^0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 R?1<V_g=LLDYL5j3T9c_51
!s85 0
vIBUFDS_ULVDS_25
IjWLV]<4K_8]mlTKR09V8R2
V:gYWHPW]SK?H0Jm:<dKPU1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 2DW:k1Tof5>B5R=mcTW@83
!s85 0
vIBUFG
Ig4=Dc7jX=La:EC54dJ:3=2
V90iE[UYCG2h4kDZFnS_>M1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g
!i10b 1
!s100 nI3TnEo_@`0Xk15FL8FDK2
!s85 0
vIBUFG_AGP
Inl[;hdLhJB4MPYOdKb7<V2
V@:^V08ThC117RamAdeINI2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@a@g@p
!i10b 1
!s100 _FacHl=WiD?DRKaC7hUz`3
!s85 0
vIBUFG_CTT
I7SZ<?hHlEfkL`DUm:A>Ti2
VJLd8SDo?<hVWFGI=K9]L:3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@c@t@t
!i10b 1
!s100 @;53Wa3lDd]V30O?R[JES3
!s85 0
vIBUFG_GTL
IWhb6=h^ocSO7ZWc<O`;oV2
VBPD7:;<3Mj3;ib=Y;91Qb1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l
!i10b 1
!s100 ?0_QnDgN7h`aB;RD<hT5@1
!s85 0
vIBUFG_GTL_DCI
Il>f[GcKJhI7]XozYSFnCz0
Vl`X`6g0boh`6N=UCG7N;R0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l_@d@c@i
!i10b 1
!s100 U<T:C83Qjj^mz4<`W_<8d3
!s85 0
vIBUFG_GTLP
I[R`Uf=1S5?2P@DIHn:cX<3
V8?LNbKlTFU9dAGQBYhWFS2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p
!i10b 1
!s100 kHgb2g>KUQmQbKWMi@GI?1
!s85 0
vIBUFG_GTLP_DCI
IB>eh=GQi8en[d8[7><<^e3
Vl]hFaiWE<iOoK3dVBfOA@2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p_@d@c@i
!i10b 1
!s100 =k_N5J4jAXj8PR?<?663f0
!s85 0
vIBUFG_HSTL_I
I^iQV>njg;eHo`8:2^JTOo3
V9VofgJ5c0WkeKQzJOP01c0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i
!i10b 1
!s100 e[9oE7fY2Be:[_5U9DjDn0
!s85 0
vIBUFG_HSTL_I_18
ILUVfadn@d=071cXTKj41f2
VH>B_`YAKVCz_mi:[zgboJ1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_18
!i10b 1
!s100 QOPk9RAXHdjFcP1n^VjaB3
!s85 0
vIBUFG_HSTL_I_DCI
INH]^6LGTfGjooLE7ljolB1
VjZz^gS890TS5a>eLDn2_k1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 joPL17g4LVP562f<iM6S@2
!s85 0
vIBUFG_HSTL_I_DCI_18
IGmg9`[]@VlDBI@UjXbGZk3
VUKMTO;<NfNBB>gAiiO0mC0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 Ue9T9e_`Hd?lo6bHGBM>F2
!s85 0
vIBUFG_HSTL_II
IfL4KF5HLbV2BLO<h0R7:63
Vz>ZD0KcN>Hz`WFgieMMnS0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i
!i10b 1
!s100 MG>hRdGe0VmT0eZW?5n[A1
!s85 0
vIBUFG_HSTL_II_18
IX?TZcNYBdO]klff[oXV<o1
V2:V?MZ4A5@H_RC^_P646?1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_18
!i10b 1
!s100 AcP@HR2CWKdD2NWV3RZ]91
!s85 0
vIBUFG_HSTL_II_DCI
IlVF_Lm@cP;FUo@h7zGG850
Vo43_l_Phf?3`z9mB<iW7b0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 TKFQ;do2a2zP02NjV@0VD2
!s85 0
vIBUFG_HSTL_II_DCI_18
IIIRD[42CVnHJ^9[n6DJEM2
VKFi=FF6OB4Vnb^KK27MAg1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 =K;IMIZT0]ekM[@6E6`j[2
!s85 0
vIBUFG_HSTL_III
Ijdo^zzU:[0?^DOTCm`M472
V`R3HHIazFZFYA^9L6oNRc2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i
!i10b 1
!s100 oP8X<hSGAc^R>>l_eFoDY0
!s85 0
vIBUFG_HSTL_III_18
IeDaWd;kVTlE@`;k]Cz3<V3
VS;_DT91]:RfMk`jNg=OFH1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 W7RIck9W2fI`05l7eZ=>Q1
!s85 0
vIBUFG_HSTL_III_DCI
IPen=7EK=lIT]ISV>jn=`_1
VU]dBh>QY]P^?3o19YRWAT3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 BBVISEN1`4kzQ]V>49gOQ2
!s85 0
vIBUFG_HSTL_III_DCI_18
IF:mB;eKdQNU9KO5;JOm0H3
V?VG^hnH]OX9cd5DXF6NH61
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 VhK:;Bi>WQO^>nUKEMhW61
!s85 0
vIBUFG_HSTL_IV
IAnbo1U;]lggnU[23mWPNm1
V@<M2ENi_KNA^n:5:lX^^=1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v
!i10b 1
!s100 X7U7Nk[<@[UHFF^Lb9:U40
!s85 0
vIBUFG_HSTL_IV_18
IYJKkZ35LWLP7gTUc345VK2
VQBdHKP8gUWnf8I[?e<Rf:0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_18
!i10b 1
!s100 J9WdlhNg@6aiIBzfWDJEF1
!s85 0
vIBUFG_HSTL_IV_DCI
IXc@2OjNkQ>W[InGo;KGZC0
VQZPgzl8]fW]D4nLj]=0]i1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 lDAJ8=MU0Nc?N=VaiH>j51
!s85 0
vIBUFG_HSTL_IV_DCI_18
IQ8P@X7fi`WZYCF]oVPP5]1
VjKRi]^CeiY9T`]zQ<5U3J2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 gDA3cc4N15=5eLB3TkGM]2
!s85 0
vIBUFG_LVCMOS12
I:OEXZnmEb32V[6zgD=AUZ2
V:8L1JD6PZFGFW3XKe1<1M0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s12
!i10b 1
!s100 mb3UZAn^h<ikAWd?zLd_41
!s85 0
vIBUFG_LVCMOS15
I9VJXQRNb7>J>Cz8I[zhil1
Vc^PGAF7POXM<zFI<97AIZ0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s15
!i10b 1
!s100 8JOz0CfL>F07I94n_GAX83
!s85 0
vIBUFG_LVCMOS18
I2bhT<CPCGT75AB2`UfmbU1
VJh[=HEXS<=ckQ5;7aClG=0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s18
!i10b 1
!s100 XdA9c0S_1Jn67?QFh2f=z0
!s85 0
vIBUFG_LVCMOS2
IkEB^@PLGKl2inRzoAoBN<3
V3M=13fTd0mUh:RHE;EkG^0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s2
!i10b 1
!s100 LP[ac17zEXWlG@E[CC:Ol0
!s85 0
vIBUFG_LVCMOS25
I]ileNVz5PiAJo4hQGzVdJ3
VlhI9z5dZHE>Udm1>__hFQ1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s25
!i10b 1
!s100 33CSCOlMML_z0bO3X?CH]1
!s85 0
vIBUFG_LVCMOS33
Ii_SBNSZJP@^Ej]D:>8Q=C3
VYYU;_TL=Y^@bIMAG3bBaL2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s33
!i10b 1
!s100 mFQzDzmg3LoHl2ScG?N<C0
!s85 0
vIBUFG_LVDCI_15
IWz:WKgYHNG?b`OLXL58491
V<Y]_efDXT76_7QFY86Qn@2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_15
!i10b 1
!s100 b]R[XmoB2ZN7@hGLbEz5U1
!s85 0
vIBUFG_LVDCI_18
IhiD`RfRGJea5G8z0Di8WE2
V7ncAROVATI<PNW>mcKW>W2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_18
!i10b 1
!s100 LFn:U7Q7Nd2Ql0XYbEghg3
!s85 0
vIBUFG_LVDCI_25
I]Oe;g=d1IcLc?MDm]hSk@2
VzmGaWBjZ=[f]FS8Dkco?I1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_25
!i10b 1
!s100 AD92TRCSHR8ok:Q74k3n`3
!s85 0
vIBUFG_LVDCI_33
Ighjk^U<66gg<`d4QonXIb2
V4SkoAh:i<:^I3>5`>HIe:0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_33
!i10b 1
!s100 b64U:Fm0SiX@SlKZeN1G03
!s85 0
vIBUFG_LVDCI_DV2_15
I1jC`9AzlmhMUVmNY6M=E13
Vc6_KCl;dE3WzNPXfNR@5`1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 0mFW;K9`T7GY^3io=Ej043
!s85 0
vIBUFG_LVDCI_DV2_18
IM4`agoob=c=M=K;EkIB8k1
Vec7B0ZQSEVM7he@_k@3Y;3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 RaJaOIP@`1gd^gVkUn`ag0
!s85 0
vIBUFG_LVDCI_DV2_25
IS^0CeG5X>BmDSajh=8YVa1
Vn```aRYed[0jU5hnF12oF3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 hlK@7KkYKD=<VSPHD2dSP2
!s85 0
vIBUFG_LVDCI_DV2_33
IfMYjVDBd@e2ZRU=8Yf:^[3
VCK1eO9091AE5fV;:ePYjE3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 ?[gSmzV>X9_Ifho5Nzz5N2
!s85 0
vIBUFG_LVDS
IFUole05^?oeXOYT]>WPjh2
V]1>i4:VA07H3;U;9APMfd1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@s
!i10b 1
!s100 PkB?GOzmm>FPOfRAW6o?_1
!s85 0
vIBUFG_LVPECL
ICmcPPXE?FhV6z]OQHiJgQ1
V]IM_dI>B@]V[0S1^Iie5b2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@p@e@c@l
!i10b 1
!s100 gOfR@]h:X;8OYDY<AnD572
!s85 0
vIBUFG_LVTTL
I6L`<2YzP[de2b;M3B76HR2
V??Enm:l4:7LVn5Sh@M[Kn3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@t@t@l
!i10b 1
!s100 ndb@AiObD8U0Ak4bEX8l30
!s85 0
vIBUFG_PCI33_3
I_YQ`AIaCeWW^l[ODn0;jg0
Vi`f5>2mZFoz^Uf=PW`PO81
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_3
!i10b 1
!s100 :1ABgn:I1n>B2jnzo?ghH3
!s85 0
vIBUFG_PCI33_5
IG9O0n>RR7efLH92e;Em731
VYSDcEV_>o3b9dH3g1ACmC0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_5
!i10b 1
!s100 90_7KH`L4H=k33JgCSC5<3
!s85 0
vIBUFG_PCI66_3
IJjdbo9RAlKg=]QgihLc:f0
VTdheelbNnd`LE7R57W3@O0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i66_3
!i10b 1
!s100 h<Gef;1:Unk01YXG8YXRl0
!s85 0
vIBUFG_PCIX
Ij9BUXd@?Ej8jQVa0;2R^V0
V0VYo[oXAW^M4:VoG@Hho62
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x
!i10b 1
!s100 gVGPhea39Q3zEUbb7A]?a0
!s85 0
vIBUFG_PCIX66_3
IN=b^lWI@Nf9SB]bP`7YQf1
Vd?PD;E3?QGb82IF=Tm7n>3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x66_3
!i10b 1
!s100 TVIZC8RYACGm:cYG6c_5B0
!s85 0
vIBUFG_SSTL18_I
Iz_P0;[S9NKWJG=M]gGld<2
VD<MgK`=RIhJQ^R;fk[?XF3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i
!i10b 1
!s100 X9AAlhJc6AjCOVBV3gLE@0
!s85 0
vIBUFG_SSTL18_I_DCI
Izfn>7RjLKiCC:ANfDJg272
VkBeG98amNPKQ^k;L5]U4I0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 ELPV4MY993h3HobKm]e<M3
!s85 0
vIBUFG_SSTL18_II
I@`D2S=`NU^kYL>o5U6c9>1
V?X1IQSag6PO8Fj3CDQ8OI3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i
!i10b 1
!s100 >lX=b>UifWb8<XcC^QBM02
!s85 0
vIBUFG_SSTL18_II_DCI
I[jWbzgYe@Iz>?bfPkINJ:0
V^CWj06C6jQ^9NX`1P^`@A0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 ;[PNc65PT8>>;j@1IzOge2
!s85 0
vIBUFG_SSTL2_I
I38D5Y1jClE660OQ_6:8EQ0
Vaf24el2]a>FT1<E>V9fKT0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i
!i10b 1
!s100 [^QbT^]n9e^SRPhlM`Tf`2
!s85 0
vIBUFG_SSTL2_I_DCI
Ij@MO1PIVaoDA5P6O@P6JR3
Vz0T_4VCAZnZ>H>Yc4G2@d3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 f^1@Fgh6<N03=>hnn@l[z0
!s85 0
vIBUFG_SSTL2_II
I=fR4mUg><H^WK[MdH9RNm1
VkbIQBAldO9Yki0kTzY<G@0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i
!i10b 1
!s100 LYmbf@8GK1e:N0i64l9<P3
!s85 0
vIBUFG_SSTL2_II_DCI
IS=:YcfYFNZ;MZT`fWanZ>1
VCFW=@W5mH2W0L_jeISV?L3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 WgmL:Y^ADOTVO_SJS0M:F0
!s85 0
vIBUFG_SSTL3_I
Im<mU?Ti[H3R;[RKBWWLAo2
VbEd9:hQ@AM8`Wf<IDGKb@1
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i
!i10b 1
!s100 F@3g=lPWU31[^lI3nBFii2
!s85 0
vIBUFG_SSTL3_I_DCI
IaolO5;;GMOB24Jh4fl3On3
VeJk2MRV81:BoennQ=Wz9L0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 Mg?mP^Sfdf`7WCZ4OVzL42
!s85 0
vIBUFG_SSTL3_II
ImKmc=S;Aj4jS2nD3GnSDg3
V4^2[`4GL:_Ti0@<DU^Lg]0
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i
!i10b 1
!s100 C;dCN5`TnfN3RjBj;GAJi0
!s85 0
vIBUFG_SSTL3_II_DCI
IIN^_6;EHMm=K7b_LG6Ad<3
Vb6RU6l`fI<8fINO@2JCZZ3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 4__zAU:DNQQlXXeTej9Sg0
!s85 0
vIBUFGDS
IGZj_KI@gcH@T=Thh;m]i23
Vn@fGL@E4^eA230V<O6LQk0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s
!i10b 1
!s100 I1N<1gfmY6kh?D15714Ai2
!s85 0
vIBUFGDS_BLVDS_25
I@BEZ89QjE^Xo<eh07O:VT0
V=3?oRc3[FGGcUhanQggM22
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@b@l@v@d@s_25
!i10b 1
!s100 =lYP7D7BYB59PFjVl0Pak2
!s85 0
vIBUFGDS_DIFF_OUT
IX=b0BM0NQ2MWaV:jChPCZ3
VkME91c362ZlPbGGN950nh2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 mI4o^2BTnHhNJic0C3cYO2
!s85 0
vIBUFGDS_LDT_25
IUUDQWEIfg2iVMem5kEbN`2
VgfeSW848o`n>hKedTCd0=1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@d@t_25
!i10b 1
!s100 1EB96fV]d<Zdij:JZfJ6f2
!s85 0
vIBUFGDS_LVDS_25
I@>IJ?`5ahU5APKUGd=CjI1
VbiA<iV`fYcm?TY;nMfYge2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25
!i10b 1
!s100 ceTfCQ=z`dRaaCXbSTX1a0
!s85 0
vIBUFGDS_LVDS_25_DCI
ILfFdcDil6E]oEUa_lL_PD2
VXAdmFZgMm[dh>fe>PS@[I2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 B]mzkgoMck>[nEi3bJIPH1
!s85 0
vIBUFGDS_LVDS_33
IU9^@BP8GUHhJh[>Di@o6a3
V8K_W6L<ONZ[VYdUENFFiZ3
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33
!i10b 1
!s100 Q`g^<CjJ36Xz`VI?NL>M:1
!s85 0
vIBUFGDS_LVDS_33_DCI
IDJOn?G<IQ0_jkgC^EjCzi1
VZRO??YfWFd^8Qg<zUhMnM2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 ;I[cH7jWk:oS]K02na]RX3
!s85 0
vIBUFGDS_LVDSEXT_25
I;8UW5N?K@R=LWo6Z:39gJ1
VEcN]V>d@6MaNbQ]eogU:e1
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 Va_Ao=3WCeTa@?oD:@EK^1
!s85 0
vIBUFGDS_LVDSEXT_25_DCI
I<Eb]9go_k1Sfe]bncZRP=1
V5A[iA8[Fm@ZZ?jI[^:T6:0
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 HRjVT5VnJ4??Fd1[oH=Ug1
!s85 0
vIBUFGDS_LVDSEXT_33
Im6YiTSSFIUJ<R<^ck39QV2
VMTh5O:oHRCbU5LlZU2fY10
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 @C<mK@POk1o][g1TN@nRj0
!s85 0
vIBUFGDS_LVDSEXT_33_DCI
I04Fk?=D_Om?<InoC`HahW1
Vo[b::Y@9nh7>WUDRzYUM]2
R1
R27
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 mS]98F`o9Di9mAo]Gag3C3
!s85 0
vIBUFGDS_LVPECL_25
IOnHDI9n``WFQ6279B5d@@3
V:<H6>3SI=8zg03[74BWcc3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 6:ki^<lGHk_c2Ud8N[CBV1
!s85 0
vIBUFGDS_LVPECL_33
Ibg@iCEDdP1JL1nbVCRb`g1
VH0Qod^BXF[FG4DES@?hHo3
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 L`j1?7ZIONod2z3^jL0nf2
!s85 0
vIBUFGDS_ULVDS_25
I_e9]g;L4cZSCFzeALOlKk1
VYDF4:Z9_ozD<Hm`G0YM7N2
R1
R35
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@u@l@v@d@s_25
!i10b 1
!s100 z=[Sk>B=aIH9>`_Y=5F?b2
!s85 0
vICAP_SPARTAN3A
IBzngY^ok3ec54VN_B2^:@1
V2>R]eNbW;CFc1DRgbG6Y52
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 EOLbZ=EQebaZdW`O_5ZW82
!s85 0
vICAP_SPARTAN6
IO;hL74E@a8CSczPDYEikN1
VXa>?`:?aG:i2YMR9h0;Iz3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 Idi5Bd:VI_[J`k6jzf0e70
!s85 0
vICAP_VIRTEX4
IdQl>?eGYaQVWX:2JCLJ`72
V8b:>7[[W?X@^^hIKJc8hL2
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x4
!i10b 1
!s100 3>:;d;IGFZ8z>25NBgBI32
!s85 0
vICAP_VIRTEX5
I;O<[Yeji3ckDHRjHh;zDc3
V[Zzz>0FOi]OBh2F^oKGUW3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x5
!i10b 1
!s100 dZ8mjRFcT?m47z72Nb9?32
!s85 0
vICAP_VIRTEX6
Iih2n9<f0KCnTbVABAcCb73
V`Oi>jo`W;C7e:6k>PFic40
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x6
!i10b 1
!s100 nI72@AQj6bzf3fQMUFdiT2
!s85 0
vICAPE2
IU>cUD3ZSW4^9C2SjDX91M2
V2>WI6AmazIL1khdVW^2hG2
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p@e2
!i10b 1
!s100 ;IbXZmKY8ma1]SC4bJHP31
!s85 0
vice_iserdese1_vlog
IAEUPAW@dC>6GRYG;Ui@Yz3
VaeF9Z92PkNZcNa1h<8f4m1
R1
R2
R11
R12
L0 1525
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 AJKn<RfJV][LedTX9OOmA3
!s85 0
vIDDR
I5@nDo<b1nc3BUmPl;6>Ba2
VocZN2YNGAii]oH]]>@dkY3
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r
!i10b 1
!s100 QB:_HCBV;^5jX;A8mN>zU3
!s85 0
vIDDR2
IJ6dXBZjL;ViQnOi]_8W>C3
Vdl]JLB<C6A^ROJ>?_D;nU2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r2
!i10b 1
!s100 l84PVzh88hL;4L26KmC;?1
!s85 0
vIDDR_2CLK
I[YYk9fd8RG<@Dd_8iDFiR2
VmDSNJ3`Xfa6n]NhY:0EFd1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r_2@c@l@k
!i10b 1
!s100 ijN^ae9P7UH993oo7XVgM1
!s85 0
vIDELAY
I04`=2jzKnFJNL2ca3V1nB2
V3TM3lAbhQ7jCGdJd1bg180
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y
!i10b 1
!s100 ifA4DnY4aS:Vb1JfX0e_E3
!s85 0
vIDELAYCTRL
IGKn@2`m[CLUbLfGI]kV<f3
VKA>j2U52UicYPnoIlLZ9T2
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@c@t@r@l
!i10b 1
!s100 0IeYzoSoP4cTRhZH>gi6>1
!s85 0
vIDELAYE2
IPfW[he;Z<7=F@I^kGb?UF2
V@A[F??0UZLSmcZ6jag^Xl0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2
!i10b 1
!s100 5h5XKc5:GQ^Ue`6B=^oal1
!s85 0
vIDELAYE2_FINEDELAY
Il<IM<>QISQF[hZehD;P`e1
VmI?IZTam?0ldCC:nFAjf]1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 o=8PfIU:@QTR4c3`A`?Nk0
!s85 0
vIFDDRCPE
IA7=>=YMo<^NTQk4XWA0IW2
VTgnMf0bFFUzRLgcL]D>D80
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@c@p@e
!i10b 1
!s100 :>7fBY_>HgC8GWU8>Nh8l0
!s85 0
vIFDDRRSE
IW717P@60H58?QG0c=KQS]2
VB3dj850iGOYG1M@b5aHzh2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@r@s@e
!i10b 1
!s100 B2_Dff0VF0K@3?:23@`0S1
!s85 0
vIN_FIFO
IcALk4P]]EJX@m=XASg2YD1
ViYY_KIT98abMP69n7fbZ_0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@n_@f@i@f@o
!i10b 1
!s100 RUYe5jQ?@_RXlUQ3cWD`m2
!s85 0
vINV
IS6?TF1;1CS6]T3S;o;XU21
VWY0kHb=SdI;LjkVmE@oEW2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\INV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\INV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@n@v
!i10b 1
!s100 mO?;NhQR:0cFPXoDUnI6>1
!s85 0
vIOBUF
IN6HRdII65Bg>EGSP4T=GT3
VDL7nK;Hz;gbe5jV<A<fTl2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f
!i10b 1
!s100 LQ_F5E83ckFJnOZ<^gBII1
!s85 0
vIOBUF_AGP
ImLfN>F0n<9N:]UcQUK2Sh3
Vi]]dg=<5H<]`5zWzdCY=Q2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@a@g@p
!i10b 1
!s100 6Cbj=NnQ9:=OJ8>mFeUaV1
!s85 0
vIOBUF_CTT
Ibo_o]RcXYVaG^PlB00VHH1
VCENU>o[8fbWY?LagSN<cR2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@c@t@t
!i10b 1
!s100 <E4SS>ACj:P9[4DHRezS]1
!s85 0
vIOBUF_DCIEN
IXPHhcKHh<7i5_H[n?<YUY3
V87S_0nOe37:S5W9aNJ`>o1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@d@c@i@e@n
!i10b 1
!s100 T<iR92?7]^1]K9FaXMd1;3
!s85 0
vIOBUF_F_12
IVM<TKFf@dSC`@LX_MXATm2
VibkAFFfzJ;HLB=HZ4DPX93
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_12
!i10b 1
!s100 gHAU[29:Ui>=;57^N6FCf3
!s85 0
vIOBUF_F_16
I5T13;Vm_VnF:MY3UP^DR_2
Vk`FUKJ2IRM?jSW@0z1Z7I1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_16
!i10b 1
!s100 BClI:`eJ`B_DcfibM:5E_3
!s85 0
vIOBUF_F_2
IXKK6M>T9P18W3@FdcD7YS1
V@QZcMDimLie^0LL]:V1Ri0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_2
!i10b 1
!s100 Z`Fn4QJJB;W3LaDFUMfzN3
!s85 0
vIOBUF_F_24
ITSchZ<k1]TO^dVj[9;5z^1
VE=H^d`5QOQH[m6f[0?Vi<1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_24
!i10b 1
!s100 <TJ7_FklAah`0aL3_eODC0
!s85 0
vIOBUF_F_4
I;7lQQAEnZ<Z:z@Wd>YOUN2
V[3STFN]c3nPPaY<4Fz0b[0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_4
!i10b 1
!s100 j@HLhceBaao9>_ccIHhoS3
!s85 0
vIOBUF_F_6
IkXl9eXz;61PZMKkB>HkZX3
V6f[oF@bPd3281<i4TVUmR1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_6
!i10b 1
!s100 j9HC639i^I@nFMA9MkJ<[2
!s85 0
vIOBUF_F_8
IDhVKNjkjzbbT`>>c@b16_1
VTlY1Sm?1_m^3465078m;71
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_8
!i10b 1
!s100 3Oa2hz3C39SQ5I`CL24jS1
!s85 0
vIOBUF_GTL
I`O9AElMCANLj0BW;0iRcd1
V4_c?oZL]Vd@Qljg78Lj`o0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l
!i10b 1
!s100 TnkC`0Y_5JK:Zh7n;di210
!s85 0
vIOBUF_GTL_DCI
I5jK^OZ=JD^7;3f7_9o;R@0
VHmb@EWc`0?_J0hSiQ2b>a3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 1D9RE`jgXX_fbbQg_KTZJ1
!s85 0
vIOBUF_GTLP
I[c<H`5]3aKn0[ijC9z7;03
VGonLQjSDJ]L3U3Ufn`]C@1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p
!i10b 1
!s100 GLgfL0VR]:GU_RRKI@SBI2
!s85 0
vIOBUF_GTLP_DCI
I7UX@N:nVDB9celA7eK7723
V<>O0e6mTTI5:2kGR^R0Wf1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 F<LE84P4FGQ`[m4eO2Dz50
!s85 0
vIOBUF_HSTL_I
IU0_3^ciXIXiSScNC;KZmh2
V<ZPSdj2Q?hK2cKOkHGDk50
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 ]=jP_Y^gcSb>dY9KjEWL20
!s85 0
vIOBUF_HSTL_I_18
IH;UFMg7[PTZML4dX[k@9D1
V>[WzQhnkoSKj=Z>zaM^QE1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 MMP<8W>R219j;`2_;EBSV2
!s85 0
vIOBUF_HSTL_II
Im;nDT<EJm2FNXQldZ;^`T2
VJHEobgFYTZg[RE>nPlG?V3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 KH4GJR_G9i^>=B^ge3TdX2
!s85 0
vIOBUF_HSTL_II_18
I98h9JkmHWHJa1C2N?;E<70
VU^`8:>>@X;Q2L3K447XUg1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 Z98P`8U_J7SG[<<<S^ml=2
!s85 0
vIOBUF_HSTL_II_DCI
IHWK77I^OFLbh1O8VWR2>c1
V9N6T6B?5MljSc2cJ1[DH^0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 :=zYeG2N7Of2z[L_PK7EY1
!s85 0
vIOBUF_HSTL_II_DCI_18
I5gzZ7nfO_iO:gab]5_K?E2
VI5[Eh5>6ADZl8[bc_63Oi1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 GEH54_T8z7P<A0;4kjM4b2
!s85 0
vIOBUF_HSTL_III
IjF8;2OO@m35Dna>H]Q6AM2
Vc]M0gF[[>zdWH4O;I6fG40
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 j9ZnU_VkHLc=PQ1Y:2=Mk3
!s85 0
vIOBUF_HSTL_III_18
IjBkZK3_`HK_TOY`YDPFX:0
VD3V;`Z8i1:4l5M64Qji>a1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 @^ZL;gGi0_]mBklQQBnQH2
!s85 0
vIOBUF_HSTL_IV
IK9[8URngC?]XHNS;njBhM3
V5_eYYB[`47cf2d_8]C`bV3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 SnJf8l`oV;1gV9dL15DmD2
!s85 0
vIOBUF_HSTL_IV_18
I=9BP6^FYb]N6L@:DQ[IHi2
V;P]=47^OdhS7gNFhbzAMZ2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 :N?m_=9n6V7[C^34oHG7c1
!s85 0
vIOBUF_HSTL_IV_DCI
IfhAZLcMT3=IZnQ;7Mzb6n0
V>g1UA6I^FGDjJGSNgDodo3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 Oe5h8N;ee_BIok8VnJNOa3
!s85 0
vIOBUF_HSTL_IV_DCI_18
IW10;]EUIlHodljC0De]`:2
VX_35UO7hE]B0Qd:LJAA731
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 z_gnahV:fEQ`>LO22jfd=0
!s85 0
vIOBUF_INTERMDISABLE
Ii04k9HXl_In262g7jYPGc2
VOSW]WPQL=ikC?1[@SLnS<3
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 hE@k@_?a;B99M`zn0R;=C2
!s85 0
vIOBUF_LVCMOS12
I@`BOP5n@0JAbK0L^H6]gZ1
VA`V[VFN@8eN^dJo@k1>hO0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 dZ^bW]34FeMYRn:j^M5=b0
!s85 0
vIOBUF_LVCMOS12_F_2
I]jLL5ego==VNTOmb4OB_P2
Vj4i_@Aa^8KCI1]b3a]R<;0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 5Q[GlS19HBXSPN<[eiRCK2
!s85 0
vIOBUF_LVCMOS12_F_4
IhLZcc6oK:AKEO3e4>Jojb1
V]8G^@@UUd9:YPI405EWbQ0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 7K=mCPendBm6o2GD:Ez=`1
!s85 0
vIOBUF_LVCMOS12_F_6
IZk:e[YnIKhiz[o1B@ZCVb1
VA;5<5FoEK:9V1M2>hARSf0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 ]jnGaF8]e0b1VoR9Y^_cA0
!s85 0
vIOBUF_LVCMOS12_F_8
I[4ki<_>N7@BP9:LiQ5>XP3
VUlBJN8UKFROhW17?B4Hk01
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 EbGg>HT4_V:WHTI^MV1T23
!s85 0
vIOBUF_LVCMOS12_S_2
IkWGQALJJ@GG^`hlD1]deU0
VURZFFA^U<aQ]Q`Q[bBJ4i2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 OX6aSGCT_[GL9RlJf40LD2
!s85 0
vIOBUF_LVCMOS12_S_4
IR2>z>V9nheH@W?aL<KVQE0
VJSn_DhFZD^Oaj<38cz<<k3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 a_ULJ;z^TcIGV[4PaMUOM3
!s85 0
vIOBUF_LVCMOS12_S_6
IJTLXhWWC]NK94ialzz3Hj3
VnZ7[R4[;LdH`:aTA^VYBI1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 8fHBh8JO0edGkFbT<l@N:3
!s85 0
vIOBUF_LVCMOS12_S_8
I8CDo5dGnmYDR6IjQTnT]41
VoS`X:?d5dk5n5cD6HN51c3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 ohlc0`i=EaY71Q3G1IEB]0
!s85 0
vIOBUF_LVCMOS15
ILUhN9KOb699A5L]NJD8cO0
VGzfCRnIz8W7mScjGn1mPR2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 <WiYYmMS]i>EYk?n?2A8U0
!s85 0
vIOBUF_LVCMOS15_F_12
IFE44_dl:S[zzL[]h@^^E71
Vb@aoSM@PAa2]4bE?6@:W43
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 PmS?QdTimNz`9MzJ;oh]z0
!s85 0
vIOBUF_LVCMOS15_F_16
IKAEX@dP=Zo=AFajJAWW>h0
Vm>zk=iPE_1ga68:OZA0Q81
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 ObQJ]z7]n:aA<SB>HEnlG3
!s85 0
vIOBUF_LVCMOS15_F_2
I5UaboG`TSO;SG3Ai5?8>G2
V13i?mCXNnY[Pm:23]he1g3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 >PXDne42;8>Rc56kKX@HD0
!s85 0
vIOBUF_LVCMOS15_F_4
I2D9C<c@;jIYVfN>RXjGUD1
V];APUgNm^I4OZDEocBk^o0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 C_f?QQ]G2Y7eQMUd;<FzA0
!s85 0
vIOBUF_LVCMOS15_F_6
IO25CeUBNiN?X@Qlc<75S80
V>mjaJdNK2=Q[UDaQT0f`F0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 3<NgbF0YIFJKz^ZIm7`9j2
!s85 0
vIOBUF_LVCMOS15_F_8
ImY0EPScWVO^?EZdh]4m9b3
V9o`2e=j:?[VCHo;8C>[do3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 nn`Y>>7TSQ`j>mR2F>?EG0
!s85 0
vIOBUF_LVCMOS15_S_12
IcE<9baOTe06[:]85DE_kQ0
V5d8H;<`?6N[;1;[hmH>C>2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 ezjo2[f:2IZ]F_?V<0EBE2
!s85 0
vIOBUF_LVCMOS15_S_16
I[d2hB?W^hzfb;^5Nb98Qd0
VO@ThUbTdGHN@@[7bg@fjU1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 5>=5cC9Nab;l3M=UAQ<L=1
!s85 0
vIOBUF_LVCMOS15_S_2
IXM9CPmVhV[?CRJN3V8C>c1
VS5=`NJ4>gfKzTB3<6@`NP2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 CkQY^LY;F:VBXKfZ8J7n:1
!s85 0
vIOBUF_LVCMOS15_S_4
I[gMVYd=]5laGOgnBc[9[F2
V7d7Xag4O<VE@8Rz>YD=?31
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 J9Se@VmlBm>@gnnRIe7230
!s85 0
vIOBUF_LVCMOS15_S_6
IhoUai^foU4ZIdW?boi7Qi0
VOGknKD1]b2fCD^0jLRLi32
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 Pm:HO@]hY=E^zPo`<hC3L2
!s85 0
vIOBUF_LVCMOS15_S_8
I3;6hJIIiYPQXRfiKdnlJg0
Vn;1GnMP5iG41`_K5E=Fez2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 `V2ng4PdCZ1FSaN`?cnHU0
!s85 0
vIOBUF_LVCMOS18
IM5l?CV^UDOHOK1XOOGRU:1
VG[`Zk:<CS?f]TUa73SSET3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 9SWHdegf9QC;8BzE`GI?f2
!s85 0
vIOBUF_LVCMOS18_F_12
Id8V8Y4fF11_J1UP^9hkJb3
VOAhPa@[nUQ`59^Oh@Ji8O2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 CDNh442N_3605]j?nM5g11
!s85 0
vIOBUF_LVCMOS18_F_16
IP:CoZFjU6`TA1G;K_mi7:1
V9ad5T2ONT1>RiJA:WCE;J3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 d7YiALA?1VYC:K=P1]R6Y3
!s85 0
vIOBUF_LVCMOS18_F_2
IonQgamj`1cXG2b7lcL4O<1
V5RYE<QU^D6dAS<<SQanNk1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 WW7JOEmSDNJVS4?Y^Ro^o3
!s85 0
vIOBUF_LVCMOS18_F_4
I?hFZf_9dL7?`?aEHZ^3mT3
VD__PE7fA[]7`D>1Bj76LT1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 =Y:ciCjPWAX73A;a4X^5j3
!s85 0
vIOBUF_LVCMOS18_F_6
IIVK_XMzF9f8Pc]E<9>oT11
Vzeak5UfDja0go=2d9;j7Y1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 Y^aU2k30;BM7OVZ3f6KFd0
!s85 0
vIOBUF_LVCMOS18_F_8
Id^[[LF2B4<DlNLEAb7g<R0
V0ITIVHz[e_]4E^jM9gm;[0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 @IGWTP3hQCjMHAO=7KQ=D3
!s85 0
vIOBUF_LVCMOS18_S_12
IK34CP=N[4L06S=lTTKaI61
Vdf;V_^SdES8i^FTcWDXQC3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 VcZ^_=g`44NVjXgf4M?gJ3
!s85 0
vIOBUF_LVCMOS18_S_16
Iko<P0FEIH78Yi2MJoInNn1
VXOHf0[U6Z^1;@[?9>al4:0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 hk;U>N[k]LM6Ko22LaZdV2
!s85 0
vIOBUF_LVCMOS18_S_2
Ik[b63R=@8Mj68I;XS;@n`1
V9ez1cCIAAcL^2CiOieZJR3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 IcAVVUoT965M`c[fBlDKC1
!s85 0
vIOBUF_LVCMOS18_S_4
IdzOG4fEefAoaL>CMj;6=H3
V9YWSjFGA5aAh_QchCE=<`1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 K3ENo;3E]6>T@K2J5]`z`0
!s85 0
vIOBUF_LVCMOS18_S_6
Ih9z1ezg:bdW>H@;J>g^PD2
V@@<TiV1LS^MQ2QCeBnAU90
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 l=X7o`FU`?3z?`mYZW60E2
!s85 0
vIOBUF_LVCMOS18_S_8
IzD=GO2GEkQ[MCE`YiL3:L2
V82m29j06eXI`@^0mXO:mc3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 VReVDDSJ89dE:Bi:?mCMn0
!s85 0
vIOBUF_LVCMOS2
IUI]HY[zF1RfZ[dSU=gJ:B3
VzT=F<NHAGg2`R:<oc3XV`0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 X_fPiSnTE5WK:8>@75@@c3
!s85 0
vIOBUF_LVCMOS25
IOY5X4G?aKSe:fZK_8;SLj1
V[Y2k3[b1AO[ncHIJK6IJi3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 VE@_iIi9`>72Jnl>o<7P82
!s85 0
vIOBUF_LVCMOS25_F_12
I8?boC>SMGLn5;<G>hga3@0
VbAX2D>c4A7Tm2@z^GWbBj2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 IUeiYZZUk3TGfK:C[o99D2
!s85 0
vIOBUF_LVCMOS25_F_16
IzhNOm?G5X[fVoi>E347SU1
V9A2m?8N4WFSm4IHC3egE43
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 NHYV45LIMAH=KlhH<[NmV3
!s85 0
vIOBUF_LVCMOS25_F_2
IOaf2e0`O^VdoGM^9a_6nd2
VjT1XakBh1GaA2z;fWCX;_3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 IO_bQQkAUDgJHA4`A;eDD3
!s85 0
vIOBUF_LVCMOS25_F_24
InHgQh5Cl_0MP4o?QEl`M80
V7;kQk=?gf^nZeIQ>6PIdP0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 `FgT8GdXH95PUN8j@lV:<2
!s85 0
vIOBUF_LVCMOS25_F_4
IT8gNYLYJ@9<kDPlXMBRD63
VH`g:=RkRGl`J8@Dn9Z>W<3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 Bj4[8Q<_^L?Qb7i`CbNF40
!s85 0
vIOBUF_LVCMOS25_F_6
I35lbP03oo]aZEQEDE^VOZ3
V]AoToF267RPP0n`>2?z4U1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 74Yg42Yb]=4k@H9F=S4=c0
!s85 0
vIOBUF_LVCMOS25_F_8
I;lkm>chJPm0VMSQfgMOE:1
VBieEB4T7hncNd1]oz?XNo1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 ZkiWT7;aJ=j0g4MK^[8ZM0
!s85 0
vIOBUF_LVCMOS25_S_12
IJTRhE^CdZ[m9iSkUY77>J2
VCTBkcmRT4b3UT<dWAc>aV2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 CaN`>gad@Y9MPJFoBfVLB3
!s85 0
vIOBUF_LVCMOS25_S_16
I8^;e:ahWWk@7YYBcLibnV2
Vika]2`J6DU=VlGzoMd;iB2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 QYL0:]A>>]`5>PhNgl6lc2
!s85 0
vIOBUF_LVCMOS25_S_2
I?1BGFoG8Z22a<AR9XQbP40
Vo42U;9IW49M;6okjP_aCf2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 DD5@S_;MG<8597LVzdKCC1
!s85 0
vIOBUF_LVCMOS25_S_24
I_K:GYi@ON5PnR9haQV=[L1
VVZ99R8I>j<QGG=k>3lzQ61
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 O^RF[U]eMIgRC1J[0H7Ta0
!s85 0
vIOBUF_LVCMOS25_S_4
IFaaoXQog57TS05MGZE@_J1
VIWGijoAOUZ<MnOcHZ_3]S3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 9IzPP[<6hTCQdSS8^;g[90
!s85 0
vIOBUF_LVCMOS25_S_6
I4l>QLk]^8SZekb`Y9K1LY0
VV7CJDI_UYzXTKTeY1c[:62
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 ]Ni>jPME;:P0dA;6`08Od1
!s85 0
vIOBUF_LVCMOS25_S_8
Ik3;V@OYTUM3XIbMSMeDXD3
VcMXA5cKbACLV`gKiEbM;@0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 ThCMFEl6eCV9Xc62jcZKI1
!s85 0
vIOBUF_LVCMOS33
IW;@03XB68T183T0dP6R=03
VFekle9SJ68<SP3Mc3MhNz0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 ]`2X@;N]?`X0zhX^;idjR1
!s85 0
vIOBUF_LVCMOS33_F_12
IOk4nG9F^lj`=LRinCY3dR3
VCY^HG5C8PIM]1PKLe[Ai32
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 ;]?_jF=@8EjhFgM03[0i93
!s85 0
vIOBUF_LVCMOS33_F_16
I9HnX573kHVD@;QXj:ZSCX0
VT:8Xf@<TMW@T3o`FkII;A3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 o_dM9XCBa^C6dCC`W3Q`<0
!s85 0
vIOBUF_LVCMOS33_F_2
IMYK>O;l2<?iG<eTPBZaT01
V=Qi2KghUjmc:8h8CJ;j<^3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 MPE4jO:4HH2Xm?heWk1Ye0
!s85 0
vIOBUF_LVCMOS33_F_24
ISUOJ70ImmCSCYnjO[2V;G1
V4[Jg@;n@b[BR3iM==R4om2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 5@mXFFz5bWD<@YPfR?o=82
!s85 0
vIOBUF_LVCMOS33_F_4
IiiL72@c5PgbAohDfTXA@z2
V=T?@Ym2nam3IQi5OX73[72
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 :jaGHL5_lnjmPjk258aVU0
!s85 0
vIOBUF_LVCMOS33_F_6
Ih<jXPM[[cf_aYJAnNn6W20
VfH8BL]am7Dlb26z08?Ubb1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 cVIa^Zd9;<?NT`oCnz4C^3
!s85 0
vIOBUF_LVCMOS33_F_8
I2PP5QT`9;a^MzPGbEY<P93
VO^NSGPf1F83mA2e<L=gTY2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 gh=b[nnKAV2MR7YMnYiV41
!s85 0
vIOBUF_LVCMOS33_S_12
IG`EHRWS2AfXa><K^Yj>C43
V<=hK8<3eHn<j78eGHNAe:1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 <7CWeA2hggSzF:>NnlQGc0
!s85 0
vIOBUF_LVCMOS33_S_16
IWAa5l3lRM=d]^]`zFof7I1
VNg<TH1LBdRGj9TAL2VA663
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 7d@@z`lK;:KK^T]0XC2:K2
!s85 0
vIOBUF_LVCMOS33_S_2
IGoF2ZkAoZV<JHPdOBd;e90
VMoGVmSzN?b7@F]NbTBSDM3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 MPeYCJ54?oYhK?^X2NGln1
!s85 0
vIOBUF_LVCMOS33_S_24
IBla7ZlWg5mnR:Z4DZdfW12
VIZR18zToV>8175F4@iXX@1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 ZWfKnc_<i3LgYfe;SlQMd3
!s85 0
vIOBUF_LVCMOS33_S_4
IJ@hZN5@TV8_]WmQYANczY2
Veo@o=cmDTF74<C=`1?]gO3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 7GLQfgkViEHfL=:QWjf5m1
!s85 0
vIOBUF_LVCMOS33_S_6
I4dO>:GZ6io4Mh_eU@R6E>1
VfE>8n?6<^hXOK<3ocCSYW3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 M^nc4N`S;Y=Nj@Liz8JTQ3
!s85 0
vIOBUF_LVCMOS33_S_8
IN;W4W;iCf2AF48eA8f4P<1
V7QdAdQhCPJEf=mG<Hb7E40
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 2Q1Zg[6zA:?XAPaaBVK7<1
!s85 0
vIOBUF_LVDCI_15
I:]`9?89i]EB<2QRNjomCP0
VGE`;hb[P<oUm]cZVH5DAA1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 dNI:GK80IiKjF6f>US:Sn1
!s85 0
vIOBUF_LVDCI_18
IfBMYQmWncc`lB5C9KcT2k3
VATeGXUNbRHV^[7liPV7>S0
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 JGbJT9@9eDd?G_OT6m:9A0
!s85 0
vIOBUF_LVDCI_25
IB?_8DddIh>;IegzdLii?50
VYkM9Xz2h;<?AZo<FhmziZ3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 >64FASNj`e?6ZBADS^LH42
!s85 0
vIOBUF_LVDCI_33
I;NgkOba7DBQik;jL@jjkJ0
V;9^bX3^9k?75<;B5E30H]2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 Yhb_5CW2<4ajlz^oj7g081
!s85 0
vIOBUF_LVDCI_DV2_15
I9M:5h0>T4i<7B^;_FHh0l3
Vz6AS@4Y>9dR^?j_1OENLY1
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 lOZ=S@`;VNTTSNoS>XRX53
!s85 0
vIOBUF_LVDCI_DV2_18
IPROZQf2o5JJP6edUCI]9m0
VQ``mjIkh6]c=U:If;HmH93
R1
Z37 w1370717309
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 GodCBB]``g`MDll48]UQ12
!s85 0
vIOBUF_LVDCI_DV2_25
IK_2dWiM04V;4FYe58j1H92
V;@]MF`z=M`lkdgzijgojd3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 QF@4DlRB`V993IGCngJP01
!s85 0
vIOBUF_LVDCI_DV2_33
I:^Z^Vg;6J4:k_A]aCiYO31
V]_>KnBVibNYF;?7k5LW5K0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 EFiT:1;ebnzi8C[W5Tkcg0
!s85 0
vIOBUF_LVDS
IlR;2_T^5zN7_5Do;VAiWn1
VE4Q;1ZzWAoX`a0HkXV1j73
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@s
!i10b 1
!s100 Y?gFChQ@1[>74fiKM`=;O3
!s85 0
vIOBUF_LVPECL
IHZiza[cd94?S1LOB9c`@;3
Vc?3`QA:ggRYQm:aT4LU_e3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 f7oG^<`<ENnR7j?;JZfgV1
!s85 0
vIOBUF_LVTTL
IhYilZmaRd:Qa0:O=m=joz2
V1]QoH[ikRPC?jX8E^RY2K0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 =;`VP=?KWUBGOYf7^FUVK1
!s85 0
vIOBUF_LVTTL_F_12
Ih;bMnoPZ:b@<F8;1Z05;H1
VPQkhLaOa<Rd8[d:;97T3h3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 TgTIhEWkC47P:5X3IP^nh0
!s85 0
vIOBUF_LVTTL_F_16
Inan[5c3aE?90E2<2G3Daz2
V@N01fK0]be_<@<ib@9OfB3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 [EzE<YTeRR]M6aGaiG9ad2
!s85 0
vIOBUF_LVTTL_F_2
Ia3SH_Em1ZQKHi=1V;1n:<0
VS4:LW[Q1RSbRdLYBz?O7[1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 @ZPP4fFEgm6WVV?m<];R>0
!s85 0
vIOBUF_LVTTL_F_24
I_:[dR=>CWR`icoo?lbX_R2
VM2j15CN921]O@28[FYV`A2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 A0RY?9f:oiX9J`gaGJ8Oh1
!s85 0
vIOBUF_LVTTL_F_4
Inj]J8Y?LXAB2G4Z^3Mc4Y2
VHFlocnmeiSEY<LoYCAYn@0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 CG[EkYIRG_bgPICFmLCTa1
!s85 0
vIOBUF_LVTTL_F_6
IzeGB97Rdeo<SSRGIP85TX1
V@F2;;WEmHX]4HROC44J6<3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 f^?JWWJ9PfQDf^FBN<:0U3
!s85 0
vIOBUF_LVTTL_F_8
I6kAKzR_EV0R24f8TSRz3=0
VW:Ez7iU;F^z=1M^ON2O>K1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 Roce`zm4QjHR66>`jSGET2
!s85 0
vIOBUF_LVTTL_S_12
I?D7R?UE0BL18Q4g1APJ[i3
Vnb]deic52<ok66T[Y0=I10
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 X>QXgf6jbn^GnAj4PLXWf3
!s85 0
vIOBUF_LVTTL_S_16
I0Q1a4EWkFm__zOCe9a;>_1
VYoPIjdU^o<ZS1GzH:X4402
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 ?M_d4B>?E6IRzWk^9W5780
!s85 0
vIOBUF_LVTTL_S_2
IPC6RF@1Vg:z?P4RhZG90e1
Vj[PnR6@cb20VQ9o?_o=T_1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 iX6L>m[4Z:]XX?SZ_b98c1
!s85 0
vIOBUF_LVTTL_S_24
IULJVdL:YcAjkE^Ee=2>=a2
V1KnGU;HH>^1`6T@1J76h<1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 ikNg1RcPROiDfK[Zhh1<^0
!s85 0
vIOBUF_LVTTL_S_4
IUXzihVA[?Y``TM<Q;4EV91
VA^GhIL_MQW8`KUjNJF^gF0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 <X3K>gk=iZi8KdJIF7N[@3
!s85 0
vIOBUF_LVTTL_S_6
I23o1=dU`C<^oQnbeUVUBd1
V<>G36a^9o615[DjXe0Xc_0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 9ViAV:S3k<jCTzN=c=cCM2
!s85 0
vIOBUF_LVTTL_S_8
IeZT1h<MW<cQkB7TI;gGom0
Vo=0S[PMfhRL;naZoLBEH=2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 12^ogLN>M82DXRM9X>P^H1
!s85 0
vIOBUF_PCI33_3
Id9;;@g<>bTPz<@NjBRnbE3
VN^m@[BzGPoQ29SoMKi?H[3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 @VTD2YIMb;d1DFUeVnzYm2
!s85 0
vIOBUF_PCI33_5
IV:`o<=7gbJc794_R[fRn[1
Vi]?NcCHNTm>hc<bKBB];=0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 AENQlK?:eo:0<1;eY_YOP1
!s85 0
vIOBUF_PCI66_3
INB57bTZIRGSEkLhQcTRdz2
VaeH9^>f>C31N>=oZL2iiG2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 7A;CM_0MD4ZeJW:C`04FD2
!s85 0
vIOBUF_PCIX
IQBloT^2C]c?X<G?X6^9hS2
VS>C@CnI3Gn^h1R6hXLOZV0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x
!i10b 1
!s100 HXdl`oG?mYoDZO3QE2FzZ1
!s85 0
vIOBUF_PCIX66_3
IR=PFQ>V_Nb81>URPVE^>10
Vd96K:lB^]X^SFaM7Am]a<3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 <TFlQl[Q3G7Y7mY99[YH<2
!s85 0
vIOBUF_S_12
ILM3UJb@d6n>I`jbSgC[331
VH`;cH^6a4HmbMgm^7zVEO1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_12
!i10b 1
!s100 <A^;iozMK24k8LhI@Unoh0
!s85 0
vIOBUF_S_16
IVBhGCFhm][H9A_88RFHh^3
V6B=NLI`<eJO9J2:bi>=kC0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_16
!i10b 1
!s100 YL:I9R1LQoz<lnS:[XCP[0
!s85 0
vIOBUF_S_2
IHeX?6Voj;fJkZ3^TP?DU<2
VNE;e3OoeK6]_JJLG;7GO12
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_2
!i10b 1
!s100 UQ0:aPenn1TJ0A4MM76i>1
!s85 0
vIOBUF_S_24
IUm`64UOkj0mj?:_Jl@4oP2
VMISQVEEES?;IUV>nz6`d`3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_24
!i10b 1
!s100 9PeSb=MK2BfHn]44ngMPg2
!s85 0
vIOBUF_S_4
InSz6@_];N6IT[V4LU_ff=3
V5]HzbiDZaYB;5BZazAekm2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_4
!i10b 1
!s100 ahWSP@VN1K[i>R_QM4PJ?1
!s85 0
vIOBUF_S_6
IbOR9J07_cPkZEcQKRYORa2
VjC6i4R]=ZX5hVMz72Tbg?0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_6
!i10b 1
!s100 @B=V<]RC0>fjTK2GBK5oN0
!s85 0
vIOBUF_S_8
ID4`_2HESPEBO]VSLVel_:2
V_K7T4zYZ@4G4m@YFHT;<Z1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_8
!i10b 1
!s100 Oc2;<fife[0Z[AE>EZF0^1
!s85 0
vIOBUF_SSTL18_I
IR6ZZk0YR9;Q<Hk]IX9Kbe3
Vj5M4S[1[34bREcb5l>^`90
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 C[9UGV24HWYL9^9bCTVel1
!s85 0
vIOBUF_SSTL18_II
ISb;F]DSnTjLa9Jg=eU^[^0
ViCnJQ?i2ZbLWlo<k7[A992
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 6>5KeT?bYW9?M]_Mc@oXf1
!s85 0
vIOBUF_SSTL18_II_DCI
IPOhG^7nfANU][oCTSf?^J0
V][D427_RLM;1?AM;PRj7E3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 RZ8jNadljMmC7iCF?7RES2
!s85 0
vIOBUF_SSTL2_I
IdJi::8[hc3>jALAmn>SLY3
VWLJTAnkbX4>6=b>f]okCT0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 U^L2EiOg`:6mOO62Y;fnZ1
!s85 0
vIOBUF_SSTL2_II
I_[[`Qml@@<U_3hn^GYZ[i1
V^9bUFHbKiNockPcmo_=[z1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 eJ]KB9iXSXHhZ?Y`SLBLo1
!s85 0
vIOBUF_SSTL2_II_DCI
Ib@7eGoeZi][ASIRhnUdLM1
VKFEe[0=icH0:dBJR1_PMC3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 oTJ7_6FPA6j@Y6CVnGZ4_0
!s85 0
vIOBUF_SSTL3_I
IBeM>dzPH;^g_ghPEI1Q8N2
V`D0bNVal7bOjoVX=0]5D_0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 mR9C5W86Od]FVWNSWCUle1
!s85 0
vIOBUF_SSTL3_II
IgGZj?;L8f4_3YCU6>Xde10
Vml2<Zln0eL=JFVg09KfgE3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 3Sb2:DMXB6o]Ad[27V`j91
!s85 0
vIOBUF_SSTL3_II_DCI
Ib?bA=:6Q;_cIWE?^XQgCP3
V7Y?OCgVzIg;`JJke7KYN]3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 ib3H=NQIOVl7_4^7nd]?_2
!s85 0
vIOBUFDS
IHD<DzQmQcCM35zHHaM]JW2
VS6md4XCfYe7ZRO9m:4W2G2
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s
!i10b 1
!s100 BPO=9bCh1AlGh=>7SB2CM1
!s85 0
vIOBUFDS_BLVDS_25
IN;12GKOec51oz9W<JV5500
V=1j@:d:Ln?@Na;R12e7aT3
R1
R36
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 S:ZaOX?lS<KMYnU`aP]^L3
!s85 0
vIOBUFDS_DCIEN
IHJ;:F1e;ISkZY0`S6F`HG0
Vf>ckO8QZJMF?7bFlC5jAk0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@c@i@e@n
!i10b 1
!s100 BmMiG]B7<jH_c931goacJ3
!s85 0
vIOBUFDS_DIFF_OUT
IH>^IZQzPMNLi[YhL^<7A[3
VHicUMIecGG;ikk3dH:@fN1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 ]3PoMC@mGWGbLJQ0Z[1Ce2
!s85 0
vIOBUFDS_DIFF_OUT_DCIEN
IGCAAmfOe9P`?AojFTX?1=1
VK6H>^:n?A71g7HIVQ?LjH0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!i10b 1
!s100 jNo`R?HF]<kD_dVR55?:^1
!s85 0
vIOBUFDS_DIFF_OUT_INTERMDISABLE
IEdLYE^X?dCj;:WMYUel8j2
V^aHMmUz1G0_Q7163mUAMR3
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 AjhMoeKokli4d=FizKVPO0
!s85 0
vIOBUFDS_INTERMDISABLE
I6bP>29dVg]joTB4Pf4@i53
V>O2[mU3DAQA?dmQ]PRaA^1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 ^G[@S3om;Ra_k5?F2NP233
!s85 0
vIODELAY
ICIeLm>]bSLO>4LYg_]C2R0
VYQS2QW9QlFRCXJ9koCJV63
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y
!i10b 1
!s100 oV_i7<9PC8:aWNl4MUmXW2
!s85 0
vIODELAY2
IODk<[5`g3KnY_9]8m=>?l1
V4OWenGgPjmT3M4a2aoRT?1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
L0 58
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y2
!i10b 1
!s100 ;ek03gXbghFIW8he5ZL@92
!s85 0
vIODELAYE1
IT9BINi2WJ5FkQemmhd2hf2
V3a?gYCN8Q>]:dR1KCoJcC3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y@e1
!i10b 1
!s100 LAZW[O[E3MXoi`6;G`<2M3
!s85 0
viodlyctrl_npre_oserdese1_vlog
IK828TPTI?U@enB;e>T_if0
V2aj<oHmezfAT`JSHzfKDb1
R1
R2
R25
R26
L0 2270
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 WOAT]MHJ3j[5>lkbLh87k3
!s85 0
vIODRP2
IW<J>NaeOM7Ta^UWV72<OW3
V4a7hQ8o:D=bGg]d67P@bF1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2
!i10b 1
!s100 >5TdfobX6U>FBhlo;0WeY1
!s85 0
vIODRP2_MCB
I_5`7fU0T0IB^=S0[U^L`n0
VY^=2Ce5UhWlN9FMWb6D2F1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2_@m@c@b
!i10b 1
!s100 6jn<V_zWgm9GzAV6=5^zW2
!s85 0
vISERDES
Ih<e3EiBDMUHOAEeORHlC10
VBmWnPBEbl01[NYGM2KJ@:2
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s
!i10b 1
!s100 YX5FgI`E?VdgX:<Laoe9:0
!s85 0
vISERDES2
I:2HVal]j[S`Yf6c6NiAa90
Vh9h9z3zPY5`[lT4?NzAif2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s2
!i10b 1
!s100 11P9jYQQCCa_HnPb]WB122
!s85 0
vISERDES_NODELAY
I?i3VX[zAWU]M@LZR5chbA2
Vkj;N;J]8[N`3Q1iC]6K@12
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!i10b 1
!s100 006KbAj7dGIi2S7DCX@^=0
!s85 0
vISERDESE1
IC79VEa8b_j43HK]`;]8=63
V4BcoGQ^RRjiA2moz:jgGk3
R1
R2
R11
R12
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e1
!i10b 1
!s100 9j;9G`V5adMXjJbaK5zQ=2
!s85 0
vISERDESE2
I@Ab<Omaj]EeB`Xe>MAYIN1
VmY80YJG0=<BzYF47=WO^O2
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e2
!i10b 1
!s100 D`^K1=iO<7bQcNJPLBfRh2
!s85 0
vJTAG_SIM_SPARTAN3A
Ih0eTnRCaPQE4bZ8gKbCS]1
Vm;><DU7=Y=k`7zDH6K:Om2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 `oe74iYVd?oA87R=[YYIW3
!s85 0
vJTAG_SIM_SPARTAN6
IQ6a>e?QaYSjIOKi2PhM5g3
V5<AC9g0<=WRQ3JVf3afYU1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!i10b 1
!s100 7@dFPC7EkjWPO`IomLHYn0
!s85 0
vJTAG_SIM_VIRTEX4
IcF;B1kUQE8T@bEF]]A<4Z1
VVBffa[?GNfcfdm]gCV=Ii2
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!i10b 1
!s100 fS_j;nm[@Fii[2^5ZFW?i0
!s85 0
vJTAG_SIM_VIRTEX5
I05>1_bA`8gmFlBQ3baYff2
V>Ahj^:];ld2h3gRTfd3kM0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!i10b 1
!s100 c7LV79L]5nnFA9EGK69H83
!s85 0
vJTAG_SIM_VIRTEX6
Ic`CPJDe=ZBlGLfL]F_`5U1
Vh3>U7oEb0NPKUiGgXMcBl0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!i10b 1
!s100 FFLM0>2VD`=<VT5iZVFMW1
!s85 0
vJTAG_SIME2
In>9U6z>h_O1Ol3KI4;@6>2
V<b@ScII2NUW7XlRcN6DMK1
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m@e2
!i10b 1
!s100 LVgL9b[IJ7b5Y1TDbKoUV1
!s85 0
vJTAGPPC
IgOni]c@32cA]kz4k<H1nF0
VNV`BZ6fL<S3DiQ_B;>AZ^3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c
!i10b 1
!s100 ?XPmL2_z9fBP;90e_n7FF3
!s85 0
vJTAGPPC440
I1ZWFfH1X6h]SkZB]8=>B62
V1L6LohY=;0a>TIN04=0_Y2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c440
!i10b 1
!s100 @b9an_BJ1CdZUMZL]mUF`1
!s85 0
vKEEPER
IIE`5Z3Eok8T]I=G4kbFTW1
VNmZB69jT[:e433<zW_98A1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@e@p@e@r
!i10b 1
!s100 `kKj919NgW`ld05UcQ1Oc1
!s85 0
vKEY_CLEAR
IQb:eKiZNJi3[M`ldgRTZf1
VbTegX9MeIISbln_nbH69;0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@y_@c@l@e@a@r
!i10b 1
!s100 TPb;N?<iBKfNG1dWfc`L[1
!s85 0
vLD
Ia9YghG^1F<h:Un]VzjR7a3
V9AgL^5daLcOokznP7Lkid3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d
!i10b 1
!s100 GT79RSe6zI7Y=IFa`7Zm03
!s85 0
vLD_1
Ia`A;Kb^27fU@`0?acdmfL1
VIM9;HG7gA8o@U69GCTjMP1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LD_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d_1
!i10b 1
!s100 ]zS`AOeZSPJYa^?5IJnDz1
!s85 0
vLDC
Il09kCNmhZH9_L;@5CfILX0
VBSae78j3UTj5RLPClff^Q1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c
!i10b 1
!s100 BAGKgFN]=kB4oCo:d0jj:2
!s85 0
vLDC_1
IB:BCT<TD4ngD4FFbBaUdQ3
VBXM78iclnNI5i@7<]55^]1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c_1
!i10b 1
!s100 _1XzPUnh]l2[EELInP7ZD3
!s85 0
vLDCE
IC2>KB[zgo[E_oJ<PaQocH1
VjY[j;1JDJM0C6nk3`lEll1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e
!i10b 1
!s100 ZGm^A4Z_[BOcQ>_ekCW=C0
!s85 0
vLDCE_1
I5i=ITNEN?n3[neDB68aPK2
VRCa1FPfAR:_^6S4Jm55Ln2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e_1
!i10b 1
!s100 L_B^W_c9j`@l]_9WYPCc=0
!s85 0
vLDCP
IHe>7zP?h[EeRzJR^?dYzO1
VfSD5SE2am]Gj9K3B96GK^0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p
!i10b 1
!s100 bnzCA`cXTkj@_NAb[VMnm2
!s85 0
vLDCP_1
I7zeQ04I8jNN0DiN4JgK:W2
V@oFAKSKiICk74DoQJbS:C1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p_1
!i10b 1
!s100 Bga35cgNBR_T8Y[5YZXL=2
!s85 0
vLDCPE
IB0f;_1MnI[K[4Y<36:JXJ3
V4R<0AH3<PCgcL@171;2iF3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e
!i10b 1
!s100 in`bNPW5?Rhe58^MoFg;S2
!s85 0
vLDCPE_1
ICaR7?SO4GGTYRK^:4hQmK2
VkKeZZ_bljLU5YXSDWEf8H0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e_1
!i10b 1
!s100 HeIW@4kUBSSg2YR2YH;AU1
!s85 0
vLDE
I<Uo7k2L^GdSICADFLOnUD1
Vz^zb?S6JSAZ0oeL8^T2N23
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e
!i10b 1
!s100 2KL1j[:7R2aSknR7^JL=e0
!s85 0
vLDE_1
IN6[hOSLkOchGA3AeDZ34P2
VN:97z^zMN5LI^SB5fjoZX1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e_1
!i10b 1
!s100 VCZjm@FC<16=WRnY=ROYg0
!s85 0
vLDP
Ib:<9KaZS:fABL=_iak<ji2
VWB_jFdkV]JaI@7Q?XhnO23
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@p
!i10b 1
!s100 ED5UPo`kl<d`U]ch1=:jI2
!s85 0
vLDP_1
I`g>@OUdMh^@CRhPXz2<6[1
V@Vhe=0WBO_hLo>KN>AfKW2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p_1
!i10b 1
!s100 8VPF499P9lcfIki0[;T^53
!s85 0
vLDPE
IFbz=31K^<kJk^^7;@IzDi3
V`^hkg_PIbM196@k;`zjB]2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e
!i10b 1
!s100 9Zb_?WG8Mei^gj=HHPV5m1
!s85 0
vLDPE_1
IYXh4i[9iH>QcFgX>aLT8R3
VdAoF4cHMC[X`cFFEGF^[W2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e_1
!i10b 1
!s100 SXNmf[A2=a[iT@LTV^FVX1
!s85 0
vLUT1
IiI=]5]2[21WDVePTI0V[10
VBWXCcOM[Z[zV9HFgckNHP3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1
!i10b 1
!s100 ;3gFCVH?WOmA^W>DFT@I70
!s85 0
vLUT1_D
I2;CUkLGk@2m58YjL@j`lQ2
VHhdRL0YZbV8EUz37@L8ck1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@d
!i10b 1
!s100 ;;gVT9]43fo39]kJ5bbAO0
!s85 0
vLUT1_L
IU[KlmXaa[X=^;i8C[4zOQ2
V3o4E8i52O6[k0;bYTf6?33
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@l
!i10b 1
!s100 VK;?=0_FdjHF>Jo:1YdI]1
!s85 0
vLUT2
IbV>IcJ5CbzJ4JA[]fSLd;0
VWW902<Knd@M1NJX6D5HA72
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2
!i10b 1
!s100 QHIPRR_QH`=;cJIJdTc]Z2
!s85 0
vLUT2_D
IZPTWecjC]C36hNX5QSHX;1
Vhe5:PTk0]R_;i]1=oOlLR3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@d
!i10b 1
!s100 UGbV1aJhmlz;b3_<OW<NW0
!s85 0
vLUT2_L
IhC^N2Q<dGe5:nc:CRGmLC1
V7HZ2hm1;5M;h_@JTz5>QB0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@l
!i10b 1
!s100 :?`iMF`LGQ^B7c<YM7^7T3
!s85 0
vLUT3
I:@^OzFRO^^Dm50BDd<1`;2
Vj^>31=FfaUG:90mDl3>7d3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3
!i10b 1
!s100 J`XVhaPE@T[V1YkhC<9UM2
!s85 0
vLUT3_D
I_UE6XTZbQ5i_b89nRMmbD1
VeU4H[f@J_Je[Pg:m:=Ikh3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@d
!i10b 1
!s100 MH;nh=R19cBOE6@3DNab23
!s85 0
vLUT3_L
IhnFmiHie<aU<4Ui5Le8Xg3
VB;8LmlKz@g;L1zUhBinlD1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@l
!i10b 1
!s100 _E0^n9mnGNUCLX23XV^=B2
!s85 0
vLUT4
IeZ_]6bf0B[_h_GF1g]olf2
V2BMf>7:4mfiiUkBc[Eg_B0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4
!i10b 1
!s100 W=W=Sg6;[B0]=4PFMN:1X2
!s85 0
vLUT4_D
I;3=lTEh[E_]<GB7CMAI3b2
VbjIBeg<0AK6=gFI<3C1P^1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@d
!i10b 1
!s100 C_d?b2Y4Yo<W;L^02CV[`2
!s85 0
vLUT4_L
I4nK5E=mo7PM9EBhIfLE`12
VJO1IbI``ZI<igC>I04Xlk1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@l
!i10b 1
!s100 @]`l2=C`XVo8MJDn7m[z:0
!s85 0
vLUT5
I`bf=H2_bf^<ZVg?h3f[Nf0
VCT4G6GH900B;Moz:mM=;J1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5
!i10b 1
!s100 mgC^YEm:<@bOMomGQNZZZ2
!s85 0
vLUT5_D
Im<Bj63nR2BYFjEaY8QA@]3
VC=34U@^jEYLcg84M:;;HP3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@d
!i10b 1
!s100 XMNmVhMCWWe2RkYAK_c@Z0
!s85 0
vLUT5_L
IZT<S_4WnjjVl71;c4>j3=0
VZFLH`bR=elkiCe5dU^2YD3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@l
!i10b 1
!s100 jeCm2cDo[g3=R<>02YMGj1
!s85 0
vLUT6
I3bi>G^VlUI=fZShT7;kY>0
ViH54fSDYli8^iVMR71_mB0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6
!i10b 1
!s100 H`fMbJcB0K3aIjifX`?M:2
!s85 0
vLUT6_2
Ib<FNl@TLf3lU557_Xk7IR3
VZFYhC83XzfiQo0W_hS=`a0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_2
!i10b 1
!s100 E0XhXRQTizkPF6Z>9>jg=1
!s85 0
vLUT6_D
Iae==`j_H@n3Ch_okaI?AE1
VRm6a=ACaAIjUL6T>L8dH?0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@d
!i10b 1
!s100 >BGg7gg<KQ]^8KG7QjM981
!s85 0
vLUT6_L
IbPgzijQ]ke0LCg0N<MmM92
V;@n`1JNOF8JPDViO<oTEl0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@l
!i10b 1
!s100 ;b:TdI5i=0nn1Ee94U35Y0
!s85 0
vMCB
IAEOWe0dOf368nbR<>:0n10
VXn9jQ0_ZKUZc2TH2NZTVO0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MCB.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MCB.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@m@c@b
!i10b 1
!s100 zW:YlJbdH`fPz<?ZCSj`Q1
!s85 0
vMMCM_ADV
IL14WIE2>RW3@9of48iAPQ3
V7g@G^TgM4T1Bc?cRgOPSP1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
L0 101
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@a@d@v
!i10b 1
!s100 JFzVBhmgc`OjJ49<<EWYP1
!s85 0
vMMCM_BASE
IAG`5iPiiAkFEz9PJIV4a:3
Vbk8^1H3M9NnEHFljNfGa@1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@b@a@s@e
!i10b 1
!s100 eRkb`b>M?aDW]lzgJI2>21
!s85 0
vMMCME2_ADV
IjzK`mU;ffD5UG>ln2n<Bd0
VeQZh2M^VWSZdH4k>`HKIl1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
L0 118
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@a@d@v
!i10b 1
!s100 OIX6CoDLEWm2E]8<117S>2
!s85 0
vMMCME2_BASE
I9Y2LIQIbi^b4PUNYVhnYk2
VU^AY]G>W`DI]C=^X0@3IF1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@b@a@s@e
!i10b 1
!s100 Y17U`elJIhaDI;8Yo6?R`1
!s85 0
vMULT18X18
IYU2_k:JW8JoJ2U57k8VmL3
VQXJMaBF3TJ:A5V4cHzFKV0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18
!i10b 1
!s100 aI6RX9:J3QRKYSDWTO68k0
!s85 0
vMULT18X18S
IkaNIg_ONmLcXm7n[4`LOb0
V`[N=3HAni9h^oKMFN<ZIJ2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s
!i10b 1
!s100 ^DH]2W8la`K;?`TXBI:E?3
!s85 0
vMULT18X18SIO
IiNh8Ld3W`GOhGnKR;RH2g2
VJCKn`_N<P_XA^C1?XR01?3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s@i@o
!i10b 1
!s100 HO?]n6oHAbgAR8M5EhG:_3
!s85 0
vMULT_AND
I?S<Jm>8Q?=@^gRWQ0lAFT3
VaHlJhF9@LnddnfJTEzB_W2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t_@a@n@d
!i10b 1
!s100 Nea;VEnPfPE91OL;9H_8;0
!s85 0
vMUXCY
ISWL=M3OZnX2a2=PQVac2I0
V:>CRA@0^ie;bFWVZDFRj@0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y
!i10b 1
!s100 ZfEWW@19CNOBFJ:>MKYYY0
!s85 0
vMUXCY_D
Ik9A9NShBGN9_9k_RC0;030
V=bi>2;Z@jAdg9R6T`C9_C2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@d
!i10b 1
!s100 L5eiHNnEZcMP<JY;29HRz2
!s85 0
vMUXCY_L
I9c:2mcc;O?cY:;=R_bUS>1
VoTB29Y;Z]XG4=TQTT6FbC2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@l
!i10b 1
!s100 T8fJ<OYo0GeY^5S`EzV;z1
!s85 0
vMUXF5
IF]jXelzn=fUQ?mkf2LRVj1
VbLQ=G:jdh]:mLFe;IazlK2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5
!i10b 1
!s100 @DBBVT3ULVk=J^n>elC5]0
!s85 0
vMUXF5_D
I?k3@aAB`[m3Bi814UlRWL3
Vcn<`Z6L_kQ`k76>PcY2g70
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@d
!i10b 1
!s100 YZCV9@<fcfiKAohCMjVaG1
!s85 0
vMUXF5_L
IUZ>XMT15oW_W;MV_Q?bm:0
VYzf4@oFk4mMfA5<jNzl7j0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@l
!i10b 1
!s100 E=LfmRkNFze]^infj_FzG2
!s85 0
vMUXF6
IYTKMIJ3`a2^bYja1n@LHZ0
VETB3Xf1e:2aCL97f_XLkK3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6
!i10b 1
!s100 L^7l;1``1DT`PObeS4]Ne0
!s85 0
vMUXF6_D
IYgUQ3If[2zjmXiNYEmTMB2
VOTMo:Bjj4HM^@KmA@IOgh3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@d
!i10b 1
!s100 ;Z<FTDIT^eV^5GUdV`Izc1
!s85 0
vMUXF6_L
If9l_oA5a:N92l2c3m3`8n3
VSO:lXdg^5hoc:3P5zK]8C3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@l
!i10b 1
!s100 e^^ocYS4of@bJbi1k3N;c2
!s85 0
vMUXF7
I@9h0gmScKHRHYPc`ji::L2
VY`d@9nLeE?W<HgfEAb`aj1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7
!i10b 1
!s100 :lYf[IVU=4^4kNk5NbHaE3
!s85 0
vMUXF7_D
IdC7@zUNGMYn2GXDJ>eTaJ3
VVeZ=9Fko^kDV;Q:Nb>W1H2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@d
!i10b 1
!s100 11H6gEB0V=93VPe:[Wf;91
!s85 0
vMUXF7_L
Ib6G6hX]`_`WN10UF98eA?1
V8G9c<Zel65W_G]RmAO4h:0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@l
!i10b 1
!s100 `mj[AKXH3>bN=g8DYo_;@3
!s85 0
vMUXF8
ISAM^REeO13MZVEAYA0b<[2
VMzmSZ_DBNP;L7HKFUao^E3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8
!i10b 1
!s100 m65YC70A1RbJ1[RjUiObS3
!s85 0
vMUXF8_D
IKiQ0Nk:hK3j]`d=UbC`dj2
VTAX86]_T2;GLCP[=_c1`?3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@d
!i10b 1
!s100 R>G:7L77cPN8V>dUd1ZL^3
!s85 0
vMUXF8_L
Im[i5fPJ11QgNUIoKQJCT`2
VI^S;Qge5f2hNV1EifTSnj1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@l
!i10b 1
!s100 T2Pl[djYiCM:zijK>BMNb1
!s85 0
vNAND2
Ieh>5`^29RAa8`o`3NH?9U1
VQ74Pc7AMbLkz^SXW4H0Bo0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2
!i10b 1
!s100 @9<kNg>6N]k[l9:88i;<_1
!s85 0
vNAND2B1
Ion3T]>9:2L1QDL^dIeF730
VP@fP0JO2MH_XdAYXoo`Z?3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b1
!i10b 1
!s100 SiaQ?jOl[nkXlO8Qf?R;T2
!s85 0
vNAND2B2
Ia=?zdl9hKTL7Ih3iP3z3I1
VX`<H6jW;>>7G1JdcInn4U3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b2
!i10b 1
!s100 E?L7DAiCa>:LdLT1lEXQS3
!s85 0
vNAND3
IU5[Qm1J<?iKnAoGgeJa?i0
VXnLc^LHDM:6aeVI`ZPP]d1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3
!i10b 1
!s100 O>[D65S4?kB3K>Dh6PMF;1
!s85 0
vNAND3B1
I1;EF6DCNeVozo9J]]3FWN3
VmPNB4S2=P4SlK]I`YcKZ=2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b1
!i10b 1
!s100 T:l9d;5BFddaObDgS1dAU0
!s85 0
vNAND3B2
IXSjU_MXk@VJne5YnKidLX3
V_Zz`TJImzH_P02]D[9fUM0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b2
!i10b 1
!s100 b7OKf7FP<nBo5@k^o7YDY1
!s85 0
vNAND3B3
IC_A9bk[6>UZD6]G3]lZQ=3
V:0<S[K62X<7Z>95MH5I0@1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b3
!i10b 1
!s100 H>5IV6aM7hJ^cEoFekgEm2
!s85 0
vNAND4
Ij^KnDbS9MceXSh^Glh=m30
V[f3X=AAl3G_9<ho7k^n_K0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4
!i10b 1
!s100 91BWMzTL=>Qm8aWkl8Yk<2
!s85 0
vNAND4B1
I7QH7oU;M_Mf]GgU=S8aUO3
VYmX3Z3DK3jOXJf[_DRQP60
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b1
!i10b 1
!s100 KFZ]QX2OC:?Zz2U_Ramno2
!s85 0
vNAND4B2
I7UiC=2JBF78JFOTUAU]P;1
V;126hz_Q4Wb^8enLOf6b?1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b2
!i10b 1
!s100 oo>Kk;AdU<05ZdLlI498A3
!s85 0
vNAND4B3
Il8GcC5ACEI>BWJJ`z@HSk3
VzQZfDkYAi^Ja29EDa=nQf1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b3
!i10b 1
!s100 goG1b1WW:RLQ^nm<he`X_2
!s85 0
vNAND4B4
I0Bo4P=2JV^gaDj>3lZ_1U3
V7XiWB_I;EDYMKlFL8lIG=3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b4
!i10b 1
!s100 L`zWYiOX582a^TK5EZDK90
!s85 0
vNAND5
IiZ0RhZL>jQhgTOmQez`Ve2
V8NXZb8D[OkGi[mmL400>Q0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5
!i10b 1
!s100 V3z?l;UbXWVO8]kQ43JOT1
!s85 0
vNAND5B1
IkUUJm7a<:`<QR5EhEbc0=3
VQ>EFQ3JR=lEXCP[@[[5S13
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b1
!i10b 1
!s100 ON>j`[c<DB70]gRCazaCO3
!s85 0
vNAND5B2
IaUDe03fjf7eV7>MR>^OkX0
VUSafmL0>7NFQGEY`X:RkC0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b2
!i10b 1
!s100 hQefRFQS8TE_i_S42eMU^1
!s85 0
vNAND5B3
I<nW0UmDcb[_DA;YD=QZlW0
V1f7PTT74P8RN]k6Q9CPze1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b3
!i10b 1
!s100 ]?a`H?K3_gSPdmje4Dh1G3
!s85 0
vNAND5B4
IE7DD^___M845LYn`J6[c92
V3n0@l5]eU7kQ2Z:mOH<Nb1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b4
!i10b 1
!s100 lCNUCIOLTl^VJZRZ9=HHa3
!s85 0
vNAND5B5
IoJcfn^VXcHf@zFzDbHEo73
VbZblUScZJ0Wzf478QM9@82
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b5
!i10b 1
!s100 ?jok8K^5hK]S2OSIb2<eh3
!s85 0
vNOR2
Ib_MM>eiFek6aZL[bX?V<n3
V7DSfZ>;>b:J?Fk_FjzM=m1
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r2
!i10b 1
!s100 >J>^^9aMdC7EDozL52G:k3
!s85 0
vNOR2B1
IeK0g8@MH?imdEh`9TG:E72
Vgia3>Fj]7<fk562Vl?C=j0
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b1
!i10b 1
!s100 G2aW5Q`Xc89gQCKRb1Hg21
!s85 0
vNOR2B2
I[Q5JERDV:gg=>MeWHSl>l0
VCd8i1j3KZIjf^EG1T=YH51
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b2
!i10b 1
!s100 LX9U1Q5JdiUdWhIjXMD^W2
!s85 0
vNOR3
INSNUJ0C6C3FjWjn@cD@lF0
VS5JD1PC7C95=;ncSWV?@62
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r3
!i10b 1
!s100 RZj45Aj>7X;Hg<VVU@1C41
!s85 0
vNOR3B1
IGhj8k5X7=5^RcTFM]b[Ye2
VzhBWif3[fg2ZAJ1QXlBZ21
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b1
!i10b 1
!s100 @N?YBkbLYSS=6:S?lemXR1
!s85 0
vNOR3B2
IYO<bia4je8m82j3f63QCP1
Vc[PG_C7Fc@l8<5`9MSK_40
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b2
!i10b 1
!s100 23Wk8jBcLQ;J=I5oCdU]V1
!s85 0
vNOR3B3
IY1zoAE];hbIQ1S3JRd^>R0
V5P9V0l?SinAA[6DEg<>T[3
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b3
!i10b 1
!s100 n>ogXG<XeT[jl3V`J0IU]1
!s85 0
vNOR4
Id:?43XD^U@gLd1d]^gCPz1
VT3g;RV_[kYEndoeRi9D>d2
R1
R37
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r4
!i10b 1
!s100 `X4Ck=OOYK^R>Aa5^;eDI1
!s85 0
vNOR4B1
ITQ@dAX7iL07Z6zG9G0z4j3
VSnZD[g^>[Mc=8[ClMFW[m2
R1
Z38 w1370717310
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b1
!i10b 1
!s100 e0Sm[N3[Mb_bO[OQaO[;h2
!s85 0
vNOR4B2
ISENM3F31fHOBU0Uc7RcHA0
VCU>W;KTQS2i6WbYV:hO4d0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b2
!i10b 1
!s100 MbMiDB_X6<7T5<gE:O4e>1
!s85 0
vNOR4B3
IKQ>:G4EnR0KKiDj`b38kf0
VNeFK?ooFOgP?f?P71lU@U1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b3
!i10b 1
!s100 ;R[l^VAE3cn@aFe@>K8LS0
!s85 0
vNOR4B4
IFNE8ekoAR56EQ0I`4o;S@2
V3`28RUL0zVJ0MUcZ^:Bc[2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b4
!i10b 1
!s100 >U>kAkBKnC0O]k4W03z0>3
!s85 0
vNOR5
I=FJKTS88_iNo;bn?QCmCO3
V>>RKbRAYbGDAhF^dTToFM1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r5
!i10b 1
!s100 H7Cckg^Wz0WBEJL@>dTH73
!s85 0
vNOR5B1
IUN1z4WgFRVl^5Z^i`4J?h2
V=1oZ9G423KeT6Qm^jMLO53
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b1
!i10b 1
!s100 2zIig@:<=anL3clgOjMb`1
!s85 0
vNOR5B2
I_l=bH^KWL]4SoPSiC[Q3i1
VFJh809XcN1:f@o2Yj5Q4?2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b2
!i10b 1
!s100 L^XQGegQDYZZGaU=G3BcJ0
!s85 0
vNOR5B3
I;IDdB7FDGdbz>g2JXTR=z1
VCzzY>E3C<iY43O<HN`Y6`3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b3
!i10b 1
!s100 NECI06QNbJETiK9f]^Smd0
!s85 0
vNOR5B4
I^<j<JTgfizg=9lCN?_2WP3
Vo=C1?E<P]@9ZgAK0en`@Y3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b4
!i10b 1
!s100 nz3n:X:hLn]APh`YK:Ek00
!s85 0
vNOR5B5
I;d;LOScoVF^>^8jb`oK>h2
VDPLA8ocViPHoLhANORzeB3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b5
!i10b 1
!s100 cmMS=X]i8O>4`FKEQB2GX1
!s85 0
vOBUF
IZAU^bb@hMTU[jj4XBk7am0
VjI`E<U2Om;iRg>n9LRa>X0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f
!i10b 1
!s100 Rk;jm1T3RE2DRZfXT^1X:2
!s85 0
vOBUF_AGP
Ig2ZM_do5Sbz;HVCd01@e82
VPkNGOTP]ML`Q^83TCNjjk1
R1
Z39 w1370717312
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@a@g@p
!i10b 1
!s100 z?8:Xa@RN0:VB;>hId02F3
!s85 0
vOBUF_CTT
I;fYXlAjifASU7[1zihe`11
VPAGKIHzdBEE[PSQc^;=^a2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@c@t@t
!i10b 1
!s100 CR]^65o[lME@UoEhjIDK73
!s85 0
vOBUF_F_12
IaJC675EKWA2cKXzQSJQ;D3
VzLPA=U?]Oh4R2c<0oPGJS1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_12
!i10b 1
!s100 Bf55QD=dMPaz<S:oO=ERG2
!s85 0
vOBUF_F_16
Iz[>[>K=AVko`Qb8XGI;711
VgLlYRGYh1CT>n3]_0benD2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_16
!i10b 1
!s100 Q>j0OGcjOGibW]_W_HY`c2
!s85 0
vOBUF_F_2
IVEfdI;4^ceS0UEY;OEadV3
V0jZRGHQng4Z=;lV2XoLD=3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_2
!i10b 1
!s100 7PEaKI2Ez3m;;EA[=eFQ`1
!s85 0
vOBUF_F_24
IlZVb8deNM]HEGFE1cY1]=0
VTMUX2LM;?DQl5ezag9Z`c1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_24
!i10b 1
!s100 fKjl8b?e0j_E:VUkUX4Mz3
!s85 0
vOBUF_F_4
I[eNSjQ=YQ79VkQlEOC>6<0
Vld^Rb`O3igcQUm9?]`7nA1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_4
!i10b 1
!s100 m0PbBUV^cD3CgOM``KXPV3
!s85 0
vOBUF_F_6
I1iXeMZj^am7eBLCa3KBnf0
V5Z1fM6lG6;J4<>b0za5DQ3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_6
!i10b 1
!s100 B2OkikKaU?cm`_adiNnH]3
!s85 0
vOBUF_F_8
IG7SXk=E3Ll^;O<L@8__j[1
VKG@T1D@jfi8<@9>Y0ooLF1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_8
!i10b 1
!s100 jXa]i=XE7RB6NegINHEdE1
!s85 0
vOBUF_GTL
I0gRidKD01OTzo[VJ@fTD@2
VIm9Q?BSNJ=HPGc7;OKmnb3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l
!i10b 1
!s100 dbID48^TG>cnS:]S::XKm0
!s85 0
vOBUF_GTL_DCI
I]<EMWLkTeONfCYR4GL:7H1
VXg8Vm`RXJflEQn>V_ELII0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 b:b7>n=[ekWV[F@Y>OE4K0
!s85 0
vOBUF_GTLP
IZR1<GAd<g4^WkiKBYTFHD1
VlZPDTmEJCgSf?3F<JR5<j1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p
!i10b 1
!s100 [3VhiG=hc0MClhzRF7oXD3
!s85 0
vOBUF_GTLP_DCI
IF0KjM;nKlE3YIAKTY930X0
V1fhdm?GH05Ao4ECV=l^;<0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 l@P6b08<E<ldUXg>knUl_2
!s85 0
vOBUF_HSTL_I
I7m8?Zn0[lflgJgz;JhAH=2
V]ldg>D@C0e07P;WLaA@9P0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 N?PzkH5_>>bkh1NKcf>O53
!s85 0
vOBUF_HSTL_I_18
IeM?6;a6U003:S@6UkiH0`0
VL8H5k1ohV4UCgS0PcRD<L1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 i4[Y@]f9bgLinjeU=_;f_1
!s85 0
vOBUF_HSTL_I_DCI
IC7QVLYz`Q9=cA4YP_l>gO2
V;T`Vif9I[B_h`1RN^OB1W3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 KJ4OH1T586Hk;6Dgl^9U:1
!s85 0
vOBUF_HSTL_I_DCI_18
IL:b[VVD_joa8lKMoMdG`c3
VFhnL;:Nf8`]cHnc6^2>1L2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 ]:c;48:m`YYaQ@Bl^IIZn0
!s85 0
vOBUF_HSTL_II
IkEbHVBno08dMPehOndbLH1
Vc8f?d5GmAjmemo]kc3[ee2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 0?S36C3KFdl8>c]TJcn9a3
!s85 0
vOBUF_HSTL_II_18
I:0oY38QSPeFhGD>bo9`aY2
Vk;4250PYh;[HoI2G<5lE[0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 3Q3d_aG1[<QCeK3ANZ;BO0
!s85 0
vOBUF_HSTL_II_DCI
IQEfADeEB5gNYG:MPj^BY>1
VRPz3fQoP<>FdSXN[FeQ9I2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 c>mXJ=FQZ6_<lNJNjeZZo1
!s85 0
vOBUF_HSTL_II_DCI_18
IFCmLeMfW5YL?KOJG9T0cT2
VB[hQ9JWCZ4f1CCzbB>>FE3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 gmToUoZhF<iJU>3G7?;`g1
!s85 0
vOBUF_HSTL_III
ICE2=fFPi_BW0EE86aIUdD3
V:D3>1Cf<_kK09;zIX_n9n0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 l7S`c@:Vi2JlB>hmzX:TU1
!s85 0
vOBUF_HSTL_III_18
IFei8gfD@bI8iQJZW;^kjX2
VTXAiW`Y^21P63EZSMP1MS2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 6dGK9@zD:e>nK>9R84LFG2
!s85 0
vOBUF_HSTL_III_DCI
I^ncSH=:?O^;Ei8Z:`:0`z0
VAC5T<NE8>W@GRNYERY@hS2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 0l;15[@C?JK?UGdViXF1h3
!s85 0
vOBUF_HSTL_III_DCI_18
IA=7:UecXjWJ<F^32Q[bFN1
V4TMn9Lz1h^>UoH:WWC=9n1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 7@OEzkUWeO5`oCanX1IP60
!s85 0
vOBUF_HSTL_IV
I>Z=i54De]Hol2alEO^DB71
Vd7D2;=cOmmT8>3X]VnNNg0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 032@`U9AaDEoSz21dVWKK2
!s85 0
vOBUF_HSTL_IV_18
ITDch]kgPVA553o:6jMJkk1
V]<FKBVeB:d>9Q=2[l4f8<2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 c@JI[M7;i4m5L3i3J5XmP1
!s85 0
vOBUF_HSTL_IV_DCI
IzBBKiIFd9@=o[OWIm69j00
Ve6OJClfcoOeEgFQOOST3m0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 WdbK=_KXUJh`A<Na_ozU31
!s85 0
vOBUF_HSTL_IV_DCI_18
I6KI@3T82NGcl`30SM3AYi1
V`IUjE>]ac998=?CfB2GB41
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 nH@H1IA1G]4hzf3=AhZ@f2
!s85 0
vOBUF_LVCMOS12
Ic9R1kVY>K6?>N4VnHmmel1
V?Ef2ER3X6PWAESM`6KlVc0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 Da5^JiC_6m@>k<dnMB4R@3
!s85 0
vOBUF_LVCMOS12_F_2
IWmSQzmR8<2V^LJ5TUXEc32
ViPc_[d9N<[aY>nMmCdPMh0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 l2M;0D3TSEHR>m2`0RNO50
!s85 0
vOBUF_LVCMOS12_F_4
IkoNd2jo<?]4KmR_Y@8b2n3
V[En@0:D4DZiEZJSim=2K:2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 Dc:c?b1DjR[ZC9;XWJ4`K3
!s85 0
vOBUF_LVCMOS12_F_6
I<bJGH=o2RNU9FK_]<akH?2
V[jcLjM<Y[6dj[2eQSgG7_3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 oMPe4j84j?_J8Z;jeNPbR3
!s85 0
vOBUF_LVCMOS12_F_8
INd4aaZbkg>X[JYF=]AJfL0
V=39Um^6CWBCm<Y2X6>2L?3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 ADLVmc[]TCJc;KOD8:kOY1
!s85 0
vOBUF_LVCMOS12_S_2
ITzQWa?GegRQWD_VPa3JmU0
V3ENNN]alBd1RLl<c>KKQ_3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 <`2DW;Xj0I7M8:j3N>5980
!s85 0
vOBUF_LVCMOS12_S_4
IeX1F;GMDEDaJQHNkLf9Un0
V:kzW=E3G?iKYPf303@`:32
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 7mMCYd18BIEGgJ>AH4f]E1
!s85 0
vOBUF_LVCMOS12_S_6
I:@NRd8nRWP2jMPc6OUGzM2
VZH2LQ23=0KDZIaNz<d5bY1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 NA]d[60QgU_f@=g>;gHXS2
!s85 0
vOBUF_LVCMOS12_S_8
IoU6m>4XH[:5>O]?8K<;DQ2
V6f2M@8GeCiBm=EiWeQ;[`0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 cN]O3R2YK=J[k8bN<LJ^n2
!s85 0
vOBUF_LVCMOS15
IoQ5R5UBETXcA0Uc3SDClb2
VOLB^Ei@`nfT16YR1@5j=:2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 2M3362L4Pb[>JE=OElVOd1
!s85 0
vOBUF_LVCMOS15_F_12
I^;[O<:`bTRoU3U419QF5f0
VZ;fB=<fYYEJHYWDTFlF]A1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 fz>o]93FZGT=jIcjNzNhQ0
!s85 0
vOBUF_LVCMOS15_F_16
IC;OMLdUIX93TfgHOl3<X01
VlTd24?eLHX`MAk8L3l62S2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 2CGen98j_CF0OzlbLza=`3
!s85 0
vOBUF_LVCMOS15_F_2
I[h?n__dNOhGiTJlAEd8X90
ViWL9jI6j?5To9>P[2=AeA3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 W?RbOm43AJb7>:RG87<Z93
!s85 0
vOBUF_LVCMOS15_F_4
I1AmLH2mbG0U`@K9F4jb@`1
VF`mGzY`iOcb2EG?I[W:LX2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 Fno4[_3FYb@b?j8APW1@h2
!s85 0
vOBUF_LVCMOS15_F_6
IE8=MHiU<nJaOTb7zmkhCC0
V19?do9Pzk?877hmPfAzdE1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 3dWh@[S>1PWNEJl35ZKWK2
!s85 0
vOBUF_LVCMOS15_F_8
I^GOGenz@zM2dD5D3Qe5D<2
VEZROODhMQEaANoV<ca_CG2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 WJNYCC3;jG9<dH4EWNoOd0
!s85 0
vOBUF_LVCMOS15_S_12
I3zT2z8DAGn6NEBF78MgLL0
VCe6Db^lBaGAV6Tddo99SX0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 @lHkhd>TdlO>kI@z;JQlK1
!s85 0
vOBUF_LVCMOS15_S_16
I48Nb;fdA;fVz`90eO8:6:0
V0RoXHPK?Q]OJD[k7IW0dg1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 e[_=0TjF3AGT=M9Uccib`2
!s85 0
vOBUF_LVCMOS15_S_2
In<UOzDQ`bag7a;G^1=idb0
V?]HV117TkH28;3LaVKd]S3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 0Q@DhC1dGzeCL5@L:PhB60
!s85 0
vOBUF_LVCMOS15_S_4
I;4YJ<W:l389JT;Y?@nnCf1
VKbB]8b;6678a[:dl9TJI?1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 =U46Vz5X;65H:obDk:Oeg0
!s85 0
vOBUF_LVCMOS15_S_6
IDK:X;jgCE9IO[D>^4VW242
V>7I6Fa4z8K4GZVfY]7nd<1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 b7_a^LO<466BOZTY:VIQz3
!s85 0
vOBUF_LVCMOS15_S_8
IAc>?37kZNI;FnRiIkbVnj3
V??g==0KmeZ=AJTSPZngDF3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 gTeLTAil21A5M;JO?Qaj:2
!s85 0
vOBUF_LVCMOS18
I6U:i5m<fm2KJ`9zK8n:L92
VGf1[^12c9e<K[5hDQQBRQ2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 Oh3RJE3e0kVX`UB:D@Jeh0
!s85 0
vOBUF_LVCMOS18_F_12
IPO=U_hLFi31N9RlFaBzL<0
V9N<aI@c0GaVcdo=iEEh2K3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 OSNEQW2HWB8_0]gCf3f[o2
!s85 0
vOBUF_LVCMOS18_F_16
IQfa7=_9O@WRmV6TgBag2c0
V2JJhjkiTi7[Kf[2NPH?6a3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 nBJLbA]FKU[cgTlRdcW<i2
!s85 0
vOBUF_LVCMOS18_F_2
IR9K>k=oI9TI?Ok@WKXLPG2
VMgjC:F6i;c6_C<lConXzc3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 NNDNf_V[1e_iSHC37W8o20
!s85 0
vOBUF_LVCMOS18_F_4
Im>hlLQPYl?ehBSYACbEFQ0
VXL?;P:1YRXN2nhYzXhZEh2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 0JSMzhj4]fS@nFHe6^M`k2
!s85 0
vOBUF_LVCMOS18_F_6
I;d1^U:?:SFPOd:0O4_Jkn0
V4KU;A]WmdAC15R@4efR6K0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 =lk[C>RG]Ym9PDW?ZekIU2
!s85 0
vOBUF_LVCMOS18_F_8
IJRnKan=90DkR111l=mPN=2
V9Sh=?c3b[L2KUU:J8EN1Q3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 c?W[gDAI;0gQg2ID=Fj4H1
!s85 0
vOBUF_LVCMOS18_S_12
IkR`Gk8zbRnh46[ijf?c=Y1
Vd;eiJOmIRj<h^oV4HU0SW2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 d]=B7>1_B2?TLSg^_zf=i1
!s85 0
vOBUF_LVCMOS18_S_16
I@Z=QCb6IE5YPBZjFBhHlP2
VkkA]jWD`^=l]i8V>U2Ug@0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 oQY`_f;1N35Yz=UM[D=^G3
!s85 0
vOBUF_LVCMOS18_S_2
I7ZBK>ke_EMi^B<Jj?>2Bn3
VUaz=ibL1TGBH8zA_o[EgY1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 IGb``dVO`_<YW`OE`=gjf2
!s85 0
vOBUF_LVCMOS18_S_4
I6ILZEF]Tz0Ud=bAkWfLi32
VW4IXJlN=:a?[@a84H;Y_F3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 PeHRQX8N0jQobHNl_`YZh3
!s85 0
vOBUF_LVCMOS18_S_6
IM9LJZ5CmPBQcj3Z^9baAN0
V6fgPfdCKzQz[Bg=^7Y:TR0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 >P:IO]iiPAC?T9GlN6Vmn1
!s85 0
vOBUF_LVCMOS18_S_8
IJlBQ3lQNohankA_NlK^HM0
VdmGT2:7443=eLOREhaFka0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 F4S_JWkzNaCG2jQ]OFNjB2
!s85 0
vOBUF_LVCMOS2
I6CKh<UN6bN>X:c?hDR5UT0
VSIikHniX:2?CCOCm7[:7>3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 5ANbieGM=1R4[VM9WP2;V2
!s85 0
vOBUF_LVCMOS25
IedllaJS82Qe=?QJNj`@HS1
V<9df;d>Wz:?5KPP@S64Y;3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 4FKS42kI5>ebC3@P2PCm]3
!s85 0
vOBUF_LVCMOS25_F_12
I;lOzgnWjPf2L;XQ>XJ4Y52
V6P;UVR`3^mT]2nz<jCSTP0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 DTdom[EW@TkFC4hfNFY^c2
!s85 0
vOBUF_LVCMOS25_F_16
IQJ6eodON`7dNKMi:RV7Cz3
VzGX<30i?>KKgSLacLQ4Yd2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 >BB7_13neFJ54A[fFNcAM0
!s85 0
vOBUF_LVCMOS25_F_2
IRzai=Wm>^N5b6P>KIN^l92
Vg=7B_S73U01n6[fSo4PUX1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 FX`6nSNMjXVDWIOTeXhTF2
!s85 0
vOBUF_LVCMOS25_F_24
IX3aS:=XABzFJ=a[<z4=Ha3
VEm;8oi]FT7KKLk]0]<;4[3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 A`hZJA`Lbg4Kgjbel8b:72
!s85 0
vOBUF_LVCMOS25_F_4
IADczAe3GG@6a0Z1@k@9<>0
V4Ke9^MKbzLA7^LJle`geD3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 ^BLI]cPMc@4iHc;gI?lHS2
!s85 0
vOBUF_LVCMOS25_F_6
IdG?ZIdneO0=hbbAXnaab90
VNf9lCO4g`XLa734bSmjPW3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 Kac3o<K3YeRD7JCHG^30V2
!s85 0
vOBUF_LVCMOS25_F_8
I^Z5C]==hd8X4MBci:R7Cz0
VO?@<e8DhF`1F0G_AA[=CY0
R1
Z40 w1370717313
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 :[EJRZFk2G>mhXd_I[nIh2
!s85 0
vOBUF_LVCMOS25_S_12
IeSI6C;^_^IkjngP8fK`IJ3
VEgCFHmDNdc7a[gnniDzN`1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 1o1DmH4=Y<Z>5f]35=lNQ0
!s85 0
vOBUF_LVCMOS25_S_16
IdD2koJ2Mob8glfBmg@Bne3
VJ4JhL^]M[2RaCme9j82_[1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 z8DJVIFYM4oQggV89?R0A1
!s85 0
vOBUF_LVCMOS25_S_2
IJRnzTjQb<8zmobJJJ==ZF3
Vk?W7`NMb]dIlU@3G09?R91
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 GVEDnWkGYkll8mdNUIKAF1
!s85 0
vOBUF_LVCMOS25_S_24
IK7zOF5EXKlJ;aB72ee`Yk0
V9JZ>MohWG^oBaJiGP]Dao2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 SY:<FnMf7<ScO12CWKSD13
!s85 0
vOBUF_LVCMOS25_S_4
I@]PaOaVj;mH7lNh1=ioFH1
VZ[cD7h^_DJG5om2Qzg09g2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 SL>11NjZl1ZUO;DEQbTV<2
!s85 0
vOBUF_LVCMOS25_S_6
IBBoiS[=ff3F@O<3Mb?B:V1
Vf9YK3ZjciLO4KKi;>ISh]3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 jo=dlH@FUe7?gRh9_S`5H0
!s85 0
vOBUF_LVCMOS25_S_8
I;GX^JHW7WLmiTWljlE]G_0
VN:H8ihceC7Y;X_?fB>UhV2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 P;zXdaNfWTcz<Q;4Db6hF1
!s85 0
vOBUF_LVCMOS33
I1Nc36iAE^_jD9A;X[jkc_0
VhVlOW4]:c7=<=nna50_cZ0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 jN@60InK4Lc;=7odFH0ad0
!s85 0
vOBUF_LVCMOS33_F_12
I`?4za04<TFA<K33]b<0Z80
VXQLP3URIHDbbTY=PiLVDO0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 jQglEz[inVMcPdb1J>cE>2
!s85 0
vOBUF_LVCMOS33_F_16
IX3XU5ATlR[65XdXM=0;D]1
VkjZUjM@YOZ1C]Lj[3B_>W1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 1Y<[JX;?T75oefoe_eGiX0
!s85 0
vOBUF_LVCMOS33_F_2
I3Bo1kjgLSTY4_J3GUgD8b2
VZee0WoV;agmnT`D4jf:hc2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 f;a95^a>GFP^6GhMXXka;2
!s85 0
vOBUF_LVCMOS33_F_24
I?kP8I0S@FR5LdE6@BZJdf3
VghXn?M71ZaRD0mHhQcO@J0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 VFG<=i>09YYzUM<T8M8`X3
!s85 0
vOBUF_LVCMOS33_F_4
I1]oXgJ_<A=;3a6Y@:k3;D2
V@Om<Uih2L_Va6c>7ViQ[X0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 [lCPmhI7d^`_l^gK^jQQA2
!s85 0
vOBUF_LVCMOS33_F_6
IH9Id85g_W?SWBePB3`[H12
VlXQA[TBi5FGOMjMY>4j5W2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 bb3M`k?S_:UIMAboCE[Qa2
!s85 0
vOBUF_LVCMOS33_F_8
IaeI92Q?f4EJ<T]_TF1GmP1
V55LjNGN7^SZT:En5VAiN43
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 S=?<hF5VSdbzjBCl;;PVX0
!s85 0
vOBUF_LVCMOS33_S_12
IVMN;h_PES^?X=faPjOfL[0
VnDO;_Mc>oQ]4Pi]d7OYeJ2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 Q6Lb<aKGGi^^2mg9oYc<O1
!s85 0
vOBUF_LVCMOS33_S_16
I<H<z6[]6Fb`6>?W4aCLKF1
VB97P_f;Y]jciB=W>eNY^j1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 o^lbM9<aC1dWGghz_NPhf3
!s85 0
vOBUF_LVCMOS33_S_2
IT:eWRDb>25Q_a]V9]Oife3
VQ0MYB151RM`MjS_H[J6A01
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 HG?cMToE5JCJ[KR<Um>hJ0
!s85 0
vOBUF_LVCMOS33_S_24
IZJG:8hY?z8zc1SI2`=]4<1
V^hmhAKmE>Ff6e8NU_bFGN0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 kU70l3gL;kZ[@Igi_6c[20
!s85 0
vOBUF_LVCMOS33_S_4
ILX]onUU2ZSgBm8]W5QYZI0
VW`0Lo4bXAVEoK5BVl27ZN0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 _gMX[5U<Y0eiVIki?9d`L2
!s85 0
vOBUF_LVCMOS33_S_6
IXBfTNW[GddR?2;KESOG:63
VJJW?DcP^XI0dRI5_8T7^72
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 4MRK<UnOT`1M8T?cV?RHV0
!s85 0
vOBUF_LVCMOS33_S_8
ITd:oH9Do8[g6YS@BWkYg62
Ve;Z9:j5KUzhGaPI>DQB?10
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 a_LI=@DdGVRULZV:zP<o91
!s85 0
vOBUF_LVDCI_15
IVTHYUWY2Ugn^I6L`;L<AZ2
V]4n_d;>8AcQ=b]2_ZUD9P1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 1^U>Zm_K>Dz8`0B_JV^TC3
!s85 0
vOBUF_LVDCI_18
I31cXzK<KdU7^IC>m?kcS60
VDBC33<D2:^FAaA4PG1@O11
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 >7z0MQb9ocA1lI3jQIdnk1
!s85 0
vOBUF_LVDCI_25
IP91;BdW^gG2RS[DR_?d=a3
Vb]UIPk6ToPmkZ`M@=F2FF0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 AaUUcKQC0=l860UELbcbj1
!s85 0
vOBUF_LVDCI_33
IdX7_=KTg:;mY2H]9dGofH0
V]BV1g=9T^OmcZ`_Z]bLF=0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 d9EmI02819YPS;Bag3eWS3
!s85 0
vOBUF_LVDCI_DV2_15
IF:4@3a^Lf6ZD@doOS1>ZH3
VMfmJZ1L^;oTnTAbo<leC>1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 =VF?0UTJ[OS_486Y_<H^31
!s85 0
vOBUF_LVDCI_DV2_18
IFML_nnWOXWHa0GZ387=D=3
VbFd5OC97Y^9VYYl3U>[Dd2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 ]U@8OFS6X@F8aR`k2?4QV0
!s85 0
vOBUF_LVDCI_DV2_25
IDKKGJI`QC4LL]IgHn`@Rj0
V;LL_XjkUET>ESi>GiYbC33
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 GjGd3]_QL2z6>Z`CSD]nI1
!s85 0
vOBUF_LVDCI_DV2_33
IZ<>T;FW8NCkoSN5ZRPZQ[3
V@[KITm^D>iJho?>U_DU<42
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 TR2mmOmALb?;0eFKThENW2
!s85 0
vOBUF_LVDS
I3C5mSbaR=JjOg:o8K2j;P2
VDWB9iT5RJZmgg[;M4kGZb3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@s
!i10b 1
!s100 cm6h<LIblV=j3nUm9D88e1
!s85 0
vOBUF_LVPECL
I]FGlhELml9C[7i3F[CMRj1
VVYBDIIMi2A@K3F0`fP[[Z1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 0_jf:W3E`M@3ZWEkmU`P:3
!s85 0
vOBUF_LVTTL
IRP09Qf^kZ6W^>EYKih]o>3
VBS9WaKzXVQ@kg`H<H0I[U1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 cZdPWTfFPa<fKKQ4dJefk1
!s85 0
vOBUF_LVTTL_F_12
I[SHQ=VmElP3We2EH[N0_62
VdfQHL;WlVgCiij4EEE`V31
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 7_n6?FT4^Hj`9HzLXI4VD2
!s85 0
vOBUF_LVTTL_F_16
IzNE9kEJ;S@GMj?4OX6?Fe3
V_Ecga]dPHWGm35<8MNBQl2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 `oKaWjg1`Re8^Cf_n19kG2
!s85 0
vOBUF_LVTTL_F_2
IaHkb[NW]]z8`nJYz<0Xfz2
VH_Q6aGW4cE>25DMkH2Q7a2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 JO4WCH1:<3oRaz[jheOiU3
!s85 0
vOBUF_LVTTL_F_24
I?T73zaaNLWMWCWJlDd[MX0
V;_bNO5UUMhEDRf>gSA4F?1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 jSl2aX;<l8PoLGMf<<0fF3
!s85 0
vOBUF_LVTTL_F_4
I`=nVb3hAJmonQ<h2^g2JO0
Vea1F<>JFFR<nAMiRBb@mE2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 oOo9H]B_]iES<aAR2]KJg2
!s85 0
vOBUF_LVTTL_F_6
IGzVhkhS0bRgVR4OlXj[3j1
VE4l@9m1GhJk>Y=_9iaPhb3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 g;=a16BnjL1j73_5k>ngL0
!s85 0
vOBUF_LVTTL_F_8
IdkgN5n<88[9L7bT^5@HMB1
V^=LCCjPeVl=j8Z<jlN5i^2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 8B]Ni:;l2dBcF;57?FQle2
!s85 0
vOBUF_LVTTL_S_12
IY]OX@l6lC?YfUi8NY;E=01
Vj9ETdc:AJ3hnZAbcg2A6T3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 8FBdhTY1Y8>Q5iZnJPY;D0
!s85 0
vOBUF_LVTTL_S_16
IES2COzUU>8IfIP]hg^LZ61
VBBV3zUbM;LobALWfWR^TJ3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 [;f5?EUJ35D_ZeJNlF2_e0
!s85 0
vOBUF_LVTTL_S_2
IOVM=7C?Sm60N;;Dc_aiFl1
VB4aWeWYmBo;U05>lA@K7e2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 C1B:HP?LNcKUbeAA3>V>C3
!s85 0
vOBUF_LVTTL_S_24
IeLaGYiTi]CVi5b>>Y<ja91
VBzjQLfBXm>=;EZOdWQLKF1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 6Qcm12:=k?i::O?cfJ<iz3
!s85 0
vOBUF_LVTTL_S_4
I??j=?5V]gYIKj[PECAB3J1
VWnGz`U_d8Ki7`Fd?DPeco2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 kDSdfK5zPm_[6<bX;z;S<3
!s85 0
vOBUF_LVTTL_S_6
I=b_UI46a15TC9FeCCQbVP2
V;L_e_4Nj9TC3F=S2WE:J93
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 A[i]1_`YCW;1X085>A_iW2
!s85 0
vOBUF_LVTTL_S_8
Id<bk`IBfVVBChm7@J@FY62
V8fYaRe<N3iLCJU_9]W=5@1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 8nAK`lb00H8YX<hj>iIhl2
!s85 0
vOBUF_PCI33_3
IQ76P>GBZVaGO9mM0mRmj]2
V`JGVF>?NZbES]ci0RCFYS0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 o]=DhZ>B4g4^ISj;lohoh1
!s85 0
vOBUF_PCI33_5
I5:lhQ63Kmb?N>7<KQSQS41
VS80z2AD1Y`NZ2X]m49``41
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 <[DjYSKN7b8Vc9AB]IN<k0
!s85 0
vOBUF_PCI66_3
I6clbXa:V;fh`mD5TCP5eX1
VLbdjWDkjo6iI1_OiJ>Uk>2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 KKE4aMMV>@k2?N5@_z;`i3
!s85 0
vOBUF_PCIX
IN0Bzb;Q;=e<3P5THE[W[72
V^HD;Ib48I9iGC8LKVCgAA3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x
!i10b 1
!s100 ]F=9oNoaz0ANbOc?J3I0O2
!s85 0
vOBUF_PCIX66_3
ImZ:jdN_hPIdN]>QA3K]k71
V@L=UP[N5FSH^S[N6Lm:^b1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 dacFmaoYDP`I9LhLzBZ9C1
!s85 0
vOBUF_S_12
ICQAi4=_Y3@ec;PG_jAUN?3
VN8CJZj2zk=ZRSN817`hTf3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_12
!i10b 1
!s100 HS0M6b^ccPoOl>>0o>]Hj2
!s85 0
vOBUF_S_16
II=`MdLb^;W6omoiCZz?hl3
VIVkdhMin8gPTJCedUV:8>3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_16
!i10b 1
!s100 CfEk]oSQ43z3g4@RcZXZ03
!s85 0
vOBUF_S_2
I5>M0cFZ<MY[IFf<YM_ce?2
VSe8eZ1d[FFXlS4BYQVMjD3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_2
!i10b 1
!s100 Z7zOlR^KL^UjMHX]B`Wn>1
!s85 0
vOBUF_S_24
If3anECbHn>K7Blg^DgNik3
V_?;4[PbiDj8d9mA9hXB;61
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_24
!i10b 1
!s100 _M]J[e<Tn]>hR?FN5=Qd;0
!s85 0
vOBUF_S_4
IjE03=K79WZZNFi;mlKSk@0
Vc3`c7^LXdN7a^Z]lcd>li3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_4
!i10b 1
!s100 ki_lOj?>HDAGakEc`59hG3
!s85 0
vOBUF_S_6
IH_iEP<2b@O10JSWA7e65_0
V1bNLOj9dBod?<NlQli;VV3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_6
!i10b 1
!s100 @O9R<RP[a^hLV74JJmGDM0
!s85 0
vOBUF_S_8
IHNB_n@^iJ76m3nd6X5Q_;3
VQzR@RLO_LNRzm;JaC6dJG2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_8
!i10b 1
!s100 Efk5l1Y9nU>j`Q`36M_:H1
!s85 0
vOBUF_SSTL18_I
IZOhCUm5gV8m6<1GkfgEMh2
VDm93=J3WMPBn6^CUfDMKW3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 o_6<65[jl;RTgIAefzU>j1
!s85 0
vOBUF_SSTL18_I_DCI
I=L]72LG^JVWGn;Q<U>6fm3
VLjQhWiYDJQjczd:7PcY?B1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 PEXYZ<P0;mj<a[DJbN5O02
!s85 0
vOBUF_SSTL18_II
IO3?a^1Q;ZPX0_^90C1V4W3
V^j<lR0:_5_m2IL9TjXFC31
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 A39^eIFn3mP>QQma]U:Jc0
!s85 0
vOBUF_SSTL18_II_DCI
I6Wc05aDG^SKV2mFb>mVkQ3
V5UKM:<UUl0Pn6_:7]<B2M3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 Q2RWQh?5I@Neb:5?[Qln52
!s85 0
vOBUF_SSTL2_I
IHQDcWlD@jmXU4l@0<L3FL0
VkgPA9`GM`kO__5bKHRS942
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 6zHLWA7c168FS4J9D3a5b0
!s85 0
vOBUF_SSTL2_I_DCI
IA7Hjoh6><UAfYl7b6cUQ20
VMGBo?@^fzVHS?oPC4:lTN1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 cE?h?W;Pf0>Ie`?KXPaWQ2
!s85 0
vOBUF_SSTL2_II
IniE^1hjhYkC7Wm9^R5_ZZ1
V1DJc04:8GA?GmJ525]abI3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 4Y[KmAYGTOl>E`b_@?PQ82
!s85 0
vOBUF_SSTL2_II_DCI
IEMHN0<gkzh@z3a@@c=hB[1
V`1k@SLG;fVO3L6kHRPOH>0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 N3IO[Ce9KLdIgK<MKg:OX1
!s85 0
vOBUF_SSTL3_I
I5nSfKaDJf;YTnH_E3_i?e2
Vbo:PEZaimbOYS9_2UHTSW3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 KUdWOgKo66lhO;LjBRG:c0
!s85 0
vOBUF_SSTL3_I_DCI
IRYL?:b:`[X;DWbzT0@^eX2
V5Ro55iO_NbH38>N:6BP<:0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 d]QQm7EBQOFcjZLMfYTXP0
!s85 0
vOBUF_SSTL3_II
IWNai;>b2T9@C^@1:Doe^H3
VnQFd13FT9KzHh9g<[FJDm1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 9hGVUTARg9@1XjCG]nYkm3
!s85 0
vOBUF_SSTL3_II_DCI
I6TAVfXYdFW]HKd>WUP=dk2
VMU=OoAWGRWeWLHPRkfHHN3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 aNWSGHJ_J@6U:gOZ=L?N>2
!s85 0
vOBUFDS
IX=C8m8DfclP`?=G7]AV=:1
Ve=kK@F;zi^E3V[V?3]Pk=2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s
!i10b 1
!s100 6HgA<9cM_@:=aW8L5kE=20
!s85 0
vOBUFDS_BLVDS_25
I<>gW_XG]3m:]?XQi]M57D1
VmXD`8@Jf>S;LEDF>@E12@0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 Si^_cBf`8FWSWAV5k=TGo2
!s85 0
vOBUFDS_LDT_25
IzW<7gbD68STK8mY3WLXED1
VVke5ROk]?m4cH@O3RlCWF0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 H3W<T47g1OWRkUHYW;Bh70
!s85 0
vOBUFDS_LVDS_25
IETL;G1]D1L0;f4nj]MlmX0
V2S>nXBM[;ISL2]fbmUf_D2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 hM2P1EQ=@L[UXi=<=c6J^0
!s85 0
vOBUFDS_LVDS_33
ICHf5Mn[KR[]]=LoQYYL=23
VJn?DbG;00Gl7^:o^YRfM31
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 8G_9XWGL;1IU^<N>:52dN1
!s85 0
vOBUFDS_LVDSEXT_25
IU@jZUgg[XmiZEebcM[LXh3
V46PPeLdedY><QT7^i`E_>0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 Y?_XzeMTW>4C[6iRZ3B:>0
!s85 0
vOBUFDS_LVDSEXT_33
IS<]:eC[REd3[SfYcF]>b90
V302?nLFMdkP<jKHWb5lhk1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 KUUHfa:h^^E@GY;^kQ=_10
!s85 0
vOBUFDS_LVPECL_25
IYZB8Njg43255NQJZoUaY:3
Vk8L1<XNYMLW=aDZ<lm:Jl2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 j95ZIenYT@kbNE4bP2?2f2
!s85 0
vOBUFDS_LVPECL_33
IGd0@][nNR0GK]NP0G]QP_1
VFjGi@[Mm[=_cmJRT=j5VJ0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 cGQRSD6V52jdYg:VnUa<g2
!s85 0
vOBUFDS_ULVDS_25
I<hHbX1na0k6z:[:NAKk;n0
VGmP?U0e2IL=LMEfJHZ^6;2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 _LWoE4HIFS4UN1UTlM::n3
!s85 0
vOBUFT
IA9Y`eD;_J11ZXoG1BNge22
VCZ<`_:iB17nzZ5id3>97Q3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t
!i10b 1
!s100 IA<NT=L`D?>hOaoiR`;Bo1
!s85 0
vOBUFT_AGP
Ij<b638@:^MJZl:`anHdIW1
VnoJcYUA^C0W9[2Q;EAH8d1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@a@g@p
!i10b 1
!s100 SSIXaJDdCeno_;d>e=iA63
!s85 0
vOBUFT_CTT
IlQ=Hh:Z34IT3]:o^jG0DJ3
VJ>FD??hRaEPWCmmlD?IC:2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@c@t@t
!i10b 1
!s100 2agcDB3zFKM4aoMVY;hRZ0
!s85 0
vOBUFT_F_12
IPK]Ph6fVi;cV@GRQN?D_i0
VIPFz=Wh1UYR9kD@_AYFf<2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_12
!i10b 1
!s100 6mSXc]=Vj32MVH3T4130:0
!s85 0
vOBUFT_F_16
IELah;T2_n:2bdSmIhEb]z2
Vo>mJQZ=oa:MK@7a9J[KlO0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_16
!i10b 1
!s100 YM9k0aG>5gWF6E1PWQWJZ0
!s85 0
vOBUFT_F_2
I@`ce@D4j8j5^@j7d7ePT>0
VcH30nC?VlM8D9lVOOUXYC3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_2
!i10b 1
!s100 Te9X`]=3<O8nOkUkE7AMj3
!s85 0
vOBUFT_F_24
I0S:aGXE755<N[0E[G3;YD2
V5h_YXP6m0P31DVSC<dn<I2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_24
!i10b 1
!s100 7X:jSSPF<8aJ1b^YO<>8C3
!s85 0
vOBUFT_F_4
IjWPRo1:zH;@4D<6TO7cnb0
V73g?h05C4khbGcl2?U6<:0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_4
!i10b 1
!s100 WlJ<S_ZBP=773Tz?QIie:0
!s85 0
vOBUFT_F_6
IPWEzb4KZeW7e>J9E?4LDZ3
VgY9kkU5nJ0A=j8EXLcDgi3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_6
!i10b 1
!s100 eZT2LLzjDJ:G`mUJ4b?Gd2
!s85 0
vOBUFT_F_8
IMGNkHzRFb1[Q?]9MOl`S00
V>6:846?iGiiBl;o>B7W8T1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_8
!i10b 1
!s100 nKOoo_kLdK?OE4Y_iQST[0
!s85 0
vOBUFT_GTL
I9Xi76T[_D6B7=c6AjG<1j0
VUZBeL[<InA^8OZDUaf>kb0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l
!i10b 1
!s100 gPIbGRz_HJk9]`feIn@D22
!s85 0
vOBUFT_GTL_DCI
I=jFhc_QDjRjC2JPlF=AS:0
VaaX2P:L5mZNchj55b^zzG1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l_@d@c@i
!i10b 1
!s100 2D9XobYjOi4Mk:dmUfUHo0
!s85 0
vOBUFT_GTLP
IFkReHzgCJO@:fD55cXYfF0
VF[CS11]`EUkLN8=N_OLn21
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p
!i10b 1
!s100 @[U^MQkKcMZ@P4_:]o[<d2
!s85 0
vOBUFT_GTLP_DCI
I<CehE]GPe2K8LQOVhi?;m1
VVlXCN5UI`lecBM30gnL0h1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p_@d@c@i
!i10b 1
!s100 IUBVdm`AY@XQMh2bWc7P[1
!s85 0
vOBUFT_HSTL_I
I5Z2Lc_5F>0N^gG6hA1Jmz0
VRASWo7oXDXBf9?E`iLmHg0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i
!i10b 1
!s100 MKP1g9MoLgYMh0DPdjHLW0
!s85 0
vOBUFT_HSTL_I_18
IJg76CKz1gE^G4SVJlgGba0
VKI8:FDM<kPd0TKmE[Q0D`0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_18
!i10b 1
!s100 AnNDd=YJL:jae=gk4;l113
!s85 0
vOBUFT_HSTL_I_DCI
Icac8nYQ0dJPAk04d5^2<T0
V9c0Y8>][Y?mMnTOaQVL2A0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 Jn[[DGADOZmli_T6kdRMz0
!s85 0
vOBUFT_HSTL_I_DCI_18
IRSeQJkP8kl7zEnU8fBe4I3
VfI65BdFG1:Y6a9LJ1k7hZ3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 `0TSSHg>OiZWKJ8M@fG?53
!s85 0
vOBUFT_HSTL_II
INd<jjMcmW`8aFQGIb@;B<2
V?E>SK4JUkMOla^mW=7g`h1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i
!i10b 1
!s100 92[ZmXXH0bTO]N4EH2`8C1
!s85 0
vOBUFT_HSTL_II_18
I<0@4Qi<1SLmdk]WU]U6AN3
VBV4>^DO7]6Zg[k`1ORMHX2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_18
!i10b 1
!s100 obilARI`7>BjiAccnEOia0
!s85 0
vOBUFT_HSTL_II_DCI
ISIaQiQM4AdddinBdLMARS2
V3j^CnUZ?nZPFoEcD4aof?1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 n]]_O`DcAIcfckgaX8jTi1
!s85 0
vOBUFT_HSTL_II_DCI_18
IOUj_N@e2<U]ll7=VoNO3M1
VIfcn?Rj_XgSloUjCd20f30
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 @4Ugc4XEQ3Q96kUHI1AFE1
!s85 0
vOBUFT_HSTL_III
I2ieZ8bP2Ohi[AHJA3lAR[1
VkoU4_IciCg=>O8SPLK;VJ0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i
!i10b 1
!s100 ok_J5OhKghjbcnFIlIOJ>1
!s85 0
vOBUFT_HSTL_III_18
IZXOclB5dz`Xj0Wh8WGKVB1
VWi6nagHX`QjGa_BcTb8j41
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 ]D^nSV?[@fN99eYzFEC283
!s85 0
vOBUFT_HSTL_III_DCI
IcXD=SR48?8494BO;[n8Z^1
V^8IL6NMKj9dgOR8EMiZTH2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 _2WX43jPWWCh[42JelJCl3
!s85 0
vOBUFT_HSTL_III_DCI_18
IJ8`>;GWMz1A6]`>d>0>d10
V2W4Oa4NhM]7LiBi?0?MKa0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 ;4bEUM6:45a][JY1N^cN]2
!s85 0
vOBUFT_HSTL_IV
Il1[^ei6ZdRLb7Y@6jH4_73
V;fo<C:hL2azOSbkNl:W?i3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v
!i10b 1
!s100 @ze_Tmd4I@LU68I[ALPLo2
!s85 0
vOBUFT_HSTL_IV_18
I?2OV56WHi<c;T<EEKOYQa1
VXfnQWM;BMPYhAzNUXXVRf3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_18
!i10b 1
!s100 HK?Yzoc`FWK>a2_VEI4YQ3
!s85 0
vOBUFT_HSTL_IV_DCI
I3CBm:?dX]=H9?=klmWIXD3
VfgETl?;ERh?UR0GAEPKQU0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 WfO[BYYkLl@C6UEQXZL^V2
!s85 0
vOBUFT_HSTL_IV_DCI_18
IlCSV_EM>?dD3LhLl2a8mU2
V]Uh@8aR>@dC@U0AJF]XD^3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 ^V5LcWoZO]BO`WmYFJSe_1
!s85 0
vOBUFT_LVCMOS12
IPEmL6dmV;52bOgR6j2ka@2
V65kGFneG1@<kg`]JZi2?k3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12
!i10b 1
!s100 I;DYX1o4h=>9SXHIjRgc^2
!s85 0
vOBUFT_LVCMOS12_F_2
IJZn1=PLXSWMg^CJS2:jKT2
V4_QF2N2CAHDmgzb[KdaX31
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 N<Z4bV^C>k3kh?RTQ?K2J1
!s85 0
vOBUFT_LVCMOS12_F_4
IJL=B4Ifhoo;54h:5@9hhH2
VgHI3X;PlI13Sh9=LabT:51
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 :FQjf1c4BfmN@C>VfMCn92
!s85 0
vOBUFT_LVCMOS12_F_6
IPeS]ba7n;Zf267Ha6AYQK2
VVidXIfPe:bHC`=nZPB`ff2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 :jiFnYYh:Plk?lchillf61
!s85 0
vOBUFT_LVCMOS12_F_8
IUnY1YDJdFXOFEE^62:`Xj2
VX78Z<=dWmU_3g]2enFh7G3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 Bzi6n;]nA`gl5CEozLi[O2
!s85 0
vOBUFT_LVCMOS12_S_2
IzbTS3=Mfk0[`A8fWNN;Ql2
V]WY6l[`YKLngQWRb64G4c3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 hF@fjQG^OincPU]5bI`]X1
!s85 0
vOBUFT_LVCMOS12_S_4
I=fC^04WGmn0C6825BnkOn1
V64AME7h761`6DkmOWf02W0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 mHnbBZDI@z4dfX3FW[LM=1
!s85 0
vOBUFT_LVCMOS12_S_6
IDO<dHS6LEZD1g:4dQ0E0l2
VhW9Vi?jFFMBa<VW1dk4Zo0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 NSX9BA2faA=SIEU=W2[oY0
!s85 0
vOBUFT_LVCMOS12_S_8
I6zh8@FKV:gHZzOnXU1T@51
V4mN4MN@`gY]g7zkTVCQmY3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 <:VnlIRoXT760l65k7O9:0
!s85 0
vOBUFT_LVCMOS15
IG2]G?4Q245DCd>e[d?XD52
V3SfU4BolVLHYkQiB<eNPL2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15
!i10b 1
!s100 zUo:GFoSd0IfDUkZOJng^3
!s85 0
vOBUFT_LVCMOS15_F_12
I8<T]GVEf5b5dClU1TDQTC1
V8SoI@UZl9RTj49^`6e]ao2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 k13EdE88kP5e@VEc7BJ8D2
!s85 0
vOBUFT_LVCMOS15_F_16
IXGKA0KWGY4Q>D4=?GlBRb2
VdfmLFham883z;_k57LiEE2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 [3deTQKSXJn@I`k<==Ajm0
!s85 0
vOBUFT_LVCMOS15_F_2
IngQI0_^?LL5m>2kSRm=>I2
VPi63f4mZz^Pz=6hJgS2GT0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 UMB?VeM<eCLHo<ahzaDVR0
!s85 0
vOBUFT_LVCMOS15_F_4
I<REcKH@P4?3:aARf`G_no0
VGgjg`LU>Q[5ZVZoT?E[?Q3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 bf;0GCL9D16oHQMNXf6Lo2
!s85 0
vOBUFT_LVCMOS15_F_6
I5LN6dbDOTZ8?@SHNNnaEF1
VCS4mQNNgHMQEh^Tzem_E^3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 e:l`m7mFCCcPm5jGQ<=XY1
!s85 0
vOBUFT_LVCMOS15_F_8
Iea`HfkoOA0_IRL2zl2Ni@1
V9Df42DTXHdRdMFQ3aD9;11
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 g_bRG=4C1SnJHG]k17lKW0
!s85 0
vOBUFT_LVCMOS15_S_12
Ij_ie2T2F7:nIiF`V;RFDG0
Vo6cUcJ4Mzkjge;zgj7^n63
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 dnb]LWcI7hd[[jUXbT8jL3
!s85 0
vOBUFT_LVCMOS15_S_16
I^[c=dKLkaJkgFUj:^:4?C3
VTb[4M_Y2k;6WbJ4<JGFf=2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 ;:Ldfzzk`GCUCjF]ACFS60
!s85 0
vOBUFT_LVCMOS15_S_2
Ik16OUWD?kFDzkR;W9QH7a3
VK;V:j;JVT:[@B`H5?cmbS3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 <P3Z]GCnjjXVdXbAiN[e^2
!s85 0
vOBUFT_LVCMOS15_S_4
IGf;j<d0MMf8<_zIe65EUJ1
V3H^AMnjP1KT5R<bkmOQY`1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 H5fNzPIVLY8J1>Q@6Cbi_3
!s85 0
vOBUFT_LVCMOS15_S_6
ILW_nIcSSLoNNNze=GZQCc2
VPQFffTFlGZ0R<;AL8nSC91
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 A`E:Sf>jm8id9oSK=:imS2
!s85 0
vOBUFT_LVCMOS15_S_8
IBgA1B@bJNnj`Jo8]n>U_@0
VPf7@ZfcnD4Kb^8o3U?S`G2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 C7RH=RoaoOAj5Db7dJFYb2
!s85 0
vOBUFT_LVCMOS18
IUW?6iM;E0?G8_Z9]D1RAU3
VIU2Md>7QO0eo]cJC6W>Rb1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18
!i10b 1
!s100 ?_kL5INjdcKDPf[A4>`Xn3
!s85 0
vOBUFT_LVCMOS18_F_12
IF8Gz@`FS<oli@ejVP=z1j2
V;V971F]OMXB1?k?P:P[X_0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 fc=FaM:XPA@]SlV=[IYiM0
!s85 0
vOBUFT_LVCMOS18_F_16
ID<TVYgV4jRAR2TPF[K[7Q2
VU[N`8_JEEaljCJ91:M>hl3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 O4`FJKCINmYzHRikI]`?F2
!s85 0
vOBUFT_LVCMOS18_F_2
INVTnzg[bHNNbPCn3MFlcn3
V8FjMKJjj_H8gGiV6kABmB3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 `:TNLP<4?a@_W1c9LV[3e0
!s85 0
vOBUFT_LVCMOS18_F_4
I`P5`_3[[OV3A2Se_6U`3Q1
VTD10jbT@3b>c`>hZfz85Z0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 XT;h97BeA@Y:f?K_TNGQa1
!s85 0
vOBUFT_LVCMOS18_F_6
Il6jVzl37Rz]mOoWlHcJ>_3
V^^LeTG219dZ`:EUg_>iNP2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 aeNJ>9`zRZNl47dNIZ@TI3
!s85 0
vOBUFT_LVCMOS18_F_8
In>D3Y3fLOcz6^1a8cc^lg2
VlNolM7CX=RZff8VN6V05>1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 @DXfk2knQ9K34>z>O2:cP1
!s85 0
vOBUFT_LVCMOS18_S_12
I2[O;aF0:g[DOEM1=fLkbT1
Ve1_<a@ZISOdK6lBDTo>5`3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 =HDkYET6?6e93`CMV:GMc0
!s85 0
vOBUFT_LVCMOS18_S_16
I>lK=UI^nn96z[FQX27W:A3
VOIG7NQej4KQ^dDd[:<Zh62
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 G5La]JUSFDJ:eOX3C@cob1
!s85 0
vOBUFT_LVCMOS18_S_2
I2]T6]9=Xdd54Z0nR_37^l3
VWa4mj:KXoPWBK:Y1@zIF@1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 YN0`62dk1hz5o?o8T7mC=2
!s85 0
vOBUFT_LVCMOS18_S_4
IWSB;?iU1m5:T^zF:LUYQ`1
V1_V@2@ZH`T[aoGo0a<E<Q0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 ;Y:FCYOfViLAMOgX90Bk^2
!s85 0
vOBUFT_LVCMOS18_S_6
I0[<mfnD]d302TFYcSo1UR1
V]BUm=Om:n`kTD1GX9cJ1V1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 ^caJzO4aNZMDzD5NMKGO[3
!s85 0
vOBUFT_LVCMOS18_S_8
IUlS2Zb7XK`9?VC7`o[=681
V6cUiiFj^ORz@AXEOVmDbW0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 J6B6?8m9d_]UFdY8X:izV0
!s85 0
vOBUFT_LVCMOS2
IiPSF;gUm3H@@zTikHEHZ10
VCBOJ9l3OQ4Z7Kjie`gCjJ0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s2
!i10b 1
!s100 nTQXjYknO;akB51L3hW0C3
!s85 0
vOBUFT_LVCMOS25
IT16F[VZJL;<UZ0YL;hz;N2
VAGW9[X2U3VFEJOD_g[EGc2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25
!i10b 1
!s100 <Hjh:BH_^AmKV82DL@65H0
!s85 0
vOBUFT_LVCMOS25_F_12
I?T5CR5mDNZ8cXnWF1I^0c3
VeNDbVFLjKBSFKkIMVelP_1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 2NG0Qglj?UiK=<PE7ONkN3
!s85 0
vOBUFT_LVCMOS25_F_16
IHHd>@kEF`X;eho^aALS]^0
V3bOBmRX7AgO`?n2MhfIE53
R1
Z41 w1370717311
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 ?eGlKIl58nn]`mgYOPY6O1
!s85 0
vOBUFT_LVCMOS25_F_2
IdW[naJDG_oCCAW@Obj]T21
VgFD7YBnZ<W<Nc_C;I8GLU2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 K3>6XA?70_hZZ:JIB>?KF0
!s85 0
vOBUFT_LVCMOS25_F_24
IJ1eJSY9WHi82lMoY3T>gn2
VIZXbMTNjV3H0P@<iSWMj33
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 D;XP53V[9VdzS9C^_7jcf0
!s85 0
vOBUFT_LVCMOS25_F_4
I1f0dPADNBkbII?37Zo<1C1
V80hVQeTJ3=F7KdeA_XU4F1
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 ihP5eI_MhF`z>`?_F=;1I2
!s85 0
vOBUFT_LVCMOS25_F_6
I?JW^DK_AjSa`FGjHGgfL@3
VaggVgnY=PRYOQHJ:YHY`a2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 DoPPRCTHV7AH@4lbV@QPW0
!s85 0
vOBUFT_LVCMOS25_F_8
I[456RdgThzfUP9OS24cgL3
VQA;m8[0H45QR6iEFa_SA20
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 FzLCoh8zV9njHfY3YfNUb3
!s85 0
vOBUFT_LVCMOS25_S_12
IF5g@PN<3WJNEd:@MinfQX3
VAOo1R@Gb0inZH[DQnY^0e0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 83H:R:k?EIzOGn<M3gea=3
!s85 0
vOBUFT_LVCMOS25_S_16
IGJa`5i4E^P0Z97QRCMSUT3
V2A:`KQcdf4V<U3igE[WGZ1
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 Vg?CA<;edHLKdCGZBkbE:2
!s85 0
vOBUFT_LVCMOS25_S_2
IoFnIX4;3UEI5_47hc<>?j2
VR?:o5Aj8]6^C_Q`6;gRKA3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 z0SRRMAb_`CJlB6BoEz<:0
!s85 0
vOBUFT_LVCMOS25_S_24
IgiL45Z:37lB]=7SoB4H_^0
VO_00ED<aIA=5kf3c0OgIP1
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 R>XfoA6HL4TC?>DUFD[Ce2
!s85 0
vOBUFT_LVCMOS25_S_4
I7k;JQM[fiA@iVG2@hko662
V0F6_9i5m?::;[YgVNZZ<P0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 Gm@W4AXmJNcBY>j3Ga3n61
!s85 0
vOBUFT_LVCMOS25_S_6
IfTEC>P=XR2UefEj`[0g2>3
VR]CRNhdnBe^`_[kc@]L;D2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 bDNXb_[;?[4MRNjO<D4HF2
!s85 0
vOBUFT_LVCMOS25_S_8
IbQz@NG3T0a<MB0DW^UOAN0
VJ9k]iOzlZV8IbdlI[@NO90
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 PI76MZRTF5CA>@@@7;6=[2
!s85 0
vOBUFT_LVCMOS33
I3gNCOSHRP?QHM@M8^oDjn2
Vcfk<:lQ4YJl>3HagAUbbU0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33
!i10b 1
!s100 O=VAT=[Z=RzEzbTbWizU:2
!s85 0
vOBUFT_LVCMOS33_F_12
IAZaPe]gPK^[>2^SUz>18]2
VB1VAWd8f>[kFBPk633@PX3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 4Yd_fC]l8:4Tb2mdOdEWb0
!s85 0
vOBUFT_LVCMOS33_F_16
IEiSdAgI6i1z;=IN739ind2
V2j=<b99Jmlc1ENjV9Y3j@1
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 Q57jO^Qm9ohSNgJbK[_X52
!s85 0
vOBUFT_LVCMOS33_F_2
I16>C5zKMYH@Qia]zWlf@m1
VCoYeAz0ZDcVNJl=4zFLQ[0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 id5cXgzBZOmW_XY38Td1c1
!s85 0
vOBUFT_LVCMOS33_F_24
IK;K?E5L?M1a[9TPHRFOmC0
VJfH0f[QhC6e>jFHG<zQz?0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 9H_`f=7ZL51m_SHz7[LRi0
!s85 0
vOBUFT_LVCMOS33_F_4
IFZbFem_X3PN=@cIWoBTl]0
VlHH:ond?l:l]m036?C1hU2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 gUZQdAQ_E6T]X3YdPQ5Wm1
!s85 0
vOBUFT_LVCMOS33_F_6
I<M3DS@L7Kh`5ME54Ed5DO1
V=e5KFjKX20@I6M:zEQP533
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 Q6k<?<7BMA;CN=QH5QVIW1
!s85 0
vOBUFT_LVCMOS33_F_8
IXeOP1ZLk3]LA^_Cc_:>oM2
V;9m0iKYmD[>>K5eUSieOm3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 MD;`@m]RRf=0<m:f1@0fO0
!s85 0
vOBUFT_LVCMOS33_S_12
IB^VW6hSPlo`N^];WAe?ac3
VlL;m5U3d_06;aj5gDc;H]3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 e?o2EZVGA1a63lS0hj3m<1
!s85 0
vOBUFT_LVCMOS33_S_16
IzZVe^11SbzBnn80bOlZeP3
V;XDQ5AK50Rhi<CFME^C^B2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 KIz9Ib6<;B9DijYVXoBFZ0
!s85 0
vOBUFT_LVCMOS33_S_2
I<LjIRjd_@g[2Chb_`z`2?3
VgOId4hX^C_T[hje;^[1UD0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 =Oj_ko_c4V]R3ihMo;Am[1
!s85 0
vOBUFT_LVCMOS33_S_24
IJdh;hiJbVFeQ]3PhDmL033
V?fMl8LJ^8gg:o8?T>AAUn2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 Cd^J2LCcAdKbC5CAYXX`R0
!s85 0
vOBUFT_LVCMOS33_S_4
IgXV@>hdNbB45=R0UjMSN92
Vi?[Y4TJ1Bj_b7a8WQ[U:e0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 c>1_@m<a@2jFLXPlUi2VN1
!s85 0
vOBUFT_LVCMOS33_S_6
I;@BAKAU@TWCa6f8I[ULIK2
Ve;>0E8RdKF4JLW]7S0K:C1
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 XO_1hdmK<?WkiUV@0m5072
!s85 0
vOBUFT_LVCMOS33_S_8
I];ZJl7zZmbP:MDnNLAgQ>3
Vm^:l7hbd7oRKi5Hn<OMI22
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 UQc`d3GEL^RjK0lG>Ij3B1
!s85 0
vOBUFT_LVDCI_15
Ie3S`KGNaO_f>zVUW;JjjW1
VW>ISB^6o11Tbd]Phh>An93
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_15
!i10b 1
!s100 C4:S4_h7M7La^=hMYfbIC3
!s85 0
vOBUFT_LVDCI_18
IB:jDV1=Ma5bMTJ8hj23NG0
V4B`l]0Y6VfnYA9eAma:_i1
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_18
!i10b 1
!s100 PPVXOo3^z4PEE5SYJ28e93
!s85 0
vOBUFT_LVDCI_25
IJ>A4WQYj2lzm]_<EP^XlH2
V@4RaASC]l]RW`7GY;Bi1;2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_25
!i10b 1
!s100 [o9W`6=PoKMVnXRL[[:NC3
!s85 0
vOBUFT_LVDCI_33
IYT]RlCo1cZcWVYH^MTd5B2
VFe6cKc30Ah1KSY4Rz`^@n3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_33
!i10b 1
!s100 T6I8G>B5dNj1GF:R;QPjJ3
!s85 0
vOBUFT_LVDCI_DV2_15
IL`T<8`YLjecS>6935`0KF0
VcYU5WV:keo6]fOK9NM=nR3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 n>2I?BKV[HeAZKDTaHIFk0
!s85 0
vOBUFT_LVDCI_DV2_18
I[3Dcm<VGTW@g_HflHk`D>3
VUmXM8cE[>[oUL<5bFRT:W0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 d6g^MmFUKmGaN[L66`bAo0
!s85 0
vOBUFT_LVDCI_DV2_25
IGO:J8ah@5]C<WT6f>7?hS1
V4VhBDMFHg=HWcjI1[Ub8O1
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 ReEKS8f`gHH7j8AEbZeo@3
!s85 0
vOBUFT_LVDCI_DV2_33
IYa`j1d]LgUf403iUlAJ7b1
VB]Qm@7Z^2>mlB^_i?]7W60
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 VGHcb@lMS^YnKH3<WmD;j3
!s85 0
vOBUFT_LVDS
I@j[_95;QVf5PO0mf8mLJ<0
VK<=CL5X7nLQb>eledlh;Y2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@s
!i10b 1
!s100 XKZ<Tf>G@AYR[SHARZ4200
!s85 0
vOBUFT_LVPECL
IOHVJE;7Bck3jLSYXc6[Kj1
VNO=g=8ICheUzLNcgo9BnS0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@p@e@c@l
!i10b 1
!s100 6VWC32<I<Ci5Z:]haVP3c1
!s85 0
vOBUFT_LVTTL
I?hWC;S0i;H702@29X@VZO1
V@QB<E4:TYeQC2A8SlFGH10
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l
!i10b 1
!s100 Aen]M[C6iSJU4k31eR;`81
!s85 0
vOBUFT_LVTTL_F_12
IDWW:H<]83CUOX58mJDomM1
V`^_c6nzQFXA7^Pf@`HB@93
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_12
!i10b 1
!s100 giQdoLBXOQNHJGj1Wi7Q_3
!s85 0
vOBUFT_LVTTL_F_16
I?8hSXP?ZEji<2VbEnM=kV3
VO[^J:fRVJI3:OLXNOh7OF3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_16
!i10b 1
!s100 AGXhFSmEDMBLm?`:K_[JA3
!s85 0
vOBUFT_LVTTL_F_2
INK``N;e>_9:GogY4KJ9m@1
V>;ZkaN8kjfZ<`JH6V4EZJ1
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_2
!i10b 1
!s100 :l?3QI5zF?nH7Gj[Q5fAk2
!s85 0
vOBUFT_LVTTL_F_24
IY4czb<P]m9VLbLDSISI043
V3nJD325AFk<f`MaiFh0BO2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_24
!i10b 1
!s100 NUEme>bgEzcH69G68A5<P3
!s85 0
vOBUFT_LVTTL_F_4
IO;Te1NiJ1FiB:l8:l;]@`2
VlT4QLzjb3bG9RecY@1W@Y2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_4
!i10b 1
!s100 4MdIN^RY]EDOA?A4V8UGa0
!s85 0
vOBUFT_LVTTL_F_6
IT8P4Z@9`DiS6jHn@cVS[C2
VPMc9^z6Y6URKY8m]OAB2D0
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_6
!i10b 1
!s100 Pc[i[__5_d3Qo`:WN;6YD1
!s85 0
vOBUFT_LVTTL_F_8
Ihm7^XTLRSIlK2Fk_KNdYN2
VGb2<i2W?jhb:MKzF_>kea2
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_8
!i10b 1
!s100 Jn>lI8M<lH?nIJQQ7]X:l0
!s85 0
vOBUFT_LVTTL_S_12
ISN[e9bVQQkd?_afD=h6F11
V427fQaN>MAJzoUK@ABVJg3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_12
!i10b 1
!s100 2[bzhhIfok;`nf=XcmlFY1
!s85 0
vOBUFT_LVTTL_S_16
I[P035TC;LRU1=;cVQji@U2
V:O=mZ>Uz8ZkK_:058iLHo3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_16
!i10b 1
!s100 XEY6Om27V>P5`kod<9Xdn2
!s85 0
vOBUFT_LVTTL_S_2
IREJJJV<[9>2=`;FK3fT2D3
Vnj1NJC3@ON=DK:nncoD?`3
R1
R41
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_2
!i10b 1
!s100 hFZ8VW:hW70^dj@bgQiF=3
!s85 0
vOBUFT_LVTTL_S_24
ISSC2O[z1oKm4N4jQP3CGQ1
V>z__n8F<^<P]=RDZb7:oo3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_24
!i10b 1
!s100 BMfCT8;9jMCFe><jmQFCI2
!s85 0
vOBUFT_LVTTL_S_4
IPgm`<J1NUhK`[g8m3JeE53
V^kTX@>YEWLK0Dz[Sc^ac:1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_4
!i10b 1
!s100 SHlgh45iA6>o>9@a[[iYh3
!s85 0
vOBUFT_LVTTL_S_6
IY>@Q5=i^0doE;<<h7L?Xg3
VDjzLKPnYHiD]OOGV70hO13
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_6
!i10b 1
!s100 K>7hK2<2ATnQTi6GD[BQc3
!s85 0
vOBUFT_LVTTL_S_8
ITnEmWoP2Z]5XZ?NXnc:JB2
VWz?Q<FZE^ShF<FD_YVTNQ3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_8
!i10b 1
!s100 =1ZmU]9aS@3<8PXCX^RXL0
!s85 0
vOBUFT_PCI33_3
IUTY5ELfZ3Y[]c_gQhk[P<3
VW:^C@_H@bC_zc<nTW94j[3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_3
!i10b 1
!s100 fijYC[0^CS<_1>2mO6YXV1
!s85 0
vOBUFT_PCI33_5
I2J7P6?22GlU;^SM]Mz9kY3
VMB;fESXEOnDc^mbc]O9oM1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_5
!i10b 1
!s100 [A=I2CH5_13:G0OP_]9=m3
!s85 0
vOBUFT_PCI66_3
I3UZO7WoHL6PHP5m>Ej`7<3
VfLmblG4`I]X4;lM0@Am0N0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i66_3
!i10b 1
!s100 _z<i[lTTDbbzI68^EKIZl2
!s85 0
vOBUFT_PCIX
I^cX@fAo=BC`8ZlcNf>Y>B1
VX1GzHMga5[UIQz6G@Vc`N1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x
!i10b 1
!s100 SF?8>:h^IojEmIO>0kQ[A3
!s85 0
vOBUFT_PCIX66_3
I9NHNaABa<oX>^hR_i3D`[3
VP>i=gZDN5Fk1P@Bg>kFFE2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x66_3
!i10b 1
!s100 z>7L;CGeSSOm2GdH5YBRS0
!s85 0
vOBUFT_S_12
IX8N2]hKfn1E04YT>hel4A3
VCi0j7hmHkCeNc9i]nm;DF0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_12
!i10b 1
!s100 g<a=hXbkB50H9QOeJ4L8@0
!s85 0
vOBUFT_S_16
I@GBjldFXBT;cSHKjfIGcR1
V0gTRXVo9VXH13J_E>MQLB0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_16
!i10b 1
!s100 D=zzlN5>T=H1@KPTMm:080
!s85 0
vOBUFT_S_2
I57CFJEm:l69ELDVAHaW3@3
VO>Mkdj_gKH1J`JmSGKI9f1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_2
!i10b 1
!s100 PNj[g;n[lZJE:0hUQeb`73
!s85 0
vOBUFT_S_24
IcM]=9H0EZ;edUXU6ok`kK2
VgJ]IG7kClLPOSP2`R<c:]0
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_24
!i10b 1
!s100 BCQkb=a<U6;?ogMSWhWG^3
!s85 0
vOBUFT_S_4
IN;TSGNMjgJQ9dPj5C25zH0
V4J2AbRM9bf:nKlEDnfSW^2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_4
!i10b 1
!s100 65=JU^GU@CDKU3HIEg]8i2
!s85 0
vOBUFT_S_6
Iaa:8b=DgZZKf<0FZ98:T71
VB_IUH8aKMDm_N0ag^j@2<3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_6
!i10b 1
!s100 Cd1;l_A_mdP:_U^W615Vl3
!s85 0
vOBUFT_S_8
ITP[_oF4bQb;Bfj[ARbVJ;0
VzFbNU:^S1M[@Daf77;j>L1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_8
!i10b 1
!s100 X43^kS]XGANJNA6JMMMze2
!s85 0
vOBUFT_SSTL18_I
IY2mEc2GFV9:>_RB^IN54I0
Vz`nKg=EKb6ZgVSSi8P<KQ2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i
!i10b 1
!s100 :7nTM;Ea:ScR]G75ZX:761
!s85 0
vOBUFT_SSTL18_I_DCI
I5_Nb`33MK[Q[OCST;_Y=C2
V6z^]6VcZFfkES:?Kmg6313
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 nX>>K?IgAakG?_5D>DRCZ0
!s85 0
vOBUFT_SSTL18_II
IJ8>5mOfcEQE`oe;7m?OIP3
VGd8`h8IhS>7JEzkWfJj<>3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i
!i10b 1
!s100 W8MjaZCVgV0O76T2<?YCH2
!s85 0
vOBUFT_SSTL18_II_DCI
IzH81SK]D4^dM3]D5fn=XA2
V<5b78zX`CZ?H9fzcK9dDz1
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 G?7^?WN44=JaTN7Ijd<IG3
!s85 0
vOBUFT_SSTL2_I
IC00lWUMD7FXZN5?T74Nc`1
V?0MbM[O1mVlYY@>n^oX9:3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i
!i10b 1
!s100 WP^;VB?nh8^[m^Lg;f[S<3
!s85 0
vOBUFT_SSTL2_I_DCI
IUPKg`SP>0TY6hF5^kiJdX2
Vec@KEK8g8i]bT1zlVSkV50
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 `KadlOg2I_DgzfjdUhoXj2
!s85 0
vOBUFT_SSTL2_II
I:U:XmHKI;JfEMcR;3g<^`3
Vc5iNmDWdb=;oSO>i<mH]F2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i
!i10b 1
!s100 `?Vk32]I2U>^kOz]fPlXk3
!s85 0
vOBUFT_SSTL2_II_DCI
I?7_D5]3@[jfW1>i`GSiUf0
VbdkL_6QzE=]J:FR9EdN]j2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 N7o_8j7`]jPAGzSkZiKjB3
!s85 0
vOBUFT_SSTL3_I
IbK<eh@m6PbN1UPCMIe;ga2
V^fABmO=]NZINHJ5G=lHK=2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i
!i10b 1
!s100 7ze1fIEoBd6D@n0>McCj]0
!s85 0
vOBUFT_SSTL3_I_DCI
I<eoY6J9cjSObQV;HnmY712
V^e]D6bJ@VHZ?k?cNXGkRJ2
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 =:3aGRf<5]mJjbfhO63Ie3
!s85 0
vOBUFT_SSTL3_II
IQMgZeG9j4L;29GkMQI9J33
VgV6SV2i1oRF14nVzN;T0C3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i
!i10b 1
!s100 >^gC[nmNmmAnZfAa`BK@:0
!s85 0
vOBUFT_SSTL3_II_DCI
IzUUkJ>h3Y5a^mJ1CIi=_n2
VPEj_^:_fEz7j]Skmf6>;R3
R1
R39
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 Z>IFWUY1[g^aXS1]UUZX_3
!s85 0
vOBUFTDS
IYjOaY]H3[<MeOYD<2`^jP0
V5b[AK:anVPlOC]O5cah2J0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s
!i10b 1
!s100 _L1b4cSREGOzbjB`?M^KF3
!s85 0
vOBUFTDS_BLVDS_25
I<DbNRVR]C_F`aBf]ZOO;c3
V106H<dcMnDiNO0LQCBRWS0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@b@l@v@d@s_25
!i10b 1
!s100 cnFEbFQf>KBGf[G1zS`<D3
!s85 0
vOBUFTDS_LDT_25
I]`cdbOVTFgDfLmcW6ZcP10
VCLP>ISSF[[oCcWEdNH3^I2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@d@t_25
!i10b 1
!s100 dWM?]^^FWAS24P[S=a<K^3
!s85 0
vOBUFTDS_LVDS_25
ISIM>ECUGoSjgl;a9Rm4S30
V7D>2ERa7Oz5HkV:QFl87n2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_25
!i10b 1
!s100 =j3WmzXKl6^1P3l92Z>]O1
!s85 0
vOBUFTDS_LVDS_33
Ilzm0=eMoH6G=RA[7Cgb;T3
V7i@OZBAK=0Q67PYg`_b=Y1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_33
!i10b 1
!s100 4T91^7<1R0;Y4jic7Bk;l2
!s85 0
vOBUFTDS_LVDSEXT_25
Ia80XomYoUzd4O^RJzm4Wg1
VlED>efKegXD@InIQO8VJ;2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 cz?JlkSl8<:l7bQoO;Jb:2
!s85 0
vOBUFTDS_LVDSEXT_33
I3E2N2>h=bjgUgXEnXF_Jn3
V`6FH5SFI[bn9Bm@OdEJ>C1
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 gJJSbkKm6]eV4=O?^g1Wa1
!s85 0
vOBUFTDS_LVPECL_25
I@VR82zm>gO:VAWnFjSjfH0
V?TCRQe?A16B5lN7`c2J1c0
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 M6U6DSR1OG[_nPZN;Tnn40
!s85 0
vOBUFTDS_LVPECL_33
IZQEda=ZaR1B2Te2Tz2hgJ0
V<C]MS6332Z`jKH`U=diL?3
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 >MLKN=zPD8aF6QN<iRIhc2
!s85 0
vOBUFTDS_ULVDS_25
IEjK:3oR=OMHVaI@D^O?:j1
Vd8ahP=zfS?o4oSCHDD=b^2
R1
R38
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@u@l@v@d@s_25
!i10b 1
!s100 HPFDc>LRSJj]QU>GKY12f1
!s85 0
vODDR
IAfPR]En`R8L5g?C[OHBSl3
Vi=Xf6DGnCG@[RNFblOHTf3
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r
!i10b 1
!s100 T?ia?9Ne]ZnHXAEYB1k<32
!s85 0
vODDR2
I>i2<UoVG:?c_^SbVX>ofA0
V5IaO=S`cQ_A90?[Dh;2V70
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r2
!i10b 1
!s100 C4B87IIJBF[YXGCGaLU4P2
!s85 0
vODELAYE2
I_9:CG=kk8THgUm_]ocg_O0
VA_PWSmd026CM8;2>3bI>X3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2
!i10b 1
!s100 b:D3jkh35PU8eV1zHRA]Z0
!s85 0
vODELAYE2_FINEDELAY
I;U8``57lOo6WX6OB7U8fi2
V9ma4F=;WFUHbiIIb:aFJj2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 0akS@nCg4z32>c=3<8VGn3
!s85 0
vOFDDRCPE
Ii^WK5;=72B4:cR>EaK=Zn1
V8;chh@cSoh53B6NVlLTS50
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@c@p@e
!i10b 1
!s100 3Qm4bM]I9Bz]Ll_1JXVIe2
!s85 0
vOFDDRRSE
ID;aO?6Y2]z[gJ4HnA]aTQ3
V3:BZJoE[1Zd4f6J]]NPj>0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@r@s@e
!i10b 1
!s100 b7W_E4Dcn0aA@]@OP1Im]0
!s85 0
vOFDDRTCPE
IB5k]aI3^Mj53>nUaBZ0O=2
V;R^cM1VbTWbJc`ikc3Jzn3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@c@p@e
!i10b 1
!s100 C3PI1<ZPdek:TodUWE>>H0
!s85 0
vOFDDRTRSE
ISRZ2T@XIS78Fi4V2?@mQT3
V<I47^@WIAW7GeAGbo[I_J0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@r@s@e
!i10b 1
!s100 BRoA@ShV];RZ;nAVYXLRj3
!s85 0
vOR2
I7OBO9h0G5kZk?LX@<j7dU0
VYY9ic6@oZa91FzLOA[EJe1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2
!i10b 1
!s100 CzfYP@oMoj=GSmP:WM`BB0
!s85 0
vOR2B1
IfLKKA4OFH;^labXJ7?l=B3
VZolfbdiMdf=6Y[T08SPY12
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b1
!i10b 1
!s100 2?;]X7?G<?0Q@edc=LHON2
!s85 0
vOR2B2
Iam_7jYLD^R]czUB5c1LM=1
ViLIaeW9e<O]cMW[I1k3=82
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b2
!i10b 1
!s100 m:[n46ifb]8mQ:G11A:M_3
!s85 0
vOR2L
I`o16h8XTZSmXhJIFbOWVQ2
Vl8hI@d:fZ<YRD5UABiC622
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR2L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2@l
!i10b 1
!s100 4maYE9AN7WZ7?WXH4g9V52
!s85 0
vOR3
INI00JlJTNN3M49:6EDKVL0
V0R9on?9lEkhgD?;O;9GZE0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r3
!i10b 1
!s100 A0k=KCOafI8z@R354CNM=3
!s85 0
vOR3B1
IG[ejTH;Tib9o@GdX49[;W0
V=@bB20dBBd^<`f@TAD2lI2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b1
!i10b 1
!s100 GiLz?Gi>2JedOzcfD81FP1
!s85 0
vOR3B2
IZ]_8Xhi7]aS1:QlC1HQDR2
V7VX;zRiI1ndW>C9MLA]Wo2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b2
!i10b 1
!s100 Tlh?HTEZS;J_P_eHda7a51
!s85 0
vOR3B3
I]c<zQY:l2UX36VT17_Rob2
VQaIdK:A;7HYClK@Qgc`QI2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b3
!i10b 1
!s100 9:Am^STgGeMVh8hWUFONm3
!s85 0
vOR4
IHiEDQfo^R2ah;TFKTTlZ51
VQLnd:[if8L4h121gNMU]11
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r4
!i10b 1
!s100 <H5ej`5Mn^X_GOgA:h>SH2
!s85 0
vOR4B1
IGaZ^lXVYBT51RBlG60FIe3
VQ:fcnAG113?fk:I]kPZcH1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b1
!i10b 1
!s100 :YXoaj2jEmTP1jYjmfScV1
!s85 0
vOR4B2
IPdzY<V6[QXaRo[02^CEEe0
VECjWThg`d]D?WO1E_jCm]0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b2
!i10b 1
!s100 lWJ@o8IY_lTW4Fl6gM5?g2
!s85 0
vOR4B3
I=2ggDCkXhoM<^bjGhnR_<0
Vd1mH]jMQiTlQVGHj00;WE3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b3
!i10b 1
!s100 ZMaRn2T=QUNMKRz9:IiLX2
!s85 0
vOR4B4
IZ@PS800^Ll^8;Q7LoH45T1
V[]hB1f:;L9f6hnN9ZS]Ol3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b4
!i10b 1
!s100 d7bKgz[^bOmI]fOcjUAfV3
!s85 0
vOR5
IZH`lRMk^45_BkoL<bkQNi0
VIfGXX2ZzT_bfDdKF;nAYd0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r5
!i10b 1
!s100 bcd_`SKlWU=JaIFci024Y0
!s85 0
vOR5B1
IU7EBE0BoAIEgRAmfHDLkY1
Vl61Mgocf>ffAYz`IWOOcZ3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b1
!i10b 1
!s100 GHO>5MJeSN@o=ILn4g[GI1
!s85 0
vOR5B2
IiY6MEmgzRIL51[gYTkGP_1
VnPeicI04EaoKQ@2GI5hHA3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b2
!i10b 1
!s100 HWUXRfGbn=VD3J^^Qi]MM0
!s85 0
vOR5B3
IIFRA=BjhD;lIMmJ_8TXEC3
V^<M7WM5X3_j<afUDX2S9Y2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b3
!i10b 1
!s100 >16NZ>^VZNH_ZMZCHlnng1
!s85 0
vOR5B4
IGMz=g35g4^XokMieC<I5k1
VUX:b_c>__@]KZ8mc1nfmM3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b4
!i10b 1
!s100 mRjS`A@LlTG[e18oFn2nG2
!s85 0
vOR5B5
IVN>]zBU4NcgRDj12d59LQ3
VJUb]9Y_[jJVI[mlj`74VP2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b5
!i10b 1
!s100 CTI=Md15m5lnmmFlj1k742
!s85 0
vORCY
IKcHOdG^ae6TDX;fNj5GZj2
V78oVR`DZz:La:X:KVOCeG0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ORCY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r@c@y
!i10b 1
!s100 ;8P=@7[IPh<z8kzHK@49e3
!s85 0
vOSERDES
ILYcjZj3kBF@SgjKgHP^Qk2
V0NLJ^_gcV0?A1a7Saj=ZW1
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s
!i10b 1
!s100 5;0e03lXU^=7l8cOdomGI2
!s85 0
vOSERDES2
IG4>;aPdhKl:2AOP2a5GI?3
Vbj?:?RXW;Z<OID;SXO>R83
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
L0 35
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s2
!i10b 1
!s100 ]MYONaYTlL:>Ic;Snk]BG2
!s85 0
vOSERDESE1
I]aIDbaG[RZn7j3531SI<h3
VbdTb<6]_i1A_]MR[1OTdd0
R1
R2
R25
R26
L0 31
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e1
!i10b 1
!s100 Aj=iRAK^>59V]5QjjPga<3
!s85 0
vOSERDESE2
Ic2Q@H36iC6SPa24HKHU:52
VG_nIV0SLdC:NKd@9B;30i3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e2
!i10b 1
!s100 7`ZL8:3;>Z^XW67;g:n6b3
!s85 0
vOUT_FIFO
Ik6iG<<?F`=k>@B=g3D3;60
VM>4@C4_EnYhH1_;eYHUoK3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@o@u@t_@f@i@f@o
!i10b 1
!s100 5:L18iK0doY1]CeYgXIe_1
!s85 0
vPCIE_2_0
IlRhZU7n]d[@CW9;Hg]IVD2
Vg1nkAnmKH4QCnW1OV`[aS1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_0
!i10b 1
!s100 e4]5jAAmMhcD8F9coTaX;0
!s85 0
vPCIE_2_1
Ij6QV:0lld0=ZncC@3U7A70
VgiXzEF_8QSKR_n6eHm?Q92
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_1
!i10b 1
!s100 Jiii[z7M36MRE5A@S4S2d2
!s85 0
vPCIE_3_0
IE?E0bgie`NjG`iBG=@[<i3
VA:=igRL67SA:?8I]07dZJ3
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_3_0
!i10b 1
!s100 f>jYb43MlN[z:HcR093i;0
!s85 0
vPCIE_A1
IL=PiJ?kl`D9OGiSWz:38@1
V83Gd;FN[5R^2X;zb_cR>L2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@a1
!i10b 1
!s100 _O^Hn33QA3Ja<T5aMZk141
!s85 0
vPCIE_EP
I@HfzQ:G8n;_9<ZnF^QVOf0
VLg]6HI;KgfeU[c?PF0o5V2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@e@p
!i10b 1
!s100 3Wk3]acZ=cBg?l@;K<Tm12
!s85 0
vPCIE_INTERNAL_1_1
IQ?FH9<O_lnb0:UA;B:0651
V2;Xfkzceb?oEhGaCIi`Ig2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!i10b 1
!s100 mzGX?2oTGz`g=28SPFBcW2
!s85 0
vPHASER_IN
IZF^fXDf]fHzBN<WG]E3=I1
VYBgn=<^abCW?KJH6NT34h3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n
!i10b 1
!s100 TOUfa]cOMWaSTULRd]gH81
!s85 0
vPHASER_IN_PHY
IHYgo2S[<I@;KF6:OIbjm20
VJo9FH6T;[[:[7dYKJlN:K1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n_@p@h@y
!i10b 1
!s100 =JXZ580ES^OlOn8a8XX8Q0
!s85 0
vPHASER_OUT
I_moLAoj9[4i]U<`N28el03
V]0l1@8mIMeS4I4HZeZd4;0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t
!i10b 1
!s100 IaY9Vo<3bTD6W[JnMabLC3
!s85 0
vPHASER_OUT_PHY
I6Vg4GI4^o>z;X2TD8k[;U2
VDE<@fbVj4IEZ7HlSeCXT@2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t_@p@h@y
!i10b 1
!s100 FSZfH?E]N6cRCQ_ZEi`A;3
!s85 0
vPHASER_REF
IEDY=CD9Y;N5khWc_^kd^U1
VZ@<731M@?Qd1fR@U4SLTg2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@r@e@f
!i10b 1
!s100 cKaVL<jfQ@Di;NFf5M;]e2
!s85 0
vPHY_CONTROL
Ij^Tz5i:[>R5[zK0^Z[I@01
VZU;:;iF];NdD1XW<;GVc]0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@p@h@y_@c@o@n@t@r@o@l
!i10b 1
!s100 S;T_3dQDo[3zGn`P^cm:a1
!s85 0
vplg_oserdese1_vlog
ImlWJ`1F`LKL9oFMlmT9Jf0
ViC8MO=Q]jWgE[f9EXE``M1
R1
R2
R25
R26
L0 606
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 d:VDH1zecR>0Cg=S5QEab3
!s85 0
vPLL_ADV
I[N9EF>cLeGJYKV4X8`mR00
VN7N:KX@jhfmAZBmV3DBJ;1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@a@d@v
!i10b 1
!s100 FdPX8JMd4dPoJhM8B=1DE0
!s85 0
vPLL_BASE
IcJ^6nLa@7nma?KcYNUbWl3
Vd@aL@mPGh5^6on4NmM5CJ3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@b@a@s@e
!i10b 1
!s100 YXF^<f=ZJVU]Aon0IS[J12
!s85 0
vPLLE2_ADV
IMhmBLE2eUVd:Y0HDDWWXn3
Vng`[Ab6?KMfeh1FM1d=QU3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@a@d@v
!i10b 1
!s100 kfBh6bTZ225BCh[zn;_BY2
!s85 0
vPLLE2_BASE
IMRmjQjoQ6HC7MGb^la3jV1
V1H^=haMo7Kib1RmHO6fzA2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@b@a@s@e
!i10b 1
!s100 OP3`nDbdD_7ndePfmTYJj2
!s85 0
vPMCD
IZem86_ADbj>K_^S9]cA]32
VQcj_BD_[iDE8aZAz[ee[b0
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PMCD.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PMCD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@m@c@d
!i10b 1
!s100 3N4:][MfAM`fC5VJAF0>T1
!s85 0
vPOST_CRC_INTERNAL
I6UG3W9;jPa`NMzKS=emfj0
VdPSH:IFi9g_GB6DH7Di>]2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!i10b 1
!s100 am=GlOLU>J;Cakf3550U<0
!s85 0
vPPC405_ADV
I7`lS?=<?MLX4G7OlNEGfT0
V`dCZJ8jcZebGkUhlbT3k`2
R1
R32
R33
R34
L0 20
R3
r1
31
R4
R5
R6
R7
n@p@p@c405_@a@d@v
!i10b 1
!s100 b_D:VkG_6^gMi?Gabfol71
!s85 0
vPPC440
IA>7SgFhABk1<RO9JlJ]bc2
VK:acRG2=7dXk?`6OeUWcR2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC440.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PPC440.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@p@c440
!i10b 1
!s100 2h8`7K:6Y=DXn@26[IlHd3
!s85 0
vPS7
IM;`bl6K3496>[7`z]4C4S3
VLm4hb^YLV_UbCT;JJ3;K[0
R1
R10
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PS7.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PS7.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@s7
!i10b 1
!s100 8RVdnBQ8?MbdK2l<Ned?`1
!s85 0
vPULLDOWN
IKLGh3[LG`ggC?ZU`z4o8c1
VZUdGNiml2e<9T6mG3?H0P1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@d@o@w@n
!i10b 1
!s100 9oCWS`kUZa6nHzB2cK6Al0
!s85 0
vPULLUP
I[S3IC6X=9^mk02_`S`3e?3
Vj[M6G4e]KNM:>LlcQ8QF82
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@u@p
!i10b 1
!s100 :c0g2z;TNzVe2[TL0iZkF0
!s85 0
vRAM128X1D
IPk5]Jgj@`n5_hH@NFeO6T3
V?D=ij@1oEWhYiFDzLSiFY1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@d
!i10b 1
!s100 bnWZAAIO0;TSE7ET1Ej=B3
!s85 0
vRAM128X1S
I7dQLV^Q^XB^]YFC_[N`V^3
V19H_CBIPKGj@V;GU0ENYN0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s
!i10b 1
!s100 VYW[z<Oh`QU`3CJHNU[MO0
!s85 0
vRAM128X1S_1
IRiA4SI`C:FLi0G>:V2mP_3
V2ci`FSE=W=ZGhlKNYcz_G3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s_1
!i10b 1
!s100 _0HonbH_fDKFnhVeTVgTm3
!s85 0
vRAM16X1D
IXz`F<>9PE]63Tb:`alQY_3
Vi4mZVSNV2maM;1PcV@m7Z0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d
!i10b 1
!s100 :cU5d5z5Y_SU3?0;X?YL11
!s85 0
vRAM16X1D_1
I<kcQ_GINU3;m8g;0gYoFT2
VHLY9zNldRf`oYcPmkMZJY1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d_1
!i10b 1
!s100 @U8g3RcD=>;WkcG8ZhDGS2
!s85 0
vRAM16X1S
I33dV0l`od91Gi4HK`4aY>2
V<4Z4]>;jX:F^RiaRUfnb93
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s
!i10b 1
!s100 Y6YR:?USII4ndPc1@85RA3
!s85 0
vRAM16X1S_1
Il01KJnZnRQdYP7;E[P_M33
V_EISY?o>a<Pcmk;Q9K8if2
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s_1
!i10b 1
!s100 BGz8]O<mV7RFTAlzMI_bo1
!s85 0
vRAM16X2S
IOTnj:2Kb_Ij3?_4_EaVQ90
VVg5KSJ2RmZ?`U@f=A;9kA0
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x2@s
!i10b 1
!s100 >:f7PXKVCZ[=KZi0kGgSz1
!s85 0
vRAM16X4S
IJSW;F[F5fekRUbl20D8I51
V599Djj6FzJhXe;D<az9Wc1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x4@s
!i10b 1
!s100 EEB9L4>baO9NDa5HBMO8X3
!s85 0
vRAM16X8S
I??]dJ9aQe@JF>ABj4SaQz2
V?MeOk>`BhK3[WVd5kG3N<3
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x8@s
!i10b 1
!s100 9Om1l]9kO^>gU0H_^Jl0J3
!s85 0
vRAM256X1S
IY4i6SfdlZMo1ac12cPY_:3
VT83Z[02n^4Q;16V59<T];0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m256@x1@s
!i10b 1
!s100 cANRoQU44SB<Zf4?Q=WzX1
!s85 0
vRAM32M
Io=27435`_LO`=04Z]1gdX0
VgdI0ddNdZ^G4eKZRcj1al3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@m
!i10b 1
!s100 MkS1BoHF]Fo>I^jJX4EiQ1
!s85 0
vRAM32X1D
IH=FHUa?=c1[ilCT8W<f<03
VkLXI0STO1kQQN=]gDB0Ke1
R1
R40
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d
!i10b 1
!s100 W7fC1:z1jg`z<1iG1>L`g3
!s85 0
vRAM32X1D_1
I?lFb5lAj489oV[:N[E5XJ2
Vc6oGjgdG??4dZhebUKNET2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d_1
!i10b 1
!s100 d<WM?^TFC4MjZc9@>`B0[3
!s85 0
vRAM32X1S
IX1`jZVd36X]K=MkU1BB0g1
VaJ?U[Ql[XzagLOlka_dW;3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s
!i10b 1
!s100 EPUzaD]_>FHiz5PUJ59G`3
!s85 0
vRAM32X1S_1
I?CXTbIAH3HJa^V>LiIDGL0
VgYE_`3_R_@B][Jdgc?XKE0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s_1
!i10b 1
!s100 4B9N9BbBlT3hgC9?E^78C1
!s85 0
vRAM32X2S
InoEJcKCA8_Af<kmJKHif`0
Vc@O]4R[h5dQiFN68C2G5V0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x2@s
!i10b 1
!s100 MkCLYXEbMWm;<^kBKDnhR1
!s85 0
vRAM32X4S
I69i4?oYN9hbokA8i^3R0O0
Vkz:_e==;1j@EcB=gEYcgE3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x4@s
!i10b 1
!s100 Jo7SHAUbG0YzFYRPL0CUo0
!s85 0
vRAM32X8S
IeaCaoVKjFaIn5nknjHHO;0
Vd^YTf:jZj1;d4WeQ:<`?e1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x8@s
!i10b 1
!s100 5=MB785iiKfJG=g;XZPGY2
!s85 0
vRAM64M
IG1=gV<8DXRTk^kJ5IXY2Z1
VdSo8PbjfR>J=d^BZkL[JU3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@m
!i10b 1
!s100 f^bPJn`Hd8MF=?WaGecnH2
!s85 0
vRAM64X1D
IS73f0]D:RaoN2=M9Q<XOF1
V^7jl03So@K@CVR7Q^V>OM0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d
!i10b 1
!s100 zJC3T3A@o;YJXe[h<d`6A2
!s85 0
vRAM64X1D_1
I<<Bl6R0j2eJjmC8LznIBh1
V`oO2mzSkSKF>m19Kez<`z3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d_1
!i10b 1
!s100 CeD8IAiXl5nUBEMg1iDIK0
!s85 0
vRAM64X1S
I79KWJ9=FBCZS4Qm4Y8KY?2
VdK4bjFAU_aa<AejVNF;_Z0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s
!i10b 1
!s100 FKE[WcMF8CJm[a98WE2n53
!s85 0
vRAM64X1S_1
IJW5g=c>ARbLAR[3n[<aDj2
VI;3;k:^;A4czaC:j2G7z40
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s_1
!i10b 1
!s100 YloOa4UK<<J_125@XDXL<0
!s85 0
vRAM64X2S
I^NUmdZ]JMmk?;584G1FGW3
Vo`P]ZPKP:D1@[`g6h]`QU0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x2@s
!i10b 1
!s100 fT6[>JEhQMKVTAYD7iUh[2
!s85 0
vRAMB16
IT@[bUj_4bBEeDg]n;Z7R`0
VLLICoI?e3cA>G[nUV[FmR1
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16
!i10b 1
!s100 >Z4UnB:]_YMPRoe:FU5G12
!s85 0
vRAMB16_S1
I9R4]6ab:NP<6JQ067idH31
V7D:G;F4MD6oUUeOgKAFaX1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
L0 282
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1
!i10b 1
!s100 >dN1LMX@WGMeiQjS<f<Co2
!s85 0
vRAMB16_S18
Ig_V^@LHhP?J@gNbmA4>9Y3
VONR=:n][KDE5f77z@RSbn1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
L0 469
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18
!i10b 1
!s100 b[fQeVaOOP]lDYeklZjF:3
!s85 0
vRAMB16_S18_S18
IAP1Bh1^;M@WRF@hkHD@U^3
VDd9QW8mclcUbfbBN7^06M0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
L0 1122
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s18
!i10b 1
!s100 c?`H<<X_B>lm_oQZQS[eg0
!s85 0
vRAMB16_S18_S36
I<7R5fReGUYPJOKYD`g@;C0
VGaHOV0J>JmPFgTdzUCQ0S2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
L0 1259
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s36
!i10b 1
!s100 oo5oC2Iz>nd808hDAfbhg1
!s85 0
vRAMB16_S1_S1
I^oE0EUlhGJ5lEe<1W?HG[2
VOGGOaGBc=o<DSC0e9VkdR0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
L0 798
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s1
!i10b 1
!s100 5<^`?9UMNncf`7;FWTU^X1
!s85 0
vRAMB16_S1_S18
IAS7JZ^ncghOJSCZ1ZIb8E0
V15BW;>1@>a6?Z_L<TZQ@c3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
L0 946
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s18
!i10b 1
!s100 JI5UT2Po59gGlzLJ_M]1T2
!s85 0
vRAMB16_S1_S2
INU<h06FadcM63zOfT8FZ]3
ViL9_DOSSTLKDdC4im7EO52
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
Z42 L0 810
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s2
!i10b 1
!s100 ;:oe:[IDo^<@C2AlR4E?b0
!s85 0
vRAMB16_S1_S36
IVU?@TPP23nnB8^DW5zjC`0
VZU3D<?aUWliOCWYON7VKd1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
L0 1071
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s36
!i10b 1
!s100 99ijbC^fO4VoZP[a@aL`Z1
!s85 0
vRAMB16_S1_S4
I@6bZi4T0anCH8W:02DUDA2
V77EGVWnA6Ma?CKl410:G[3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
L0 823
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s4
!i10b 1
!s100 2bXLUI[U`_GPhGlCkBaTI0
!s85 0
vRAMB16_S1_S9
I=1a33Bo;]UJW`bIK^N4jQ3
V2XeQnYB`5G2RBLZGSDHV>2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
L0 884
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s9
!i10b 1
!s100 H9aWUcLH_@D_bIM5:JZVe0
!s85 0
vRAMB16_S2
I?c2Y:X@P9MXjLVBKBT4^K3
VBb6le<81I^i]eH:R>dC[[3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
L0 291
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2
!i10b 1
!s100 oRD@N2cZ[HC`6m[SX`98j1
!s85 0
vRAMB16_S2_S18
I_4[S?66e>Wb9X`;3h6_dD3
V6JPbj@n6<=YD2WVZkNec;2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
L0 952
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s18
!i10b 1
!s100 ZCO3[blESn3]<VPiH5K8l0
!s85 0
vRAMB16_S2_S2
IFb?hiNk@UV2GLao0Maz9Q0
V:A_4TNknS;C_eVd]<BdXR0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
R42
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s2
!i10b 1
!s100 O?0zzJQSV;XCJPGomg97T2
!s85 0
vRAMB16_S2_S36
I7zMFO`heU<Fm[nfBcIbJ`3
V@gn]?l>NoT7EfDd3AGM2d2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
L0 1077
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s36
!i10b 1
!s100 M>dZYSl>oifJY5^f_gK;g2
!s85 0
vRAMB16_S2_S4
I;gVMNP?h`NKoR99X[7H211
Vg;7>:1Q>SfnLP1YZ_[jGi1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
L0 829
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s4
!i10b 1
!s100 =`IfYWnn:4JkcB<C]c4c=3
!s85 0
vRAMB16_S2_S9
I;;0h70Um_R=Y4_<Yi[TLL0
Vnn0e6dF@=^Z:6Gbe5UC6G2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
L0 890
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s9
!i10b 1
!s100 VV1_kX7L975_80;6fBODI3
!s85 0
vRAMB16_S36
IO@?WPSezb:zQ:i6Z7[Wb30
Vjba``MHz1HKN^mBAdgD1N3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
L0 648
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36
!i10b 1
!s100 ^6XGM^5Cz5FT7?Yi<KD?X1
!s85 0
vRAMB16_S36_S36
IARCaR3d<YZ1?N6_]_>PR00
VA`T:MReYR;VSM;^AEfAK:2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
L0 1372
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36_@s36
!i10b 1
!s100 LlgLN_:hQIbA;=lSYSBK:2
!s85 0
vRAMB16_S4
I1=A;B_m[<MJ4h`RJcNWkT2
VR=b]_Z:;mE>i;PDNhb7oT2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
L0 310
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4
!i10b 1
!s100 ][gVke5IlgMPjb_Ld?;K@3
!s85 0
vRAMB16_S4_S18
IHG2K=Ho8nNW>UdKT=ooUn2
V@GZ97a6UEAMP>13N_`cJI0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
L0 965
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s18
!i10b 1
!s100 MWULEBkInI<FB[@n8cm3i3
!s85 0
vRAMB16_S4_S36
IBfn`o^]H^X23UZS^b]z<90
VzfM[FgZYVzK@0BKjAYd6]1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
L0 1090
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s36
!i10b 1
!s100 jJJfU:50FWnoZK[QXW[DP3
!s85 0
vRAMB16_S4_S4
Il2hDGG9J_j@]OXD4_W5ed0
VhS_=42VGiKX5Ga_D4FC@`0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
L0 836
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s4
!i10b 1
!s100 Q;OAYjSENHi3ZZn7PmfUG2
!s85 0
vRAMB16_S4_S9
I17amBc6=b0a9><WaRdWkl3
VO1RUE;?9gXTkHXz4A>C6V2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
L0 903
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s9
!i10b 1
!s100 UimJ1MmL1mRmYcME4@G:43
!s85 0
vRAMB16_S9
I[><G0<XSMmLoIjRjJ?Ac_1
VaKA>`2PG22KG9j3ehh2520
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
L0 380
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9
!i10b 1
!s100 @[zWi14QR@CXKdS^Fo8PG3
!s85 0
vRAMB16_S9_S18
IJJ4B?CZ3aGF1fWeLL8L@E2
V^leFz`>e8iIic6Gd937E11
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
Z43 L0 1072
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s18
!i10b 1
!s100 MzVPER?NRSddG8VKl=lfE0
!s85 0
vRAMB16_S9_S36
IgFg=Q:k?eZja92MAHDal40
VHI7;0cMW`9e_hZIYmbPhn2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
L0 1197
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s36
!i10b 1
!s100 ShlOa6XUV84W96^W48k2H2
!s85 0
vRAMB16_S9_S9
IC^m24Q:2WH6kfSW9?MZk70
VjRE]GJTVQM5K=>WRoQHe]0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
L0 997
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s9
!i10b 1
!s100 057][e9z:V04VeWzi2?Rb2
!s85 0
vRAMB16BWE
I0oRXVlXAk:`X>g4;bdR>b2
V?=_NkcAJ92fLgb8H]mNln1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e
!i10b 1
!s100 1:z0Kj4>^HEiA>Zj>PH5X0
!s85 0
vRAMB16BWE_S18
IXk549H4ZL=bP^4YRQHST[0
V46H8ZE2OSiWlAC`fgWijG0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18
!i10b 1
!s100 mcofAOH0i6^nU5@aFOVPQ3
!s85 0
vRAMB16BWE_S18_S18
Ia0EPBQQB8Mbg[Jenol5dK0
VNXaaZ9I:513[7<;6UNRe41
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s18
!i10b 1
!s100 ;o4]n4S>47YmIlN@M>D@j0
!s85 0
vRAMB16BWE_S18_S9
IF0;4OnU4fSZdW0U87fLd;2
V;PI`3UOUAj8BR[=WPUFmF2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s9
!i10b 1
!s100 Sk]QT;zA<`?[fbk76DA>63
!s85 0
vRAMB16BWE_S36
I:BFIFQS1<Ko>m`6;HH3^n1
VBKY2K`KlnA]Lb4LoEb9o^0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36
!i10b 1
!s100 FlzRnPMnkbfbA@Hi?bjn33
!s85 0
vRAMB16BWE_S36_S18
IfJlMDULl:Reh9AQ2kIem^2
VD:EWc<_BIdDm4;137bkb>1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s18
!i10b 1
!s100 YiAK@ag7[`<eP3iQZ?2dA0
!s85 0
vRAMB16BWE_S36_S36
I<65jMh7<7GX1A=hQ_7=4h1
VTVRcEhY<N6X3Y56@CVK062
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s36
!i10b 1
!s100 aWK9a=TB2<i[7<@YASSVh1
!s85 0
vRAMB16BWE_S36_S9
IOj9Ma81nacU=]Qo0>li_R2
VePU]R2LjM^KIH1Bl9WWh@1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s9
!i10b 1
!s100 RCXe8EP[eo_Y7e=f1g^Sm2
!s85 0
vRAMB16BWER
IGRKidBFWPJ<cdj8VRf_YI0
V5_IU]lX@?o>BQ1^bG?gG41
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e@r
!i10b 1
!s100 kG4kd_k4<F<^_]CA<nK`U0
!s85 0
vRAMB18
I2`ZL0b@2MGCVV^da_47Bm3
VFk=DjKjA7;`8bIMAE3IOh2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18
!i10b 1
!s100 JTL`XIEMca^?<^2CP5H6H3
!s85 0
vRAMB18E1
I0E_PN4zl7Z:Ozh?g>^n9^1
VI@bDDE0`bE[Mo0W6hm9m33
R1
R2
Z44 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
Z45 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
L0 61
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@e1
!i10b 1
!s100 [XTd3C07c7<kPk[hZhfDJ0
!s85 0
vRAMB18SDP
Iz7g1Fgd`6b[h_?=jEEP3<0
VKBzhG=O0fbedK]0z=VclM2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@s@d@p
!i10b 1
!s100 SMhj<?ldQITFoof:aGJkZ1
!s85 0
vRAMB32_S64_ECC
IZhJ>Q`PV4WYIOcb8;=Vne1
VMLC[R=2gn1?IU]j>Iaj4>0
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b32_@s64_@e@c@c
!i10b 1
!s100 fdCPAT[Hh5_bdOH=9Vzfl2
!s85 0
vRAMB36
I8m^j]7Pb<RaV>]FlbUTCe1
VXE_M6>mgIl2aInaP6NPKP2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36
!i10b 1
!s100 UH4^]LTOk6YQfk?VT>8fN2
!s85 0
vRAMB36_EXP
Ilg5T=@CG4Ho?n9H=><K9G0
VXaJ;nib7SU^<6XB3YznIh3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36_@e@x@p
!i10b 1
!s100 ]1VQ9FQUfVLn6TIZR0NV71
!s85 0
vRAMB36E1
ITRF3RQ_oPZSl7[R8Y2>ng0
VG6LX>4cPzb;[7K=jj7EgK2
R1
R2
Z46 8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
Z47 FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
L0 68
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@e1
!i10b 1
!s100 YABH:Q91X7;V[39KW4<fP2
!s85 0
vRAMB36SDP
I^T]UzgJa2G?FENRboP`NI3
VaRSzk:5AM>EgjE^FaG3Y[3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p
!i10b 1
!s100 BcC0_:<g9[;P13j5;N7OT3
!s85 0
vRAMB36SDP_EXP
IVa8CfVeClH<V3?AG6:`Co3
V_jRZ>HWJ8f_A`5Y]X6aOm1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p_@e@x@p
!i10b 1
!s100 `^AR8?V=C;jM8=4b5K[Lb3
!s85 0
vRAMB4_S1
IBLSkVfDD1P]SzdC4?1O0O0
V@0?E6m4PCnKI[dN?kg0DO3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
Z48 L0 169
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1
!i10b 1
!s100 >`4hi@;=kfUT5[4L6bDWk3
!s85 0
vRAMB4_S16
In=U64YS_zQAoi9>IJ_>_N2
VLnDF0NSXl]A0PFC:WNROO1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
L0 285
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16
!i10b 1
!s100 CVz66P79I8>jIO;g?NVH10
!s85 0
vRAMB4_S16_S16
I:3_ce2f0LIBAFYnK60NVM3
VD60RWXH]Qo3IUn_7c_4d52
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
L0 697
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16_@s16
!i10b 1
!s100 Q:FE11jGnF8MhiDGgmmOe0
!s85 0
vRAMB4_S1_S1
InzAIXHT`je9FaWc`4JY3C0
VLiKPeGDWlcVbbV1^ii37F2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
L0 555
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s1
!i10b 1
!s100 8X_YI2L9<ZZDE`l@2V>jP3
!s85 0
vRAMB4_S1_S16
IgfNcb[[HSa;PODJikjmG01
VlU`dYP7V3603nR`a7?5M_3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
L0 626
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s16
!i10b 1
!s100 J?Rn?`Wh>RDY5cTnmN@gG2
!s85 0
vRAMB4_S1_S2
IJd@ihSAY7IQJ[EG^TM24]3
V9Ifd]E[3>WfE;zdId=a@<2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
L0 559
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s2
!i10b 1
!s100 bB>26:_<cbkFi801QMF[?1
!s85 0
vRAMB4_S1_S4
IIAfL18VWlHMAz1cc=Ieb]1
VAM`J?RMN=A?GfRAWDSJ4D3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
L0 568
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s4
!i10b 1
!s100 g[hTIV7J[V_GkS7hK?in70
!s85 0
vRAMB4_S1_S8
ILjLDJ5oW7mdJ`bbX6:K:P3
VKGd70Cd:8>KCjj?=U9@aZ2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
L0 587
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s8
!i10b 1
!s100 ckkmKkD9[d;[cN=S28:^70
!s85 0
vRAMB4_S2
I8V5603GV1ONY52R1<=fYM3
V^K]638UC__P[AblFKo8[E3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
L0 176
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2
!i10b 1
!s100 5a9kChIEM;UohJJbQe;ZU3
!s85 0
vRAMB4_S2_S16
Ic8h;1`0ZWfR`1=C`_XQWZ1
Vl=k>8oZ5TBN`UH4zKSg@A1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
L0 630
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s16
!i10b 1
!s100 52`g:GH<heezQ<[M3o4:`0
!s85 0
vRAMB4_S2_S2
IjD?o^>[9a9CWC_O:4`E942
VFH3o=_:]P[]jKN<@m^]U13
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
L0 563
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s2
!i10b 1
!s100 __z2__:9:^FV2nc@^A4YP1
!s85 0
vRAMB4_S2_S4
IeM6[9^:?^`]OT>3V5:k2e0
Vc0P:eclnC=AR;ODS_d6bz1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
L0 572
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s4
!i10b 1
!s100 LMo_13Pa=4QRnii<aTKaW0
!s85 0
vRAMB4_S2_S8
IDU_199=z[3]Id:4G0>^kS3
Vmg]UQg_77AKWz4<<hP>VI1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
L0 591
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s8
!i10b 1
!s100 n1o`@W[[olimK;X:mjbd>3
!s85 0
vRAMB4_S4
IGBOz]Haf5^?fN>FD;[dQN0
V58UXfd[KFNZgBRV`SBQSi2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
L0 191
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4
!i10b 1
!s100 Bd<R1H]MV6TofDmR@HOF<0
!s85 0
vRAMB4_S4_S16
ISYR9nEc6_H7K99_D8nGWG0
V5QX3I5P1iADei9`b46Ad?1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
L0 639
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s16
!i10b 1
!s100 e78C>e:Mi8Z5EzS:k5j=B1
!s85 0
vRAMB4_S4_S4
I;_YW3NeQM]Q85WO5BVW1=0
V?D;RM0I2XD_z5o2HVeN@f3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
L0 581
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s4
!i10b 1
!s100 iDJ_e?9g`6XEPF4H@3EjN0
!s85 0
vRAMB4_S4_S8
IO15adj?=S>SRJ^ElFech73
VhzfUZEeVRFHiH@<n6Sjbb1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
L0 600
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s8
!i10b 1
!s100 ob3T8M32BYW>8]<jNR;KI3
!s85 0
vRAMB4_S8
IgO<Wz?U1J=`7A6VV7LRAh2
VmH4^CNiUPkQCf5jb;na;e3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
L0 222
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8
!i10b 1
!s100 _N`Q^Y_:Di294RJZF4c9Y0
!s85 0
vRAMB4_S8_S16
I<<NMogC2KkV04^;10C]BG3
VZX598d5lNOB6ImmEhQL2i3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
L0 659
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s16
!i10b 1
!s100 6UKdT>=XmI]2GNi>TZBK53
!s85 0
vRAMB4_S8_S8
IgGRffH_5X8Afa1mK1mBMI1
VF1GjETfA89UZ@NP<WR@Q60
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
L0 619
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s8
!i10b 1
!s100 W9dZ^EIZL`dD_ZZJ7H9;S3
!s85 0
vRAMB8BWER
IikKWC?IZ0nhf8AmDS8dS^3
VdU19Z;zUh5:<mQVDn[dAj3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b8@b@w@e@r
!i10b 1
!s100 YooYega`d:nhjO>53]E=43
!s85 0
vrank12d_oserdese1_vlog
I[2@7Oe3?:QR=UJ>O4LHW;0
V1=no:Hn7GeL?@QDncXzYl2
R1
R2
R25
R26
L0 866
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 kVPR0XEGnjTUL8DJ^]X0h1
!s85 0
vRB18_INTERNAL_VLOG
I:=zk4USzdnOTIgga83DH81
V2h2mcclQi2eO4^TTR`Uh92
R1
R2
R44
R45
L0 633
R3
r1
31
R4
R5
R6
R7
n@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 F@NoU>l4a_dK0=M4g^DE70
!s85 0
vRB36_INTERNAL_VLOG
IDC996CHa^^:mQ;a:YhQaW3
V@kmg7M=C[8<0PLQEY]`RV1
R1
R2
R46
R47
L0 942
R3
r1
31
R4
R5
R6
R7
n@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 aBXzNAJZnWUZX]Z>5Xamd0
!s85 0
vROM128X1
Ia?V]0akO?DKP]j8Iol0;o3
V4A`T:[?6Q0U[MHMjT7zIN3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m128@x1
!i10b 1
!s100 84N<9Lb63LCK_?Oz8QfZ[1
!s85 0
vROM16X1
Igf@1Ta0LJglWPG<nTESQP1
VM99JVY>[6WonOPKL<;c@P0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m16@x1
!i10b 1
!s100 TUmYcj3:97Z3:EL=:]Q3O2
!s85 0
vROM256X1
IR6fF0bch_Ilz@:825Q5KF3
V`Cz2?3E33oKX>Eg[`1Y^C2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m256@x1
!i10b 1
!s100 ?DFAXEZ;Hhk5GdHGjK_Hn0
!s85 0
vROM32X1
I<nejh>U@GRMNbLLeH?MSf2
VcB;KOMVZ0:iYLbbZS3gXi2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m32@x1
!i10b 1
!s100 0^I4U6IXeK4PzKjJgLe9L0
!s85 0
vROM64X1
I:o92LYOI:nU`7F[:;cdjO0
Vl<8WYZ@K[Ta_a=igC<JKK1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m64@x1
!i10b 1
!s100 e09c>Ii?h@_gNAo6GXnH_3
!s85 0
vselfheal_oserdese1_vlog
I>Xn8J:?EVanR?ecn9UM>01
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R2
R25
R26
L0 475
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 omDHeLQjXK105YT:SFU_^2
!s85 0
vSIM_CONFIG_S3A
I]>KQHK?]7M3:2:BAEQD:D3
VbR4oZKUz4Nk??SKkZj`X60
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a
!i10b 1
!s100 jHVJ8PPU?YE]dhm0Ofl2h2
!s85 0
vSIM_CONFIG_S3A_SERIAL
IH7Wa_I=CXKDWj54da]>z71
VSJHSel7>9ZgNG?3?oI6Z20
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a_@s@e@r@i@a@l
!i10b 1
!s100 DKN><G]2QJ5YKh`;@nGQc2
!s85 0
vSIM_CONFIG_S6
IaV]K_>Q1DQJ]kL^O2_9aY1
Vg>l=b1E?@o?l:JNR]gB^=1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
L0 40
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6
!i10b 1
!s100 67RGKh?RmhX@L8^F^ZHj`1
!s85 0
vSIM_CONFIG_S6_SERIAL
Ig0P8Y2g5>9lazG>`dMB>G1
VW4WzNmOkdhYIL`j3>M`[93
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!i10b 1
!s100 lh1]d]4RWBdVKWiQNVX?l0
!s85 0
vSIM_CONFIG_V5
IS7TA9Ne?6h^L_lBhSAz[P2
Vk0ZB=:<@FFanafZFXUUFD2
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5
!i10b 1
!s100 I6XkLQZn[_ReUU9ze1d0l2
!s85 0
vSIM_CONFIG_V5_SERIAL
IPaV3QS2Ec>;llfaWID>YJ0
V>=?Mm<BPW>`5A6LbDTMMl1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5_@s@e@r@i@a@l
!i10b 1
!s100 l:I`T_8hLk?QhJKK6K]gn1
!s85 0
vSIM_CONFIG_V6
ILoz7VYR?4E0e7JQ=Zzi0K1
VNI`lJ<D9K_0T:T6;>P[X=0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6
!i10b 1
!s100 11I_CQ>=_28I=f^<A@Wfz3
!s85 0
vSIM_CONFIG_V6_SERIAL
Iia<SXG]bXEj6mjFn:?Lh<2
VNSOIa3U:DzMm93i99MLAd3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!i10b 1
!s100 W94gB3YRDS7LYd4gPg[gP3
!s85 0
vSIM_CONFIGE2
IWTHK[e?b^eLT0lK1EfibA3
Vdn>e]lcmZ9U;iz6[X^GCU1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g@e2
!i10b 1
!s100 MnUS56mL?MIWU8CnWNZWg3
!s85 0
vSPI_ACCESS
IQ^YldCRcXj_0[PJALPm`[3
VHJREN?ZhXC6:cL1hez5W11
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@p@i_@a@c@c@e@s@s
!i10b 1
!s100 _1<:WJbU630mh1iMWBafE2
!s85 0
vSRL16
ILUl[z?Yc4edz6z?A86XDU1
VQ3eoKZ6iKb:_>WO`;@29N1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16
!i10b 1
!s100 Bd6Oa_F8Djdf=GS9AnVmT3
!s85 0
vSRL16_1
II>DbXM5IJlB]neCDJ`oVK3
VA`Q@cJZRD6T7N85UZdXJi0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16_1
!i10b 1
!s100 gA>JLXmzYM6WYVi^79N@>3
!s85 0
vSRL16E
I=X5nJzhLMdIY97W:2AibW1
VT8U2f=;D`2E5YB[XeNKG>1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e
!i10b 1
!s100 <ZcmGVIlONaGm`0JXz5?N1
!s85 0
vSRL16E_1
I>`XQo:OYnnIOiRh3ILgZV1
V80ZRc9hDYW_9`Y_oN=flY3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e_1
!i10b 1
!s100 d:G:i2l?=QKTZ>X3YGA=@2
!s85 0
vSRLC16
IREUb[kl0j`?><TU8aO=aW3
VU;Fb_c=1Kgb[jkW1Kd]C83
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16
!i10b 1
!s100 ec>lbU]_OQ:gAV26Bng<g1
!s85 0
vSRLC16_1
IL9HUSHA;E<FdZ?dWSP>Wf0
VJ7_0G:TcoU=IC4FRhSAaH3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16_1
!i10b 1
!s100 XI2JK=:QK:Ez0z50ljYi=3
!s85 0
vSRLC16E
IFjZf4>^<c7lY8INbH?4=R1
V_Ozl@he0XLF?Uzf2mNOMW2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e
!i10b 1
!s100 TRTL<N_VoY3>62b:;@NT70
!s85 0
vSRLC16E_1
ICBMRGgZQ9[]=dZ[40Q<IQ0
VMlF;c<iOBF2a139iQG?Zz2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e_1
!i10b 1
!s100 ]WCTghkhHAATnYV]0]7GZ2
!s85 0
vSRLC32E
IBlOLIhJzFZXzWVbco@7`f0
VoFL1g:n=PZT=?QB>1kkJF0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c32@e
!i10b 1
!s100 =je2WMfz2nKYdlQzl59Ih1
!s85 0
vSTARTUP_FPGACORE
Ik3IG<nYGHo;G3iWR[l=>k3
VFc1@n2[3C3hL8K3?nf?eG0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!i10b 1
!s100 SE;QA2@h8<J6ggRTkG]fR0
!s85 0
vSTARTUP_SPARTAN3
IlV@D5I<Z3JJ@LJSVXf4652
VO^5mX^`=lf`m3Kc?FAzAo2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!i10b 1
!s100 VjFWMBbH[8iTQAAYd>R=@0
!s85 0
vSTARTUP_SPARTAN3A
IQf6oYbRNJV=IAbUfL=iIo3
V3PN]EdVWF:TiTS5hmziYo3
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 R@BOY@OFnS[@JMJ;Y;l?d0
!s85 0
vSTARTUP_SPARTAN3E
IA;b3]f6X>OFhT98HzGeUf0
VT=5aiZedZA?J5j3hdBzO61
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!i10b 1
!s100 X`Ae3b3gfc>Jla0A^87mU0
!s85 0
vSTARTUP_SPARTAN6
INmQgdR?5GdP:<mnFMNfkI0
VMnVVhQhH>?><dg5D629nk2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 CADF6C^FGPg7A@`;6@1>_2
!s85 0
vSTARTUP_VIRTEX4
IBg:P88c^7aH9GJQ]`8RAV0
VfGSIE?7=mOL?:>IO=4B0I3
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!i10b 1
!s100 ahD6`^1dQHW2XM5=2`DiD0
!s85 0
vSTARTUP_VIRTEX5
II3m<QDT_nlf4>6KUh3`L50
VJTFZl=7H8N@XHUZHGo2Rz0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!i10b 1
!s100 ?Dh:kITdF<RW714J?e9A22
!s85 0
vSTARTUP_VIRTEX6
I6K^C@3fXSECgF>B;@QoRM2
VPa3TUn[S<Qjc[208gVV]72
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!i10b 1
!s100 J`DZczKgedZEWmh`PH@0>1
!s85 0
vSTARTUPE2
Io1^_WF2KR4IUW5@;6X^B72
V4Zm@lh7J`k]:[60o^daUP3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p@e2
!i10b 1
!s100 >AI8inJB2_Cn<TDbR`hP51
!s85 0
vSUSPEND_SYNC
ISI2<><EcKYb4>YaWnmV8_0
VaV1PPgb__V<_kE32V6II?2
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@u@s@p@e@n@d_@s@y@n@c
!i10b 1
!s100 1JTmAdTn573WB<XMFaE4L3
!s85 0
vSYSMON
I[C4HDhA`A8o9FiVYLNJ7R3
VjjVJb:b`25f^mih`W0Q>^1
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@s@y@s@m@o@n
!i10b 1
!s100 dKHUclR`IYX2`WeVMPc8?1
!s85 0
vTBLOCK
Ikez9^PM:AKI2=c^nOjETg0
VafBCWYlPoY64[a:knjG3m0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@b@l@o@c@k
!i10b 1
!s100 84fXjN5MFYDJlUBaDDXjH0
!s85 0
vTEMAC
I3=A<gVOb`B75n7]dN1>5a0
V@iKDz4nbnGHB7C2CV[bF51
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c
!i10b 1
!s100 i<M;>cgoL2H?J?_329^]M2
!s85 0
vTEMAC_SINGLE
I@k:bhaQ3E?GnR6[Q9e32B3
VPLC^jV0MUaR;GGOn;S;SK0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c_@s@i@n@g@l@e
!i10b 1
!s100 ?36iz2cAW<HJBSG8QibjE3
!s85 0
vTIMEGRP
I?JRI<_fVVST4QWkz9G`d20
VX@WJZL;45k^9]SczDZGBN2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@g@r@p
!i10b 1
!s100 WiL=jU_Wa5h:B;aUg4K;N0
!s85 0
vTIMESPEC
I]7D5NCI3BRSB[YlZa8nWB1
VCP=PAaRZ4=L=[i6EzR`bX2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@s@p@e@c
!i10b 1
!s100 7Zoa7F3]YjdRP3jCJD51O3
!s85 0
vtout_oserdese1_vlog
IE1_7I;c:lVRRO`IEKN6Az2
V6KA@fTJR^CL21UeiUH>kO3
R1
R2
R25
R26
L0 2930
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 _EQgC65M1Tm22LCn5dgIP1
!s85 0
vtrif_oserdese1_vlog
Ib42dzk7YZZ9@cNT1?j07^2
V1W`A9XeMalXl?>^:>[oNS1
R1
R2
R25
R26
L0 1292
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 IUQ0;_M@MDkP=e7Coo5;i2
!s85 0
vtxbuffer_oserdese1_vlog
I^[Cio?c5UBl>A:nd^Xb[G3
V2dXNL2>@In;CACeGHEmLO2
R1
R2
R25
R26
L0 1484
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ;:O66QTiX3VHRdRBTGLAd1
!s85 0
vUSR_ACCESS_VIRTEX4
I`b=aM^2WBVk8;Q^IFbLi72
V?[3RAeJXKk_kF^]ghfS5F3
R1
R32
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x4
!i10b 1
!s100 k3[CWdfRhbPJeOJOa@[1k0
!s85 0
vUSR_ACCESS_VIRTEX5
IKk=bMkJC]P9lFg4giK1^:3
V]lHo>lS[F1>YW7BD9;:9n0
R1
R8
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x5
!i10b 1
!s100 kIjz5>6O5o_1[WLBK_H>;2
!s85 0
vUSR_ACCESS_VIRTEX6
IRn<go<P7H15<oIz`_bDP_0
VhkdE:Lz8Zg=nd=dehNgYN3
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!i10b 1
!s100 PB9[keWkIVG9DUm=YhNB41
!s85 0
vUSR_ACCESSE2
IEPPm>AXXjgg?m]F79oKIh2
VNL`U]fe<LCC1ib?e[4Td`1
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s@e2
!i10b 1
!s100 DR9C>XWgg4bZ5dJ?biI_D0
!s85 0
vVCC
IKL_e[M<?dkOlf^Dic_Ao?0
V3Rm8330Pk1WQ5k9UefQ[^0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\VCC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\VCC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@v@c@c
!i10b 1
!s100 0OKQj=4mWVjNCR0k_nk601
!s85 0
vXADC
I^WIFdGknBKETIBlK::KQz0
VXVZ0n;BUQjN4Hd9W@;0<B0
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XADC.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XADC.v
L0 48
R3
r1
31
R4
R5
R6
R7
n@x@a@d@c
!i10b 1
!s100 FV@kI<Mb7h94id[jRY3^B0
!s85 0
vXNOR2
IhKYS;2J64b;S6I>_Z1RWm1
V@INzGC`RakPdPR`JX`D`=3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r2
!i10b 1
!s100 2445ezakh5@ob;aRlmE?U3
!s85 0
vXNOR3
I0Xo[FFD<9?jUFYOMCY?^U3
VDW2<4]>E4;QGh2z=^3J`D2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r3
!i10b 1
!s100 k_FJ1D_bJa;93fPQ[Hg8^0
!s85 0
vXNOR4
IUGk20N?V5>idLeGKTGXFA3
Vg=P>0KdT]V@]mb94@8S@Q1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r4
!i10b 1
!s100 k11XlRk>VhnGhbTJBJnZe3
!s85 0
vXNOR5
I0LP3VR]Sdl0h>GA5cnWhD0
Vch7O@DEmaYKB;UhOdJ8l?3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r5
!i10b 1
!s100 lB2LO2HCmBWMkl?EQC?oe0
!s85 0
vXOR2
IeZWme:GFR?lSi`GB8]YFG3
VK6F08zTWBoo?9V]3SN9:E2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR2.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r2
!i10b 1
!s100 N^odgf:NAQ]@<]j_F85lF3
!s85 0
vXOR3
ImR13a5RYoOC=`=Zo4POjd2
Vn:L?h3R`THI:`kMX0M?1n0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR3.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r3
!i10b 1
!s100 [QoHLb8cPJMDE?8?To4?N0
!s85 0
vXOR4
ICkL:C:UbLA]chG>?ej5Mo2
Vk`I3<djI0_7o6Z2V_GJ2^3
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR4.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r4
!i10b 1
!s100 gcdcYSEAc^P;:84;RfLL^3
!s85 0
vXOR5
INEL6Pbgea:UmV_gl]VM@@3
Vn9I]H[KCLfTA95Ke7Yl6P0
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR5.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r5
!i10b 1
!s100 :VLJQ5<Eo?4n>RnTCAhoi3
!s85 0
vXORCY
I2>^Mh=4LAGSLoQMEef?]z2
Vz=jV9gJVcY=mlR5j4L71l1
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y
!i10b 1
!s100 ioE:6b8l;U1n^W[QBM`;00
!s85 0
vXORCY_D
Ifc]jAX0_YL26<6Z1h5>bG3
VGK^geDHVb6d8Ilck=QU870
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@d
!i10b 1
!s100 :6lIUUHP18Bm;Mm__6GC?3
!s85 0
vXORCY_L
IA83Z4OMIea51KSA3B5G?Y0
VB8a>ZE3nH6<GFVo6c_kOc2
R1
R9
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@l
!i10b 1
!s100 IocbD04`0diZ?49>DEBU32
!s85 0
vZHOLD_DELAY
I=KO:la0<SdaSGcMh^E9LD1
V<D?l7Qa]eEbAYb_0MGjm00
R1
R2
8C:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
FC:\Xilinx\14.6\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@z@h@o@l@d_@d@e@l@a@y
!i10b 1
!s100 2YanAC4ddC5RJbfi2z_K:2
!s85 0
