{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699331661263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699331661270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 22:34:21 2023 " "Processing started: Mon Nov 06 22:34:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699331661270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331661270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile16by4Bit -c RegisterFile16by4Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile16by4Bit -c RegisterFile16by4Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331661270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699331662192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699331662192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg4Bit-implementation " "Found design unit 1: Reg4Bit-implementation" {  } { { "Reg4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Reg4Bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331676978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg4Bit " "Found entity 1: Reg4Bit" {  } { { "Reg4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Reg4Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331676978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331676978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg1Bit-implementation " "Found design unit 1: Reg1Bit-implementation" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Reg1Bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331676994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg1Bit " "Found entity 1: Reg1Bit" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Reg1Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331676994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331676994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16input4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16input4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16Input4Bit-implementation " "Found design unit 1: mux16Input4Bit-implementation" {  } { { "Mux16Input4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Mux16Input4Bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331676994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16Input4Bit " "Found entity 1: Mux16Input4Bit" {  } { { "Mux16Input4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Mux16Input4Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331676994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331676994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder4Bit-implementation " "Found design unit 1: Decoder4Bit-implementation" {  } { { "Decoder4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Decoder4Bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331676994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder4Bit " "Found entity 1: Decoder4Bit" {  } { { "Decoder4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Decoder4Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331676994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331676994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile16by4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile16by4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile16by4Bit-implementation " "Found design unit 1: RegisterFile16by4Bit-implementation" {  } { { "RegisterFile16by4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/RegisterFile16by4Bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331677011 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile16by4Bit " "Found entity 1: RegisterFile16by4Bit" {  } { { "RegisterFile16by4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/RegisterFile16by4Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331677011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331677011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile16by4Bit " "Elaborating entity \"RegisterFile16by4Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699331677069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4Bit Decoder4Bit:Decoder " "Elaborating entity \"Decoder4Bit\" for hierarchy \"Decoder4Bit:Decoder\"" {  } { { "RegisterFile16by4Bit.vhd" "Decoder" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/RegisterFile16by4Bit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331677144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4Bit Reg4Bit:reg0 " "Elaborating entity \"Reg4Bit\" for hierarchy \"Reg4Bit:reg0\"" {  } { { "RegisterFile16by4Bit.vhd" "reg0" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/RegisterFile16by4Bit.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331677144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1Bit Reg4Bit:reg0\|Reg1Bit:bit0 " "Elaborating entity \"Reg1Bit\" for hierarchy \"Reg4Bit:reg0\|Reg1Bit:bit0\"" {  } { { "Reg4Bit.vhd" "bit0" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/Reg4Bit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331677157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16Input4Bit Mux16Input4Bit:mux1 " "Elaborating entity \"Mux16Input4Bit\" for hierarchy \"Mux16Input4Bit:mux1\"" {  } { { "RegisterFile16by4Bit.vhd" "mux1" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task1/RegisterFile16by4Bit.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331677231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699331678008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699331678784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331678784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699331678915 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699331678915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699331678915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699331678915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699331678944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 22:34:38 2023 " "Processing ended: Mon Nov 06 22:34:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699331678944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699331678944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699331678944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331678944 ""}
