
% From https://www.overleaf.com/learn/latex/Glossaries

\makeglossaries % Prepare for adding glossary entries


\newglossaryentry{latex}
{
        name=latex,
        description={Is a mark up language specially suited for
scientific documents}
}

\newglossaryentry{bibliography}
{
        name=bibliography,
        plural=bibliographies,
        description={A list of the books referred to in a scholarly work,
typically printed as an appendix}
}

\newglossaryentry{maths}
{
    name=mathematics,
    description={Mathematics is what mathematicians do}
}

\newglossaryentry{vortex}
{
    name=Vortex,
    description={Vortex is an open source RISC-V based GPGPU architecture aiming at enabling architecture research and FPGA-accelerated simulation}
}

\newglossaryentry{pocl}
{
    name=PoCL,
    description={PoCL (Portable Compute Language) is an open source implementation of the OpenCL 1.2 standard with some OpenCL 2.0 features}
}

\newglossaryentry{rodinia}
{
    name=Rodinia,
    description={Rodinia is a benchmark suite designed for heterogeneous computing infrastructures with OpenMP, OpenCL and CUDA implementations}
}

\newglossaryentry{riscv}
{
    name=RISC-V,
    description={RISC-V is an open instruction set architecture based on RISC (Reduced Instruction Set Computer) principles}
}

% --------------------
% ----- Acronyms -----
% --------------------

\newacronym{gpu}{GPU}{graphics processing unit}
\newacronym{gpgpu}{GPGPU}{general purpose graphics processing unit}
\newacronym{cpi}{CPI}{cycles per instruction}
\newacronym{ipc}{IPC}{instructions per cycle}
\newacronym{fpga}{FPGA}{field-programmable gate array}
\newacronym{sm}{SM}{streaming multiprocessor}
\newacronym{cta}{CTA}{cooperative thread array}
\newacronym{tlp}{TLP}{thread level parallelism}
\newacronym{ilp}{ILP}{instruction level parallelism}
\newacronym{ipdom}{IPDOM}{immediate postdominator}
\newacronym{gsi}{GSI}{GPU stall inspector}
\newacronym{plr}{PLR}{performance-lock register}
\newacronym{rtl}{RTL}{register transfer level}
\newacronym{isa}{ISA}{instruction set architecture}
\newacronym{pc}{PC}{program counter}
\newacronym{icache}{ICache}{instruction cache}
\newacronym{dcache}{DCache}{data cache}
\newacronym{alu}{ALU}{arithmetic logic unit}
\newacronym{lsu}{LSU}{load-store unit}
\newacronym{csr}{CSR}{control status register}
\newacronym{fpu}{FPU}{floating point unit}
\newacronym{cal}{CAL}{computer architecture lab}
\newacronym{gpr}{GPR}{general purpose registers}
\newacronym{csv}{CSV}{\acrshort{cpi} stacks for \Gls{vortex}}
\newacronym{mlp}{MLP}{memory level parallelism}
\newacronym{rop}{ROP}{render output unit}
\newacronym{simt}{SIMT}{single instruction multiple threads}
\newacronym{tb}{TB}{thread block}
\newacronym{fu}{FU}{functional unit}
\newacronym{lrr}{LRR}{loose round-robin}
\newacronym{gto}{GTO}{greedy then oldest}
\newacronym{nss}{NSS}{no stall scheduling}
\newacronym{bpr}{BPR}{back pressure reduction}
\newacronym{il}{IL}{intermediate language}
\newacronym{asic}{ASIC}{application specific integrated circuit}
\newacronym{hpc}{HPC}{high-performance computing}
\newacronym{noc}{NoC}{network on chip}
\newacronym{simd}{SIMD}{single instruction multiple data}
\newacronym{uuid}{UUID}{universally unique identifier}
\newacronym{lsb}{LSB}{least-significant bit}
\newacronym{cpu}{CPU}{central processing unit}