// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then
 * the in value is loaded into the memory location specified by address
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way (in=load, sel=address[9..11], a=zero, b=one, c=two, d=three, e=four, f=five, g=six, h=seven);

    RAM512 (in=in, load=zero, address=address[0..8], out=ram0Out);
    RAM512 (in=in, load=one, address=address[0..8], out=ram1Out);
    RAM512 (in=in, load=two, address=address[0..8], out=ram2Out);
    RAM512 (in=in, load=three, address=address[0..8], out=ram3Out);
    RAM512 (in=in, load=four, address=address[0..8], out=ram4Out);
    RAM512 (in=in, load=five, address=address[0..8], out=ram5Out);
    RAM512 (in=in, load=six, address=address[0..8], out=ram6Out);
    RAM512 (in=in, load=seven, address=address[0..8], out=ram7Out);

    Mux8Way16 (a=ram0Out, b=ram1Out, c=ram2Out, d=ram3Out, e=ram4Out, f=ram5Out, g=ram6Out, h=ram7Out, sel=address[9..11], out=out);
}
