Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 549f02084dc24164b8bbdd81b30f4db9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment1/LectureAssignment1.srcs/sources_1/new/signedmultiplier.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment1/LectureAssignment1.srcs/sources_1/new/signedmultiplier.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment1/LectureAssignment1.srcs/sources_1/new/signedmultiplier.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x' [D:/Users/Sander/Documents/GitHub/ECE3300L/LectureAssignment1/LectureAssignment1.srcs/sources_1/new/signedmultiplier.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
