(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param13 = (^~(~&((~^(8'ha3)) ? ((8'had) ? (8'hac) : (8'ha8)) : (~&(8'h9f))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire3;
  input wire signed [(3'h4):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire [(4'h8):(1'h0)] wire12;
  wire [(4'h8):(1'h0)] wire11;
  wire [(2'h3):(1'h0)] wire10;
  wire signed [(4'h8):(1'h0)] wire9;
  wire signed [(4'h9):(1'h0)] wire8;
  wire signed [(2'h2):(1'h0)] wire7;
  wire [(4'hb):(1'h0)] wire6;
  wire signed [(2'h3):(1'h0)] wire5;
  wire [(3'h5):(1'h0)] wire4;
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = $signed((({(8'ha8)} ?
                         wire1[(1'h1):(1'h1)] : ((8'ha3) ? wire1 : wire1)) ?
                     (8'haa) : $unsigned($signed(wire2))));
  assign wire5 = $unsigned(wire4);
  assign wire6 = $signed(wire2[(1'h0):(1'h0)]);
  assign wire7 = ($unsigned(wire4) ?
                     ($unsigned($unsigned((8'ha2))) ?
                         $unsigned((|wire3)) : wire2[(2'h2):(2'h2)]) : (wire6[(3'h6):(3'h6)] ?
                         $signed((wire0 - wire6)) : wire3));
  assign wire8 = {(wire4[(1'h1):(1'h0)] >>> ((|(8'ha2)) ?
                         (!wire5) : ((8'ha1) <<< wire2)))};
  assign wire9 = (wire7 || wire8);
  assign wire10 = $signed(((^~$signed((8'had))) ?
                      (8'ha1) : $unsigned(wire6[(4'h9):(4'h9)])));
  assign wire11 = $unsigned((-$unsigned((wire0 << wire1))));
  assign wire12 = wire3[(2'h2):(2'h2)];
endmodule