// Seed: 493073268
module module_0;
  id_1 :
  assert property (@(posedge id_1) (1'b0))
  else $display(id_1, 1);
  tri0 id_5;
  assign id_5 = 1'h0 ^ 1;
  always @(posedge 1'b0) begin : LABEL_0
    assume (id_5);
  end
  wire id_6;
  wire id_7;
  wire id_8;
  id_9(
      .sum(id_3), .id_0(id_4)
  );
  tri  id_10 = id_1;
  wire id_11;
  wire id_12;
  assign id_6 = id_6;
  assign id_2 = 1;
endmodule
module module_1 ();
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
