// Seed: 1152421145
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output tri id_3
);
  assign id_3 = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd86
) (
    input tri1 id_0,
    input tri id_1,
    output tri1 id_2,
    input wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input wor _id_7,
    input tri0 id_8
);
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_2
  );
  logic [id_7 : 1 'b0] id_10 = id_8, id_11;
endmodule
