{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.25511",
   "Default View_TopLeft":"1233,736",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"/scrambler_block|/decryption_layer|/unscrambler_layer|/decoding_layer_0",
   "Interfaces View_Layers":"/input_layer/axi_quad_spi_0_ip2intc_irpt:false|/clock_layer/clk_wiz_clk_out1:false|/reset_0_1:false|/input_layer/axi_iic_0_iic2intc_irpt:false|/input_layer/axi_gpio_0_ip2intc_irpt:false|/reset_1:false|/cpu_layer/mdm_1_Debug_SYS_Rst:false|/scrambler_block/scrambler_axi_0_irq:false|/clock_layer/rst_clk_wiz_100M_peripheral_aresetn:false|/input_layer/axi_uartlite_0_interrupt:false|/sys_clock_1:false|/clock_layer/rst_clk_wiz_100M_mb_reset:false|/input_layer/axi_ethernetlite_0_ip2intc_irpt:false|/clock_layer/rst_clk_wiz_100M_bus_struct_reset:false|",
   "Interfaces View_ScaleFactor":"0.6",
   "Interfaces View_TopLeft":"-257,0",
   "No Loops_Layers":"/input_layer/axi_quad_spi_0_ip2intc_irpt:true|/clock_layer/clk_wiz_clk_out1:true|/reset_0_1:true|/input_layer/axi_iic_0_iic2intc_irpt:true|/input_layer/axi_gpio_0_ip2intc_irpt:true|/reset_1:true|/cpu_layer/mdm_1_Debug_SYS_Rst:true|/scrambler_block/scrambler_axi_0_irq:true|/clock_layer/rst_clk_wiz_100M_peripheral_aresetn:true|/input_layer/axi_uartlite_0_interrupt:true|/sys_clock_1:true|/clock_layer/rst_clk_wiz_100M_mb_reset:true|/input_layer/axi_ethernetlite_0_ip2intc_irpt:true|/clock_layer/rst_clk_wiz_100M_bus_struct_reset:true|",
   "No Loops_ScaleFactor":"0.43725",
   "No Loops_TopLeft":"238,263",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port mdio_rtl -pg 1 -lvl 5 -x 1720 -y 460 -defaultsOSRD
preplace port mii_rtl -pg 1 -lvl 5 -x 1720 -y 440 -defaultsOSRD
preplace port dip_switches_16bits -pg 1 -lvl 5 -x 1720 -y 520 -defaultsOSRD
preplace port temp_sensor -pg 1 -lvl 5 -x 1720 -y 420 -defaultsOSRD
preplace port acl_spi -pg 1 -lvl 5 -x 1720 -y 480 -defaultsOSRD
preplace port usb_uart -pg 1 -lvl 5 -x 1720 -y 500 -defaultsOSRD
preplace port dip_switches_16bits_0 -pg 1 -lvl 5 -x 1720 -y 540 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_reset_0 -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_encrypted_valid_out_0 -pg 1 -lvl 5 -x 1720 -y 40 -defaultsOSRD
preplace port port-id_enable -pg 1 -lvl 0 -x 0 -y 1090 -defaultsOSRD
preplace port port-id_valid_in -pg 1 -lvl 0 -x 0 -y 1070 -defaultsOSRD
preplace port port-id_received_valid_0 -pg 1 -lvl 5 -x 1720 -y 1240 -defaultsOSRD
preplace portBus encrypted_data_out_0 -pg 1 -lvl 5 -x 1720 -y 20 -defaultsOSRD
preplace portBus received_data_0 -pg 1 -lvl 5 -x 1720 -y 1220 -defaultsOSRD
preplace inst input_layer -pg 1 -lvl 4 -x 1430 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 154 156 153 152 155 157} -defaultsOSRD -pinY S_AXI 0L -pinY temp_sensor 0R -pinY S_AXI1 20L -pinY mii_rtl 20R -pinY mdio_rtl 40R -pinY acl_spi 60R -pinY AXI_LITE 40L -pinY S_AXI2 60L -pinY usb_uart 80R -pinY S_AXI3 80L -pinY dip_switches_16bits 100R -pinY dip_switches_16bits_0 120R -pinY S_AXI4 100L -pinY ext_spi_clk 120L -pinY s_axi_aresetn 140L -pinY iic2intc_irpt 180R -pinY ip2intc_irpt 220R -pinY ip2intc_irpt1 160R -pinY interrupt 140R -pinY ip2intc_irpt2 200R -pinBusY gpio_io_o 240R
preplace inst interrupt_layer -pg 1 -lvl 4 -x 1430 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 22 23 20 19 25 18 26 21 24} -defaultsOSRD -pinY s_axi 0L -pinY s_axi_aclk 80L -pinY s_axi_aresetn 100L -pinY irq 160R -pinBusY In0 40L -pinBusY In1 140L -pinBusY In2 20L -pinBusY In3 160L -pinBusY In4 60L -pinBusY In5 120L
preplace inst scrambler_block -pg 1 -lvl 4 -x 1430 -y 790 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 47 41 45 46 44 43 42 40} -defaultsOSRD -pinY S00_AXI 0L -pinY S_AXI_INTR 20L -pinY valid_out 300R -pinBusY data_out 280R -pinY valid_in 280L -pinY enable 300L -pinY rst 80L -pinY clk 60L -pinBusY data_in 40L -pinY irq 0R
preplace inst encryption_block -pg 1 -lvl 2 -x 620 -y 940 -defaultsOSRD -pinY clk 0L -pinY reset 20L -pinBusY scrambled_data_in 40L -pinY scrambled_valid_in 60L -pinBusY encrypted_data_out 20R -pinY encrypted_valid_out 40R
preplace inst transmission_layer -pg 1 -lvl 3 -x 980 -y 940 -defaultsOSRD -pinY clk 0L -pinBusY din 20L -pinY wr_en 40L -pinBusY tx_data_out 40R -pinY tx_valid_out 60R -pinY rst 60L
preplace inst reception_layer -pg 1 -lvl 4 -x 1430 -y 1220 -swap {0 3 1 2 4 5} -defaultsOSRD -pinY clk 0L -pinY rst 60L -pinBusY rx_data_in 20L -pinY rx_valid_in 40L -pinBusY received_data_0 0R -pinY received_valid_0 20R
preplace inst cpu_layer -pg 1 -lvl 3 -x 980 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 140 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 160 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 20 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 40 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 60 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 80 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 100 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 120 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 185 180 184 183 186 182 181} -defaultsOSRD -pinY M06_AXI 0R -pinY M03_AXI 680R -pinY M07_AXI 700R -pinY M02_AXI 310R -pinY M00_AXI 330R -pinY M04_AXI 350R -pinY M05_AXI 370R -pinY M01_AXI 390R -pinY M08_AXI 410R -pinY Clk 700L -pinY Interrupt 0L -pinY Reset 680L -pinY Debug_SYS_Rst 720R -pinY S00_ARESETN 720L -pinY SYS_Rst 40L -pinY M00_ARESETN 20L
preplace inst clock_layer -pg 1 -lvl 1 -x 200 -y 110 -swap {3 7 4 0 2 5 6 1 8} -defaultsOSRD -pinY reset_0 20L -pinBusY peripheral_aresetn 850R -pinY mb_reset 680R -pinY mb_debug_sys_rst 0L -pinBusY bus_struct_reset 40R -pinY sys_clock 40L -pinY clk_out1 770R -pinY locked 20R -pinBusY reset 60L
preplace netloc In5_1 1 3 2 1220 710 1600
preplace netloc Reset_2 1 1 2 N 790 NJ
preplace netloc SYS_Rst_1 1 1 2 N 150 NJ
preplace netloc axi_ethernetlite_0_ip2intc_irpt 1 3 2 1220 10 1700
preplace netloc axi_gpio_0_ip2intc_irpt 1 3 2 1240 30 1680
preplace netloc axi_iic_0_iic2intc_irpt 1 3 2 1260 50 1660
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 3 2 1260 320 1640
preplace netloc axi_uartlite_0_interrupt 1 3 2 1240 340 1600
preplace netloc clk_wiz_locked 1 1 2 N 130 NJ
preplace netloc cpu_layer_Debug_SYS_Rst 1 0 4 20 50 NJ 50 NJ 50 1120
preplace netloc data_in_1 1 3 2 1260 730 1620
preplace netloc enable_0_1 1 0 4 NJ 1090 NJ 1090 NJ 1090 NJ
preplace netloc encrypted_data_out 1 2 1 N 960
preplace netloc encryption_block_encrypted_valid_out 1 2 1 N 980
preplace netloc interrupt_layer_irq 1 2 3 820 30 1200J 360 1620
preplace netloc microblaze_0_Clk 1 1 3 380 880 820 880 1140
preplace netloc reception_layer_received_data_0 1 4 1 NJ 1220
preplace netloc reception_layer_received_valid_0 1 4 1 NJ 1240
preplace netloc reset_0_1 1 0 1 NJ 130
preplace netloc reset_1 1 0 1 NJ 170
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 380 1050 840 1050 1180
preplace netloc scrambler_block_data_out_0 1 1 4 400 1160 NJ 1160 NJ 1160 1620
preplace netloc scrambler_block_valid_out_0 1 1 4 420 1140 NJ 1140 NJ 1140 1600
preplace netloc sys_clock_1 1 0 1 NJ 150
preplace netloc transmission_layer_tx_data_out 1 3 1 1160 980n
preplace netloc transmission_layer_tx_valid_out 1 3 1 1120 1000n
preplace netloc valid_in 1 0 4 NJ 1070 NJ 1070 NJ 1070 NJ
preplace netloc AXI_LITE_1 1 3 1 N 460
preplace netloc S00_AXI_1 1 3 1 N 790
preplace netloc S_AXI1_1 1 3 1 N 440
preplace netloc S_AXI2_1 1 3 1 N 480
preplace netloc S_AXI3_1 1 3 1 N 500
preplace netloc S_AXI4_1 1 3 1 N 520
preplace netloc S_AXI_2 1 3 1 N 420
preplace netloc S_AXI_INTR_1 1 3 1 N 810
preplace netloc axi_ethernetlite_0_MDIO 1 4 1 NJ 460
preplace netloc axi_ethernetlite_0_MII 1 4 1 NJ 440
preplace netloc axi_gpio_0_GPIO 1 4 1 NJ 520
preplace netloc axi_iic_0_IIC 1 4 1 NJ 420
preplace netloc axi_quad_spi_0_SPI_0 1 4 1 NJ 480
preplace netloc axi_uartlite_0_UART 1 4 1 NJ 500
preplace netloc input_layer_dip_switches_16bits_0 1 4 1 NJ 540
preplace netloc s_axi_1 1 3 1 N 110
levelinfo -pg 1 0 200 620 980 1430 1720
pagesize -pg 1 -db -bbox -sgen -120 0 1970 1330
",
   "Reduced Jogs_ScaleFactor":"0.928333",
   "Reduced Jogs_TopLeft":"800,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port mdio_rtl -pg 1 -lvl 4 -x 2810 -y -20 -defaultsOSRD
preplace port mii_rtl -pg 1 -lvl 4 -x 2810 -y -60 -defaultsOSRD
preplace port dip_switches_16bits -pg 1 -lvl 4 -x 2810 -y 60 -defaultsOSRD
preplace port temp_sensor -pg 1 -lvl 4 -x 2810 -y -80 -defaultsOSRD
preplace port acl_spi -pg 1 -lvl 4 -x 2810 -y -40 -defaultsOSRD
preplace port usb_uart -pg 1 -lvl 4 -x 2810 -y 0 -defaultsOSRD
preplace port dip_switches_16bits_0 -pg 1 -lvl 4 -x 2810 -y 80 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -80 -y 830 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -80 -y 400 -defaultsOSRD
preplace port port-id_reset_0 -pg 1 -lvl 0 -x -80 -y 340 -defaultsOSRD
preplace port port-id_encrypted_valid_out_0 -pg 1 -lvl 4 -x 2810 -y 40 -defaultsOSRD
preplace port port-id_enable -pg 1 -lvl 0 -x -80 -y 790 -defaultsOSRD
preplace port port-id_valid_in -pg 1 -lvl 0 -x -80 -y 620 -defaultsOSRD
preplace port port-id_valid_out_0 -pg 1 -lvl 4 -x 2810 -y 900 -defaultsOSRD
preplace port port-id_error_detected_0 -pg 1 -lvl 4 -x 2810 -y -300 -defaultsOSRD
preplace port port-id_error_detected_1 -pg 1 -lvl 4 -x 2810 -y 950 -defaultsOSRD
preplace portBus encrypted_data_out_0 -pg 1 -lvl 4 -x 2810 -y 20 -defaultsOSRD
preplace portBus data_out_0 -pg 1 -lvl 4 -x 2810 -y 920 -defaultsOSRD
preplace portBus sseg_out_0 -pg 1 -lvl 4 -x 2810 -y 970 -defaultsOSRD
preplace inst input_layer -pg 1 -lvl 2 -x 1290 -y 20 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 154 156 153 152 155 157} -defaultsOSRD
preplace inst interrupt_layer -pg 1 -lvl 2 -x 1290 -y 310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 22 23 20 19 25 18 26 21 24} -defaultsOSRD
preplace inst scrambler_block -pg 1 -lvl 2 -x 1290 -y 550 -defaultsOSRD
preplace inst encryption_block -pg 1 -lvl 3 -x 2280 -y -90 -defaultsOSRD
preplace inst transmission_layer -pg 1 -lvl 3 -x 2280 -y 90 -defaultsOSRD
preplace inst reception_layer -pg 1 -lvl 3 -x 2280 -y 240 -swap {0 3 1 2 4 5} -defaultsOSRD
preplace inst cpu_layer -pg 1 -lvl 1 -x 670 -y 120 -defaultsOSRD
preplace inst clock_layer -pg 1 -lvl 1 -x 670 -y 520 -swap {3 7 4 0 2 5 6 1 8} -defaultsOSRD
preplace inst decryption_layer -pg 1 -lvl 3 -x 2280 -y 410 -defaultsOSRD
preplace inst unscrambler_layer -pg 1 -lvl 3 -x 2280 -y 640 -defaultsOSRD
preplace inst decoding_layer_0 -pg 1 -lvl 3 -x 2280 -y 940 -defaultsOSRD
preplace inst scrambler_block|scrambler_axi_0 -pg 1 -lvl 1 -x 1390 -y 570 -defaultsOSRD
preplace inst scrambler_block|scrambler_0 -pg 1 -lvl 1 -x 1390 -y 760 -defaultsOSRD
preplace inst decryption_layer|decryption_logic_0 -pg 1 -lvl 1 -x 2360 -y 440 -defaultsOSRD
preplace inst unscrambler_layer|unscrambler_layer_0 -pg 1 -lvl 1 -x 2350 -y 680 -defaultsOSRD
preplace inst decoding_layer_0|decoding_layer_1 -pg 1 -lvl 1 -x 2270 -y 942 -defaultsOSRD
preplace netloc In5_1 1 1 2 1000 -220 1750
preplace netloc Reset_2 1 0 2 -60 280 870
preplace netloc SYS_Rst_1 1 0 2 -30 270 880
preplace netloc axi_ethernetlite_0_ip2intc_irpt 1 1 2 1020 -210 1730
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 2 1050 -170 1700
preplace netloc axi_iic_0_iic2intc_irpt 1 1 2 1040 -200 1720
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 2 1010 -190 1710
preplace netloc axi_uartlite_0_interrupt 1 1 2 1030 -180 1690
preplace netloc clk_wiz_locked 1 0 2 -50 290 850
preplace netloc cpu_layer_Debug_SYS_Rst 1 0 2 -30 300 860
preplace netloc data_in_1 1 1 2 990 -240 1740
preplace netloc enable_0_1 1 0 2 -30J 740 NJ
preplace netloc encrypted_data_out 1 2 2 1910 -280 2690
preplace netloc encryption_block_encrypted_valid_out 1 2 2 1920 -270 2680
preplace netloc interrupt_layer_irq 1 0 3 -60 -250 NJ -250 1760
preplace netloc microblaze_0_Clk 1 0 3 -30 -30 900 -230 1830
preplace netloc reset_0_1 1 0 1 -40J 340n
preplace netloc reset_1 1 0 1 -60J 400n
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 0 3 -40 260 940 -160 1810
preplace netloc scrambler_block_data_out_0 1 2 1 1860 -80n
preplace netloc scrambler_block_valid_out_0 1 2 1 1870 -60n
preplace netloc sys_clock_1 1 0 1 -50J 530n
preplace netloc transmission_layer_tx_data_out 1 2 2 1950 -240 2650
preplace netloc transmission_layer_tx_valid_out 1 2 2 1930 -250 2670
preplace netloc valid_in 1 0 2 NJ 620 850J
preplace netloc reception_layer_received_data_0 1 2 2 1900 -260 2700
preplace netloc reception_layer_received_valid_0 1 2 2 1940 -230 2660
preplace netloc decryption_layer_valid_out 1 2 2 1890 -290 2710
preplace netloc decryption_layer_data_out 1 2 2 1880 -300 2720
preplace netloc unscrambler_layer_valid_out 1 2 2 1940 1080 2660
preplace netloc unscrambler_layer_data_out 1 2 2 1930 800 2650
preplace netloc scrambler_block_lfsr_out 1 2 1 1950 720n
preplace netloc scrambler_block_parity_out 1 2 1 1720 780n
preplace netloc scrambler_block_crc_out 1 2 1 1700 800n
preplace netloc decoding_layer_0_data_out_0 1 3 1 2710 912n
preplace netloc decoding_layer_0_valid_out_0 1 3 1 2770 900n
preplace netloc decoding_layer_0_error_detected_1 1 3 1 2760 950n
preplace netloc decoding_layer_0_sseg_out_0 1 3 1 2760 970n
preplace netloc AXI_LITE_1 1 1 1 920 -10n
preplace netloc S00_AXI_1 1 1 1 930 50n
preplace netloc S_AXI1_1 1 1 1 910 -30n
preplace netloc S_AXI2_1 1 1 1 950 10n
preplace netloc S_AXI3_1 1 1 1 970 30n
preplace netloc S_AXI4_1 1 1 1 980 50n
preplace netloc S_AXI_2 1 1 1 860 -50n
preplace netloc S_AXI_INTR_1 1 1 1 890 70n
preplace netloc axi_ethernetlite_0_MDIO 1 2 2 1770J -220 2790
preplace netloc axi_ethernetlite_0_MII 1 2 2 1850J -10 2730
preplace netloc axi_gpio_0_GPIO 1 2 2 1790J -210 2770
preplace netloc axi_iic_0_IIC 1 2 2 1780J -200 2780
preplace netloc axi_quad_spi_0_SPI_0 1 2 2 1820J 0 2750
preplace netloc axi_uartlite_0_UART 1 2 2 1800J -190 2760
preplace netloc input_layer_dip_switches_16bits_0 1 2 2 1840J -180 2740
preplace netloc s_axi_1 1 1 1 960 30n
preplace netloc scrambler_block|clk_1 1 0 1 1240 560n
preplace netloc scrambler_block|data_in_1 1 0 1 N 800
preplace netloc scrambler_block|enable_0_1 1 0 1 1220 740n
preplace netloc scrambler_block|rst_1 1 0 1 1250 580n
preplace netloc scrambler_block|scrambler_0_data_out 1 1 1 N 720
preplace netloc scrambler_block|scrambler_0_valid_out 1 1 1 1530 700n
preplace netloc scrambler_block|scrambler_axi_0_irq 1 1 1 1540 570n
preplace netloc scrambler_block|valid_in_0_1 1 0 1 1230 720n
preplace netloc scrambler_block|scrambler_0_lfsr_out 1 1 1 N 760
preplace netloc scrambler_block|scrambler_0_parity_out 1 1 1 N 780
preplace netloc scrambler_block|scrambler_0_crc_out 1 1 1 N 800
preplace netloc scrambler_block|Conn1 1 0 1 N 520
preplace netloc scrambler_block|Conn2 1 0 1 N 540
preplace netloc decryption_layer|data_in_1 1 0 1 2220 370n
preplace netloc decryption_layer|valid_in_1 1 0 1 2210 390n
preplace netloc decryption_layer|clk_1 1 0 1 N 410
preplace netloc decryption_layer|reset_1 1 0 1 N 430
preplace netloc decryption_layer|decryption_logic_0_valid_out 1 1 1 2500 410n
preplace netloc decryption_layer|decryption_logic_0_data_out 1 1 1 N 430
preplace netloc unscrambler_layer|valid_in_1 1 0 1 2210 600n
preplace netloc unscrambler_layer|data_in_1 1 0 1 2200 620n
preplace netloc unscrambler_layer|clk_1 1 0 1 N 640
preplace netloc unscrambler_layer|rst_1 1 0 1 N 660
preplace netloc unscrambler_layer|unscrambler_layer_0_valid_out 1 1 1 2490 650n
preplace netloc unscrambler_layer|unscrambler_layer_0_data_out 1 1 1 N 670
preplace netloc unscrambler_layer|lfsr_in_1 1 0 1 N 720
preplace netloc decoding_layer_0|valid_in_1 1 0 1 2110 912n
preplace netloc decoding_layer_0|data_in_1 1 0 1 N 932
preplace netloc decoding_layer_0|parity_in_1 1 0 1 2100 952n
preplace netloc decoding_layer_0|crc_in_1 1 0 1 N 972
preplace netloc decoding_layer_0|decoding_layer_1_data_out 1 1 1 N 912
preplace netloc decoding_layer_0|decoding_layer_1_valid_out 1 1 1 N 932
preplace netloc decoding_layer_0|clk_1 1 0 1 2090 892n
preplace netloc decoding_layer_0|rst_1 1 0 1 2120 912n
preplace netloc decoding_layer_0|decoding_layer_1_error_detected 1 1 1 N 952
preplace netloc decoding_layer_0|decoding_layer_1_sseg_out 1 1 1 N 972
levelinfo -pg 1 -80 670 1290 2280 2810
levelinfo -hier scrambler_block * 1390 *
levelinfo -hier decryption_layer * 2360 *
levelinfo -hier unscrambler_layer * 2350 *
levelinfo -hier decoding_layer_0 * 2270 *
pagesize -pg 1 -db -bbox -sgen -200 -320 3060 1280
pagesize -hier scrambler_block -db -bbox -sgen 1190 460 1570 860
pagesize -hier decryption_layer -db -bbox -sgen 2180 350 2530 530
pagesize -hier unscrambler_layer -db -bbox -sgen 2170 570 2520 780
pagesize -hier decoding_layer_0 -db -bbox -sgen 2060 830 2450 1060
"
}
{
   "da_axi4_cnt":"22",
   "da_board_cnt":"11",
   "da_clkrst_cnt":"13",
   "da_mb_cnt":"1"
}
