

================================================================
== Vivado HLS Report for 'packetMaker'
================================================================
* Date:           Fri Jun 30 19:10:42 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        packetMaker
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.39|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1               |    ?|    ?|        29|          -|          -|  inf |    no    |
        | + packetMaker_label3  |   26|   26|         3|          1|          1|    25|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      15|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        0|      -|       32|      13|
|Multiplexer          |        -|      -|        -|      79|
|Register             |        -|      -|      156|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      188|     107|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+------+-----+------+-------------+
    |packet1_U  |packetMaker_packet1  |        0|  32|  13|    25|   32|     1|          800|
    +-----------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                     |        0|  32|  13|    25|   32|     1|          800|
    +-----------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_107_p2                          |     +    |      0|  0|   5|           5|           1|
    |packetOut_V_last_V_1_load_A            |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_last_V_1_load_B            |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_packet_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |packetOut_V_packet_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_101_p2                     |   icmp   |      0|  0|   2|           5|           4|
    |packetOut_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |packetOut_V_packet_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_last_V_fu_118_p2                   |   icmp   |      0|  0|   2|           5|           5|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  15|          23|          16|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter2          |   1|          2|    1|          2|
    |i_reg_90                         |   5|          2|    5|         10|
    |packetOut_TDATA_blk_n            |   1|          2|    1|          2|
    |packetOut_V_dest_V_1_state       |   2|          3|    2|          6|
    |packetOut_V_last_V_1_data_out    |   1|          2|    1|          2|
    |packetOut_V_last_V_1_state       |   2|          3|    2|          6|
    |packetOut_V_packet_V_1_data_out  |  64|          2|   64|        128|
    |packetOut_V_packet_V_1_state     |   2|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  79|         24|   79|        167|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_reg_129  |   1|   0|    1|          0|
    |exitcond_reg_129                            |   1|   0|    1|          0|
    |i_reg_90                                    |   5|   0|    5|          0|
    |packetOut_V_dest_V_1_sel_rd                 |   1|   0|    1|          0|
    |packetOut_V_dest_V_1_state                  |   2|   0|    2|          0|
    |packetOut_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |packetOut_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |packetOut_V_last_V_1_state                  |   2|   0|    2|          0|
    |packetOut_V_packet_V_1_payload_A            |  64|   0|   64|          0|
    |packetOut_V_packet_V_1_payload_B            |  64|   0|   64|          0|
    |packetOut_V_packet_V_1_sel_rd               |   1|   0|    1|          0|
    |packetOut_V_packet_V_1_sel_wr               |   1|   0|    1|          0|
    |packetOut_V_packet_V_1_state                |   2|   0|    2|          0|
    |tmp_last_V_reg_143                          |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 156|   0|  156|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |      packetMaker     | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs |      packetMaker     | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      packetMaker     | return value |
|ap_done           | out |    1| ap_ctrl_hs |      packetMaker     | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      packetMaker     | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      packetMaker     | return value |
|packetOut_TDATA   | out |   64|    axis    | packetOut_V_packet_V |    pointer   |
|packetOut_TVALID  | out |    1|    axis    |  packetOut_V_dest_V  |    pointer   |
|packetOut_TREADY  |  in |    1|    axis    |  packetOut_V_dest_V  |    pointer   |
|packetOut_TDEST   | out |    8|    axis    |  packetOut_V_dest_V  |    pointer   |
|packetOut_TLAST   | out |    1|    axis    |  packetOut_V_last_V  |    pointer   |
|id_V              |  in |   32|   ap_none  |         id_V         |    pointer   |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_7 (6)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_packet_V), !map !36

ST_1: StgValue_8 (7)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !40

ST_1: StgValue_9 (8)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_dest_V), !map !44

ST_1: StgValue_10 (9)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %id_V), !map !48

ST_1: StgValue_11 (10)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @packetMaker_str) nounwind

ST_1: StgValue_12 (11)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:27
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %id_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_13 (12)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:27
:6  call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_14 (13)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:27
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_15 (14)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:44
:8  br label %.loopexit


 <State 2>: 0.89ns
ST_2: loop_begin (16)  [1/1] 0.00ns
.loopexit:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_2: StgValue_17 (17)  [1/1] 0.89ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
.loopexit:1  br label %1


 <State 3>: 2.39ns
ST_3: i (19)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %.loopexit ], [ %i_1, %2 ]

ST_3: exitcond (20)  [1/1] 1.17ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:1  %exitcond = icmp eq i5 %i, -7

ST_3: i_1 (21)  [1/1] 1.24ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:2  %i_1 = add i5 %i, 1

ST_3: StgValue_21 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:3  br i1 %exitcond, label %.loopexit.loopexit, label %2

ST_3: tmp (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:4  %tmp = zext i5 %i to i64

ST_3: packet1_addr (29)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:5  %packet1_addr = getelementptr inbounds [25 x i32]* @packet1, i64 0, i64 %tmp

ST_3: packet1_load (30)  [2/2] 2.39ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:6  %packet1_load = load i32* %packet1_addr, align 4

ST_3: tmp_last_V (32)  [1/1] 1.17ns  loc: ../hlsSources/srcs/packetMaker.cpp:49
:8  %tmp_last_V = icmp eq i5 %i, -8


 <State 4>: 2.39ns
ST_4: packet1_load (30)  [1/2] 2.39ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:6  %packet1_load = load i32* %packet1_addr, align 4

ST_4: tmp_packet_V (31)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:7  %tmp_packet_V = sext i32 %packet1_load to i64

ST_4: StgValue_28 (33)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:55
:9  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, i64 %tmp_packet_V, i1 %tmp_last_V, i8 0)


 <State 5>: 0.00ns
ST_5: empty (24)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_5: StgValue_30 (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:1  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind

ST_5: tmp_2 (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str5)

ST_5: StgValue_32 (27)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_33 (33)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:55
:9  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, i64 %tmp_packet_V, i1 %tmp_last_V, i8 0)

ST_5: empty_3 (34)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:56
:10  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str5, i32 %tmp_2)

ST_5: StgValue_35 (35)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:11  br label %1


 <State 6>: 0.00ns
ST_6: StgValue_36 (37)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ packetOut_V_packet_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ id_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7   (specbitsmap      ) [ 0000000]
StgValue_8   (specbitsmap      ) [ 0000000]
StgValue_9   (specbitsmap      ) [ 0000000]
StgValue_10  (specbitsmap      ) [ 0000000]
StgValue_11  (spectopmodule    ) [ 0000000]
StgValue_12  (specinterface    ) [ 0000000]
StgValue_13  (specinterface    ) [ 0000000]
StgValue_14  (specinterface    ) [ 0000000]
StgValue_15  (br               ) [ 0000000]
loop_begin   (specloopbegin    ) [ 0000000]
StgValue_17  (br               ) [ 0011111]
i            (phi              ) [ 0001000]
exitcond     (icmp             ) [ 0011111]
i_1          (add              ) [ 0011111]
StgValue_21  (br               ) [ 0000000]
tmp          (zext             ) [ 0000000]
packet1_addr (getelementptr    ) [ 0001100]
tmp_last_V   (icmp             ) [ 0001110]
packet1_load (load             ) [ 0000000]
tmp_packet_V (sext             ) [ 0001010]
empty        (speclooptripcount) [ 0000000]
StgValue_30  (specloopname     ) [ 0000000]
tmp_2        (specregionbegin  ) [ 0000000]
StgValue_32  (specpipeline     ) [ 0000000]
StgValue_33  (write            ) [ 0000000]
empty_3      (specregionend    ) [ 0000000]
StgValue_35  (br               ) [ 0011111]
StgValue_36  (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="packetOut_V_packet_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_packet_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="packetOut_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="packetOut_V_dest_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="packet1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetMaker_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="8" slack="0"/>
<pin id="69" dir="0" index="4" bw="32" slack="0"/>
<pin id="70" dir="0" index="5" bw="1" slack="1"/>
<pin id="71" dir="0" index="6" bw="1" slack="0"/>
<pin id="72" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="packet1_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="packet1_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packet1_load/3 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="1"/>
<pin id="92" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exitcond_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_last_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_packet_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_packet_V/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="exitcond_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="packet1_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="1"/>
<pin id="140" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="packet1_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_last_V_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_packet_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_packet_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="94" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="94" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="94" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="122"><net_src comp="94" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="85" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="132"><net_src comp="101" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="107" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="141"><net_src comp="78" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="146"><net_src comp="118" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="151"><net_src comp="124" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="64" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packetOut_V_packet_V | {5 }
	Port: packetOut_V_last_V | {5 }
	Port: packetOut_V_dest_V | {5 }
 - Input state : 
	Port: packetMaker : packet1 | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
		exitcond : 1
		i_1 : 1
		StgValue_21 : 2
		tmp : 1
		packet1_addr : 2
		packet1_load : 3
		tmp_last_V : 1
	State 4
		tmp_packet_V : 1
		StgValue_28 : 2
	State 5
		empty_3 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      i_1_fu_107     |    0    |    5    |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond_fu_101   |    0    |    2    |
|          |  tmp_last_V_fu_118  |    0    |    2    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_64   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |      tmp_fu_113     |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   | tmp_packet_V_fu_124 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    9    |
|----------|---------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|packet1|    0   |   32   |   13   |
+-------+--------+--------+--------+
| Total |    0   |   32   |   13   |
+-------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  exitcond_reg_129  |    1   |
|     i_1_reg_133    |    5   |
|      i_reg_90      |    5   |
|packet1_addr_reg_138|    5   |
| tmp_last_V_reg_143 |    1   |
|tmp_packet_V_reg_148|   64   |
+--------------------+--------+
|        Total       |   81   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_64 |  p4  |   2  |  32  |   64   ||    32   |
| grp_access_fu_85 |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   74   ||  1.784  ||    37   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |    9   |
|   Memory  |    0   |    -   |   32   |   13   |
|Multiplexer|    -   |    1   |    -   |   37   |
|  Register |    -   |    -   |   81   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   113  |   59   |
+-----------+--------+--------+--------+--------+
