#-----------------------------------------------------------
# Webtalk v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec 21 20:07:30 2017
# Process ID: 6232
# Current directory: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/xsim.dir/min_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/webtalk.log
# Journal file: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/xsim.dir/min_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/xsim.dir/min_sopc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 21 20:07:35 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 52.559 ; gain = 0.484
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 20:07:35 2017...
