{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1610905919021 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1610905919021 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1610905919107 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1610905919107 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1610905919204 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1610905919204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610905920428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610905920428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 12:52:00 2021 " "Processing started: Sun Jan 17 12:52:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610905920428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905920428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905920428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610905921412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/charrom/charrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/charrom/charrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharROM_ROM-arch " "Found design unit 1: CharROM_ROM-arch" {  } { { "../../../RTL/CharROM/CharROM_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CharROM/CharROM_ROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934731 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharROM_ROM " "Found entity 1: CharROM_ROM" {  } { { "../../../RTL/CharROM/CharROM_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CharROM/CharROM_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/statusleds_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/statusleds_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statusleds_pwm-rtl " "Found design unit 1: statusleds_pwm-rtl" {  } { { "../../../Board/c4board/statusleds_pwm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/statusleds_pwm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934734 ""} { "Info" "ISGN_ENTITY_NAME" "1 statusleds_pwm " "Found entity 1: statusleds_pwm" {  } { { "../../../Board/c4board/statusleds_pwm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/statusleds_pwm.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/c4boardtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/board/c4board/c4boardtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4BoardToplevel-RTL " "Found design unit 1: C4BoardToplevel-RTL" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934737 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4BoardToplevel " "Found entity 1: C4BoardToplevel" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-rtl " "Found design unit 1: spi_interface-rtl" {  } { { "../../../RTL/Peripherals/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/spi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934740 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../../../RTL/Peripherals/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/spi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/peripheral_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/peripheral_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_controller-rtl " "Found design unit 1: peripheral_controller-rtl" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934743 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_controller " "Found entity 1: peripheral_controller" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934746 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-rtl " "Found design unit 1: interrupt_controller-rtl" {  } { { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934749 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_master-rtl " "Found design unit 1: video_vga_master-rtl" {  } { { "../../../RTL/Video/video_vga_master.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_master.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934752 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_master " "Found entity 1: video_vga_master" {  } { { "../../../RTL/Video/video_vga_master.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_master.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_dither.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/video_vga_dither.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_dither-rtl " "Found design unit 1: video_vga_dither-rtl" {  } { { "../../../RTL/Video/video_vga_dither.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_dither.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934755 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_dither " "Found entity 1: video_vga_dither" {  } { { "../../../RTL/Video/video_vga_dither.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/video_vga_dither.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-rtl " "Found design unit 1: vga_controller-rtl" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934758 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/chargen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/video/chargen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 charactergenerator-rtl " "Found design unit 1: charactergenerator-rtl" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934761 ""} { "Info" "ISGN_ENTITY_NAME" "1 charactergenerator " "Found entity 1: charactergenerator" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/twowaycache.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/twowaycache.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoWayCache " "Found entity 1: TwoWayCache" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934774 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/toplevel_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/toplevel_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel_Config " "Found design unit 1: Toplevel_Config" {  } { { "../../RTL/Toplevel_Config.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/Toplevel_Config.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/soc_virtualtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/soc_virtualtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VirtualToplevel-rtl " "Found design unit 1: VirtualToplevel-rtl" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934780 ""} { "Info" "ISGN_ENTITY_NAME" "1 VirtualToplevel " "Found entity 1: VirtualToplevel" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/simple_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/simple_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_uart-rtl " "Found design unit 1: simple_uart-rtl" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934784 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_uart " "Found entity 1: simple_uart" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68kdotc_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68kdotc_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68KdotC_Kernel-logic " "Found design unit 1: TG68KdotC_Kernel-logic" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934792 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68KdotC_Kernel " "Found entity 1: TG68KdotC_Kernel" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_Pack " "Found design unit 1: TG68K_Pack" {  } { { "../../../RTL/CPU/TG68K_Pack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_Pack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/cpu/tg68k_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_ALU-logic " "Found design unit 1: TG68K_ALU-logic" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934799 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K_ALU " "Found entity 1: TG68K_ALU" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/cascade_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/peripherals/cascade_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascade_timer-rtl " "Found design unit 1: cascade_timer-rtl" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934802 ""} { "Info" "ISGN_ENTITY_NAME" "1 cascade_timer " "Found entity 1: cascade_timer" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmacache-rtl " "Found design unit 1: dmacache-rtl" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934805 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMACache " "Found entity 1: DMACache" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM-arch " "Found design unit 1: DualPortRAM-arch" {  } { { "../../../RTL/Memory/DualPortRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DualPortRAM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934808 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM " "Found entity 1: DualPortRAM" {  } { { "../../../RTL/Memory/DualPortRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DualPortRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-RTL " "Found design unit 1: debounce-RTL" {  } { { "../../../RTL/Misc/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/Debounce.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934810 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../../RTL/Misc/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/Debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/firmware/sdbootstrap_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/firmware/sdbootstrap_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdbootstrap_ROM-arch " "Found design unit 1: sdbootstrap_ROM-arch" {  } { { "../../Firmware/sdbootstrap_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/Firmware/sdbootstrap_ROM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934816 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdbootstrap_ROM " "Found entity 1: sdbootstrap_ROM" {  } { { "../../Firmware/sdbootstrap_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/Firmware/sdbootstrap_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacache_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACache_pkg " "Found design unit 1: DMACache_pkg" {  } { { "../../../RTL/Memory/DMACache_pkg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/dmacache_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/soc/rtl/dmacache_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACache_config " "Found design unit 1: DMACache_config" {  } { { "../../RTL/DMACache_config.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/DMACache_config.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacacheram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/memory/dmacacheram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACacheRAM-RTL " "Found design unit 1: DMACacheRAM-RTL" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934824 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMACacheRAM " "Found entity 1: DMACacheRAM" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/poweronreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/poweronreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 poweronreset-rtl " "Found design unit 1: poweronreset-rtl" {  } { { "../../../RTL/Misc/poweronreset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934827 ""} { "Info" "ISGN_ENTITY_NAME" "1 poweronreset " "Found entity 1: poweronreset" {  } { { "../../../RTL/Misc/poweronreset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_controller-rtl " "Found design unit 1: sound_controller-rtl" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934829 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_controller " "Found entity 1: sound_controller" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/sound_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_wrapper-rtl " "Found design unit 1: sound_wrapper-rtl" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934832 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_wrapper " "Found entity 1: sound_wrapper" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/risingedge_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/risingedge_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risingedge_divider-behavioural " "Found design unit 1: risingedge_divider-behavioural" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934836 ""} { "Info" "ISGN_ENTITY_NAME" "1 risingedge_divider " "Found entity 1: risingedge_divider" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/hybrid_pwm_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/sound/hybrid_pwm_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_pwm_sd " "Found entity 1: hybrid_pwm_sd" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/fifo_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/tg68_amr/tg68_amr_fpga/rtl/misc/fifo_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_Counter-RTL " "Found design unit 1: FIFO_Counter-RTL" {  } { { "../../../RTL/Misc/FIFO_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/FIFO_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934841 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Counter " "Found entity 1: FIFO_Counter" {  } { { "../../../RTL/Misc/FIFO_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/FIFO_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50to100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_50to100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_50to100-SYN " "Found design unit 1: clock_50to100-SYN" {  } { { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/Clock_50to100.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934845 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100 " "Found entity 1: Clock_50to100" {  } { { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/Clock_50to100.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905934845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905934845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C4BoardToplevel " "Elaborating entity \"C4BoardToplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610905935166 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_rts C4BoardToplevel.vhd(78) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(78): used explicit default value for signal \"n_rts\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610905935174 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sramAddress C4BoardToplevel.vhd(91) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(91): used explicit default value for signal \"sramAddress\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610905935174 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamWE C4BoardToplevel.vhd(92) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(92): used explicit default value for signal \"n_sRamWE\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610905935174 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamCS C4BoardToplevel.vhd(93) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(93): used explicit default value for signal \"n_sRamCS\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610905935175 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamOE C4BoardToplevel.vhd(94) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(94): used explicit default value for signal \"n_sRamOE\" because signal was never assigned a value" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610905935175 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_debugvalue C4BoardToplevel.vhd(110) " "VHDL Signal Declaration warning at C4BoardToplevel.vhd(110): used implicit default value for signal \"w_debugvalue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610905935175 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_power_led\[1..0\] C4BoardToplevel.vhd(122) " "Using initial value X (don't care) for net \"w_power_led\[1..0\]\" at C4BoardToplevel.vhd(122)" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 122 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905935179 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_disk_led\[1..0\] C4BoardToplevel.vhd(123) " "Using initial value X (don't care) for net \"w_disk_led\[1..0\]\" at C4BoardToplevel.vhd(123)" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 123 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905935179 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_net_led\[1..0\] C4BoardToplevel.vhd(124) " "Using initial value X (don't care) for net \"w_net_led\[1..0\]\" at C4BoardToplevel.vhd(124)" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 124 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905935179 "|C4BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_odd_led\[1..0\] C4BoardToplevel.vhd(125) " "Using initial value X (don't care) for net \"w_odd_led\[1..0\]\" at C4BoardToplevel.vhd(125)" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 125 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905935179 "|C4BoardToplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_50to100 Clock_50to100:mypll " "Elaborating entity \"Clock_50to100\" for hierarchy \"Clock_50to100:mypll\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "mypll" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_50to100:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_50to100:mypll\|altpll:altpll_component\"" {  } { { "Clock_50to100.vhd" "altpll_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/Clock_50to100.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_50to100:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_50to100:mypll\|altpll:altpll_component\"" {  } { { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/Clock_50to100.vhd" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_50to100:mypll\|altpll:altpll_component " "Instantiated megafunction \"Clock_50to100:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_50to100 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_50to100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905935484 ""}  } { { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/Clock_50to100.vhd" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905935484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_50to100_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_50to100_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100_altpll " "Found entity 1: Clock_50to100_altpll" {  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905935577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905935577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_50to100_altpll Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated " "Elaborating entity \"Clock_50to100_altpll\" for hierarchy \"Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statusleds_pwm statusleds_pwm:myleds " "Elaborating entity \"statusleds_pwm\" for hierarchy \"statusleds_pwm:myleds\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "myleds" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poweronreset poweronreset:myw_reset " "Elaborating entity \"poweronreset\" for hierarchy \"poweronreset:myw_reset\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "myw_reset" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce poweronreset:myw_reset\|debounce:mydb " "Elaborating entity \"debounce\" for hierarchy \"poweronreset:myw_reset\|debounce:mydb\"" {  } { { "../../../RTL/Misc/poweronreset.vhd" "mydb" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce poweronreset:myw_reset\|debounce:mydb2 " "Elaborating entity \"debounce\" for hierarchy \"poweronreset:myw_reset\|debounce:mydb2\"" {  } { { "../../../RTL/Misc/poweronreset.vhd" "mydb2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/poweronreset.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_dither video_vga_dither:mydither " "Elaborating entity \"video_vga_dither\" for hierarchy \"video_vga_dither:mydither\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "mydither" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualToplevel VirtualToplevel:tg68tst " "Elaborating entity \"VirtualToplevel\" for hierarchy \"VirtualToplevel:tg68tst\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "tg68tst" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935694 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_newframe SOC_VirtualToplevel.vhd(123) " "VHDL Signal Declaration warning at SOC_VirtualToplevel.vhd(123): used implicit default value for signal \"vga_newframe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610905935695 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2m_clk_db SOC_VirtualToplevel.vhd(191) " "Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(191): object \"ps2m_clk_db\" assigned a value but never read" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935696 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2k_clk_db SOC_VirtualToplevel.vhd(192) " "Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(192): object \"ps2k_clk_db\" assigned a value but never read" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935696 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_fast SOC_VirtualToplevel.vhd(300) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(300): signal \"clk_fast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935698 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SOC_VirtualToplevel.vhd(312) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(312): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935698 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SOC_VirtualToplevel.vhd(425) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(425): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935699 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_fast SOC_VirtualToplevel.vhd(428) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(428): signal \"clk_fast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935699 "|C4BoardToplevel|VirtualToplevel:tg68tst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce VirtualToplevel:tg68tst\|debounce:ps2m_db " "Elaborating entity \"debounce\" for hierarchy \"VirtualToplevel:tg68tst\|debounce:ps2m_db\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "ps2m_db" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller VirtualToplevel:tg68tst\|interrupt_controller:myint " "Elaborating entity \"interrupt_controller\" for hierarchy \"VirtualToplevel:tg68tst\|interrupt_controller:myint\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myint" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68KdotC_Kernel VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68 " "Elaborating entity \"TG68KdotC_Kernel\" for hierarchy \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myTG68" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68KdotC_Kernel.vhd(228) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object \"illegal_write_mode\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935832 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68KdotC_Kernel.vhd(229) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object \"illegal_read_mode\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935832 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68KdotC_Kernel.vhd(230) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935832 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte TG68KdotC_Kernel.vhd(250) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object \"byte\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935832 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K_ALU VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|TG68K_ALU:ALU " "Elaborating entity \"TG68K_ALU\" for hierarchy \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|TG68K_ALU:ALU\"" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "ALU" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935834 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_QB TG68K_ALU.vhd(367) " "VHDL Process Statement warning at TG68K_ALU.vhd(367): signal \"reg_QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935858 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_QB TG68K_ALU.vhd(369) " "VHDL Process Statement warning at TG68K_ALU.vhd(369): signal \"reg_QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68K_ALU.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935858 "|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbootstrap_ROM VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom " "Elaborating entity \"sdbootstrap_ROM\" for hierarchy \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mybootrom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram VirtualToplevel:tg68tst\|sdram:mysdram " "Elaborating entity \"sdram\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mysdram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_cs sdram.vhd(81) " "Verilog HDL or VHDL warning at sdram.vhd(81): object \"cas_sd_cs\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935878 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_ras sdram.vhd(82) " "Verilog HDL or VHDL warning at sdram.vhd(82): object \"cas_sd_ras\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935878 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_cas sdram.vhd(83) " "Verilog HDL or VHDL warning at sdram.vhd(83): object \"cas_sd_cas\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935878 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_we sdram.vhd(84) " "Verilog HDL or VHDL warning at sdram.vhd(84): object \"cas_sd_we\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935878 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_slot1_readwrite sdram.vhd(104) " "Verilog HDL or VHDL warning at sdram.vhd(104): object \"sdram_slot1_readwrite\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935879 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_slot2_readwrite sdram.vhd(106) " "Verilog HDL or VHDL warning at sdram.vhd(106): object \"sdram_slot2_readwrite\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905935879 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port1_dtack sdram.vhd(193) " "VHDL Process Statement warning at sdram.vhd(193): signal \"port1_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935879 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writecache_dtack sdram.vhd(193) " "VHDL Process Statement warning at sdram.vhd(193): signal \"writecache_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935879 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readcache_dtack sdram.vhd(193) " "VHDL Process Statement warning at sdram.vhd(193): signal \"readcache_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935879 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sdram.vhd(216) " "VHDL Process Statement warning at sdram.vhd(216): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935879 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sdram.vhd(397) " "VHDL Process Statement warning at sdram.vhd(397): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905935884 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoWayCache VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc " "Elaborating entity \"TwoWayCache\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\"" {  } { { "../../../RTL/Memory/sdram.vhd" "mytwc" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TwoWayCache.v(198) " "Verilog HDL assignment warning at TwoWayCache.v(198): truncated value with size 32 to match size of target (10)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935996 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 TwoWayCache.v(271) " "Verilog HDL assignment warning at TwoWayCache.v(271): truncated value with size 18 to match size of target (16)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935996 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 TwoWayCache.v(281) " "Verilog HDL assignment warning at TwoWayCache.v(281): truncated value with size 18 to match size of target (16)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935996 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(350) " "Verilog HDL assignment warning at TwoWayCache.v(350): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935997 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(362) " "Verilog HDL assignment warning at TwoWayCache.v(362): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935997 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(373) " "Verilog HDL assignment warning at TwoWayCache.v(373): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935997 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(384) " "Verilog HDL assignment warning at TwoWayCache.v(384): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935997 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(395) " "Verilog HDL assignment warning at TwoWayCache.v(395): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935997 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(406) " "Verilog HDL assignment warning at TwoWayCache.v(406): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935997 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(417) " "Verilog HDL assignment warning at TwoWayCache.v(417): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905935997 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_to_sdram TwoWayCache.v(37) " "Output port \"data_to_sdram\" at TwoWayCache.v(37) has no driver" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610905935997 "|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\"" {  } { { "../../../RTL/Memory/TwoWayCache.v" "dataram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905935998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\"" {  } { { "../../../RTL/Memory/TwoWayCache.v" "tagram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMACache VirtualToplevel:tg68tst\|DMACache:mydmacache " "Elaborating entity \"DMACache\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mydmacache" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936032 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internals DMACache.vhd(119) " "VHDL Process Statement warning at DMACache.vhd(119): signal \"internals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936055 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activechannel DMACache.vhd(119) " "VHDL Process Statement warning at DMACache.vhd(119): signal \"activechannel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936055 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internals DMACache.vhd(120) " "VHDL Process Statement warning at DMACache.vhd(120): signal \"internals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936055 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_wraddr_lsb DMACache.vhd(121) " "VHDL Process Statement warning at DMACache.vhd(121): signal \"cache_wraddr_lsb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936055 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Counter VirtualToplevel:tg68tst\|DMACache:mydmacache\|FIFO_Counter:\\FIFOCounters:0:myfifocounter " "Elaborating entity \"FIFO_Counter\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|FIFO_Counter:\\FIFOCounters:0:myfifocounter\"" {  } { { "../../../RTL/Memory/DMACache.vhd" "\\FIFOCounters:0:myfifocounter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMACacheRAM VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM " "Elaborating entity \"DMACacheRAM\" for hierarchy \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\"" {  } { { "../../../RTL/Memory/DMACache.vhd" "myDMACacheRAM" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACache.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress DMACacheRAM.vhd(41) " "VHDL Process Statement warning at DMACacheRAM.vhd(41): signal \"rdaddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/DMACacheRAM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936091 "|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller VirtualToplevel:tg68tst\|vga_controller:myvga " "Elaborating entity \"vga_controller\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myvga" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936094 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_newframe vga_controller.vhd(132) " "Verilog HDL or VHDL warning at vga_controller.vhd(132): object \"vga_newframe\" assigned a value but never read" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905936115 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_req vga_controller.vhd(164) " "VHDL Process Statement warning at vga_controller.vhd(164): signal \"reg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936115 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_d vga_controller.vhd(164) " "VHDL Process Statement warning at vga_controller.vhd(164): signal \"req_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936115 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_master VirtualToplevel:tg68tst\|vga_controller:myvga\|video_vga_master:myVgaMaster " "Elaborating entity \"video_vga_master\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|video_vga_master:myVgaMaster\"" {  } { { "../../../RTL/Video/vga_controller.vhd" "myVgaMaster" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charactergenerator VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen " "Elaborating entity \"charactergenerator\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\"" {  } { { "../../../RTL/Video/vga_controller.vhd" "mychargen" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upd chargen.vhd(38) " "Verilog HDL or VHDL warning at chargen.vhd(38): object \"upd\" assigned a value but never read" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905936147 "|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharROM_ROM VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom " "Elaborating entity \"CharROM_ROM\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\"" {  } { { "../../../RTL/Video/chargen.vhd" "mycharrom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\"" {  } { { "../../../RTL/Video/chargen.vhd" "mymessagerom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_controller VirtualToplevel:tg68tst\|peripheral_controller:myperipheral " "Elaborating entity \"peripheral_controller\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myperipheral" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936181 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_req peripheral_controller.vhd(177) " "VHDL Process Statement warning at peripheral_controller.vhd(177): signal \"reg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936185 "|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_d peripheral_controller.vhd(177) " "VHDL Process Statement warning at peripheral_controller.vhd(177): signal \"req_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936185 "|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|spi_interface:myspi " "Elaborating entity \"spi_interface\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|spi_interface:myspi\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "myspi" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_uart VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|simple_uart:myuart " "Elaborating entity \"simple_uart\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|simple_uart:myuart\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "myuart" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cascade_timer VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|cascade_timer:mytimer " "Elaborating entity \"cascade_timer\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|cascade_timer:mytimer\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "mytimer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936276 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset cascade_timer.vhd(38) " "VHDL Process Statement warning at cascade_timer.vhd(38): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936291 "|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard " "Elaborating entity \"io_ps2_com\" for hierarchy \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "mykeyboard" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_wrapper VirtualToplevel:tg68tst\|sound_wrapper:myaudio " "Elaborating entity \"sound_wrapper\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myaudio" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936310 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_data_out sound_wrapper.vhd(20) " "VHDL Signal Declaration warning at sound_wrapper.vhd(20): used implicit default value for signal \"reg_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610905936327 "|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risingedge_divider VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|risingedge_divider:myclkdiv " "Elaborating entity \"risingedge_divider\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|risingedge_divider:myclkdiv\"" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "myclkdiv" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936329 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n risingedge_divider.vhd(27) " "VHDL Process Statement warning at risingedge_divider.vhd(27): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Misc/risingedge_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610905936342 "|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_controller VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0 " "Elaborating entity \"sound_controller\" for hierarchy \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\"" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "channel0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_wrapper.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936344 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "audio_int sound_controller.vhd(35) " "VHDL Signal Declaration warning at sound_controller.vhd(35): used implicit default value for signal \"audio_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610905936368 "|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_pwm_sd hybrid_pwm_sd:\\audio2:leftsd " "Elaborating entity \"hybrid_pwm_sd\" for hierarchy \"hybrid_pwm_sd:\\audio2:leftsd\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "\\audio2:leftsd" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905936428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "din_b hybrid_pwm_sd.v(14) " "Verilog HDL or VHDL warning at hybrid_pwm_sd.v(14): object \"din_b\" assigned a value but never read" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610905936444 "|C4BoardToplevel|hybrid_pwm_sd:udio2:leftsd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hybrid_pwm_sd.v(36) " "Verilog HDL assignment warning at hybrid_pwm_sd.v(36): truncated value with size 32 to match size of target (5)" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610905936444 "|C4BoardToplevel|hybrid_pwm_sd:udio2:leftsd"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0 " "Inferred RAM node \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610905941645 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0 " "Inferred RAM node \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1610905941647 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile " "RAM logic \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile\" is uninferred due to asynchronous read logic" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "regfile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 127 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1610905941648 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1610905941648 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif " "Parameter INIT_FILE set to db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif " "Parameter INIT_FILE set to db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610905956493 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610905956493 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610905956493 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel3\|Mult0\"" {  } { { "../../../RTL/Sound/sound_controller.vhd" "Mult0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610905956498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel0\|Mult0\"" {  } { { "../../../RTL/Sound/sound_controller.vhd" "Mult0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610905956498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel2\|Mult0\"" {  } { { "../../../RTL/Sound/sound_controller.vhd" "Mult0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610905956498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel1\|Mult0\"" {  } { { "../../../RTL/Sound/sound_controller.vhd" "Mult0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610905956498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610905956498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905956653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905956653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrd1 " "Found entity 1: altsyncram_vrd1" {  } { { "db/altsyncram_vrd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/altsyncram_vrd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905956747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905956747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905956820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956820 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905956820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umm1 " "Found entity 1: altsyncram_umm1" {  } { { "db/altsyncram_umm1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/altsyncram_umm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905956886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905956886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905956938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905956939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905956939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssm1 " "Found entity 1: altsyncram_ssm1" {  } { { "db/altsyncram_ssm1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/altsyncram_ssm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905956999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905956999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905957051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905957051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvd1 " "Found entity 1: altsyncram_fvd1" {  } { { "db/altsyncram_fvd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/altsyncram_fvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905957110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905957110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905957146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957147 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905957147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u071 " "Found entity 1: altsyncram_u071" {  } { { "db/altsyncram_u071.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/altsyncram_u071.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905957213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905957213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905957249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957249 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905957249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ur1 " "Found entity 1: altsyncram_8ur1" {  } { { "db/altsyncram_8ur1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/altsyncram_8ur1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905957323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905957323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905957366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957366 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905957366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4m1 " "Found entity 1: altsyncram_u4m1" {  } { { "db/altsyncram_u4m1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/altsyncram_u4m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905957424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905957424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel3\|lpm_mult:Mult0\"" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905957576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel3\|lpm_mult:Mult0 " "Instantiated megafunction \"VirtualToplevel:tg68tst\|sound_wrapper:myaudio\|sound_controller:channel3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610905957576 ""}  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610905957576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_53t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_53t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_53t " "Found entity 1: mult_53t" {  } { { "db/mult_53t.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/mult_53t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610905957639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610905957639 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1610905958854 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[0\] " "bidirectional pin \"sramData\[0\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610905959101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[1\] " "bidirectional pin \"sramData\[1\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610905959101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[2\] " "bidirectional pin \"sramData\[2\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610905959101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[3\] " "bidirectional pin \"sramData\[3\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610905959101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[4\] " "bidirectional pin \"sramData\[4\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610905959101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[5\] " "bidirectional pin \"sramData\[5\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610905959101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[6\] " "bidirectional pin \"sramData\[6\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610905959101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[7\] " "bidirectional pin \"sramData\[7\]\" has no driver" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610905959101 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1610905959101 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[10\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[10\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[10\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[10\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[9\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[9\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[9\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[9\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[8\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[8\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[8\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[8\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[7\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[7\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[7\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[7\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[15\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[15\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[15\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[15\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[6\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[6\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[6\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[6\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[14\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[14\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[14\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[14\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[5\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[5\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[5\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[5\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[13\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[13\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[13\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[13\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[4\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[4\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[4\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[4\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[12\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[12\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[12\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[12\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[3\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[3\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[3\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[3\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[11\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[11\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[11\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[11\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[2\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[2\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[2\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[2\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[1\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[1\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[1\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[1\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[0\] VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[0\] " "Converted the fan-out from the tri-state buffer \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_data\[0\]\" to the node \"VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|gpio_in_s2\[0\]\" into an OR gate" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1610905959127 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1610905959127 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd" 33 -1 0 } } { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 91 -1 0 } } { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 397 -1 0 } } { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 216 -1 0 } } { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 227 -1 0 } } { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 113 -1 0 } } { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/simple_uart.vhd" 19 -1 0 } } { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/vga_controller.vhd" 142 -1 0 } } { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/sound_controller.vhd" 31 -1 0 } } { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/CPU/TG68KdotC_Kernel.vhd" 97 -1 0 } } { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/interrupt_controller.vhd" 40 -1 0 } } { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 288 -1 0 } } { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/cascade_timer.vhd" 38 -1 0 } } { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Video/chargen.vhd" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1610905959213 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1610905959214 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_sdram_cke VCC " "Pin \"o_sdram_cke\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|o_sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_rts GND " "Pin \"n_rts\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|n_rts"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[15\] GND " "Pin \"IO_PIN\[15\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[16\] GND " "Pin \"IO_PIN\[16\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[17\] GND " "Pin \"IO_PIN\[17\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[18\] GND " "Pin \"IO_PIN\[18\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[19\] GND " "Pin \"IO_PIN\[19\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[20\] GND " "Pin \"IO_PIN\[20\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[21\] GND " "Pin \"IO_PIN\[21\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[22\] GND " "Pin \"IO_PIN\[22\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[23\] GND " "Pin \"IO_PIN\[23\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[24\] GND " "Pin \"IO_PIN\[24\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[25\] GND " "Pin \"IO_PIN\[25\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[26\] GND " "Pin \"IO_PIN\[26\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[27\] GND " "Pin \"IO_PIN\[27\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[28\] GND " "Pin \"IO_PIN\[28\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[29\] GND " "Pin \"IO_PIN\[29\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[30\] GND " "Pin \"IO_PIN\[30\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|IO_PIN[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[0\] GND " "Pin \"sramAddress\[0\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[1\] GND " "Pin \"sramAddress\[1\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[2\] GND " "Pin \"sramAddress\[2\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[3\] GND " "Pin \"sramAddress\[3\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[4\] GND " "Pin \"sramAddress\[4\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[5\] GND " "Pin \"sramAddress\[5\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[6\] GND " "Pin \"sramAddress\[6\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[7\] GND " "Pin \"sramAddress\[7\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[8\] GND " "Pin \"sramAddress\[8\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[9\] GND " "Pin \"sramAddress\[9\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[10\] GND " "Pin \"sramAddress\[10\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[11\] GND " "Pin \"sramAddress\[11\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[12\] GND " "Pin \"sramAddress\[12\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[13\] GND " "Pin \"sramAddress\[13\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[14\] GND " "Pin \"sramAddress\[14\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[15\] GND " "Pin \"sramAddress\[15\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] GND " "Pin \"sramAddress\[16\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[17\] GND " "Pin \"sramAddress\[17\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[18\] GND " "Pin \"sramAddress\[18\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[19\] GND " "Pin \"sramAddress\[19\]\" is stuck at GND" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|sramAddress[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamWE VCC " "Pin \"n_sRamWE\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|n_sRamWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamCS VCC " "Pin \"n_sRamCS\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|n_sRamCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamOE VCC " "Pin \"n_sRamOE\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|n_sRamOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610905989513 "|C4BoardToplevel|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610905989513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610905990011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "257 " "257 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610905999512 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\|altsyncram_umm1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"VirtualToplevel:tg68tst\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\|altsyncram_umm1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_umm1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/altsyncram_umm1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/TwoWayCache.v" 110 0 0 } } { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Memory/sdram.vhd" 296 0 0 } } { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 453 0 0 } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610905999602 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906000116 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../Board/c4board/constraints.sdc " "Reading SDC File: '../../../Board/c4board/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1610906001084 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906001128 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906001128 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906001128 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 sdram1_clk port " "Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001129 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001129 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(50): mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 sdram2_clk port " "Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001130 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\] " "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001130 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1610906001130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1_data* port " "Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1clk_pin clock " "Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001131 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2_data* port " "Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2clk_pin clock " "Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001131 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001132 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001132 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 77 altera_reserved_* port " "Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001133 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001133 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 84 sd1* port " "Ignored filter at constraints.sdc(84): sd1* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001133 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 85 sd2* port " "Ignored filter at constraints.sdc(85): sd2* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001134 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001134 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001134 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 96 altera_reserved* port " "Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001135 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001135 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 115 led_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{led_out\} -from \{*\} " "set_false_path -to \{led_out\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001137 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 116 btn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn*\} -to \{*\} " "set_false_path -from \{btn*\} -to \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001138 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 117 vga_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 117 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{vga_*\} -from \{*\} " "set_false_path -to \{vga_*\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001139 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 124 sdram1_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 124 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram1_clk\} -from \{*\} " "set_false_path -to \{sdram1_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001140 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 125 sdram2_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 125 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram2_clk\} -from \{*\} " "set_false_path -to \{sdram2_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001141 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001142 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906001142 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001263 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1610906001266 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906001268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906001268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906001268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906001268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906001268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906001268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  sysclk_fast " "  10.000  sysclk_fast" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906001268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  sysclk_slow " "  40.000  sysclk_slow" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906001268 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001268 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906001689 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 916 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 916 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1610906006811 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906006829 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 368 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 368 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1610906007804 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906007820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610906009073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610906009073 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cts " "No output dependent on input pin \"n_cts\"" {  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610906010037 "|C4BoardToplevel|n_cts"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1610906010037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9796 " "Implemented 9796 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610906010039 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610906010039 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1610906010039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9549 " "Implemented 9549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610906010039 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1610906010039 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1610906010039 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1610906010039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610906010039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610906010209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 12:53:30 2021 " "Processing ended: Sun Jan 17 12:53:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610906010209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610906010209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610906010209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610906010209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1610906012551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610906012552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 12:53:31 2021 " "Processing started: Sun Jan 17 12:53:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610906012552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610906012552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SOC -c SOC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610906012552 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610906014273 ""}
{ "Info" "0" "" "Project  = SOC" {  } {  } 0 0 "Project  = SOC" 0 0 "Fitter" 0 0 1610906014274 ""}
{ "Info" "0" "" "Revision = SOC" {  } {  } 0 0 "Revision = SOC" 0 0 "Fitter" 0 0 1610906014275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1610906014513 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SOC EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"SOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1610906014598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610906014662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610906014662 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1610906014863 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1610906014863 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1610906014863 ""}  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1610906014863 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610906015201 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610906015220 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610906015671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610906015671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610906015671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610906015671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610906015671 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610906015671 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 17927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610906015714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 17929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610906015714 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610906015714 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1610906015715 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1610906015715 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610906015730 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1610906016136 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../Board/c4board/constraints.sdc " "Reading SDC File: '../../../Board/c4board/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610906018340 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906018394 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906018394 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906018394 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1610906018394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 sdram1_clk port " "Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018395 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018395 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(50): mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 sdram2_clk port " "Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018396 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\] " "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018396 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1610906018397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1_data* port " "Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1clk_pin clock " "Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018397 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2_data* port " "Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2clk_pin clock " "Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018398 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018398 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018399 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 77 altera_reserved_* port " "Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018399 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018400 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 84 sd1* port " "Ignored filter at constraints.sdc(84): sd1* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018400 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 85 sd2* port " "Ignored filter at constraints.sdc(85): sd2* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018400 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018401 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018401 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 96 altera_reserved* port " "Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018402 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018402 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 115 led_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{led_out\} -from \{*\} " "set_false_path -to \{led_out\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018404 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 116 btn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn*\} -to \{*\} " "set_false_path -from \{btn*\} -to \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018405 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 117 vga_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 117 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{vga_*\} -from \{*\} " "set_false_path -to \{vga_*\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018406 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 124 sdram1_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 124 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram1_clk\} -from \{*\} " "set_false_path -to \{sdram1_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018407 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 125 sdram2_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610906018408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 125 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram2_clk\} -from \{*\} " "set_false_path -to \{sdram2_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018408 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018408 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906018409 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610906018409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1610906018534 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1610906018537 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906018537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906018537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906018537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906018537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906018537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906018537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  sysclk_fast " "  10.000  sysclk_fast" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906018537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  sysclk_slow " "  40.000  sysclk_slow" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610906018537 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1610906018537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610906019810 ""}  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610906019810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610906019811 ""}  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610906019811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610906019811 ""}  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610906019811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN Y13 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node reset_n~input (placed in PIN Y13 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:leftsd\|out " "Destination node hybrid_pwm_sd:\\audio2:leftsd\|out" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:rightsd\|out " "Destination node hybrid_pwm_sd:\\audio2:rightsd\|out" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[0\] " "Destination node hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[0\]" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[1\] " "Destination node hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[1\]" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[2\] " "Destination node hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[2\]" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[3\] " "Destination node hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[3\]" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[4\] " "Destination node hybrid_pwm_sd:\\audio2:leftsd\|pwmcounter\[4\]" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:rightsd\|pwmcounter\[1\] " "Destination node hybrid_pwm_sd:\\audio2:rightsd\|pwmcounter\[1\]" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:rightsd\|pwmcounter\[2\] " "Destination node hybrid_pwm_sd:\\audio2:rightsd\|pwmcounter\[2\]" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:\\audio2:rightsd\|pwmcounter\[3\] " "Destination node hybrid_pwm_sd:\\audio2:rightsd\|pwmcounter\[3\]" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Sound/hybrid_pwm_sd.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1610906019811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1610906019811 ""}  } { { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 17916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610906019811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VirtualToplevel:tg68tst\|reset  " "Automatically promoted node VirtualToplevel:tg68tst\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|ser_txgo " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|ser_txgo" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/peripheral_controller.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|sendTriggerLoc " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|sendTriggerLoc" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 5165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|sendTriggerLoc " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|sendTriggerLoc" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|comState.stateWait100 " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|comState.stateWait100" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|comState.stateClockAndDataLow " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|comState.stateClockAndDataLow" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|comState.stateWaitClockLow " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|comState.stateWaitClockLow" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|comState.stateWaitClockHigh " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\|comState.stateWaitClockHigh" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|comState.stateWait100 " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|comState.stateWait100" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 5220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|comState.stateClockAndDataLow " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|comState.stateClockAndDataLow" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 5217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|comState.stateWaitClockLow " "Destination node VirtualToplevel:tg68tst\|peripheral_controller:myperipheral\|io_ps2_com:mymouse\|comState.stateWaitClockLow" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/RTL/Peripherals/io_ps2_com.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 5219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610906019814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1610906019814 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1610906019814 ""}  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/RTL/SOC_VirtualToplevel.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 4352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610906019814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610906021183 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610906021209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610906021211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610906021244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610906021276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610906021308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610906022072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "56 Embedded multiplier output " "Packed 56 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1610906022098 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610906022098 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|pll1 clk\[1\] o_sdram_clk~output " "PLL \"Clock_50to100:mypll\|altpll:altpll_component\|Clock_50to100_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"o_sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clock_50to100_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/db/clock_50to100_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Clock_50to100.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/Clock_50to100.vhd" 157 0 0 } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 212 0 0 } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1610906022379 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1610906022733 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1610906025249 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610906025373 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1610906025415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610906026901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610906029466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610906029567 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610906047402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610906047402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610906049233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1610906057363 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610906057363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1610906063977 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1610906063977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1610906063977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610906063984 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.55 " "Total time spent on timing analysis during the Fitter is 10.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1610906064396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610906064470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610906065655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610906065660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610906067346 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610906070267 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_cts 3.3-V LVTTL A13 " "Pin n_cts uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { n_cts } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_cts" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[0\] 3.3-V LVTTL E1 " "Pin sramData\[0\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[1\] 3.3-V LVTTL C1 " "Pin sramData\[1\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[2\] 3.3-V LVTTL B1 " "Pin sramData\[2\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[3\] 3.3-V LVTTL B3 " "Pin sramData\[3\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[4\] 3.3-V LVTTL B2 " "Pin sramData\[4\] uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[5\] 3.3-V LVTTL C2 " "Pin sramData\[5\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[6\] 3.3-V LVTTL D2 " "Pin sramData\[6\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[7\] 3.3-V LVTTL F2 " "Pin sramData\[7\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[0\] 3.3-V LVTTL AA10 " "Pin io_sdram_data\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[0\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[1\] 3.3-V LVTTL AB9 " "Pin io_sdram_data\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[1\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[2\] 3.3-V LVTTL AA9 " "Pin io_sdram_data\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[2\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[3\] 3.3-V LVTTL AB8 " "Pin io_sdram_data\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[3\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[4\] 3.3-V LVTTL AA8 " "Pin io_sdram_data\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[4\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[5\] 3.3-V LVTTL AB7 " "Pin io_sdram_data\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[5\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[6\] 3.3-V LVTTL AA7 " "Pin io_sdram_data\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[6\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[7\] 3.3-V LVTTL AB5 " "Pin io_sdram_data\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[7\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[8\] 3.3-V LVTTL Y7 " "Pin io_sdram_data\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[8\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[9\] 3.3-V LVTTL W8 " "Pin io_sdram_data\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[9\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[10\] 3.3-V LVTTL Y8 " "Pin io_sdram_data\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[10\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[11\] 3.3-V LVTTL V9 " "Pin io_sdram_data\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[11\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[12\] 3.3-V LVTTL V10 " "Pin io_sdram_data\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[12\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[13\] 3.3-V LVTTL Y10 " "Pin io_sdram_data\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[13\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[14\] 3.3-V LVTTL W10 " "Pin io_sdram_data\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[14\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdram_data\[15\] 3.3-V LVTTL V11 " "Pin io_sdram_data\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sdram_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sdram_data\[15\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_clk 3.3-V LVTTL R1 " "Pin ps2k_clk uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ps2k_clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2k_clk" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_dat 3.3-V LVTTL R2 " "Pin ps2k_dat uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ps2k_dat } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2k_dat" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2m_clk 3.3-V LVTTL AA16 " "Pin ps2m_clk uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ps2m_clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2m_clk" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2m_dat 3.3-V LVTTL AB16 " "Pin ps2m_dat uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ps2m_dat } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2m_dat" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50 3.3-V LVTTL T2 " "Pin clk_50 uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL Y13 " "Pin reset_n uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "power_button 3.3-V LVTTL AA17 " "Pin power_button uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { power_button } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "power_button" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso 3.3-V LVTTL A20 " "Pin sd_miso uses I/O standard 3.3-V LVTTL at A20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sd_miso } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_miso" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rs232_rxd 3.3-V LVTTL B13 " "Pin rs232_rxd uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rs232_rxd } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rs232_rxd" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610906071390 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1610906071390 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[0\] a permanently disabled " "Pin sramData\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1610906071400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[1\] a permanently disabled " "Pin sramData\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1610906071400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[2\] a permanently disabled " "Pin sramData\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1610906071400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[3\] a permanently disabled " "Pin sramData\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1610906071400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[4\] a permanently disabled " "Pin sramData\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1610906071400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[5\] a permanently disabled " "Pin sramData\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1610906071400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[6\] a permanently disabled " "Pin sramData\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1610906071400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[7\] a permanently disabled " "Pin sramData\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "../../../Board/c4board/C4BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/C4BoardToplevel.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1610906071400 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1610906071400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/SOC.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/SOC/fpga/QMTECH_CycloneIV_VGA16/SOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610906072254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 51 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5635 " "Peak virtual memory: 5635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610906074656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 12:54:34 2021 " "Processing ended: Sun Jan 17 12:54:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610906074656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610906074656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610906074656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610906074656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610906076473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610906076473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 12:54:36 2021 " "Processing started: Sun Jan 17 12:54:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610906076473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610906076473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SOC -c SOC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610906076474 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1610906078307 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610906078379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610906080082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 12:54:40 2021 " "Processing ended: Sun Jan 17 12:54:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610906080082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610906080082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610906080082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610906080082 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1610906080861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610906082069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610906082069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 12:54:41 2021 " "Processing started: Sun Jan 17 12:54:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610906082069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1610906082069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SOC -c SOC " "Command: quartus_sta SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1610906082069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1610906082286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1610906082799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906082857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906082857 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../Board/c4board/constraints.sdc " "Reading SDC File: '../../../Board/c4board/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610906083706 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906083746 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906083746 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610906083746 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610906083746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 sdram1_clk port " "Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083746 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083747 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(50): mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 sdram2_clk port " "Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083748 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\] " "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083748 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1610906083748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1_data* port " "Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1clk_pin clock " "Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083749 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2_data* port " "Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2clk_pin clock " "Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083749 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083750 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083750 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 77 altera_reserved_* port " "Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083751 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083751 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 84 sd1* port " "Ignored filter at constraints.sdc(84): sd1* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083751 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 85 sd2* port " "Ignored filter at constraints.sdc(85): sd2* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083752 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083752 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083752 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 96 altera_reserved* port " "Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083753 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083753 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 115 led_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{led_out\} -from \{*\} " "set_false_path -to \{led_out\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083755 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 116 btn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn*\} -to \{*\} " "set_false_path -from \{btn*\} -to \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083756 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 117 vga_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 117 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{vga_*\} -from \{*\} " "set_false_path -to \{vga_*\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083757 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 124 sdram1_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 124 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram1_clk\} -from \{*\} " "set_false_path -to \{sdram1_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083758 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083758 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 125 sdram2_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 125 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram2_clk\} -from \{*\} " "set_false_path -to \{sdram2_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083759 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083759 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610906083760 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610906083760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610906083844 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1610906083846 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1610906083888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.412 " "Worst-case setup slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.412               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.357               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.357               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.200               0.000 sysclk_fast  " "    3.200               0.000 sysclk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.143               0.000 sysclk_slow  " "   33.143               0.000 sysclk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906084170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.421 " "Worst-case hold slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.421               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.453               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.864               0.000 sysclk_fast  " "    4.864               0.000 sysclk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.083               0.000 sysclk_slow  " "    5.083               0.000 sysclk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906084250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.209 " "Worst-case recovery slack is 4.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.209               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.209               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.819               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.819               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906084281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.608 " "Worst-case removal slack is 1.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.608               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.608               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.931               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.931               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906084308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.551               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.551               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.672               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.672               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906084335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906084335 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906084758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906084758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906084758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906084758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.635 ns " "Worst Case Available Settling Time: 73.635 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906084758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906084758 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610906084758 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610906084771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610906084825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610906086478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610906087103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.906 " "Worst-case setup slack is 0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.906               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.769               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519               0.000 sysclk_fast  " "    3.519               0.000 sysclk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.466               0.000 sysclk_slow  " "   33.466               0.000 sysclk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906087307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.384               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.402               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.533               0.000 sysclk_fast  " "    4.533               0.000 sysclk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.732               0.000 sysclk_slow  " "    4.732               0.000 sysclk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906087404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.586 " "Worst-case recovery slack is 4.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.586               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.586               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.195               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.195               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906087432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.449 " "Worst-case removal slack is 1.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.449               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.525               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.525               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906087457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.571               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.571               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.650               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.650               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906087473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906087473 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906087829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906087829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906087829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906087829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.953 ns " "Worst Case Available Settling Time: 73.953 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906087829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906087829 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610906087829 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610906087843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610906088209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.690 " "Worst-case setup slack is 5.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.690               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.690               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.281               0.000 sysclk_fast  " "    6.281               0.000 sysclk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.602               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.602               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.221               0.000 sysclk_slow  " "   36.221               0.000 sysclk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906088296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.152               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.173               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.583               0.000 sysclk_fast  " "    2.583               0.000 sysclk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.681               0.000 sysclk_slow  " "    2.681               0.000 sysclk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906088388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.253 " "Worst-case recovery slack is 7.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.253               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.253               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.715               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.715               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906088420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.664 " "Worst-case removal slack is 0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.664               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.630               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.630               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906088448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.745               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.747               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.747               0.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610906088466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610906088466 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906088934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906088934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906088934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906088934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.141 ns " "Worst Case Available Settling Time: 77.141 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906088934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610906088934 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610906088934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610906089657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610906089658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 46 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610906089946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 12:54:49 2021 " "Processing ended: Sun Jan 17 12:54:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610906089946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610906089946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610906089946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610906089946 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1610906090861 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 282 s " "Quartus Prime Full Compilation was successful. 0 errors, 282 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610906090863 ""}
