ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/***************************************************************************//**
   2              	* \file CyBootAsmGnu.s
   3              	* \version 5.50
   4              	*
   5              	* \brief Assembly routines for GNU as.
   6              	*
   7              	********************************************************************************
   8              	* \copyright
   9              	* Copyright 2010-2016, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	.ifndef INCLUDED_CYFITTERGNU_INC
   2              	.set INCLUDED_CYFITTERGNU_INC, 1
   3              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  4.0
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2016 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00008000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00008000
  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000400
  23              	.set CYREG_SFLASH_CSDV2_CSD1_ADC_TRIM1, 0x0ffff0d4
  24              	.set CYFLD_SFLASH_ADCTRIM_1p2V__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_ADCTRIM_1p2V__SIZE, 0x00000005
  26              	.set CYFLD_SFLASH_ADCTRIM_2p4V_2_0__OFFSET, 0x00000005
  27              	.set CYFLD_SFLASH_ADCTRIM_2p4V_2_0__SIZE, 0x00000003
  28              	.set CYREG_SFLASH_CSDV2_CSD1_ADC_TRIM2, 0x0ffff0d5
  29              	.set CYFLD_SFLASH_ADCTRIM_3p84V_2_0__OFFSET, 0x00000000
  30              	.set CYFLD_SFLASH_ADCTRIM_3p84V_2_0__SIZE, 0x00000005
  31              	.set CYFLD_SFLASH_ADCTRIM_2p4V_5_4__OFFSET, 0x00000005
  32              	.set CYFLD_SFLASH_ADCTRIM_2p4V_5_4__SIZE, 0x00000002
  33              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
  34              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
  35              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
  36              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  37              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
  38              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
  39              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
  40              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
  41              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
  42              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
  43              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
  44              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
  45              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
  46              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
  47              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
  48              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
  49              	.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM1, 0x0ffff160
  50              	.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__OFFSET, 0x00000000
  51              	.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__SIZE, 0x00000008
  52              	.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM2, 0x0ffff161
  53              	.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__OFFSET, 0x00000000
  54              	.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__SIZE, 0x00000008
  55              	.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff164
  56              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET, 0x00000000
  57              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE, 0x00000010
  58              	.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff166
  59              	.set CYFLD_SFLASH_TEMP_OFFSET__OFFSET, 0x00000000
  60              	.set CYFLD_SFLASH_TEMP_OFFSET__SIZE, 0x00000010
  61              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
  62              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
  63              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
  64              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
  65              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
  66              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
  67              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
  68              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
  69              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
  70              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
  71              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
  72              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
  73              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
  74              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
  75              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
  76              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
  77              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
  78              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
  79              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
  80              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
  81              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
  82              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
  83              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
  84              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
  85              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
  86              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
  87              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
  88              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
  89              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
  90              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
  91              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff1be
  92              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
  93              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  94              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff1bf
  95              	.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff1cc
  96              	.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
  97              	.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
  98              	.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
  99              	.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
 100              	.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff1cd
 101              	.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff1ce
 102              	.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff1cf
 103              	.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff1d0
 104              	.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff1d1
 105              	.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff1d2
 106              	.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff1d3
 107              	.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff1d4
 108              	.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff1d5
 109              	.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff1d6
 110              	.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff1d7
 111              	.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff1d8
 112              	.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff1d9
 113              	.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff1da
 114              	.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff1db
 115              	.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff1dc
 116              	.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff1dd
 117              	.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff1de
 118              	.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff1df
 119              	.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff1e0
 120              	.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff1e1
 121              	.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff1e2
 122              	.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff1e3
 123              	.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff1e4
 124              	.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff1e5
 125              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 126              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 127              	.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff1e6
 128              	.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff1e7
 129              	.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff1e8
 130              	.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff1e9
 131              	.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff1ea
 132              	.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff1eb
 133              	.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff1ec
 134              	.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff1ed
 135              	.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff1ee
 136              	.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff1ef
 137              	.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff1f0
 138              	.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff1f1
 139              	.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff1f2
 140              	.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff1f3
 141              	.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff1f4
 142              	.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff1f5
 143              	.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff1f6
 144              	.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff1f7
 145              	.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff1f8
 146              	.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff1f9
 147              	.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff1fa
 148              	.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff1fb
 149              	.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff1fc
 150              	.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff1fd
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 151              	.set CYDEV_ROM_BASE, 0x10000000
 152              	.set CYDEV_ROM_SIZE, 0x00002000
 153              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 154              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 155              	.set CYDEV_SRAM_BASE, 0x20000000
 156              	.set CYDEV_SRAM_SIZE, 0x00001000
 157              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 158              	.set CYREG_SRAM_DATA_MSIZE, 0x00001000
 159              	.set CYDEV_PERI_BASE, 0x40000000
 160              	.set CYDEV_PERI_SIZE, 0x00010000
 161              	.set CYREG_PERI_DIV_CMD, 0x40000000
 162              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 163              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 164              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 165              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 166              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 167              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 168              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 169              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 170              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 171              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 172              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 173              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 174              	.set CYREG_PERI_PCLK_CTL0, 0x40000100
 175              	.set CYREG_PERI_PCLK_CTL1, 0x40000104
 176              	.set CYREG_PERI_PCLK_CTL2, 0x40000108
 177              	.set CYREG_PERI_PCLK_CTL3, 0x4000010c
 178              	.set CYREG_PERI_PCLK_CTL4, 0x40000110
 179              	.set CYREG_PERI_PCLK_CTL5, 0x40000114
 180              	.set CYREG_PERI_PCLK_CTL6, 0x40000118
 181              	.set CYREG_PERI_PCLK_CTL7, 0x4000011c
 182              	.set CYREG_PERI_PCLK_CTL8, 0x40000120
 183              	.set CYREG_PERI_PCLK_CTL9, 0x40000124
 184              	.set CYREG_PERI_PCLK_CTL10, 0x40000128
 185              	.set CYREG_PERI_PCLK_CTL11, 0x4000012c
 186              	.set CYREG_PERI_PCLK_CTL12, 0x40000130
 187              	.set CYREG_PERI_PCLK_CTL13, 0x40000134
 188              	.set CYREG_PERI_PCLK_CTL14, 0x40000138
 189              	.set CYREG_PERI_PCLK_CTL15, 0x4000013c
 190              	.set CYREG_PERI_PCLK_CTL16, 0x40000140
 191              	.set CYREG_PERI_DIV_16_CTL0, 0x40000300
 192              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
 193              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 194              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 195              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 196              	.set CYREG_PERI_DIV_16_CTL1, 0x40000304
 197              	.set CYREG_PERI_DIV_16_CTL2, 0x40000308
 198              	.set CYREG_PERI_DIV_16_CTL3, 0x4000030c
 199              	.set CYREG_PERI_DIV_16_CTL4, 0x40000310
 200              	.set CYREG_PERI_DIV_16_CTL5, 0x40000314
 201              	.set CYREG_PERI_DIV_16_CTL6, 0x40000318
 202              	.set CYREG_PERI_DIV_16_5_CTL0, 0x40000400
 203              	.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
 204              	.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
 205              	.set CYREG_PERI_DIV_16_5_CTL1, 0x40000404
 206              	.set CYREG_PERI_DIV_16_5_CTL2, 0x40000408
 207              	.set CYREG_PERI_DIV_24_5_CTL, 0x40000500
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 208              	.set CYFLD_PERI_INT24_DIV__OFFSET, 0x00000008
 209              	.set CYFLD_PERI_INT24_DIV__SIZE, 0x00000018
 210              	.set CYREG_PERI_TR_CTL, 0x40000600
 211              	.set CYFLD_PERI_TR_SEL__OFFSET, 0x00000000
 212              	.set CYFLD_PERI_TR_SEL__SIZE, 0x00000007
 213              	.set CYFLD_PERI_TR_GROUP__OFFSET, 0x00000008
 214              	.set CYFLD_PERI_TR_GROUP__SIZE, 0x00000004
 215              	.set CYFLD_PERI_TR_COUNT__OFFSET, 0x00000010
 216              	.set CYFLD_PERI_TR_COUNT__SIZE, 0x00000008
 217              	.set CYFLD_PERI_TR_OUT__OFFSET, 0x0000001e
 218              	.set CYFLD_PERI_TR_OUT__SIZE, 0x00000001
 219              	.set CYFLD_PERI_TR_ACT__OFFSET, 0x0000001f
 220              	.set CYFLD_PERI_TR_ACT__SIZE, 0x00000001
 221              	.set CYDEV_PERI_TR_GROUP0_BASE, 0x40002000
 222              	.set CYDEV_PERI_TR_GROUP0_SIZE, 0x00000200
 223              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL0, 0x40002000
 224              	.set CYFLD_PERI_TR_GROUP_SEL__OFFSET, 0x00000000
 225              	.set CYFLD_PERI_TR_GROUP_SEL__SIZE, 0x00000006
 226              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL1, 0x40002004
 227              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL2, 0x40002008
 228              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL3, 0x4000200c
 229              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL4, 0x40002010
 230              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL5, 0x40002014
 231              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL6, 0x40002018
 232              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL7, 0x4000201c
 233              	.set CYDEV_PERI_TR_GROUP1_BASE, 0x40002200
 234              	.set CYDEV_PERI_TR_GROUP1_SIZE, 0x00000200
 235              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL0, 0x40002200
 236              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL1, 0x40002204
 237              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL2, 0x40002208
 238              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL3, 0x4000220c
 239              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL4, 0x40002210
 240              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL5, 0x40002214
 241              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL6, 0x40002218
 242              	.set CYDEV_PERI_TR_GROUP2_BASE, 0x40002400
 243              	.set CYDEV_PERI_TR_GROUP2_SIZE, 0x00000200
 244              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL0, 0x40002400
 245              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL1, 0x40002404
 246              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL2, 0x40002408
 247              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL3, 0x4000240c
 248              	.set CYDEV_PERI_TR_GROUP3_BASE, 0x40002600
 249              	.set CYDEV_PERI_TR_GROUP3_SIZE, 0x00000200
 250              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL0, 0x40002600
 251              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL1, 0x40002604
 252              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL2, 0x40002608
 253              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL3, 0x4000260c
 254              	.set CYDEV_PERI_TR_GROUP4_BASE, 0x40002800
 255              	.set CYDEV_PERI_TR_GROUP4_SIZE, 0x00000200
 256              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL0, 0x40002800
 257              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL1, 0x40002804
 258              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL2, 0x40002808
 259              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL3, 0x4000280c
 260              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL4, 0x40002810
 261              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL5, 0x40002814
 262              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL6, 0x40002818
 263              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL7, 0x4000281c
 264              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL8, 0x40002820
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 265              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL9, 0x40002824
 266              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL10, 0x40002828
 267              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL11, 0x4000282c
 268              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL12, 0x40002830
 269              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL13, 0x40002834
 270              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL14, 0x40002838
 271              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL15, 0x4000283c
 272              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL16, 0x40002840
 273              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL17, 0x40002844
 274              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL18, 0x40002848
 275              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL19, 0x4000284c
 276              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL20, 0x40002850
 277              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL21, 0x40002854
 278              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL22, 0x40002858
 279              	.set CYREG_PERI_TR_GROUP4_TR_OUT_CTL23, 0x4000285c
 280              	.set CYDEV_TCPWM_BASE, 0x40010000
 281              	.set CYDEV_TCPWM_SIZE, 0x00010000
 282              	.set CYREG_TCPWM_CTRL, 0x40010000
 283              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 284              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000008
 285              	.set CYREG_TCPWM_CMD, 0x40010008
 286              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 287              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000008
 288              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 289              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000008
 290              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 291              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000008
 292              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 293              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000008
 294              	.set CYREG_TCPWM_INTR_CAUSE, 0x4001000c
 295              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 296              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000008
 297              	.set CYDEV_TCPWM_CNT0_BASE, 0x40010100
 298              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 299              	.set CYREG_TCPWM_CNT0_CTRL, 0x40010100
 300              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 301              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 302              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 303              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 304              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 305              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 306              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 307              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 308              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 309              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
 310              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 311              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 312              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 313              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 314              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 315              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 316              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 317              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 318              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 319              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 320              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 321              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 322              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 323              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 324              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 325              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 326              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 327              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
 328              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 329              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 330              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 331              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 332              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 333              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 334              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 335              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 336              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 337              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 338              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 339              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 340              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 341              	.set CYREG_TCPWM_CNT0_STATUS, 0x40010104
 342              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 343              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 344              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 345              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 346              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40010108
 347              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 348              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 349              	.set CYREG_TCPWM_CNT0_CC, 0x4001010c
 350              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 351              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 352              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40010110
 353              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40010114
 354              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 355              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 356              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40010118
 357              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40010120
 358              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 359              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 360              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 361              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 362              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 363              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 364              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 365              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 366              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
 367              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 368              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40010124
 369              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 370              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 371              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 372              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 373              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 374              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 375              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 376              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 377              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 378              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 379              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 380              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 381              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 382              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 383              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 384              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
 385              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 386              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 387              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 388              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 389              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 390              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 391              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 392              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 393              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 394              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 395              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 396              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 397              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 398              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 399              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40010128
 400              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 401              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 402              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 403              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 404              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 405              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 406              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 407              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 408              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 409              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 410              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 411              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 412              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 413              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 414              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 415              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 416              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 417              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 418              	.set CYREG_TCPWM_CNT0_INTR, 0x40010130
 419              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 420              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 421              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 422              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 423              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40010134
 424              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40010138
 425              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4001013c
 426              	.set CYDEV_TCPWM_CNT1_BASE, 0x40010140
 427              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 428              	.set CYREG_TCPWM_CNT1_CTRL, 0x40010140
 429              	.set CYREG_TCPWM_CNT1_STATUS, 0x40010144
 430              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40010148
 431              	.set CYREG_TCPWM_CNT1_CC, 0x4001014c
 432              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40010150
 433              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40010154
 434              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40010158
 435              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40010160
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 436              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40010164
 437              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40010168
 438              	.set CYREG_TCPWM_CNT1_INTR, 0x40010170
 439              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40010174
 440              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40010178
 441              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4001017c
 442              	.set CYDEV_TCPWM_CNT2_BASE, 0x40010180
 443              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 444              	.set CYREG_TCPWM_CNT2_CTRL, 0x40010180
 445              	.set CYREG_TCPWM_CNT2_STATUS, 0x40010184
 446              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40010188
 447              	.set CYREG_TCPWM_CNT2_CC, 0x4001018c
 448              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40010190
 449              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40010194
 450              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40010198
 451              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x400101a0
 452              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x400101a4
 453              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x400101a8
 454              	.set CYREG_TCPWM_CNT2_INTR, 0x400101b0
 455              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x400101b4
 456              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x400101b8
 457              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x400101bc
 458              	.set CYDEV_TCPWM_CNT3_BASE, 0x400101c0
 459              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 460              	.set CYREG_TCPWM_CNT3_CTRL, 0x400101c0
 461              	.set CYREG_TCPWM_CNT3_STATUS, 0x400101c4
 462              	.set CYREG_TCPWM_CNT3_COUNTER, 0x400101c8
 463              	.set CYREG_TCPWM_CNT3_CC, 0x400101cc
 464              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x400101d0
 465              	.set CYREG_TCPWM_CNT3_PERIOD, 0x400101d4
 466              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x400101d8
 467              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x400101e0
 468              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x400101e4
 469              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x400101e8
 470              	.set CYREG_TCPWM_CNT3_INTR, 0x400101f0
 471              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x400101f4
 472              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x400101f8
 473              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x400101fc
 474              	.set CYDEV_TCPWM_CNT4_BASE, 0x40010200
 475              	.set CYDEV_TCPWM_CNT4_SIZE, 0x00000040
 476              	.set CYREG_TCPWM_CNT4_CTRL, 0x40010200
 477              	.set CYREG_TCPWM_CNT4_STATUS, 0x40010204
 478              	.set CYREG_TCPWM_CNT4_COUNTER, 0x40010208
 479              	.set CYREG_TCPWM_CNT4_CC, 0x4001020c
 480              	.set CYREG_TCPWM_CNT4_CC_BUFF, 0x40010210
 481              	.set CYREG_TCPWM_CNT4_PERIOD, 0x40010214
 482              	.set CYREG_TCPWM_CNT4_PERIOD_BUFF, 0x40010218
 483              	.set CYREG_TCPWM_CNT4_TR_CTRL0, 0x40010220
 484              	.set CYREG_TCPWM_CNT4_TR_CTRL1, 0x40010224
 485              	.set CYREG_TCPWM_CNT4_TR_CTRL2, 0x40010228
 486              	.set CYREG_TCPWM_CNT4_INTR, 0x40010230
 487              	.set CYREG_TCPWM_CNT4_INTR_SET, 0x40010234
 488              	.set CYREG_TCPWM_CNT4_INTR_MASK, 0x40010238
 489              	.set CYREG_TCPWM_CNT4_INTR_MASKED, 0x4001023c
 490              	.set CYDEV_TCPWM_CNT5_BASE, 0x40010240
 491              	.set CYDEV_TCPWM_CNT5_SIZE, 0x00000040
 492              	.set CYREG_TCPWM_CNT5_CTRL, 0x40010240
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 493              	.set CYREG_TCPWM_CNT5_STATUS, 0x40010244
 494              	.set CYREG_TCPWM_CNT5_COUNTER, 0x40010248
 495              	.set CYREG_TCPWM_CNT5_CC, 0x4001024c
 496              	.set CYREG_TCPWM_CNT5_CC_BUFF, 0x40010250
 497              	.set CYREG_TCPWM_CNT5_PERIOD, 0x40010254
 498              	.set CYREG_TCPWM_CNT5_PERIOD_BUFF, 0x40010258
 499              	.set CYREG_TCPWM_CNT5_TR_CTRL0, 0x40010260
 500              	.set CYREG_TCPWM_CNT5_TR_CTRL1, 0x40010264
 501              	.set CYREG_TCPWM_CNT5_TR_CTRL2, 0x40010268
 502              	.set CYREG_TCPWM_CNT5_INTR, 0x40010270
 503              	.set CYREG_TCPWM_CNT5_INTR_SET, 0x40010274
 504              	.set CYREG_TCPWM_CNT5_INTR_MASK, 0x40010278
 505              	.set CYREG_TCPWM_CNT5_INTR_MASKED, 0x4001027c
 506              	.set CYDEV_TCPWM_CNT6_BASE, 0x40010280
 507              	.set CYDEV_TCPWM_CNT6_SIZE, 0x00000040
 508              	.set CYREG_TCPWM_CNT6_CTRL, 0x40010280
 509              	.set CYREG_TCPWM_CNT6_STATUS, 0x40010284
 510              	.set CYREG_TCPWM_CNT6_COUNTER, 0x40010288
 511              	.set CYREG_TCPWM_CNT6_CC, 0x4001028c
 512              	.set CYREG_TCPWM_CNT6_CC_BUFF, 0x40010290
 513              	.set CYREG_TCPWM_CNT6_PERIOD, 0x40010294
 514              	.set CYREG_TCPWM_CNT6_PERIOD_BUFF, 0x40010298
 515              	.set CYREG_TCPWM_CNT6_TR_CTRL0, 0x400102a0
 516              	.set CYREG_TCPWM_CNT6_TR_CTRL1, 0x400102a4
 517              	.set CYREG_TCPWM_CNT6_TR_CTRL2, 0x400102a8
 518              	.set CYREG_TCPWM_CNT6_INTR, 0x400102b0
 519              	.set CYREG_TCPWM_CNT6_INTR_SET, 0x400102b4
 520              	.set CYREG_TCPWM_CNT6_INTR_MASK, 0x400102b8
 521              	.set CYREG_TCPWM_CNT6_INTR_MASKED, 0x400102bc
 522              	.set CYDEV_TCPWM_CNT7_BASE, 0x400102c0
 523              	.set CYDEV_TCPWM_CNT7_SIZE, 0x00000040
 524              	.set CYREG_TCPWM_CNT7_CTRL, 0x400102c0
 525              	.set CYREG_TCPWM_CNT7_STATUS, 0x400102c4
 526              	.set CYREG_TCPWM_CNT7_COUNTER, 0x400102c8
 527              	.set CYREG_TCPWM_CNT7_CC, 0x400102cc
 528              	.set CYREG_TCPWM_CNT7_CC_BUFF, 0x400102d0
 529              	.set CYREG_TCPWM_CNT7_PERIOD, 0x400102d4
 530              	.set CYREG_TCPWM_CNT7_PERIOD_BUFF, 0x400102d8
 531              	.set CYREG_TCPWM_CNT7_TR_CTRL0, 0x400102e0
 532              	.set CYREG_TCPWM_CNT7_TR_CTRL1, 0x400102e4
 533              	.set CYREG_TCPWM_CNT7_TR_CTRL2, 0x400102e8
 534              	.set CYREG_TCPWM_CNT7_INTR, 0x400102f0
 535              	.set CYREG_TCPWM_CNT7_INTR_SET, 0x400102f4
 536              	.set CYREG_TCPWM_CNT7_INTR_MASK, 0x400102f8
 537              	.set CYREG_TCPWM_CNT7_INTR_MASKED, 0x400102fc
 538              	.set CYDEV_HSIOM_BASE, 0x40020000
 539              	.set CYDEV_HSIOM_SIZE, 0x00004000
 540              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 541              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 542              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 543              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
 544              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 545              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 546              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 547              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 548              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 549              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 550              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 551              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 552              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 553              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 554              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 555              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 556              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 557              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 558              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
 559              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 560              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 561              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 562              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 563              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
 564              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 565              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 566              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 567              	.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
 568              	.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
 569              	.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
 570              	.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
 571              	.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
 572              	.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
 573              	.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
 574              	.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
 575              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 576              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 577              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 578              	.set CYREG_HSIOM_PORT_SEL4, 0x40020400
 579              	.set CYREG_HSIOM_PORT_SEL5, 0x40020500
 580              	.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
 581              	.set CYFLD_HSIOM_SWITCH_AA_SL__OFFSET, 0x00000000
 582              	.set CYFLD_HSIOM_SWITCH_AA_SL__SIZE, 0x00000001
 583              	.set CYFLD_HSIOM_SWITCH_AA_SR__OFFSET, 0x00000001
 584              	.set CYFLD_HSIOM_SWITCH_AA_SR__SIZE, 0x00000001
 585              	.set CYFLD_HSIOM_SWITCH_AA_S0__OFFSET, 0x00000002
 586              	.set CYFLD_HSIOM_SWITCH_AA_S0__SIZE, 0x00000001
 587              	.set CYFLD_HSIOM_SWITCH_BB_SL__OFFSET, 0x00000004
 588              	.set CYFLD_HSIOM_SWITCH_BB_SL__SIZE, 0x00000001
 589              	.set CYFLD_HSIOM_SWITCH_BB_SR__OFFSET, 0x00000005
 590              	.set CYFLD_HSIOM_SWITCH_BB_SR__SIZE, 0x00000001
 591              	.set CYFLD_HSIOM_SWITCH_BB_S0__OFFSET, 0x00000006
 592              	.set CYFLD_HSIOM_SWITCH_BB_S0__SIZE, 0x00000001
 593              	.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
 594              	.set CYREG_HSIOM_AMUX_SPLIT_CTL2, 0x40022108
 595              	.set CYREG_PWR_CONTROL, 0x40030000
 596              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 597              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 598              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 599              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 600              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 601              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 602              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 603              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 604              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 605              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 606              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 607              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 608              	.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
 609              	.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
 610              	.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
 611              	.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
 612              	.set CYFLD__SPARE__OFFSET, 0x00000012
 613              	.set CYFLD__SPARE__SIZE, 0x00000002
 614              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 615              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 616              	.set CYREG_PWR_KEY_DELAY, 0x40030004
 617              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 618              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 619              	.set CYREG_PWR_DDFT_SELECT, 0x4003000c
 620              	.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
 621              	.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
 622              	.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
 623              	.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
 624              	.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
 625              	.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
 626              	.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
 627              	.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
 628              	.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
 629              	.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
 630              	.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
 631              	.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
 632              	.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
 633              	.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
 634              	.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
 635              	.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
 636              	.set CYVAL__DDFT0_SEL_GND, 0x0000000e
 637              	.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
 638              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
 639              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 640              	.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
 641              	.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
 642              	.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
 643              	.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
 644              	.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
 645              	.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
 646              	.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
 647              	.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
 648              	.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
 649              	.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
 650              	.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
 651              	.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
 652              	.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
 653              	.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
 654              	.set CYVAL__DDFT1_SEL_GND, 0x0000000e
 655              	.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
 656              	.set CYREG_TST_MODE, 0x40030014
 657              	.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
 658              	.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
 659              	.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
 660              	.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
 661              	.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
 662              	.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
 663              	.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 664              	.set CYFLD__TEST_MODE__SIZE, 0x00000001
 665              	.set CYREG_TST_DDFT_CTRL, 0x40030018
 666              	.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
 667              	.set CYFLD__DFT_SEL0__SIZE, 0x00000004
 668              	.set CYVAL__DFT_SEL0_SRC0, 0x00000000
 669              	.set CYVAL__DFT_SEL0_SRC1, 0x00000001
 670              	.set CYVAL__DFT_SEL0_SRC2, 0x00000002
 671              	.set CYVAL__DFT_SEL0_SRC3, 0x00000003
 672              	.set CYVAL__DFT_SEL0_SRC4, 0x00000004
 673              	.set CYVAL__DFT_SEL0_SRC5, 0x00000005
 674              	.set CYVAL__DFT_SEL0_SRC6, 0x00000006
 675              	.set CYVAL__DFT_SEL0_SRC7, 0x00000007
 676              	.set CYVAL__DFT_SEL0_CLK0, 0x00000008
 677              	.set CYVAL__DFT_SEL0_CLK1, 0x00000009
 678              	.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
 679              	.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
 680              	.set CYVAL__DFT_SEL0_RES0, 0x0000000c
 681              	.set CYVAL__DFT_SEL0_RES1, 0x0000000d
 682              	.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
 683              	.set CYVAL__DFT_SEL0_VSS, 0x0000000f
 684              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
 685              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 686              	.set CYVAL__DFT_SEL1_SRC0, 0x00000000
 687              	.set CYVAL__DFT_SEL1_SRC1, 0x00000001
 688              	.set CYVAL__DFT_SEL1_SRC2, 0x00000002
 689              	.set CYVAL__DFT_SEL1_SRC3, 0x00000003
 690              	.set CYVAL__DFT_SEL1_SRC4, 0x00000004
 691              	.set CYVAL__DFT_SEL1_SRC5, 0x00000005
 692              	.set CYVAL__DFT_SEL1_SRC6, 0x00000006
 693              	.set CYVAL__DFT_SEL1_SRC7, 0x00000007
 694              	.set CYVAL__DFT_SEL1_CLK0, 0x00000008
 695              	.set CYVAL__DFT_SEL1_CLK1, 0x00000009
 696              	.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
 697              	.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
 698              	.set CYVAL__DFT_SEL1_RES0, 0x0000000c
 699              	.set CYVAL__DFT_SEL1_RES1, 0x0000000d
 700              	.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
 701              	.set CYVAL__DFT_SEL1_VSS, 0x0000000f
 702              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 703              	.set CYFLD__ENABLE__SIZE, 0x00000001
 704              	.set CYREG_TST_TRIM_CNTR1, 0x4003001c
 705              	.set CYFLD__COUNTER__OFFSET, 0x00000000
 706              	.set CYFLD__COUNTER__SIZE, 0x00000010
 707              	.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
 708              	.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
 709              	.set CYREG_TST_TRIM_CNTR2, 0x40030020
 710              	.set CYREG_TST_ADFT_CTRL, 0x40030024
 711              	.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
 712              	.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
 713              	.set CYFLD__BUF_MODE__OFFSET, 0x00000008
 714              	.set CYFLD__BUF_MODE__SIZE, 0x00000002
 715              	.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
 716              	.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
 717              	.set CYFLD__BUF_EN__OFFSET, 0x0000001f
 718              	.set CYFLD__BUF_EN__SIZE, 0x00000001
 719              	.set CYREG_CLK_SELECT, 0x40030028
 720              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 721              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 722              	.set CYVAL__HFCLK_SEL_IMO, 0x00000000
 723              	.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
 724              	.set CYVAL__HFCLK_SEL_ECO, 0x00000002
 725              	.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
 726              	.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
 727              	.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
 728              	.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
 729              	.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
 730              	.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
 731              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
 732              	.set CYFLD__PUMP_SEL__SIZE, 0x00000002
 733              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 734              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 735              	.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
 736              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
 737              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
 738              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 739              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 740              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 741              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
 742              	.set CYREG_CLK_ILO_CONFIG, 0x4003002c
 743              	.set CYREG_CLK_IMO_CONFIG, 0x40030030
 744              	.set CYREG_CLK_DFT_SELECT, 0x40030034
 745              	.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
 746              	.set CYFLD__DFT_DIV0__SIZE, 0x00000002
 747              	.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
 748              	.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
 749              	.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
 750              	.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
 751              	.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
 752              	.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
 753              	.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
 754              	.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
 755              	.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
 756              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 757              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 758              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 759              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 760              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 761              	.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
 762              	.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
 763              	.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
 764              	.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
 765              	.set CYREG_WDT_DISABLE_KEY, 0x40030038
 766              	.set CYFLD__KEY__OFFSET, 0x00000000
 767              	.set CYFLD__KEY__SIZE, 0x00000020
 768              	.set CYREG_WDT_COUNTER, 0x4003003c
 769              	.set CYREG_WDT_MATCH, 0x40030040
 770              	.set CYFLD__MATCH__OFFSET, 0x00000000
 771              	.set CYFLD__MATCH__SIZE, 0x00000010
 772              	.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
 773              	.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
 774              	.set CYREG_SRSS_INTR, 0x40030044
 775              	.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
 776              	.set CYFLD__WDT_MATCH__SIZE, 0x00000001
 777              	.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 778              	.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
 779              	.set CYREG_SRSS_INTR_SET, 0x40030048
 780              	.set CYREG_SRSS_INTR_MASK, 0x4003004c
 781              	.set CYREG_RES_CAUSE, 0x40030054
 782              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 783              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 784              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 785              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 786              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 787              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 788              	.set CYREG_PWR_BG_TRIM1, 0x40030f00
 789              	.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
 790              	.set CYFLD__REF_VTRIM__SIZE, 0x00000006
 791              	.set CYREG_PWR_BG_TRIM2, 0x40030f04
 792              	.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
 793              	.set CYFLD__REF_ITRIM__SIZE, 0x00000006
 794              	.set CYREG_CLK_IMO_SELECT, 0x40030f08
 795              	.set CYFLD__FREQ__OFFSET, 0x00000000
 796              	.set CYFLD__FREQ__SIZE, 0x00000003
 797              	.set CYVAL__FREQ_24_MHZ, 0x00000000
 798              	.set CYVAL__FREQ_28_MHZ, 0x00000001
 799              	.set CYVAL__FREQ_32_MHZ, 0x00000002
 800              	.set CYVAL__FREQ_36_MHZ, 0x00000003
 801              	.set CYVAL__FREQ_40_MHZ, 0x00000004
 802              	.set CYVAL__FREQ_44_MHZ, 0x00000005
 803              	.set CYVAL__FREQ_48_MHZ, 0x00000006
 804              	.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
 805              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 806              	.set CYFLD__OFFSET__SIZE, 0x00000008
 807              	.set CYREG_CLK_IMO_TRIM2, 0x40030f10
 808              	.set CYFLD__FSOFFSET__OFFSET, 0x00000000
 809              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 810              	.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
 811              	.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
 812              	.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
 813              	.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
 814              	.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
 815              	.set CYREG_CLK_IMO_TRIM3, 0x40030f18
 816              	.set CYFLD__STEPSIZE__OFFSET, 0x00000000
 817              	.set CYFLD__STEPSIZE__SIZE, 0x00000005
 818              	.set CYFLD__TCTRIM__OFFSET, 0x00000005
 819              	.set CYFLD__TCTRIM__SIZE, 0x00000002
 820              	.set CYDEV_GPIO_BASE, 0x40040000
 821              	.set CYDEV_GPIO_SIZE, 0x00004000
 822              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 823              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 824              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 825              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 826              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
 827              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 828              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 829              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 830              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 831              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 832              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 833              	.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
 834              	.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 835              	.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
 836              	.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
 837              	.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
 838              	.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
 839              	.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
 840              	.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
 841              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 842              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
 843              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 844              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 845              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 846              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 847              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 848              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 849              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 850              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 851              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 852              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 853              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 854              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
 855              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
 856              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 857              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 858              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 859              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 860              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 861              	.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
 862              	.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
 863              	.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
 864              	.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
 865              	.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
 866              	.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
 867              	.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
 868              	.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
 869              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 870              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 871              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 872              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 873              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
 874              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
 875              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 876              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 877              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 878              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 879              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
 880              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
 881              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 882              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 883              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
 884              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 885              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 886              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 887              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
 888              	.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
 889              	.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
 890              	.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
 891              	.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 892              	.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
 893              	.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
 894              	.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
 895              	.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
 896              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 897              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 898              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 899              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
 900              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 901              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 902              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 903              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 904              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 905              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 906              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 907              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 908              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 909              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 910              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 911              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
 912              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 913              	.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
 914              	.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
 915              	.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
 916              	.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
 917              	.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
 918              	.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
 919              	.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
 920              	.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
 921              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
 922              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 923              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 924              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 925              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 926              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 927              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 928              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 929              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 930              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 931              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 932              	.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
 933              	.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
 934              	.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
 935              	.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
 936              	.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
 937              	.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
 938              	.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
 939              	.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
 940              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 941              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 942              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 943              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 944              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 945              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 946              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 947              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 948              	.set CYREG_GPIO_PRT1_PS, 0x40040104
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 949              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 950              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 951              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 952              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 953              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 954              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 955              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 956              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 957              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 958              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 959              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 960              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 961              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 962              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 963              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 964              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 965              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 966              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 967              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 968              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 969              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 970              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 971              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 972              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 973              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 974              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 975              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 976              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 977              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 978              	.set CYDEV_GPIO_PRT4_BASE, 0x40040400
 979              	.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
 980              	.set CYREG_GPIO_PRT4_DR, 0x40040400
 981              	.set CYREG_GPIO_PRT4_PS, 0x40040404
 982              	.set CYREG_GPIO_PRT4_PC, 0x40040408
 983              	.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
 984              	.set CYREG_GPIO_PRT4_INTR, 0x40040410
 985              	.set CYREG_GPIO_PRT4_PC2, 0x40040418
 986              	.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
 987              	.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
 988              	.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
 989              	.set CYDEV_GPIO_PRT5_BASE, 0x40040500
 990              	.set CYDEV_GPIO_PRT5_SIZE, 0x00000100
 991              	.set CYREG_GPIO_PRT5_DR, 0x40040500
 992              	.set CYREG_GPIO_PRT5_PS, 0x40040504
 993              	.set CYREG_GPIO_PRT5_PC, 0x40040508
 994              	.set CYREG_GPIO_PRT5_INTR_CFG, 0x4004050c
 995              	.set CYREG_GPIO_PRT5_INTR, 0x40040510
 996              	.set CYREG_GPIO_PRT5_PC2, 0x40040518
 997              	.set CYREG_GPIO_PRT5_DR_SET, 0x40040540
 998              	.set CYREG_GPIO_PRT5_DR_CLR, 0x40040544
 999              	.set CYREG_GPIO_PRT5_DR_INV, 0x40040548
 1000              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 1001              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 1002              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000006
 1003              	.set CYDEV_PRGIO_BASE, 0x40050000
 1004              	.set CYDEV_PRGIO_SIZE, 0x00001000
 1005              	.set CYDEV_PRGIO_PRT0_BASE, 0x40050000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 1006              	.set CYDEV_PRGIO_PRT0_SIZE, 0x00000100
 1007              	.set CYREG_PRGIO_PRT0_CTL, 0x40050000
 1008              	.set CYFLD_PRGIO_PRT_BYPASS__OFFSET, 0x00000000
 1009              	.set CYFLD_PRGIO_PRT_BYPASS__SIZE, 0x00000008
 1010              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET, 0x00000008
 1011              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE, 0x00000005
 1012              	.set CYFLD_PRGIO_PRT_HLD_OVR__OFFSET, 0x00000018
 1013              	.set CYFLD_PRGIO_PRT_HLD_OVR__SIZE, 0x00000001
 1014              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET, 0x00000019
 1015              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE, 0x00000001
 1016              	.set CYFLD_PRGIO_PRT_ENABLED__OFFSET, 0x0000001f
 1017              	.set CYFLD_PRGIO_PRT_ENABLED__SIZE, 0x00000001
 1018              	.set CYREG_PRGIO_PRT0_SYNC_CTL, 0x40050010
 1019              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET, 0x00000000
 1020              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE, 0x00000008
 1021              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET, 0x00000008
 1022              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE, 0x00000008
 1023              	.set CYREG_PRGIO_PRT0_LUT_SEL0, 0x40050020
 1024              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET, 0x00000000
 1025              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE, 0x00000004
 1026              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET, 0x00000008
 1027              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE, 0x00000004
 1028              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET, 0x00000010
 1029              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE, 0x00000004
 1030              	.set CYREG_PRGIO_PRT0_LUT_SEL1, 0x40050024
 1031              	.set CYREG_PRGIO_PRT0_LUT_SEL2, 0x40050028
 1032              	.set CYREG_PRGIO_PRT0_LUT_SEL3, 0x4005002c
 1033              	.set CYREG_PRGIO_PRT0_LUT_SEL4, 0x40050030
 1034              	.set CYREG_PRGIO_PRT0_LUT_SEL5, 0x40050034
 1035              	.set CYREG_PRGIO_PRT0_LUT_SEL6, 0x40050038
 1036              	.set CYREG_PRGIO_PRT0_LUT_SEL7, 0x4005003c
 1037              	.set CYREG_PRGIO_PRT0_LUT_CTL0, 0x40050040
 1038              	.set CYFLD_PRGIO_PRT_LUT__OFFSET, 0x00000000
 1039              	.set CYFLD_PRGIO_PRT_LUT__SIZE, 0x00000008
 1040              	.set CYFLD_PRGIO_PRT_LUT_OPC__OFFSET, 0x00000008
 1041              	.set CYFLD_PRGIO_PRT_LUT_OPC__SIZE, 0x00000002
 1042              	.set CYREG_PRGIO_PRT0_LUT_CTL1, 0x40050044
 1043              	.set CYREG_PRGIO_PRT0_LUT_CTL2, 0x40050048
 1044              	.set CYREG_PRGIO_PRT0_LUT_CTL3, 0x4005004c
 1045              	.set CYREG_PRGIO_PRT0_LUT_CTL4, 0x40050050
 1046              	.set CYREG_PRGIO_PRT0_LUT_CTL5, 0x40050054
 1047              	.set CYREG_PRGIO_PRT0_LUT_CTL6, 0x40050058
 1048              	.set CYREG_PRGIO_PRT0_LUT_CTL7, 0x4005005c
 1049              	.set CYREG_PRGIO_PRT0_DU_SEL, 0x400500c0
 1050              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET, 0x00000000
 1051              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE, 0x00000004
 1052              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET, 0x00000008
 1053              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE, 0x00000004
 1054              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET, 0x00000010
 1055              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE, 0x00000004
 1056              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET, 0x00000018
 1057              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE, 0x00000002
 1058              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET, 0x0000001c
 1059              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE, 0x00000002
 1060              	.set CYREG_PRGIO_PRT0_DU_CTL, 0x400500c4
 1061              	.set CYFLD_PRGIO_PRT_DU_SIZE__OFFSET, 0x00000000
 1062              	.set CYFLD_PRGIO_PRT_DU_SIZE__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1063              	.set CYFLD_PRGIO_PRT_DU_OPC__OFFSET, 0x00000008
 1064              	.set CYFLD_PRGIO_PRT_DU_OPC__SIZE, 0x00000004
 1065              	.set CYREG_PRGIO_PRT0_DATA, 0x400500f0
 1066              	.set CYFLD_PRGIO_PRT_DATA__OFFSET, 0x00000000
 1067              	.set CYFLD_PRGIO_PRT_DATA__SIZE, 0x00000008
 1068              	.set CYDEV_WCO_BASE, 0x40060000
 1069              	.set CYDEV_WCO_SIZE, 0x00010000
 1070              	.set CYREG_WCO_CONFIG, 0x40060000
 1071              	.set CYFLD_WCO_LPM_EN__OFFSET, 0x00000000
 1072              	.set CYFLD_WCO_LPM_EN__SIZE, 0x00000001
 1073              	.set CYFLD_WCO_LPM_AUTO__OFFSET, 0x00000001
 1074              	.set CYFLD_WCO_LPM_AUTO__SIZE, 0x00000001
 1075              	.set CYFLD_WCO_EXT_INPUT_EN__OFFSET, 0x00000002
 1076              	.set CYFLD_WCO_EXT_INPUT_EN__SIZE, 0x00000001
 1077              	.set CYFLD_WCO_ENBUS__OFFSET, 0x00000010
 1078              	.set CYFLD_WCO_ENBUS__SIZE, 0x00000008
 1079              	.set CYFLD_WCO_DPLL_ENABLE__OFFSET, 0x0000001e
 1080              	.set CYFLD_WCO_DPLL_ENABLE__SIZE, 0x00000001
 1081              	.set CYFLD_WCO_IP_ENABLE__OFFSET, 0x0000001f
 1082              	.set CYFLD_WCO_IP_ENABLE__SIZE, 0x00000001
 1083              	.set CYREG_WCO_STATUS, 0x40060004
 1084              	.set CYFLD_WCO_OUT_BLNK_A__OFFSET, 0x00000000
 1085              	.set CYFLD_WCO_OUT_BLNK_A__SIZE, 0x00000001
 1086              	.set CYREG_WCO_DPLL, 0x40060008
 1087              	.set CYFLD_WCO_DPLL_MULT__OFFSET, 0x00000000
 1088              	.set CYFLD_WCO_DPLL_MULT__SIZE, 0x0000000b
 1089              	.set CYFLD_WCO_DPLL_LF_IGAIN__OFFSET, 0x00000010
 1090              	.set CYFLD_WCO_DPLL_LF_IGAIN__SIZE, 0x00000003
 1091              	.set CYFLD_WCO_DPLL_LF_PGAIN__OFFSET, 0x00000013
 1092              	.set CYFLD_WCO_DPLL_LF_PGAIN__SIZE, 0x00000003
 1093              	.set CYFLD_WCO_DPLL_LF_LIMIT__OFFSET, 0x00000016
 1094              	.set CYFLD_WCO_DPLL_LF_LIMIT__SIZE, 0x00000008
 1095              	.set CYREG_WCO_WDT_CTRLOW, 0x40060200
 1096              	.set CYFLD_WCO_WDT_CTR0__OFFSET, 0x00000000
 1097              	.set CYFLD_WCO_WDT_CTR0__SIZE, 0x00000010
 1098              	.set CYFLD_WCO_WDT_CTR1__OFFSET, 0x00000010
 1099              	.set CYFLD_WCO_WDT_CTR1__SIZE, 0x00000010
 1100              	.set CYREG_WCO_WDT_CTRHIGH, 0x40060204
 1101              	.set CYFLD_WCO_WDT_CTR2__OFFSET, 0x00000000
 1102              	.set CYFLD_WCO_WDT_CTR2__SIZE, 0x00000020
 1103              	.set CYREG_WCO_WDT_MATCH, 0x40060208
 1104              	.set CYFLD_WCO_WDT_MATCH0__OFFSET, 0x00000000
 1105              	.set CYFLD_WCO_WDT_MATCH0__SIZE, 0x00000010
 1106              	.set CYFLD_WCO_WDT_MATCH1__OFFSET, 0x00000010
 1107              	.set CYFLD_WCO_WDT_MATCH1__SIZE, 0x00000010
 1108              	.set CYREG_WCO_WDT_CONFIG, 0x4006020c
 1109              	.set CYFLD_WCO_WDT_MODE0__OFFSET, 0x00000000
 1110              	.set CYFLD_WCO_WDT_MODE0__SIZE, 0x00000002
 1111              	.set CYVAL_WCO_WDT_MODE0_NOTHING, 0x00000000
 1112              	.set CYVAL_WCO_WDT_MODE0_INT, 0x00000001
 1113              	.set CYVAL_WCO_WDT_MODE0_RESET, 0x00000002
 1114              	.set CYVAL_WCO_WDT_MODE0_INT_THEN_RESET, 0x00000003
 1115              	.set CYFLD_WCO_WDT_CLEAR0__OFFSET, 0x00000002
 1116              	.set CYFLD_WCO_WDT_CLEAR0__SIZE, 0x00000001
 1117              	.set CYFLD_WCO_WDT_CASCADE0_1__OFFSET, 0x00000003
 1118              	.set CYFLD_WCO_WDT_CASCADE0_1__SIZE, 0x00000001
 1119              	.set CYFLD_WCO_WDT_MODE1__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1120              	.set CYFLD_WCO_WDT_MODE1__SIZE, 0x00000002
 1121              	.set CYVAL_WCO_WDT_MODE1_NOTHING, 0x00000000
 1122              	.set CYVAL_WCO_WDT_MODE1_INT, 0x00000001
 1123              	.set CYVAL_WCO_WDT_MODE1_RESET, 0x00000002
 1124              	.set CYVAL_WCO_WDT_MODE1_INT_THEN_RESET, 0x00000003
 1125              	.set CYFLD_WCO_WDT_CLEAR1__OFFSET, 0x0000000a
 1126              	.set CYFLD_WCO_WDT_CLEAR1__SIZE, 0x00000001
 1127              	.set CYFLD_WCO_WDT_CASCADE1_2__OFFSET, 0x0000000b
 1128              	.set CYFLD_WCO_WDT_CASCADE1_2__SIZE, 0x00000001
 1129              	.set CYFLD_WCO_WDT_MODE2__OFFSET, 0x00000010
 1130              	.set CYFLD_WCO_WDT_MODE2__SIZE, 0x00000001
 1131              	.set CYVAL_WCO_WDT_MODE2_NOTHING, 0x00000000
 1132              	.set CYVAL_WCO_WDT_MODE2_INT, 0x00000001
 1133              	.set CYFLD_WCO_WDT_BITS2__OFFSET, 0x00000018
 1134              	.set CYFLD_WCO_WDT_BITS2__SIZE, 0x00000005
 1135              	.set CYFLD_WCO_LFCLK_SEL__OFFSET, 0x0000001e
 1136              	.set CYFLD_WCO_LFCLK_SEL__SIZE, 0x00000002
 1137              	.set CYREG_WCO_WDT_CONTROL, 0x40060210
 1138              	.set CYFLD_WCO_WDT_ENABLE0__OFFSET, 0x00000000
 1139              	.set CYFLD_WCO_WDT_ENABLE0__SIZE, 0x00000001
 1140              	.set CYFLD_WCO_WDT_ENABLED0__OFFSET, 0x00000001
 1141              	.set CYFLD_WCO_WDT_ENABLED0__SIZE, 0x00000001
 1142              	.set CYFLD_WCO_WDT_INT0__OFFSET, 0x00000002
 1143              	.set CYFLD_WCO_WDT_INT0__SIZE, 0x00000001
 1144              	.set CYFLD_WCO_WDT_RESET0__OFFSET, 0x00000003
 1145              	.set CYFLD_WCO_WDT_RESET0__SIZE, 0x00000001
 1146              	.set CYFLD_WCO_WDT_ENABLE1__OFFSET, 0x00000008
 1147              	.set CYFLD_WCO_WDT_ENABLE1__SIZE, 0x00000001
 1148              	.set CYFLD_WCO_WDT_ENABLED1__OFFSET, 0x00000009
 1149              	.set CYFLD_WCO_WDT_ENABLED1__SIZE, 0x00000001
 1150              	.set CYFLD_WCO_WDT_INT1__OFFSET, 0x0000000a
 1151              	.set CYFLD_WCO_WDT_INT1__SIZE, 0x00000001
 1152              	.set CYFLD_WCO_WDT_RESET1__OFFSET, 0x0000000b
 1153              	.set CYFLD_WCO_WDT_RESET1__SIZE, 0x00000001
 1154              	.set CYFLD_WCO_WDT_ENABLE2__OFFSET, 0x00000010
 1155              	.set CYFLD_WCO_WDT_ENABLE2__SIZE, 0x00000001
 1156              	.set CYFLD_WCO_WDT_ENABLED2__OFFSET, 0x00000011
 1157              	.set CYFLD_WCO_WDT_ENABLED2__SIZE, 0x00000001
 1158              	.set CYFLD_WCO_WDT_INT2__OFFSET, 0x00000012
 1159              	.set CYFLD_WCO_WDT_INT2__SIZE, 0x00000001
 1160              	.set CYFLD_WCO_WDT_RESET2__OFFSET, 0x00000013
 1161              	.set CYFLD_WCO_WDT_RESET2__SIZE, 0x00000001
 1162              	.set CYREG_WCO_WDT_CLKEN, 0x40060214
 1163              	.set CYFLD_WCO_CLK_WCO_EN_FOR_WDT__OFFSET, 0x00000000
 1164              	.set CYFLD_WCO_CLK_WCO_EN_FOR_WDT__SIZE, 0x00000001
 1165              	.set CYFLD_WCO_CLK_ILO_EN_FOR_WDT__OFFSET, 0x00000001
 1166              	.set CYFLD_WCO_CLK_ILO_EN_FOR_WDT__SIZE, 0x00000001
 1167              	.set CYREG_WCO_TRIM, 0x40060f00
 1168              	.set CYFLD_WCO_XGM__OFFSET, 0x00000000
 1169              	.set CYFLD_WCO_XGM__SIZE, 0x00000003
 1170              	.set CYFLD_WCO_LPM_GM__OFFSET, 0x00000004
 1171              	.set CYFLD_WCO_LPM_GM__SIZE, 0x00000002
 1172              	.set CYDEV_SCB0_BASE, 0x40070000
 1173              	.set CYDEV_SCB0_SIZE, 0x00010000
 1174              	.set CYREG_SCB0_CTRL, 0x40070000
 1175              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 1176              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1177              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 1178              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 1179              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 1180              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 1181              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 1182              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 1183              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 1184              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
 1185              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 1186              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 1187              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 1188              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 1189              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 1190              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 1191              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 1192              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 1193              	.set CYVAL_SCB_MODE_UART, 0x00000002
 1194              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 1195              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 1196              	.set CYREG_SCB0_STATUS, 0x40070004
 1197              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 1198              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 1199              	.set CYREG_SCB0_SPI_CTRL, 0x40070020
 1200              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 1201              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 1202              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
 1203              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 1204              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
 1205              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 1206              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 1207              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 1208              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
 1209              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 1210              	.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
 1211              	.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
 1212              	.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
 1213              	.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
 1214              	.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
 1215              	.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
 1216              	.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
 1217              	.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
 1218              	.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
 1219              	.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
 1220              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 1221              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 1222              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 1223              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 1224              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 1225              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 1226              	.set CYREG_SCB0_SPI_STATUS, 0x40070024
 1227              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 1228              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 1229              	.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
 1230              	.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
 1231              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
 1232              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 1233              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1234              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 1235              	.set CYREG_SCB0_UART_CTRL, 0x40070040
 1236              	.set CYREG_SCB0_UART_TX_CTRL, 0x40070044
 1237              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 1238              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 1239              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
 1240              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 1241              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
 1242              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 1243              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 1244              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 1245              	.set CYREG_SCB0_UART_RX_CTRL, 0x40070048
 1246              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 1247              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 1248              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 1249              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 1250              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 1251              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 1252              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 1253              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 1254              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 1255              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 1256              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 1257              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 1258              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 1259              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
 1260              	.set CYREG_SCB0_UART_RX_STATUS, 0x4007004c
 1261              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 1262              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 1263              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40070050
 1264              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 1265              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
 1266              	.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
 1267              	.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
 1268              	.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
 1269              	.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
 1270              	.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
 1271              	.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
 1272              	.set CYREG_SCB0_I2C_CTRL, 0x40070060
 1273              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 1274              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 1275              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 1276              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 1277              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 1278              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 1279              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 1280              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1281              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 1282              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 1283              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 1284              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 1285              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 1286              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 1287              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 1288              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 1289              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 1290              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1291              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 1292              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 1293              	.set CYREG_SCB0_I2C_STATUS, 0x40070064
 1294              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 1295              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 1296              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 1297              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 1298              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 1299              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 1300              	.set CYREG_SCB0_I2C_M_CMD, 0x40070068
 1301              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 1302              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 1303              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 1304              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 1305              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 1306              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 1307              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 1308              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 1309              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 1310              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 1311              	.set CYREG_SCB0_I2C_S_CMD, 0x4007006c
 1312              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 1313              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 1314              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 1315              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 1316              	.set CYREG_SCB0_I2C_CFG, 0x40070070
 1317              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 1318              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 1319              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 1320              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 1321              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 1322              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
 1323              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 1324              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 1325              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
 1326              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 1327              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 1328              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 1329              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 1330              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 1331              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 1332              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 1333              	.set CYREG_SCB0_TX_CTRL, 0x40070200
 1334              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 1335              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 1336              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 1337              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 1338              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40070204
 1339              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 1340              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 1341              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 1342              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 1343              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40070208
 1344              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 1345              	.set CYFLD_SCB_USED__SIZE, 0x00000005
 1346              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 1347              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1348              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 1349              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
 1350              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 1351              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 1352              	.set CYREG_SCB0_TX_FIFO_WR, 0x40070240
 1353              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 1354              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 1355              	.set CYREG_SCB0_RX_CTRL, 0x40070300
 1356              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 1357              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 1358              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40070304
 1359              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40070308
 1360              	.set CYREG_SCB0_RX_MATCH, 0x40070310
 1361              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 1362              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 1363              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 1364              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 1365              	.set CYREG_SCB0_RX_FIFO_RD, 0x40070340
 1366              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40070344
 1367              	.set CYREG_SCB0_EZ_DATA0, 0x40070400
 1368              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 1369              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 1370              	.set CYREG_SCB0_EZ_DATA1, 0x40070404
 1371              	.set CYREG_SCB0_EZ_DATA2, 0x40070408
 1372              	.set CYREG_SCB0_EZ_DATA3, 0x4007040c
 1373              	.set CYREG_SCB0_EZ_DATA4, 0x40070410
 1374              	.set CYREG_SCB0_EZ_DATA5, 0x40070414
 1375              	.set CYREG_SCB0_EZ_DATA6, 0x40070418
 1376              	.set CYREG_SCB0_EZ_DATA7, 0x4007041c
 1377              	.set CYREG_SCB0_EZ_DATA8, 0x40070420
 1378              	.set CYREG_SCB0_EZ_DATA9, 0x40070424
 1379              	.set CYREG_SCB0_EZ_DATA10, 0x40070428
 1380              	.set CYREG_SCB0_EZ_DATA11, 0x4007042c
 1381              	.set CYREG_SCB0_EZ_DATA12, 0x40070430
 1382              	.set CYREG_SCB0_EZ_DATA13, 0x40070434
 1383              	.set CYREG_SCB0_EZ_DATA14, 0x40070438
 1384              	.set CYREG_SCB0_EZ_DATA15, 0x4007043c
 1385              	.set CYREG_SCB0_EZ_DATA16, 0x40070440
 1386              	.set CYREG_SCB0_EZ_DATA17, 0x40070444
 1387              	.set CYREG_SCB0_EZ_DATA18, 0x40070448
 1388              	.set CYREG_SCB0_EZ_DATA19, 0x4007044c
 1389              	.set CYREG_SCB0_EZ_DATA20, 0x40070450
 1390              	.set CYREG_SCB0_EZ_DATA21, 0x40070454
 1391              	.set CYREG_SCB0_EZ_DATA22, 0x40070458
 1392              	.set CYREG_SCB0_EZ_DATA23, 0x4007045c
 1393              	.set CYREG_SCB0_EZ_DATA24, 0x40070460
 1394              	.set CYREG_SCB0_EZ_DATA25, 0x40070464
 1395              	.set CYREG_SCB0_EZ_DATA26, 0x40070468
 1396              	.set CYREG_SCB0_EZ_DATA27, 0x4007046c
 1397              	.set CYREG_SCB0_EZ_DATA28, 0x40070470
 1398              	.set CYREG_SCB0_EZ_DATA29, 0x40070474
 1399              	.set CYREG_SCB0_EZ_DATA30, 0x40070478
 1400              	.set CYREG_SCB0_EZ_DATA31, 0x4007047c
 1401              	.set CYREG_SCB0_INTR_CAUSE, 0x40070e00
 1402              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 1403              	.set CYFLD_SCB_M__SIZE, 0x00000001
 1404              	.set CYFLD_SCB_S__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1405              	.set CYFLD_SCB_S__SIZE, 0x00000001
 1406              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 1407              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 1408              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 1409              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 1410              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 1411              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 1412              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
 1413              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 1414              	.set CYREG_SCB0_INTR_I2C_EC, 0x40070e80
 1415              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 1416              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 1417              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 1418              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 1419              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 1420              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 1421              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
 1422              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 1423              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40070e88
 1424              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40070e8c
 1425              	.set CYREG_SCB0_INTR_SPI_EC, 0x40070ec0
 1426              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40070ec8
 1427              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40070ecc
 1428              	.set CYREG_SCB0_INTR_M, 0x40070f00
 1429              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 1430              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 1431              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 1432              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 1433              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 1434              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 1435              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 1436              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 1437              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 1438              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 1439              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
 1440              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 1441              	.set CYREG_SCB0_INTR_M_SET, 0x40070f04
 1442              	.set CYREG_SCB0_INTR_M_MASK, 0x40070f08
 1443              	.set CYREG_SCB0_INTR_M_MASKED, 0x40070f0c
 1444              	.set CYREG_SCB0_INTR_S, 0x40070f40
 1445              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 1446              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 1447              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 1448              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 1449              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 1450              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 1451              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 1452              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 1453              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 1454              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 1455              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 1456              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 1457              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 1458              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 1459              	.set CYREG_SCB0_INTR_S_SET, 0x40070f44
 1460              	.set CYREG_SCB0_INTR_S_MASK, 0x40070f48
 1461              	.set CYREG_SCB0_INTR_S_MASKED, 0x40070f4c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1462              	.set CYREG_SCB0_INTR_TX, 0x40070f80
 1463              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 1464              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 1465              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 1466              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 1467              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 1468              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 1469              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 1470              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 1471              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 1472              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 1473              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 1474              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 1475              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 1476              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 1477              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 1478              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 1479              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 1480              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 1481              	.set CYREG_SCB0_INTR_TX_SET, 0x40070f84
 1482              	.set CYREG_SCB0_INTR_TX_MASK, 0x40070f88
 1483              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40070f8c
 1484              	.set CYREG_SCB0_INTR_RX, 0x40070fc0
 1485              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 1486              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 1487              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 1488              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 1489              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 1490              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 1491              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 1492              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 1493              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
 1494              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 1495              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 1496              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
 1497              	.set CYREG_SCB0_INTR_RX_SET, 0x40070fc4
 1498              	.set CYREG_SCB0_INTR_RX_MASK, 0x40070fc8
 1499              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40070fcc
 1500              	.set CYDEV_SCB1_BASE, 0x40080000
 1501              	.set CYDEV_SCB1_SIZE, 0x00010000
 1502              	.set CYREG_SCB1_CTRL, 0x40080000
 1503              	.set CYREG_SCB1_STATUS, 0x40080004
 1504              	.set CYREG_SCB1_SPI_CTRL, 0x40080020
 1505              	.set CYREG_SCB1_SPI_STATUS, 0x40080024
 1506              	.set CYREG_SCB1_UART_CTRL, 0x40080040
 1507              	.set CYREG_SCB1_UART_TX_CTRL, 0x40080044
 1508              	.set CYREG_SCB1_UART_RX_CTRL, 0x40080048
 1509              	.set CYREG_SCB1_UART_RX_STATUS, 0x4008004c
 1510              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40080050
 1511              	.set CYREG_SCB1_I2C_CTRL, 0x40080060
 1512              	.set CYREG_SCB1_I2C_STATUS, 0x40080064
 1513              	.set CYREG_SCB1_I2C_M_CMD, 0x40080068
 1514              	.set CYREG_SCB1_I2C_S_CMD, 0x4008006c
 1515              	.set CYREG_SCB1_I2C_CFG, 0x40080070
 1516              	.set CYREG_SCB1_TX_CTRL, 0x40080200
 1517              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40080204
 1518              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40080208
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1519              	.set CYREG_SCB1_TX_FIFO_WR, 0x40080240
 1520              	.set CYREG_SCB1_RX_CTRL, 0x40080300
 1521              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40080304
 1522              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40080308
 1523              	.set CYREG_SCB1_RX_MATCH, 0x40080310
 1524              	.set CYREG_SCB1_RX_FIFO_RD, 0x40080340
 1525              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40080344
 1526              	.set CYREG_SCB1_EZ_DATA0, 0x40080400
 1527              	.set CYREG_SCB1_EZ_DATA1, 0x40080404
 1528              	.set CYREG_SCB1_EZ_DATA2, 0x40080408
 1529              	.set CYREG_SCB1_EZ_DATA3, 0x4008040c
 1530              	.set CYREG_SCB1_EZ_DATA4, 0x40080410
 1531              	.set CYREG_SCB1_EZ_DATA5, 0x40080414
 1532              	.set CYREG_SCB1_EZ_DATA6, 0x40080418
 1533              	.set CYREG_SCB1_EZ_DATA7, 0x4008041c
 1534              	.set CYREG_SCB1_EZ_DATA8, 0x40080420
 1535              	.set CYREG_SCB1_EZ_DATA9, 0x40080424
 1536              	.set CYREG_SCB1_EZ_DATA10, 0x40080428
 1537              	.set CYREG_SCB1_EZ_DATA11, 0x4008042c
 1538              	.set CYREG_SCB1_EZ_DATA12, 0x40080430
 1539              	.set CYREG_SCB1_EZ_DATA13, 0x40080434
 1540              	.set CYREG_SCB1_EZ_DATA14, 0x40080438
 1541              	.set CYREG_SCB1_EZ_DATA15, 0x4008043c
 1542              	.set CYREG_SCB1_EZ_DATA16, 0x40080440
 1543              	.set CYREG_SCB1_EZ_DATA17, 0x40080444
 1544              	.set CYREG_SCB1_EZ_DATA18, 0x40080448
 1545              	.set CYREG_SCB1_EZ_DATA19, 0x4008044c
 1546              	.set CYREG_SCB1_EZ_DATA20, 0x40080450
 1547              	.set CYREG_SCB1_EZ_DATA21, 0x40080454
 1548              	.set CYREG_SCB1_EZ_DATA22, 0x40080458
 1549              	.set CYREG_SCB1_EZ_DATA23, 0x4008045c
 1550              	.set CYREG_SCB1_EZ_DATA24, 0x40080460
 1551              	.set CYREG_SCB1_EZ_DATA25, 0x40080464
 1552              	.set CYREG_SCB1_EZ_DATA26, 0x40080468
 1553              	.set CYREG_SCB1_EZ_DATA27, 0x4008046c
 1554              	.set CYREG_SCB1_EZ_DATA28, 0x40080470
 1555              	.set CYREG_SCB1_EZ_DATA29, 0x40080474
 1556              	.set CYREG_SCB1_EZ_DATA30, 0x40080478
 1557              	.set CYREG_SCB1_EZ_DATA31, 0x4008047c
 1558              	.set CYREG_SCB1_INTR_CAUSE, 0x40080e00
 1559              	.set CYREG_SCB1_INTR_I2C_EC, 0x40080e80
 1560              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40080e88
 1561              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40080e8c
 1562              	.set CYREG_SCB1_INTR_SPI_EC, 0x40080ec0
 1563              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40080ec8
 1564              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40080ecc
 1565              	.set CYREG_SCB1_INTR_M, 0x40080f00
 1566              	.set CYREG_SCB1_INTR_M_SET, 0x40080f04
 1567              	.set CYREG_SCB1_INTR_M_MASK, 0x40080f08
 1568              	.set CYREG_SCB1_INTR_M_MASKED, 0x40080f0c
 1569              	.set CYREG_SCB1_INTR_S, 0x40080f40
 1570              	.set CYREG_SCB1_INTR_S_SET, 0x40080f44
 1571              	.set CYREG_SCB1_INTR_S_MASK, 0x40080f48
 1572              	.set CYREG_SCB1_INTR_S_MASKED, 0x40080f4c
 1573              	.set CYREG_SCB1_INTR_TX, 0x40080f80
 1574              	.set CYREG_SCB1_INTR_TX_SET, 0x40080f84
 1575              	.set CYREG_SCB1_INTR_TX_MASK, 0x40080f88
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1576              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40080f8c
 1577              	.set CYREG_SCB1_INTR_RX, 0x40080fc0
 1578              	.set CYREG_SCB1_INTR_RX_SET, 0x40080fc4
 1579              	.set CYREG_SCB1_INTR_RX_MASK, 0x40080fc8
 1580              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40080fcc
 1581              	.set CYDEV_SCB2_BASE, 0x40090000
 1582              	.set CYDEV_SCB2_SIZE, 0x00010000
 1583              	.set CYREG_SCB2_CTRL, 0x40090000
 1584              	.set CYREG_SCB2_STATUS, 0x40090004
 1585              	.set CYREG_SCB2_SPI_CTRL, 0x40090020
 1586              	.set CYREG_SCB2_SPI_STATUS, 0x40090024
 1587              	.set CYREG_SCB2_UART_CTRL, 0x40090040
 1588              	.set CYREG_SCB2_UART_TX_CTRL, 0x40090044
 1589              	.set CYREG_SCB2_UART_RX_CTRL, 0x40090048
 1590              	.set CYREG_SCB2_UART_RX_STATUS, 0x4009004c
 1591              	.set CYREG_SCB2_UART_FLOW_CTRL, 0x40090050
 1592              	.set CYREG_SCB2_I2C_CTRL, 0x40090060
 1593              	.set CYREG_SCB2_I2C_STATUS, 0x40090064
 1594              	.set CYREG_SCB2_I2C_M_CMD, 0x40090068
 1595              	.set CYREG_SCB2_I2C_S_CMD, 0x4009006c
 1596              	.set CYREG_SCB2_I2C_CFG, 0x40090070
 1597              	.set CYREG_SCB2_TX_CTRL, 0x40090200
 1598              	.set CYREG_SCB2_TX_FIFO_CTRL, 0x40090204
 1599              	.set CYREG_SCB2_TX_FIFO_STATUS, 0x40090208
 1600              	.set CYREG_SCB2_TX_FIFO_WR, 0x40090240
 1601              	.set CYREG_SCB2_RX_CTRL, 0x40090300
 1602              	.set CYREG_SCB2_RX_FIFO_CTRL, 0x40090304
 1603              	.set CYREG_SCB2_RX_FIFO_STATUS, 0x40090308
 1604              	.set CYREG_SCB2_RX_MATCH, 0x40090310
 1605              	.set CYREG_SCB2_RX_FIFO_RD, 0x40090340
 1606              	.set CYREG_SCB2_RX_FIFO_RD_SILENT, 0x40090344
 1607              	.set CYREG_SCB2_EZ_DATA0, 0x40090400
 1608              	.set CYREG_SCB2_EZ_DATA1, 0x40090404
 1609              	.set CYREG_SCB2_EZ_DATA2, 0x40090408
 1610              	.set CYREG_SCB2_EZ_DATA3, 0x4009040c
 1611              	.set CYREG_SCB2_EZ_DATA4, 0x40090410
 1612              	.set CYREG_SCB2_EZ_DATA5, 0x40090414
 1613              	.set CYREG_SCB2_EZ_DATA6, 0x40090418
 1614              	.set CYREG_SCB2_EZ_DATA7, 0x4009041c
 1615              	.set CYREG_SCB2_EZ_DATA8, 0x40090420
 1616              	.set CYREG_SCB2_EZ_DATA9, 0x40090424
 1617              	.set CYREG_SCB2_EZ_DATA10, 0x40090428
 1618              	.set CYREG_SCB2_EZ_DATA11, 0x4009042c
 1619              	.set CYREG_SCB2_EZ_DATA12, 0x40090430
 1620              	.set CYREG_SCB2_EZ_DATA13, 0x40090434
 1621              	.set CYREG_SCB2_EZ_DATA14, 0x40090438
 1622              	.set CYREG_SCB2_EZ_DATA15, 0x4009043c
 1623              	.set CYREG_SCB2_EZ_DATA16, 0x40090440
 1624              	.set CYREG_SCB2_EZ_DATA17, 0x40090444
 1625              	.set CYREG_SCB2_EZ_DATA18, 0x40090448
 1626              	.set CYREG_SCB2_EZ_DATA19, 0x4009044c
 1627              	.set CYREG_SCB2_EZ_DATA20, 0x40090450
 1628              	.set CYREG_SCB2_EZ_DATA21, 0x40090454
 1629              	.set CYREG_SCB2_EZ_DATA22, 0x40090458
 1630              	.set CYREG_SCB2_EZ_DATA23, 0x4009045c
 1631              	.set CYREG_SCB2_EZ_DATA24, 0x40090460
 1632              	.set CYREG_SCB2_EZ_DATA25, 0x40090464
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1633              	.set CYREG_SCB2_EZ_DATA26, 0x40090468
 1634              	.set CYREG_SCB2_EZ_DATA27, 0x4009046c
 1635              	.set CYREG_SCB2_EZ_DATA28, 0x40090470
 1636              	.set CYREG_SCB2_EZ_DATA29, 0x40090474
 1637              	.set CYREG_SCB2_EZ_DATA30, 0x40090478
 1638              	.set CYREG_SCB2_EZ_DATA31, 0x4009047c
 1639              	.set CYREG_SCB2_INTR_CAUSE, 0x40090e00
 1640              	.set CYREG_SCB2_INTR_I2C_EC, 0x40090e80
 1641              	.set CYREG_SCB2_INTR_I2C_EC_MASK, 0x40090e88
 1642              	.set CYREG_SCB2_INTR_I2C_EC_MASKED, 0x40090e8c
 1643              	.set CYREG_SCB2_INTR_SPI_EC, 0x40090ec0
 1644              	.set CYREG_SCB2_INTR_SPI_EC_MASK, 0x40090ec8
 1645              	.set CYREG_SCB2_INTR_SPI_EC_MASKED, 0x40090ecc
 1646              	.set CYREG_SCB2_INTR_M, 0x40090f00
 1647              	.set CYREG_SCB2_INTR_M_SET, 0x40090f04
 1648              	.set CYREG_SCB2_INTR_M_MASK, 0x40090f08
 1649              	.set CYREG_SCB2_INTR_M_MASKED, 0x40090f0c
 1650              	.set CYREG_SCB2_INTR_S, 0x40090f40
 1651              	.set CYREG_SCB2_INTR_S_SET, 0x40090f44
 1652              	.set CYREG_SCB2_INTR_S_MASK, 0x40090f48
 1653              	.set CYREG_SCB2_INTR_S_MASKED, 0x40090f4c
 1654              	.set CYREG_SCB2_INTR_TX, 0x40090f80
 1655              	.set CYREG_SCB2_INTR_TX_SET, 0x40090f84
 1656              	.set CYREG_SCB2_INTR_TX_MASK, 0x40090f88
 1657              	.set CYREG_SCB2_INTR_TX_MASKED, 0x40090f8c
 1658              	.set CYREG_SCB2_INTR_RX, 0x40090fc0
 1659              	.set CYREG_SCB2_INTR_RX_SET, 0x40090fc4
 1660              	.set CYREG_SCB2_INTR_RX_MASK, 0x40090fc8
 1661              	.set CYREG_SCB2_INTR_RX_MASKED, 0x40090fcc
 1662              	.set CYDEV_LCD_BASE, 0x400b0000
 1663              	.set CYDEV_LCD_SIZE, 0x00010000
 1664              	.set CYREG_LCD_ID, 0x400b0000
 1665              	.set CYFLD_LCD_ID__OFFSET, 0x00000000
 1666              	.set CYFLD_LCD_ID__SIZE, 0x00000010
 1667              	.set CYFLD_LCD_REVISION__OFFSET, 0x00000010
 1668              	.set CYFLD_LCD_REVISION__SIZE, 0x00000010
 1669              	.set CYREG_LCD_DIVIDER, 0x400b0004
 1670              	.set CYFLD_LCD_SUBFR_DIV__OFFSET, 0x00000000
 1671              	.set CYFLD_LCD_SUBFR_DIV__SIZE, 0x00000010
 1672              	.set CYFLD_LCD_DEAD_DIV__OFFSET, 0x00000010
 1673              	.set CYFLD_LCD_DEAD_DIV__SIZE, 0x00000010
 1674              	.set CYREG_LCD_CONTROL, 0x400b0008
 1675              	.set CYFLD_LCD_LS_EN__OFFSET, 0x00000000
 1676              	.set CYFLD_LCD_LS_EN__SIZE, 0x00000001
 1677              	.set CYFLD_LCD_HS_EN__OFFSET, 0x00000001
 1678              	.set CYFLD_LCD_HS_EN__SIZE, 0x00000001
 1679              	.set CYFLD_LCD_LCD_MODE__OFFSET, 0x00000002
 1680              	.set CYFLD_LCD_LCD_MODE__SIZE, 0x00000001
 1681              	.set CYVAL_LCD_LCD_MODE_LS, 0x00000000
 1682              	.set CYVAL_LCD_LCD_MODE_HS, 0x00000001
 1683              	.set CYFLD_LCD_TYPE__OFFSET, 0x00000003
 1684              	.set CYFLD_LCD_TYPE__SIZE, 0x00000001
 1685              	.set CYVAL_LCD_TYPE_TYPE_A, 0x00000000
 1686              	.set CYVAL_LCD_TYPE_TYPE_B, 0x00000001
 1687              	.set CYFLD_LCD_OP_MODE__OFFSET, 0x00000004
 1688              	.set CYFLD_LCD_OP_MODE__SIZE, 0x00000001
 1689              	.set CYVAL_LCD_OP_MODE_PWM, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1690              	.set CYVAL_LCD_OP_MODE_CORRELATION, 0x00000001
 1691              	.set CYFLD_LCD_BIAS__OFFSET, 0x00000005
 1692              	.set CYFLD_LCD_BIAS__SIZE, 0x00000002
 1693              	.set CYVAL_LCD_BIAS_HALF, 0x00000000
 1694              	.set CYVAL_LCD_BIAS_THIRD, 0x00000001
 1695              	.set CYVAL_LCD_BIAS_FOURTH, 0x00000002
 1696              	.set CYVAL_LCD_BIAS_FIFTH, 0x00000003
 1697              	.set CYFLD_LCD_COM_NUM__OFFSET, 0x00000008
 1698              	.set CYFLD_LCD_COM_NUM__SIZE, 0x00000004
 1699              	.set CYFLD_LCD_LS_EN_STAT__OFFSET, 0x0000001f
 1700              	.set CYFLD_LCD_LS_EN_STAT__SIZE, 0x00000001
 1701              	.set CYREG_LCD_DATA00, 0x400b0100
 1702              	.set CYFLD_LCD_DATA__OFFSET, 0x00000000
 1703              	.set CYFLD_LCD_DATA__SIZE, 0x00000020
 1704              	.set CYREG_LCD_DATA01, 0x400b0104
 1705              	.set CYREG_LCD_DATA02, 0x400b0108
 1706              	.set CYREG_LCD_DATA03, 0x400b010c
 1707              	.set CYREG_LCD_DATA04, 0x400b0110
 1708              	.set CYREG_LCD_DATA10, 0x400b0200
 1709              	.set CYREG_LCD_DATA11, 0x400b0204
 1710              	.set CYREG_LCD_DATA12, 0x400b0208
 1711              	.set CYREG_LCD_DATA13, 0x400b020c
 1712              	.set CYREG_LCD_DATA14, 0x400b0210
 1713              	.set CYDEV_CSD_BASE, 0x400c0000
 1714              	.set CYDEV_CSD_SIZE, 0x00001000
 1715              	.set CYREG_CSD_CONFIG, 0x400c0000
 1716              	.set CYFLD_CSD_FILTER_DELAY__OFFSET, 0x00000004
 1717              	.set CYFLD_CSD_FILTER_DELAY__SIZE, 0x00000003
 1718              	.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000008
 1719              	.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
 1720              	.set CYVAL_CSD_SHIELD_DELAY_OFF, 0x00000000
 1721              	.set CYVAL_CSD_SHIELD_DELAY_D5NS, 0x00000001
 1722              	.set CYVAL_CSD_SHIELD_DELAY_D10NS, 0x00000002
 1723              	.set CYVAL_CSD_SHIELD_DELAY_D20NS, 0x00000003
 1724              	.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
 1725              	.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
 1726              	.set CYFLD_CSD_CHARGE_MODE__OFFSET, 0x0000000e
 1727              	.set CYFLD_CSD_CHARGE_MODE__SIZE, 0x00000001
 1728              	.set CYVAL_CSD_CHARGE_MODE_CHARGE_OFF, 0x00000000
 1729              	.set CYVAL_CSD_CHARGE_MODE_CHARGE_IO, 0x00000001
 1730              	.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
 1731              	.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
 1732              	.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
 1733              	.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
 1734              	.set CYFLD_CSD_CSX_DUAL_CNT__OFFSET, 0x00000013
 1735              	.set CYFLD_CSD_CSX_DUAL_CNT__SIZE, 0x00000001
 1736              	.set CYVAL_CSD_CSX_DUAL_CNT_ONE, 0x00000000
 1737              	.set CYVAL_CSD_CSX_DUAL_CNT_TWO, 0x00000001
 1738              	.set CYFLD_CSD_DSI_COUNT_SEL__OFFSET, 0x00000018
 1739              	.set CYFLD_CSD_DSI_COUNT_SEL__SIZE, 0x00000001
 1740              	.set CYVAL_CSD_DSI_COUNT_SEL_CSD_RESULT, 0x00000000
 1741              	.set CYVAL_CSD_DSI_COUNT_SEL_ADC_RESULT, 0x00000001
 1742              	.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000019
 1743              	.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
 1744              	.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x0000001a
 1745              	.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
 1746              	.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x0000001b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1747              	.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
 1748              	.set CYFLD_CSD_LP_MODE__OFFSET, 0x0000001e
 1749              	.set CYFLD_CSD_LP_MODE__SIZE, 0x00000001
 1750              	.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
 1751              	.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
 1752              	.set CYREG_CSD_SPARE, 0x400c0004
 1753              	.set CYFLD_CSD_SPARE__OFFSET, 0x00000000
 1754              	.set CYFLD_CSD_SPARE__SIZE, 0x00000004
 1755              	.set CYREG_CSD_STATUS, 0x400c0080
 1756              	.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
 1757              	.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
 1758              	.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
 1759              	.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
 1760              	.set CYFLD_CSD_HSCMP_OUT__OFFSET, 0x00000002
 1761              	.set CYFLD_CSD_HSCMP_OUT__SIZE, 0x00000001
 1762              	.set CYVAL_CSD_HSCMP_OUT_C_LT_VREF, 0x00000000
 1763              	.set CYVAL_CSD_HSCMP_OUT_C_GT_VREF, 0x00000001
 1764              	.set CYFLD_CSD_CSDCMP_OUT__OFFSET, 0x00000003
 1765              	.set CYFLD_CSD_CSDCMP_OUT__SIZE, 0x00000001
 1766              	.set CYREG_CSD_STAT_SEQ, 0x400c0084
 1767              	.set CYFLD_CSD_SEQ_STATE__OFFSET, 0x00000000
 1768              	.set CYFLD_CSD_SEQ_STATE__SIZE, 0x00000003
 1769              	.set CYFLD_CSD_ADC_STATE__OFFSET, 0x00000010
 1770              	.set CYFLD_CSD_ADC_STATE__SIZE, 0x00000003
 1771              	.set CYREG_CSD_STAT_CNTS, 0x400c0088
 1772              	.set CYFLD_CSD_NUM_CONV__OFFSET, 0x00000000
 1773              	.set CYFLD_CSD_NUM_CONV__SIZE, 0x00000010
 1774              	.set CYREG_CSD_RESULT_VAL1, 0x400c00d0
 1775              	.set CYFLD_CSD_VALUE__OFFSET, 0x00000000
 1776              	.set CYFLD_CSD_VALUE__SIZE, 0x00000010
 1777              	.set CYFLD_CSD_BAD_CONVS__OFFSET, 0x00000010
 1778              	.set CYFLD_CSD_BAD_CONVS__SIZE, 0x00000008
 1779              	.set CYREG_CSD_RESULT_VAL2, 0x400c00d4
 1780              	.set CYREG_CSD_ADC_RES, 0x400c00e0
 1781              	.set CYFLD_CSD_VIN_CNT__OFFSET, 0x00000000
 1782              	.set CYFLD_CSD_VIN_CNT__SIZE, 0x00000010
 1783              	.set CYFLD_CSD_HSCMP_POL__OFFSET, 0x00000010
 1784              	.set CYFLD_CSD_HSCMP_POL__SIZE, 0x00000001
 1785              	.set CYFLD_CSD_ADC_OVERFLOW__OFFSET, 0x0000001e
 1786              	.set CYFLD_CSD_ADC_OVERFLOW__SIZE, 0x00000001
 1787              	.set CYFLD_CSD_ADC_ABORT__OFFSET, 0x0000001f
 1788              	.set CYFLD_CSD_ADC_ABORT__SIZE, 0x00000001
 1789              	.set CYREG_CSD_INTR, 0x400c00f0
 1790              	.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000001
 1791              	.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
 1792              	.set CYFLD_CSD_INIT__OFFSET, 0x00000002
 1793              	.set CYFLD_CSD_INIT__SIZE, 0x00000001
 1794              	.set CYFLD_CSD_ADC_RES__OFFSET, 0x00000008
 1795              	.set CYFLD_CSD_ADC_RES__SIZE, 0x00000001
 1796              	.set CYREG_CSD_INTR_SET, 0x400c00f4
 1797              	.set CYREG_CSD_INTR_MASK, 0x400c00f8
 1798              	.set CYREG_CSD_INTR_MASKED, 0x400c00fc
 1799              	.set CYREG_CSD_HSCMP, 0x400c0180
 1800              	.set CYFLD_CSD_HSCMP_EN__OFFSET, 0x00000000
 1801              	.set CYFLD_CSD_HSCMP_EN__SIZE, 0x00000001
 1802              	.set CYVAL_CSD_HSCMP_EN_OFF, 0x00000000
 1803              	.set CYVAL_CSD_HSCMP_EN_ON, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1804              	.set CYFLD_CSD_HSCMP_INVERT__OFFSET, 0x00000004
 1805              	.set CYFLD_CSD_HSCMP_INVERT__SIZE, 0x00000001
 1806              	.set CYFLD_CSD_AZ_EN__OFFSET, 0x0000001f
 1807              	.set CYFLD_CSD_AZ_EN__SIZE, 0x00000001
 1808              	.set CYREG_CSD_AMBUF, 0x400c0184
 1809              	.set CYFLD_CSD_PWR_MODE__OFFSET, 0x00000000
 1810              	.set CYFLD_CSD_PWR_MODE__SIZE, 0x00000002
 1811              	.set CYVAL_CSD_PWR_MODE_OFF, 0x00000000
 1812              	.set CYVAL_CSD_PWR_MODE_NORM, 0x00000001
 1813              	.set CYVAL_CSD_PWR_MODE_HI, 0x00000002
 1814              	.set CYREG_CSD_REFGEN, 0x400c0188
 1815              	.set CYFLD_CSD_REFGEN_EN__OFFSET, 0x00000000
 1816              	.set CYFLD_CSD_REFGEN_EN__SIZE, 0x00000001
 1817              	.set CYVAL_CSD_REFGEN_EN_OFF, 0x00000000
 1818              	.set CYVAL_CSD_REFGEN_EN_ON, 0x00000001
 1819              	.set CYFLD_CSD_BYPASS__OFFSET, 0x00000004
 1820              	.set CYFLD_CSD_BYPASS__SIZE, 0x00000001
 1821              	.set CYFLD_CSD_VDDA_EN__OFFSET, 0x00000005
 1822              	.set CYFLD_CSD_VDDA_EN__SIZE, 0x00000001
 1823              	.set CYFLD_CSD_RES_EN__OFFSET, 0x00000006
 1824              	.set CYFLD_CSD_RES_EN__SIZE, 0x00000001
 1825              	.set CYFLD_CSD_GAIN__OFFSET, 0x00000008
 1826              	.set CYFLD_CSD_GAIN__SIZE, 0x00000005
 1827              	.set CYFLD_CSD_VREFLO_SEL__OFFSET, 0x00000010
 1828              	.set CYFLD_CSD_VREFLO_SEL__SIZE, 0x00000005
 1829              	.set CYFLD_CSD_VREFLO_INT__OFFSET, 0x00000017
 1830              	.set CYFLD_CSD_VREFLO_INT__SIZE, 0x00000001
 1831              	.set CYREG_CSD_CSDCMP, 0x400c018c
 1832              	.set CYFLD_CSD_CSDCMP_EN__OFFSET, 0x00000000
 1833              	.set CYFLD_CSD_CSDCMP_EN__SIZE, 0x00000001
 1834              	.set CYVAL_CSD_CSDCMP_EN_OFF, 0x00000000
 1835              	.set CYVAL_CSD_CSDCMP_EN_ON, 0x00000001
 1836              	.set CYFLD_CSD_POLARITY_SEL__OFFSET, 0x00000004
 1837              	.set CYFLD_CSD_POLARITY_SEL__SIZE, 0x00000002
 1838              	.set CYVAL_CSD_POLARITY_SEL_IDACA_POL, 0x00000000
 1839              	.set CYVAL_CSD_POLARITY_SEL_IDACB_POL, 0x00000001
 1840              	.set CYVAL_CSD_POLARITY_SEL_DUAL_POL, 0x00000002
 1841              	.set CYFLD_CSD_CMP_PHASE__OFFSET, 0x00000008
 1842              	.set CYFLD_CSD_CMP_PHASE__SIZE, 0x00000002
 1843              	.set CYVAL_CSD_CMP_PHASE_FULL, 0x00000000
 1844              	.set CYVAL_CSD_CMP_PHASE_PHI1, 0x00000001
 1845              	.set CYVAL_CSD_CMP_PHASE_PHI2, 0x00000002
 1846              	.set CYVAL_CSD_CMP_PHASE_PHI1_2, 0x00000003
 1847              	.set CYFLD_CSD_CMP_MODE__OFFSET, 0x0000001c
 1848              	.set CYFLD_CSD_CMP_MODE__SIZE, 0x00000001
 1849              	.set CYVAL_CSD_CMP_MODE_CSD, 0x00000000
 1850              	.set CYVAL_CSD_CMP_MODE_GP, 0x00000001
 1851              	.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001d
 1852              	.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
 1853              	.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
 1854              	.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
 1855              	.set CYREG_CSD_IDACA, 0x400c01c0
 1856              	.set CYFLD_CSD_VAL__OFFSET, 0x00000000
 1857              	.set CYFLD_CSD_VAL__SIZE, 0x00000007
 1858              	.set CYFLD_CSD_POL_DYN__OFFSET, 0x00000007
 1859              	.set CYFLD_CSD_POL_DYN__SIZE, 0x00000001
 1860              	.set CYVAL_CSD_POL_DYN_STATIC, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1861              	.set CYVAL_CSD_POL_DYN_DYNAMIC, 0x00000001
 1862              	.set CYFLD_CSD_POLARITY__OFFSET, 0x00000008
 1863              	.set CYFLD_CSD_POLARITY__SIZE, 0x00000002
 1864              	.set CYVAL_CSD_POLARITY_VSSA_SRC, 0x00000000
 1865              	.set CYVAL_CSD_POLARITY_VDDA_SNK, 0x00000001
 1866              	.set CYVAL_CSD_POLARITY_SENSE, 0x00000002
 1867              	.set CYVAL_CSD_POLARITY_SENSE_INV, 0x00000003
 1868              	.set CYFLD_CSD_BAL_MODE__OFFSET, 0x0000000a
 1869              	.set CYFLD_CSD_BAL_MODE__SIZE, 0x00000002
 1870              	.set CYVAL_CSD_BAL_MODE_FULL, 0x00000000
 1871              	.set CYVAL_CSD_BAL_MODE_PHI1, 0x00000001
 1872              	.set CYVAL_CSD_BAL_MODE_PHI2, 0x00000002
 1873              	.set CYVAL_CSD_BAL_MODE_PHI1_2, 0x00000003
 1874              	.set CYFLD_CSD_LEG1_MODE__OFFSET, 0x00000010
 1875              	.set CYFLD_CSD_LEG1_MODE__SIZE, 0x00000002
 1876              	.set CYVAL_CSD_LEG1_MODE_GP_STATIC, 0x00000000
 1877              	.set CYVAL_CSD_LEG1_MODE_GP, 0x00000001
 1878              	.set CYVAL_CSD_LEG1_MODE_CSD_STATIC, 0x00000002
 1879              	.set CYVAL_CSD_LEG1_MODE_CSD, 0x00000003
 1880              	.set CYFLD_CSD_LEG2_MODE__OFFSET, 0x00000012
 1881              	.set CYFLD_CSD_LEG2_MODE__SIZE, 0x00000002
 1882              	.set CYVAL_CSD_LEG2_MODE_GP_STATIC, 0x00000000
 1883              	.set CYVAL_CSD_LEG2_MODE_GP, 0x00000001
 1884              	.set CYVAL_CSD_LEG2_MODE_CSD_STATIC, 0x00000002
 1885              	.set CYVAL_CSD_LEG2_MODE_CSD, 0x00000003
 1886              	.set CYFLD_CSD_DSI_CTRL_EN__OFFSET, 0x00000015
 1887              	.set CYFLD_CSD_DSI_CTRL_EN__SIZE, 0x00000001
 1888              	.set CYFLD_CSD_RANGE__OFFSET, 0x00000016
 1889              	.set CYFLD_CSD_RANGE__SIZE, 0x00000002
 1890              	.set CYVAL_CSD_RANGE_IDAC_LO, 0x00000000
 1891              	.set CYVAL_CSD_RANGE_IDAC_MED, 0x00000001
 1892              	.set CYVAL_CSD_RANGE_IDAC_HI, 0x00000002
 1893              	.set CYFLD_CSD_LEG1_EN__OFFSET, 0x00000018
 1894              	.set CYFLD_CSD_LEG1_EN__SIZE, 0x00000001
 1895              	.set CYFLD_CSD_LEG2_EN__OFFSET, 0x00000019
 1896              	.set CYFLD_CSD_LEG2_EN__SIZE, 0x00000001
 1897              	.set CYREG_CSD_IDACB, 0x400c01c4
 1898              	.set CYFLD_CSD_LEG3_EN__OFFSET, 0x0000001a
 1899              	.set CYFLD_CSD_LEG3_EN__SIZE, 0x00000001
 1900              	.set CYREG_CSD_SW_RES, 0x400c01f0
 1901              	.set CYFLD_CSD_RES_HCAV__OFFSET, 0x00000000
 1902              	.set CYFLD_CSD_RES_HCAV__SIZE, 0x00000002
 1903              	.set CYVAL_CSD_RES_HCAV_LOW, 0x00000000
 1904              	.set CYVAL_CSD_RES_HCAV_MED, 0x00000001
 1905              	.set CYVAL_CSD_RES_HCAV_HIGH, 0x00000002
 1906              	.set CYVAL_CSD_RES_HCAV_LOWEMI, 0x00000003
 1907              	.set CYFLD_CSD_RES_HCAG__OFFSET, 0x00000002
 1908              	.set CYFLD_CSD_RES_HCAG__SIZE, 0x00000002
 1909              	.set CYFLD_CSD_RES_HCBV__OFFSET, 0x00000004
 1910              	.set CYFLD_CSD_RES_HCBV__SIZE, 0x00000002
 1911              	.set CYFLD_CSD_RES_HCBG__OFFSET, 0x00000006
 1912              	.set CYFLD_CSD_RES_HCBG__SIZE, 0x00000002
 1913              	.set CYFLD_CSD_RES_F1PM__OFFSET, 0x00000010
 1914              	.set CYFLD_CSD_RES_F1PM__SIZE, 0x00000002
 1915              	.set CYVAL_CSD_RES_F1PM_LOW, 0x00000000
 1916              	.set CYVAL_CSD_RES_F1PM_MED, 0x00000001
 1917              	.set CYVAL_CSD_RES_F1PM_HIGH, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1918              	.set CYVAL_CSD_RES_F1PM_RESERVED, 0x00000003
 1919              	.set CYFLD_CSD_RES_F2PT__OFFSET, 0x00000012
 1920              	.set CYFLD_CSD_RES_F2PT__SIZE, 0x00000002
 1921              	.set CYREG_CSD_SENSE_PERIOD, 0x400c0200
 1922              	.set CYFLD_CSD_SENSE_DIV__OFFSET, 0x00000000
 1923              	.set CYFLD_CSD_SENSE_DIV__SIZE, 0x0000000c
 1924              	.set CYFLD_CSD_LFSR_SIZE__OFFSET, 0x00000010
 1925              	.set CYFLD_CSD_LFSR_SIZE__SIZE, 0x00000003
 1926              	.set CYVAL_CSD_LFSR_SIZE_OFF, 0x00000000
 1927              	.set CYVAL_CSD_LFSR_SIZE_6B, 0x00000001
 1928              	.set CYVAL_CSD_LFSR_SIZE_7B, 0x00000002
 1929              	.set CYVAL_CSD_LFSR_SIZE_9B, 0x00000003
 1930              	.set CYVAL_CSD_LFSR_SIZE_10B, 0x00000004
 1931              	.set CYVAL_CSD_LFSR_SIZE_8B, 0x00000005
 1932              	.set CYVAL_CSD_LFSR_SIZE_12B, 0x00000006
 1933              	.set CYFLD_CSD_LFSR_SCALE__OFFSET, 0x00000014
 1934              	.set CYFLD_CSD_LFSR_SCALE__SIZE, 0x00000004
 1935              	.set CYFLD_CSD_LFSR_CLEAR__OFFSET, 0x00000018
 1936              	.set CYFLD_CSD_LFSR_CLEAR__SIZE, 0x00000001
 1937              	.set CYFLD_CSD_SEL_LFSR_MSB__OFFSET, 0x00000019
 1938              	.set CYFLD_CSD_SEL_LFSR_MSB__SIZE, 0x00000001
 1939              	.set CYREG_CSD_SENSE_DUTY, 0x400c0204
 1940              	.set CYFLD_CSD_SENSE_WIDTH__OFFSET, 0x00000000
 1941              	.set CYFLD_CSD_SENSE_WIDTH__SIZE, 0x0000000c
 1942              	.set CYFLD_CSD_SENSE_POL__OFFSET, 0x00000010
 1943              	.set CYFLD_CSD_SENSE_POL__SIZE, 0x00000001
 1944              	.set CYFLD_CSD_OVERLAP_PHI1__OFFSET, 0x00000012
 1945              	.set CYFLD_CSD_OVERLAP_PHI1__SIZE, 0x00000001
 1946              	.set CYFLD_CSD_OVERLAP_PHI2__OFFSET, 0x00000013
 1947              	.set CYFLD_CSD_OVERLAP_PHI2__SIZE, 0x00000001
 1948              	.set CYREG_CSD_SW_HS_P_SEL, 0x400c0280
 1949              	.set CYFLD_CSD_SW_HMPM__OFFSET, 0x00000000
 1950              	.set CYFLD_CSD_SW_HMPM__SIZE, 0x00000001
 1951              	.set CYFLD_CSD_SW_HMPT__OFFSET, 0x00000004
 1952              	.set CYFLD_CSD_SW_HMPT__SIZE, 0x00000001
 1953              	.set CYFLD_CSD_SW_HMPS__OFFSET, 0x00000008
 1954              	.set CYFLD_CSD_SW_HMPS__SIZE, 0x00000001
 1955              	.set CYFLD_CSD_SW_HMMA__OFFSET, 0x0000000c
 1956              	.set CYFLD_CSD_SW_HMMA__SIZE, 0x00000001
 1957              	.set CYFLD_CSD_SW_HMMB__OFFSET, 0x00000010
 1958              	.set CYFLD_CSD_SW_HMMB__SIZE, 0x00000001
 1959              	.set CYFLD_CSD_SW_HMCA__OFFSET, 0x00000014
 1960              	.set CYFLD_CSD_SW_HMCA__SIZE, 0x00000001
 1961              	.set CYFLD_CSD_SW_HMCB__OFFSET, 0x00000018
 1962              	.set CYFLD_CSD_SW_HMCB__SIZE, 0x00000001
 1963              	.set CYFLD_CSD_SW_HMRH__OFFSET, 0x0000001c
 1964              	.set CYFLD_CSD_SW_HMRH__SIZE, 0x00000001
 1965              	.set CYREG_CSD_SW_HS_N_SEL, 0x400c0284
 1966              	.set CYFLD_CSD_SW_HCCC__OFFSET, 0x00000010
 1967              	.set CYFLD_CSD_SW_HCCC__SIZE, 0x00000001
 1968              	.set CYFLD_CSD_SW_HCCD__OFFSET, 0x00000014
 1969              	.set CYFLD_CSD_SW_HCCD__SIZE, 0x00000001
 1970              	.set CYFLD_CSD_SW_HCRH__OFFSET, 0x00000018
 1971              	.set CYFLD_CSD_SW_HCRH__SIZE, 0x00000003
 1972              	.set CYFLD_CSD_SW_HCRL__OFFSET, 0x0000001c
 1973              	.set CYFLD_CSD_SW_HCRL__SIZE, 0x00000003
 1974              	.set CYREG_CSD_SW_SHIELD_SEL, 0x400c0288
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1975              	.set CYFLD_CSD_SW_HCAV__OFFSET, 0x00000000
 1976              	.set CYFLD_CSD_SW_HCAV__SIZE, 0x00000003
 1977              	.set CYFLD_CSD_SW_HCAG__OFFSET, 0x00000004
 1978              	.set CYFLD_CSD_SW_HCAG__SIZE, 0x00000003
 1979              	.set CYFLD_CSD_SW_HCBV__OFFSET, 0x00000008
 1980              	.set CYFLD_CSD_SW_HCBV__SIZE, 0x00000003
 1981              	.set CYFLD_CSD_SW_HCBG__OFFSET, 0x0000000c
 1982              	.set CYFLD_CSD_SW_HCBG__SIZE, 0x00000003
 1983              	.set CYFLD_CSD_SW_HCCV__OFFSET, 0x00000010
 1984              	.set CYFLD_CSD_SW_HCCV__SIZE, 0x00000001
 1985              	.set CYFLD_CSD_SW_HCCG__OFFSET, 0x00000014
 1986              	.set CYFLD_CSD_SW_HCCG__SIZE, 0x00000001
 1987              	.set CYREG_CSD_SW_AMUXBUF_SEL, 0x400c0290
 1988              	.set CYFLD_CSD_SW_IRBY__OFFSET, 0x00000004
 1989              	.set CYFLD_CSD_SW_IRBY__SIZE, 0x00000001
 1990              	.set CYFLD_CSD_SW_IRLB__OFFSET, 0x00000008
 1991              	.set CYFLD_CSD_SW_IRLB__SIZE, 0x00000001
 1992              	.set CYFLD_CSD_SW_ICA__OFFSET, 0x0000000c
 1993              	.set CYFLD_CSD_SW_ICA__SIZE, 0x00000001
 1994              	.set CYFLD_CSD_SW_ICB__OFFSET, 0x00000010
 1995              	.set CYFLD_CSD_SW_ICB__SIZE, 0x00000003
 1996              	.set CYFLD_CSD_SW_IRLI__OFFSET, 0x00000014
 1997              	.set CYFLD_CSD_SW_IRLI__SIZE, 0x00000001
 1998              	.set CYFLD_CSD_SW_IRH__OFFSET, 0x00000018
 1999              	.set CYFLD_CSD_SW_IRH__SIZE, 0x00000001
 2000              	.set CYFLD_CSD_SW_IRL__OFFSET, 0x0000001c
 2001              	.set CYFLD_CSD_SW_IRL__SIZE, 0x00000001
 2002              	.set CYREG_CSD_SW_BYP_SEL, 0x400c0294
 2003              	.set CYFLD_CSD_SW_BYA__OFFSET, 0x0000000c
 2004              	.set CYFLD_CSD_SW_BYA__SIZE, 0x00000001
 2005              	.set CYFLD_CSD_SW_BYB__OFFSET, 0x00000010
 2006              	.set CYFLD_CSD_SW_BYB__SIZE, 0x00000001
 2007              	.set CYFLD_CSD_SW_CBCC__OFFSET, 0x00000014
 2008              	.set CYFLD_CSD_SW_CBCC__SIZE, 0x00000001
 2009              	.set CYREG_CSD_SW_CMP_P_SEL, 0x400c02a0
 2010              	.set CYFLD_CSD_SW_SFPM__OFFSET, 0x00000000
 2011              	.set CYFLD_CSD_SW_SFPM__SIZE, 0x00000003
 2012              	.set CYFLD_CSD_SW_SFPT__OFFSET, 0x00000004
 2013              	.set CYFLD_CSD_SW_SFPT__SIZE, 0x00000003
 2014              	.set CYFLD_CSD_SW_SFPS__OFFSET, 0x00000008
 2015              	.set CYFLD_CSD_SW_SFPS__SIZE, 0x00000003
 2016              	.set CYFLD_CSD_SW_SFMA__OFFSET, 0x0000000c
 2017              	.set CYFLD_CSD_SW_SFMA__SIZE, 0x00000001
 2018              	.set CYFLD_CSD_SW_SFMB__OFFSET, 0x00000010
 2019              	.set CYFLD_CSD_SW_SFMB__SIZE, 0x00000001
 2020              	.set CYFLD_CSD_SW_SFCA__OFFSET, 0x00000014
 2021              	.set CYFLD_CSD_SW_SFCA__SIZE, 0x00000001
 2022              	.set CYFLD_CSD_SW_SFCB__OFFSET, 0x00000018
 2023              	.set CYFLD_CSD_SW_SFCB__SIZE, 0x00000001
 2024              	.set CYREG_CSD_SW_CMP_N_SEL, 0x400c02a4
 2025              	.set CYFLD_CSD_SW_SCRH__OFFSET, 0x00000018
 2026              	.set CYFLD_CSD_SW_SCRH__SIZE, 0x00000003
 2027              	.set CYFLD_CSD_SW_SCRL__OFFSET, 0x0000001c
 2028              	.set CYFLD_CSD_SW_SCRL__SIZE, 0x00000003
 2029              	.set CYREG_CSD_SW_REFGEN_SEL, 0x400c02a8
 2030              	.set CYFLD_CSD_SW_IAIB__OFFSET, 0x00000000
 2031              	.set CYFLD_CSD_SW_IAIB__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2032              	.set CYFLD_CSD_SW_IBCB__OFFSET, 0x00000004
 2033              	.set CYFLD_CSD_SW_IBCB__SIZE, 0x00000001
 2034              	.set CYFLD_CSD_SW_SGMB__OFFSET, 0x00000010
 2035              	.set CYFLD_CSD_SW_SGMB__SIZE, 0x00000001
 2036              	.set CYFLD_CSD_SW_SGRE__OFFSET, 0x00000018
 2037              	.set CYFLD_CSD_SW_SGRE__SIZE, 0x00000001
 2038              	.set CYFLD_CSD_SW_SGR__OFFSET, 0x0000001c
 2039              	.set CYFLD_CSD_SW_SGR__SIZE, 0x00000001
 2040              	.set CYREG_CSD_SW_FW_MOD_SEL, 0x400c02b0
 2041              	.set CYFLD_CSD_SW_F1PM__OFFSET, 0x00000000
 2042              	.set CYFLD_CSD_SW_F1PM__SIZE, 0x00000001
 2043              	.set CYFLD_CSD_SW_F1MA__OFFSET, 0x00000008
 2044              	.set CYFLD_CSD_SW_F1MA__SIZE, 0x00000003
 2045              	.set CYFLD_CSD_SW_F1CA__OFFSET, 0x00000010
 2046              	.set CYFLD_CSD_SW_F1CA__SIZE, 0x00000003
 2047              	.set CYFLD_CSD_SW_C1CC__OFFSET, 0x00000014
 2048              	.set CYFLD_CSD_SW_C1CC__SIZE, 0x00000001
 2049              	.set CYFLD_CSD_SW_C1CD__OFFSET, 0x00000018
 2050              	.set CYFLD_CSD_SW_C1CD__SIZE, 0x00000001
 2051              	.set CYFLD_CSD_SW_C1F1__OFFSET, 0x0000001c
 2052              	.set CYFLD_CSD_SW_C1F1__SIZE, 0x00000001
 2053              	.set CYREG_CSD_SW_FW_TANK_SEL, 0x400c02b4
 2054              	.set CYFLD_CSD_SW_F2PT__OFFSET, 0x00000004
 2055              	.set CYFLD_CSD_SW_F2PT__SIZE, 0x00000001
 2056              	.set CYFLD_CSD_SW_F2MA__OFFSET, 0x00000008
 2057              	.set CYFLD_CSD_SW_F2MA__SIZE, 0x00000003
 2058              	.set CYFLD_CSD_SW_F2CA__OFFSET, 0x0000000c
 2059              	.set CYFLD_CSD_SW_F2CA__SIZE, 0x00000003
 2060              	.set CYFLD_CSD_SW_F2CB__OFFSET, 0x00000010
 2061              	.set CYFLD_CSD_SW_F2CB__SIZE, 0x00000003
 2062              	.set CYFLD_CSD_SW_C2CC__OFFSET, 0x00000014
 2063              	.set CYFLD_CSD_SW_C2CC__SIZE, 0x00000001
 2064              	.set CYFLD_CSD_SW_C2CD__OFFSET, 0x00000018
 2065              	.set CYFLD_CSD_SW_C2CD__SIZE, 0x00000001
 2066              	.set CYFLD_CSD_SW_C2F2__OFFSET, 0x0000001c
 2067              	.set CYFLD_CSD_SW_C2F2__SIZE, 0x00000001
 2068              	.set CYREG_CSD_SW_DSI_SEL, 0x400c02c0
 2069              	.set CYFLD_CSD_DSI_CSH_TANK__OFFSET, 0x00000000
 2070              	.set CYFLD_CSD_DSI_CSH_TANK__SIZE, 0x00000003
 2071              	.set CYFLD_CSD_DSI_CMOD__OFFSET, 0x00000004
 2072              	.set CYFLD_CSD_DSI_CMOD__SIZE, 0x00000003
 2073              	.set CYREG_CSD_SEQ_TIME, 0x400c0300
 2074              	.set CYFLD_CSD_AZ_TIME__OFFSET, 0x00000000
 2075              	.set CYFLD_CSD_AZ_TIME__SIZE, 0x00000008
 2076              	.set CYREG_CSD_SEQ_INIT_CNT, 0x400c0310
 2077              	.set CYFLD_CSD_CONV_CNT__OFFSET, 0x00000000
 2078              	.set CYFLD_CSD_CONV_CNT__SIZE, 0x00000010
 2079              	.set CYREG_CSD_SEQ_NORM_CNT, 0x400c0314
 2080              	.set CYREG_CSD_ADC_CTL, 0x400c0320
 2081              	.set CYFLD_CSD_ADC_TIME__OFFSET, 0x00000000
 2082              	.set CYFLD_CSD_ADC_TIME__SIZE, 0x00000008
 2083              	.set CYFLD_CSD_ADC_MODE__OFFSET, 0x00000010
 2084              	.set CYFLD_CSD_ADC_MODE__SIZE, 0x00000002
 2085              	.set CYVAL_CSD_ADC_MODE_OFF, 0x00000000
 2086              	.set CYVAL_CSD_ADC_MODE_VREF_CNT, 0x00000001
 2087              	.set CYVAL_CSD_ADC_MODE_VREF_BY2_CNT, 0x00000002
 2088              	.set CYVAL_CSD_ADC_MODE_VIN_CNT, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2089              	.set CYREG_CSD_SEQ_START, 0x400c0340
 2090              	.set CYFLD_CSD_START__OFFSET, 0x00000000
 2091              	.set CYFLD_CSD_START__SIZE, 0x00000001
 2092              	.set CYFLD_CSD_SEQ_MODE__OFFSET, 0x00000001
 2093              	.set CYFLD_CSD_SEQ_MODE__SIZE, 0x00000001
 2094              	.set CYFLD_CSD_ABORT__OFFSET, 0x00000003
 2095              	.set CYFLD_CSD_ABORT__SIZE, 0x00000001
 2096              	.set CYFLD_CSD_DSI_START_EN__OFFSET, 0x00000004
 2097              	.set CYFLD_CSD_DSI_START_EN__SIZE, 0x00000001
 2098              	.set CYFLD_CSD_AZ0_SKIP__OFFSET, 0x00000008
 2099              	.set CYFLD_CSD_AZ0_SKIP__SIZE, 0x00000001
 2100              	.set CYFLD_CSD_AZ1_SKIP__OFFSET, 0x00000009
 2101              	.set CYFLD_CSD_AZ1_SKIP__SIZE, 0x00000001
 2102              	.set CYREG_CSD_TRIM_CTRL, 0x400c0f00
 2103              	.set CYFLD_CSD_DELAY_TRIM__OFFSET, 0x00000000
 2104              	.set CYFLD_CSD_DELAY_TRIM__SIZE, 0x00000002
 2105              	.set CYFLD_CSD_DELAY_HYS__OFFSET, 0x00000004
 2106              	.set CYFLD_CSD_DELAY_HYS__SIZE, 0x00000002
 2107              	.set CYDEV_LPCOMP_BASE, 0x400e0000
 2108              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 2109              	.set CYREG_LPCOMP_ID, 0x400e0000
 2110              	.set CYFLD_LPCOMP_ID__OFFSET, 0x00000000
 2111              	.set CYFLD_LPCOMP_ID__SIZE, 0x00000010
 2112              	.set CYFLD_LPCOMP_REVISION__OFFSET, 0x00000010
 2113              	.set CYFLD_LPCOMP_REVISION__SIZE, 0x00000010
 2114              	.set CYREG_LPCOMP_CONFIG, 0x400e0004
 2115              	.set CYFLD_LPCOMP_MODE1__OFFSET, 0x00000000
 2116              	.set CYFLD_LPCOMP_MODE1__SIZE, 0x00000002
 2117              	.set CYVAL_LPCOMP_MODE1_SLOW, 0x00000000
 2118              	.set CYVAL_LPCOMP_MODE1_FAST, 0x00000001
 2119              	.set CYVAL_LPCOMP_MODE1_ULP, 0x00000002
 2120              	.set CYFLD_LPCOMP_HYST1__OFFSET, 0x00000002
 2121              	.set CYFLD_LPCOMP_HYST1__SIZE, 0x00000001
 2122              	.set CYFLD_LPCOMP_FILTER1__OFFSET, 0x00000003
 2123              	.set CYFLD_LPCOMP_FILTER1__SIZE, 0x00000001
 2124              	.set CYFLD_LPCOMP_INTTYPE1__OFFSET, 0x00000004
 2125              	.set CYFLD_LPCOMP_INTTYPE1__SIZE, 0x00000002
 2126              	.set CYVAL_LPCOMP_INTTYPE1_DISABLE, 0x00000000
 2127              	.set CYVAL_LPCOMP_INTTYPE1_RISING, 0x00000001
 2128              	.set CYVAL_LPCOMP_INTTYPE1_FALLING, 0x00000002
 2129              	.set CYVAL_LPCOMP_INTTYPE1_BOTH, 0x00000003
 2130              	.set CYFLD_LPCOMP_OUT1__OFFSET, 0x00000006
 2131              	.set CYFLD_LPCOMP_OUT1__SIZE, 0x00000001
 2132              	.set CYFLD_LPCOMP_ENABLE1__OFFSET, 0x00000007
 2133              	.set CYFLD_LPCOMP_ENABLE1__SIZE, 0x00000001
 2134              	.set CYFLD_LPCOMP_MODE2__OFFSET, 0x00000008
 2135              	.set CYFLD_LPCOMP_MODE2__SIZE, 0x00000002
 2136              	.set CYVAL_LPCOMP_MODE2_SLOW, 0x00000000
 2137              	.set CYVAL_LPCOMP_MODE2_FAST, 0x00000001
 2138              	.set CYVAL_LPCOMP_MODE2_ULP, 0x00000002
 2139              	.set CYFLD_LPCOMP_HYST2__OFFSET, 0x0000000a
 2140              	.set CYFLD_LPCOMP_HYST2__SIZE, 0x00000001
 2141              	.set CYFLD_LPCOMP_FILTER2__OFFSET, 0x0000000b
 2142              	.set CYFLD_LPCOMP_FILTER2__SIZE, 0x00000001
 2143              	.set CYFLD_LPCOMP_INTTYPE2__OFFSET, 0x0000000c
 2144              	.set CYFLD_LPCOMP_INTTYPE2__SIZE, 0x00000002
 2145              	.set CYVAL_LPCOMP_INTTYPE2_DISABLE, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2146              	.set CYVAL_LPCOMP_INTTYPE2_RISING, 0x00000001
 2147              	.set CYVAL_LPCOMP_INTTYPE2_FALLING, 0x00000002
 2148              	.set CYVAL_LPCOMP_INTTYPE2_BOTH, 0x00000003
 2149              	.set CYFLD_LPCOMP_OUT2__OFFSET, 0x0000000e
 2150              	.set CYFLD_LPCOMP_OUT2__SIZE, 0x00000001
 2151              	.set CYFLD_LPCOMP_ENABLE2__OFFSET, 0x0000000f
 2152              	.set CYFLD_LPCOMP_ENABLE2__SIZE, 0x00000001
 2153              	.set CYFLD_LPCOMP_DSI_BYPASS1__OFFSET, 0x00000010
 2154              	.set CYFLD_LPCOMP_DSI_BYPASS1__SIZE, 0x00000001
 2155              	.set CYFLD_LPCOMP_DSI_LEVEL1__OFFSET, 0x00000011
 2156              	.set CYFLD_LPCOMP_DSI_LEVEL1__SIZE, 0x00000001
 2157              	.set CYFLD_LPCOMP_DSI_BYPASS2__OFFSET, 0x00000014
 2158              	.set CYFLD_LPCOMP_DSI_BYPASS2__SIZE, 0x00000001
 2159              	.set CYFLD_LPCOMP_DSI_LEVEL2__OFFSET, 0x00000015
 2160              	.set CYFLD_LPCOMP_DSI_LEVEL2__SIZE, 0x00000001
 2161              	.set CYREG_LPCOMP_DFT, 0x400e0008
 2162              	.set CYFLD_LPCOMP_CAL_EN__OFFSET, 0x00000000
 2163              	.set CYFLD_LPCOMP_CAL_EN__SIZE, 0x00000001
 2164              	.set CYFLD_LPCOMP_BYPASS__OFFSET, 0x00000001
 2165              	.set CYFLD_LPCOMP_BYPASS__SIZE, 0x00000001
 2166              	.set CYREG_LPCOMP_INTR, 0x400e0010
 2167              	.set CYFLD_LPCOMP_COMP1__OFFSET, 0x00000000
 2168              	.set CYFLD_LPCOMP_COMP1__SIZE, 0x00000001
 2169              	.set CYFLD_LPCOMP_COMP2__OFFSET, 0x00000001
 2170              	.set CYFLD_LPCOMP_COMP2__SIZE, 0x00000001
 2171              	.set CYREG_LPCOMP_INTR_SET, 0x400e0014
 2172              	.set CYREG_LPCOMP_INTR_MASK, 0x400e0018
 2173              	.set CYFLD_LPCOMP_COMP1_MASK__OFFSET, 0x00000000
 2174              	.set CYFLD_LPCOMP_COMP1_MASK__SIZE, 0x00000001
 2175              	.set CYFLD_LPCOMP_COMP2_MASK__OFFSET, 0x00000001
 2176              	.set CYFLD_LPCOMP_COMP2_MASK__SIZE, 0x00000001
 2177              	.set CYREG_LPCOMP_INTR_MASKED, 0x400e001c
 2178              	.set CYFLD_LPCOMP_COMP1_MASKED__OFFSET, 0x00000000
 2179              	.set CYFLD_LPCOMP_COMP1_MASKED__SIZE, 0x00000001
 2180              	.set CYFLD_LPCOMP_COMP2_MASKED__OFFSET, 0x00000001
 2181              	.set CYFLD_LPCOMP_COMP2_MASKED__SIZE, 0x00000001
 2182              	.set CYREG_LPCOMP_TRIM1, 0x400eff00
 2183              	.set CYFLD_LPCOMP_COMP1_TRIMA__OFFSET, 0x00000000
 2184              	.set CYFLD_LPCOMP_COMP1_TRIMA__SIZE, 0x00000005
 2185              	.set CYREG_LPCOMP_TRIM2, 0x400eff04
 2186              	.set CYFLD_LPCOMP_COMP1_TRIMB__OFFSET, 0x00000000
 2187              	.set CYFLD_LPCOMP_COMP1_TRIMB__SIZE, 0x00000005
 2188              	.set CYREG_LPCOMP_TRIM3, 0x400eff08
 2189              	.set CYFLD_LPCOMP_COMP2_TRIMA__OFFSET, 0x00000000
 2190              	.set CYFLD_LPCOMP_COMP2_TRIMA__SIZE, 0x00000005
 2191              	.set CYREG_LPCOMP_TRIM4, 0x400eff0c
 2192              	.set CYFLD_LPCOMP_COMP2_TRIMB__OFFSET, 0x00000000
 2193              	.set CYFLD_LPCOMP_COMP2_TRIMB__SIZE, 0x00000005
 2194              	.set CYDEV_CPUSS_BASE, 0x40100000
 2195              	.set CYDEV_CPUSS_SIZE, 0x00001000
 2196              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 2197              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 2198              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 2199              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 2200              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 2201              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 2202              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2203              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 2204              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 2205              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 2206              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 2207              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 2208              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 2209              	.set CYREG_CPUSS_SYSARG, 0x40100008
 2210              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 2211              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 2212              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 2213              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 2214              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 2215              	.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
 2216              	.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
 2217              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 2218              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 2219              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 2220              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 2221              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 2222              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 2223              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 2224              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 2225              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 2226              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 2227              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000c
 2228              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 2229              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 2230              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 2231              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 2232              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 2233              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 2234              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 2235              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 2236              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 2237              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 2238              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 2239              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
 2240              	.set CYFLD_CPUSS_ARB__OFFSET, 0x00000010
 2241              	.set CYFLD_CPUSS_ARB__SIZE, 0x00000002
 2242              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 2243              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 2244              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 2245              	.set CYREG_CPUSS_RAM_CTL, 0x40100038
 2246              	.set CYREG_CPUSS_DMAC_CTL, 0x4010003c
 2247              	.set CYREG_CPUSS_SL_CTL0, 0x40100100
 2248              	.set CYREG_CPUSS_SL_CTL1, 0x40100104
 2249              	.set CYDEV_DMAC_BASE, 0x40101000
 2250              	.set CYDEV_DMAC_SIZE, 0x00001000
 2251              	.set CYREG_DMAC_CTL, 0x40101000
 2252              	.set CYFLD_DMAC_ENABLED__OFFSET, 0x0000001f
 2253              	.set CYFLD_DMAC_ENABLED__SIZE, 0x00000001
 2254              	.set CYREG_DMAC_STATUS, 0x40101010
 2255              	.set CYFLD_DMAC_DATA_NR__OFFSET, 0x00000000
 2256              	.set CYFLD_DMAC_DATA_NR__SIZE, 0x00000010
 2257              	.set CYFLD_DMAC_CH_ADDR__OFFSET, 0x00000010
 2258              	.set CYFLD_DMAC_CH_ADDR__SIZE, 0x00000003
 2259              	.set CYFLD_DMAC_STATE__OFFSET, 0x00000018
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2260              	.set CYFLD_DMAC_STATE__SIZE, 0x00000003
 2261              	.set CYFLD_DMAC_PRIO__OFFSET, 0x0000001c
 2262              	.set CYFLD_DMAC_PRIO__SIZE, 0x00000002
 2263              	.set CYFLD_DMAC_PING_PONG__OFFSET, 0x0000001e
 2264              	.set CYFLD_DMAC_PING_PONG__SIZE, 0x00000001
 2265              	.set CYFLD_DMAC_ACTIVE__OFFSET, 0x0000001f
 2266              	.set CYFLD_DMAC_ACTIVE__SIZE, 0x00000001
 2267              	.set CYREG_DMAC_STATUS_SRC_ADDR, 0x40101014
 2268              	.set CYFLD_DMAC_ADDR__OFFSET, 0x00000000
 2269              	.set CYFLD_DMAC_ADDR__SIZE, 0x00000020
 2270              	.set CYREG_DMAC_STATUS_DST_ADDR, 0x40101018
 2271              	.set CYREG_DMAC_STATUS_CH_ACT, 0x4010101c
 2272              	.set CYFLD_DMAC_CH__OFFSET, 0x00000000
 2273              	.set CYFLD_DMAC_CH__SIZE, 0x00000008
 2274              	.set CYREG_DMAC_CH_CTL0, 0x40101080
 2275              	.set CYREG_DMAC_CH_CTL1, 0x40101084
 2276              	.set CYREG_DMAC_CH_CTL2, 0x40101088
 2277              	.set CYREG_DMAC_CH_CTL3, 0x4010108c
 2278              	.set CYREG_DMAC_CH_CTL4, 0x40101090
 2279              	.set CYREG_DMAC_CH_CTL5, 0x40101094
 2280              	.set CYREG_DMAC_CH_CTL6, 0x40101098
 2281              	.set CYREG_DMAC_CH_CTL7, 0x4010109c
 2282              	.set CYREG_DMAC_INTR, 0x401017f0
 2283              	.set CYREG_DMAC_INTR_SET, 0x401017f4
 2284              	.set CYREG_DMAC_INTR_MASK, 0x401017f8
 2285              	.set CYREG_DMAC_INTR_MASKED, 0x401017fc
 2286              	.set CYDEV_DMAC_DESCR0_BASE, 0x40101800
 2287              	.set CYDEV_DMAC_DESCR0_SIZE, 0x00000020
 2288              	.set CYREG_DMAC_DESCR0_PING_SRC, 0x40101800
 2289              	.set CYFLD_DMAC_DESCR_ADDR__OFFSET, 0x00000000
 2290              	.set CYFLD_DMAC_DESCR_ADDR__SIZE, 0x00000020
 2291              	.set CYREG_DMAC_DESCR0_PING_DST, 0x40101804
 2292              	.set CYREG_DMAC_DESCR0_PING_CTL, 0x40101808
 2293              	.set CYFLD_DMAC_DESCR_DATA_NR__OFFSET, 0x00000000
 2294              	.set CYFLD_DMAC_DESCR_DATA_NR__SIZE, 0x00000010
 2295              	.set CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET, 0x00000010
 2296              	.set CYFLD_DMAC_DESCR_DATA_SIZE__SIZE, 0x00000002
 2297              	.set CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET, 0x00000014
 2298              	.set CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE, 0x00000001
 2299              	.set CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET, 0x00000015
 2300              	.set CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE, 0x00000001
 2301              	.set CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET, 0x00000016
 2302              	.set CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE, 0x00000001
 2303              	.set CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET, 0x00000017
 2304              	.set CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE, 0x00000001
 2305              	.set CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET, 0x00000018
 2306              	.set CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE, 0x00000002
 2307              	.set CYFLD_DMAC_DESCR_INV_DESCR__OFFSET, 0x0000001a
 2308              	.set CYFLD_DMAC_DESCR_INV_DESCR__SIZE, 0x00000001
 2309              	.set CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET, 0x0000001b
 2310              	.set CYFLD_DMAC_DESCR_SET_CAUSE__SIZE, 0x00000001
 2311              	.set CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET, 0x0000001c
 2312              	.set CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE, 0x00000001
 2313              	.set CYFLD_DMAC_DESCR_FLIPPING__OFFSET, 0x0000001d
 2314              	.set CYFLD_DMAC_DESCR_FLIPPING__SIZE, 0x00000001
 2315              	.set CYFLD_DMAC_DESCR_OPCODE__OFFSET, 0x0000001e
 2316              	.set CYFLD_DMAC_DESCR_OPCODE__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2317              	.set CYREG_DMAC_DESCR0_PING_STATUS, 0x4010180c
 2318              	.set CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET, 0x00000000
 2319              	.set CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE, 0x00000010
 2320              	.set CYFLD_DMAC_DESCR_RESPONSE__OFFSET, 0x00000010
 2321              	.set CYFLD_DMAC_DESCR_RESPONSE__SIZE, 0x00000003
 2322              	.set CYFLD_DMAC_DESCR_VALID__OFFSET, 0x0000001f
 2323              	.set CYFLD_DMAC_DESCR_VALID__SIZE, 0x00000001
 2324              	.set CYREG_DMAC_DESCR0_PONG_SRC, 0x40101810
 2325              	.set CYREG_DMAC_DESCR0_PONG_DST, 0x40101814
 2326              	.set CYREG_DMAC_DESCR0_PONG_CTL, 0x40101818
 2327              	.set CYREG_DMAC_DESCR0_PONG_STATUS, 0x4010181c
 2328              	.set CYDEV_DMAC_DESCR1_BASE, 0x40101820
 2329              	.set CYDEV_DMAC_DESCR1_SIZE, 0x00000020
 2330              	.set CYREG_DMAC_DESCR1_PING_SRC, 0x40101820
 2331              	.set CYREG_DMAC_DESCR1_PING_DST, 0x40101824
 2332              	.set CYREG_DMAC_DESCR1_PING_CTL, 0x40101828
 2333              	.set CYREG_DMAC_DESCR1_PING_STATUS, 0x4010182c
 2334              	.set CYREG_DMAC_DESCR1_PONG_SRC, 0x40101830
 2335              	.set CYREG_DMAC_DESCR1_PONG_DST, 0x40101834
 2336              	.set CYREG_DMAC_DESCR1_PONG_CTL, 0x40101838
 2337              	.set CYREG_DMAC_DESCR1_PONG_STATUS, 0x4010183c
 2338              	.set CYDEV_DMAC_DESCR2_BASE, 0x40101840
 2339              	.set CYDEV_DMAC_DESCR2_SIZE, 0x00000020
 2340              	.set CYREG_DMAC_DESCR2_PING_SRC, 0x40101840
 2341              	.set CYREG_DMAC_DESCR2_PING_DST, 0x40101844
 2342              	.set CYREG_DMAC_DESCR2_PING_CTL, 0x40101848
 2343              	.set CYREG_DMAC_DESCR2_PING_STATUS, 0x4010184c
 2344              	.set CYREG_DMAC_DESCR2_PONG_SRC, 0x40101850
 2345              	.set CYREG_DMAC_DESCR2_PONG_DST, 0x40101854
 2346              	.set CYREG_DMAC_DESCR2_PONG_CTL, 0x40101858
 2347              	.set CYREG_DMAC_DESCR2_PONG_STATUS, 0x4010185c
 2348              	.set CYDEV_DMAC_DESCR3_BASE, 0x40101860
 2349              	.set CYDEV_DMAC_DESCR3_SIZE, 0x00000020
 2350              	.set CYREG_DMAC_DESCR3_PING_SRC, 0x40101860
 2351              	.set CYREG_DMAC_DESCR3_PING_DST, 0x40101864
 2352              	.set CYREG_DMAC_DESCR3_PING_CTL, 0x40101868
 2353              	.set CYREG_DMAC_DESCR3_PING_STATUS, 0x4010186c
 2354              	.set CYREG_DMAC_DESCR3_PONG_SRC, 0x40101870
 2355              	.set CYREG_DMAC_DESCR3_PONG_DST, 0x40101874
 2356              	.set CYREG_DMAC_DESCR3_PONG_CTL, 0x40101878
 2357              	.set CYREG_DMAC_DESCR3_PONG_STATUS, 0x4010187c
 2358              	.set CYDEV_DMAC_DESCR4_BASE, 0x40101880
 2359              	.set CYDEV_DMAC_DESCR4_SIZE, 0x00000020
 2360              	.set CYREG_DMAC_DESCR4_PING_SRC, 0x40101880
 2361              	.set CYREG_DMAC_DESCR4_PING_DST, 0x40101884
 2362              	.set CYREG_DMAC_DESCR4_PING_CTL, 0x40101888
 2363              	.set CYREG_DMAC_DESCR4_PING_STATUS, 0x4010188c
 2364              	.set CYREG_DMAC_DESCR4_PONG_SRC, 0x40101890
 2365              	.set CYREG_DMAC_DESCR4_PONG_DST, 0x40101894
 2366              	.set CYREG_DMAC_DESCR4_PONG_CTL, 0x40101898
 2367              	.set CYREG_DMAC_DESCR4_PONG_STATUS, 0x4010189c
 2368              	.set CYDEV_DMAC_DESCR5_BASE, 0x401018a0
 2369              	.set CYDEV_DMAC_DESCR5_SIZE, 0x00000020
 2370              	.set CYREG_DMAC_DESCR5_PING_SRC, 0x401018a0
 2371              	.set CYREG_DMAC_DESCR5_PING_DST, 0x401018a4
 2372              	.set CYREG_DMAC_DESCR5_PING_CTL, 0x401018a8
 2373              	.set CYREG_DMAC_DESCR5_PING_STATUS, 0x401018ac
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2374              	.set CYREG_DMAC_DESCR5_PONG_SRC, 0x401018b0
 2375              	.set CYREG_DMAC_DESCR5_PONG_DST, 0x401018b4
 2376              	.set CYREG_DMAC_DESCR5_PONG_CTL, 0x401018b8
 2377              	.set CYREG_DMAC_DESCR5_PONG_STATUS, 0x401018bc
 2378              	.set CYDEV_DMAC_DESCR6_BASE, 0x401018c0
 2379              	.set CYDEV_DMAC_DESCR6_SIZE, 0x00000020
 2380              	.set CYREG_DMAC_DESCR6_PING_SRC, 0x401018c0
 2381              	.set CYREG_DMAC_DESCR6_PING_DST, 0x401018c4
 2382              	.set CYREG_DMAC_DESCR6_PING_CTL, 0x401018c8
 2383              	.set CYREG_DMAC_DESCR6_PING_STATUS, 0x401018cc
 2384              	.set CYREG_DMAC_DESCR6_PONG_SRC, 0x401018d0
 2385              	.set CYREG_DMAC_DESCR6_PONG_DST, 0x401018d4
 2386              	.set CYREG_DMAC_DESCR6_PONG_CTL, 0x401018d8
 2387              	.set CYREG_DMAC_DESCR6_PONG_STATUS, 0x401018dc
 2388              	.set CYDEV_DMAC_DESCR7_BASE, 0x401018e0
 2389              	.set CYDEV_DMAC_DESCR7_SIZE, 0x00000020
 2390              	.set CYREG_DMAC_DESCR7_PING_SRC, 0x401018e0
 2391              	.set CYREG_DMAC_DESCR7_PING_DST, 0x401018e4
 2392              	.set CYREG_DMAC_DESCR7_PING_CTL, 0x401018e8
 2393              	.set CYREG_DMAC_DESCR7_PING_STATUS, 0x401018ec
 2394              	.set CYREG_DMAC_DESCR7_PONG_SRC, 0x401018f0
 2395              	.set CYREG_DMAC_DESCR7_PONG_DST, 0x401018f4
 2396              	.set CYREG_DMAC_DESCR7_PONG_CTL, 0x401018f8
 2397              	.set CYREG_DMAC_DESCR7_PONG_STATUS, 0x401018fc
 2398              	.set CYDEV_SPCIF_BASE, 0x40110000
 2399              	.set CYDEV_SPCIF_SIZE, 0x00010000
 2400              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 2401              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 2402              	.set CYFLD_SPCIF_FLASH__SIZE, 0x0000000e
 2403              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x0000000e
 2404              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000006
 2405              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 2406              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 2407              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 2408              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 2409              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 2410              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 2411              	.set CYREG_SPCIF_INTR, 0x401107f0
 2412              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 2413              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 2414              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 2415              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 2416              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 2417              	.set CYDEV_CTB0_BASE, 0x40300000
 2418              	.set CYDEV_CTB0_SIZE, 0x00010000
 2419              	.set CYREG_CTB0_CTB_CTRL, 0x40300000
 2420              	.set CYFLD_CTB_SPARE__OFFSET, 0x00000010
 2421              	.set CYFLD_CTB_SPARE__SIZE, 0x00000004
 2422              	.set CYFLD_CTB_DEEPSLEEP_ON__OFFSET, 0x0000001e
 2423              	.set CYFLD_CTB_DEEPSLEEP_ON__SIZE, 0x00000001
 2424              	.set CYFLD_CTB_ENABLED__OFFSET, 0x0000001f
 2425              	.set CYFLD_CTB_ENABLED__SIZE, 0x00000001
 2426              	.set CYREG_CTB0_OA_RES0_CTRL, 0x40300004
 2427              	.set CYFLD_CTB_OA0_PWR_MODE__OFFSET, 0x00000000
 2428              	.set CYFLD_CTB_OA0_PWR_MODE__SIZE, 0x00000002
 2429              	.set CYVAL_CTB_OA0_PWR_MODE_OFF, 0x00000000
 2430              	.set CYVAL_CTB_OA0_PWR_MODE_LOW, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2431              	.set CYVAL_CTB_OA0_PWR_MODE_MEDIUM, 0x00000002
 2432              	.set CYVAL_CTB_OA0_PWR_MODE_HIGH, 0x00000003
 2433              	.set CYFLD_CTB_OA0_DRIVE_STR_SEL__OFFSET, 0x00000002
 2434              	.set CYFLD_CTB_OA0_DRIVE_STR_SEL__SIZE, 0x00000001
 2435              	.set CYFLD_CTB_OA0_COMP_EN__OFFSET, 0x00000004
 2436              	.set CYFLD_CTB_OA0_COMP_EN__SIZE, 0x00000001
 2437              	.set CYFLD_CTB_OA0_HYST_EN__OFFSET, 0x00000005
 2438              	.set CYFLD_CTB_OA0_HYST_EN__SIZE, 0x00000001
 2439              	.set CYFLD_CTB_OA0_DSI_BYPASS__OFFSET, 0x00000006
 2440              	.set CYFLD_CTB_OA0_DSI_BYPASS__SIZE, 0x00000001
 2441              	.set CYFLD_CTB_OA0_DSI_LEVEL__OFFSET, 0x00000007
 2442              	.set CYFLD_CTB_OA0_DSI_LEVEL__SIZE, 0x00000001
 2443              	.set CYFLD_CTB_OA0_COMPINT__OFFSET, 0x00000008
 2444              	.set CYFLD_CTB_OA0_COMPINT__SIZE, 0x00000002
 2445              	.set CYVAL_CTB_OA0_COMPINT_DISABLE, 0x00000000
 2446              	.set CYVAL_CTB_OA0_COMPINT_RISING, 0x00000001
 2447              	.set CYVAL_CTB_OA0_COMPINT_FALLING, 0x00000002
 2448              	.set CYVAL_CTB_OA0_COMPINT_BOTH, 0x00000003
 2449              	.set CYFLD_CTB_OA0_PUMP_EN__OFFSET, 0x0000000b
 2450              	.set CYFLD_CTB_OA0_PUMP_EN__SIZE, 0x00000001
 2451              	.set CYFLD_CTB_RES0_TAP__OFFSET, 0x00000010
 2452              	.set CYFLD_CTB_RES0_TAP__SIZE, 0x00000004
 2453              	.set CYFLD_CTB_RES0_SWAP__OFFSET, 0x00000014
 2454              	.set CYFLD_CTB_RES0_SWAP__SIZE, 0x00000001
 2455              	.set CYFLD_CTB_RES0_TAP_OVR__OFFSET, 0x00000015
 2456              	.set CYFLD_CTB_RES0_TAP_OVR__SIZE, 0x00000001
 2457              	.set CYFLD_CTB_C0_FB__OFFSET, 0x00000018
 2458              	.set CYFLD_CTB_C0_FB__SIZE, 0x00000004
 2459              	.set CYFLD_CTB_VALID_SEL0__OFFSET, 0x0000001c
 2460              	.set CYFLD_CTB_VALID_SEL0__SIZE, 0x00000003
 2461              	.set CYFLD_CTB_VALID_SEL0_EN__OFFSET, 0x0000001f
 2462              	.set CYFLD_CTB_VALID_SEL0_EN__SIZE, 0x00000001
 2463              	.set CYREG_CTB0_OA_RES1_CTRL, 0x40300008
 2464              	.set CYFLD_CTB_OA1_PWR_MODE__OFFSET, 0x00000000
 2465              	.set CYFLD_CTB_OA1_PWR_MODE__SIZE, 0x00000002
 2466              	.set CYFLD_CTB_OA1_DRIVE_STR_SEL__OFFSET, 0x00000002
 2467              	.set CYFLD_CTB_OA1_DRIVE_STR_SEL__SIZE, 0x00000001
 2468              	.set CYFLD_CTB_OA1_COMP_EN__OFFSET, 0x00000004
 2469              	.set CYFLD_CTB_OA1_COMP_EN__SIZE, 0x00000001
 2470              	.set CYFLD_CTB_OA1_HYST_EN__OFFSET, 0x00000005
 2471              	.set CYFLD_CTB_OA1_HYST_EN__SIZE, 0x00000001
 2472              	.set CYFLD_CTB_OA1_DSI_BYPASS__OFFSET, 0x00000006
 2473              	.set CYFLD_CTB_OA1_DSI_BYPASS__SIZE, 0x00000001
 2474              	.set CYFLD_CTB_OA1_DSI_LEVEL__OFFSET, 0x00000007
 2475              	.set CYFLD_CTB_OA1_DSI_LEVEL__SIZE, 0x00000001
 2476              	.set CYFLD_CTB_OA1_COMPINT__OFFSET, 0x00000008
 2477              	.set CYFLD_CTB_OA1_COMPINT__SIZE, 0x00000002
 2478              	.set CYVAL_CTB_OA1_COMPINT_DISABLE, 0x00000000
 2479              	.set CYVAL_CTB_OA1_COMPINT_RISING, 0x00000001
 2480              	.set CYVAL_CTB_OA1_COMPINT_FALLING, 0x00000002
 2481              	.set CYVAL_CTB_OA1_COMPINT_BOTH, 0x00000003
 2482              	.set CYFLD_CTB_OA1_PUMP_EN__OFFSET, 0x0000000b
 2483              	.set CYFLD_CTB_OA1_PUMP_EN__SIZE, 0x00000001
 2484              	.set CYFLD_CTB_RES1_TAP__OFFSET, 0x00000010
 2485              	.set CYFLD_CTB_RES1_TAP__SIZE, 0x00000004
 2486              	.set CYFLD_CTB_RES1_SWAP__OFFSET, 0x00000014
 2487              	.set CYFLD_CTB_RES1_SWAP__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2488              	.set CYFLD_CTB_RES1_TAP_OVR__OFFSET, 0x00000015
 2489              	.set CYFLD_CTB_RES1_TAP_OVR__SIZE, 0x00000001
 2490              	.set CYFLD_CTB_C1_FB__OFFSET, 0x00000018
 2491              	.set CYFLD_CTB_C1_FB__SIZE, 0x00000004
 2492              	.set CYFLD_CTB_VALID_SEL1__OFFSET, 0x0000001c
 2493              	.set CYFLD_CTB_VALID_SEL1__SIZE, 0x00000003
 2494              	.set CYFLD_CTB_VALID_SEL1_EN__OFFSET, 0x0000001f
 2495              	.set CYFLD_CTB_VALID_SEL1_EN__SIZE, 0x00000001
 2496              	.set CYREG_CTB0_COMP_STAT, 0x4030000c
 2497              	.set CYFLD_CTB_OA0_COMP__OFFSET, 0x00000000
 2498              	.set CYFLD_CTB_OA0_COMP__SIZE, 0x00000001
 2499              	.set CYFLD_CTB_OA1_COMP__OFFSET, 0x00000010
 2500              	.set CYFLD_CTB_OA1_COMP__SIZE, 0x00000001
 2501              	.set CYREG_CTB0_INTR, 0x40300020
 2502              	.set CYFLD_CTB_COMP0__OFFSET, 0x00000000
 2503              	.set CYFLD_CTB_COMP0__SIZE, 0x00000001
 2504              	.set CYFLD_CTB_COMP1__OFFSET, 0x00000001
 2505              	.set CYFLD_CTB_COMP1__SIZE, 0x00000001
 2506              	.set CYREG_CTB0_INTR_SET, 0x40300024
 2507              	.set CYFLD_CTB_COMP0_SET__OFFSET, 0x00000000
 2508              	.set CYFLD_CTB_COMP0_SET__SIZE, 0x00000001
 2509              	.set CYFLD_CTB_COMP1_SET__OFFSET, 0x00000001
 2510              	.set CYFLD_CTB_COMP1_SET__SIZE, 0x00000001
 2511              	.set CYREG_CTB0_INTR_MASK, 0x40300028
 2512              	.set CYFLD_CTB_COMP0_MASK__OFFSET, 0x00000000
 2513              	.set CYFLD_CTB_COMP0_MASK__SIZE, 0x00000001
 2514              	.set CYFLD_CTB_COMP1_MASK__OFFSET, 0x00000001
 2515              	.set CYFLD_CTB_COMP1_MASK__SIZE, 0x00000001
 2516              	.set CYREG_CTB0_INTR_MASKED, 0x4030002c
 2517              	.set CYFLD_CTB_COMP0_MASKED__OFFSET, 0x00000000
 2518              	.set CYFLD_CTB_COMP0_MASKED__SIZE, 0x00000001
 2519              	.set CYFLD_CTB_COMP1_MASKED__OFFSET, 0x00000001
 2520              	.set CYFLD_CTB_COMP1_MASKED__SIZE, 0x00000001
 2521              	.set CYREG_CTB0_OA0_SW, 0x40300080
 2522              	.set CYFLD_CTB_OA0P_A00__OFFSET, 0x00000000
 2523              	.set CYFLD_CTB_OA0P_A00__SIZE, 0x00000001
 2524              	.set CYFLD_CTB_OA0P_A10__OFFSET, 0x00000001
 2525              	.set CYFLD_CTB_OA0P_A10__SIZE, 0x00000001
 2526              	.set CYFLD_CTB_OA0P_A20__OFFSET, 0x00000002
 2527              	.set CYFLD_CTB_OA0P_A20__SIZE, 0x00000001
 2528              	.set CYFLD_CTB_OA0P_A30__OFFSET, 0x00000003
 2529              	.set CYFLD_CTB_OA0P_A30__SIZE, 0x00000001
 2530              	.set CYFLD_CTB_OA0P_A40__OFFSET, 0x00000004
 2531              	.set CYFLD_CTB_OA0P_A40__SIZE, 0x00000001
 2532              	.set CYFLD_CTB_OA0P_A50__OFFSET, 0x00000005
 2533              	.set CYFLD_CTB_OA0P_A50__SIZE, 0x00000001
 2534              	.set CYFLD_CTB_OA0P_A60__OFFSET, 0x00000006
 2535              	.set CYFLD_CTB_OA0P_A60__SIZE, 0x00000001
 2536              	.set CYFLD_CTB_OA0P_A70__OFFSET, 0x00000007
 2537              	.set CYFLD_CTB_OA0P_A70__SIZE, 0x00000001
 2538              	.set CYFLD_CTB_OA0P_A80__OFFSET, 0x00000008
 2539              	.set CYFLD_CTB_OA0P_A80__SIZE, 0x00000001
 2540              	.set CYFLD_CTB_OA0P_A90__OFFSET, 0x00000009
 2541              	.set CYFLD_CTB_OA0P_A90__SIZE, 0x00000001
 2542              	.set CYFLD_CTB_OA0M_A11__OFFSET, 0x0000000b
 2543              	.set CYFLD_CTB_OA0M_A11__SIZE, 0x00000001
 2544              	.set CYFLD_CTB_OA0M_A31__OFFSET, 0x0000000d
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2545              	.set CYFLD_CTB_OA0M_A31__SIZE, 0x00000001
 2546              	.set CYFLD_CTB_OA0M_A41__OFFSET, 0x0000000e
 2547              	.set CYFLD_CTB_OA0M_A41__SIZE, 0x00000001
 2548              	.set CYFLD_CTB_OA0M_A51__OFFSET, 0x0000000f
 2549              	.set CYFLD_CTB_OA0M_A51__SIZE, 0x00000001
 2550              	.set CYFLD_CTB_OA0M_A61__OFFSET, 0x00000010
 2551              	.set CYFLD_CTB_OA0M_A61__SIZE, 0x00000001
 2552              	.set CYFLD_CTB_OA0M_A71__OFFSET, 0x00000011
 2553              	.set CYFLD_CTB_OA0M_A71__SIZE, 0x00000001
 2554              	.set CYFLD_CTB_OA0M_A81__OFFSET, 0x00000012
 2555              	.set CYFLD_CTB_OA0M_A81__SIZE, 0x00000001
 2556              	.set CYFLD_CTB_OA0M_A91__OFFSET, 0x00000013
 2557              	.set CYFLD_CTB_OA0M_A91__SIZE, 0x00000001
 2558              	.set CYFLD_CTB_OA0O_D31__OFFSET, 0x00000014
 2559              	.set CYFLD_CTB_OA0O_D31__SIZE, 0x00000001
 2560              	.set CYFLD_CTB_OA0O_D51__OFFSET, 0x00000015
 2561              	.set CYFLD_CTB_OA0O_D51__SIZE, 0x00000001
 2562              	.set CYFLD_CTB_OA0O_D71__OFFSET, 0x00000016
 2563              	.set CYFLD_CTB_OA0O_D71__SIZE, 0x00000001
 2564              	.set CYFLD_CTB_OA0O_D81__OFFSET, 0x00000017
 2565              	.set CYFLD_CTB_OA0O_D81__SIZE, 0x00000001
 2566              	.set CYFLD_CTB_RES0_R01__OFFSET, 0x00000018
 2567              	.set CYFLD_CTB_RES0_R01__SIZE, 0x00000001
 2568              	.set CYFLD_CTB_RES0_R11__OFFSET, 0x00000019
 2569              	.set CYFLD_CTB_RES0_R11__SIZE, 0x00000001
 2570              	.set CYFLD_CTB_RES0_R31__OFFSET, 0x0000001a
 2571              	.set CYFLD_CTB_RES0_R31__SIZE, 0x00000001
 2572              	.set CYFLD_CTB_RES0_R41__OFFSET, 0x0000001b
 2573              	.set CYFLD_CTB_RES0_R41__SIZE, 0x00000001
 2574              	.set CYFLD_CTB_RES0_R61__OFFSET, 0x0000001c
 2575              	.set CYFLD_CTB_RES0_R61__SIZE, 0x00000001
 2576              	.set CYFLD_CTB_RES0_R71__OFFSET, 0x0000001d
 2577              	.set CYFLD_CTB_RES0_R71__SIZE, 0x00000001
 2578              	.set CYFLD_CTB_RES0_R81__OFFSET, 0x0000001e
 2579              	.set CYFLD_CTB_RES0_R81__SIZE, 0x00000001
 2580              	.set CYREG_CTB0_OA0_SW_CLEAR, 0x40300084
 2581              	.set CYREG_CTB0_OA1_SW, 0x40300088
 2582              	.set CYFLD_CTB_OA1P_A03__OFFSET, 0x00000000
 2583              	.set CYFLD_CTB_OA1P_A03__SIZE, 0x00000001
 2584              	.set CYFLD_CTB_OA1P_A13__OFFSET, 0x00000001
 2585              	.set CYFLD_CTB_OA1P_A13__SIZE, 0x00000001
 2586              	.set CYFLD_CTB_OA1P_A23__OFFSET, 0x00000002
 2587              	.set CYFLD_CTB_OA1P_A23__SIZE, 0x00000001
 2588              	.set CYFLD_CTB_OA1P_A33__OFFSET, 0x00000003
 2589              	.set CYFLD_CTB_OA1P_A33__SIZE, 0x00000001
 2590              	.set CYFLD_CTB_OA1P_A43__OFFSET, 0x00000004
 2591              	.set CYFLD_CTB_OA1P_A43__SIZE, 0x00000001
 2592              	.set CYFLD_CTB_OA1P_A53__OFFSET, 0x00000005
 2593              	.set CYFLD_CTB_OA1P_A53__SIZE, 0x00000001
 2594              	.set CYFLD_CTB_OA1P_A63__OFFSET, 0x00000006
 2595              	.set CYFLD_CTB_OA1P_A63__SIZE, 0x00000001
 2596              	.set CYFLD_CTB_OA1P_A73__OFFSET, 0x00000007
 2597              	.set CYFLD_CTB_OA1P_A73__SIZE, 0x00000001
 2598              	.set CYFLD_CTB_OA1P_A83__OFFSET, 0x00000008
 2599              	.set CYFLD_CTB_OA1P_A83__SIZE, 0x00000001
 2600              	.set CYFLD_CTB_OA1P_A93__OFFSET, 0x00000009
 2601              	.set CYFLD_CTB_OA1P_A93__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2602              	.set CYFLD_CTB_OA1M_A22__OFFSET, 0x0000000c
 2603              	.set CYFLD_CTB_OA1M_A22__SIZE, 0x00000001
 2604              	.set CYFLD_CTB_OA1M_A32__OFFSET, 0x0000000d
 2605              	.set CYFLD_CTB_OA1M_A32__SIZE, 0x00000001
 2606              	.set CYFLD_CTB_OA1M_A42__OFFSET, 0x0000000e
 2607              	.set CYFLD_CTB_OA1M_A42__SIZE, 0x00000001
 2608              	.set CYFLD_CTB_OA1M_A52__OFFSET, 0x0000000f
 2609              	.set CYFLD_CTB_OA1M_A52__SIZE, 0x00000001
 2610              	.set CYFLD_CTB_OA1M_A62__OFFSET, 0x00000010
 2611              	.set CYFLD_CTB_OA1M_A62__SIZE, 0x00000001
 2612              	.set CYFLD_CTB_OA1M_A72__OFFSET, 0x00000011
 2613              	.set CYFLD_CTB_OA1M_A72__SIZE, 0x00000001
 2614              	.set CYFLD_CTB_OA1M_A82__OFFSET, 0x00000012
 2615              	.set CYFLD_CTB_OA1M_A82__SIZE, 0x00000001
 2616              	.set CYFLD_CTB_OA1M_A92__OFFSET, 0x00000013
 2617              	.set CYFLD_CTB_OA1M_A92__SIZE, 0x00000001
 2618              	.set CYFLD_CTB_OA1O_D42__OFFSET, 0x00000014
 2619              	.set CYFLD_CTB_OA1O_D42__SIZE, 0x00000001
 2620              	.set CYFLD_CTB_OA1O_D52__OFFSET, 0x00000015
 2621              	.set CYFLD_CTB_OA1O_D52__SIZE, 0x00000001
 2622              	.set CYFLD_CTB_OA1O_D62__OFFSET, 0x00000016
 2623              	.set CYFLD_CTB_OA1O_D62__SIZE, 0x00000001
 2624              	.set CYFLD_CTB_OA1O_D72__OFFSET, 0x00000017
 2625              	.set CYFLD_CTB_OA1O_D72__SIZE, 0x00000001
 2626              	.set CYFLD_CTB_OA1O_D82__OFFSET, 0x00000018
 2627              	.set CYFLD_CTB_OA1O_D82__SIZE, 0x00000001
 2628              	.set CYFLD_CTB_RES1_R02__OFFSET, 0x00000019
 2629              	.set CYFLD_CTB_RES1_R02__SIZE, 0x00000001
 2630              	.set CYFLD_CTB_RES1_R32__OFFSET, 0x0000001a
 2631              	.set CYFLD_CTB_RES1_R32__SIZE, 0x00000001
 2632              	.set CYFLD_CTB_RES1_R52__OFFSET, 0x0000001b
 2633              	.set CYFLD_CTB_RES1_R52__SIZE, 0x00000001
 2634              	.set CYFLD_CTB_RES1_R62__OFFSET, 0x0000001c
 2635              	.set CYFLD_CTB_RES1_R62__SIZE, 0x00000001
 2636              	.set CYFLD_CTB_RES1_R72__OFFSET, 0x0000001d
 2637              	.set CYFLD_CTB_RES1_R72__SIZE, 0x00000001
 2638              	.set CYFLD_CTB_RES1_R82__OFFSET, 0x0000001e
 2639              	.set CYFLD_CTB_RES1_R82__SIZE, 0x00000001
 2640              	.set CYFLD_CTB_RES1_R92__OFFSET, 0x0000001f
 2641              	.set CYFLD_CTB_RES1_R92__SIZE, 0x00000001
 2642              	.set CYREG_CTB0_OA1_SW_CLEAR, 0x4030008c
 2643              	.set CYREG_CTB0_CTBBUS_SW, 0x40300090
 2644              	.set CYFLD_CTB_CB0_P00__OFFSET, 0x00000000
 2645              	.set CYFLD_CTB_CB0_P00__SIZE, 0x00000001
 2646              	.set CYFLD_CTB_CB0_P01__OFFSET, 0x00000001
 2647              	.set CYFLD_CTB_CB0_P01__SIZE, 0x00000001
 2648              	.set CYFLD_CTB_CB0_P02__OFFSET, 0x00000002
 2649              	.set CYFLD_CTB_CB0_P02__SIZE, 0x00000001
 2650              	.set CYFLD_CTB_CB0_P03__OFFSET, 0x00000003
 2651              	.set CYFLD_CTB_CB0_P03__SIZE, 0x00000001
 2652              	.set CYFLD_CTB_CB0_P04__OFFSET, 0x00000004
 2653              	.set CYFLD_CTB_CB0_P04__SIZE, 0x00000001
 2654              	.set CYFLD_CTB_CB0_P05__OFFSET, 0x00000005
 2655              	.set CYFLD_CTB_CB0_P05__SIZE, 0x00000001
 2656              	.set CYFLD_CTB_CB0_P06__OFFSET, 0x00000006
 2657              	.set CYFLD_CTB_CB0_P06__SIZE, 0x00000001
 2658              	.set CYFLD_CTB_CB0_P07__OFFSET, 0x00000007
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


 2659              	.set CYFLD_CTB_CB0_P07__SIZE, 0x00000001
 2660              	.set CYFLD_CTB_CB1_P11__OFFSET, 0x00000008
 2661              	.set CYFLD_CTB_CB1_P11__SIZE, 0x00000001
 2662              	.set CYFLD_CTB_CB1_P13__OFFSET, 0x00000009
 2663              	.set CYFLD_CTB_CB1_P13__SIZE, 0x00000001
 2664              	.set CYFLD_CTB_CB1_P15__OFFSET, 0x0000000a
 2665              	.set CYFLD_CTB_CB1_P15__SIZE, 0x00000001
 2666              	.set CYFLD_CTB_CB1_P17__OFFSET, 0x0000000b
 2667              	.set CYFLD_CTB_CB1_P17__SIZE, 0x00000001
 2668              	.set CYFLD_CTB_CB2_P20__OFFSET, 0x0000000c
 2669              	.set CYFLD_CTB_CB2_P20__SIZE, 0x00000001
 2670              	.set CYFLD_CTB_CB2_P22__OFFSET, 0x0000000d
 2671              	.set CYFLD_CTB_CB2_P22__SIZE, 0x00000001
 2672              	.set CYFLD_CTB_CB2_P24__OFFSET, 0x0000000e
 2673              	.set CYFLD_CTB_CB2_P24__SIZE, 0x00000001
 2674              	.set CYFLD_CTB_CB2_P26__OFFSET, 0x0000000f
 2675              	.set CYFLD_CTB_CB2_P26__SIZE, 0x00000001
 2676              	.set CYFLD_CTB_CB3_P31__OFFSET, 0x00000010
 2677              	.set CYFLD_CTB_CB3_P31__SIZE, 0x00000001
 2678              	.set CYFLD_CTB_CB3_P33__OFFSET, 0x00000011
 2679              	.set CYFLD_CTB_CB3_P33__SIZE, 0x00000001
 2680              	.set CYFLD_CTB_CB3_P35__OFFSET, 0x00000012
 2681              	.set CYFLD_CTB_CB3_P35__SIZE, 0x00000001
 2682              	.set CYFLD_CTB_CB3_P37__OFFSET, 0x00000013
 2683              	.set CYFLD_CTB_CB3_P37__SIZE, 0x00000001
 2684              	.set CYFLD_CTB_CB0_G33__OFFSET, 0x00000014
 2685              	.set CYFLD_CTB_CB0_G33__SIZE, 0x00000001
 2686              	.set CYFLD_CTB_CB1_G43__OFFSET, 0x00000015
 2687              	.set CYFLD_CTB_CB1_G43__SIZE, 0x00000001
 2688              	.set CYFLD_CTB_CB2_G53__OFFSET, 0x00000016
 2689              	.set CYFLD_CTB_CB2_G53__SIZE, 0x00000001
 2690              	.set CYFLD_CTB_CB3_G63__OFFSET, 0x00000017
 2691              	.set CYFLD_CTB_CB3_G63__SIZE, 0x00000001
 2692              	.set CYFLD_CTB_CB0_G32__OFFSET, 0x00000018
 2693              	.set CYFLD_CTB_CB0_G32__SIZE, 0x00000001
 2694              	.set CYFLD_CTB_CB1_G41__OFFSET, 0x00000019
 2695              	.set CYFLD_CTB_CB1_G41__SIZE, 0x00000001
 2696              	.set CYFLD_CTB_CB2_G52__OFFSET, 0x0000001a
 2697              	.set CYFLD_CTB_CB2_G52__SIZE, 0x00000001
 2698              	.set CYFLD_CTB_CB3_G61__OFFSET, 0x0000001b
 2699              	.set CYFLD_CTB_CB3_G61__SIZE, 0x00000001
 2700              	.set CYFLD_CTB_CB2_G50__OFFSET, 0x0000001c
 2701              	.set CYFLD_CTB_CB2_G50__SIZE, 0x00000001
 2702              	.set CYREG_CTB0_CTBBUS_SW_CLEAR, 0x40300094
 2703              	.set CYREG_CTB0_CTB_SW_HW_CTRL, 0x403000c0
 2704              	.set CYFLD_CTB_P0_HW_CTRL01__OFFSET, 0x00000000
 2705              	.set CYFLD_CTB_P0_HW_CTRL01__SIZE, 0x00000001
 2706              	.set CYFLD_CTB_P1_HW_CTRL01__OFFSET, 0x00000001
 2707              	.set CYFLD_CTB_P1_HW_CTRL01__SIZE, 0x00000001
 2708              	.set CYFLD_CTB_P2_HW_CTRL01__OFFSET, 0x00000002
 2709              	.set CYFLD_CTB_P2_HW_CTRL01__SIZE, 0x00000001
 2710              	.set CYFLD_CTB_P3_HW_CTRL01__OFFSET, 0x00000003
 2711              	.set CYFLD_CTB_P3_HW_CTRL01__SIZE, 0x00000001
 2712              	.set CYFLD_CTB_P4_HW_CTRL01__OFFSET, 0x00000004
 2713              	.set CYFLD_CTB_P4_HW_CTRL01__SIZE, 0x00000001
 2714              	.set CYFLD_CTB_P5_HW_CTRL01__OFFSET, 0x00000005
 2715              	.set CYFLD_CTB_P5_HW_CTRL01__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


 2716              	.set CYFLD_CTB_P6_HW_CTRL01__OFFSET, 0x00000006
 2717              	.set CYFLD_CTB_P6_HW_CTRL01__SIZE, 0x00000001
 2718              	.set CYFLD_CTB_P7_HW_CTRL01__OFFSET, 0x00000007
 2719              	.set CYFLD_CTB_P7_HW_CTRL01__SIZE, 0x00000001
 2720              	.set CYFLD_CTB_P0_HW_CTRL23__OFFSET, 0x00000008
 2721              	.set CYFLD_CTB_P0_HW_CTRL23__SIZE, 0x00000001
 2722              	.set CYFLD_CTB_P1_HW_CTRL23__OFFSET, 0x00000009
 2723              	.set CYFLD_CTB_P1_HW_CTRL23__SIZE, 0x00000001
 2724              	.set CYFLD_CTB_P2_HW_CTRL23__OFFSET, 0x0000000a
 2725              	.set CYFLD_CTB_P2_HW_CTRL23__SIZE, 0x00000001
 2726              	.set CYFLD_CTB_P3_HW_CTRL23__OFFSET, 0x0000000b
 2727              	.set CYFLD_CTB_P3_HW_CTRL23__SIZE, 0x00000001
 2728              	.set CYFLD_CTB_P4_HW_CTRL23__OFFSET, 0x0000000c
 2729              	.set CYFLD_CTB_P4_HW_CTRL23__SIZE, 0x00000001
 2730              	.set CYFLD_CTB_P5_HW_CTRL23__OFFSET, 0x0000000d
 2731              	.set CYFLD_CTB_P5_HW_CTRL23__SIZE, 0x00000001
 2732              	.set CYFLD_CTB_P6_HW_CTRL23__OFFSET, 0x0000000e
 2733              	.set CYFLD_CTB_P6_HW_CTRL23__SIZE, 0x00000001
 2734              	.set CYFLD_CTB_P7_HW_CTRL23__OFFSET, 0x0000000f
 2735              	.set CYFLD_CTB_P7_HW_CTRL23__SIZE, 0x00000001
 2736              	.set CYFLD_CTB_SARBUS0_HW_CTRL__OFFSET, 0x00000010
 2737              	.set CYFLD_CTB_SARBUS0_HW_CTRL__SIZE, 0x00000001
 2738              	.set CYFLD_CTB_SARBUS1_HW_CTRL__OFFSET, 0x00000011
 2739              	.set CYFLD_CTB_SARBUS1_HW_CTRL__SIZE, 0x00000001
 2740              	.set CYREG_CTB0_CTB_SW_STATUS, 0x403000c4
 2741              	.set CYFLD_CTB_CB0_P00_STAT__OFFSET, 0x00000000
 2742              	.set CYFLD_CTB_CB0_P00_STAT__SIZE, 0x00000001
 2743              	.set CYFLD_CTB_CB0_P01_STAT__OFFSET, 0x00000001
 2744              	.set CYFLD_CTB_CB0_P01_STAT__SIZE, 0x00000001
 2745              	.set CYFLD_CTB_CB0_P02_STAT__OFFSET, 0x00000002
 2746              	.set CYFLD_CTB_CB0_P02_STAT__SIZE, 0x00000001
 2747              	.set CYFLD_CTB_CB0_P03_STAT__OFFSET, 0x00000003
 2748              	.set CYFLD_CTB_CB0_P03_STAT__SIZE, 0x00000001
 2749              	.set CYFLD_CTB_CB0_P04_STAT__OFFSET, 0x00000004
 2750              	.set CYFLD_CTB_CB0_P04_STAT__SIZE, 0x00000001
 2751              	.set CYFLD_CTB_CB0_P05_STAT__OFFSET, 0x00000005
 2752              	.set CYFLD_CTB_CB0_P05_STAT__SIZE, 0x00000001
 2753              	.set CYFLD_CTB_CB0_P06_STAT__OFFSET, 0x00000006
 2754              	.set CYFLD_CTB_CB0_P06_STAT__SIZE, 0x00000001
 2755              	.set CYFLD_CTB_CB0_P07_STAT__OFFSET, 0x00000007
 2756              	.set CYFLD_CTB_CB0_P07_STAT__SIZE, 0x00000001
 2757              	.set CYFLD_CTB_CB1_P11_STAT__OFFSET, 0x00000008
 2758              	.set CYFLD_CTB_CB1_P11_STAT__SIZE, 0x00000001
 2759              	.set CYFLD_CTB_CB1_P13_STAT__OFFSET, 0x00000009
 2760              	.set CYFLD_CTB_CB1_P13_STAT__SIZE, 0x00000001
 2761              	.set CYFLD_CTB_CB1_P15_STAT__OFFSET, 0x0000000a
 2762              	.set CYFLD_CTB_CB1_P15_STAT__SIZE, 0x00000001
 2763              	.set CYFLD_CTB_CB1_P17_STAT__OFFSET, 0x0000000b
 2764              	.set CYFLD_CTB_CB1_P17_STAT__SIZE, 0x00000001
 2765              	.set CYFLD_CTB_CB2_P20_STAT__OFFSET, 0x0000000c
 2766              	.set CYFLD_CTB_CB2_P20_STAT__SIZE, 0x00000001
 2767              	.set CYFLD_CTB_CB2_P22_STAT__OFFSET, 0x0000000d
 2768              	.set CYFLD_CTB_CB2_P22_STAT__SIZE, 0x00000001
 2769              	.set CYFLD_CTB_CB2_P24_STAT__OFFSET, 0x0000000e
 2770              	.set CYFLD_CTB_CB2_P24_STAT__SIZE, 0x00000001
 2771              	.set CYFLD_CTB_CB2_P26_STAT__OFFSET, 0x0000000f
 2772              	.set CYFLD_CTB_CB2_P26_STAT__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 2773              	.set CYFLD_CTB_CB3_P31_STAT__OFFSET, 0x00000010
 2774              	.set CYFLD_CTB_CB3_P31_STAT__SIZE, 0x00000001
 2775              	.set CYFLD_CTB_CB3_P33_STAT__OFFSET, 0x00000011
 2776              	.set CYFLD_CTB_CB3_P33_STAT__SIZE, 0x00000001
 2777              	.set CYFLD_CTB_CB3_P35_STAT__OFFSET, 0x00000012
 2778              	.set CYFLD_CTB_CB3_P35_STAT__SIZE, 0x00000001
 2779              	.set CYFLD_CTB_CB3_P37_STAT__OFFSET, 0x00000013
 2780              	.set CYFLD_CTB_CB3_P37_STAT__SIZE, 0x00000001
 2781              	.set CYFLD_CTB_CB0_G33_STAT__OFFSET, 0x00000014
 2782              	.set CYFLD_CTB_CB0_G33_STAT__SIZE, 0x00000001
 2783              	.set CYFLD_CTB_CB1_G43_STAT__OFFSET, 0x00000015
 2784              	.set CYFLD_CTB_CB1_G43_STAT__SIZE, 0x00000001
 2785              	.set CYFLD_CTB_CB2_G53_STAT__OFFSET, 0x00000016
 2786              	.set CYFLD_CTB_CB2_G53_STAT__SIZE, 0x00000001
 2787              	.set CYFLD_CTB_CB3_G63_STAT__OFFSET, 0x00000017
 2788              	.set CYFLD_CTB_CB3_G63_STAT__SIZE, 0x00000001
 2789              	.set CYFLD_CTB_CB0_G32_STAT__OFFSET, 0x00000018
 2790              	.set CYFLD_CTB_CB0_G32_STAT__SIZE, 0x00000001
 2791              	.set CYFLD_CTB_CB1_G41_STAT__OFFSET, 0x00000019
 2792              	.set CYFLD_CTB_CB1_G41_STAT__SIZE, 0x00000001
 2793              	.set CYFLD_CTB_CB2_G52_STAT__OFFSET, 0x0000001a
 2794              	.set CYFLD_CTB_CB2_G52_STAT__SIZE, 0x00000001
 2795              	.set CYFLD_CTB_CB3_G61_STAT__OFFSET, 0x0000001b
 2796              	.set CYFLD_CTB_CB3_G61_STAT__SIZE, 0x00000001
 2797              	.set CYFLD_CTB_OA0O_D51_STAT__OFFSET, 0x0000001c
 2798              	.set CYFLD_CTB_OA0O_D51_STAT__SIZE, 0x00000001
 2799              	.set CYFLD_CTB_OA1O_D52_STAT__OFFSET, 0x0000001d
 2800              	.set CYFLD_CTB_OA1O_D52_STAT__SIZE, 0x00000001
 2801              	.set CYFLD_CTB_OA1O_D62_STAT__OFFSET, 0x0000001e
 2802              	.set CYFLD_CTB_OA1O_D62_STAT__SIZE, 0x00000001
 2803              	.set CYREG_CTB0_OA0_OFFSET_TRIM, 0x40300f00
 2804              	.set CYFLD_CTB_OA0_OFFSET_TRIM__OFFSET, 0x00000000
 2805              	.set CYFLD_CTB_OA0_OFFSET_TRIM__SIZE, 0x00000006
 2806              	.set CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM, 0x40300f04
 2807              	.set CYFLD_CTB_OA0_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 2808              	.set CYFLD_CTB_OA0_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 2809              	.set CYREG_CTB0_OA0_COMP_TRIM, 0x40300f08
 2810              	.set CYFLD_CTB_OA0_COMP_TRIM__OFFSET, 0x00000000
 2811              	.set CYFLD_CTB_OA0_COMP_TRIM__SIZE, 0x00000002
 2812              	.set CYREG_CTB0_OA1_OFFSET_TRIM, 0x40300f0c
 2813              	.set CYFLD_CTB_OA1_OFFSET_TRIM__OFFSET, 0x00000000
 2814              	.set CYFLD_CTB_OA1_OFFSET_TRIM__SIZE, 0x00000006
 2815              	.set CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM, 0x40300f10
 2816              	.set CYFLD_CTB_OA1_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 2817              	.set CYFLD_CTB_OA1_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 2818              	.set CYREG_CTB0_OA1_COMP_TRIM, 0x40300f14
 2819              	.set CYFLD_CTB_OA1_COMP_TRIM__OFFSET, 0x00000000
 2820              	.set CYFLD_CTB_OA1_COMP_TRIM__SIZE, 0x00000002
 2821              	.set CYREG_CTB0_RMP_TRIM, 0x40300f18
 2822              	.set CYFLD_CTB_RMP_TRIM__OFFSET, 0x00000000
 2823              	.set CYFLD_CTB_RMP_TRIM__SIZE, 0x00000004
 2824              	.set CYDEV_CTB1_BASE, 0x40310000
 2825              	.set CYDEV_CTB1_SIZE, 0x00010000
 2826              	.set CYREG_CTB1_CTB_CTRL, 0x40310000
 2827              	.set CYREG_CTB1_OA_RES0_CTRL, 0x40310004
 2828              	.set CYREG_CTB1_OA_RES1_CTRL, 0x40310008
 2829              	.set CYREG_CTB1_COMP_STAT, 0x4031000c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 2830              	.set CYREG_CTB1_INTR, 0x40310020
 2831              	.set CYREG_CTB1_INTR_SET, 0x40310024
 2832              	.set CYREG_CTB1_INTR_MASK, 0x40310028
 2833              	.set CYREG_CTB1_INTR_MASKED, 0x4031002c
 2834              	.set CYREG_CTB1_OA0_SW, 0x40310080
 2835              	.set CYREG_CTB1_OA0_SW_CLEAR, 0x40310084
 2836              	.set CYREG_CTB1_OA1_SW, 0x40310088
 2837              	.set CYREG_CTB1_OA1_SW_CLEAR, 0x4031008c
 2838              	.set CYREG_CTB1_CTBBUS_SW, 0x40310090
 2839              	.set CYREG_CTB1_CTBBUS_SW_CLEAR, 0x40310094
 2840              	.set CYREG_CTB1_CTB_SW_HW_CTRL, 0x403100c0
 2841              	.set CYREG_CTB1_CTB_SW_STATUS, 0x403100c4
 2842              	.set CYREG_CTB1_OA0_OFFSET_TRIM, 0x40310f00
 2843              	.set CYREG_CTB1_OA0_SLOPE_OFFSET_TRIM, 0x40310f04
 2844              	.set CYREG_CTB1_OA0_COMP_TRIM, 0x40310f08
 2845              	.set CYREG_CTB1_OA1_OFFSET_TRIM, 0x40310f0c
 2846              	.set CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM, 0x40310f10
 2847              	.set CYREG_CTB1_OA1_COMP_TRIM, 0x40310f14
 2848              	.set CYREG_CTB1_RMP_TRIM, 0x40310f18
 2849              	.set CYDEV_UAB0_BASE, 0x40340000
 2850              	.set CYDEV_UAB0_SIZE, 0x00010000
 2851              	.set CYREG_UAB0_UAB_CTRL, 0x40340000
 2852              	.set CYFLD_UAB_ENABLED__OFFSET, 0x0000001f
 2853              	.set CYFLD_UAB_ENABLED__SIZE, 0x00000001
 2854              	.set CYREG_UAB0_INTR, 0x40340020
 2855              	.set CYFLD_UAB_COMP0__OFFSET, 0x00000000
 2856              	.set CYFLD_UAB_COMP0__SIZE, 0x00000001
 2857              	.set CYFLD_UAB_VDAC0_EMPTY__OFFSET, 0x00000001
 2858              	.set CYFLD_UAB_VDAC0_EMPTY__SIZE, 0x00000001
 2859              	.set CYFLD_UAB_DC0_RES__OFFSET, 0x00000002
 2860              	.set CYFLD_UAB_DC0_RES__SIZE, 0x00000001
 2861              	.set CYFLD_UAB_COMP1__OFFSET, 0x00000010
 2862              	.set CYFLD_UAB_COMP1__SIZE, 0x00000001
 2863              	.set CYFLD_UAB_VDAC1_EMPTY__OFFSET, 0x00000011
 2864              	.set CYFLD_UAB_VDAC1_EMPTY__SIZE, 0x00000001
 2865              	.set CYFLD_UAB_DC1_RES__OFFSET, 0x00000012
 2866              	.set CYFLD_UAB_DC1_RES__SIZE, 0x00000001
 2867              	.set CYREG_UAB0_INTR_SET, 0x40340024
 2868              	.set CYFLD_UAB_COMP0_SET__OFFSET, 0x00000000
 2869              	.set CYFLD_UAB_COMP0_SET__SIZE, 0x00000001
 2870              	.set CYFLD_UAB_VDAC0_EMPTY_SET__OFFSET, 0x00000001
 2871              	.set CYFLD_UAB_VDAC0_EMPTY_SET__SIZE, 0x00000001
 2872              	.set CYFLD_UAB_DC0_RES_SET__OFFSET, 0x00000002
 2873              	.set CYFLD_UAB_DC0_RES_SET__SIZE, 0x00000001
 2874              	.set CYFLD_UAB_COMP1_SET__OFFSET, 0x00000010
 2875              	.set CYFLD_UAB_COMP1_SET__SIZE, 0x00000001
 2876              	.set CYFLD_UAB_VDAC1_EMPTY_SET__OFFSET, 0x00000011
 2877              	.set CYFLD_UAB_VDAC1_EMPTY_SET__SIZE, 0x00000001
 2878              	.set CYFLD_UAB_DC1_RES_SET__OFFSET, 0x00000012
 2879              	.set CYFLD_UAB_DC1_RES_SET__SIZE, 0x00000001
 2880              	.set CYREG_UAB0_INTR_MASK, 0x40340028
 2881              	.set CYFLD_UAB_COMP0_MASK__OFFSET, 0x00000000
 2882              	.set CYFLD_UAB_COMP0_MASK__SIZE, 0x00000001
 2883              	.set CYFLD_UAB_VDAC0_EMPTY_MASK__OFFSET, 0x00000001
 2884              	.set CYFLD_UAB_VDAC0_EMPTY_MASK__SIZE, 0x00000001
 2885              	.set CYFLD_UAB_DC0_RES_MASK__OFFSET, 0x00000002
 2886              	.set CYFLD_UAB_DC0_RES_MASK__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 2887              	.set CYFLD_UAB_COMP1_MASK__OFFSET, 0x00000010
 2888              	.set CYFLD_UAB_COMP1_MASK__SIZE, 0x00000001
 2889              	.set CYFLD_UAB_VDAC1_EMPTY_MASK__OFFSET, 0x00000011
 2890              	.set CYFLD_UAB_VDAC1_EMPTY_MASK__SIZE, 0x00000001
 2891              	.set CYFLD_UAB_DC1_RES_MASK__OFFSET, 0x00000012
 2892              	.set CYFLD_UAB_DC1_RES_MASK__SIZE, 0x00000001
 2893              	.set CYREG_UAB0_INTR_MASKED, 0x4034002c
 2894              	.set CYFLD_UAB_COMP0_MASKED__OFFSET, 0x00000000
 2895              	.set CYFLD_UAB_COMP0_MASKED__SIZE, 0x00000001
 2896              	.set CYFLD_UAB_VDAC0_EMPTY_MASKED__OFFSET, 0x00000001
 2897              	.set CYFLD_UAB_VDAC0_EMPTY_MASKED__SIZE, 0x00000001
 2898              	.set CYFLD_UAB_DC0_RES_MASKED__OFFSET, 0x00000002
 2899              	.set CYFLD_UAB_DC0_RES_MASKED__SIZE, 0x00000001
 2900              	.set CYFLD_UAB_COMP1_MASKED__OFFSET, 0x00000010
 2901              	.set CYFLD_UAB_COMP1_MASKED__SIZE, 0x00000001
 2902              	.set CYFLD_UAB_VDAC1_EMPTY_MASKED__OFFSET, 0x00000011
 2903              	.set CYFLD_UAB_VDAC1_EMPTY_MASKED__SIZE, 0x00000001
 2904              	.set CYFLD_UAB_DC1_RES_MASKED__OFFSET, 0x00000012
 2905              	.set CYFLD_UAB_DC1_RES_MASKED__SIZE, 0x00000001
 2906              	.set CYREG_UAB0_OA0_CTRL, 0x40340200
 2907              	.set CYFLD_UAB_OA0_PWR__OFFSET, 0x00000000
 2908              	.set CYFLD_UAB_OA0_PWR__SIZE, 0x00000003
 2909              	.set CYVAL_UAB_OA0_PWR_OFF, 0x00000000
 2910              	.set CYVAL_UAB_OA0_PWR_LOW, 0x00000001
 2911              	.set CYVAL_UAB_OA0_PWR_MEDIUM, 0x00000002
 2912              	.set CYVAL_UAB_OA0_PWR_HIGH, 0x00000003
 2913              	.set CYFLD_UAB_CMP0_PWR__OFFSET, 0x00000008
 2914              	.set CYFLD_UAB_CMP0_PWR__SIZE, 0x00000003
 2915              	.set CYVAL_UAB_CMP0_PWR_OFF, 0x00000000
 2916              	.set CYVAL_UAB_CMP0_PWR_LOW, 0x00000001
 2917              	.set CYVAL_UAB_CMP0_PWR_MEDIUM, 0x00000002
 2918              	.set CYVAL_UAB_CMP0_PWR_HIGH, 0x00000003
 2919              	.set CYFLD_UAB_CMP0_EDGE__OFFSET, 0x0000000c
 2920              	.set CYFLD_UAB_CMP0_EDGE__SIZE, 0x00000002
 2921              	.set CYVAL_UAB_CMP0_EDGE_DISABLE, 0x00000000
 2922              	.set CYVAL_UAB_CMP0_EDGE_RISING, 0x00000001
 2923              	.set CYVAL_UAB_CMP0_EDGE_FALLING, 0x00000002
 2924              	.set CYVAL_UAB_CMP0_EDGE_BOTH, 0x00000003
 2925              	.set CYFLD_UAB_CMP0_DSI_LEVEL__OFFSET, 0x0000000e
 2926              	.set CYFLD_UAB_CMP0_DSI_LEVEL__SIZE, 0x00000001
 2927              	.set CYFLD_UAB_CTRL0_SPARE__OFFSET, 0x0000000f
 2928              	.set CYFLD_UAB_CTRL0_SPARE__SIZE, 0x00000001
 2929              	.set CYFLD_UAB_REF0_PWR__OFFSET, 0x00000010
 2930              	.set CYFLD_UAB_REF0_PWR__SIZE, 0x00000003
 2931              	.set CYFLD_UAB_REF0_PTS__OFFSET, 0x00000013
 2932              	.set CYFLD_UAB_REF0_PTS__SIZE, 0x00000001
 2933              	.set CYFLD_UAB_AGND0_PWR__OFFSET, 0x00000014
 2934              	.set CYFLD_UAB_AGND0_PWR__SIZE, 0x00000003
 2935              	.set CYFLD_UAB_AGND0_PTS__OFFSET, 0x00000017
 2936              	.set CYFLD_UAB_AGND0_PTS__SIZE, 0x00000001
 2937              	.set CYFLD_UAB_SW_GG__OFFSET, 0x00000018
 2938              	.set CYFLD_UAB_SW_GG__SIZE, 0x00000001
 2939              	.set CYFLD_UAB_SPARE0_EN__OFFSET, 0x00000019
 2940              	.set CYFLD_UAB_SPARE0_EN__SIZE, 0x00000001
 2941              	.set CYFLD_UAB_H0_PWR__OFFSET, 0x0000001e
 2942              	.set CYFLD_UAB_H0_PWR__SIZE, 0x00000002
 2943              	.set CYVAL_UAB_H0_PWR_NORMAL, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 2944              	.set CYVAL_UAB_H0_PWR_ULTRA_LOW, 0x00000001
 2945              	.set CYVAL_UAB_H0_PWR_ULTRA_HIGH, 0x00000002
 2946              	.set CYVAL_UAB_H0_PWR_Reserved, 0x00000003
 2947              	.set CYREG_UAB0_CAP_CTRL0, 0x40340204
 2948              	.set CYFLD_UAB_CB0_GND__OFFSET, 0x00000005
 2949              	.set CYFLD_UAB_CB0_GND__SIZE, 0x00000001
 2950              	.set CYFLD_UAB_CC0_GND__OFFSET, 0x00000006
 2951              	.set CYFLD_UAB_CC0_GND__SIZE, 0x00000001
 2952              	.set CYFLD_UAB_FRC0_SIGN_BIT__OFFSET, 0x0000001c
 2953              	.set CYFLD_UAB_FRC0_SIGN_BIT__SIZE, 0x00000001
 2954              	.set CYFLD_UAB_DAC0_MODE_EN__OFFSET, 0x0000001d
 2955              	.set CYFLD_UAB_DAC0_MODE_EN__SIZE, 0x00000001
 2956              	.set CYFLD_UAB_DAC0_MODE__OFFSET, 0x0000001e
 2957              	.set CYFLD_UAB_DAC0_MODE__SIZE, 0x00000002
 2958              	.set CYVAL_UAB_DAC0_MODE_UNSIGNED12, 0x00000000
 2959              	.set CYVAL_UAB_DAC0_MODE_VIRT_SIGNED12, 0x00000001
 2960              	.set CYVAL_UAB_DAC0_MODE_SIGNED13, 0x00000002
 2961              	.set CYVAL_UAB_DAC0_MODE_RESERVED, 0x00000003
 2962              	.set CYREG_UAB0_CAP_ABCF0_VAL, 0x40340208
 2963              	.set CYFLD_UAB_CB0_VAL__OFFSET, 0x00000000
 2964              	.set CYFLD_UAB_CB0_VAL__SIZE, 0x00000006
 2965              	.set CYFLD_UAB_CA0_VAL__OFFSET, 0x00000006
 2966              	.set CYFLD_UAB_CA0_VAL__SIZE, 0x00000006
 2967              	.set CYFLD_UAB_SIGN0_VAL__OFFSET, 0x0000000c
 2968              	.set CYFLD_UAB_SIGN0_VAL__SIZE, 0x00000001
 2969              	.set CYFLD_UAB_CB0_64__OFFSET, 0x0000000d
 2970              	.set CYFLD_UAB_CB0_64__SIZE, 0x00000001
 2971              	.set CYFLD_UAB_CC0_VAL__OFFSET, 0x00000010
 2972              	.set CYFLD_UAB_CC0_VAL__SIZE, 0x00000006
 2973              	.set CYFLD_UAB_CF0_VAL__OFFSET, 0x00000018
 2974              	.set CYFLD_UAB_CF0_VAL__SIZE, 0x00000005
 2975              	.set CYREG_UAB0_CAP_AB0_VAL_NXT, 0x4034020c
 2976              	.set CYREG_UAB0_CAP_CF0_VAL_NXT, 0x40340210
 2977              	.set CYFLD_UAB_CC0_VAL_UPDATE__OFFSET, 0x0000001e
 2978              	.set CYFLD_UAB_CC0_VAL_UPDATE__SIZE, 0x00000001
 2979              	.set CYFLD_UAB_CF0_VAL_UPDATE__OFFSET, 0x0000001f
 2980              	.set CYFLD_UAB_CF0_VAL_UPDATE__SIZE, 0x00000001
 2981              	.set CYREG_UAB0_STARTUP_DELAY0, 0x40340220
 2982              	.set CYFLD_UAB_STARTUP_DELAY__OFFSET, 0x00000000
 2983              	.set CYFLD_UAB_STARTUP_DELAY__SIZE, 0x00000010
 2984              	.set CYFLD_UAB_ALIGN_MODE__OFFSET, 0x00000010
 2985              	.set CYFLD_UAB_ALIGN_MODE__SIZE, 0x00000001
 2986              	.set CYREG_UAB0_SUBSAMPLE_CTRL0, 0x40340224
 2987              	.set CYFLD_UAB_SUBSAMPLE__OFFSET, 0x00000000
 2988              	.set CYFLD_UAB_SUBSAMPLE__SIZE, 0x00000008
 2989              	.set CYFLD_UAB_SUBSAMPLE_INIT__OFFSET, 0x00000008
 2990              	.set CYFLD_UAB_SUBSAMPLE_INIT__SIZE, 0x00000008
 2991              	.set CYREG_UAB0_SW_STATIC0, 0x40340230
 2992              	.set CYFLD_UAB_SW_G00__OFFSET, 0x00000000
 2993              	.set CYFLD_UAB_SW_G00__SIZE, 0x00000001
 2994              	.set CYFLD_UAB_SW_G01__OFFSET, 0x00000001
 2995              	.set CYFLD_UAB_SW_G01__SIZE, 0x00000001
 2996              	.set CYFLD_UAB_SW_G02__OFFSET, 0x00000002
 2997              	.set CYFLD_UAB_SW_G02__SIZE, 0x00000001
 2998              	.set CYFLD_UAB_SW_G03__OFFSET, 0x00000003
 2999              	.set CYFLD_UAB_SW_G03__SIZE, 0x00000001
 3000              	.set CYFLD_UAB_SW_R0G__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 3001              	.set CYFLD_UAB_SW_R0G__SIZE, 0x00000001
 3002              	.set CYFLD_UAB_SW_G0G__OFFSET, 0x00000005
 3003              	.set CYFLD_UAB_SW_G0G__SIZE, 0x00000001
 3004              	.set CYFLD_UAB_SW_R0T__OFFSET, 0x00000008
 3005              	.set CYFLD_UAB_SW_R0T__SIZE, 0x00000001
 3006              	.set CYFLD_UAB_SW_G0T__OFFSET, 0x00000009
 3007              	.set CYFLD_UAB_SW_G0T__SIZE, 0x00000001
 3008              	.set CYFLD_UAB_SW_Q0T__OFFSET, 0x0000000a
 3009              	.set CYFLD_UAB_SW_Q0T__SIZE, 0x00000001
 3010              	.set CYFLD_UAB_EARLY_P0S__OFFSET, 0x0000000c
 3011              	.set CYFLD_UAB_EARLY_P0S__SIZE, 0x00000001
 3012              	.set CYFLD_UAB_EARLY_P0O__OFFSET, 0x0000000d
 3013              	.set CYFLD_UAB_EARLY_P0O__SIZE, 0x00000001
 3014              	.set CYFLD_UAB_RMB0_BITS__OFFSET, 0x00000010
 3015              	.set CYFLD_UAB_RMB0_BITS__SIZE, 0x00000004
 3016              	.set CYFLD_UAB_STRB_RST0_SEL__OFFSET, 0x00000018
 3017              	.set CYFLD_UAB_STRB_RST0_SEL__SIZE, 0x00000005
 3018              	.set CYFLD_UAB_STRB_RST0_EN__OFFSET, 0x0000001d
 3019              	.set CYFLD_UAB_STRB_RST0_EN__SIZE, 0x00000001
 3020              	.set CYREG_UAB0_SW_MODBIT_SRC0, 0x40340234
 3021              	.set CYFLD_UAB_MODBIT0_SRC0_SEL__OFFSET, 0x00000000
 3022              	.set CYFLD_UAB_MODBIT0_SRC0_SEL__SIZE, 0x00000005
 3023              	.set CYFLD_UAB_MODBIT1_SRC0_SEL__OFFSET, 0x00000008
 3024              	.set CYFLD_UAB_MODBIT1_SRC0_SEL__SIZE, 0x00000005
 3025              	.set CYREG_UAB0_SW_CA0_IN0, 0x40340240
 3026              	.set CYFLD_UAB_SW_A00_CMP__OFFSET, 0x00000000
 3027              	.set CYFLD_UAB_SW_A00_CMP__SIZE, 0x00000004
 3028              	.set CYFLD_UAB_SW_A01_CMP__OFFSET, 0x00000004
 3029              	.set CYFLD_UAB_SW_A01_CMP__SIZE, 0x00000004
 3030              	.set CYFLD_UAB_SW_A02_CMP__OFFSET, 0x00000008
 3031              	.set CYFLD_UAB_SW_A02_CMP__SIZE, 0x00000004
 3032              	.set CYFLD_UAB_SW_A03_CMP__OFFSET, 0x0000000c
 3033              	.set CYFLD_UAB_SW_A03_CMP__SIZE, 0x00000004
 3034              	.set CYFLD_UAB_SW_A0P__OFFSET, 0x00000010
 3035              	.set CYFLD_UAB_SW_A0P__SIZE, 0x00000004
 3036              	.set CYFLD_UAB_SW_A0Q__OFFSET, 0x00000014
 3037              	.set CYFLD_UAB_SW_A0Q__SIZE, 0x00000004
 3038              	.set CYREG_UAB0_SW_CA0_IN1, 0x40340244
 3039              	.set CYFLD_UAB_SW_AA__OFFSET, 0x00000000
 3040              	.set CYFLD_UAB_SW_AA__SIZE, 0x00000004
 3041              	.set CYFLD_UAB_SW_A0R_CMP__OFFSET, 0x00000004
 3042              	.set CYFLD_UAB_SW_A0R_CMP__SIZE, 0x00000004
 3043              	.set CYFLD_UAB_SW_A0G_CMP__OFFSET, 0x00000008
 3044              	.set CYFLD_UAB_SW_A0G_CMP__SIZE, 0x00000004
 3045              	.set CYFLD_UAB_SW_A0V_CMP__OFFSET, 0x0000000c
 3046              	.set CYFLD_UAB_SW_A0V_CMP__SIZE, 0x00000004
 3047              	.set CYREG_UAB0_SW_CA0_TOP, 0x40340248
 3048              	.set CYFLD_UAB_SW_R0A_CMP__OFFSET, 0x00000000
 3049              	.set CYFLD_UAB_SW_R0A_CMP__SIZE, 0x00000004
 3050              	.set CYFLD_UAB_SW_G0A_CMP__OFFSET, 0x00000004
 3051              	.set CYFLD_UAB_SW_G0A_CMP__SIZE, 0x00000004
 3052              	.set CYFLD_UAB_SW_V0A_CMP__OFFSET, 0x00000008
 3053              	.set CYFLD_UAB_SW_V0A_CMP__SIZE, 0x00000004
 3054              	.set CYFLD_UAB_SW_S0A__OFFSET, 0x00000010
 3055              	.set CYFLD_UAB_SW_S0A__SIZE, 0x00000004
 3056              	.set CYREG_UAB0_SW_CB0_IN0, 0x40340250
 3057              	.set CYFLD_UAB_SW_B00_CMP__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 3058              	.set CYFLD_UAB_SW_B00_CMP__SIZE, 0x00000004
 3059              	.set CYFLD_UAB_SW_B01_CMP__OFFSET, 0x00000004
 3060              	.set CYFLD_UAB_SW_B01_CMP__SIZE, 0x00000004
 3061              	.set CYFLD_UAB_SW_B02_CMP__OFFSET, 0x00000008
 3062              	.set CYFLD_UAB_SW_B02_CMP__SIZE, 0x00000004
 3063              	.set CYFLD_UAB_SW_B03_CMP__OFFSET, 0x0000000c
 3064              	.set CYFLD_UAB_SW_B03_CMP__SIZE, 0x00000004
 3065              	.set CYFLD_UAB_SW_B0P__OFFSET, 0x00000010
 3066              	.set CYFLD_UAB_SW_B0P__SIZE, 0x00000004
 3067              	.set CYFLD_UAB_SW_B0Q__OFFSET, 0x00000014
 3068              	.set CYFLD_UAB_SW_B0Q__SIZE, 0x00000004
 3069              	.set CYREG_UAB0_SW_CB0_IN1, 0x40340254
 3070              	.set CYFLD_UAB_SW_BB__OFFSET, 0x00000000
 3071              	.set CYFLD_UAB_SW_BB__SIZE, 0x00000004
 3072              	.set CYFLD_UAB_SW_B0R_CMP__OFFSET, 0x00000004
 3073              	.set CYFLD_UAB_SW_B0R_CMP__SIZE, 0x00000004
 3074              	.set CYFLD_UAB_SW_B0G_CMP__OFFSET, 0x00000008
 3075              	.set CYFLD_UAB_SW_B0G_CMP__SIZE, 0x00000004
 3076              	.set CYFLD_UAB_SW_B0V_CMP__OFFSET, 0x0000000c
 3077              	.set CYFLD_UAB_SW_B0V_CMP__SIZE, 0x00000004
 3078              	.set CYREG_UAB0_SW_CB0_TOP, 0x40340258
 3079              	.set CYFLD_UAB_SW_R0B_CMP__OFFSET, 0x00000000
 3080              	.set CYFLD_UAB_SW_R0B_CMP__SIZE, 0x00000004
 3081              	.set CYFLD_UAB_SW_G0B_CMP__OFFSET, 0x00000004
 3082              	.set CYFLD_UAB_SW_G0B_CMP__SIZE, 0x00000004
 3083              	.set CYFLD_UAB_SW_V0B_CMP__OFFSET, 0x00000008
 3084              	.set CYFLD_UAB_SW_V0B_CMP__SIZE, 0x00000004
 3085              	.set CYFLD_UAB_SW_T0B__OFFSET, 0x0000000c
 3086              	.set CYFLD_UAB_SW_T0B__SIZE, 0x00000004
 3087              	.set CYFLD_UAB_SW_S0B__OFFSET, 0x00000010
 3088              	.set CYFLD_UAB_SW_S0B__SIZE, 0x00000004
 3089              	.set CYREG_UAB0_SW_CC0_IN0, 0x40340260
 3090              	.set CYFLD_UAB_SW_C00_CMP__OFFSET, 0x00000000
 3091              	.set CYFLD_UAB_SW_C00_CMP__SIZE, 0x00000004
 3092              	.set CYFLD_UAB_SW_C01_CMP__OFFSET, 0x00000004
 3093              	.set CYFLD_UAB_SW_C01_CMP__SIZE, 0x00000004
 3094              	.set CYFLD_UAB_SW_C02_CMP__OFFSET, 0x00000008
 3095              	.set CYFLD_UAB_SW_C02_CMP__SIZE, 0x00000004
 3096              	.set CYFLD_UAB_SW_C03_CMP__OFFSET, 0x0000000c
 3097              	.set CYFLD_UAB_SW_C03_CMP__SIZE, 0x00000004
 3098              	.set CYFLD_UAB_SW_C0P__OFFSET, 0x00000010
 3099              	.set CYFLD_UAB_SW_C0P__SIZE, 0x00000004
 3100              	.set CYFLD_UAB_SW_C0Q__OFFSET, 0x00000014
 3101              	.set CYFLD_UAB_SW_C0Q__SIZE, 0x00000004
 3102              	.set CYREG_UAB0_SW_CC0_IN1, 0x40340264
 3103              	.set CYFLD_UAB_SW_CC__OFFSET, 0x00000000
 3104              	.set CYFLD_UAB_SW_CC__SIZE, 0x00000004
 3105              	.set CYFLD_UAB_SW_C0R_CMP__OFFSET, 0x00000004
 3106              	.set CYFLD_UAB_SW_C0R_CMP__SIZE, 0x00000004
 3107              	.set CYFLD_UAB_SW_C0G_CMP__OFFSET, 0x00000008
 3108              	.set CYFLD_UAB_SW_C0G_CMP__SIZE, 0x00000004
 3109              	.set CYFLD_UAB_SW_C0V_CMP__OFFSET, 0x0000000c
 3110              	.set CYFLD_UAB_SW_C0V_CMP__SIZE, 0x00000004
 3111              	.set CYREG_UAB0_SW_CC0_TOP, 0x40340268
 3112              	.set CYFLD_UAB_SW_R0C_CMP__OFFSET, 0x00000000
 3113              	.set CYFLD_UAB_SW_R0C_CMP__SIZE, 0x00000004
 3114              	.set CYFLD_UAB_SW_G0C_CMP__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 3115              	.set CYFLD_UAB_SW_G0C_CMP__SIZE, 0x00000004
 3116              	.set CYFLD_UAB_SW_V0C_CMP__OFFSET, 0x00000008
 3117              	.set CYFLD_UAB_SW_V0C_CMP__SIZE, 0x00000004
 3118              	.set CYFLD_UAB_SW_T0C__OFFSET, 0x0000000c
 3119              	.set CYFLD_UAB_SW_T0C__SIZE, 0x00000004
 3120              	.set CYFLD_UAB_SW_S0C__OFFSET, 0x00000010
 3121              	.set CYFLD_UAB_SW_S0C__SIZE, 0x00000004
 3122              	.set CYFLD_UAB_SW_S10__OFFSET, 0x00000014
 3123              	.set CYFLD_UAB_SW_S10__SIZE, 0x00000004
 3124              	.set CYREG_UAB0_SW_CF0_BOT, 0x4034026c
 3125              	.set CYFLD_UAB_SW_G0F__OFFSET, 0x00000000
 3126              	.set CYFLD_UAB_SW_G0F__SIZE, 0x00000004
 3127              	.set CYFLD_UAB_SW_P0F__OFFSET, 0x00000004
 3128              	.set CYFLD_UAB_SW_P0F__SIZE, 0x00000004
 3129              	.set CYFLD_UAB_SW_P0S__OFFSET, 0x00000008
 3130              	.set CYFLD_UAB_SW_P0S__SIZE, 0x00000004
 3131              	.set CYFLD_UAB_SW_P0O__OFFSET, 0x0000000c
 3132              	.set CYFLD_UAB_SW_P0O__SIZE, 0x00000004
 3133              	.set CYREG_UAB0_SW_OTHER0, 0x40340270
 3134              	.set CYFLD_UAB_CMP0_FF__OFFSET, 0x00000000
 3135              	.set CYFLD_UAB_CMP0_FF__SIZE, 0x00000004
 3136              	.set CYFLD_UAB_VALID0__OFFSET, 0x00000004
 3137              	.set CYFLD_UAB_VALID0__SIZE, 0x00000004
 3138              	.set CYFLD_UAB_TRIG0_OUT__OFFSET, 0x00000008
 3139              	.set CYFLD_UAB_TRIG0_OUT__SIZE, 0x00000004
 3140              	.set CYFLD_UAB_STROBE_SW0__OFFSET, 0x00000018
 3141              	.set CYFLD_UAB_STROBE_SW0__SIZE, 0x00000004
 3142              	.set CYFLD_UAB_STROBE_RST0__OFFSET, 0x0000001c
 3143              	.set CYFLD_UAB_STROBE_RST0__SIZE, 0x00000004
 3144              	.set CYREG_UAB0_SW_BOOST_CTRL0, 0x40340274
 3145              	.set CYFLD_UAB_CA0_BOOST__OFFSET, 0x00000000
 3146              	.set CYFLD_UAB_CA0_BOOST__SIZE, 0x00000004
 3147              	.set CYFLD_UAB_CB0_BOOST__OFFSET, 0x00000004
 3148              	.set CYFLD_UAB_CB0_BOOST__SIZE, 0x00000004
 3149              	.set CYFLD_UAB_CC0_BOOST__OFFSET, 0x00000008
 3150              	.set CYFLD_UAB_CC0_BOOST__SIZE, 0x00000004
 3151              	.set CYFLD_UAB_CF0_BOOST__OFFSET, 0x0000000c
 3152              	.set CYFLD_UAB_CF0_BOOST__SIZE, 0x00000004
 3153              	.set CYFLD_UAB_SUM0_BOOST__OFFSET, 0x00000010
 3154              	.set CYFLD_UAB_SUM0_BOOST__SIZE, 0x00000004
 3155              	.set CYFLD_UAB_PUMP0_WAVE__OFFSET, 0x00000014
 3156              	.set CYFLD_UAB_PUMP0_WAVE__SIZE, 0x00000004
 3157              	.set CYREG_UAB0_SRAM0_CTRL, 0x40340278
 3158              	.set CYFLD_UAB_LAST_STEP__OFFSET, 0x00000000
 3159              	.set CYFLD_UAB_LAST_STEP__SIZE, 0x00000004
 3160              	.set CYFLD_UAB_TRIG_SEL0__OFFSET, 0x00000018
 3161              	.set CYFLD_UAB_TRIG_SEL0__SIZE, 0x00000005
 3162              	.set CYFLD_UAB_TRIGGER_EN__OFFSET, 0x0000001d
 3163              	.set CYFLD_UAB_TRIGGER_EN__SIZE, 0x00000001
 3164              	.set CYFLD_UAB_RUN__OFFSET, 0x0000001f
 3165              	.set CYFLD_UAB_RUN__SIZE, 0x00000001
 3166              	.set CYREG_UAB0_STAT0, 0x4034027c
 3167              	.set CYFLD_UAB_CURR_STEP__OFFSET, 0x00000000
 3168              	.set CYFLD_UAB_CURR_STEP__SIZE, 0x00000004
 3169              	.set CYFLD_UAB_COMP__OFFSET, 0x00000004
 3170              	.set CYFLD_UAB_COMP__SIZE, 0x00000001
 3171              	.set CYFLD_UAB_CURR_SUBSAMPLE__OFFSET, 0x00000018
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 3172              	.set CYFLD_UAB_CURR_SUBSAMPLE__SIZE, 0x00000008
 3173              	.set CYREG_UAB0_SRAM00, 0x40340280
 3174              	.set CYFLD_UAB_WAVE_STEP__OFFSET, 0x00000000
 3175              	.set CYFLD_UAB_WAVE_STEP__SIZE, 0x00000010
 3176              	.set CYREG_UAB0_SRAM01, 0x40340284
 3177              	.set CYREG_UAB0_SRAM02, 0x40340288
 3178              	.set CYREG_UAB0_SRAM03, 0x4034028c
 3179              	.set CYREG_UAB0_SRAM04, 0x40340290
 3180              	.set CYREG_UAB0_SRAM05, 0x40340294
 3181              	.set CYREG_UAB0_SRAM06, 0x40340298
 3182              	.set CYREG_UAB0_SRAM07, 0x4034029c
 3183              	.set CYREG_UAB0_SRAM08, 0x403402a0
 3184              	.set CYREG_UAB0_SRAM09, 0x403402a4
 3185              	.set CYREG_UAB0_SRAM010, 0x403402a8
 3186              	.set CYREG_UAB0_SRAM011, 0x403402ac
 3187              	.set CYREG_UAB0_SRAM012, 0x403402b0
 3188              	.set CYREG_UAB0_SRAM013, 0x403402b4
 3189              	.set CYREG_UAB0_SRAM014, 0x403402b8
 3190              	.set CYREG_UAB0_SRAM015, 0x403402bc
 3191              	.set CYREG_UAB0_OA1_CTRL, 0x40340300
 3192              	.set CYFLD_UAB_OA1_PWR__OFFSET, 0x00000000
 3193              	.set CYFLD_UAB_OA1_PWR__SIZE, 0x00000003
 3194              	.set CYVAL_UAB_OA1_PWR_OFF, 0x00000000
 3195              	.set CYVAL_UAB_OA1_PWR_LOW, 0x00000001
 3196              	.set CYVAL_UAB_OA1_PWR_MEDIUM, 0x00000002
 3197              	.set CYVAL_UAB_OA1_PWR_HIGH, 0x00000003
 3198              	.set CYFLD_UAB_CMP1_PWR__OFFSET, 0x00000008
 3199              	.set CYFLD_UAB_CMP1_PWR__SIZE, 0x00000003
 3200              	.set CYVAL_UAB_CMP1_PWR_OFF, 0x00000000
 3201              	.set CYVAL_UAB_CMP1_PWR_LOW, 0x00000001
 3202              	.set CYVAL_UAB_CMP1_PWR_MEDIUM, 0x00000002
 3203              	.set CYVAL_UAB_CMP1_PWR_HIGH, 0x00000003
 3204              	.set CYFLD_UAB_CMP1_EDGE__OFFSET, 0x0000000c
 3205              	.set CYFLD_UAB_CMP1_EDGE__SIZE, 0x00000002
 3206              	.set CYVAL_UAB_CMP1_EDGE_DISABLE, 0x00000000
 3207              	.set CYVAL_UAB_CMP1_EDGE_RISING, 0x00000001
 3208              	.set CYVAL_UAB_CMP1_EDGE_FALLING, 0x00000002
 3209              	.set CYVAL_UAB_CMP1_EDGE_BOTH, 0x00000003
 3210              	.set CYFLD_UAB_CMP1_DSI_LEVEL__OFFSET, 0x0000000e
 3211              	.set CYFLD_UAB_CMP1_DSI_LEVEL__SIZE, 0x00000001
 3212              	.set CYFLD_UAB_CTRL1_SPARE__OFFSET, 0x0000000f
 3213              	.set CYFLD_UAB_CTRL1_SPARE__SIZE, 0x00000001
 3214              	.set CYFLD_UAB_REF1_PWR__OFFSET, 0x00000010
 3215              	.set CYFLD_UAB_REF1_PWR__SIZE, 0x00000003
 3216              	.set CYFLD_UAB_REF1_PTS__OFFSET, 0x00000013
 3217              	.set CYFLD_UAB_REF1_PTS__SIZE, 0x00000001
 3218              	.set CYFLD_UAB_AGND1_PWR__OFFSET, 0x00000014
 3219              	.set CYFLD_UAB_AGND1_PWR__SIZE, 0x00000003
 3220              	.set CYFLD_UAB_AGND1_PTS__OFFSET, 0x00000017
 3221              	.set CYFLD_UAB_AGND1_PTS__SIZE, 0x00000001
 3222              	.set CYFLD_UAB_SW_RR__OFFSET, 0x00000018
 3223              	.set CYFLD_UAB_SW_RR__SIZE, 0x00000001
 3224              	.set CYFLD_UAB_SPARE1_EN__OFFSET, 0x00000019
 3225              	.set CYFLD_UAB_SPARE1_EN__SIZE, 0x00000001
 3226              	.set CYFLD_UAB_H1_PWR__OFFSET, 0x0000001e
 3227              	.set CYFLD_UAB_H1_PWR__SIZE, 0x00000002
 3228              	.set CYVAL_UAB_H1_PWR_NORMAL, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 3229              	.set CYVAL_UAB_H1_PWR_ULTRA_LOW, 0x00000001
 3230              	.set CYVAL_UAB_H1_PWR_ULTRA_HIGH, 0x00000002
 3231              	.set CYVAL_UAB_H1_PWR_Reserved, 0x00000003
 3232              	.set CYREG_UAB0_CAP_CTRL1, 0x40340304
 3233              	.set CYFLD_UAB_CB1_GND__OFFSET, 0x00000005
 3234              	.set CYFLD_UAB_CB1_GND__SIZE, 0x00000001
 3235              	.set CYFLD_UAB_CC1_GND__OFFSET, 0x00000006
 3236              	.set CYFLD_UAB_CC1_GND__SIZE, 0x00000001
 3237              	.set CYFLD_UAB_FRC1_SIGN_BIT__OFFSET, 0x0000001c
 3238              	.set CYFLD_UAB_FRC1_SIGN_BIT__SIZE, 0x00000001
 3239              	.set CYFLD_UAB_DAC1_MODE_EN__OFFSET, 0x0000001d
 3240              	.set CYFLD_UAB_DAC1_MODE_EN__SIZE, 0x00000001
 3241              	.set CYFLD_UAB_DAC1_MODE__OFFSET, 0x0000001e
 3242              	.set CYFLD_UAB_DAC1_MODE__SIZE, 0x00000002
 3243              	.set CYVAL_UAB_DAC1_MODE_UNSIGNED12, 0x00000000
 3244              	.set CYVAL_UAB_DAC1_MODE_VIRT_SIGNED12, 0x00000001
 3245              	.set CYVAL_UAB_DAC1_MODE_SIGNED13, 0x00000002
 3246              	.set CYVAL_UAB_DAC1_MODE_RESERVED, 0x00000003
 3247              	.set CYREG_UAB0_CAP_ABCF1_VAL, 0x40340308
 3248              	.set CYFLD_UAB_CB1_VAL__OFFSET, 0x00000000
 3249              	.set CYFLD_UAB_CB1_VAL__SIZE, 0x00000006
 3250              	.set CYFLD_UAB_CA1_VAL__OFFSET, 0x00000006
 3251              	.set CYFLD_UAB_CA1_VAL__SIZE, 0x00000006
 3252              	.set CYFLD_UAB_SIGN1_VAL__OFFSET, 0x0000000c
 3253              	.set CYFLD_UAB_SIGN1_VAL__SIZE, 0x00000001
 3254              	.set CYFLD_UAB_CB1_64__OFFSET, 0x0000000d
 3255              	.set CYFLD_UAB_CB1_64__SIZE, 0x00000001
 3256              	.set CYFLD_UAB_CC1_VAL__OFFSET, 0x00000010
 3257              	.set CYFLD_UAB_CC1_VAL__SIZE, 0x00000006
 3258              	.set CYFLD_UAB_CF1_VAL__OFFSET, 0x00000018
 3259              	.set CYFLD_UAB_CF1_VAL__SIZE, 0x00000005
 3260              	.set CYREG_UAB0_CAP_AB1_VAL_NXT, 0x4034030c
 3261              	.set CYREG_UAB0_CAP_CF1_VAL_NXT, 0x40340310
 3262              	.set CYFLD_UAB_CC1_VAL_UPDATE__OFFSET, 0x0000001e
 3263              	.set CYFLD_UAB_CC1_VAL_UPDATE__SIZE, 0x00000001
 3264              	.set CYFLD_UAB_CF1_VAL_UPDATE__OFFSET, 0x0000001f
 3265              	.set CYFLD_UAB_CF1_VAL_UPDATE__SIZE, 0x00000001
 3266              	.set CYREG_UAB0_STARTUP_DELAY1, 0x40340320
 3267              	.set CYREG_UAB0_SUBSAMPLE_CTRL1, 0x40340324
 3268              	.set CYREG_UAB0_SW_STATIC1, 0x40340330
 3269              	.set CYFLD_UAB_SW_G10__OFFSET, 0x00000000
 3270              	.set CYFLD_UAB_SW_G10__SIZE, 0x00000001
 3271              	.set CYFLD_UAB_SW_G11__OFFSET, 0x00000001
 3272              	.set CYFLD_UAB_SW_G11__SIZE, 0x00000001
 3273              	.set CYFLD_UAB_SW_G12__OFFSET, 0x00000002
 3274              	.set CYFLD_UAB_SW_G12__SIZE, 0x00000001
 3275              	.set CYFLD_UAB_SW_G13__OFFSET, 0x00000003
 3276              	.set CYFLD_UAB_SW_G13__SIZE, 0x00000001
 3277              	.set CYFLD_UAB_SW_R1G__OFFSET, 0x00000004
 3278              	.set CYFLD_UAB_SW_R1G__SIZE, 0x00000001
 3279              	.set CYFLD_UAB_SW_G1G__OFFSET, 0x00000005
 3280              	.set CYFLD_UAB_SW_G1G__SIZE, 0x00000001
 3281              	.set CYFLD_UAB_SW_R1T__OFFSET, 0x00000008
 3282              	.set CYFLD_UAB_SW_R1T__SIZE, 0x00000001
 3283              	.set CYFLD_UAB_SW_G1T__OFFSET, 0x00000009
 3284              	.set CYFLD_UAB_SW_G1T__SIZE, 0x00000001
 3285              	.set CYFLD_UAB_SW_P1T__OFFSET, 0x0000000a
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


 3286              	.set CYFLD_UAB_SW_P1T__SIZE, 0x00000001
 3287              	.set CYFLD_UAB_EARLY_Q1S__OFFSET, 0x0000000c
 3288              	.set CYFLD_UAB_EARLY_Q1S__SIZE, 0x00000001
 3289              	.set CYFLD_UAB_EARLY_Q1O__OFFSET, 0x0000000d
 3290              	.set CYFLD_UAB_EARLY_Q1O__SIZE, 0x00000001
 3291              	.set CYFLD_UAB_RMB1_BITS__OFFSET, 0x00000010
 3292              	.set CYFLD_UAB_RMB1_BITS__SIZE, 0x00000004
 3293              	.set CYFLD_UAB_STRB_RST1_SEL__OFFSET, 0x00000018
 3294              	.set CYFLD_UAB_STRB_RST1_SEL__SIZE, 0x00000005
 3295              	.set CYFLD_UAB_STRB_RST1_EN__OFFSET, 0x0000001d
 3296              	.set CYFLD_UAB_STRB_RST1_EN__SIZE, 0x00000001
 3297              	.set CYREG_UAB0_SW_MODBIT_SRC1, 0x40340334
 3298              	.set CYFLD_UAB_MODBIT0_SRC1_SEL__OFFSET, 0x00000000
 3299              	.set CYFLD_UAB_MODBIT0_SRC1_SEL__SIZE, 0x00000005
 3300              	.set CYFLD_UAB_MODBIT1_SRC1_SEL__OFFSET, 0x00000008
 3301              	.set CYFLD_UAB_MODBIT1_SRC1_SEL__SIZE, 0x00000005
 3302              	.set CYREG_UAB0_SW_CA1_IN0, 0x40340340
 3303              	.set CYFLD_UAB_SW_A10_CMP__OFFSET, 0x00000000
 3304              	.set CYFLD_UAB_SW_A10_CMP__SIZE, 0x00000004
 3305              	.set CYFLD_UAB_SW_A11_CMP__OFFSET, 0x00000004
 3306              	.set CYFLD_UAB_SW_A11_CMP__SIZE, 0x00000004
 3307              	.set CYFLD_UAB_SW_A12_CMP__OFFSET, 0x00000008
 3308              	.set CYFLD_UAB_SW_A12_CMP__SIZE, 0x00000004
 3309              	.set CYFLD_UAB_SW_A13_CMP__OFFSET, 0x0000000c
 3310              	.set CYFLD_UAB_SW_A13_CMP__SIZE, 0x00000004
 3311              	.set CYFLD_UAB_SW_A1P__OFFSET, 0x00000010
 3312              	.set CYFLD_UAB_SW_A1P__SIZE, 0x00000004
 3313              	.set CYFLD_UAB_SW_A1Q__OFFSET, 0x00000014
 3314              	.set CYFLD_UAB_SW_A1Q__SIZE, 0x00000004
 3315              	.set CYREG_UAB0_SW_CA1_IN1, 0x40340344
 3316              	.set CYFLD_UAB_SW_A1R_CMP__OFFSET, 0x00000004
 3317              	.set CYFLD_UAB_SW_A1R_CMP__SIZE, 0x00000004
 3318              	.set CYFLD_UAB_SW_A1G_CMP__OFFSET, 0x00000008
 3319              	.set CYFLD_UAB_SW_A1G_CMP__SIZE, 0x00000004
 3320              	.set CYFLD_UAB_SW_A1V_CMP__OFFSET, 0x0000000c
 3321              	.set CYFLD_UAB_SW_A1V_CMP__SIZE, 0x00000004
 3322              	.set CYREG_UAB0_SW_CA1_TOP, 0x40340348
 3323              	.set CYFLD_UAB_SW_R1A_CMP__OFFSET, 0x00000000
 3324              	.set CYFLD_UAB_SW_R1A_CMP__SIZE, 0x00000004
 3325              	.set CYFLD_UAB_SW_G1A_CMP__OFFSET, 0x00000004
 3326              	.set CYFLD_UAB_SW_G1A_CMP__SIZE, 0x00000004
 3327              	.set CYFLD_UAB_SW_V1A_CMP__OFFSET, 0x00000008
 3328              	.set CYFLD_UAB_SW_V1A_CMP__SIZE, 0x00000004
 3329              	.set CYFLD_UAB_SW_S1A__OFFSET, 0x00000010
 3330              	.set CYFLD_UAB_SW_S1A__SIZE, 0x00000004
 3331              	.set CYREG_UAB0_SW_CB1_IN0, 0x40340350
 3332              	.set CYFLD_UAB_SW_B10_CMP__OFFSET, 0x00000000
 3333              	.set CYFLD_UAB_SW_B10_CMP__SIZE, 0x00000004
 3334              	.set CYFLD_UAB_SW_B11_CMP__OFFSET, 0x00000004
 3335              	.set CYFLD_UAB_SW_B11_CMP__SIZE, 0x00000004
 3336              	.set CYFLD_UAB_SW_B12_CMP__OFFSET, 0x00000008
 3337              	.set CYFLD_UAB_SW_B12_CMP__SIZE, 0x00000004
 3338              	.set CYFLD_UAB_SW_B13_CMP__OFFSET, 0x0000000c
 3339              	.set CYFLD_UAB_SW_B13_CMP__SIZE, 0x00000004
 3340              	.set CYFLD_UAB_SW_B1P__OFFSET, 0x00000010
 3341              	.set CYFLD_UAB_SW_B1P__SIZE, 0x00000004
 3342              	.set CYFLD_UAB_SW_B1Q__OFFSET, 0x00000014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


 3343              	.set CYFLD_UAB_SW_B1Q__SIZE, 0x00000004
 3344              	.set CYREG_UAB0_SW_CB1_IN1, 0x40340354
 3345              	.set CYFLD_UAB_SW_B1R_CMP__OFFSET, 0x00000004
 3346              	.set CYFLD_UAB_SW_B1R_CMP__SIZE, 0x00000004
 3347              	.set CYFLD_UAB_SW_B1G_CMP__OFFSET, 0x00000008
 3348              	.set CYFLD_UAB_SW_B1G_CMP__SIZE, 0x00000004
 3349              	.set CYFLD_UAB_SW_B1V_CMP__OFFSET, 0x0000000c
 3350              	.set CYFLD_UAB_SW_B1V_CMP__SIZE, 0x00000004
 3351              	.set CYREG_UAB0_SW_CB1_TOP, 0x40340358
 3352              	.set CYFLD_UAB_SW_R1B_CMP__OFFSET, 0x00000000
 3353              	.set CYFLD_UAB_SW_R1B_CMP__SIZE, 0x00000004
 3354              	.set CYFLD_UAB_SW_G1B_CMP__OFFSET, 0x00000004
 3355              	.set CYFLD_UAB_SW_G1B_CMP__SIZE, 0x00000004
 3356              	.set CYFLD_UAB_SW_V1B_CMP__OFFSET, 0x00000008
 3357              	.set CYFLD_UAB_SW_V1B_CMP__SIZE, 0x00000004
 3358              	.set CYFLD_UAB_SW_T1B__OFFSET, 0x0000000c
 3359              	.set CYFLD_UAB_SW_T1B__SIZE, 0x00000004
 3360              	.set CYFLD_UAB_SW_S1B__OFFSET, 0x00000010
 3361              	.set CYFLD_UAB_SW_S1B__SIZE, 0x00000004
 3362              	.set CYREG_UAB0_SW_CC1_IN0, 0x40340360
 3363              	.set CYFLD_UAB_SW_C10_CMP__OFFSET, 0x00000000
 3364              	.set CYFLD_UAB_SW_C10_CMP__SIZE, 0x00000004
 3365              	.set CYFLD_UAB_SW_C11_CMP__OFFSET, 0x00000004
 3366              	.set CYFLD_UAB_SW_C11_CMP__SIZE, 0x00000004
 3367              	.set CYFLD_UAB_SW_C12_CMP__OFFSET, 0x00000008
 3368              	.set CYFLD_UAB_SW_C12_CMP__SIZE, 0x00000004
 3369              	.set CYFLD_UAB_SW_C13_CMP__OFFSET, 0x0000000c
 3370              	.set CYFLD_UAB_SW_C13_CMP__SIZE, 0x00000004
 3371              	.set CYFLD_UAB_SW_C1P__OFFSET, 0x00000010
 3372              	.set CYFLD_UAB_SW_C1P__SIZE, 0x00000004
 3373              	.set CYFLD_UAB_SW_C1Q__OFFSET, 0x00000014
 3374              	.set CYFLD_UAB_SW_C1Q__SIZE, 0x00000004
 3375              	.set CYREG_UAB0_SW_CC1_IN1, 0x40340364
 3376              	.set CYFLD_UAB_SW_C1R_CMP__OFFSET, 0x00000004
 3377              	.set CYFLD_UAB_SW_C1R_CMP__SIZE, 0x00000004
 3378              	.set CYFLD_UAB_SW_C1G_CMP__OFFSET, 0x00000008
 3379              	.set CYFLD_UAB_SW_C1G_CMP__SIZE, 0x00000004
 3380              	.set CYFLD_UAB_SW_C1V_CMP__OFFSET, 0x0000000c
 3381              	.set CYFLD_UAB_SW_C1V_CMP__SIZE, 0x00000004
 3382              	.set CYREG_UAB0_SW_CC1_TOP, 0x40340368
 3383              	.set CYFLD_UAB_SW_R1C_CMP__OFFSET, 0x00000000
 3384              	.set CYFLD_UAB_SW_R1C_CMP__SIZE, 0x00000004
 3385              	.set CYFLD_UAB_SW_G1C_CMP__OFFSET, 0x00000004
 3386              	.set CYFLD_UAB_SW_G1C_CMP__SIZE, 0x00000004
 3387              	.set CYFLD_UAB_SW_V1C_CMP__OFFSET, 0x00000008
 3388              	.set CYFLD_UAB_SW_V1C_CMP__SIZE, 0x00000004
 3389              	.set CYFLD_UAB_SW_T1C__OFFSET, 0x0000000c
 3390              	.set CYFLD_UAB_SW_T1C__SIZE, 0x00000004
 3391              	.set CYFLD_UAB_SW_S1C__OFFSET, 0x00000010
 3392              	.set CYFLD_UAB_SW_S1C__SIZE, 0x00000004
 3393              	.set CYFLD_UAB_SW_S01__OFFSET, 0x00000014
 3394              	.set CYFLD_UAB_SW_S01__SIZE, 0x00000004
 3395              	.set CYREG_UAB0_SW_CF1_BOT, 0x4034036c
 3396              	.set CYFLD_UAB_SW_G1F__OFFSET, 0x00000000
 3397              	.set CYFLD_UAB_SW_G1F__SIZE, 0x00000004
 3398              	.set CYFLD_UAB_SW_Q1F__OFFSET, 0x00000004
 3399              	.set CYFLD_UAB_SW_Q1F__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 3400              	.set CYFLD_UAB_SW_Q1S__OFFSET, 0x00000008
 3401              	.set CYFLD_UAB_SW_Q1S__SIZE, 0x00000004
 3402              	.set CYFLD_UAB_SW_Q1O__OFFSET, 0x0000000c
 3403              	.set CYFLD_UAB_SW_Q1O__SIZE, 0x00000004
 3404              	.set CYREG_UAB0_SW_OTHER1, 0x40340370
 3405              	.set CYFLD_UAB_CMP1_FF__OFFSET, 0x00000000
 3406              	.set CYFLD_UAB_CMP1_FF__SIZE, 0x00000004
 3407              	.set CYFLD_UAB_VALID1__OFFSET, 0x00000004
 3408              	.set CYFLD_UAB_VALID1__SIZE, 0x00000004
 3409              	.set CYFLD_UAB_TRIG1_OUT__OFFSET, 0x00000008
 3410              	.set CYFLD_UAB_TRIG1_OUT__SIZE, 0x00000004
 3411              	.set CYFLD_UAB_STROBE_SW1__OFFSET, 0x00000018
 3412              	.set CYFLD_UAB_STROBE_SW1__SIZE, 0x00000004
 3413              	.set CYFLD_UAB_STROBE_RST1__OFFSET, 0x0000001c
 3414              	.set CYFLD_UAB_STROBE_RST1__SIZE, 0x00000004
 3415              	.set CYREG_UAB0_SW_BOOST_CTRL1, 0x40340374
 3416              	.set CYFLD_UAB_CA1_BOOST__OFFSET, 0x00000000
 3417              	.set CYFLD_UAB_CA1_BOOST__SIZE, 0x00000004
 3418              	.set CYFLD_UAB_CB1_BOOST__OFFSET, 0x00000004
 3419              	.set CYFLD_UAB_CB1_BOOST__SIZE, 0x00000004
 3420              	.set CYFLD_UAB_CC1_BOOST__OFFSET, 0x00000008
 3421              	.set CYFLD_UAB_CC1_BOOST__SIZE, 0x00000004
 3422              	.set CYFLD_UAB_CF1_BOOST__OFFSET, 0x0000000c
 3423              	.set CYFLD_UAB_CF1_BOOST__SIZE, 0x00000004
 3424              	.set CYFLD_UAB_SUM1_BOOST__OFFSET, 0x00000010
 3425              	.set CYFLD_UAB_SUM1_BOOST__SIZE, 0x00000004
 3426              	.set CYFLD_UAB_PUMP1_WAVE__OFFSET, 0x00000014
 3427              	.set CYFLD_UAB_PUMP1_WAVE__SIZE, 0x00000004
 3428              	.set CYREG_UAB0_SRAM1_CTRL, 0x40340378
 3429              	.set CYFLD_UAB_TRIG_SEL1__OFFSET, 0x00000018
 3430              	.set CYFLD_UAB_TRIG_SEL1__SIZE, 0x00000005
 3431              	.set CYREG_UAB0_STAT1, 0x4034037c
 3432              	.set CYREG_UAB0_SRAM10, 0x40340380
 3433              	.set CYREG_UAB0_SRAM11, 0x40340384
 3434              	.set CYREG_UAB0_SRAM12, 0x40340388
 3435              	.set CYREG_UAB0_SRAM13, 0x4034038c
 3436              	.set CYREG_UAB0_SRAM14, 0x40340390
 3437              	.set CYREG_UAB0_SRAM15, 0x40340394
 3438              	.set CYREG_UAB0_SRAM16, 0x40340398
 3439              	.set CYREG_UAB0_SRAM17, 0x4034039c
 3440              	.set CYREG_UAB0_SRAM18, 0x403403a0
 3441              	.set CYREG_UAB0_SRAM19, 0x403403a4
 3442              	.set CYREG_UAB0_SRAM110, 0x403403a8
 3443              	.set CYREG_UAB0_SRAM111, 0x403403ac
 3444              	.set CYREG_UAB0_SRAM112, 0x403403b0
 3445              	.set CYREG_UAB0_SRAM113, 0x403403b4
 3446              	.set CYREG_UAB0_SRAM114, 0x403403b8
 3447              	.set CYREG_UAB0_SRAM115, 0x403403bc
 3448              	.set CYREG_UAB0_DECM_CTRL, 0x40340400
 3449              	.set CYREG_UAB0_DC0_CTRL, 0x40340404
 3450              	.set CYFLD_UAB_DC0_START__OFFSET, 0x00000000
 3451              	.set CYFLD_UAB_DC0_START__SIZE, 0x00000001
 3452              	.set CYFLD_UAB_DC0_MODE__OFFSET, 0x00000001
 3453              	.set CYFLD_UAB_DC0_MODE__SIZE, 0x00000001
 3454              	.set CYFLD_UAB_DC0_SEL__OFFSET, 0x00000004
 3455              	.set CYFLD_UAB_DC0_SEL__SIZE, 0x00000002
 3456              	.set CYVAL_UAB_DC0_SEL_UAB_H0, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 3457              	.set CYVAL_UAB_DC0_SEL_UAB_H1, 0x00000001
 3458              	.set CYVAL_UAB_DC0_SEL_DSI0, 0x00000002
 3459              	.set CYVAL_UAB_DC0_SEL_DSI1, 0x00000003
 3460              	.set CYFLD_UAB_DC0_TYPE__OFFSET, 0x00000006
 3461              	.set CYFLD_UAB_DC0_TYPE__SIZE, 0x00000002
 3462              	.set CYVAL_UAB_DC0_TYPE_SINC1, 0x00000000
 3463              	.set CYVAL_UAB_DC0_TYPE_SINC2, 0x00000001
 3464              	.set CYVAL_UAB_DC0_TYPE_SINC3, 0x00000002
 3465              	.set CYVAL_UAB_DC0_TYPE_reserved, 0x00000003
 3466              	.set CYFLD_UAB_DC0_SHIFT__OFFSET, 0x00000008
 3467              	.set CYFLD_UAB_DC0_SHIFT__SIZE, 0x00000005
 3468              	.set CYFLD_UAB_DC0_RATIO__OFFSET, 0x00000010
 3469              	.set CYFLD_UAB_DC0_RATIO__SIZE, 0x00000009
 3470              	.set CYREG_UAB0_DC0_TRIG, 0x40340408
 3471              	.set CYFLD_UAB_DC0_TRIG_SEL__OFFSET, 0x00000018
 3472              	.set CYFLD_UAB_DC0_TRIG_SEL__SIZE, 0x00000005
 3473              	.set CYFLD_UAB_DC0_DSI_TRIG_EN__OFFSET, 0x0000001d
 3474              	.set CYFLD_UAB_DC0_DSI_TRIG_EN__SIZE, 0x00000001
 3475              	.set CYREG_UAB0_DC0_OVR, 0x4034040c
 3476              	.set CYFLD_UAB_DC0_OVR_CORR_LOC__OFFSET, 0x00000000
 3477              	.set CYFLD_UAB_DC0_OVR_CORR_LOC__SIZE, 0x00000005
 3478              	.set CYREG_UAB0_DC0_A0, 0x40340410
 3479              	.set CYFLD_UAB_A0__OFFSET, 0x00000000
 3480              	.set CYFLD_UAB_A0__SIZE, 0x00000020
 3481              	.set CYREG_UAB0_DC0_A1, 0x40340414
 3482              	.set CYFLD_UAB_A1__OFFSET, 0x00000000
 3483              	.set CYFLD_UAB_A1__SIZE, 0x00000020
 3484              	.set CYREG_UAB0_DC0_DEC_CNT, 0x40340418
 3485              	.set CYFLD_UAB_INT_CNT__OFFSET, 0x00000000
 3486              	.set CYFLD_UAB_INT_CNT__SIZE, 0x00000009
 3487              	.set CYFLD_UAB_DIFF_CNT__OFFSET, 0x00000010
 3488              	.set CYFLD_UAB_DIFF_CNT__SIZE, 0x00000002
 3489              	.set CYREG_UAB0_DC0_TMP, 0x4034041c
 3490              	.set CYFLD_UAB_TMP__OFFSET, 0x00000000
 3491              	.set CYFLD_UAB_TMP__SIZE, 0x00000020
 3492              	.set CYREG_UAB0_DC0_D0, 0x40340420
 3493              	.set CYFLD_UAB_D0__OFFSET, 0x00000000
 3494              	.set CYFLD_UAB_D0__SIZE, 0x00000020
 3495              	.set CYREG_UAB0_DC0_D1, 0x40340424
 3496              	.set CYFLD_UAB_D1__OFFSET, 0x00000000
 3497              	.set CYFLD_UAB_D1__SIZE, 0x00000020
 3498              	.set CYREG_UAB0_DC0_RES, 0x40340428
 3499              	.set CYFLD_UAB_RES__OFFSET, 0x00000000
 3500              	.set CYFLD_UAB_RES__SIZE, 0x00000020
 3501              	.set CYREG_UAB0_DC1_CTRL, 0x40340434
 3502              	.set CYFLD_UAB_DC1_START__OFFSET, 0x00000000
 3503              	.set CYFLD_UAB_DC1_START__SIZE, 0x00000001
 3504              	.set CYFLD_UAB_DC1_MODE__OFFSET, 0x00000001
 3505              	.set CYFLD_UAB_DC1_MODE__SIZE, 0x00000001
 3506              	.set CYFLD_UAB_DC1_SEL__OFFSET, 0x00000004
 3507              	.set CYFLD_UAB_DC1_SEL__SIZE, 0x00000002
 3508              	.set CYVAL_UAB_DC1_SEL_UAB_H0, 0x00000000
 3509              	.set CYVAL_UAB_DC1_SEL_UAB_H1, 0x00000001
 3510              	.set CYVAL_UAB_DC1_SEL_DSI0, 0x00000002
 3511              	.set CYVAL_UAB_DC1_SEL_DSI1, 0x00000003
 3512              	.set CYFLD_UAB_DC1_TYPE__OFFSET, 0x00000006
 3513              	.set CYFLD_UAB_DC1_TYPE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 3514              	.set CYVAL_UAB_DC1_TYPE_SINC1, 0x00000000
 3515              	.set CYVAL_UAB_DC1_TYPE_SINC2, 0x00000001
 3516              	.set CYFLD_UAB_DC01_CHAIN__OFFSET, 0x00000007
 3517              	.set CYFLD_UAB_DC01_CHAIN__SIZE, 0x00000001
 3518              	.set CYFLD_UAB_DC1_SHIFT__OFFSET, 0x00000008
 3519              	.set CYFLD_UAB_DC1_SHIFT__SIZE, 0x00000005
 3520              	.set CYFLD_UAB_DC1_RATIO__OFFSET, 0x00000010
 3521              	.set CYFLD_UAB_DC1_RATIO__SIZE, 0x00000009
 3522              	.set CYREG_UAB0_DC1_TRIG, 0x40340438
 3523              	.set CYFLD_UAB_DC1_TRIG_SEL__OFFSET, 0x00000018
 3524              	.set CYFLD_UAB_DC1_TRIG_SEL__SIZE, 0x00000005
 3525              	.set CYFLD_UAB_DC1_DSI_TRIG_EN__OFFSET, 0x0000001d
 3526              	.set CYFLD_UAB_DC1_DSI_TRIG_EN__SIZE, 0x00000001
 3527              	.set CYREG_UAB0_DC1_OVR, 0x4034043c
 3528              	.set CYFLD_UAB_DC1_OVR_CORR_LOC__OFFSET, 0x00000000
 3529              	.set CYFLD_UAB_DC1_OVR_CORR_LOC__SIZE, 0x00000005
 3530              	.set CYREG_UAB0_DC1_A0, 0x40340440
 3531              	.set CYREG_UAB0_DC1_A1, 0x40340444
 3532              	.set CYREG_UAB0_DC1_DEC_CNT, 0x40340448
 3533              	.set CYREG_UAB0_DC1_TMP, 0x4034044c
 3534              	.set CYREG_UAB0_DC1_D0, 0x40340450
 3535              	.set CYREG_UAB0_DC1_D1, 0x40340454
 3536              	.set CYREG_UAB0_DC1_RES, 0x40340458
 3537              	.set CYREG_UAB0_CAP_TRIM0, 0x40340f00
 3538              	.set CYFLD_UAB_CBTC0_VAL__OFFSET, 0x00000000
 3539              	.set CYFLD_UAB_CBTC0_VAL__SIZE, 0x00000005
 3540              	.set CYFLD_UAB_CCTC0_VAL__OFFSET, 0x00000008
 3541              	.set CYFLD_UAB_CCTC0_VAL__SIZE, 0x00000003
 3542              	.set CYREG_UAB0_CAP_TRIM1, 0x40340f04
 3543              	.set CYFLD_UAB_CBTC1_VAL__OFFSET, 0x00000000
 3544              	.set CYFLD_UAB_CBTC1_VAL__SIZE, 0x00000005
 3545              	.set CYFLD_UAB_CCTC1_VAL__OFFSET, 0x00000008
 3546              	.set CYFLD_UAB_CCTC1_VAL__SIZE, 0x00000003
 3547              	.set CYREG_UAB0_OA_TRIM0, 0x40340f08
 3548              	.set CYFLD_UAB_OA0_OFFSET__OFFSET, 0x00000000
 3549              	.set CYFLD_UAB_OA0_OFFSET__SIZE, 0x00000004
 3550              	.set CYFLD_UAB_REF0_OFFSET__OFFSET, 0x00000008
 3551              	.set CYFLD_UAB_REF0_OFFSET__SIZE, 0x00000005
 3552              	.set CYFLD_UAB_AGND0_OFFSET__OFFSET, 0x00000010
 3553              	.set CYFLD_UAB_AGND0_OFFSET__SIZE, 0x00000005
 3554              	.set CYREG_UAB0_OA_TRIM1, 0x40340f0c
 3555              	.set CYFLD_UAB_OA1_OFFSET__OFFSET, 0x00000000
 3556              	.set CYFLD_UAB_OA1_OFFSET__SIZE, 0x00000004
 3557              	.set CYFLD_UAB_REF1_OFFSET__OFFSET, 0x00000008
 3558              	.set CYFLD_UAB_REF1_OFFSET__SIZE, 0x00000005
 3559              	.set CYFLD_UAB_AGND1_OFFSET__OFFSET, 0x00000010
 3560              	.set CYFLD_UAB_AGND1_OFFSET__SIZE, 0x00000005
 3561              	.set CYDEV_ART_BASE, 0x40380000
 3562              	.set CYDEV_ART_SIZE, 0x00010000
 3563              	.set CYREG_ART_CTRL, 0x40380000
 3564              	.set CYFLD_ART_DEEPSLEEP_ON__OFFSET, 0x0000001e
 3565              	.set CYFLD_ART_DEEPSLEEP_ON__SIZE, 0x00000001
 3566              	.set CYFLD_ART_ENABLED__OFFSET, 0x0000001f
 3567              	.set CYFLD_ART_ENABLED__SIZE, 0x00000001
 3568              	.set CYREG_ART_SARMUXVPLUS_SW, 0x40380010
 3569              	.set CYFLD_ART_SMP_C0O0__OFFSET, 0x00000000
 3570              	.set CYFLD_ART_SMP_C0O0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 3571              	.set CYFLD_ART_SMP_C0O1__OFFSET, 0x00000001
 3572              	.set CYFLD_ART_SMP_C0O1__SIZE, 0x00000001
 3573              	.set CYFLD_ART_SMP_U0O0__OFFSET, 0x00000002
 3574              	.set CYFLD_ART_SMP_U0O0__SIZE, 0x00000001
 3575              	.set CYFLD_ART_SMP_U0O1__OFFSET, 0x00000003
 3576              	.set CYFLD_ART_SMP_U0O1__SIZE, 0x00000001
 3577              	.set CYFLD_ART_SMP_C1O0__OFFSET, 0x00000004
 3578              	.set CYFLD_ART_SMP_C1O0__SIZE, 0x00000001
 3579              	.set CYFLD_ART_SMP_C1O1__OFFSET, 0x00000005
 3580              	.set CYFLD_ART_SMP_C1O1__SIZE, 0x00000001
 3581              	.set CYFLD_ART_SMP_U1O0__OFFSET, 0x00000006
 3582              	.set CYFLD_ART_SMP_U1O0__SIZE, 0x00000001
 3583              	.set CYFLD_ART_SMP_U1O1__OFFSET, 0x00000007
 3584              	.set CYFLD_ART_SMP_U1O1__SIZE, 0x00000001
 3585              	.set CYFLD_ART_SMP_AU1__OFFSET, 0x00000011
 3586              	.set CYFLD_ART_SMP_AU1__SIZE, 0x00000001
 3587              	.set CYFLD_ART_SMP_SRP__OFFSET, 0x00000018
 3588              	.set CYFLD_ART_SMP_SRP__SIZE, 0x00000001
 3589              	.set CYREG_ART_SARMUXVPLUS_SW_CLR, 0x40380014
 3590              	.set CYREG_ART_SARMUXVMINUS_SW, 0x40380018
 3591              	.set CYFLD_ART_SMM_C0O0__OFFSET, 0x00000000
 3592              	.set CYFLD_ART_SMM_C0O0__SIZE, 0x00000001
 3593              	.set CYFLD_ART_SMM_C0O1__OFFSET, 0x00000001
 3594              	.set CYFLD_ART_SMM_C0O1__SIZE, 0x00000001
 3595              	.set CYFLD_ART_SMM_U0O0__OFFSET, 0x00000002
 3596              	.set CYFLD_ART_SMM_U0O0__SIZE, 0x00000001
 3597              	.set CYFLD_ART_SMM_U0O1__OFFSET, 0x00000003
 3598              	.set CYFLD_ART_SMM_U0O1__SIZE, 0x00000001
 3599              	.set CYFLD_ART_SMM_C1O0__OFFSET, 0x00000004
 3600              	.set CYFLD_ART_SMM_C1O0__SIZE, 0x00000001
 3601              	.set CYFLD_ART_SMM_C1O1__OFFSET, 0x00000005
 3602              	.set CYFLD_ART_SMM_C1O1__SIZE, 0x00000001
 3603              	.set CYFLD_ART_SMM_U1O0__OFFSET, 0x00000006
 3604              	.set CYFLD_ART_SMM_U1O0__SIZE, 0x00000001
 3605              	.set CYFLD_ART_SMM_U1O1__OFFSET, 0x00000007
 3606              	.set CYFLD_ART_SMM_U1O1__SIZE, 0x00000001
 3607              	.set CYFLD_ART_SMM_AU0__OFFSET, 0x00000010
 3608              	.set CYFLD_ART_SMM_AU0__SIZE, 0x00000001
 3609              	.set CYFLD_ART_SMM_AU2__OFFSET, 0x00000012
 3610              	.set CYFLD_ART_SMM_AU2__SIZE, 0x00000001
 3611              	.set CYFLD_ART_SMM_SRM__OFFSET, 0x00000019
 3612              	.set CYFLD_ART_SMM_SRM__SIZE, 0x00000001
 3613              	.set CYFLD_ART_VSSA_SRM__OFFSET, 0x0000001f
 3614              	.set CYFLD_ART_VSSA_SRM__SIZE, 0x00000001
 3615              	.set CYREG_ART_SARMUXVMINUS_SW_CLR, 0x4038001c
 3616              	.set CYREG_ART_SARMUXCOREIO0_SW, 0x40380020
 3617              	.set CYFLD_ART_SMC0_C0O0__OFFSET, 0x00000000
 3618              	.set CYFLD_ART_SMC0_C0O0__SIZE, 0x00000001
 3619              	.set CYFLD_ART_SMC0_C1O0__OFFSET, 0x00000004
 3620              	.set CYFLD_ART_SMC0_C1O0__SIZE, 0x00000001
 3621              	.set CYFLD_ART_SMC0_AU2__OFFSET, 0x00000012
 3622              	.set CYFLD_ART_SMC0_AU2__SIZE, 0x00000001
 3623              	.set CYFLD_ART_SMC0_SRP__OFFSET, 0x00000018
 3624              	.set CYFLD_ART_SMC0_SRP__SIZE, 0x00000001
 3625              	.set CYFLD_ART_SMC0_SRM__OFFSET, 0x00000019
 3626              	.set CYFLD_ART_SMC0_SRM__SIZE, 0x00000001
 3627              	.set CYREG_ART_SARMUXCOREIO0_SW_CLR, 0x40380024
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


 3628              	.set CYREG_ART_SARMUXCOREIO1_SW, 0x40380028
 3629              	.set CYFLD_ART_SMC1_C0O1__OFFSET, 0x00000001
 3630              	.set CYFLD_ART_SMC1_C0O1__SIZE, 0x00000001
 3631              	.set CYFLD_ART_SMC1_C1O1__OFFSET, 0x00000005
 3632              	.set CYFLD_ART_SMC1_C1O1__SIZE, 0x00000001
 3633              	.set CYFLD_ART_SMC1_SRP__OFFSET, 0x00000018
 3634              	.set CYFLD_ART_SMC1_SRP__SIZE, 0x00000001
 3635              	.set CYFLD_ART_SMC1_SRM__OFFSET, 0x00000019
 3636              	.set CYFLD_ART_SMC1_SRM__SIZE, 0x00000001
 3637              	.set CYREG_ART_SARMUXCOREIO1_SW_CLR, 0x4038002c
 3638              	.set CYREG_ART_SARMUXCOREIO2_SW, 0x40380030
 3639              	.set CYFLD_ART_SMC2_U0O0__OFFSET, 0x00000002
 3640              	.set CYFLD_ART_SMC2_U0O0__SIZE, 0x00000001
 3641              	.set CYFLD_ART_SMC2_U1O0__OFFSET, 0x00000006
 3642              	.set CYFLD_ART_SMC2_U1O0__SIZE, 0x00000001
 3643              	.set CYFLD_ART_SMC2_AU0__OFFSET, 0x00000010
 3644              	.set CYFLD_ART_SMC2_AU0__SIZE, 0x00000001
 3645              	.set CYFLD_ART_SMC2_SRP__OFFSET, 0x00000018
 3646              	.set CYFLD_ART_SMC2_SRP__SIZE, 0x00000001
 3647              	.set CYFLD_ART_SMC2_SRM__OFFSET, 0x00000019
 3648              	.set CYFLD_ART_SMC2_SRM__SIZE, 0x00000001
 3649              	.set CYREG_ART_SARMUXCOREIO2_SW_CLR, 0x40380034
 3650              	.set CYREG_ART_SARMUXCOREIO3_SW, 0x40380038
 3651              	.set CYFLD_ART_SMC3_U0O1__OFFSET, 0x00000003
 3652              	.set CYFLD_ART_SMC3_U0O1__SIZE, 0x00000001
 3653              	.set CYFLD_ART_SMC3_U1O1__OFFSET, 0x00000007
 3654              	.set CYFLD_ART_SMC3_U1O1__SIZE, 0x00000001
 3655              	.set CYFLD_ART_SMC3_AU1__OFFSET, 0x00000011
 3656              	.set CYFLD_ART_SMC3_AU1__SIZE, 0x00000001
 3657              	.set CYFLD_ART_SMC3_SRP__OFFSET, 0x00000018
 3658              	.set CYFLD_ART_SMC3_SRP__SIZE, 0x00000001
 3659              	.set CYFLD_ART_SMC3_SRM__OFFSET, 0x00000019
 3660              	.set CYFLD_ART_SMC3_SRM__SIZE, 0x00000001
 3661              	.set CYREG_ART_SARMUXCOREIO3_SW_CLR, 0x4038003c
 3662              	.set CYREG_ART_SARAROUTEVREF_SW, 0x40380040
 3663              	.set CYFLD_ART_SRV_AU0__OFFSET, 0x00000010
 3664              	.set CYFLD_ART_SRV_AU0__SIZE, 0x00000001
 3665              	.set CYFLD_ART_SRV_AU2__OFFSET, 0x00000012
 3666              	.set CYFLD_ART_SRV_AU2__SIZE, 0x00000001
 3667              	.set CYREG_ART_SARAROUTEVREF_SW_CLR, 0x40380044
 3668              	.set CYREG_ART_SARAROUTEVDDA_SW, 0x40380048
 3669              	.set CYFLD_ART_VDA_AU0__OFFSET, 0x00000010
 3670              	.set CYFLD_ART_VDA_AU0__SIZE, 0x00000001
 3671              	.set CYFLD_ART_VDA_AU1__OFFSET, 0x00000011
 3672              	.set CYFLD_ART_VDA_AU1__SIZE, 0x00000001
 3673              	.set CYREG_ART_SARAROUTEVDDA_SW_CLR, 0x4038004c
 3674              	.set CYREG_ART_SARMUX_SW_HW_CTRL, 0x40380060
 3675              	.set CYFLD_ART_SW_C0O0__OFFSET, 0x00000000
 3676              	.set CYFLD_ART_SW_C0O0__SIZE, 0x00000001
 3677              	.set CYFLD_ART_SW_C0O1__OFFSET, 0x00000001
 3678              	.set CYFLD_ART_SW_C0O1__SIZE, 0x00000001
 3679              	.set CYFLD_ART_SW_U0O0__OFFSET, 0x00000002
 3680              	.set CYFLD_ART_SW_U0O0__SIZE, 0x00000001
 3681              	.set CYFLD_ART_SW_U0O1__OFFSET, 0x00000003
 3682              	.set CYFLD_ART_SW_U0O1__SIZE, 0x00000001
 3683              	.set CYFLD_ART_SW_C1O0__OFFSET, 0x00000004
 3684              	.set CYFLD_ART_SW_C1O0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


 3685              	.set CYFLD_ART_SW_C1O1__OFFSET, 0x00000005
 3686              	.set CYFLD_ART_SW_C1O1__SIZE, 0x00000001
 3687              	.set CYFLD_ART_SW_U1O0__OFFSET, 0x00000006
 3688              	.set CYFLD_ART_SW_U1O0__SIZE, 0x00000001
 3689              	.set CYFLD_ART_SW_U1O1__OFFSET, 0x00000007
 3690              	.set CYFLD_ART_SW_U1O1__SIZE, 0x00000001
 3691              	.set CYFLD_ART_SW_AU0__OFFSET, 0x00000010
 3692              	.set CYFLD_ART_SW_AU0__SIZE, 0x00000001
 3693              	.set CYFLD_ART_SW_VSSA__OFFSET, 0x0000001f
 3694              	.set CYFLD_ART_SW_VSSA__SIZE, 0x00000001
 3695              	.set CYREG_ART_SARMUXVPLUS_SW_STATUS, 0x40380064
 3696              	.set CYFLD_ART_SW_AU1__OFFSET, 0x00000011
 3697              	.set CYFLD_ART_SW_AU1__SIZE, 0x00000001
 3698              	.set CYFLD_ART_SW_SRP__OFFSET, 0x00000018
 3699              	.set CYFLD_ART_SW_SRP__SIZE, 0x00000001
 3700              	.set CYREG_ART_SARMUXVMINUS_SW_STATUS, 0x40380068
 3701              	.set CYFLD_ART_SW_AU2__OFFSET, 0x00000012
 3702              	.set CYFLD_ART_SW_AU2__SIZE, 0x00000001
 3703              	.set CYFLD_ART_SW_SRM__OFFSET, 0x00000019
 3704              	.set CYFLD_ART_SW_SRM__SIZE, 0x00000001
 3705              	.set CYREG_ART_UAB0VIN00_SW, 0x40380100
 3706              	.set CYFLD_ART_U0I00_C0O1__OFFSET, 0x00000001
 3707              	.set CYFLD_ART_U0I00_C0O1__SIZE, 0x00000001
 3708              	.set CYFLD_ART_U0I00_U1O0__OFFSET, 0x00000006
 3709              	.set CYFLD_ART_U0I00_U1O0__SIZE, 0x00000001
 3710              	.set CYFLD_ART_U0I00_AU1__OFFSET, 0x00000011
 3711              	.set CYFLD_ART_U0I00_AU1__SIZE, 0x00000001
 3712              	.set CYREG_ART_UAB0VIN00_SW_CLR, 0x40380104
 3713              	.set CYREG_ART_UAB0VIN01_SW, 0x40380108
 3714              	.set CYFLD_ART_U0I01_C0O0__OFFSET, 0x00000000
 3715              	.set CYFLD_ART_U0I01_C0O0__SIZE, 0x00000001
 3716              	.set CYFLD_ART_U0I01_C1O1__OFFSET, 0x00000005
 3717              	.set CYFLD_ART_U0I01_C1O1__SIZE, 0x00000001
 3718              	.set CYFLD_ART_U0I01_U1O1__OFFSET, 0x00000007
 3719              	.set CYFLD_ART_U0I01_U1O1__SIZE, 0x00000001
 3720              	.set CYFLD_ART_U0I01_AU0__OFFSET, 0x00000010
 3721              	.set CYFLD_ART_U0I01_AU0__SIZE, 0x00000001
 3722              	.set CYFLD_ART_U0I01_AU2__OFFSET, 0x00000012
 3723              	.set CYFLD_ART_U0I01_AU2__SIZE, 0x00000001
 3724              	.set CYREG_ART_UAB0VIN01_SW_CLR, 0x4038010c
 3725              	.set CYREG_ART_UAB0VIN02_SW, 0x40380110
 3726              	.set CYFLD_ART_U0I02_U0O1__OFFSET, 0x00000003
 3727              	.set CYFLD_ART_U0I02_U0O1__SIZE, 0x00000001
 3728              	.set CYFLD_ART_U0I02_C1O0__OFFSET, 0x00000004
 3729              	.set CYFLD_ART_U0I02_C1O0__SIZE, 0x00000001
 3730              	.set CYFLD_ART_U0I02_AU1__OFFSET, 0x00000011
 3731              	.set CYFLD_ART_U0I02_AU1__SIZE, 0x00000001
 3732              	.set CYFLD_ART_U0I02_C0C2__OFFSET, 0x0000001f
 3733              	.set CYFLD_ART_U0I02_C0C2__SIZE, 0x00000001
 3734              	.set CYREG_ART_UAB0VIN02_SW_CLR, 0x40380114
 3735              	.set CYREG_ART_UAB0VIN03_SW, 0x40380118
 3736              	.set CYFLD_ART_U0I03_C0O1__OFFSET, 0x00000001
 3737              	.set CYFLD_ART_U0I03_C0O1__SIZE, 0x00000001
 3738              	.set CYFLD_ART_U0I03_U0O0__OFFSET, 0x00000002
 3739              	.set CYFLD_ART_U0I03_U0O0__SIZE, 0x00000001
 3740              	.set CYFLD_ART_U0I03_U1O0__OFFSET, 0x00000006
 3741              	.set CYFLD_ART_U0I03_U1O0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 3742              	.set CYFLD_ART_U0I03_AU0__OFFSET, 0x00000010
 3743              	.set CYFLD_ART_U0I03_AU0__SIZE, 0x00000001
 3744              	.set CYFLD_ART_U0I03_AU2__OFFSET, 0x00000012
 3745              	.set CYFLD_ART_U0I03_AU2__SIZE, 0x00000001
 3746              	.set CYFLD_ART_U0I03_U0I10__OFFSET, 0x0000001e
 3747              	.set CYFLD_ART_U0I03_U0I10__SIZE, 0x00000001
 3748              	.set CYFLD_ART_U0I03_C0C1__OFFSET, 0x0000001f
 3749              	.set CYFLD_ART_U0I03_C0C1__SIZE, 0x00000001
 3750              	.set CYREG_ART_UAB0VIN03_SW_CLR, 0x4038011c
 3751              	.set CYREG_ART_UAB0VIN10_SW, 0x40380120
 3752              	.set CYFLD_ART_U0I10_C0O0__OFFSET, 0x00000000
 3753              	.set CYFLD_ART_U0I10_C0O0__SIZE, 0x00000001
 3754              	.set CYFLD_ART_U0I10_U0O1__OFFSET, 0x00000003
 3755              	.set CYFLD_ART_U0I10_U0O1__SIZE, 0x00000001
 3756              	.set CYFLD_ART_U0I10_C1O1__OFFSET, 0x00000005
 3757              	.set CYFLD_ART_U0I10_C1O1__SIZE, 0x00000001
 3758              	.set CYFLD_ART_U0I10_U1O1__OFFSET, 0x00000007
 3759              	.set CYFLD_ART_U0I10_U1O1__SIZE, 0x00000001
 3760              	.set CYFLD_ART_U0I10_AU1__OFFSET, 0x00000011
 3761              	.set CYFLD_ART_U0I10_AU1__SIZE, 0x00000001
 3762              	.set CYFLD_ART_U0I10_C0C0__OFFSET, 0x0000001f
 3763              	.set CYFLD_ART_U0I10_C0C0__SIZE, 0x00000001
 3764              	.set CYREG_ART_UAB0VIN10_SW_CLR, 0x40380124
 3765              	.set CYREG_ART_UAB0VIN11_SW, 0x40380128
 3766              	.set CYFLD_ART_U0I11_U0O0__OFFSET, 0x00000002
 3767              	.set CYFLD_ART_U0I11_U0O0__SIZE, 0x00000001
 3768              	.set CYFLD_ART_U0I11_C1O0__OFFSET, 0x00000004
 3769              	.set CYFLD_ART_U0I11_C1O0__SIZE, 0x00000001
 3770              	.set CYFLD_ART_U0I11_AU0__OFFSET, 0x00000010
 3771              	.set CYFLD_ART_U0I11_AU0__SIZE, 0x00000001
 3772              	.set CYFLD_ART_U0I11_AU2__OFFSET, 0x00000012
 3773              	.set CYFLD_ART_U0I11_AU2__SIZE, 0x00000001
 3774              	.set CYFLD_ART_U0I11_C0C3__OFFSET, 0x0000001f
 3775              	.set CYFLD_ART_U0I11_C0C3__SIZE, 0x00000001
 3776              	.set CYREG_ART_UAB0VIN11_SW_CLR, 0x4038012c
 3777              	.set CYREG_ART_UAB0VIN12_SW, 0x40380130
 3778              	.set CYFLD_ART_U0I12_C0O1__OFFSET, 0x00000001
 3779              	.set CYFLD_ART_U0I12_C0O1__SIZE, 0x00000001
 3780              	.set CYFLD_ART_U0I12_U1O0__OFFSET, 0x00000006
 3781              	.set CYFLD_ART_U0I12_U1O0__SIZE, 0x00000001
 3782              	.set CYFLD_ART_U0I12_AU1__OFFSET, 0x00000011
 3783              	.set CYFLD_ART_U0I12_AU1__SIZE, 0x00000001
 3784              	.set CYREG_ART_UAB0VIN12_SW_CLR, 0x40380134
 3785              	.set CYREG_ART_UAB0VIN13_SW, 0x40380138
 3786              	.set CYFLD_ART_U0I13_C0O0__OFFSET, 0x00000000
 3787              	.set CYFLD_ART_U0I13_C0O0__SIZE, 0x00000001
 3788              	.set CYFLD_ART_U0I13_C1O1__OFFSET, 0x00000005
 3789              	.set CYFLD_ART_U0I13_C1O1__SIZE, 0x00000001
 3790              	.set CYFLD_ART_U0I13_U1O1__OFFSET, 0x00000007
 3791              	.set CYFLD_ART_U0I13_U1O1__SIZE, 0x00000001
 3792              	.set CYFLD_ART_U0I13_AU0__OFFSET, 0x00000010
 3793              	.set CYFLD_ART_U0I13_AU0__SIZE, 0x00000001
 3794              	.set CYFLD_ART_U0I13_AU2__OFFSET, 0x00000012
 3795              	.set CYFLD_ART_U0I13_AU2__SIZE, 0x00000001
 3796              	.set CYREG_ART_UAB0VIN13_SW_CLR, 0x4038013c
 3797              	.set CYREG_ART_CTB0VREF_SW, 0x40380140
 3798              	.set CYFLD_ART_C0V0_V0__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 3799              	.set CYFLD_ART_C0V0_V0__SIZE, 0x00000001
 3800              	.set CYFLD_ART_C0V0_V1__OFFSET, 0x00000001
 3801              	.set CYFLD_ART_C0V0_V1__SIZE, 0x00000001
 3802              	.set CYFLD_ART_C0V0_V2__OFFSET, 0x00000002
 3803              	.set CYFLD_ART_C0V0_V2__SIZE, 0x00000001
 3804              	.set CYFLD_ART_C0V0_V3__OFFSET, 0x00000003
 3805              	.set CYFLD_ART_C0V0_V3__SIZE, 0x00000001
 3806              	.set CYFLD_ART_C0V1_V0__OFFSET, 0x00000010
 3807              	.set CYFLD_ART_C0V1_V0__SIZE, 0x00000001
 3808              	.set CYFLD_ART_C0V1_V1__OFFSET, 0x00000011
 3809              	.set CYFLD_ART_C0V1_V1__SIZE, 0x00000001
 3810              	.set CYFLD_ART_C0V1_V2__OFFSET, 0x00000012
 3811              	.set CYFLD_ART_C0V1_V2__SIZE, 0x00000001
 3812              	.set CYFLD_ART_C0V1_V3__OFFSET, 0x00000013
 3813              	.set CYFLD_ART_C0V1_V3__SIZE, 0x00000001
 3814              	.set CYREG_ART_CTB0VREF_SW_CLR, 0x40380144
 3815              	.set CYREG_ART_UAB0VREF_SW, 0x40380148
 3816              	.set CYFLD_ART_U0V00_V0__OFFSET, 0x00000000
 3817              	.set CYFLD_ART_U0V00_V0__SIZE, 0x00000001
 3818              	.set CYFLD_ART_U0V00_V1__OFFSET, 0x00000001
 3819              	.set CYFLD_ART_U0V00_V1__SIZE, 0x00000001
 3820              	.set CYFLD_ART_U0V00_V2__OFFSET, 0x00000002
 3821              	.set CYFLD_ART_U0V00_V2__SIZE, 0x00000001
 3822              	.set CYFLD_ART_U0V00_V3__OFFSET, 0x00000003
 3823              	.set CYFLD_ART_U0V00_V3__SIZE, 0x00000001
 3824              	.set CYFLD_ART_U0V01_V0__OFFSET, 0x00000008
 3825              	.set CYFLD_ART_U0V01_V0__SIZE, 0x00000001
 3826              	.set CYFLD_ART_U0V01_V1__OFFSET, 0x00000009
 3827              	.set CYFLD_ART_U0V01_V1__SIZE, 0x00000001
 3828              	.set CYFLD_ART_U0V01_V2__OFFSET, 0x0000000a
 3829              	.set CYFLD_ART_U0V01_V2__SIZE, 0x00000001
 3830              	.set CYFLD_ART_U0V01_V3__OFFSET, 0x0000000b
 3831              	.set CYFLD_ART_U0V01_V3__SIZE, 0x00000001
 3832              	.set CYFLD_ART_U0V10_V0__OFFSET, 0x00000010
 3833              	.set CYFLD_ART_U0V10_V0__SIZE, 0x00000001
 3834              	.set CYFLD_ART_U0V10_V1__OFFSET, 0x00000011
 3835              	.set CYFLD_ART_U0V10_V1__SIZE, 0x00000001
 3836              	.set CYFLD_ART_U0V10_V2__OFFSET, 0x00000012
 3837              	.set CYFLD_ART_U0V10_V2__SIZE, 0x00000001
 3838              	.set CYFLD_ART_U0V10_V3__OFFSET, 0x00000013
 3839              	.set CYFLD_ART_U0V10_V3__SIZE, 0x00000001
 3840              	.set CYFLD_ART_U0V11_V0__OFFSET, 0x00000018
 3841              	.set CYFLD_ART_U0V11_V0__SIZE, 0x00000001
 3842              	.set CYFLD_ART_U0V11_V1__OFFSET, 0x00000019
 3843              	.set CYFLD_ART_U0V11_V1__SIZE, 0x00000001
 3844              	.set CYFLD_ART_U0V11_V2__OFFSET, 0x0000001a
 3845              	.set CYFLD_ART_U0V11_V2__SIZE, 0x00000001
 3846              	.set CYFLD_ART_U0V11_V3__OFFSET, 0x0000001b
 3847              	.set CYFLD_ART_U0V11_V3__SIZE, 0x00000001
 3848              	.set CYREG_ART_UAB0VREF_SW_CLR, 0x4038014c
 3849              	.set CYREG_ART_UAB1VIN00_SW, 0x40380180
 3850              	.set CYFLD_ART_U1I00_U0O0__OFFSET, 0x00000002
 3851              	.set CYFLD_ART_U1I00_U0O0__SIZE, 0x00000001
 3852              	.set CYFLD_ART_U1I00_C1O1__OFFSET, 0x00000005
 3853              	.set CYFLD_ART_U1I00_C1O1__SIZE, 0x00000001
 3854              	.set CYFLD_ART_U1I00_AU0__OFFSET, 0x00000010
 3855              	.set CYFLD_ART_U1I00_AU0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 3856              	.set CYFLD_ART_U1I00_AU2__OFFSET, 0x00000012
 3857              	.set CYFLD_ART_U1I00_AU2__SIZE, 0x00000001
 3858              	.set CYREG_ART_UAB1VIN00_SW_CLR, 0x40380184
 3859              	.set CYREG_ART_UAB1VIN01_SW, 0x40380188
 3860              	.set CYFLD_ART_U1I01_C0O1__OFFSET, 0x00000001
 3861              	.set CYFLD_ART_U1I01_C0O1__SIZE, 0x00000001
 3862              	.set CYFLD_ART_U1I01_U0O1__OFFSET, 0x00000003
 3863              	.set CYFLD_ART_U1I01_U0O1__SIZE, 0x00000001
 3864              	.set CYFLD_ART_U1I01_C1O0__OFFSET, 0x00000004
 3865              	.set CYFLD_ART_U1I01_C1O0__SIZE, 0x00000001
 3866              	.set CYFLD_ART_U1I01_AU1__OFFSET, 0x00000011
 3867              	.set CYFLD_ART_U1I01_AU1__SIZE, 0x00000001
 3868              	.set CYREG_ART_UAB1VIN01_SW_CLR, 0x4038018c
 3869              	.set CYREG_ART_UAB1VIN02_SW, 0x40380190
 3870              	.set CYFLD_ART_U1I02_C0O0__OFFSET, 0x00000000
 3871              	.set CYFLD_ART_U1I02_C0O0__SIZE, 0x00000001
 3872              	.set CYFLD_ART_U1I02_U1O1__OFFSET, 0x00000007
 3873              	.set CYFLD_ART_U1I02_U1O1__SIZE, 0x00000001
 3874              	.set CYFLD_ART_U1I02_AU0__OFFSET, 0x00000010
 3875              	.set CYFLD_ART_U1I02_AU0__SIZE, 0x00000001
 3876              	.set CYFLD_ART_U1I02_AU2__OFFSET, 0x00000012
 3877              	.set CYFLD_ART_U1I02_AU2__SIZE, 0x00000001
 3878              	.set CYFLD_ART_U1I02_C1C2__OFFSET, 0x0000001f
 3879              	.set CYFLD_ART_U1I02_C1C2__SIZE, 0x00000001
 3880              	.set CYREG_ART_UAB1VIN02_SW_CLR, 0x40380194
 3881              	.set CYREG_ART_UAB1VIN03_SW, 0x40380198
 3882              	.set CYFLD_ART_U1I03_U0O0__OFFSET, 0x00000002
 3883              	.set CYFLD_ART_U1I03_U0O0__SIZE, 0x00000001
 3884              	.set CYFLD_ART_U1I03_C1O1__OFFSET, 0x00000005
 3885              	.set CYFLD_ART_U1I03_C1O1__SIZE, 0x00000001
 3886              	.set CYFLD_ART_U1I03_U1O0__OFFSET, 0x00000006
 3887              	.set CYFLD_ART_U1I03_U1O0__SIZE, 0x00000001
 3888              	.set CYFLD_ART_U1I03_AU1__OFFSET, 0x00000011
 3889              	.set CYFLD_ART_U1I03_AU1__SIZE, 0x00000001
 3890              	.set CYFLD_ART_U1I03_U1I10__OFFSET, 0x0000001e
 3891              	.set CYFLD_ART_U1I03_U1I10__SIZE, 0x00000001
 3892              	.set CYFLD_ART_U1I03_C1C1__OFFSET, 0x0000001f
 3893              	.set CYFLD_ART_U1I03_C1C1__SIZE, 0x00000001
 3894              	.set CYREG_ART_UAB1VIN03_SW_CLR, 0x4038019c
 3895              	.set CYREG_ART_UAB1VIN10_SW, 0x403801a0
 3896              	.set CYFLD_ART_U1I10_C0O1__OFFSET, 0x00000001
 3897              	.set CYFLD_ART_U1I10_C0O1__SIZE, 0x00000001
 3898              	.set CYFLD_ART_U1I10_U0O1__OFFSET, 0x00000003
 3899              	.set CYFLD_ART_U1I10_U0O1__SIZE, 0x00000001
 3900              	.set CYFLD_ART_U1I10_C1O0__OFFSET, 0x00000004
 3901              	.set CYFLD_ART_U1I10_C1O0__SIZE, 0x00000001
 3902              	.set CYFLD_ART_U1I10_U1O1__OFFSET, 0x00000007
 3903              	.set CYFLD_ART_U1I10_U1O1__SIZE, 0x00000001
 3904              	.set CYFLD_ART_U1I10_AU0__OFFSET, 0x00000010
 3905              	.set CYFLD_ART_U1I10_AU0__SIZE, 0x00000001
 3906              	.set CYFLD_ART_U1I10_AU2__OFFSET, 0x00000012
 3907              	.set CYFLD_ART_U1I10_AU2__SIZE, 0x00000001
 3908              	.set CYFLD_ART_U1I10_C1C0__OFFSET, 0x0000001f
 3909              	.set CYFLD_ART_U1I10_C1C0__SIZE, 0x00000001
 3910              	.set CYREG_ART_UAB1VIN10_SW_CLR, 0x403801a4
 3911              	.set CYREG_ART_UAB1VIN11_SW, 0x403801a8
 3912              	.set CYFLD_ART_U1I11_C0O0__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 3913              	.set CYFLD_ART_U1I11_C0O0__SIZE, 0x00000001
 3914              	.set CYFLD_ART_U1I11_U1O0__OFFSET, 0x00000006
 3915              	.set CYFLD_ART_U1I11_U1O0__SIZE, 0x00000001
 3916              	.set CYFLD_ART_U1I11_AU1__OFFSET, 0x00000011
 3917              	.set CYFLD_ART_U1I11_AU1__SIZE, 0x00000001
 3918              	.set CYFLD_ART_U1I11_C1C3__OFFSET, 0x0000001f
 3919              	.set CYFLD_ART_U1I11_C1C3__SIZE, 0x00000001
 3920              	.set CYREG_ART_UAB1VIN11_SW_CLR, 0x403801ac
 3921              	.set CYREG_ART_UAB1VIN12_SW, 0x403801b0
 3922              	.set CYFLD_ART_U1I12_U0O0__OFFSET, 0x00000002
 3923              	.set CYFLD_ART_U1I12_U0O0__SIZE, 0x00000001
 3924              	.set CYFLD_ART_U1I12_C1O1__OFFSET, 0x00000005
 3925              	.set CYFLD_ART_U1I12_C1O1__SIZE, 0x00000001
 3926              	.set CYFLD_ART_U1I12_AU0__OFFSET, 0x00000010
 3927              	.set CYFLD_ART_U1I12_AU0__SIZE, 0x00000001
 3928              	.set CYFLD_ART_U1I12_AU2__OFFSET, 0x00000012
 3929              	.set CYFLD_ART_U1I12_AU2__SIZE, 0x00000001
 3930              	.set CYREG_ART_UAB1VIN12_SW_CLR, 0x403801b4
 3931              	.set CYREG_ART_UAB1VIN13_SW, 0x403801b8
 3932              	.set CYFLD_ART_U1I13_C0O1__OFFSET, 0x00000001
 3933              	.set CYFLD_ART_U1I13_C0O1__SIZE, 0x00000001
 3934              	.set CYFLD_ART_U1I13_U0O1__OFFSET, 0x00000003
 3935              	.set CYFLD_ART_U1I13_U0O1__SIZE, 0x00000001
 3936              	.set CYFLD_ART_U1I13_C1O0__OFFSET, 0x00000004
 3937              	.set CYFLD_ART_U1I13_C1O0__SIZE, 0x00000001
 3938              	.set CYFLD_ART_U1I13_AU1__OFFSET, 0x00000011
 3939              	.set CYFLD_ART_U1I13_AU1__SIZE, 0x00000001
 3940              	.set CYREG_ART_UAB1VIN13_SW_CLR, 0x403801bc
 3941              	.set CYREG_ART_CTB1VREF_SW, 0x403801c0
 3942              	.set CYFLD_ART_C1V0_V0__OFFSET, 0x00000000
 3943              	.set CYFLD_ART_C1V0_V0__SIZE, 0x00000001
 3944              	.set CYFLD_ART_C1V0_V1__OFFSET, 0x00000001
 3945              	.set CYFLD_ART_C1V0_V1__SIZE, 0x00000001
 3946              	.set CYFLD_ART_C1V0_V2__OFFSET, 0x00000002
 3947              	.set CYFLD_ART_C1V0_V2__SIZE, 0x00000001
 3948              	.set CYFLD_ART_C1V0_V3__OFFSET, 0x00000003
 3949              	.set CYFLD_ART_C1V0_V3__SIZE, 0x00000001
 3950              	.set CYFLD_ART_C1V1_V0__OFFSET, 0x00000010
 3951              	.set CYFLD_ART_C1V1_V0__SIZE, 0x00000001
 3952              	.set CYFLD_ART_C1V1_V1__OFFSET, 0x00000011
 3953              	.set CYFLD_ART_C1V1_V1__SIZE, 0x00000001
 3954              	.set CYFLD_ART_C1V1_V2__OFFSET, 0x00000012
 3955              	.set CYFLD_ART_C1V1_V2__SIZE, 0x00000001
 3956              	.set CYFLD_ART_C1V1_V3__OFFSET, 0x00000013
 3957              	.set CYFLD_ART_C1V1_V3__SIZE, 0x00000001
 3958              	.set CYREG_ART_CTB1VREF_SW_CLR, 0x403801c4
 3959              	.set CYDEV_SAR_BASE, 0x403a0000
 3960              	.set CYDEV_SAR_SIZE, 0x00010000
 3961              	.set CYREG_SAR_CTRL, 0x403a0000
 3962              	.set CYFLD_SAR_VREF_SEL__OFFSET, 0x00000004
 3963              	.set CYFLD_SAR_VREF_SEL__SIZE, 0x00000003
 3964              	.set CYVAL_SAR_VREF_SEL_VREF0, 0x00000000
 3965              	.set CYVAL_SAR_VREF_SEL_VREF1, 0x00000001
 3966              	.set CYVAL_SAR_VREF_SEL_VREF2, 0x00000002
 3967              	.set CYVAL_SAR_VREF_SEL_VREF_AROUTE, 0x00000003
 3968              	.set CYVAL_SAR_VREF_SEL_VBGR, 0x00000004
 3969              	.set CYVAL_SAR_VREF_SEL_VREF_EXT, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 3970              	.set CYVAL_SAR_VREF_SEL_VDDA_DIV_2, 0x00000006
 3971              	.set CYVAL_SAR_VREF_SEL_VDDA, 0x00000007
 3972              	.set CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET, 0x00000007
 3973              	.set CYFLD_SAR_VREF_BYP_CAP_EN__SIZE, 0x00000001
 3974              	.set CYFLD_SAR_NEG_SEL__OFFSET, 0x00000009
 3975              	.set CYFLD_SAR_NEG_SEL__SIZE, 0x00000003
 3976              	.set CYVAL_SAR_NEG_SEL_VSSA_KELVIN, 0x00000000
 3977              	.set CYVAL_SAR_NEG_SEL_ART_VSSA, 0x00000001
 3978              	.set CYVAL_SAR_NEG_SEL_P1, 0x00000002
 3979              	.set CYVAL_SAR_NEG_SEL_P3, 0x00000003
 3980              	.set CYVAL_SAR_NEG_SEL_P5, 0x00000004
 3981              	.set CYVAL_SAR_NEG_SEL_P7, 0x00000005
 3982              	.set CYVAL_SAR_NEG_SEL_ACORE, 0x00000006
 3983              	.set CYVAL_SAR_NEG_SEL_VREF, 0x00000007
 3984              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET, 0x0000000d
 3985              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE, 0x00000001
 3986              	.set CYFLD_SAR_PWR_CTRL_VREF__OFFSET, 0x0000000e
 3987              	.set CYFLD_SAR_PWR_CTRL_VREF__SIZE, 0x00000002
 3988              	.set CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR, 0x00000000
 3989              	.set CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR, 0x00000001
 3990              	.set CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR, 0x00000002
 3991              	.set CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR, 0x00000003
 3992              	.set CYFLD_SAR_SPARE__OFFSET, 0x00000010
 3993              	.set CYFLD_SAR_SPARE__SIZE, 0x00000004
 3994              	.set CYFLD_SAR_BOOSTPUMP_EN__OFFSET, 0x00000014
 3995              	.set CYFLD_SAR_BOOSTPUMP_EN__SIZE, 0x00000001
 3996              	.set CYFLD_SAR_REFBUF_EN__OFFSET, 0x00000015
 3997              	.set CYFLD_SAR_REFBUF_EN__SIZE, 0x00000001
 3998              	.set CYFLD_SAR_ICONT_LV__OFFSET, 0x00000018
 3999              	.set CYFLD_SAR_ICONT_LV__SIZE, 0x00000002
 4000              	.set CYVAL_SAR_ICONT_LV_NORMAL_PWR, 0x00000000
 4001              	.set CYVAL_SAR_ICONT_LV_HALF_PWR, 0x00000001
 4002              	.set CYVAL_SAR_ICONT_LV_MORE_PWR, 0x00000002
 4003              	.set CYVAL_SAR_ICONT_LV_QUARTER_PWR, 0x00000003
 4004              	.set CYFLD_SAR_DEEPSLEEP_ON__OFFSET, 0x0000001b
 4005              	.set CYFLD_SAR_DEEPSLEEP_ON__SIZE, 0x00000001
 4006              	.set CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET, 0x0000001c
 4007              	.set CYFLD_SAR_DSI_SYNC_CONFIG__SIZE, 0x00000001
 4008              	.set CYFLD_SAR_DSI_MODE__OFFSET, 0x0000001d
 4009              	.set CYFLD_SAR_DSI_MODE__SIZE, 0x00000001
 4010              	.set CYFLD_SAR_SWITCH_DISABLE__OFFSET, 0x0000001e
 4011              	.set CYFLD_SAR_SWITCH_DISABLE__SIZE, 0x00000001
 4012              	.set CYFLD_SAR_ENABLED__OFFSET, 0x0000001f
 4013              	.set CYFLD_SAR_ENABLED__SIZE, 0x00000001
 4014              	.set CYREG_SAR_SAMPLE_CTRL, 0x403a0004
 4015              	.set CYFLD_SAR_SUB_RESOLUTION__OFFSET, 0x00000000
 4016              	.set CYFLD_SAR_SUB_RESOLUTION__SIZE, 0x00000001
 4017              	.set CYVAL_SAR_SUB_RESOLUTION_8B, 0x00000000
 4018              	.set CYVAL_SAR_SUB_RESOLUTION_10B, 0x00000001
 4019              	.set CYFLD_SAR_LEFT_ALIGN__OFFSET, 0x00000001
 4020              	.set CYFLD_SAR_LEFT_ALIGN__SIZE, 0x00000001
 4021              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET, 0x00000002
 4022              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE, 0x00000001
 4023              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED, 0x00000000
 4024              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED, 0x00000001
 4025              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET, 0x00000003
 4026              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 4027              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED, 0x00000000
 4028              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED, 0x00000001
 4029              	.set CYFLD_SAR_AVG_CNT__OFFSET, 0x00000004
 4030              	.set CYFLD_SAR_AVG_CNT__SIZE, 0x00000003
 4031              	.set CYFLD_SAR_AVG_SHIFT__OFFSET, 0x00000007
 4032              	.set CYFLD_SAR_AVG_SHIFT__SIZE, 0x00000001
 4033              	.set CYFLD_SAR_AVG_MODE__OFFSET, 0x00000008
 4034              	.set CYFLD_SAR_AVG_MODE__SIZE, 0x00000001
 4035              	.set CYVAL_SAR_AVG_MODE_ACCUNDUMP, 0x00000000
 4036              	.set CYVAL_SAR_AVG_MODE_INTERLEAVED, 0x00000001
 4037              	.set CYFLD_SAR_CONTINUOUS__OFFSET, 0x00000010
 4038              	.set CYFLD_SAR_CONTINUOUS__SIZE, 0x00000001
 4039              	.set CYFLD_SAR_DSI_TRIGGER_EN__OFFSET, 0x00000011
 4040              	.set CYFLD_SAR_DSI_TRIGGER_EN__SIZE, 0x00000001
 4041              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET, 0x00000012
 4042              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE, 0x00000001
 4043              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET, 0x00000013
 4044              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE, 0x00000001
 4045              	.set CYFLD_SAR_UAB_SCAN_MODE__OFFSET, 0x00000016
 4046              	.set CYFLD_SAR_UAB_SCAN_MODE__SIZE, 0x00000001
 4047              	.set CYVAL_SAR_UAB_SCAN_MODE_UNSCHEDULED, 0x00000000
 4048              	.set CYVAL_SAR_UAB_SCAN_MODE_SCHEDULED, 0x00000001
 4049              	.set CYFLD_SAR_REPEAT_INVALID__OFFSET, 0x00000017
 4050              	.set CYFLD_SAR_REPEAT_INVALID__SIZE, 0x00000001
 4051              	.set CYFLD_SAR_VALID_SEL__OFFSET, 0x00000018
 4052              	.set CYFLD_SAR_VALID_SEL__SIZE, 0x00000003
 4053              	.set CYFLD_SAR_VALID_SEL_EN__OFFSET, 0x0000001b
 4054              	.set CYFLD_SAR_VALID_SEL_EN__SIZE, 0x00000001
 4055              	.set CYFLD_SAR_VALID_IGNORE__OFFSET, 0x0000001c
 4056              	.set CYFLD_SAR_VALID_IGNORE__SIZE, 0x00000001
 4057              	.set CYFLD_SAR_TRIGGER_OUT_EN__OFFSET, 0x0000001e
 4058              	.set CYFLD_SAR_TRIGGER_OUT_EN__SIZE, 0x00000001
 4059              	.set CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET, 0x0000001f
 4060              	.set CYFLD_SAR_EOS_DSI_OUT_EN__SIZE, 0x00000001
 4061              	.set CYREG_SAR_SAMPLE_TIME01, 0x403a0010
 4062              	.set CYFLD_SAR_SAMPLE_TIME0__OFFSET, 0x00000000
 4063              	.set CYFLD_SAR_SAMPLE_TIME0__SIZE, 0x0000000a
 4064              	.set CYFLD_SAR_SAMPLE_TIME1__OFFSET, 0x00000010
 4065              	.set CYFLD_SAR_SAMPLE_TIME1__SIZE, 0x0000000a
 4066              	.set CYREG_SAR_SAMPLE_TIME23, 0x403a0014
 4067              	.set CYFLD_SAR_SAMPLE_TIME2__OFFSET, 0x00000000
 4068              	.set CYFLD_SAR_SAMPLE_TIME2__SIZE, 0x0000000a
 4069              	.set CYFLD_SAR_SAMPLE_TIME3__OFFSET, 0x00000010
 4070              	.set CYFLD_SAR_SAMPLE_TIME3__SIZE, 0x0000000a
 4071              	.set CYREG_SAR_RANGE_THRES, 0x403a0018
 4072              	.set CYFLD_SAR_RANGE_LOW__OFFSET, 0x00000000
 4073              	.set CYFLD_SAR_RANGE_LOW__SIZE, 0x00000010
 4074              	.set CYFLD_SAR_RANGE_HIGH__OFFSET, 0x00000010
 4075              	.set CYFLD_SAR_RANGE_HIGH__SIZE, 0x00000010
 4076              	.set CYREG_SAR_RANGE_COND, 0x403a001c
 4077              	.set CYFLD_SAR_RANGE_COND__OFFSET, 0x0000001e
 4078              	.set CYFLD_SAR_RANGE_COND__SIZE, 0x00000002
 4079              	.set CYVAL_SAR_RANGE_COND_BELOW, 0x00000000
 4080              	.set CYVAL_SAR_RANGE_COND_INSIDE, 0x00000001
 4081              	.set CYVAL_SAR_RANGE_COND_ABOVE, 0x00000002
 4082              	.set CYVAL_SAR_RANGE_COND_OUTSIDE, 0x00000003
 4083              	.set CYREG_SAR_CHAN_EN, 0x403a0020
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 4084              	.set CYFLD_SAR_CHAN_EN__OFFSET, 0x00000000
 4085              	.set CYFLD_SAR_CHAN_EN__SIZE, 0x00000010
 4086              	.set CYREG_SAR_START_CTRL, 0x403a0024
 4087              	.set CYFLD_SAR_FW_TRIGGER__OFFSET, 0x00000000
 4088              	.set CYFLD_SAR_FW_TRIGGER__SIZE, 0x00000001
 4089              	.set CYREG_SAR_DFT_CTRL, 0x403a0030
 4090              	.set CYFLD_SAR_DLY_INC__OFFSET, 0x00000000
 4091              	.set CYFLD_SAR_DLY_INC__SIZE, 0x00000001
 4092              	.set CYFLD_SAR_HIZ__OFFSET, 0x00000001
 4093              	.set CYFLD_SAR_HIZ__SIZE, 0x00000001
 4094              	.set CYFLD_SAR_DFT_INC__OFFSET, 0x00000010
 4095              	.set CYFLD_SAR_DFT_INC__SIZE, 0x00000004
 4096              	.set CYFLD_SAR_DFT_OUTC__OFFSET, 0x00000014
 4097              	.set CYFLD_SAR_DFT_OUTC__SIZE, 0x00000003
 4098              	.set CYFLD_SAR_SEL_CSEL_DFT__OFFSET, 0x00000018
 4099              	.set CYFLD_SAR_SEL_CSEL_DFT__SIZE, 0x00000004
 4100              	.set CYFLD_SAR_EN_CSEL_DFT__OFFSET, 0x0000001c
 4101              	.set CYFLD_SAR_EN_CSEL_DFT__SIZE, 0x00000001
 4102              	.set CYFLD_SAR_DCEN__OFFSET, 0x0000001d
 4103              	.set CYFLD_SAR_DCEN__SIZE, 0x00000001
 4104              	.set CYFLD_SAR_ADFT_OVERRIDE__OFFSET, 0x0000001f
 4105              	.set CYFLD_SAR_ADFT_OVERRIDE__SIZE, 0x00000001
 4106              	.set CYREG_SAR_CHAN_CONFIG0, 0x403a0080
 4107              	.set CYFLD_SAR_POS_PIN_ADDR__OFFSET, 0x00000000
 4108              	.set CYFLD_SAR_POS_PIN_ADDR__SIZE, 0x00000003
 4109              	.set CYFLD_SAR_POS_PORT_ADDR__OFFSET, 0x00000004
 4110              	.set CYFLD_SAR_POS_PORT_ADDR__SIZE, 0x00000003
 4111              	.set CYVAL_SAR_POS_PORT_ADDR_SARMUX, 0x00000000
 4112              	.set CYVAL_SAR_POS_PORT_ADDR_CTB0, 0x00000001
 4113              	.set CYVAL_SAR_POS_PORT_ADDR_CTB1, 0x00000002
 4114              	.set CYVAL_SAR_POS_PORT_ADDR_CTB2, 0x00000003
 4115              	.set CYVAL_SAR_POS_PORT_ADDR_CTB3, 0x00000004
 4116              	.set CYVAL_SAR_POS_PORT_ADDR_AROUTE_VIRT2, 0x00000005
 4117              	.set CYVAL_SAR_POS_PORT_ADDR_AROUTE_VIRT1, 0x00000006
 4118              	.set CYVAL_SAR_POS_PORT_ADDR_SARMUX_VIRT, 0x00000007
 4119              	.set CYFLD_SAR_DIFFERENTIAL_EN__OFFSET, 0x00000008
 4120              	.set CYFLD_SAR_DIFFERENTIAL_EN__SIZE, 0x00000001
 4121              	.set CYFLD_SAR_RESOLUTION__OFFSET, 0x00000009
 4122              	.set CYFLD_SAR_RESOLUTION__SIZE, 0x00000001
 4123              	.set CYVAL_SAR_RESOLUTION_MAXRES, 0x00000000
 4124              	.set CYVAL_SAR_RESOLUTION_SUBRES, 0x00000001
 4125              	.set CYFLD_SAR_AVG_EN__OFFSET, 0x0000000a
 4126              	.set CYFLD_SAR_AVG_EN__SIZE, 0x00000001
 4127              	.set CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 4128              	.set CYFLD_SAR_SAMPLE_TIME_SEL__SIZE, 0x00000002
 4129              	.set CYFLD_SAR_NEG_PIN_ADDR__OFFSET, 0x00000010
 4130              	.set CYFLD_SAR_NEG_PIN_ADDR__SIZE, 0x00000003
 4131              	.set CYFLD_SAR_NEG_PORT_ADDR__OFFSET, 0x00000014
 4132              	.set CYFLD_SAR_NEG_PORT_ADDR__SIZE, 0x00000003
 4133              	.set CYVAL_SAR_NEG_PORT_ADDR_SARMUX, 0x00000000
 4134              	.set CYVAL_SAR_NEG_PORT_ADDR_AROUTE_VIRT2, 0x00000005
 4135              	.set CYVAL_SAR_NEG_PORT_ADDR_AROUTE_VIRT1, 0x00000006
 4136              	.set CYVAL_SAR_NEG_PORT_ADDR_RESERVED1, 0x00000007
 4137              	.set CYFLD_SAR_NEG_ADDR_EN__OFFSET, 0x00000018
 4138              	.set CYFLD_SAR_NEG_ADDR_EN__SIZE, 0x00000001
 4139              	.set CYFLD_SAR_DSI_OUT_EN__OFFSET, 0x0000001f
 4140              	.set CYFLD_SAR_DSI_OUT_EN__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 4141              	.set CYREG_SAR_CHAN_CONFIG1, 0x403a0084
 4142              	.set CYREG_SAR_CHAN_CONFIG2, 0x403a0088
 4143              	.set CYREG_SAR_CHAN_CONFIG3, 0x403a008c
 4144              	.set CYREG_SAR_CHAN_CONFIG4, 0x403a0090
 4145              	.set CYREG_SAR_CHAN_CONFIG5, 0x403a0094
 4146              	.set CYREG_SAR_CHAN_CONFIG6, 0x403a0098
 4147              	.set CYREG_SAR_CHAN_CONFIG7, 0x403a009c
 4148              	.set CYREG_SAR_CHAN_CONFIG8, 0x403a00a0
 4149              	.set CYREG_SAR_CHAN_CONFIG9, 0x403a00a4
 4150              	.set CYREG_SAR_CHAN_CONFIG10, 0x403a00a8
 4151              	.set CYREG_SAR_CHAN_CONFIG11, 0x403a00ac
 4152              	.set CYREG_SAR_CHAN_CONFIG12, 0x403a00b0
 4153              	.set CYREG_SAR_CHAN_CONFIG13, 0x403a00b4
 4154              	.set CYREG_SAR_CHAN_CONFIG14, 0x403a00b8
 4155              	.set CYREG_SAR_CHAN_CONFIG15, 0x403a00bc
 4156              	.set CYREG_SAR_CHAN_WORK0, 0x403a0100
 4157              	.set CYFLD_SAR_WORK__OFFSET, 0x00000000
 4158              	.set CYFLD_SAR_WORK__SIZE, 0x00000010
 4159              	.set CYFLD_SAR_CHAN_WORK_NEWVALUE_MIR__OFFSET, 0x0000001b
 4160              	.set CYFLD_SAR_CHAN_WORK_NEWVALUE_MIR__SIZE, 0x00000001
 4161              	.set CYFLD_SAR_CHAN_WORK_UPDATED_MIR__OFFSET, 0x0000001f
 4162              	.set CYFLD_SAR_CHAN_WORK_UPDATED_MIR__SIZE, 0x00000001
 4163              	.set CYREG_SAR_CHAN_WORK1, 0x403a0104
 4164              	.set CYREG_SAR_CHAN_WORK2, 0x403a0108
 4165              	.set CYREG_SAR_CHAN_WORK3, 0x403a010c
 4166              	.set CYREG_SAR_CHAN_WORK4, 0x403a0110
 4167              	.set CYREG_SAR_CHAN_WORK5, 0x403a0114
 4168              	.set CYREG_SAR_CHAN_WORK6, 0x403a0118
 4169              	.set CYREG_SAR_CHAN_WORK7, 0x403a011c
 4170              	.set CYREG_SAR_CHAN_WORK8, 0x403a0120
 4171              	.set CYREG_SAR_CHAN_WORK9, 0x403a0124
 4172              	.set CYREG_SAR_CHAN_WORK10, 0x403a0128
 4173              	.set CYREG_SAR_CHAN_WORK11, 0x403a012c
 4174              	.set CYREG_SAR_CHAN_WORK12, 0x403a0130
 4175              	.set CYREG_SAR_CHAN_WORK13, 0x403a0134
 4176              	.set CYREG_SAR_CHAN_WORK14, 0x403a0138
 4177              	.set CYREG_SAR_CHAN_WORK15, 0x403a013c
 4178              	.set CYREG_SAR_CHAN_RESULT0, 0x403a0180
 4179              	.set CYFLD_SAR_RESULT__OFFSET, 0x00000000
 4180              	.set CYFLD_SAR_RESULT__SIZE, 0x00000010
 4181              	.set CYFLD_SAR_CHAN_RESULT_NEWVALUE_MIR__OFFSET, 0x0000001b
 4182              	.set CYFLD_SAR_CHAN_RESULT_NEWVALUE_MIR__SIZE, 0x00000001
 4183              	.set CYFLD_SAR_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 4184              	.set CYFLD_SAR_SATURATE_INTR_MIR__SIZE, 0x00000001
 4185              	.set CYFLD_SAR_RANGE_INTR_MIR__OFFSET, 0x0000001e
 4186              	.set CYFLD_SAR_RANGE_INTR_MIR__SIZE, 0x00000001
 4187              	.set CYFLD_SAR_CHAN_RESULT_UPDATED_MIR__OFFSET, 0x0000001f
 4188              	.set CYFLD_SAR_CHAN_RESULT_UPDATED_MIR__SIZE, 0x00000001
 4189              	.set CYREG_SAR_CHAN_RESULT1, 0x403a0184
 4190              	.set CYREG_SAR_CHAN_RESULT2, 0x403a0188
 4191              	.set CYREG_SAR_CHAN_RESULT3, 0x403a018c
 4192              	.set CYREG_SAR_CHAN_RESULT4, 0x403a0190
 4193              	.set CYREG_SAR_CHAN_RESULT5, 0x403a0194
 4194              	.set CYREG_SAR_CHAN_RESULT6, 0x403a0198
 4195              	.set CYREG_SAR_CHAN_RESULT7, 0x403a019c
 4196              	.set CYREG_SAR_CHAN_RESULT8, 0x403a01a0
 4197              	.set CYREG_SAR_CHAN_RESULT9, 0x403a01a4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 4198              	.set CYREG_SAR_CHAN_RESULT10, 0x403a01a8
 4199              	.set CYREG_SAR_CHAN_RESULT11, 0x403a01ac
 4200              	.set CYREG_SAR_CHAN_RESULT12, 0x403a01b0
 4201              	.set CYREG_SAR_CHAN_RESULT13, 0x403a01b4
 4202              	.set CYREG_SAR_CHAN_RESULT14, 0x403a01b8
 4203              	.set CYREG_SAR_CHAN_RESULT15, 0x403a01bc
 4204              	.set CYREG_SAR_CHAN_WORK_UPDATED, 0x403a0200
 4205              	.set CYFLD_SAR_CHAN_WORK_UPDATED__OFFSET, 0x00000000
 4206              	.set CYFLD_SAR_CHAN_WORK_UPDATED__SIZE, 0x00000010
 4207              	.set CYREG_SAR_CHAN_RESULT_UPDATED, 0x403a0204
 4208              	.set CYFLD_SAR_CHAN_RESULT_UPDATED__OFFSET, 0x00000000
 4209              	.set CYFLD_SAR_CHAN_RESULT_UPDATED__SIZE, 0x00000010
 4210              	.set CYREG_SAR_CHAN_WORK_NEWVALUE, 0x403a0208
 4211              	.set CYFLD_SAR_CHAN_WORK_NEWVALUE__OFFSET, 0x00000000
 4212              	.set CYFLD_SAR_CHAN_WORK_NEWVALUE__SIZE, 0x00000010
 4213              	.set CYREG_SAR_CHAN_RESULT_NEWVALUE, 0x403a020c
 4214              	.set CYFLD_SAR_CHAN_RESULT_NEWVALUE__OFFSET, 0x00000000
 4215              	.set CYFLD_SAR_CHAN_RESULT_NEWVALUE__SIZE, 0x00000010
 4216              	.set CYREG_SAR_INTR, 0x403a0210
 4217              	.set CYFLD_SAR_EOS_INTR__OFFSET, 0x00000000
 4218              	.set CYFLD_SAR_EOS_INTR__SIZE, 0x00000001
 4219              	.set CYFLD_SAR_OVERFLOW_INTR__OFFSET, 0x00000001
 4220              	.set CYFLD_SAR_OVERFLOW_INTR__SIZE, 0x00000001
 4221              	.set CYFLD_SAR_FW_COLLISION_INTR__OFFSET, 0x00000002
 4222              	.set CYFLD_SAR_FW_COLLISION_INTR__SIZE, 0x00000001
 4223              	.set CYFLD_SAR_DSI_COLLISION_INTR__OFFSET, 0x00000003
 4224              	.set CYFLD_SAR_DSI_COLLISION_INTR__SIZE, 0x00000001
 4225              	.set CYFLD_SAR_INJ_EOC_INTR__OFFSET, 0x00000004
 4226              	.set CYFLD_SAR_INJ_EOC_INTR__SIZE, 0x00000001
 4227              	.set CYFLD_SAR_INJ_SATURATE_INTR__OFFSET, 0x00000005
 4228              	.set CYFLD_SAR_INJ_SATURATE_INTR__SIZE, 0x00000001
 4229              	.set CYFLD_SAR_INJ_RANGE_INTR__OFFSET, 0x00000006
 4230              	.set CYFLD_SAR_INJ_RANGE_INTR__SIZE, 0x00000001
 4231              	.set CYFLD_SAR_INJ_COLLISION_INTR__OFFSET, 0x00000007
 4232              	.set CYFLD_SAR_INJ_COLLISION_INTR__SIZE, 0x00000001
 4233              	.set CYREG_SAR_INTR_SET, 0x403a0214
 4234              	.set CYFLD_SAR_EOS_SET__OFFSET, 0x00000000
 4235              	.set CYFLD_SAR_EOS_SET__SIZE, 0x00000001
 4236              	.set CYFLD_SAR_OVERFLOW_SET__OFFSET, 0x00000001
 4237              	.set CYFLD_SAR_OVERFLOW_SET__SIZE, 0x00000001
 4238              	.set CYFLD_SAR_FW_COLLISION_SET__OFFSET, 0x00000002
 4239              	.set CYFLD_SAR_FW_COLLISION_SET__SIZE, 0x00000001
 4240              	.set CYFLD_SAR_DSI_COLLISION_SET__OFFSET, 0x00000003
 4241              	.set CYFLD_SAR_DSI_COLLISION_SET__SIZE, 0x00000001
 4242              	.set CYFLD_SAR_INJ_EOC_SET__OFFSET, 0x00000004
 4243              	.set CYFLD_SAR_INJ_EOC_SET__SIZE, 0x00000001
 4244              	.set CYFLD_SAR_INJ_SATURATE_SET__OFFSET, 0x00000005
 4245              	.set CYFLD_SAR_INJ_SATURATE_SET__SIZE, 0x00000001
 4246              	.set CYFLD_SAR_INJ_RANGE_SET__OFFSET, 0x00000006
 4247              	.set CYFLD_SAR_INJ_RANGE_SET__SIZE, 0x00000001
 4248              	.set CYFLD_SAR_INJ_COLLISION_SET__OFFSET, 0x00000007
 4249              	.set CYFLD_SAR_INJ_COLLISION_SET__SIZE, 0x00000001
 4250              	.set CYREG_SAR_INTR_MASK, 0x403a0218
 4251              	.set CYFLD_SAR_EOS_MASK__OFFSET, 0x00000000
 4252              	.set CYFLD_SAR_EOS_MASK__SIZE, 0x00000001
 4253              	.set CYFLD_SAR_OVERFLOW_MASK__OFFSET, 0x00000001
 4254              	.set CYFLD_SAR_OVERFLOW_MASK__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


 4255              	.set CYFLD_SAR_FW_COLLISION_MASK__OFFSET, 0x00000002
 4256              	.set CYFLD_SAR_FW_COLLISION_MASK__SIZE, 0x00000001
 4257              	.set CYFLD_SAR_DSI_COLLISION_MASK__OFFSET, 0x00000003
 4258              	.set CYFLD_SAR_DSI_COLLISION_MASK__SIZE, 0x00000001
 4259              	.set CYFLD_SAR_INJ_EOC_MASK__OFFSET, 0x00000004
 4260              	.set CYFLD_SAR_INJ_EOC_MASK__SIZE, 0x00000001
 4261              	.set CYFLD_SAR_INJ_SATURATE_MASK__OFFSET, 0x00000005
 4262              	.set CYFLD_SAR_INJ_SATURATE_MASK__SIZE, 0x00000001
 4263              	.set CYFLD_SAR_INJ_RANGE_MASK__OFFSET, 0x00000006
 4264              	.set CYFLD_SAR_INJ_RANGE_MASK__SIZE, 0x00000001
 4265              	.set CYFLD_SAR_INJ_COLLISION_MASK__OFFSET, 0x00000007
 4266              	.set CYFLD_SAR_INJ_COLLISION_MASK__SIZE, 0x00000001
 4267              	.set CYREG_SAR_INTR_MASKED, 0x403a021c
 4268              	.set CYFLD_SAR_EOS_MASKED__OFFSET, 0x00000000
 4269              	.set CYFLD_SAR_EOS_MASKED__SIZE, 0x00000001
 4270              	.set CYFLD_SAR_OVERFLOW_MASKED__OFFSET, 0x00000001
 4271              	.set CYFLD_SAR_OVERFLOW_MASKED__SIZE, 0x00000001
 4272              	.set CYFLD_SAR_FW_COLLISION_MASKED__OFFSET, 0x00000002
 4273              	.set CYFLD_SAR_FW_COLLISION_MASKED__SIZE, 0x00000001
 4274              	.set CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET, 0x00000003
 4275              	.set CYFLD_SAR_DSI_COLLISION_MASKED__SIZE, 0x00000001
 4276              	.set CYFLD_SAR_INJ_EOC_MASKED__OFFSET, 0x00000004
 4277              	.set CYFLD_SAR_INJ_EOC_MASKED__SIZE, 0x00000001
 4278              	.set CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET, 0x00000005
 4279              	.set CYFLD_SAR_INJ_SATURATE_MASKED__SIZE, 0x00000001
 4280              	.set CYFLD_SAR_INJ_RANGE_MASKED__OFFSET, 0x00000006
 4281              	.set CYFLD_SAR_INJ_RANGE_MASKED__SIZE, 0x00000001
 4282              	.set CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET, 0x00000007
 4283              	.set CYFLD_SAR_INJ_COLLISION_MASKED__SIZE, 0x00000001
 4284              	.set CYREG_SAR_SATURATE_INTR, 0x403a0220
 4285              	.set CYFLD_SAR_SATURATE_INTR__OFFSET, 0x00000000
 4286              	.set CYFLD_SAR_SATURATE_INTR__SIZE, 0x00000010
 4287              	.set CYREG_SAR_SATURATE_INTR_SET, 0x403a0224
 4288              	.set CYFLD_SAR_SATURATE_SET__OFFSET, 0x00000000
 4289              	.set CYFLD_SAR_SATURATE_SET__SIZE, 0x00000010
 4290              	.set CYREG_SAR_SATURATE_INTR_MASK, 0x403a0228
 4291              	.set CYFLD_SAR_SATURATE_MASK__OFFSET, 0x00000000
 4292              	.set CYFLD_SAR_SATURATE_MASK__SIZE, 0x00000010
 4293              	.set CYREG_SAR_SATURATE_INTR_MASKED, 0x403a022c
 4294              	.set CYFLD_SAR_SATURATE_MASKED__OFFSET, 0x00000000
 4295              	.set CYFLD_SAR_SATURATE_MASKED__SIZE, 0x00000010
 4296              	.set CYREG_SAR_RANGE_INTR, 0x403a0230
 4297              	.set CYFLD_SAR_RANGE_INTR__OFFSET, 0x00000000
 4298              	.set CYFLD_SAR_RANGE_INTR__SIZE, 0x00000010
 4299              	.set CYREG_SAR_RANGE_INTR_SET, 0x403a0234
 4300              	.set CYFLD_SAR_RANGE_SET__OFFSET, 0x00000000
 4301              	.set CYFLD_SAR_RANGE_SET__SIZE, 0x00000010
 4302              	.set CYREG_SAR_RANGE_INTR_MASK, 0x403a0238
 4303              	.set CYFLD_SAR_RANGE_MASK__OFFSET, 0x00000000
 4304              	.set CYFLD_SAR_RANGE_MASK__SIZE, 0x00000010
 4305              	.set CYREG_SAR_RANGE_INTR_MASKED, 0x403a023c
 4306              	.set CYFLD_SAR_RANGE_MASKED__OFFSET, 0x00000000
 4307              	.set CYFLD_SAR_RANGE_MASKED__SIZE, 0x00000010
 4308              	.set CYREG_SAR_INTR_CAUSE, 0x403a0240
 4309              	.set CYFLD_SAR_EOS_MASKED_MIR__OFFSET, 0x00000000
 4310              	.set CYFLD_SAR_EOS_MASKED_MIR__SIZE, 0x00000001
 4311              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


 4312              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE, 0x00000001
 4313              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET, 0x00000002
 4314              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE, 0x00000001
 4315              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET, 0x00000003
 4316              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE, 0x00000001
 4317              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET, 0x00000004
 4318              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE, 0x00000001
 4319              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET, 0x00000005
 4320              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE, 0x00000001
 4321              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET, 0x00000006
 4322              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE, 0x00000001
 4323              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET, 0x00000007
 4324              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE, 0x00000001
 4325              	.set CYFLD_SAR_SATURATE_MASKED_RED__OFFSET, 0x0000001e
 4326              	.set CYFLD_SAR_SATURATE_MASKED_RED__SIZE, 0x00000001
 4327              	.set CYFLD_SAR_RANGE_MASKED_RED__OFFSET, 0x0000001f
 4328              	.set CYFLD_SAR_RANGE_MASKED_RED__SIZE, 0x00000001
 4329              	.set CYREG_SAR_INJ_CHAN_CONFIG, 0x403a0280
 4330              	.set CYFLD_SAR_INJ_PIN_ADDR__OFFSET, 0x00000000
 4331              	.set CYFLD_SAR_INJ_PIN_ADDR__SIZE, 0x00000003
 4332              	.set CYFLD_SAR_INJ_PORT_ADDR__OFFSET, 0x00000004
 4333              	.set CYFLD_SAR_INJ_PORT_ADDR__SIZE, 0x00000003
 4334              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX, 0x00000000
 4335              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB0, 0x00000001
 4336              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB1, 0x00000002
 4337              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB2, 0x00000003
 4338              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB3, 0x00000004
 4339              	.set CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT, 0x00000006
 4340              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT, 0x00000007
 4341              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET, 0x00000008
 4342              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE, 0x00000001
 4343              	.set CYFLD_SAR_INJ_RESOLUTION__OFFSET, 0x00000009
 4344              	.set CYFLD_SAR_INJ_RESOLUTION__SIZE, 0x00000001
 4345              	.set CYVAL_SAR_INJ_RESOLUTION_12B, 0x00000000
 4346              	.set CYVAL_SAR_INJ_RESOLUTION_SUBRES, 0x00000001
 4347              	.set CYFLD_SAR_INJ_AVG_EN__OFFSET, 0x0000000a
 4348              	.set CYFLD_SAR_INJ_AVG_EN__SIZE, 0x00000001
 4349              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 4350              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE, 0x00000002
 4351              	.set CYFLD_SAR_INJ_TAILGATING__OFFSET, 0x0000001e
 4352              	.set CYFLD_SAR_INJ_TAILGATING__SIZE, 0x00000001
 4353              	.set CYFLD_SAR_INJ_START_EN__OFFSET, 0x0000001f
 4354              	.set CYFLD_SAR_INJ_START_EN__SIZE, 0x00000001
 4355              	.set CYREG_SAR_INJ_RESULT, 0x403a0290
 4356              	.set CYFLD_SAR_INJ_RESULT__OFFSET, 0x00000000
 4357              	.set CYFLD_SAR_INJ_RESULT__SIZE, 0x00000010
 4358              	.set CYFLD_SAR_INJ_NEWVALUE__OFFSET, 0x0000001b
 4359              	.set CYFLD_SAR_INJ_NEWVALUE__SIZE, 0x00000001
 4360              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET, 0x0000001c
 4361              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE, 0x00000001
 4362              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 4363              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE, 0x00000001
 4364              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET, 0x0000001e
 4365              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE, 0x00000001
 4366              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET, 0x0000001f
 4367              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE, 0x00000001
 4368              	.set CYREG_SAR_STATUS, 0x403a02a0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 78


 4369              	.set CYFLD_SAR_CUR_CHAN__OFFSET, 0x00000000
 4370              	.set CYFLD_SAR_CUR_CHAN__SIZE, 0x00000005
 4371              	.set CYFLD_SAR_SW_VREF_NEG__OFFSET, 0x0000001e
 4372              	.set CYFLD_SAR_SW_VREF_NEG__SIZE, 0x00000001
 4373              	.set CYFLD_SAR_BUSY__OFFSET, 0x0000001f
 4374              	.set CYFLD_SAR_BUSY__SIZE, 0x00000001
 4375              	.set CYREG_SAR_AVG_STAT, 0x403a02a4
 4376              	.set CYFLD_SAR_CUR_AVG_ACCU__OFFSET, 0x00000000
 4377              	.set CYFLD_SAR_CUR_AVG_ACCU__SIZE, 0x00000014
 4378              	.set CYFLD_SAR_INTRLV_BUSY__OFFSET, 0x00000017
 4379              	.set CYFLD_SAR_INTRLV_BUSY__SIZE, 0x00000001
 4380              	.set CYFLD_SAR_CUR_AVG_CNT__OFFSET, 0x00000018
 4381              	.set CYFLD_SAR_CUR_AVG_CNT__SIZE, 0x00000008
 4382              	.set CYREG_SAR_MUX_SWITCH0, 0x403a0300
 4383              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET, 0x00000000
 4384              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE, 0x00000001
 4385              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET, 0x00000001
 4386              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE, 0x00000001
 4387              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET, 0x00000002
 4388              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE, 0x00000001
 4389              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET, 0x00000003
 4390              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE, 0x00000001
 4391              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET, 0x00000004
 4392              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE, 0x00000001
 4393              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET, 0x00000005
 4394              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE, 0x00000001
 4395              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET, 0x00000006
 4396              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE, 0x00000001
 4397              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET, 0x00000007
 4398              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE, 0x00000001
 4399              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET, 0x00000008
 4400              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE, 0x00000001
 4401              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET, 0x00000009
 4402              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE, 0x00000001
 4403              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET, 0x0000000a
 4404              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE, 0x00000001
 4405              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET, 0x0000000b
 4406              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE, 0x00000001
 4407              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET, 0x0000000c
 4408              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE, 0x00000001
 4409              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET, 0x0000000d
 4410              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE, 0x00000001
 4411              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET, 0x0000000e
 4412              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE, 0x00000001
 4413              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET, 0x0000000f
 4414              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE, 0x00000001
 4415              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET, 0x00000010
 4416              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE, 0x00000001
 4417              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET, 0x00000011
 4418              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE, 0x00000001
 4419              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET, 0x00000012
 4420              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE, 0x00000001
 4421              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET, 0x00000013
 4422              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE, 0x00000001
 4423              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET, 0x00000014
 4424              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE, 0x00000001
 4425              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET, 0x00000015
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 79


 4426              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE, 0x00000001
 4427              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET, 0x00000016
 4428              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE, 0x00000001
 4429              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET, 0x00000017
 4430              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE, 0x00000001
 4431              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET, 0x00000018
 4432              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE, 0x00000001
 4433              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET, 0x00000019
 4434              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE, 0x00000001
 4435              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET, 0x0000001a
 4436              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE, 0x00000001
 4437              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET, 0x0000001b
 4438              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE, 0x00000001
 4439              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET, 0x0000001c
 4440              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE, 0x00000001
 4441              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET, 0x0000001d
 4442              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE, 0x00000001
 4443              	.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x403a0304
 4444              	.set CYREG_SAR_MUX_SWITCH1, 0x403a0308
 4445              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET, 0x00000000
 4446              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE, 0x00000001
 4447              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET, 0x00000001
 4448              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE, 0x00000001
 4449              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET, 0x00000002
 4450              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE, 0x00000001
 4451              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET, 0x00000003
 4452              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE, 0x00000001
 4453              	.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x403a030c
 4454              	.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x403a0340
 4455              	.set CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET, 0x00000000
 4456              	.set CYFLD_SAR_MUX_HW_CTRL_P0__SIZE, 0x00000001
 4457              	.set CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET, 0x00000001
 4458              	.set CYFLD_SAR_MUX_HW_CTRL_P1__SIZE, 0x00000001
 4459              	.set CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET, 0x00000002
 4460              	.set CYFLD_SAR_MUX_HW_CTRL_P2__SIZE, 0x00000001
 4461              	.set CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET, 0x00000003
 4462              	.set CYFLD_SAR_MUX_HW_CTRL_P3__SIZE, 0x00000001
 4463              	.set CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET, 0x00000004
 4464              	.set CYFLD_SAR_MUX_HW_CTRL_P4__SIZE, 0x00000001
 4465              	.set CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET, 0x00000005
 4466              	.set CYFLD_SAR_MUX_HW_CTRL_P5__SIZE, 0x00000001
 4467              	.set CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET, 0x00000006
 4468              	.set CYFLD_SAR_MUX_HW_CTRL_P6__SIZE, 0x00000001
 4469              	.set CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET, 0x00000007
 4470              	.set CYFLD_SAR_MUX_HW_CTRL_P7__SIZE, 0x00000001
 4471              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET, 0x00000010
 4472              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE, 0x00000001
 4473              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET, 0x00000011
 4474              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE, 0x00000001
 4475              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET, 0x00000012
 4476              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE, 0x00000001
 4477              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET, 0x00000013
 4478              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE, 0x00000001
 4479              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET, 0x00000016
 4480              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE, 0x00000001
 4481              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET, 0x00000017
 4482              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 80


 4483              	.set CYREG_SAR_MUX_SWITCH_STATUS, 0x403a0348
 4484              	.set CYREG_SAR_PUMP_CTRL, 0x403a0380
 4485              	.set CYFLD_SAR_CLOCK_SEL__OFFSET, 0x00000000
 4486              	.set CYFLD_SAR_CLOCK_SEL__SIZE, 0x00000001
 4487              	.set CYREG_SAR_ANA_TRIM, 0x403a0f00
 4488              	.set CYFLD_SAR_CAP_TRIM__OFFSET, 0x00000000
 4489              	.set CYFLD_SAR_CAP_TRIM__SIZE, 0x00000003
 4490              	.set CYFLD_SAR_TRIMUNIT__OFFSET, 0x00000003
 4491              	.set CYFLD_SAR_TRIMUNIT__SIZE, 0x00000001
 4492              	.set CYREG_SAR_WOUNDING, 0x403a0f04
 4493              	.set CYFLD_SAR_WOUND_RESOLUTION__OFFSET, 0x00000000
 4494              	.set CYFLD_SAR_WOUND_RESOLUTION__SIZE, 0x00000002
 4495              	.set CYVAL_SAR_WOUND_RESOLUTION_12BIT, 0x00000000
 4496              	.set CYVAL_SAR_WOUND_RESOLUTION_10BIT, 0x00000001
 4497              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT, 0x00000002
 4498              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO, 0x00000003
 4499              	.set CYDEV_PASS_BASE, 0x403f0000
 4500              	.set CYDEV_PASS_SIZE, 0x00010000
 4501              	.set CYREG_PASS_INTR_CAUSE, 0x403f0000
 4502              	.set CYFLD_PASS_CTB0_INT__OFFSET, 0x00000000
 4503              	.set CYFLD_PASS_CTB0_INT__SIZE, 0x00000001
 4504              	.set CYFLD_PASS_CTB1_INT__OFFSET, 0x00000001
 4505              	.set CYFLD_PASS_CTB1_INT__SIZE, 0x00000001
 4506              	.set CYFLD_PASS_UAB0_INT__OFFSET, 0x00000008
 4507              	.set CYFLD_PASS_UAB0_INT__SIZE, 0x00000001
 4508              	.set CYREG_PASS_TRIG_SYNC, 0x403f0100
 4509              	.set CYFLD_PASS_DSI_SYNC0_EN__OFFSET, 0x00000008
 4510              	.set CYFLD_PASS_DSI_SYNC0_EN__SIZE, 0x00000006
 4511              	.set CYREG_PASS_SAR_TRIG_SEL, 0x403f0104
 4512              	.set CYFLD_PASS_TRIG_SEL__OFFSET, 0x00000018
 4513              	.set CYFLD_PASS_TRIG_SEL__SIZE, 0x00000005
 4514              	.set CYREG_PASS_PASS_CTRL, 0x403f0108
 4515              	.set CYFLD_PASS_PMPCLK_BYP__OFFSET, 0x00000000
 4516              	.set CYFLD_PASS_PMPCLK_BYP__SIZE, 0x00000001
 4517              	.set CYFLD_PASS_PMPCLK_SRC__OFFSET, 0x00000001
 4518              	.set CYFLD_PASS_PMPCLK_SRC__SIZE, 0x00000001
 4519              	.set CYFLD_PASS_RMB_BITS__OFFSET, 0x00000008
 4520              	.set CYFLD_PASS_RMB_BITS__SIZE, 0x00000008
 4521              	.set CYREG_PASS_PRB_CTRL, 0x403f0200
 4522              	.set CYFLD_PASS_VBGR_BUF_GAIN__OFFSET, 0x00000000
 4523              	.set CYFLD_PASS_VBGR_BUF_GAIN__SIZE, 0x00000002
 4524              	.set CYFLD_PASS_VDDA_ENABLE__OFFSET, 0x00000004
 4525              	.set CYFLD_PASS_VDDA_ENABLE__SIZE, 0x00000001
 4526              	.set CYFLD_PASS_DEEPSLEEP_ON__OFFSET, 0x0000001e
 4527              	.set CYFLD_PASS_DEEPSLEEP_ON__SIZE, 0x00000001
 4528              	.set CYFLD_PASS_ENABLED__OFFSET, 0x0000001f
 4529              	.set CYFLD_PASS_ENABLED__SIZE, 0x00000001
 4530              	.set CYREG_PASS_PRB_REF0, 0x403f0204
 4531              	.set CYFLD_PASS_VREF0_ENABLE__OFFSET, 0x00000000
 4532              	.set CYFLD_PASS_VREF0_ENABLE__SIZE, 0x00000001
 4533              	.set CYFLD_PASS_VREF0_SUP_SEL__OFFSET, 0x00000001
 4534              	.set CYFLD_PASS_VREF0_SUP_SEL__SIZE, 0x00000001
 4535              	.set CYFLD_PASS_VREF0_SEL__OFFSET, 0x00000004
 4536              	.set CYFLD_PASS_VREF0_SEL__SIZE, 0x00000004
 4537              	.set CYREG_PASS_PRB_REF1, 0x403f0208
 4538              	.set CYFLD_PASS_VREF1_ENABLE__OFFSET, 0x00000000
 4539              	.set CYFLD_PASS_VREF1_ENABLE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 81


 4540              	.set CYFLD_PASS_VREF1_SUP_SEL__OFFSET, 0x00000001
 4541              	.set CYFLD_PASS_VREF1_SUP_SEL__SIZE, 0x00000001
 4542              	.set CYFLD_PASS_VREF1_SEL__OFFSET, 0x00000004
 4543              	.set CYFLD_PASS_VREF1_SEL__SIZE, 0x00000004
 4544              	.set CYREG_PASS_PRB_REF2, 0x403f020c
 4545              	.set CYFLD_PASS_VREF2_ENABLE__OFFSET, 0x00000000
 4546              	.set CYFLD_PASS_VREF2_ENABLE__SIZE, 0x00000001
 4547              	.set CYFLD_PASS_VREF2_SUP_SEL__OFFSET, 0x00000001
 4548              	.set CYFLD_PASS_VREF2_SUP_SEL__SIZE, 0x00000001
 4549              	.set CYFLD_PASS_VREF2_SEL__OFFSET, 0x00000004
 4550              	.set CYFLD_PASS_VREF2_SEL__SIZE, 0x00000004
 4551              	.set CYREG_PASS_PRB_REF3, 0x403f0210
 4552              	.set CYFLD_PASS_VREF3_ENABLE__OFFSET, 0x00000000
 4553              	.set CYFLD_PASS_VREF3_ENABLE__SIZE, 0x00000001
 4554              	.set CYFLD_PASS_VREF3_SUP_SEL__OFFSET, 0x00000001
 4555              	.set CYFLD_PASS_VREF3_SUP_SEL__SIZE, 0x00000001
 4556              	.set CYFLD_PASS_VREF3_SEL__OFFSET, 0x00000004
 4557              	.set CYFLD_PASS_VREF3_SEL__SIZE, 0x00000004
 4558              	.set CYREG_PASS_LNFE_CTRL, 0x403f0300
 4559              	.set CYREG_PASS_LNFE_SW, 0x403f0304
 4560              	.set CYFLD_PASS_LB__OFFSET, 0x00000000
 4561              	.set CYFLD_PASS_LB__SIZE, 0x00000001
 4562              	.set CYFLD_PASS_LE__OFFSET, 0x00000001
 4563              	.set CYFLD_PASS_LE__SIZE, 0x00000001
 4564              	.set CYDEV_PASS_BIST_BASE, 0x403f0c00
 4565              	.set CYDEV_PASS_BIST_SIZE, 0x00000100
 4566              	.set CYDEV_PASS_DSAB_BASE, 0x403f0e00
 4567              	.set CYDEV_PASS_DSAB_SIZE, 0x00000100
 4568              	.set CYREG_PASS_DSAB_DSAB_CTRL, 0x403f0e00
 4569              	.set CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET, 0x00000000
 4570              	.set CYFLD_PASS_DSAB_CURRENT_SEL__SIZE, 0x00000006
 4571              	.set CYFLD_PASS_DSAB_SEL_OUT__OFFSET, 0x00000008
 4572              	.set CYFLD_PASS_DSAB_SEL_OUT__SIZE, 0x00000004
 4573              	.set CYFLD_PASS_DSAB_REF_SWAP_EN__OFFSET, 0x00000010
 4574              	.set CYFLD_PASS_DSAB_REF_SWAP_EN__SIZE, 0x00000004
 4575              	.set CYFLD_PASS_DSAB_BYPASS_MODE_EN__OFFSET, 0x00000018
 4576              	.set CYFLD_PASS_DSAB_BYPASS_MODE_EN__SIZE, 0x00000001
 4577              	.set CYFLD_PASS_DSAB_STARTUP_RM__OFFSET, 0x0000001c
 4578              	.set CYFLD_PASS_DSAB_STARTUP_RM__SIZE, 0x00000001
 4579              	.set CYFLD_PASS_DSAB_ENABLED__OFFSET, 0x0000001f
 4580              	.set CYFLD_PASS_DSAB_ENABLED__SIZE, 0x00000001
 4581              	.set CYREG_PASS_DSAB_DSAB_DFT, 0x403f0e04
 4582              	.set CYFLD_PASS_DSAB_EN_DFT__OFFSET, 0x00000000
 4583              	.set CYFLD_PASS_DSAB_EN_DFT__SIZE, 0x00000004
 4584              	.set CYREG_PASS_DSAB_TRIM, 0x403f0f00
 4585              	.set CYFLD_PASS_IBIAS_TRIM__OFFSET, 0x00000000
 4586              	.set CYFLD_PASS_IBIAS_TRIM__SIZE, 0x00000004
 4587              	.set CYFLD_PASS_DSAB_RMB_BITS__OFFSET, 0x00000004
 4588              	.set CYFLD_PASS_DSAB_RMB_BITS__SIZE, 0x00000002
 4589              	.set CYREG_PASS_PRB_TRIM, 0x403f0f04
 4590              	.set CYFLD_PASS_VBGR_BUF_TRIM__OFFSET, 0x00000000
 4591              	.set CYFLD_PASS_VBGR_BUF_TRIM__SIZE, 0x00000006
 4592              	.set CYFLD_PASS_PRB_RMB_BITS__OFFSET, 0x00000008
 4593              	.set CYFLD_PASS_PRB_RMB_BITS__SIZE, 0x00000002
 4594              	.set CYDEV_CM0P_BASE, 0xe0000000
 4595              	.set CYDEV_CM0P_SIZE, 0x00100000
 4596              	.set CYREG_CM0P_DWT_PID4, 0xe0001fd0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 82


 4597              	.set CYFLD_CM0P_VALUE__OFFSET, 0x00000000
 4598              	.set CYFLD_CM0P_VALUE__SIZE, 0x00000020
 4599              	.set CYREG_CM0P_DWT_PID0, 0xe0001fe0
 4600              	.set CYREG_CM0P_DWT_PID1, 0xe0001fe4
 4601              	.set CYREG_CM0P_DWT_PID2, 0xe0001fe8
 4602              	.set CYREG_CM0P_DWT_PID3, 0xe0001fec
 4603              	.set CYREG_CM0P_DWT_CID0, 0xe0001ff0
 4604              	.set CYREG_CM0P_DWT_CID1, 0xe0001ff4
 4605              	.set CYREG_CM0P_DWT_CID2, 0xe0001ff8
 4606              	.set CYREG_CM0P_DWT_CID3, 0xe0001ffc
 4607              	.set CYREG_CM0P_BP_PID4, 0xe0002fd0
 4608              	.set CYREG_CM0P_BP_PID0, 0xe0002fe0
 4609              	.set CYREG_CM0P_BP_PID1, 0xe0002fe4
 4610              	.set CYREG_CM0P_BP_PID2, 0xe0002fe8
 4611              	.set CYREG_CM0P_BP_PID3, 0xe0002fec
 4612              	.set CYREG_CM0P_BP_CID0, 0xe0002ff0
 4613              	.set CYREG_CM0P_BP_CID1, 0xe0002ff4
 4614              	.set CYREG_CM0P_BP_CID2, 0xe0002ff8
 4615              	.set CYREG_CM0P_BP_CID3, 0xe0002ffc
 4616              	.set CYREG_CM0P_SYST_CSR, 0xe000e010
 4617              	.set CYFLD_CM0P_ENABLE__OFFSET, 0x00000000
 4618              	.set CYFLD_CM0P_ENABLE__SIZE, 0x00000001
 4619              	.set CYFLD_CM0P_TICKINT__OFFSET, 0x00000001
 4620              	.set CYFLD_CM0P_TICKINT__SIZE, 0x00000001
 4621              	.set CYFLD_CM0P_CLKSOURCE__OFFSET, 0x00000002
 4622              	.set CYFLD_CM0P_CLKSOURCE__SIZE, 0x00000001
 4623              	.set CYFLD_CM0P_COUNTFLAG__OFFSET, 0x00000010
 4624              	.set CYFLD_CM0P_COUNTFLAG__SIZE, 0x00000001
 4625              	.set CYREG_CM0P_SYST_RVR, 0xe000e014
 4626              	.set CYFLD_CM0P_RELOAD__OFFSET, 0x00000000
 4627              	.set CYFLD_CM0P_RELOAD__SIZE, 0x00000018
 4628              	.set CYREG_CM0P_SYST_CVR, 0xe000e018
 4629              	.set CYFLD_CM0P_CURRENT__OFFSET, 0x00000000
 4630              	.set CYFLD_CM0P_CURRENT__SIZE, 0x00000018
 4631              	.set CYREG_CM0P_SYST_CALIB, 0xe000e01c
 4632              	.set CYFLD_CM0P_TENMS__OFFSET, 0x00000000
 4633              	.set CYFLD_CM0P_TENMS__SIZE, 0x00000018
 4634              	.set CYFLD_CM0P_SKEW__OFFSET, 0x0000001e
 4635              	.set CYFLD_CM0P_SKEW__SIZE, 0x00000001
 4636              	.set CYFLD_CM0P_NOREF__OFFSET, 0x0000001f
 4637              	.set CYFLD_CM0P_NOREF__SIZE, 0x00000001
 4638              	.set CYREG_CM0P_ISER, 0xe000e100
 4639              	.set CYFLD_CM0P_SETENA__OFFSET, 0x00000000
 4640              	.set CYFLD_CM0P_SETENA__SIZE, 0x00000020
 4641              	.set CYREG_CM0P_ICER, 0xe000e180
 4642              	.set CYFLD_CM0P_CLRENA__OFFSET, 0x00000000
 4643              	.set CYFLD_CM0P_CLRENA__SIZE, 0x00000020
 4644              	.set CYREG_CM0P_ISPR, 0xe000e200
 4645              	.set CYFLD_CM0P_SETPEND__OFFSET, 0x00000000
 4646              	.set CYFLD_CM0P_SETPEND__SIZE, 0x00000020
 4647              	.set CYREG_CM0P_ICPR, 0xe000e280
 4648              	.set CYFLD_CM0P_CLRPEND__OFFSET, 0x00000000
 4649              	.set CYFLD_CM0P_CLRPEND__SIZE, 0x00000020
 4650              	.set CYREG_CM0P_IPR0, 0xe000e400
 4651              	.set CYFLD_CM0P_PRI_N0__OFFSET, 0x00000006
 4652              	.set CYFLD_CM0P_PRI_N0__SIZE, 0x00000002
 4653              	.set CYFLD_CM0P_PRI_N1__OFFSET, 0x0000000e
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 83


 4654              	.set CYFLD_CM0P_PRI_N1__SIZE, 0x00000002
 4655              	.set CYFLD_CM0P_PRI_N2__OFFSET, 0x00000016
 4656              	.set CYFLD_CM0P_PRI_N2__SIZE, 0x00000002
 4657              	.set CYFLD_CM0P_PRI_N3__OFFSET, 0x0000001e
 4658              	.set CYFLD_CM0P_PRI_N3__SIZE, 0x00000002
 4659              	.set CYREG_CM0P_IPR1, 0xe000e404
 4660              	.set CYREG_CM0P_IPR2, 0xe000e408
 4661              	.set CYREG_CM0P_IPR3, 0xe000e40c
 4662              	.set CYREG_CM0P_IPR4, 0xe000e410
 4663              	.set CYREG_CM0P_IPR5, 0xe000e414
 4664              	.set CYREG_CM0P_IPR6, 0xe000e418
 4665              	.set CYREG_CM0P_IPR7, 0xe000e41c
 4666              	.set CYREG_CM0P_CPUID, 0xe000ed00
 4667              	.set CYFLD_CM0P_REVISION__OFFSET, 0x00000000
 4668              	.set CYFLD_CM0P_REVISION__SIZE, 0x00000004
 4669              	.set CYFLD_CM0P_PARTNO__OFFSET, 0x00000004
 4670              	.set CYFLD_CM0P_PARTNO__SIZE, 0x0000000c
 4671              	.set CYFLD_CM0P_CONSTANT__OFFSET, 0x00000010
 4672              	.set CYFLD_CM0P_CONSTANT__SIZE, 0x00000004
 4673              	.set CYFLD_CM0P_VARIANT__OFFSET, 0x00000014
 4674              	.set CYFLD_CM0P_VARIANT__SIZE, 0x00000004
 4675              	.set CYFLD_CM0P_IMPLEMENTER__OFFSET, 0x00000018
 4676              	.set CYFLD_CM0P_IMPLEMENTER__SIZE, 0x00000008
 4677              	.set CYREG_CM0P_ICSR, 0xe000ed04
 4678              	.set CYFLD_CM0P_VECTACTIVE__OFFSET, 0x00000000
 4679              	.set CYFLD_CM0P_VECTACTIVE__SIZE, 0x00000009
 4680              	.set CYFLD_CM0P_VECTPENDING__OFFSET, 0x0000000c
 4681              	.set CYFLD_CM0P_VECTPENDING__SIZE, 0x00000009
 4682              	.set CYFLD_CM0P_ISRPENDING__OFFSET, 0x00000016
 4683              	.set CYFLD_CM0P_ISRPENDING__SIZE, 0x00000001
 4684              	.set CYFLD_CM0P_ISRPREEMPT__OFFSET, 0x00000017
 4685              	.set CYFLD_CM0P_ISRPREEMPT__SIZE, 0x00000001
 4686              	.set CYFLD_CM0P_PENDSTCLR__OFFSET, 0x00000019
 4687              	.set CYFLD_CM0P_PENDSTCLR__SIZE, 0x00000001
 4688              	.set CYFLD_CM0P_PENDSTSETb__OFFSET, 0x0000001a
 4689              	.set CYFLD_CM0P_PENDSTSETb__SIZE, 0x00000001
 4690              	.set CYFLD_CM0P_PENDSVCLR__OFFSET, 0x0000001b
 4691              	.set CYFLD_CM0P_PENDSVCLR__SIZE, 0x00000001
 4692              	.set CYFLD_CM0P_PENDSVSET__OFFSET, 0x0000001c
 4693              	.set CYFLD_CM0P_PENDSVSET__SIZE, 0x00000001
 4694              	.set CYFLD_CM0P_NMIPENDSET__OFFSET, 0x0000001f
 4695              	.set CYFLD_CM0P_NMIPENDSET__SIZE, 0x00000001
 4696              	.set CYREG_CM0P_VTOR, 0xe000ed08
 4697              	.set CYFLD_CM0P_TBLOFF__OFFSET, 0x00000008
 4698              	.set CYFLD_CM0P_TBLOFF__SIZE, 0x00000018
 4699              	.set CYREG_CM0P_AIRCR, 0xe000ed0c
 4700              	.set CYFLD_CM0P_VECTCLRACTIVE__OFFSET, 0x00000001
 4701              	.set CYFLD_CM0P_VECTCLRACTIVE__SIZE, 0x00000001
 4702              	.set CYFLD_CM0P_SYSRESETREQ__OFFSET, 0x00000002
 4703              	.set CYFLD_CM0P_SYSRESETREQ__SIZE, 0x00000001
 4704              	.set CYFLD_CM0P_ENDIANNESS__OFFSET, 0x0000000f
 4705              	.set CYFLD_CM0P_ENDIANNESS__SIZE, 0x00000001
 4706              	.set CYFLD_CM0P_VECTKEY__OFFSET, 0x00000010
 4707              	.set CYFLD_CM0P_VECTKEY__SIZE, 0x00000010
 4708              	.set CYREG_CM0P_SCR, 0xe000ed10
 4709              	.set CYFLD_CM0P_SLEEPONEXIT__OFFSET, 0x00000001
 4710              	.set CYFLD_CM0P_SLEEPONEXIT__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 84


 4711              	.set CYFLD_CM0P_SLEEPDEEP__OFFSET, 0x00000002
 4712              	.set CYFLD_CM0P_SLEEPDEEP__SIZE, 0x00000001
 4713              	.set CYFLD_CM0P_SEVONPEND__OFFSET, 0x00000004
 4714              	.set CYFLD_CM0P_SEVONPEND__SIZE, 0x00000001
 4715              	.set CYREG_CM0P_CCR, 0xe000ed14
 4716              	.set CYFLD_CM0P_UNALIGN_TRP__OFFSET, 0x00000003
 4717              	.set CYFLD_CM0P_UNALIGN_TRP__SIZE, 0x00000001
 4718              	.set CYFLD_CM0P_STKALIGN__OFFSET, 0x00000009
 4719              	.set CYFLD_CM0P_STKALIGN__SIZE, 0x00000001
 4720              	.set CYREG_CM0P_SHPR2, 0xe000ed1c
 4721              	.set CYFLD_CM0P_PRI_11__OFFSET, 0x0000001e
 4722              	.set CYFLD_CM0P_PRI_11__SIZE, 0x00000002
 4723              	.set CYREG_CM0P_SHPR3, 0xe000ed20
 4724              	.set CYFLD_CM0P_PRI_14__OFFSET, 0x00000016
 4725              	.set CYFLD_CM0P_PRI_14__SIZE, 0x00000002
 4726              	.set CYFLD_CM0P_PRI_15__OFFSET, 0x0000001e
 4727              	.set CYFLD_CM0P_PRI_15__SIZE, 0x00000002
 4728              	.set CYREG_CM0P_SHCSR, 0xe000ed24
 4729              	.set CYFLD_CM0P_SVCALLPENDED__OFFSET, 0x0000000f
 4730              	.set CYFLD_CM0P_SVCALLPENDED__SIZE, 0x00000001
 4731              	.set CYREG_CM0P_SCS_PID4, 0xe000efd0
 4732              	.set CYREG_CM0P_SCS_PID0, 0xe000efe0
 4733              	.set CYREG_CM0P_SCS_PID1, 0xe000efe4
 4734              	.set CYREG_CM0P_SCS_PID2, 0xe000efe8
 4735              	.set CYREG_CM0P_SCS_PID3, 0xe000efec
 4736              	.set CYREG_CM0P_SCS_CID0, 0xe000eff0
 4737              	.set CYREG_CM0P_SCS_CID1, 0xe000eff4
 4738              	.set CYREG_CM0P_SCS_CID2, 0xe000eff8
 4739              	.set CYREG_CM0P_SCS_CID3, 0xe000effc
 4740              	.set CYREG_CM0P_ROM_SCS, 0xe00ff000
 4741              	.set CYREG_CM0P_ROM_DWT, 0xe00ff004
 4742              	.set CYREG_CM0P_ROM_BPU, 0xe00ff008
 4743              	.set CYREG_CM0P_ROM_END, 0xe00ff00c
 4744              	.set CYREG_CM0P_ROM_CSMT, 0xe00fffcc
 4745              	.set CYREG_CM0P_ROM_PID4, 0xe00fffd0
 4746              	.set CYREG_CM0P_ROM_PID0, 0xe00fffe0
 4747              	.set CYREG_CM0P_ROM_PID1, 0xe00fffe4
 4748              	.set CYREG_CM0P_ROM_PID2, 0xe00fffe8
 4749              	.set CYREG_CM0P_ROM_PID3, 0xe00fffec
 4750              	.set CYREG_CM0P_ROM_CID0, 0xe00ffff0
 4751              	.set CYREG_CM0P_ROM_CID1, 0xe00ffff4
 4752              	.set CYREG_CM0P_ROM_CID2, 0xe00ffff8
 4753              	.set CYREG_CM0P_ROM_CID3, 0xe00ffffc
 4754              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 4755              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 4756              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 4757              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 4758              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 4759              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
 4760              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 4761              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 4762              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 4763              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 4764              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 4765              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 4766              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 4767              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 85


 4768              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 4769              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 4770              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 4771              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 4772              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 4773              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 4774              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 4775              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 4776              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 4777              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 4778              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 4779              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 4780              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 4781              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 4782              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 4783              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
 4784              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 4785              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 4786              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 4787              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 4788              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 4789              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 4790              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 4791              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
 4792              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
 4793              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 4794              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 4795              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 4796              	.set CYDEV_FLS_SECTOR_SIZE, 0x00008000
 4797              	.set CYDEV_FLS_ROW_SIZE, 0x00000080
   4              	
   5              	/* A1 */
   6              	.set A1__0__DR, CYREG_GPIO_PRT0_DR
   7              	.set A1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
   8              	.set A1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
   9              	.set A1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
  10              	.set A1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
  11              	.set A1__0__HSIOM_MASK, 0x0000F000
  12              	.set A1__0__HSIOM_SHIFT, 12
  13              	.set A1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
  14              	.set A1__0__INTR, CYREG_GPIO_PRT0_INTR
  15              	.set A1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
  16              	.set A1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
  17              	.set A1__0__MASK, 0x08
  18              	.set A1__0__PC, CYREG_GPIO_PRT0_PC
  19              	.set A1__0__PC2, CYREG_GPIO_PRT0_PC2
  20              	.set A1__0__PORT, 0
  21              	.set A1__0__PS, CYREG_GPIO_PRT0_PS
  22              	.set A1__0__SHIFT, 3
  23              	.set A1__DR, CYREG_GPIO_PRT0_DR
  24              	.set A1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
  25              	.set A1__DR_INV, CYREG_GPIO_PRT0_DR_INV
  26              	.set A1__DR_SET, CYREG_GPIO_PRT0_DR_SET
  27              	.set A1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
  28              	.set A1__INTR, CYREG_GPIO_PRT0_INTR
  29              	.set A1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
  30              	.set A1__INTSTAT, CYREG_GPIO_PRT0_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 86


  31              	.set A1__MASK, 0x08
  32              	.set A1__PC, CYREG_GPIO_PRT0_PC
  33              	.set A1__PC2, CYREG_GPIO_PRT0_PC2
  34              	.set A1__PORT, 0
  35              	.set A1__PS, CYREG_GPIO_PRT0_PS
  36              	.set A1__SHIFT, 3
  37              	
  38              	/* ADC_cy_psoc4_sar_1 */
  39              	.set ADC_cy_psoc4_sar_1__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
  40              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
  41              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
  42              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
  43              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
  44              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
  45              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
  46              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
  47              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
  48              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
  49              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
  50              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
  51              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
  52              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
  53              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
  54              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
  55              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
  56              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
  57              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE, CYREG_SAR_CHAN_RESULT_NEWVALUE
  58              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED, CYREG_SAR_CHAN_RESULT_UPDATED
  59              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
  60              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
  61              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
  62              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
  63              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
  64              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
  65              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
  66              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
  67              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
  68              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
  69              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
  70              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
  71              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
  72              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
  73              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
  74              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
  75              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE, CYREG_SAR_CHAN_WORK_NEWVALUE
  76              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED, CYREG_SAR_CHAN_WORK_UPDATED
  77              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
  78              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
  79              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
  80              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
  81              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
  82              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
  83              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
  84              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
  85              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
  86              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
  87              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 87


  88              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
  89              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
  90              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
  91              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
  92              	.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
  93              	.set ADC_cy_psoc4_sar_1__SAR_CTRL, CYREG_SAR_CTRL
  94              	.set ADC_cy_psoc4_sar_1__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
  95              	.set ADC_cy_psoc4_sar_1__SAR_INTR, CYREG_SAR_INTR
  96              	.set ADC_cy_psoc4_sar_1__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
  97              	.set ADC_cy_psoc4_sar_1__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
  98              	.set ADC_cy_psoc4_sar_1__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
  99              	.set ADC_cy_psoc4_sar_1__SAR_INTR_SET, CYREG_SAR_INTR_SET
 100              	.set ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
 101              	.set ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
 102              	.set ADC_cy_psoc4_sar_1__SAR_NUMBER, 0
 103              	.set ADC_cy_psoc4_sar_1__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
 104              	.set ADC_cy_psoc4_sar_1__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
 105              	.set ADC_cy_psoc4_sar_1__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
 106              	.set ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
 107              	.set ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
 108              	.set ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
 109              	.set ADC_cy_psoc4_sar_1__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
 110              	.set ADC_cy_psoc4_sar_1__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
 111              	.set ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
 112              	.set ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
 113              	.set ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
 114              	.set ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
 115              	.set ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
 116              	.set ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
 117              	.set ADC_cy_psoc4_sar_1__SAR_START_CTRL, CYREG_SAR_START_CTRL
 118              	.set ADC_cy_psoc4_sar_1__SAR_STATUS, CYREG_SAR_STATUS
 119              	.set ADC_cy_psoc4_sar_1__SAR_WOUNDING, CYREG_SAR_WOUNDING
 120              	
 121              	/* ADC_cy_psoc4_sarmux_1 */
 122              	.set ADC_cy_psoc4_sarmux_1__CH_0_MINUS_PIN, 5
 123              	.set ADC_cy_psoc4_sarmux_1__CH_0_MINUS_PORT, 0
 124              	.set ADC_cy_psoc4_sarmux_1__CH_0_PIN, 7
 125              	.set ADC_cy_psoc4_sarmux_1__CH_0_PORT, 0
 126              	.set ADC_cy_psoc4_sarmux_1__CH_1_MINUS_PIN, 6
 127              	.set ADC_cy_psoc4_sarmux_1__CH_1_MINUS_PORT, 0
 128              	.set ADC_cy_psoc4_sarmux_1__CH_1_PIN, 5
 129              	.set ADC_cy_psoc4_sarmux_1__CH_1_PORT, 0
 130              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
 131              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
 132              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
 133              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
 134              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
 135              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
 136              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
 137              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
 138              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
 139              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
 140              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
 141              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
 142              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
 143              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
 144              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 88


 145              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
 146              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
 147              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_NEWVALUE, CYREG_SAR_CHAN_RESULT_NEWVALUE
 148              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_UPDATED, CYREG_SAR_CHAN_RESULT_UPDATED
 149              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
 150              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
 151              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
 152              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
 153              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
 154              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
 155              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
 156              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
 157              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
 158              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
 159              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
 160              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
 161              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
 162              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
 163              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
 164              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
 165              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_NEWVALUE, CYREG_SAR_CHAN_WORK_NEWVALUE
 166              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_UPDATED, CYREG_SAR_CHAN_WORK_UPDATED
 167              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
 168              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
 169              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
 170              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
 171              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
 172              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
 173              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
 174              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
 175              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
 176              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
 177              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
 178              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
 179              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
 180              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
 181              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
 182              	.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
 183              	.set ADC_cy_psoc4_sarmux_1__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
 184              	.set ADC_cy_psoc4_sarmux_1__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
 185              	.set ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
 186              	.set ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
 187              	.set ADC_cy_psoc4_sarmux_1__SAR_START_CTRL, CYREG_SAR_START_CTRL
 188              	.set ADC_cy_psoc4_sarmux_1__VNEG0, 0
 189              	
 190              	/* ADC_intSarClock */
 191              	.set ADC_intSarClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
 192              	.set ADC_intSarClock__DIV_ID, 0x00000042
 193              	.set ADC_intSarClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
 194              	.set ADC_intSarClock__PA_DIV_ID, 0x000000FF
 195              	
 196              	/* ADC_intUabClock */
 197              	.set ADC_intUabClock__DIV_ID, 0x00000041
 198              	.set ADC_intUabClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
 199              	.set ADC_intUabClock__PA_DIV_ID, 0x000000FF
 200              	
 201              	/* ADC_IRQ */
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 89


 202              	.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
 203              	.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
 204              	.set ADC_IRQ__INTC_MASK, 0x8000
 205              	.set ADC_IRQ__INTC_NUMBER, 15
 206              	.set ADC_IRQ__INTC_PRIOR_MASK, 0xC0000000
 207              	.set ADC_IRQ__INTC_PRIOR_NUM, 3
 208              	.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR3
 209              	.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
 210              	.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
 211              	
 212              	/* CSD_Cmod */
 213              	.set CSD_Cmod__0__DR, CYREG_GPIO_PRT5_DR
 214              	.set CSD_Cmod__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 215              	.set CSD_Cmod__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 216              	.set CSD_Cmod__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 217              	.set CSD_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 218              	.set CSD_Cmod__0__HSIOM_MASK, 0x0000000F
 219              	.set CSD_Cmod__0__HSIOM_SHIFT, 0
 220              	.set CSD_Cmod__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 221              	.set CSD_Cmod__0__INTR, CYREG_GPIO_PRT5_INTR
 222              	.set CSD_Cmod__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 223              	.set CSD_Cmod__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 224              	.set CSD_Cmod__0__MASK, 0x01
 225              	.set CSD_Cmod__0__PC, CYREG_GPIO_PRT5_PC
 226              	.set CSD_Cmod__0__PC2, CYREG_GPIO_PRT5_PC2
 227              	.set CSD_Cmod__0__PORT, 5
 228              	.set CSD_Cmod__0__PS, CYREG_GPIO_PRT5_PS
 229              	.set CSD_Cmod__0__SHIFT, 0
 230              	.set CSD_Cmod__Cmod__DR, CYREG_GPIO_PRT5_DR
 231              	.set CSD_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 232              	.set CSD_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT5_DR_INV
 233              	.set CSD_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT5_DR_SET
 234              	.set CSD_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 235              	.set CSD_Cmod__Cmod__INTR, CYREG_GPIO_PRT5_INTR
 236              	.set CSD_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 237              	.set CSD_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT5_INTR
 238              	.set CSD_Cmod__Cmod__MASK, 0x01
 239              	.set CSD_Cmod__Cmod__PC, CYREG_GPIO_PRT5_PC
 240              	.set CSD_Cmod__Cmod__PC2, CYREG_GPIO_PRT5_PC2
 241              	.set CSD_Cmod__Cmod__PORT, 5
 242              	.set CSD_Cmod__Cmod__PS, CYREG_GPIO_PRT5_PS
 243              	.set CSD_Cmod__Cmod__SHIFT, 0
 244              	.set CSD_Cmod__DR, CYREG_GPIO_PRT5_DR
 245              	.set CSD_Cmod__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 246              	.set CSD_Cmod__DR_INV, CYREG_GPIO_PRT5_DR_INV
 247              	.set CSD_Cmod__DR_SET, CYREG_GPIO_PRT5_DR_SET
 248              	.set CSD_Cmod__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 249              	.set CSD_Cmod__INTR, CYREG_GPIO_PRT5_INTR
 250              	.set CSD_Cmod__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 251              	.set CSD_Cmod__INTSTAT, CYREG_GPIO_PRT5_INTR
 252              	.set CSD_Cmod__MASK, 0x01
 253              	.set CSD_Cmod__PC, CYREG_GPIO_PRT5_PC
 254              	.set CSD_Cmod__PC2, CYREG_GPIO_PRT5_PC2
 255              	.set CSD_Cmod__PORT, 5
 256              	.set CSD_Cmod__PS, CYREG_GPIO_PRT5_PS
 257              	.set CSD_Cmod__SHIFT, 0
 258              	
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 90


 259              	/* CSD_CSD */
 260              	.set CSD_CSD__ADC_CTL, CYREG_CSD_ADC_CTL
 261              	.set CSD_CSD__CMOD_PAD, 1
 262              	.set CSD_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
 263              	.set CSD_CSD__CSD_INTR, CYREG_CSD_INTR
 264              	.set CSD_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
 265              	.set CSD_CSD__CSD_NUMBER, 0
 266              	.set CSD_CSD__CSD_STATUS, CYREG_CSD_STATUS
 267              	.set CSD_CSD__CSDCMP, CYREG_CSD_CSDCMP
 268              	.set CSD_CSD__CSH_TANK_PAD, 2
 269              	.set CSD_CSD__CSHIELD_PAD, 4
 270              	.set CSD_CSD__DEDICATED_IO, CSD_CSD__CSHIELD_PAD
 271              	.set CSD_CSD__HSCMP, CYREG_CSD_HSCMP
 272              	.set CSD_CSD__INTR_MASK, CYREG_CSD_INTR_MASK
 273              	.set CSD_CSD__REFGEN, CYREG_CSD_REFGEN
 274              	.set CSD_CSD__RESULT_VAL1, CYREG_CSD_RESULT_VAL1
 275              	.set CSD_CSD__RESULT_VAL2, CYREG_CSD_RESULT_VAL2
 276              	.set CSD_CSD__SENSE_DUTY, CYREG_CSD_SENSE_DUTY
 277              	.set CSD_CSD__SENSE_PERIOD, CYREG_CSD_SENSE_PERIOD
 278              	.set CSD_CSD__SEQ_INIT_CNT, CYREG_CSD_SEQ_INIT_CNT
 279              	.set CSD_CSD__SEQ_NORM_CNT, CYREG_CSD_SEQ_NORM_CNT
 280              	.set CSD_CSD__SEQ_START, CYREG_CSD_SEQ_START
 281              	.set CSD_CSD__SEQ_TIME, CYREG_CSD_SEQ_TIME
 282              	.set CSD_CSD__SW_AMUXBUF_SEL, CYREG_CSD_SW_AMUXBUF_SEL
 283              	.set CSD_CSD__SW_BYP_SEL, CYREG_CSD_SW_BYP_SEL
 284              	.set CSD_CSD__SW_CMP_N_SEL, CYREG_CSD_SW_CMP_N_SEL
 285              	.set CSD_CSD__SW_CMP_P_SEL, CYREG_CSD_SW_CMP_P_SEL
 286              	.set CSD_CSD__SW_DSI_SEL, CYREG_CSD_SW_DSI_SEL
 287              	.set CSD_CSD__SW_FW_MOD_SEL, CYREG_CSD_SW_FW_MOD_SEL
 288              	.set CSD_CSD__SW_FW_TANK_SEL, CYREG_CSD_SW_FW_TANK_SEL
 289              	.set CSD_CSD__SW_HS_N_SEL, CYREG_CSD_SW_HS_N_SEL
 290              	.set CSD_CSD__SW_HS_P_SEL, CYREG_CSD_SW_HS_P_SEL
 291              	.set CSD_CSD__SW_REFGEN_SEL, CYREG_CSD_SW_REFGEN_SEL
 292              	.set CSD_CSD__SW_RES, CYREG_CSD_SW_RES
 293              	.set CSD_CSD__SW_SHIELD_SEL, CYREG_CSD_SW_SHIELD_SEL
 294              	
 295              	/* CSD_IDACComp */
 296              	.set CSD_IDACComp__CONFIG, CYREG_CSD_CONFIG
 297              	.set CSD_IDACComp__IDAC, CYREG_CSD_IDACB
 298              	.set CSD_IDACComp__POSITION, 1
 299              	
 300              	/* CSD_IDACMod */
 301              	.set CSD_IDACMod__CONFIG, CYREG_CSD_CONFIG
 302              	.set CSD_IDACMod__IDAC, CYREG_CSD_IDACA
 303              	.set CSD_IDACMod__POSITION, 0
 304              	
 305              	/* CSD_ISR */
 306              	.set CSD_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
 307              	.set CSD_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
 308              	.set CSD_ISR__INTC_MASK, 0x4000
 309              	.set CSD_ISR__INTC_NUMBER, 14
 310              	.set CSD_ISR__INTC_PRIOR_MASK, 0xC00000
 311              	.set CSD_ISR__INTC_PRIOR_NUM, 3
 312              	.set CSD_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR3
 313              	.set CSD_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
 314              	.set CSD_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR
 315              	
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 91


 316              	/* CSD_ModClk */
 317              	.set CSD_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
 318              	.set CSD_ModClk__DIV_ID, 0x00000040
 319              	.set CSD_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 320              	.set CSD_ModClk__PA_DIV_ID, 0x000000FF
 321              	
 322              	/* CSD_Sns */
 323              	.set CSD_Sns__0__DR, CYREG_GPIO_PRT1_DR
 324              	.set CSD_Sns__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 325              	.set CSD_Sns__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 326              	.set CSD_Sns__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 327              	.set CSD_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 328              	.set CSD_Sns__0__HSIOM_MASK, 0x00F00000
 329              	.set CSD_Sns__0__HSIOM_SHIFT, 20
 330              	.set CSD_Sns__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 331              	.set CSD_Sns__0__INTR, CYREG_GPIO_PRT1_INTR
 332              	.set CSD_Sns__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 333              	.set CSD_Sns__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 334              	.set CSD_Sns__0__MASK, 0x20
 335              	.set CSD_Sns__0__PC, CYREG_GPIO_PRT1_PC
 336              	.set CSD_Sns__0__PC2, CYREG_GPIO_PRT1_PC2
 337              	.set CSD_Sns__0__PORT, 1
 338              	.set CSD_Sns__0__PS, CYREG_GPIO_PRT1_PS
 339              	.set CSD_Sns__0__SHIFT, 5
 340              	.set CSD_Sns__1__DR, CYREG_GPIO_PRT1_DR
 341              	.set CSD_Sns__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 342              	.set CSD_Sns__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
 343              	.set CSD_Sns__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
 344              	.set CSD_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL1
 345              	.set CSD_Sns__1__HSIOM_MASK, 0xF0000000
 346              	.set CSD_Sns__1__HSIOM_SHIFT, 28
 347              	.set CSD_Sns__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 348              	.set CSD_Sns__1__INTR, CYREG_GPIO_PRT1_INTR
 349              	.set CSD_Sns__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 350              	.set CSD_Sns__1__INTSTAT, CYREG_GPIO_PRT1_INTR
 351              	.set CSD_Sns__1__MASK, 0x80
 352              	.set CSD_Sns__1__PC, CYREG_GPIO_PRT1_PC
 353              	.set CSD_Sns__1__PC2, CYREG_GPIO_PRT1_PC2
 354              	.set CSD_Sns__1__PORT, 1
 355              	.set CSD_Sns__1__PS, CYREG_GPIO_PRT1_PS
 356              	.set CSD_Sns__1__SHIFT, 7
 357              	.set CSD_Sns__Button0_Sns0__DR, CYREG_GPIO_PRT1_DR
 358              	.set CSD_Sns__Button0_Sns0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 359              	.set CSD_Sns__Button0_Sns0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 360              	.set CSD_Sns__Button0_Sns0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 361              	.set CSD_Sns__Button0_Sns0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 362              	.set CSD_Sns__Button0_Sns0__INTR, CYREG_GPIO_PRT1_INTR
 363              	.set CSD_Sns__Button0_Sns0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 364              	.set CSD_Sns__Button0_Sns0__INTSTAT, CYREG_GPIO_PRT1_INTR
 365              	.set CSD_Sns__Button0_Sns0__MASK, 0x20
 366              	.set CSD_Sns__Button0_Sns0__PC, CYREG_GPIO_PRT1_PC
 367              	.set CSD_Sns__Button0_Sns0__PC2, CYREG_GPIO_PRT1_PC2
 368              	.set CSD_Sns__Button0_Sns0__PORT, 1
 369              	.set CSD_Sns__Button0_Sns0__PS, CYREG_GPIO_PRT1_PS
 370              	.set CSD_Sns__Button0_Sns0__SHIFT, 5
 371              	.set CSD_Sns__Button0_Sns1__DR, CYREG_GPIO_PRT1_DR
 372              	.set CSD_Sns__Button0_Sns1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 92


 373              	.set CSD_Sns__Button0_Sns1__DR_INV, CYREG_GPIO_PRT1_DR_INV
 374              	.set CSD_Sns__Button0_Sns1__DR_SET, CYREG_GPIO_PRT1_DR_SET
 375              	.set CSD_Sns__Button0_Sns1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 376              	.set CSD_Sns__Button0_Sns1__INTR, CYREG_GPIO_PRT1_INTR
 377              	.set CSD_Sns__Button0_Sns1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 378              	.set CSD_Sns__Button0_Sns1__INTSTAT, CYREG_GPIO_PRT1_INTR
 379              	.set CSD_Sns__Button0_Sns1__MASK, 0x80
 380              	.set CSD_Sns__Button0_Sns1__PC, CYREG_GPIO_PRT1_PC
 381              	.set CSD_Sns__Button0_Sns1__PC2, CYREG_GPIO_PRT1_PC2
 382              	.set CSD_Sns__Button0_Sns1__PORT, 1
 383              	.set CSD_Sns__Button0_Sns1__PS, CYREG_GPIO_PRT1_PS
 384              	.set CSD_Sns__Button0_Sns1__SHIFT, 7
 385              	.set CSD_Sns__DR, CYREG_GPIO_PRT1_DR
 386              	.set CSD_Sns__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 387              	.set CSD_Sns__DR_INV, CYREG_GPIO_PRT1_DR_INV
 388              	.set CSD_Sns__DR_SET, CYREG_GPIO_PRT1_DR_SET
 389              	.set CSD_Sns__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 390              	.set CSD_Sns__INTR, CYREG_GPIO_PRT1_INTR
 391              	.set CSD_Sns__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 392              	.set CSD_Sns__INTSTAT, CYREG_GPIO_PRT1_INTR
 393              	.set CSD_Sns__PC, CYREG_GPIO_PRT1_PC
 394              	.set CSD_Sns__PC2, CYREG_GPIO_PRT1_PC2
 395              	.set CSD_Sns__PORT, 1
 396              	.set CSD_Sns__PS, CYREG_GPIO_PRT1_PS
 397              	
 398              	/* EZI2C_SCB */
 399              	.set EZI2C_SCB__CTRL, CYREG_SCB2_CTRL
 400              	.set EZI2C_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
 401              	.set EZI2C_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
 402              	.set EZI2C_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
 403              	.set EZI2C_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
 404              	.set EZI2C_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
 405              	.set EZI2C_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
 406              	.set EZI2C_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
 407              	.set EZI2C_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
 408              	.set EZI2C_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
 409              	.set EZI2C_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
 410              	.set EZI2C_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
 411              	.set EZI2C_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
 412              	.set EZI2C_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
 413              	.set EZI2C_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
 414              	.set EZI2C_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
 415              	.set EZI2C_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
 416              	.set EZI2C_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
 417              	.set EZI2C_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
 418              	.set EZI2C_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
 419              	.set EZI2C_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
 420              	.set EZI2C_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
 421              	.set EZI2C_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
 422              	.set EZI2C_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
 423              	.set EZI2C_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
 424              	.set EZI2C_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
 425              	.set EZI2C_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
 426              	.set EZI2C_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
 427              	.set EZI2C_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
 428              	.set EZI2C_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
 429              	.set EZI2C_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 93


 430              	.set EZI2C_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
 431              	.set EZI2C_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
 432              	.set EZI2C_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
 433              	.set EZI2C_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
 434              	.set EZI2C_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
 435              	.set EZI2C_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
 436              	.set EZI2C_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
 437              	.set EZI2C_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
 438              	.set EZI2C_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
 439              	.set EZI2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
 440              	.set EZI2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
 441              	.set EZI2C_SCB__INTR_M, CYREG_SCB2_INTR_M
 442              	.set EZI2C_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
 443              	.set EZI2C_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
 444              	.set EZI2C_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
 445              	.set EZI2C_SCB__INTR_RX, CYREG_SCB2_INTR_RX
 446              	.set EZI2C_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
 447              	.set EZI2C_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
 448              	.set EZI2C_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
 449              	.set EZI2C_SCB__INTR_S, CYREG_SCB2_INTR_S
 450              	.set EZI2C_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
 451              	.set EZI2C_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
 452              	.set EZI2C_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
 453              	.set EZI2C_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
 454              	.set EZI2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
 455              	.set EZI2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
 456              	.set EZI2C_SCB__INTR_TX, CYREG_SCB2_INTR_TX
 457              	.set EZI2C_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
 458              	.set EZI2C_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
 459              	.set EZI2C_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
 460              	.set EZI2C_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
 461              	.set EZI2C_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
 462              	.set EZI2C_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
 463              	.set EZI2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
 464              	.set EZI2C_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
 465              	.set EZI2C_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
 466              	.set EZI2C_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
 467              	.set EZI2C_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
 468              	.set EZI2C_SCB__SS0_POSISTION, 0
 469              	.set EZI2C_SCB__SS1_POSISTION, 1
 470              	.set EZI2C_SCB__SS2_POSISTION, 2
 471              	.set EZI2C_SCB__SS3_POSISTION, 3
 472              	.set EZI2C_SCB__STATUS, CYREG_SCB2_STATUS
 473              	.set EZI2C_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
 474              	.set EZI2C_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
 475              	.set EZI2C_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
 476              	.set EZI2C_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
 477              	.set EZI2C_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
 478              	.set EZI2C_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
 479              	.set EZI2C_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
 480              	.set EZI2C_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
 481              	.set EZI2C_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
 482              	
 483              	/* EZI2C_SCB_IRQ */
 484              	.set EZI2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
 485              	.set EZI2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
 486              	.set EZI2C_SCB_IRQ__INTC_MASK, 0x400
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 94


 487              	.set EZI2C_SCB_IRQ__INTC_NUMBER, 10
 488              	.set EZI2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
 489              	.set EZI2C_SCB_IRQ__INTC_PRIOR_NUM, 3
 490              	.set EZI2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
 491              	.set EZI2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
 492              	.set EZI2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
 493              	
 494              	/* EZI2C_SCBCLK */
 495              	.set EZI2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
 496              	.set EZI2C_SCBCLK__DIV_ID, 0x00000043
 497              	.set EZI2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
 498              	.set EZI2C_SCBCLK__PA_DIV_ID, 0x000000FF
 499              	
 500              	/* EZI2C_scl */
 501              	.set EZI2C_scl__0__DR, CYREG_GPIO_PRT4_DR
 502              	.set EZI2C_scl__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 503              	.set EZI2C_scl__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 504              	.set EZI2C_scl__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 505              	.set EZI2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 506              	.set EZI2C_scl__0__HSIOM_GPIO, 0
 507              	.set EZI2C_scl__0__HSIOM_I2C, 14
 508              	.set EZI2C_scl__0__HSIOM_I2C_SCL, 14
 509              	.set EZI2C_scl__0__HSIOM_MASK, 0x0000000F
 510              	.set EZI2C_scl__0__HSIOM_SHIFT, 0
 511              	.set EZI2C_scl__0__HSIOM_SPI, 15
 512              	.set EZI2C_scl__0__HSIOM_SPI_MOSI, 15
 513              	.set EZI2C_scl__0__HSIOM_UART, 9
 514              	.set EZI2C_scl__0__HSIOM_UART_RX, 9
 515              	.set EZI2C_scl__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 516              	.set EZI2C_scl__0__INTR, CYREG_GPIO_PRT4_INTR
 517              	.set EZI2C_scl__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 518              	.set EZI2C_scl__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 519              	.set EZI2C_scl__0__MASK, 0x01
 520              	.set EZI2C_scl__0__PC, CYREG_GPIO_PRT4_PC
 521              	.set EZI2C_scl__0__PC2, CYREG_GPIO_PRT4_PC2
 522              	.set EZI2C_scl__0__PORT, 4
 523              	.set EZI2C_scl__0__PS, CYREG_GPIO_PRT4_PS
 524              	.set EZI2C_scl__0__SHIFT, 0
 525              	.set EZI2C_scl__DR, CYREG_GPIO_PRT4_DR
 526              	.set EZI2C_scl__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 527              	.set EZI2C_scl__DR_INV, CYREG_GPIO_PRT4_DR_INV
 528              	.set EZI2C_scl__DR_SET, CYREG_GPIO_PRT4_DR_SET
 529              	.set EZI2C_scl__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 530              	.set EZI2C_scl__INTR, CYREG_GPIO_PRT4_INTR
 531              	.set EZI2C_scl__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 532              	.set EZI2C_scl__INTSTAT, CYREG_GPIO_PRT4_INTR
 533              	.set EZI2C_scl__MASK, 0x01
 534              	.set EZI2C_scl__PC, CYREG_GPIO_PRT4_PC
 535              	.set EZI2C_scl__PC2, CYREG_GPIO_PRT4_PC2
 536              	.set EZI2C_scl__PORT, 4
 537              	.set EZI2C_scl__PS, CYREG_GPIO_PRT4_PS
 538              	.set EZI2C_scl__SHIFT, 0
 539              	
 540              	/* EZI2C_sda */
 541              	.set EZI2C_sda__0__DR, CYREG_GPIO_PRT4_DR
 542              	.set EZI2C_sda__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 543              	.set EZI2C_sda__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 95


 544              	.set EZI2C_sda__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 545              	.set EZI2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 546              	.set EZI2C_sda__0__HSIOM_GPIO, 0
 547              	.set EZI2C_sda__0__HSIOM_I2C, 14
 548              	.set EZI2C_sda__0__HSIOM_I2C_SDA, 14
 549              	.set EZI2C_sda__0__HSIOM_MASK, 0x000000F0
 550              	.set EZI2C_sda__0__HSIOM_SHIFT, 4
 551              	.set EZI2C_sda__0__HSIOM_SPI, 15
 552              	.set EZI2C_sda__0__HSIOM_SPI_MISO, 15
 553              	.set EZI2C_sda__0__HSIOM_UART, 9
 554              	.set EZI2C_sda__0__HSIOM_UART_TX, 9
 555              	.set EZI2C_sda__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 556              	.set EZI2C_sda__0__INTR, CYREG_GPIO_PRT4_INTR
 557              	.set EZI2C_sda__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 558              	.set EZI2C_sda__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 559              	.set EZI2C_sda__0__MASK, 0x02
 560              	.set EZI2C_sda__0__PC, CYREG_GPIO_PRT4_PC
 561              	.set EZI2C_sda__0__PC2, CYREG_GPIO_PRT4_PC2
 562              	.set EZI2C_sda__0__PORT, 4
 563              	.set EZI2C_sda__0__PS, CYREG_GPIO_PRT4_PS
 564              	.set EZI2C_sda__0__SHIFT, 1
 565              	.set EZI2C_sda__DR, CYREG_GPIO_PRT4_DR
 566              	.set EZI2C_sda__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 567              	.set EZI2C_sda__DR_INV, CYREG_GPIO_PRT4_DR_INV
 568              	.set EZI2C_sda__DR_SET, CYREG_GPIO_PRT4_DR_SET
 569              	.set EZI2C_sda__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 570              	.set EZI2C_sda__INTR, CYREG_GPIO_PRT4_INTR
 571              	.set EZI2C_sda__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 572              	.set EZI2C_sda__INTSTAT, CYREG_GPIO_PRT4_INTR
 573              	.set EZI2C_sda__MASK, 0x02
 574              	.set EZI2C_sda__PC, CYREG_GPIO_PRT4_PC
 575              	.set EZI2C_sda__PC2, CYREG_GPIO_PRT4_PC2
 576              	.set EZI2C_sda__PORT, 4
 577              	.set EZI2C_sda__PS, CYREG_GPIO_PRT4_PS
 578              	.set EZI2C_sda__SHIFT, 1
 579              	
 580              	/* PVref_cy_psoc4_pref */
 581              	.set PVref_cy_psoc4_pref_PRB_REF, CYREG_PASS_PRB_REF1
 582              	
 583              	/* RedLED */
 584              	.set RedLED__0__DR, CYREG_GPIO_PRT1_DR
 585              	.set RedLED__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 586              	.set RedLED__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 587              	.set RedLED__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 588              	.set RedLED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 589              	.set RedLED__0__HSIOM_MASK, 0x000F0000
 590              	.set RedLED__0__HSIOM_SHIFT, 16
 591              	.set RedLED__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 592              	.set RedLED__0__INTR, CYREG_GPIO_PRT1_INTR
 593              	.set RedLED__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 594              	.set RedLED__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 595              	.set RedLED__0__MASK, 0x10
 596              	.set RedLED__0__PC, CYREG_GPIO_PRT1_PC
 597              	.set RedLED__0__PC2, CYREG_GPIO_PRT1_PC2
 598              	.set RedLED__0__PORT, 1
 599              	.set RedLED__0__PS, CYREG_GPIO_PRT1_PS
 600              	.set RedLED__0__SHIFT, 4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 96


 601              	.set RedLED__DR, CYREG_GPIO_PRT1_DR
 602              	.set RedLED__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 603              	.set RedLED__DR_INV, CYREG_GPIO_PRT1_DR_INV
 604              	.set RedLED__DR_SET, CYREG_GPIO_PRT1_DR_SET
 605              	.set RedLED__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 606              	.set RedLED__INTR, CYREG_GPIO_PRT1_INTR
 607              	.set RedLED__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 608              	.set RedLED__INTSTAT, CYREG_GPIO_PRT1_INTR
 609              	.set RedLED__MASK, 0x10
 610              	.set RedLED__PC, CYREG_GPIO_PRT1_PC
 611              	.set RedLED__PC2, CYREG_GPIO_PRT1_PC2
 612              	.set RedLED__PORT, 1
 613              	.set RedLED__PS, CYREG_GPIO_PRT1_PS
 614              	.set RedLED__SHIFT, 4
 615              	
 616              	/* BlueLED */
 617              	.set BlueLED__0__DR, CYREG_GPIO_PRT1_DR
 618              	.set BlueLED__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 619              	.set BlueLED__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 620              	.set BlueLED__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 621              	.set BlueLED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 622              	.set BlueLED__0__HSIOM_MASK, 0x0F000000
 623              	.set BlueLED__0__HSIOM_SHIFT, 24
 624              	.set BlueLED__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 625              	.set BlueLED__0__INTR, CYREG_GPIO_PRT1_INTR
 626              	.set BlueLED__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 627              	.set BlueLED__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 628              	.set BlueLED__0__MASK, 0x40
 629              	.set BlueLED__0__PC, CYREG_GPIO_PRT1_PC
 630              	.set BlueLED__0__PC2, CYREG_GPIO_PRT1_PC2
 631              	.set BlueLED__0__PORT, 1
 632              	.set BlueLED__0__PS, CYREG_GPIO_PRT1_PS
 633              	.set BlueLED__0__SHIFT, 6
 634              	.set BlueLED__DR, CYREG_GPIO_PRT1_DR
 635              	.set BlueLED__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 636              	.set BlueLED__DR_INV, CYREG_GPIO_PRT1_DR_INV
 637              	.set BlueLED__DR_SET, CYREG_GPIO_PRT1_DR_SET
 638              	.set BlueLED__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 639              	.set BlueLED__INTR, CYREG_GPIO_PRT1_INTR
 640              	.set BlueLED__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 641              	.set BlueLED__INTSTAT, CYREG_GPIO_PRT1_INTR
 642              	.set BlueLED__MASK, 0x40
 643              	.set BlueLED__PC, CYREG_GPIO_PRT1_PC
 644              	.set BlueLED__PC2, CYREG_GPIO_PRT1_PC2
 645              	.set BlueLED__PORT, 1
 646              	.set BlueLED__PS, CYREG_GPIO_PRT1_PS
 647              	.set BlueLED__SHIFT, 6
 648              	
 649              	/* Pin_Vhi */
 650              	.set Pin_Vhi__0__DR, CYREG_GPIO_PRT3_DR
 651              	.set Pin_Vhi__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 652              	.set Pin_Vhi__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 653              	.set Pin_Vhi__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 654              	.set Pin_Vhi__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 655              	.set Pin_Vhi__0__HSIOM_MASK, 0xF0000000
 656              	.set Pin_Vhi__0__HSIOM_SHIFT, 28
 657              	.set Pin_Vhi__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 97


 658              	.set Pin_Vhi__0__INTR, CYREG_GPIO_PRT3_INTR
 659              	.set Pin_Vhi__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 660              	.set Pin_Vhi__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 661              	.set Pin_Vhi__0__MASK, 0x80
 662              	.set Pin_Vhi__0__PC, CYREG_GPIO_PRT3_PC
 663              	.set Pin_Vhi__0__PC2, CYREG_GPIO_PRT3_PC2
 664              	.set Pin_Vhi__0__PORT, 3
 665              	.set Pin_Vhi__0__PS, CYREG_GPIO_PRT3_PS
 666              	.set Pin_Vhi__0__SHIFT, 7
 667              	.set Pin_Vhi__DR, CYREG_GPIO_PRT3_DR
 668              	.set Pin_Vhi__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 669              	.set Pin_Vhi__DR_INV, CYREG_GPIO_PRT3_DR_INV
 670              	.set Pin_Vhi__DR_SET, CYREG_GPIO_PRT3_DR_SET
 671              	.set Pin_Vhi__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 672              	.set Pin_Vhi__INTR, CYREG_GPIO_PRT3_INTR
 673              	.set Pin_Vhi__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 674              	.set Pin_Vhi__INTSTAT, CYREG_GPIO_PRT3_INTR
 675              	.set Pin_Vhi__MASK, 0x80
 676              	.set Pin_Vhi__PC, CYREG_GPIO_PRT3_PC
 677              	.set Pin_Vhi__PC2, CYREG_GPIO_PRT3_PC2
 678              	.set Pin_Vhi__PORT, 3
 679              	.set Pin_Vhi__PS, CYREG_GPIO_PRT3_PS
 680              	.set Pin_Vhi__SHIFT, 7
 681              	
 682              	/* GreenLED */
 683              	.set GreenLED__0__DR, CYREG_GPIO_PRT2_DR
 684              	.set GreenLED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 685              	.set GreenLED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 686              	.set GreenLED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 687              	.set GreenLED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 688              	.set GreenLED__0__HSIOM_MASK, 0x0F000000
 689              	.set GreenLED__0__HSIOM_SHIFT, 24
 690              	.set GreenLED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 691              	.set GreenLED__0__INTR, CYREG_GPIO_PRT2_INTR
 692              	.set GreenLED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 693              	.set GreenLED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 694              	.set GreenLED__0__MASK, 0x40
 695              	.set GreenLED__0__PC, CYREG_GPIO_PRT2_PC
 696              	.set GreenLED__0__PC2, CYREG_GPIO_PRT2_PC2
 697              	.set GreenLED__0__PORT, 2
 698              	.set GreenLED__0__PS, CYREG_GPIO_PRT2_PS
 699              	.set GreenLED__0__SHIFT, 6
 700              	.set GreenLED__DR, CYREG_GPIO_PRT2_DR
 701              	.set GreenLED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 702              	.set GreenLED__DR_INV, CYREG_GPIO_PRT2_DR_INV
 703              	.set GreenLED__DR_SET, CYREG_GPIO_PRT2_DR_SET
 704              	.set GreenLED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 705              	.set GreenLED__INTR, CYREG_GPIO_PRT2_INTR
 706              	.set GreenLED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 707              	.set GreenLED__INTSTAT, CYREG_GPIO_PRT2_INTR
 708              	.set GreenLED__MASK, 0x40
 709              	.set GreenLED__PC, CYREG_GPIO_PRT2_PC
 710              	.set GreenLED__PC2, CYREG_GPIO_PRT2_PC2
 711              	.set GreenLED__PORT, 2
 712              	.set GreenLED__PS, CYREG_GPIO_PRT2_PS
 713              	.set GreenLED__SHIFT, 6
 714              	
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 98


 715              	/* Pin_Vlow */
 716              	.set Pin_Vlow__0__DR, CYREG_GPIO_PRT3_DR
 717              	.set Pin_Vlow__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 718              	.set Pin_Vlow__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 719              	.set Pin_Vlow__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 720              	.set Pin_Vlow__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 721              	.set Pin_Vlow__0__HSIOM_MASK, 0x0F000000
 722              	.set Pin_Vlow__0__HSIOM_SHIFT, 24
 723              	.set Pin_Vlow__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 724              	.set Pin_Vlow__0__INTR, CYREG_GPIO_PRT3_INTR
 725              	.set Pin_Vlow__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 726              	.set Pin_Vlow__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 727              	.set Pin_Vlow__0__MASK, 0x40
 728              	.set Pin_Vlow__0__PC, CYREG_GPIO_PRT3_PC
 729              	.set Pin_Vlow__0__PC2, CYREG_GPIO_PRT3_PC2
 730              	.set Pin_Vlow__0__PORT, 3
 731              	.set Pin_Vlow__0__PS, CYREG_GPIO_PRT3_PS
 732              	.set Pin_Vlow__0__SHIFT, 6
 733              	.set Pin_Vlow__DR, CYREG_GPIO_PRT3_DR
 734              	.set Pin_Vlow__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 735              	.set Pin_Vlow__DR_INV, CYREG_GPIO_PRT3_DR_INV
 736              	.set Pin_Vlow__DR_SET, CYREG_GPIO_PRT3_DR_SET
 737              	.set Pin_Vlow__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 738              	.set Pin_Vlow__INTR, CYREG_GPIO_PRT3_INTR
 739              	.set Pin_Vlow__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 740              	.set Pin_Vlow__INTSTAT, CYREG_GPIO_PRT3_INTR
 741              	.set Pin_Vlow__MASK, 0x40
 742              	.set Pin_Vlow__PC, CYREG_GPIO_PRT3_PC
 743              	.set Pin_Vlow__PC2, CYREG_GPIO_PRT3_PC2
 744              	.set Pin_Vlow__PORT, 3
 745              	.set Pin_Vlow__PS, CYREG_GPIO_PRT3_PS
 746              	.set Pin_Vlow__SHIFT, 6
 747              	
 748              	/* Pin_Vref */
 749              	.set Pin_Vref__0__DR, CYREG_GPIO_PRT1_DR
 750              	.set Pin_Vref__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 751              	.set Pin_Vref__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 752              	.set Pin_Vref__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 753              	.set Pin_Vref__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 754              	.set Pin_Vref__0__HSIOM_MASK, 0x0000F000
 755              	.set Pin_Vref__0__HSIOM_SHIFT, 12
 756              	.set Pin_Vref__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 757              	.set Pin_Vref__0__INTR, CYREG_GPIO_PRT1_INTR
 758              	.set Pin_Vref__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 759              	.set Pin_Vref__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 760              	.set Pin_Vref__0__MASK, 0x08
 761              	.set Pin_Vref__0__PC, CYREG_GPIO_PRT1_PC
 762              	.set Pin_Vref__0__PC2, CYREG_GPIO_PRT1_PC2
 763              	.set Pin_Vref__0__PORT, 1
 764              	.set Pin_Vref__0__PS, CYREG_GPIO_PRT1_PS
 765              	.set Pin_Vref__0__SHIFT, 3
 766              	.set Pin_Vref__DR, CYREG_GPIO_PRT1_DR
 767              	.set Pin_Vref__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 768              	.set Pin_Vref__DR_INV, CYREG_GPIO_PRT1_DR_INV
 769              	.set Pin_Vref__DR_SET, CYREG_GPIO_PRT1_DR_SET
 770              	.set Pin_Vref__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 771              	.set Pin_Vref__INTR, CYREG_GPIO_PRT1_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 99


 772              	.set Pin_Vref__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 773              	.set Pin_Vref__INTSTAT, CYREG_GPIO_PRT1_INTR
 774              	.set Pin_Vref__MASK, 0x08
 775              	.set Pin_Vref__PC, CYREG_GPIO_PRT1_PC
 776              	.set Pin_Vref__PC2, CYREG_GPIO_PRT1_PC2
 777              	.set Pin_Vref__PORT, 1
 778              	.set Pin_Vref__PS, CYREG_GPIO_PRT1_PS
 779              	.set Pin_Vref__SHIFT, 3
 780              	
 781              	/* Pin_Vtherm */
 782              	.set Pin_Vtherm__0__DR, CYREG_GPIO_PRT3_DR
 783              	.set Pin_Vtherm__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 784              	.set Pin_Vtherm__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 785              	.set Pin_Vtherm__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 786              	.set Pin_Vtherm__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 787              	.set Pin_Vtherm__0__HSIOM_MASK, 0x00F00000
 788              	.set Pin_Vtherm__0__HSIOM_SHIFT, 20
 789              	.set Pin_Vtherm__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 790              	.set Pin_Vtherm__0__INTR, CYREG_GPIO_PRT3_INTR
 791              	.set Pin_Vtherm__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 792              	.set Pin_Vtherm__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 793              	.set Pin_Vtherm__0__MASK, 0x20
 794              	.set Pin_Vtherm__0__PC, CYREG_GPIO_PRT3_PC
 795              	.set Pin_Vtherm__0__PC2, CYREG_GPIO_PRT3_PC2
 796              	.set Pin_Vtherm__0__PORT, 3
 797              	.set Pin_Vtherm__0__PS, CYREG_GPIO_PRT3_PS
 798              	.set Pin_Vtherm__0__SHIFT, 5
 799              	.set Pin_Vtherm__DR, CYREG_GPIO_PRT3_DR
 800              	.set Pin_Vtherm__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 801              	.set Pin_Vtherm__DR_INV, CYREG_GPIO_PRT3_DR_INV
 802              	.set Pin_Vtherm__DR_SET, CYREG_GPIO_PRT3_DR_SET
 803              	.set Pin_Vtherm__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 804              	.set Pin_Vtherm__INTR, CYREG_GPIO_PRT3_INTR
 805              	.set Pin_Vtherm__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 806              	.set Pin_Vtherm__INTSTAT, CYREG_GPIO_PRT3_INTR
 807              	.set Pin_Vtherm__MASK, 0x20
 808              	.set Pin_Vtherm__PC, CYREG_GPIO_PRT3_PC
 809              	.set Pin_Vtherm__PC2, CYREG_GPIO_PRT3_PC2
 810              	.set Pin_Vtherm__PORT, 3
 811              	.set Pin_Vtherm__PS, CYREG_GPIO_PRT3_PS
 812              	.set Pin_Vtherm__SHIFT, 5
 813              	
 814              	/* VrefBuffer_cy_psoc4_abuf */
 815              	.set VrefBuffer_cy_psoc4_abuf__COMP_STAT, CYREG_CTB1_COMP_STAT
 816              	.set VrefBuffer_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
 817              	.set VrefBuffer_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB1_CTB_CTRL
 818              	.set VrefBuffer_cy_psoc4_abuf__INTR, CYREG_CTB1_INTR
 819              	.set VrefBuffer_cy_psoc4_abuf__INTR_MASK, CYREG_CTB1_INTR_MASK
 820              	.set VrefBuffer_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
 821              	.set VrefBuffer_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB1_INTR_MASKED
 822              	.set VrefBuffer_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
 823              	.set VrefBuffer_cy_psoc4_abuf__INTR_SET, CYREG_CTB1_INTR_SET
 824              	.set VrefBuffer_cy_psoc4_abuf__INTR_SET_SHIFT, 1
 825              	.set VrefBuffer_cy_psoc4_abuf__INTR_SHIFT, 1
 826              	.set VrefBuffer_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB1_OA1_COMP_TRIM
 827              	.set VrefBuffer_cy_psoc4_abuf__OA_NUMBER, 1
 828              	.set VrefBuffer_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB1_OA1_OFFSET_TRIM
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 100


 829              	.set VrefBuffer_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB1_OA_RES1_CTRL
 830              	.set VrefBuffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
 831              	.set VrefBuffer_cy_psoc4_abuf__OA_SW, CYREG_CTB1_OA1_SW
 832              	.set VrefBuffer_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB1_OA1_SW_CLEAR
 833              	
 834              	/* Miscellaneous */
 835              	.set CyDesignWideVoltageReference_PRB_REF, CYREG_PASS_PRB_REF0
 836              	.set CYDEV_BANDGAP_REF_GAIN, 1
 837              	.set CYDEV_BCLK__HFCLK__HZ, 24000000
 838              	.set CYDEV_BCLK__HFCLK__KHZ, 24000
 839              	.set CYDEV_BCLK__HFCLK__MHZ, 24
 840              	.set CYDEV_BCLK__SYSCLK__HZ, 24000000
 841              	.set CYDEV_BCLK__SYSCLK__KHZ, 24000
 842              	.set CYDEV_BCLK__SYSCLK__MHZ, 24
 843              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 844              	.set CYDEV_CHIP_DIE_PSOC4A, 12
 845              	.set CYDEV_CHIP_DIE_PSOC5LP, 19
 846              	.set CYDEV_CHIP_DIE_PSOC5TM, 20
 847              	.set CYDEV_CHIP_DIE_TMA4, 2
 848              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 849              	.set CYDEV_CHIP_FAMILY_FM0P, 4
 850              	.set CYDEV_CHIP_FAMILY_FM3, 5
 851              	.set CYDEV_CHIP_FAMILY_FM4, 6
 852              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 853              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 854              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 855              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 856              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 857              	.set CYDEV_CHIP_JTAG_ID, 0x1C0011AC
 858              	.set CYDEV_CHIP_MEMBER_3A, 1
 859              	.set CYDEV_CHIP_MEMBER_4A, 12
 860              	.set CYDEV_CHIP_MEMBER_4C, 18
 861              	.set CYDEV_CHIP_MEMBER_4D, 8
 862              	.set CYDEV_CHIP_MEMBER_4E, 4
 863              	.set CYDEV_CHIP_MEMBER_4F, 13
 864              	.set CYDEV_CHIP_MEMBER_4G, 2
 865              	.set CYDEV_CHIP_MEMBER_4H, 11
 866              	.set CYDEV_CHIP_MEMBER_4I, 17
 867              	.set CYDEV_CHIP_MEMBER_4J, 9
 868              	.set CYDEV_CHIP_MEMBER_4K, 10
 869              	.set CYDEV_CHIP_MEMBER_4L, 16
 870              	.set CYDEV_CHIP_MEMBER_4M, 15
 871              	.set CYDEV_CHIP_MEMBER_4N, 6
 872              	.set CYDEV_CHIP_MEMBER_4O, 5
 873              	.set CYDEV_CHIP_MEMBER_4P, 14
 874              	.set CYDEV_CHIP_MEMBER_4Q, 7
 875              	.set CYDEV_CHIP_MEMBER_4U, 3
 876              	.set CYDEV_CHIP_MEMBER_5A, 20
 877              	.set CYDEV_CHIP_MEMBER_5B, 19
 878              	.set CYDEV_CHIP_MEMBER_FM3, 24
 879              	.set CYDEV_CHIP_MEMBER_FM4, 25
 880              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
 881              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
 882              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
 883              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 884              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4I
 885              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 101


 886              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 887              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 888              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 889              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 890              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 891              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 892              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 893              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 894              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 895              	.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
 896              	.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
 897              	.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
 898              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 899              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 900              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 901              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 902              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 903              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 904              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 905              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 906              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 907              	.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
 908              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 909              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 910              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 911              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 912              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 913              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 914              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 915              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 916              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 917              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 918              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 919              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 920              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 921              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 922              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 923              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 924              	.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
 925              	.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
 926              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 927              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 928              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 929              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 930              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 931              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 932              	.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
 933              	.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
 934              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
 935              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
 936              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
 937              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4I_PRODUCTION
 938              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 939              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 940              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 941              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
 942              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 102


 943              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 944              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 945              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 946              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 947              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 948              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 949              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 950              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 951              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 952              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 953              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 954              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 955              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
 956              	.set CYDEV_DEBUGGING_ENABLE, 1
 957              	.set CYDEV_DFT_SELECT_CLK0, 8
 958              	.set CYDEV_DFT_SELECT_CLK1, 9
 959              	.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
 960              	.set CYDEV_HEAP_SIZE, 0x80
 961              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 962              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 963              	.set CYDEV_INTR_NUMBER_DMA, 12
 964              	.set CYDEV_IS_EXPORTING_CODE, 0
 965              	.set CYDEV_IS_IMPORTING_CODE, 0
 966              	.set CYDEV_PRB_VDDA_SLEEP, 0
 967              	.set CYDEV_PROJ_TYPE, 0
 968              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 969              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 970              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 971              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 972              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 973              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 974              	.set CYDEV_STACK_SIZE, 0x0800
 975              	.set CYDEV_SYSTEM_PRB_SOURCE, 0
 976              	.set CYDEV_SYSTEM_PRB_VALUE, 15
 977              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 978              	.set CYDEV_VARIABLE_VDDA, 1
 979              	.set CYDEV_VDDA_MV, 3300
 980              	.set CYDEV_VDDD_MV, 3300
 981              	.set CYDEV_WDT_GENERATE_ISR, 0
 982              	.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
 983              	.set CYIPBLOCK_m0s8csdv2_VERSION, 1
 984              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 985              	.set CYIPBLOCK_m0s8lcd_VERSION, 2
 986              	.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
 987              	.set CYIPBLOCK_m0s8pass4b_VERSION, 1
 988              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 989              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 990              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 991              	.set CYIPBLOCK_m0s8wco_VERSION, 1
 992              	.set CYIPBLOCK_s8srsslt_VERSION, 1
 993              	.set DMA_CHANNELS_USED__MASK, 0
 994              	.set CYDEV_BOOTLOADER_ENABLE, 0
 995              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 103


  23              	****************************************************************************//**
  24              	*
  25              	*  Delays for the specified number of cycles.
  26              	*
  27              	*  \param uint32 cycles: number of cycles to delay.
  28              	*
  29              	* \return
  30              	*  None
  31              	*
  32              	*******************************************************************************/
  33              	/* void CyDelayCycles(uint32 cycles) */
  34              	.align 3                    /* Align to 8 byte boundary (2^n) */
  35              	.global CyDelayCycles
  36              	.func CyDelayCycles, CyDelayCycles
  37              	.type CyDelayCycles, %function
  38              	.thumb_func
  39              	CyDelayCycles:              /* cycles bytes */
  40 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
  41 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  42 0004 03D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  43              	.IFDEF CYIPBLOCK_m0s8cpuss_VERSION
  44              	    NOP                     /*    1    2    Loop alignment padding */
  45              	.ELSE
  46              	    .IFDEF CYIPBLOCK_s8srsslt_VERSION
  47              	        .IFDEF CYIPBLOCK_m0s8cpussv2_VERSION
  48              	            NOP             /*    1    2    Loop alignment padding */
  49              	        .ENDIF
  50              	    .ENDIF
  51              	    /* Leave loop unaligned */
  52              	.ENDIF
  53              	CyDelayCycles_loop:
  54              	/* For CM0+ branch instruction takes 2 CPU cycles, for CM0 it takes 3 cycles */
  55              	.IFDEF CYDEV_CM0P_BASE
  56 0006 0130     	    ADDS r0, r0, #1         /*    1    2    Increment counter */
  57 0008 0238     	    SUBS r0, r0, #2         /*    1    2    Decrement counter by 2 */
  58 000a FCD1     	    BNE CyDelayCycles_loop  /*    2    2    2 CPU cycles (if branche is taken)*/
  59 000c C046     	    NOP                     /*    1    2    Loop alignment padding */	
  60              	.ELSE
  61              	    SUBS r0, r0, #1         /*    1    2    Decrement counter */
  62              	    BNE CyDelayCycles_loop  /*    3    2    3 CPU cycles (if branche is taken)*/
  63              	    NOP                     /*    1    2    Loop alignment padding */
  64              	    NOP                     /*    1    2    Loop alignment padding */
  65              	.ENDIF
  66              	CyDelayCycles_done:
  67 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  68 0010 7047     	    BX lr                   /*    3    2 */
  69              	.endfunc
  70              	
  71              	
  72              	/*******************************************************************************
  73              	* Function Name: CyEnterCriticalSection
  74              	****************************************************************************//**
  75              	*
  76              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  77              	*  whether interrupts were previously enabled (the actual value depends on
  78              	*  whether the device is PSoC 3 or PSoC 5).
  79              	*
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 104


  80              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  81              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  82              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  83              	*  corrupting processor state, it must be the policy that all interrupt routines
  84              	*  restore the interrupt enable bits as they were found on entry.
  85              	*
  86              	* \return
  87              	*  uint8
  88              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  89              	*   were previously disabled.
  90              	*
  91              	*******************************************************************************/
  92              	/* uint8 CyEnterCriticalSection(void) */
  93              	.global CyEnterCriticalSection
  94              	.func CyEnterCriticalSection, CyEnterCriticalSection
  95              	.type CyEnterCriticalSection, %function
  96              	.thumb_func
  97              	CyEnterCriticalSection:
  98 0012 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
  99 0016 72B6     	    CPSID I                 /* Disable interrupts */
 100 0018 7047     	    BX lr
 101              	.endfunc
 102              	
 103              	
 104              	/*******************************************************************************
 105              	* Function Name: CyExitCriticalSection
 106              	****************************************************************************//**
 107              	*
 108              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 109              	*  CyEnterCriticalSection was called. The argument should be the value returned
 110              	*  from CyEnterCriticalSection.
 111              	*
 112              	*  \param uint8 savedIntrStatus:
 113              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 114              	*
 115              	* \return
 116              	*  None
 117              	*
 118              	*******************************************************************************/
 119              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 120              	.global CyExitCriticalSection
 121              	.func CyExitCriticalSection, CyExitCriticalSection
 122              	.type CyExitCriticalSection, %function
 123              	.thumb_func
 124              	CyExitCriticalSection:
 125 001a 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 126 001e 7047     	    BX lr
 127              	.endfunc
 128              	
 129              	.end
