<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1050" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1050{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1050{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1050{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1050{left:76px;bottom:1043px;letter-spacing:-0.09px;}
#t5_1050{left:173px;bottom:1043px;letter-spacing:-0.14px;}
#t6_1050{left:185px;bottom:1022px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t7_1050{left:185px;bottom:1005px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t8_1050{left:185px;bottom:988px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_1050{left:185px;bottom:972px;letter-spacing:-0.14px;word-spacing:0.03px;}
#ta_1050{left:185px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tb_1050{left:185px;bottom:938px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tc_1050{left:185px;bottom:921px;letter-spacing:-0.12px;word-spacing:0.02px;}
#td_1050{left:185px;bottom:904px;letter-spacing:-0.11px;word-spacing:0.01px;}
#te_1050{left:185px;bottom:888px;letter-spacing:-0.12px;}
#tf_1050{left:173px;bottom:866px;letter-spacing:-0.11px;}
#tg_1050{left:76px;bottom:843px;letter-spacing:-0.11px;}
#th_1050{left:173px;bottom:843px;letter-spacing:-0.11px;}
#ti_1050{left:185px;bottom:822px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tj_1050{left:185px;bottom:805px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tk_1050{left:185px;bottom:788px;letter-spacing:-0.11px;}
#tl_1050{left:173px;bottom:767px;letter-spacing:-0.11px;}
#tm_1050{left:76px;bottom:744px;letter-spacing:-0.15px;}
#tn_1050{left:173px;bottom:744px;letter-spacing:-0.12px;}
#to_1050{left:76px;bottom:721px;letter-spacing:-0.14px;}
#tp_1050{left:173px;bottom:721px;letter-spacing:-0.12px;}
#tq_1050{left:76px;bottom:698px;letter-spacing:-0.15px;}
#tr_1050{left:173px;bottom:698px;letter-spacing:-0.11px;}
#ts_1050{left:185px;bottom:677px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tt_1050{left:185px;bottom:660px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tu_1050{left:185px;bottom:643px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tv_1050{left:185px;bottom:626px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_1050{left:185px;bottom:609px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tx_1050{left:185px;bottom:593px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ty_1050{left:173px;bottom:571px;letter-spacing:-0.11px;}
#tz_1050{left:76px;bottom:548px;letter-spacing:-0.15px;}
#t10_1050{left:173px;bottom:548px;letter-spacing:-0.13px;}
#t11_1050{left:173px;bottom:527px;letter-spacing:-0.11px;}
#t12_1050{left:173px;bottom:510px;letter-spacing:-0.1px;}
#t13_1050{left:76px;bottom:487px;letter-spacing:-0.17px;}
#t14_1050{left:173px;bottom:487px;letter-spacing:-0.1px;}
#t15_1050{left:173px;bottom:466px;letter-spacing:-0.11px;}
#t16_1050{left:76px;bottom:443px;letter-spacing:-0.14px;}
#t17_1050{left:173px;bottom:443px;letter-spacing:-0.12px;}
#t18_1050{left:173px;bottom:422px;letter-spacing:-0.11px;}
#t19_1050{left:173px;bottom:405px;letter-spacing:-0.1px;}
#t1a_1050{left:76px;bottom:382px;letter-spacing:-0.13px;}
#t1b_1050{left:173px;bottom:382px;letter-spacing:-0.11px;}
#t1c_1050{left:173px;bottom:360px;letter-spacing:-0.11px;}
#t1d_1050{left:76px;bottom:338px;letter-spacing:-0.15px;}
#t1e_1050{left:173px;bottom:338px;letter-spacing:-0.12px;}
#t1f_1050{left:151px;bottom:262px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1g_1050{left:246px;bottom:262px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1h_1050{left:76px;bottom:243px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1i_1050{left:173px;bottom:243px;letter-spacing:-0.14px;}
#t1j_1050{left:76px;bottom:220px;letter-spacing:-0.11px;}
#t1k_1050{left:173px;bottom:220px;letter-spacing:-0.12px;}
#t1l_1050{left:76px;bottom:197px;letter-spacing:-0.09px;}
#t1m_1050{left:173px;bottom:197px;letter-spacing:-0.12px;}
#t1n_1050{left:173px;bottom:180px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1o_1050{left:76px;bottom:157px;letter-spacing:-0.12px;}
#t1p_1050{left:173px;bottom:157px;letter-spacing:-0.12px;}
#t1q_1050{left:76px;bottom:134px;letter-spacing:-0.15px;}
#t1r_1050{left:173px;bottom:134px;letter-spacing:-0.12px;}
#t1s_1050{left:85px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1t_1050{left:180px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1u_1050{left:76px;bottom:1066px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1v_1050{left:173px;bottom:1066px;letter-spacing:-0.14px;}

.s1_1050{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1050{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1050{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1050{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1050{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1050" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1050Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1050" style="-webkit-user-select: none;"><object width="935" height="1210" data="1050/1050.svg" type="image/svg+xml" id="pdf1050" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1050" class="t s1_1050">28-22 </span><span id="t2_1050" class="t s1_1050">Vol. 3C </span>
<span id="t3_1050" class="t s2_1050">VM EXITS </span>
<span id="t4_1050" class="t s3_1050">6:3 </span><span id="t5_1050" class="t s3_1050">Reg1: </span>
<span id="t6_1050" class="t s3_1050">0 = RAX </span>
<span id="t7_1050" class="t s3_1050">1 = RCX </span>
<span id="t8_1050" class="t s3_1050">2 = RDX </span>
<span id="t9_1050" class="t s3_1050">3 = RBX </span>
<span id="ta_1050" class="t s3_1050">4 = RSP </span>
<span id="tb_1050" class="t s3_1050">5 = RBP </span>
<span id="tc_1050" class="t s3_1050">6 = RSI </span>
<span id="td_1050" class="t s3_1050">7 = RDI </span>
<span id="te_1050" class="t s3_1050">8–15 represent R8–R15, respectively (used only on processors that support Intel 64 architecture) </span>
<span id="tf_1050" class="t s3_1050">Undefined for memory instructions (bit 10 is clear). </span>
<span id="tg_1050" class="t s3_1050">9:7 </span><span id="th_1050" class="t s3_1050">Address size: </span>
<span id="ti_1050" class="t s3_1050">0: 16-bit </span>
<span id="tj_1050" class="t s3_1050">1: 32-bit </span>
<span id="tk_1050" class="t s3_1050">2: 64-bit (used only on processors that support Intel 64 architecture) </span>
<span id="tl_1050" class="t s3_1050">Other values not used. Undefined for register instructions (bit 10 is set). </span>
<span id="tm_1050" class="t s3_1050">10 </span><span id="tn_1050" class="t s3_1050">Mem/Reg (0 = memory; 1 = register). </span>
<span id="to_1050" class="t s3_1050">14:11 </span><span id="tp_1050" class="t s3_1050">Undefined. </span>
<span id="tq_1050" class="t s3_1050">17:15 </span><span id="tr_1050" class="t s3_1050">Segment register: </span>
<span id="ts_1050" class="t s3_1050">0: ES </span>
<span id="tt_1050" class="t s3_1050">1: CS </span>
<span id="tu_1050" class="t s3_1050">2: SS </span>
<span id="tv_1050" class="t s3_1050">3: DS </span>
<span id="tw_1050" class="t s3_1050">4: FS </span>
<span id="tx_1050" class="t s3_1050">5: GS </span>
<span id="ty_1050" class="t s3_1050">Other values not used. Undefined for register instructions (bit 10 is set). </span>
<span id="tz_1050" class="t s3_1050">21:18 </span><span id="t10_1050" class="t s3_1050">IndexReg (encoded as Reg1 above) </span>
<span id="t11_1050" class="t s3_1050">Undefined for register instructions (bit 10 is set) and for memory instructions with no index register (bit 10 is clear </span>
<span id="t12_1050" class="t s3_1050">and bit 22 is set). </span>
<span id="t13_1050" class="t s3_1050">22 </span><span id="t14_1050" class="t s3_1050">IndexReg invalid (0 = valid; 1 = invalid) </span>
<span id="t15_1050" class="t s3_1050">Undefined for register instructions (bit 10 is set). </span>
<span id="t16_1050" class="t s3_1050">26:23 </span><span id="t17_1050" class="t s3_1050">BaseReg (encoded as Reg1 above) </span>
<span id="t18_1050" class="t s3_1050">Undefined for register instructions (bit 10 is set) and for memory instructions with no base register (bit 10 is clear </span>
<span id="t19_1050" class="t s3_1050">and bit 27 is set). </span>
<span id="t1a_1050" class="t s3_1050">27 </span><span id="t1b_1050" class="t s3_1050">BaseReg invalid (0 = valid; 1 = invalid) </span>
<span id="t1c_1050" class="t s3_1050">Undefined for register instructions (bit 10 is set). </span>
<span id="t1d_1050" class="t s3_1050">31:28 </span><span id="t1e_1050" class="t s3_1050">Reg2 (same encoding as Reg1 above) </span>
<span id="t1f_1050" class="t s4_1050">Table 28-15. </span><span id="t1g_1050" class="t s4_1050">Format of the VM-Exit Instruction-Information Field as Used for LOADIWKEY </span>
<span id="t1h_1050" class="t s5_1050">Bit Position(s) </span><span id="t1i_1050" class="t s5_1050">Content </span>
<span id="t1j_1050" class="t s3_1050">2:0 </span><span id="t1k_1050" class="t s3_1050">Undefined. </span>
<span id="t1l_1050" class="t s3_1050">6:3 </span><span id="t1m_1050" class="t s3_1050">Reg1: identifies the first XMM register operand (XMM0–XMM15; values 8–15 are used only on processors that </span>
<span id="t1n_1050" class="t s3_1050">support Intel 64 architecture). </span>
<span id="t1o_1050" class="t s3_1050">30:7 </span><span id="t1p_1050" class="t s3_1050">Undefined. </span>
<span id="t1q_1050" class="t s3_1050">31:28 </span><span id="t1r_1050" class="t s3_1050">Reg2: identifies the second XMM register operand (see above). </span>
<span id="t1s_1050" class="t s4_1050">Table 28-14. </span><span id="t1t_1050" class="t s4_1050">Format of the VM-Exit Instruction-Information Field as Used for VMREAD and VMWRITE (Contd.) </span>
<span id="t1u_1050" class="t s5_1050">Bit Position(s) </span><span id="t1v_1050" class="t s5_1050">Content </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
