// Seed: 2400904610
module module_0 (
    output supply1 id_0,
    output supply1 id_1
);
  wor id_3, id_4, id_5, id_6, id_7;
  logic id_8;
  ;
  assign (strong1, weak0) id_4 = id_3 << id_6;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_1 = 32'd70,
    parameter id_2 = 32'd46
) (
    output uwire _id_0[1 : id_0  -  id_2],
    input supply1 _id_1,
    input tri0 _id_2,
    output tri1 id_3,
    output tri id_4
);
  wire id_6 = id_1;
  assign id_4 = id_1;
  logic id_7 = 1'b0;
  bit   id_8;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  bit id_9;
  always id_9 = id_1;
  always begin : LABEL_0
    id_8 <= -1;
  end
  wire id_10, id_11;
  uwire [id_1 : 1 'b0] id_12;
  assign id_12 = -1;
  assign id_9  = id_1;
endmodule
