{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 09:28:20 2024 " "Info: Processing started: Fri Feb 16 09:28:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.595 ns + Longest register register " "Info: + Longest register to register delay is 1.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 1 REG LCFF_X14_Y15_N1 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 21; REG Node = 'takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.272 ns) 0.637 ns inst12 2 COMB LCCOMB_X13_Y15_N28 12 " "Info: 2: + IC(0.365 ns) + CELL(0.272 ns) = 0.637 ns; Loc. = LCCOMB_X13_Y15_N28; Fanout = 12; COMB Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst12 } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 536 680 744 584 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.746 ns) 1.595 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] 3 REG LCFF_X13_Y15_N23 2 " "Info: 3: + IC(0.212 ns) + CELL(0.746 ns) = 1.595 ns; Loc. = LCFF_X13_Y15_N23; Fanout = 2; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst12 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 63.82 % ) " "Info: Total cell delay = 1.018 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 36.18 % ) " "Info: Total interconnect delay = 0.577 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst12 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} inst12 {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.365ns 0.212ns } { 0.000ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] 3 REG LCFF_X13_Y15_N23 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N23; Fanout = 2; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.460 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.618 ns) 2.460 ns takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y15_N1 21 " "Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 21; REG Node = 'takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { clk~clkctrl takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.84 % ) " "Info: Total cell delay = 1.472 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.988 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clk clk~clkctrl takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clk clk~clkctrl takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst12 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} inst12 {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.365ns 0.212ns } { 0.000ns 0.272ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clk clk~clkctrl takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] jns clk 4.254 ns register " "Info: tsu for register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]\" (data pin = \"jns\", clock pin = \"clk\") is 4.254 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.623 ns + Longest pin register " "Info: + Longest pin to register delay is 6.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns jns 1 PIN PIN_M3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 1; PIN Node = 'jns'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jns } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 264 56 224 280 "jns" "" } { 584 416 456 600 "jns" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.423 ns) + CELL(0.378 ns) 5.665 ns inst12 2 COMB LCCOMB_X13_Y15_N28 12 " "Info: 2: + IC(4.423 ns) + CELL(0.378 ns) = 5.665 ns; Loc. = LCCOMB_X13_Y15_N28; Fanout = 12; COMB Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.801 ns" { jns inst12 } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 536 680 744 584 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.746 ns) 6.623 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] 3 REG LCFF_X13_Y15_N23 2 " "Info: 3: + IC(0.212 ns) + CELL(0.746 ns) = 6.623 ns; Loc. = LCFF_X13_Y15_N23; Fanout = 2; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst12 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 30.02 % ) " "Info: Total cell delay = 1.988 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.635 ns ( 69.98 % ) " "Info: Total interconnect delay = 4.635 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { jns inst12 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { jns {} jns~combout {} inst12 {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 4.423ns 0.212ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] 3 REG LCFF_X13_Y15_N23 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N23; Fanout = 2; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { jns inst12 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { jns {} jns~combout {} inst12 {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 4.423ns 0.212ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk address\[10\] takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\] 8.009 ns register " "Info: tco from clock \"clk\" to destination pin \"address\[10\]\" through register \"takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\]\" is 8.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.460 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.618 ns) 2.460 ns takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\] 3 REG LCFF_X14_Y15_N5 21 " "Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N5; Fanout = 21; REG Node = 'takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { clk~clkctrl takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.84 % ) " "Info: Total cell delay = 1.472 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.988 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clk clk~clkctrl takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.455 ns + Longest register pin " "Info: + Longest register to pin delay is 5.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\] 1 REG LCFF_X14_Y15_N5 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N5; Fanout = 21; REG Node = 'takt:inst15\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.053 ns) 1.099 ns inst9 2 COMB LCCOMB_X13_Y15_N24 12 " "Info: 2: + IC(1.046 ns) + CELL(0.053 ns) = 1.099 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 12; COMB Node = 'inst9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] inst9 } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 392 456 520 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.236 ns) + CELL(2.120 ns) 5.455 ns address\[10\] 3 PIN PIN_R6 0 " "Info: 3: + IC(2.236 ns) + CELL(2.120 ns) = 5.455 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'address\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { inst9 address[10] } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 360 56 232 376 "address\[11..0\]" "" } { 408 968 1047 424 "address\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 39.84 % ) " "Info: Total cell delay = 2.173 ns ( 39.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.282 ns ( 60.16 % ) " "Info: Total interconnect delay = 3.282 ns ( 60.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] inst9 address[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] {} inst9 {} address[10] {} } { 0.000ns 1.046ns 2.236ns } { 0.000ns 0.053ns 2.120ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clk clk~clkctrl takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] inst9 address[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { takt:inst15|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] {} inst9 {} address[10] {} } { 0.000ns 1.046ns 2.236ns } { 0.000ns 0.053ns 2.120ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] jump_address\[8\] clk -2.619 ns register " "Info: th for register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (data pin = \"jump_address\[8\]\", clock pin = \"clk\") is -2.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } { 512 32 80 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X13_Y15_N17 3 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.227 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns jump_address\[8\] 1 PIN PIN_E12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 1; PIN Node = 'jump_address\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[8] } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 288 32 224 304 "jump_address\[11..0\]" "" } { 248 424 532 264 "jump_address\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.091 ns) + CELL(0.309 ns) 5.227 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 2 REG LCFF_X13_Y15_N17 3 " "Info: 2: + IC(4.091 ns) + CELL(0.309 ns) = 5.227 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { jump_address[8] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 21.73 % ) " "Info: Total cell delay = 1.136 ns ( 21.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.091 ns ( 78.27 % ) " "Info: Total interconnect delay = 4.091 ns ( 78.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.227 ns" { jump_address[8] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.227 ns" { jump_address[8] {} jump_address[8]~combout {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 4.091ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.227 ns" { jump_address[8] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.227 ns" { jump_address[8] {} jump_address[8]~combout {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 4.091ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 09:28:20 2024 " "Info: Processing ended: Fri Feb 16 09:28:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
