Running in restricted mode: identify_job

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Identify (R) Instrumentor
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1

Arguments:   -srs_gen_hw /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v -prj /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/scratchproject.prs -idb /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.db -isrs /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_mult.srs -curimpl synthesis_1 -write_fdc -log /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.log -tsl PbkLIqng -fidc /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.idc
ProductType: identify_instrumentor




*** Integrated Instrumentor ***
Added instrumentation 'synthesis_1' to the project
. has been added to search path.
Loading instrumentation 'synthesis_1'
Source IDC file /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.idc
Setting IICE sample clock to '/architecture_top_level/uart_i/clk' for IICE named 'IICE'
Warning: Unable to instrument next breakpoints:
  /architecture_top_level/uart_reader_i/architecture_uart_reader/process_52/if_53/if_71/case_79/if_94/uart_reader.vhd:95
Possible cause: wrong RTL path.
Warning: Unable to instrument next breakpoints:
  /architecture_top_level/uart_reader_i/architecture_uart_reader/process_52/if_53/if_71/case_79/if_94/uart_reader.vhd:97
Possible cause: wrong RTL path.
Generating SRS instrumentation file: /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v
Checking netlist '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_mult.srs'
The design does not contain a UJTAG_WRAPPER instance.
OK, the design does not contain a UJTAG instance.
 Generating IICE 'IICE'for the following settings:
      Design settings:
          Device family          PolarFire
          Communication port     builtin
          Skew-resistant logic   off
          Export Trigger         no
          Import Trigger         0
          Language               verilog
      Sample Buffer:
          Type                   behavioral
          Depth                  128
          Width                  72 bits
          RAM type               BRAM
          Qualified sampling     off
          Always armed sampling  off
          Data compression       off
      Trigger controller:
          Preconfigured          no
          Type                   Simple Triggering
          Total-trigger Delay    1 cycles
 
Current instrumentation information: 	IICE=IICE 
		FPGA=regular 
		Total instrumentation in bits: Sample Only 70, Trigger Only 1, Sample and trigger 2
		Group wise instrumentation in bits: 
					Group NM:Sample Only 21, Sample and trigger 2
					Group s1:Sample Only 49, Sample and trigger 0
		Maximum sample clock frequency is same as maximum user clock frequency (as reported by P&R)
exit status=0
Unloading current instrumentation 'synthesis_1'
