# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do compression_video_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Suslikadze/Desktop/NII\ Televidenia/VSC {C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Parameters.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on Apr 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suslikadze/Desktop/NII Televidenia/VSC" C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Parameters.v 
# End time: 16:21:24 on Apr 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Suslikadze/Desktop/NII\ Televidenia/VSC {C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on Apr 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suslikadze/Desktop/NII Televidenia/VSC" C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v 
# -- Compiling module RAM_1
# 
# Top level modules:
# 	RAM_1
# End time: 16:21:24 on Apr 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Suslikadze/Desktop/NII\ Televidenia/VSC {C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:24 on Apr 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suslikadze/Desktop/NII Televidenia/VSC" C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v 
# -- Compiling module compression_video
# 
# Top level modules:
# 	compression_video
# End time: 16:21:25 on Apr 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Suslikadze/Desktop/NII\ Televidenia/VSC/simulation/modelsim {C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/compression.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:25 on Apr 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim" C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/compression.vt 
# -- Compiling module compression_video_vlg_tst2
# 
# Top level modules:
# 	compression_video_vlg_tst2
# End time: 16:21:25 on Apr 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  compression_video_vlg_tst2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" compression_video_vlg_tst2 
# Start time: 16:21:25 on Apr 28,2020
# Loading work.compression_video_vlg_tst2
# Loading work.compression_video
# Loading work.RAM_1
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/simulation/modelsim/compression.vt(51): [PCDPC] - Port size (8) does not match connection size (16) for port 'input_pix'. The port definition is at: C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /compression_video_vlg_tst2/i1 File: C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v
# ** Warning: (vsim-3015) C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/Lines.v(76): [PCDPC] - Port size (8) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /compression_video_vlg_tst2/i1/RAM_5 File: C:/Users/Suslikadze/Desktop/NII Televidenia/VSC/RAM_1.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Suslikadze  Hostname: DESKTOP-VBVAP00  ProcessID: 7628
#           Attempting to use alternate WLF file "./wlftfgrw9b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfgrw9b
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 16:51:08 on Apr 28,2020, Elapsed time: 0:29:43
# Errors: 0, Warnings: 4
