<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Paparazzi UAS: sw/airborne/arch/lpc21/include/lpcTMR.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v4.9_devel-402-gd5fd5f9</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('lpcTMR_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">lpcTMR.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * $RCSfile$</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * $Revision$</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Header file for Philips LPC ARM Processors.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright 2004 R O SoftWare</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * No guarantees, warrantees, or promises, implied or otherwise.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * May be used for hobby or commercial purposes provided copyright</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice remains intact.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *****************************************************************************/</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef INC_LPC_TMR_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define INC_LPC_TMR_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// Timer &amp; PWM Registers</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="code" href="structpwmTmrRegs__t.html">   18</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;{</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  REG32 ir;                             <span class="comment">// Interrupt Register</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;  REG32 tcr;                            <span class="comment">// Timer Control Register</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;  REG32 tc;                             <span class="comment">// Timer Counter</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  REG32 pr;                             <span class="comment">// Prescale Register</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  REG32 pc;                             <span class="comment">// Prescale Counter Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  REG32 mcr;                            <span class="comment">// Match Control Register</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  REG32 mr0;                            <span class="comment">// Match Register 0</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  REG32 mr1;                            <span class="comment">// Match Register 1</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  REG32 mr2;                            <span class="comment">// Match Register 2</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  REG32 mr3;                            <span class="comment">// Match Register 3</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  REG32 ccr;                            <span class="comment">// Capture Control Register</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  REG32 cr0;                            <span class="comment">// Capture Register 0</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  REG32 cr1;                            <span class="comment">// Capture Register 1</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  REG32 cr2;                            <span class="comment">// Capture Register 2</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  REG32 cr3;                            <span class="comment">// Capture Register 3</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  REG32 emr;                            <span class="comment">// External Match Register</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  REG32 mr4;                            <span class="comment">// Match Register 4</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  REG32 mr5;                            <span class="comment">// Match Register 5</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  REG32 mr6;                            <span class="comment">// Match Register 6</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  REG32 pcr;                            <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  REG32 ler;                            <span class="comment">// Latch Enable Register</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;} <a class="code" href="structpwmTmrRegs__t.html">pwmTmrRegs_t</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// Timer Interrupt Register Bit Definitions</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define TIR_MR0I    (1 &lt;&lt; 0)            // Interrupt flag for match channel 0</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIR_MR1I    (1 &lt;&lt; 1)            // Interrupt flag for match channel 1</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIR_MR2I    (1 &lt;&lt; 2)            // Interrupt flag for match channel 2</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIR_MR3I    (1 &lt;&lt; 3)            // Interrupt flag for match channel 3</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIR_CR0I    (1 &lt;&lt; 4)            // Interrupt flag for capture channel 0 event</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIR_CR1I    (1 &lt;&lt; 5)            // Interrupt flag for capture channel 1 event</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIR_CR2I    (1 &lt;&lt; 6)            // Interrupt flag for capture channel 2 event</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIR_CR3I    (1 &lt;&lt; 7)            // Interrupt flag for capture channel 3 event</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// Timer Control Register Bit Definitions</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define TCR_ENABLE  (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCR_RESET   (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Timer Match Control Register Bit Definitions</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define TMCR_MR0_I  (1 &lt;&lt; 0)            // Enable Interrupt when MR0 matches TC</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR0_R  (1 &lt;&lt; 1)            // Enable Reset of TC upon MR0 match</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR0_S  (1 &lt;&lt; 2)            // Enable Stop of TC upon MR0 match</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR1_I  (1 &lt;&lt; 3)            // Enable Interrupt when MR1 matches TC</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR1_R  (1 &lt;&lt; 4)            // Enable Reset of TC upon MR1 match</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR1_S  (1 &lt;&lt; 5)            // Enable Stop of TC upon MR1 match</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR2_I  (1 &lt;&lt; 6)            // Enable Interrupt when MR2 matches TC</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR2_R  (1 &lt;&lt; 7)            // Enable Reset of TC upon MR2 match</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR2_S  (1 &lt;&lt; 8)            // Enable Stop of TC upon MR2 match</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR3_I  (1 &lt;&lt; 9)            // Enable Interrupt when MR3 matches TC</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR3_R  (1 &lt;&lt; 10)           // Enable Reset of TC upon MR3 match</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR3_S  (1 &lt;&lt; 11)           // Enable Stop of TC upon MR3 match</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* PWMIR ( Interrupt Register ) bits definitions      */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define PWMIR_MR0I  _BV(0)            </span><span class="comment">/* Interrupt flag for match channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMIR_MR1I  _BV(1)            </span><span class="comment">/* Interrupt flag for match channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMIR_MR2I  _BV(2)            </span><span class="comment">/* Interrupt flag for match channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMIR_MR3I  _BV(3)            </span><span class="comment">/* Interrupt flag for match channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMIR_MR4I  _BV(8)            </span><span class="comment">/* Interrupt flag for match channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMIR_MR5I  _BV(9)            </span><span class="comment">/* Interrupt flag for match channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMIR_MR6I  _BV(10)           </span><span class="comment">/* Interrupt flag for match channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMIR_MASK  (0x070F)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* PWMTCR ( Timer Control Register ) bits definitions */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PWMTCR_COUNTER_ENABLE _BV(0) </span><span class="comment">/* enable PWM timer counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMTCR_COUNTER_RESET  _BV(1) </span><span class="comment">/* reset PWM timer counter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMTCR_PWM_ENABLE     _BV(3) </span><span class="comment">/* enable PWM mode          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* PWMMCR ( Match Control Register ) bits definitions */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PWMMCR_MR0I (1 &lt;&lt; 0)   </span><span class="comment">/* enable interrupt on match channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR0R (1 &lt;&lt; 1)   </span><span class="comment">/* enable reset on match channel 0     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR0S (1 &lt;&lt; 2)   </span><span class="comment">/* enable stop on match channel 0      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR1I (1 &lt;&lt; 3)   </span><span class="comment">/* enable interrupt on match channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR1R (1 &lt;&lt; 4)   </span><span class="comment">/* enable reset on match channel 1     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR1S (1 &lt;&lt; 5)   </span><span class="comment">/* enable stop on match channel 1      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR2I (1 &lt;&lt; 6)   </span><span class="comment">/* enable interrupt on match channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR2R (1 &lt;&lt; 7)   </span><span class="comment">/* enable reset on match channel 2     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR2S (1 &lt;&lt; 8)   </span><span class="comment">/* enable stop on match channel 2      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR3I (1 &lt;&lt; 9)   </span><span class="comment">/* enable interrupt on match channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR3R (1 &lt;&lt; 10)  </span><span class="comment">/* enable reset on match channel 3     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR3S (1 &lt;&lt; 11)  </span><span class="comment">/* enable stop on match channel 3      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR4I (1 &lt;&lt; 12)  </span><span class="comment">/* enable interrupt on match channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR4R (1 &lt;&lt; 13)  </span><span class="comment">/* enable reset on match channel 4     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR4S (1 &lt;&lt; 14)  </span><span class="comment">/* enable stop on match channel 4      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR5I (1 &lt;&lt; 15)  </span><span class="comment">/* enable interrupt on match channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR5R (1 &lt;&lt; 16)  </span><span class="comment">/* enable reset on match channel 5     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR5S (1 &lt;&lt; 17)  </span><span class="comment">/* enable stop on match channel 5      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR6I (1 &lt;&lt; 18)  </span><span class="comment">/* enable interrupt on match channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR6R (1 &lt;&lt; 19)  </span><span class="comment">/* enable reset on match channel 6     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMMCR_MR6S (1 &lt;&lt; 20)  </span><span class="comment">/* enable stop on match channel 6      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* PWMPCR ( Control Register ) bit definitions */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define PWMPCR_SEL2 _BV(2)     </span><span class="comment">/* select double edge for PWM2 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_SEL3 _BV(3)     </span><span class="comment">/* select double edge for PWM3 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_SEL4 _BV(4)     </span><span class="comment">/* select double edge for PWM4 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_SEL5 _BV(5)     </span><span class="comment">/* select double edge for PWM5 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_SEL6 _BV(6)     </span><span class="comment">/* select double edge for PWM6 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_ENA1 _BV(9)     </span><span class="comment">/* PWM1 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_ENA2 _BV(10)    </span><span class="comment">/* PWM2 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_ENA3 _BV(11)    </span><span class="comment">/* PWM3 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_ENA4 _BV(12)    </span><span class="comment">/* PWM4 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_ENA5 _BV(13)    </span><span class="comment">/* PWM5 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMPCR_ENA6 _BV(14)    </span><span class="comment">/* PWM6 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* PWMLER ( Latch Enable Register ) bit definitions */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define PWMLER_LATCH0 _BV(0)   </span><span class="comment">/* latch last MATCH0 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMLER_LATCH1 _BV(1)   </span><span class="comment">/* latch last MATCH1 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMLER_LATCH2 _BV(2)   </span><span class="comment">/* latch last MATCH2 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMLER_LATCH3 _BV(3)   </span><span class="comment">/* latch last MATCH3 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMLER_LATCH4 _BV(4)   </span><span class="comment">/* latch last MATCH4 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMLER_LATCH5 _BV(5)   </span><span class="comment">/* latch last MATCH5 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWMLER_LATCH6 _BV(6)   </span><span class="comment">/* latch last MATCH6 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// Timer Capture Control Register Bit Definitions</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define TCCR_CR0_R (1 &lt;&lt; 0)            // Enable Rising edge on CAPn.0 will load TC to CR0</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR0_F (1 &lt;&lt; 1)            // Enable Falling edge on CAPn.0 will load TC to CR0</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR0_I (1 &lt;&lt; 2)            // Enable Interrupt on load of CR0</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR1_R (1 &lt;&lt; 3)            // Enable Rising edge on CAPn.1 will load TC to CR1</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR1_F (1 &lt;&lt; 4)            // Enable Falling edge on CAPn.1 will load TC to CR1</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR1_I (1 &lt;&lt; 5)            // Enable Interrupt on load of CR1</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR2_R (1 &lt;&lt; 6)            // Enable Rising edge on CAPn.2 will load TC to CR2</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR2_F (1 &lt;&lt; 7)            // Enable Falling edge on CAPn.2 will load TC to CR2</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR2_I (1 &lt;&lt; 8)            // Enable Interrupt on load of CR2</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR3_R (1 &lt;&lt; 9)            // Enable Rising edge on CAPn.3 will load TC to CR3</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR3_F (1 &lt;&lt; 10)           // Enable Falling edge on CAPn.3 will load TC to CR3</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR3_I (1 &lt;&lt; 11)           // Enable Interrupt on load of CR3</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// Timer External Match Register</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define TEMR_EM0    (1 &lt;&lt; 0)             // reflects state of output match 0</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EM1    (1 &lt;&lt; 1)             // reflects state of output match 1</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EM2    (1 &lt;&lt; 2)             // reflects state of output match 2</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EM3    (1 &lt;&lt; 3)             // reflects state of output match 3</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC0_0 (0 &lt;&lt; 4)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC0_1 (1 &lt;&lt; 4)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC0_2 (2 &lt;&lt; 4)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC0_3 (3 &lt;&lt; 4)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC1_0 (0 &lt;&lt; 6)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC1_1 (1 &lt;&lt; 6)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC1_2 (2 &lt;&lt; 6)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC1_3 (3 &lt;&lt; 6)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC2_0 (0 &lt;&lt; 8)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC2_1 (1 &lt;&lt; 8)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC2_2 (2 &lt;&lt; 8)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC2_3 (3 &lt;&lt; 8)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC3_0 (0 &lt;&lt; 10)            // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC3_1 (1 &lt;&lt; 10)            // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC3_2 (2 &lt;&lt; 10)            // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC3_3 (3 &lt;&lt; 10)            // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_fc6475eb39ea0144fb6697b809fd11a9.html">arch</a></li><li class="navelem"><a class="el" href="dir_3f7617cb4a5e4fe5cc816b7b3bbdea3a.html">lpc21</a></li><li class="navelem"><a class="el" href="dir_106454a90d735ea8e812bb75c22c615b.html">include</a></li><li class="navelem"><b>lpcTMR.h</b></li>
    <li class="footer">Generated on Thu Jan 17 2013 14:39:36 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
