## Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

## You may copy and modify these files for your own internal use solely with
## Xilinx programmable logic devices and  Xilinx EDK system or create IP
## modules solely for Xilinx programmable logic devices and Xilinx EDK system.
## No rights are granted to distribute any files unless they are distributed in
## Xilinx programmable logic devices.
##################################################################
##
## Name     : opb_bram_if_cntlr
## Desc     : Microprocessor Peripheral Description
##          : Automatically generated by PsfUtility
##
###################################################################

BEGIN opb_bram_if_cntlr

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION HDL = VHDL
OPTION LAST_UPDATED = 10.1
OPTION DWIDTH = 32
OPTION AWIDTH = 32
OPTION NUM_WRITE_ENABLES = 4
OPTION ADDR_SLICE = 29
OPTION SPECIAL = BRAM_CNTLR
OPTION SYSLEVEL_DRC_PROC = check_syslevel_settings
OPTION IPLEVEL_DRC_PROC = check_iplevel_settings
OPTION USAGE_LEVEL = BASE_USER
OPTION DESC = OPB BRAM Controller
OPTION LONG_DESC = Attaches BRAM to the OPB
OPTION IP_GROUP = Memory and Memory Controller:MICROBLAZE:PPC
OPTION ARCH_SUPPORT_MAP = (virtex=PREFERRED, virtexe=PREFERRED, virtex2=PREFERRED, qvirtex2=PREFERRED, qrvirtex2=PREFERRED, spartan2=PREFERRED, spartan2e=PREFERRED, virtex2p=AVAILABLE, spartan3=AVAILABLE, spartan3an=AVAILABLE, spartan3a=AVAILABLE, spartan3e=AVAILABLE, spartan3adsp=AVAILABLE, virtex4lx=AVAILABLE, virtex4sx=AVAILABLE, virtex4fx=AVAILABLE, virtex5lx=AVAILABLE, virtex5sx=AVAILABLE, virtex5tx=AVAILABLE,virtex5fx=AVAILABLE,virtex5fxt=AVAILABLE,virtex6lx=AVAILABLE)


## Bus Interfaces
BUS_INTERFACE BUS = SOPB, BUS_STD = OPB, BUS_TYPE = SLAVE
BUS_INTERFACE BUS = PORTA, BUS_STD = XIL_BRAM, BUS_TYPE = INITIATOR

## Generics for VHDL or Parameters for Verilog
PARAMETER c_baseaddr = 0xffffffff, DT = std_logic_vector, BUS = SOPB, CACHEABLE = TRUE, ADDR_TYPE = MEMORY
PARAMETER c_highaddr = 0x00000000, DT = std_logic_vector, BUS = SOPB
PARAMETER c_include_burst_support = 0, DT = integer, RANGE = (0,1)
PARAMETER c_opb_dwidth = 32, DT = integer, ASSIGNMENT = CONSTANT
PARAMETER c_opb_awidth = 32, DT = integer, ASSIGNMENT = CONSTANT
PARAMETER c_opb_clk_period_ps = 40000, DT = integer, IO_IS = clk_freq

## Ports
PORT opb_clk = "", DIR = I, SIGIS = CLK, BUS = SOPB
PORT opb_rst = OPB_Rst, DIR = I, SIGIS = RST, BUS = SOPB
PORT opb_abus = OPB_ABus, DIR = I, VEC = [0:(c_opb_awidth-1)], BUS = SOPB
PORT opb_dbus = OPB_DBus, DIR = I, VEC = [0:(c_opb_dwidth-1)], BUS = SOPB
PORT sln_dbus = Sl_DBus, DIR = O, VEC = [0:(c_opb_dwidth-1)], BUS = SOPB
PORT opb_select = OPB_select, DIR = I, BUS = SOPB
PORT opb_rnw = OPB_RNW, DIR = I, BUS = SOPB
PORT opb_seqaddr = OPB_seqAddr, DIR = I, BUS = SOPB
PORT opb_be = OPB_BE, DIR = I, VEC = [0:((c_opb_dwidth/8)-1)], BUS = SOPB
PORT sln_xferack = Sl_xferAck, DIR = O, BUS = SOPB
PORT sln_errack = Sl_errAck, DIR = O, BUS = SOPB
PORT sln_toutsup = Sl_toutSup, DIR = O, BUS = SOPB
PORT sln_retry = Sl_retry, DIR = O, BUS = SOPB
PORT bram_rst = BRAM_Rst, DIR = O, BUS = PORTA
PORT bram_clk = BRAM_Clk, DIR = O, BUS = PORTA
PORT bram_en = BRAM_EN, DIR = O, BUS = PORTA
PORT bram_wen = BRAM_WEN, DIR = O, VEC = [0:((c_opb_dwidth/8)-1)], BUS = PORTA
PORT bram_addr = BRAM_Addr, DIR = O, VEC = [0:(c_opb_awidth-1)], BUS = PORTA
PORT bram_din = BRAM_Din, DIR = I, VEC = [0:(c_opb_dwidth-1)], BUS = PORTA
PORT bram_dout = BRAM_Dout, DIR = O, VEC = [0:(c_opb_dwidth-1)], BUS = PORTA

END
