// Seed: 3364881120
`define pp_21 0
`timescale 1ps / 1ps
`define pp_22 0
`define pp_23 0
`define pp_24 0
`timescale 1ps / 1ps
`define pp_25 0
`define pp_26 0
`define pp_27 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
`define pp_28 0
`define pp_29 0
`define pp_30 0
`define pp_31 0
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    input logic id_6
    , id_21,
    output id_7,
    input id_8,
    input logic id_9,
    output id_10,
    output id_11,
    input id_12,
    input id_13,
    input logic id_14,
    input id_15,
    output logic id_16,
    output tri0 id_17,
    input id_18,
    output logic id_19,
    input logic id_20
);
  assign id_17[1] = 1 ? 1 : 1;
  logic id_22 = 1;
  type_32(
      id_3 - 1, 1, 1'h0
  );
endmodule
