<!-- ìƒë‹¨ ë°°ë„ˆ -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=soft&color=0:96E6A1,100:86FDE8&height=170&text=Hi%2C%20I'm%20SeungHeon%20Park&fontSize=42&animation=fadeIn" />
</p>

---

## ğŸ‘¨â€ğŸ’» About Me
- Majored in **Electronic Engineering**  
- Passionate about **Digital Circuit Design, Signal Processing, Embedded Systems, and AI Applications**

---

## ğŸ›  Tech Stack
<p>
  <img src="https://img.shields.io/badge/C-2B579A?style=for-the-badge&logo=c&logoColor=white" />
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" />
  <img src="https://img.shields.io/badge/Verilog-1572B6?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/SystemVerilog-6A5ACD?style=for-the-badge&logo=verilog&logoColor=white" />
</p>

---

## ğŸš€ Featured Projects
| í”„ë¡œì íŠ¸ | ì„¤ëª… |
|---|---|
| [STM32 ë“œë˜ê³¤ ìŠˆíŒ… ê²Œì„](https://github.com/shhhhhhh1799/portfolio/blob/game/README.md) | ìë™ ë°œì‚¬ / ì ìˆ˜ / ë ˆë²¨ / ë°°ê²½ìŒì•…ì´ í¬í•¨ëœ STM32 ê¸°ë°˜ ë“œë˜ê³¤í”Œë¼ì´íŠ¸ ìŠ¤íƒ€ì¼ 2D ê²Œì„ |
| [Verilog ê¸°ë°˜ ì„ë² ë””ë“œ ì‹œìŠ¤í…œ í†µí•© ì„¤ê³„](https://github.com/shhhhhhh1799/portfolio/tree/uart_sensor_watch) | Watch, Stopwatch, ê±°ë¦¬ì¸¡ì •, ì˜¨ìŠµë„ í‘œì‹œ ê¸°ëŠ¥ì„ FPGAì—ì„œ í†µí•© êµ¬í˜„ |
| [AI ìˆ˜í•™ íŠœí„° ì‹œìŠ¤í…œ](https://github.com/shhhhhhh1799/portfolio/tree/mathtutor) | ì´ë¯¸ì§€/ìŒì„± ì…ë ¥ â†’ ìˆ˜ì‹ ë¶„ì„ â†’ ìì—°ì–´ í’€ì´ â†’ ìŒì„± ì¶œë ¥ê¹Œì§€ ìˆ˜í–‰í•˜ëŠ” AI ìˆ˜í•™ ë„ìš°ë¯¸ |

---

## ğŸ“Š GitHub Stats
<p>
  <img height="160" src="https://github-readme-stats.vercel.app/api?username=shhhhhhh1799&show_icons=true&theme=default&rank_icon=percentile" />
  <img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=shhhhhhh1799&layout=compact" />
</p>

---

## ğŸ“« Contact
ğŸ“§ **Email**: [ssssssh17@naver.com](mailto:ssssssh17@naver.com)
