
*** Running vivado
    with args -log nexysa7fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexysa7fpga.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jan 26 21:40:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source nexysa7fpga.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 492.086 ; gain = 197.754
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'a:/ECE544_GitHub/ece544w25_proj1_release_1_0/IP/ece544ip_w25'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top nexysa7fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1397.777 ; gain = 447.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexysa7fpga' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/hdl/nexysa7fpga.sv:7]
INFO: [Synth 8-6157] synthesizing module 'embsys' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:13]
INFO: [Synth 8-6157] synthesizing module 'embsys_PWM_Analyzer_0_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_PWM_Analyzer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_PWM_Analyzer_0_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_PWM_Analyzer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_PWM_Analyzer_1_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_PWM_Analyzer_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_PWM_Analyzer_1_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_PWM_Analyzer_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_PWM_Analyzer_2_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_PWM_Analyzer_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_PWM_Analyzer_2_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_PWM_Analyzer_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_gpio_0_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_gpio_0_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_timer_0_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_timer_0_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout1' of module 'embsys_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:397]
WARNING: [Synth 8-7071] port 'pwm0' of module 'embsys_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:397]
WARNING: [Synth 8-7071] port 'interrupt' of module 'embsys_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:397]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'embsys_axi_timer_0_0' has 26 connections declared, but only 23 given [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:397]
INFO: [Synth 8-6157] synthesizing module 'embsys_clk_wiz_1_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_clk_wiz_1_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_fit_timer_0_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_fit_timer_0_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_mdm_1_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_mdm_1_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_mdm_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt' of module 'embsys_mdm_1_0' is unconnected for instance 'mdm_1' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:431]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'embsys_mdm_1_0' has 30 connections declared, but only 29 given [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:431]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_axi_intc_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_axi_intc_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_axi_periph_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:814]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_OEGTNN' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2092]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_OEGTNN' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2092]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1X988FM' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2224]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1X988FM' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2224]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1LSUSSG' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2356]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1LSUSSG' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2356]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_Z0V64X' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2488]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_Z0V64X' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2488]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_10K59R8' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2620]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_10K59R8' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2620]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_CO79RP' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2766]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_CO79RP' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2766]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_17TSQV' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2912]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_17TSQV' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:2912]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1B6JKGM' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3058]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1B6JKGM' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3058]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_QRRRG2' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3438]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_QRRRG2' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3438]
INFO: [Synth 8-6157] synthesizing module 'embsys_xbar_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_xbar_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_axi_periph_0' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:814]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1SR2TDT' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3204]
INFO: [Synth 8-6157] synthesizing module 'embsys_dlmb_bram_if_cntlr_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_dlmb_bram_if_cntlr_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_dlmb_v10_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_dlmb_v10_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'embsys_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3350]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'embsys_dlmb_v10_0' has 25 connections declared, but only 24 given [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3350]
INFO: [Synth 8-6157] synthesizing module 'embsys_ilmb_bram_if_cntlr_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_ilmb_bram_if_cntlr_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_ilmb_v10_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_ilmb_v10_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'embsys_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3396]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'embsys_ilmb_v10_0' has 25 connections declared, but only 24 given [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3396]
INFO: [Synth 8-6157] synthesizing module 'embsys_lmb_bram_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_lmb_bram_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'embsys_lmb_bram_0' is unconnected for instance 'lmb_bram' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3421]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'embsys_lmb_bram_0' is unconnected for instance 'lmb_bram' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3421]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'embsys_lmb_bram_0' has 16 connections declared, but only 14 given [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3421]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1SR2TDT' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:3204]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_xlconcat_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/synth/embsys_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_xlconcat_0' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/synth/embsys_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'embsys_nexys4io_0_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_nexys4io_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_nexys4io_0_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_nexys4io_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'RGB1_Red' of module 'embsys_nexys4io_0_0' is unconnected for instance 'nexys4io_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:751]
WARNING: [Synth 8-7071] port 'RGB1_Green' of module 'embsys_nexys4io_0_0' is unconnected for instance 'nexys4io_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:751]
WARNING: [Synth 8-7071] port 'RGB1_Blue' of module 'embsys_nexys4io_0_0' is unconnected for instance 'nexys4io_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:751]
WARNING: [Synth 8-7023] instance 'nexys4io_0' of module 'embsys_nexys4io_0_0' has 38 connections declared, but only 35 given [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:751]
INFO: [Synth 8-6157] synthesizing module 'embsys_proc_sys_reset_0_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_proc_sys_reset_0_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'embsys_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:787]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'embsys_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:787]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'embsys_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:787]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'embsys_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:787]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'embsys_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:787]
INFO: [Synth 8-6157] synthesizing module 'embsys_rgbPWM_0_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_rgbPWM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_rgbPWM_0_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_rgbPWM_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_rst_clk_wiz_1_100M_0' [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_rst_clk_wiz_1_100M_0' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/.Xil/Vivado-7100-DESKTOP-BFRN34B/realtime/embsys_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'embsys_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:802]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'embsys_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:802]
INFO: [Synth 8-6155] done synthesizing module 'embsys' (0#1) [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/synth/embsys.v:13]
INFO: [Synth 8-6155] done synthesizing module 'nexysa7fpga' (0#1) [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/hdl/nexysa7fpga.sv:7]
WARNING: [Synth 8-7129] Port In1[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1520.246 ; gain = 569.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1520.246 ; gain = 569.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1520.246 ; gain = 569.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1520.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0/embsys_microblaze_0_0_in_context.xdc] for cell 'embsys_i/microblaze_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0/embsys_microblaze_0_0_in_context.xdc] for cell 'embsys_i/microblaze_0'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0/embsys_lmb_bram_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0/embsys_lmb_bram_0_in_context.xdc] for cell 'embsys_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0/embsys_xbar_0_in_context.xdc] for cell 'embsys_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0/embsys_xbar_0_in_context.xdc] for cell 'embsys_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_in_context.xdc] for cell 'embsys_i/microblaze_0_axi_intc'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_in_context.xdc] for cell 'embsys_i/microblaze_0_axi_intc'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0/embsys_mdm_1_0_in_context.xdc] for cell 'embsys_i/mdm_1'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0/embsys_mdm_1_0_in_context.xdc] for cell 'embsys_i/mdm_1'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc] for cell 'embsys_i/clk_wiz_1'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc] for cell 'embsys_i/clk_wiz_1'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'embsys_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'embsys_i/rst_clk_wiz_1_100M'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0/embsys_fit_timer_0_0_in_context.xdc] for cell 'embsys_i/fit_timer_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0/embsys_fit_timer_0_0_in_context.xdc] for cell 'embsys_i/fit_timer_0'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_nexys4io_0_0/embsys_nexys4io_0_0/embsys_nexys4io_0_0_in_context.xdc] for cell 'embsys_i/nexys4io_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_nexys4io_0_0/embsys_nexys4io_0_0/embsys_nexys4io_0_0_in_context.xdc] for cell 'embsys_i/nexys4io_0'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_0_0/embsys_PWM_Analyzer_0_0/embsys_PWM_Analyzer_0_0_in_context.xdc] for cell 'embsys_i/PWM_Analyzer_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_0_0/embsys_PWM_Analyzer_0_0/embsys_PWM_Analyzer_0_0_in_context.xdc] for cell 'embsys_i/PWM_Analyzer_0'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_1_0/embsys_PWM_Analyzer_1_0/embsys_PWM_Analyzer_0_0_in_context.xdc] for cell 'embsys_i/PWM_Analyzer_1'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_1_0/embsys_PWM_Analyzer_1_0/embsys_PWM_Analyzer_0_0_in_context.xdc] for cell 'embsys_i/PWM_Analyzer_1'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_2_0/embsys_PWM_Analyzer_2_0/embsys_PWM_Analyzer_0_0_in_context.xdc] for cell 'embsys_i/PWM_Analyzer_2'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_2_0/embsys_PWM_Analyzer_2_0/embsys_PWM_Analyzer_0_0_in_context.xdc] for cell 'embsys_i/PWM_Analyzer_2'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0/embsys_axi_timer_0_0_in_context.xdc] for cell 'embsys_i/axi_timer_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0/embsys_axi_timer_0_0_in_context.xdc] for cell 'embsys_i/axi_timer_0'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0_in_context.xdc] for cell 'embsys_i/axi_gpio_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0_in_context.xdc] for cell 'embsys_i/axi_gpio_0'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0_in_context.xdc] for cell 'embsys_i/rgbPWM_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0_in_context.xdc] for cell 'embsys_i/rgbPWM_0'
Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0_in_context.xdc] for cell 'embsys_i/proc_sys_reset_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0_in_context.xdc] for cell 'embsys_i/proc_sys_reset_0'
Parsing XDC File [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/constraints/nexysA7fpga.xdc]
Finished Parsing XDC File [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/constraints/nexysA7fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/constraints/nexysA7fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexysa7fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexysa7fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1543.184 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'embsys_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  a:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/fit_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/nexys4io_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/PWM_Analyzer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/PWM_Analyzer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/PWM_Analyzer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/rgbPWM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/proc_sys_reset_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |embsys_PWM_Analyzer_0_0        |         1|
|2     |embsys_PWM_Analyzer_1_0        |         1|
|3     |embsys_PWM_Analyzer_2_0        |         1|
|4     |embsys_axi_gpio_0_0            |         1|
|5     |embsys_axi_timer_0_0           |         1|
|6     |embsys_clk_wiz_1_0             |         1|
|7     |embsys_fit_timer_0_0           |         1|
|8     |embsys_mdm_1_0                 |         1|
|9     |embsys_microblaze_0_0          |         1|
|10    |embsys_microblaze_0_axi_intc_0 |         1|
|11    |embsys_xbar_0                  |         1|
|12    |embsys_nexys4io_0_0            |         1|
|13    |embsys_proc_sys_reset_0_0      |         1|
|14    |embsys_rgbPWM_0_0              |         1|
|15    |embsys_rst_clk_wiz_1_100M_0    |         1|
|16    |embsys_dlmb_bram_if_cntlr_0    |         1|
|17    |embsys_dlmb_v10_0              |         1|
|18    |embsys_ilmb_bram_if_cntlr_0    |         1|
|19    |embsys_ilmb_v10_0              |         1|
|20    |embsys_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |embsys_PWM_Analyzer_0        |     1|
|2     |embsys_PWM_Analyzer_1        |     1|
|3     |embsys_PWM_Analyzer_2        |     1|
|4     |embsys_axi_gpio_0            |     1|
|5     |embsys_axi_timer_0           |     1|
|6     |embsys_clk_wiz_1             |     1|
|7     |embsys_dlmb_bram_if_cntlr    |     1|
|8     |embsys_dlmb_v10              |     1|
|9     |embsys_fit_timer_0           |     1|
|10    |embsys_ilmb_bram_if_cntlr    |     1|
|11    |embsys_ilmb_v10              |     1|
|12    |embsys_lmb_bram              |     1|
|13    |embsys_mdm_1                 |     1|
|14    |embsys_microblaze_0          |     1|
|15    |embsys_microblaze_0_axi_intc |     1|
|16    |embsys_nexys4io_0            |     1|
|17    |embsys_proc_sys_reset_0      |     1|
|18    |embsys_rgbPWM_0              |     1|
|19    |embsys_rst_clk_wiz_1_100M    |     1|
|20    |embsys_xbar                  |     1|
|21    |IBUF                         |    22|
|22    |OBUF                         |    38|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.184 ; gain = 592.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1543.184 ; gain = 569.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.184 ; gain = 592.535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1543.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 37ec3cea
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1543.184 ; gain = 1029.891
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/ECE544_GitHub/ece544w25_proj1_release_1_0/project_1.runs/synth_1/nexysa7fpga.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file nexysa7fpga_utilization_synth.rpt -pb nexysa7fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 26 21:41:02 2025...
