<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/IDM_download/cal_shou/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/char_ram.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/char_ram_16x32.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/control.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/lcd_init.v'
WARNING - E:/IDM_download/cal_shou/impl1/source/lcd_init.v(45,1-58,31) (VERI-1199) parameter declaration becomes local in 'lcd_init' with formal parameter declaration list
WARNING - E:/IDM_download/cal_shou/impl1/source/lcd_init.v(62,1-67,48) (VERI-1199) parameter declaration becomes local in 'lcd_init' with formal parameter declaration list
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/lcd_show_char.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/lcd_write.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/show_string_number_ctrl.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/spi_lcd.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/calculator.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/command_parser.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/top.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/impl1/source/uart_rx.v'
(VERI-1482) Analyzing Verilog file 'E:/IDM_download/cal_shou/pll.v'
INFO - E:/IDM_download/cal_shou/impl1/source/char_ram_16x32.v(6,8-6,22) (VERI-1018) compiling module 'char_ram_16x32'
INFO - E:/IDM_download/cal_shou/impl1/source/char_ram_16x32.v(6,1-6101,10) (VERI-9000) elaborating module 'char_ram_16x32'
INFO - E:/IDM_download/cal_shou/impl1/source/top.v(1,8-1,11) (VERI-1018) compiling module 'top'
INFO - E:/IDM_download/cal_shou/impl1/source/top.v(1,1-76,10) (VERI-9000) elaborating module 'top'
INFO - E:/IDM_download/cal_shou/impl1/source/uart_rx.v(1,1-117,10) (VERI-9000) elaborating module 'uart_rx_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/command_parser.v(1,1-65,10) (VERI-9000) elaborating module 'command_parser_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/calculator.v(1,1-36,10) (VERI-9000) elaborating module 'calculator_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/spi_lcd.v(6,1-163,10) (VERI-9000) elaborating module 'spi_lcd_uniq_1'
INFO - E:/IDM_download/cal_shou/pll.v(8,1-93,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/lcd_write.v(11,1-175,10) (VERI-9000) elaborating module 'lcd_write_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/control.v(11,1-45,10) (VERI-9000) elaborating module 'control_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/lcd_init.v(17,1-280,10) (VERI-9000) elaborating module 'lcd_init_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/lcd_show_char.v(11,1-316,10) (VERI-9000) elaborating module 'lcd_show_char_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/show_string_number_ctrl.v(1,1-136,10) (VERI-9000) elaborating module 'show_string_number_ctrl_uniq_1'
INFO - E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - E:/Diamond_3.13/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - E:/IDM_download/cal_shou/impl1/source/char_ram.v(6,1-4116,10) (VERI-9000) elaborating module 'char_ram_uniq_1'
WARNING - E:/IDM_download/cal_shou/impl1/source/top.v(33,5-42,7) (VERI-1927) port 'state_debug' remains unconnected for this instance
Done: design load finished with (0) errors, and (3) warnings

</PRE></BODY></HTML>