{
  "module_name": "max77620.h",
  "hash_id": "375f00f17fa172b2e5c673a2ddcdd7bd2437819a9b10d1cc7251f6c9f1be7d93",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/max77620.h",
  "human_readable_source": " \n \n\n#ifndef _MFD_MAX77620_H_\n#define _MFD_MAX77620_H_\n\n#include <linux/types.h>\n\n \n#define MAX77620_REG_CNFGGLBL1\t\t\t0x00\n#define MAX77620_REG_CNFGGLBL2\t\t\t0x01\n#define MAX77620_REG_CNFGGLBL3\t\t\t0x02\n#define MAX77620_REG_CNFG1_32K\t\t\t0x03\n#define MAX77620_REG_CNFGBBC\t\t\t0x04\n#define MAX77620_REG_IRQTOP\t\t\t0x05\n#define MAX77620_REG_INTLBT\t\t\t0x06\n#define MAX77620_REG_IRQSD\t\t\t0x07\n#define MAX77620_REG_IRQ_LVL2_L0_7\t\t0x08\n#define MAX77620_REG_IRQ_LVL2_L8\t\t0x09\n#define MAX77620_REG_IRQ_LVL2_GPIO\t\t0x0A\n#define MAX77620_REG_ONOFFIRQ\t\t\t0x0B\n#define MAX77620_REG_NVERC\t\t\t0x0C\n#define MAX77620_REG_IRQTOPM\t\t\t0x0D\n#define MAX77620_REG_INTENLBT\t\t\t0x0E\n#define MAX77620_REG_IRQMASKSD\t\t\t0x0F\n#define MAX77620_REG_IRQ_MSK_L0_7\t\t0x10\n#define MAX77620_REG_IRQ_MSK_L8\t\t\t0x11\n#define MAX77620_REG_ONOFFIRQM\t\t\t0x12\n#define MAX77620_REG_STATLBT\t\t\t0x13\n#define MAX77620_REG_STATSD\t\t\t0x14\n#define MAX77620_REG_ONOFFSTAT\t\t\t0x15\n\n \n#define MAX77620_REG_SD0\t\t\t0x16\n#define MAX77620_REG_SD1\t\t\t0x17\n#define MAX77620_REG_SD2\t\t\t0x18\n#define MAX77620_REG_SD3\t\t\t0x19\n#define MAX77620_REG_SD4\t\t\t0x1A\n#define MAX77620_REG_DVSSD0\t\t\t0x1B\n#define MAX77620_REG_DVSSD1\t\t\t0x1C\n#define MAX77620_REG_SD0_CFG\t\t\t0x1D\n#define MAX77620_REG_SD1_CFG\t\t\t0x1E\n#define MAX77620_REG_SD2_CFG\t\t\t0x1F\n#define MAX77620_REG_SD3_CFG\t\t\t0x20\n#define MAX77620_REG_SD4_CFG\t\t\t0x21\n#define MAX77620_REG_SD_CFG2\t\t\t0x22\n#define MAX77620_REG_LDO0_CFG\t\t\t0x23\n#define MAX77620_REG_LDO0_CFG2\t\t\t0x24\n#define MAX77620_REG_LDO1_CFG\t\t\t0x25\n#define MAX77620_REG_LDO1_CFG2\t\t\t0x26\n#define MAX77620_REG_LDO2_CFG\t\t\t0x27\n#define MAX77620_REG_LDO2_CFG2\t\t\t0x28\n#define MAX77620_REG_LDO3_CFG\t\t\t0x29\n#define MAX77620_REG_LDO3_CFG2\t\t\t0x2A\n#define MAX77620_REG_LDO4_CFG\t\t\t0x2B\n#define MAX77620_REG_LDO4_CFG2\t\t\t0x2C\n#define MAX77620_REG_LDO5_CFG\t\t\t0x2D\n#define MAX77620_REG_LDO5_CFG2\t\t\t0x2E\n#define MAX77620_REG_LDO6_CFG\t\t\t0x2F\n#define MAX77620_REG_LDO6_CFG2\t\t\t0x30\n#define MAX77620_REG_LDO7_CFG\t\t\t0x31\n#define MAX77620_REG_LDO7_CFG2\t\t\t0x32\n#define MAX77620_REG_LDO8_CFG\t\t\t0x33\n#define MAX77620_REG_LDO8_CFG2\t\t\t0x34\n#define MAX77620_REG_LDO_CFG3\t\t\t0x35\n\n#define MAX77620_LDO_SLEW_RATE_MASK\t\t0x1\n\n \n#define MAX77620_TRACK4_MASK\t\t\tBIT(5)\n#define MAX77620_TRACK4_SHIFT\t\t\t5\n\n \n#define MAX77620_SDX_VOLT_MASK\t\t\t0xFF\n#define MAX77620_SD0_VOLT_MASK\t\t\t0x3F\n#define MAX77620_SD1_VOLT_MASK\t\t\t0x7F\n#define MAX77620_LDO_VOLT_MASK\t\t\t0x3F\n\n#define MAX77620_REG_GPIO0\t\t\t0x36\n#define MAX77620_REG_GPIO1\t\t\t0x37\n#define MAX77620_REG_GPIO2\t\t\t0x38\n#define MAX77620_REG_GPIO3\t\t\t0x39\n#define MAX77620_REG_GPIO4\t\t\t0x3A\n#define MAX77620_REG_GPIO5\t\t\t0x3B\n#define MAX77620_REG_GPIO6\t\t\t0x3C\n#define MAX77620_REG_GPIO7\t\t\t0x3D\n#define MAX77620_REG_PUE_GPIO\t\t\t0x3E\n#define MAX77620_REG_PDE_GPIO\t\t\t0x3F\n#define MAX77620_REG_AME_GPIO\t\t\t0x40\n#define MAX77620_REG_ONOFFCNFG1\t\t\t0x41\n#define MAX77620_REG_ONOFFCNFG2\t\t\t0x42\n\n \n#define MAX77620_REG_FPS_CFG0\t\t\t0x43\n#define MAX77620_REG_FPS_CFG1\t\t\t0x44\n#define MAX77620_REG_FPS_CFG2\t\t\t0x45\n#define MAX77620_REG_FPS_LDO0\t\t\t0x46\n#define MAX77620_REG_FPS_LDO1\t\t\t0x47\n#define MAX77620_REG_FPS_LDO2\t\t\t0x48\n#define MAX77620_REG_FPS_LDO3\t\t\t0x49\n#define MAX77620_REG_FPS_LDO4\t\t\t0x4A\n#define MAX77620_REG_FPS_LDO5\t\t\t0x4B\n#define MAX77620_REG_FPS_LDO6\t\t\t0x4C\n#define MAX77620_REG_FPS_LDO7\t\t\t0x4D\n#define MAX77620_REG_FPS_LDO8\t\t\t0x4E\n#define MAX77620_REG_FPS_SD0\t\t\t0x4F\n#define MAX77620_REG_FPS_SD1\t\t\t0x50\n#define MAX77620_REG_FPS_SD2\t\t\t0x51\n#define MAX77620_REG_FPS_SD3\t\t\t0x52\n#define MAX77620_REG_FPS_SD4\t\t\t0x53\n#define MAX77620_REG_FPS_NONE\t\t\t0\n\n#define MAX77620_FPS_SRC_MASK\t\t\t0xC0\n#define MAX77620_FPS_SRC_SHIFT\t\t\t6\n#define MAX77620_FPS_PU_PERIOD_MASK\t\t0x38\n#define MAX77620_FPS_PU_PERIOD_SHIFT\t\t3\n#define MAX77620_FPS_PD_PERIOD_MASK\t\t0x07\n#define MAX77620_FPS_PD_PERIOD_SHIFT\t\t0\n#define MAX77620_FPS_TIME_PERIOD_MASK\t\t0x38\n#define MAX77620_FPS_TIME_PERIOD_SHIFT\t\t3\n#define MAX77620_FPS_EN_SRC_MASK\t\t0x06\n#define MAX77620_FPS_EN_SRC_SHIFT\t\t1\n#define MAX77620_FPS_ENFPS_SW_MASK\t\t0x01\n#define MAX77620_FPS_ENFPS_SW\t\t\t0x01\n\n \n#define MAX77620_FPS_PERIOD_MIN_US\t\t40\n#define MAX20024_FPS_PERIOD_MIN_US\t\t20\n\n#define MAX20024_FPS_PERIOD_MAX_US\t\t2560\n#define MAX77620_FPS_PERIOD_MAX_US\t\t5120\n\n#define MAX77620_REG_FPS_GPIO1\t\t\t0x54\n#define MAX77620_REG_FPS_GPIO2\t\t\t0x55\n#define MAX77620_REG_FPS_GPIO3\t\t\t0x56\n#define MAX77620_REG_FPS_RSO\t\t\t0x57\n#define MAX77620_REG_CID0\t\t\t0x58\n#define MAX77620_REG_CID1\t\t\t0x59\n#define MAX77620_REG_CID2\t\t\t0x5A\n#define MAX77620_REG_CID3\t\t\t0x5B\n#define MAX77620_REG_CID4\t\t\t0x5C\n#define MAX77620_REG_CID5\t\t\t0x5D\n\n#define MAX77620_REG_DVSSD4\t\t\t0x5E\n#define MAX20024_REG_MAX_ADD\t\t\t0x70\n\n#define MAX77620_CID_DIDM_MASK\t\t\t0xF0\n#define MAX77620_CID_DIDM_SHIFT\t\t\t4\n\n \n#define MAX77620_SD_CNF2_ROVS_EN_SD1\t\tBIT(1)\n#define MAX77620_SD_CNF2_ROVS_EN_SD0\t\tBIT(2)\n\n \n#define MAX77620_CID5_DIDM(n)\t\t\t(((n) >> 4) & 0xF)\n \n#define MAX77620_CID5_DIDO(n)\t\t\t((n) & 0xF)\n\n \n#define MAX77620_SD_SR_MASK\t\t\t0xC0\n#define MAX77620_SD_SR_SHIFT\t\t\t6\n#define MAX77620_SD_POWER_MODE_MASK\t\t0x30\n#define MAX77620_SD_POWER_MODE_SHIFT\t\t4\n#define MAX77620_SD_CFG1_ADE_MASK\t\tBIT(3)\n#define MAX77620_SD_CFG1_ADE_DISABLE\t\t0\n#define MAX77620_SD_CFG1_ADE_ENABLE\t\tBIT(3)\n#define MAX77620_SD_FPWM_MASK\t\t\t0x04\n#define MAX77620_SD_FPWM_SHIFT\t\t\t2\n#define MAX77620_SD_FSRADE_MASK\t\t\t0x01\n#define MAX77620_SD_FSRADE_SHIFT\t\t0\n#define MAX77620_SD_CFG1_FPWM_SD_MASK\t\tBIT(2)\n#define MAX77620_SD_CFG1_FPWM_SD_SKIP\t\t0\n#define MAX77620_SD_CFG1_FPWM_SD_FPWM\t\tBIT(2)\n#define MAX20024_SD_CFG1_MPOK_MASK\t\tBIT(1)\n#define MAX77620_SD_CFG1_FSRADE_SD_MASK\t\tBIT(0)\n#define MAX77620_SD_CFG1_FSRADE_SD_DISABLE\t0\n#define MAX77620_SD_CFG1_FSRADE_SD_ENABLE\tBIT(0)\n\n \n#define MAX77620_LDO_POWER_MODE_MASK\t\t0xC0\n#define MAX77620_LDO_POWER_MODE_SHIFT\t\t6\n#define MAX20024_LDO_CFG2_MPOK_MASK\t\tBIT(2)\n#define MAX77620_LDO_CFG2_ADE_MASK\t\tBIT(1)\n#define MAX77620_LDO_CFG2_ADE_DISABLE\t\t0\n#define MAX77620_LDO_CFG2_ADE_ENABLE\t\tBIT(1)\n#define MAX77620_LDO_CFG2_SS_MASK\t\tBIT(0)\n#define MAX77620_LDO_CFG2_SS_FAST\t\tBIT(0)\n#define MAX77620_LDO_CFG2_SS_SLOW\t\t0\n\n#define MAX77620_IRQ_TOP_GLBL_MASK\t\tBIT(7)\n#define MAX77620_IRQ_TOP_SD_MASK\t\tBIT(6)\n#define MAX77620_IRQ_TOP_LDO_MASK\t\tBIT(5)\n#define MAX77620_IRQ_TOP_GPIO_MASK\t\tBIT(4)\n#define MAX77620_IRQ_TOP_RTC_MASK\t\tBIT(3)\n#define MAX77620_IRQ_TOP_32K_MASK\t\tBIT(2)\n#define MAX77620_IRQ_TOP_ONOFF_MASK\t\tBIT(1)\n\n#define MAX77620_IRQ_LBM_MASK\t\t\tBIT(3)\n#define MAX77620_IRQ_TJALRM1_MASK\t\tBIT(2)\n#define MAX77620_IRQ_TJALRM2_MASK\t\tBIT(1)\n\n#define MAX77620_PWR_I2C_ADDR\t\t\t0x3c\n#define MAX77620_RTC_I2C_ADDR\t\t\t0x68\n\n#define MAX77620_CNFG_GPIO_DRV_MASK\t\tBIT(0)\n#define MAX77620_CNFG_GPIO_DRV_PUSHPULL\t\tBIT(0)\n#define MAX77620_CNFG_GPIO_DRV_OPENDRAIN\t0\n#define MAX77620_CNFG_GPIO_DIR_MASK\t\tBIT(1)\n#define MAX77620_CNFG_GPIO_DIR_INPUT\t\tBIT(1)\n#define MAX77620_CNFG_GPIO_DIR_OUTPUT\t\t0\n#define MAX77620_CNFG_GPIO_INPUT_VAL_MASK\tBIT(2)\n#define MAX77620_CNFG_GPIO_OUTPUT_VAL_MASK\tBIT(3)\n#define MAX77620_CNFG_GPIO_OUTPUT_VAL_HIGH\tBIT(3)\n#define MAX77620_CNFG_GPIO_OUTPUT_VAL_LOW\t0\n#define MAX77620_CNFG_GPIO_INT_MASK\t\t(0x3 << 4)\n#define MAX77620_CNFG_GPIO_INT_FALLING\t\tBIT(4)\n#define MAX77620_CNFG_GPIO_INT_RISING\t\tBIT(5)\n#define MAX77620_CNFG_GPIO_DBNC_MASK\t\t(0x3 << 6)\n#define MAX77620_CNFG_GPIO_DBNC_None\t\t(0x0 << 6)\n#define MAX77620_CNFG_GPIO_DBNC_8ms\t\t(0x1 << 6)\n#define MAX77620_CNFG_GPIO_DBNC_16ms\t\t(0x2 << 6)\n#define MAX77620_CNFG_GPIO_DBNC_32ms\t\t(0x3 << 6)\n\n#define MAX77620_IRQ_LVL2_GPIO_EDGE0\t\tBIT(0)\n#define MAX77620_IRQ_LVL2_GPIO_EDGE1\t\tBIT(1)\n#define MAX77620_IRQ_LVL2_GPIO_EDGE2\t\tBIT(2)\n#define MAX77620_IRQ_LVL2_GPIO_EDGE3\t\tBIT(3)\n#define MAX77620_IRQ_LVL2_GPIO_EDGE4\t\tBIT(4)\n#define MAX77620_IRQ_LVL2_GPIO_EDGE5\t\tBIT(5)\n#define MAX77620_IRQ_LVL2_GPIO_EDGE6\t\tBIT(6)\n#define MAX77620_IRQ_LVL2_GPIO_EDGE7\t\tBIT(7)\n\n#define MAX77620_CNFG1_32K_OUT0_EN\t\tBIT(2)\n\n#define MAX77620_ONOFFCNFG1_SFT_RST\t\tBIT(7)\n#define MAX77620_ONOFFCNFG1_MRT_MASK\t\t0x38\n#define MAX77620_ONOFFCNFG1_MRT_SHIFT\t\t0x3\n#define MAX77620_ONOFFCNFG1_SLPEN\t\tBIT(2)\n#define MAX77620_ONOFFCNFG1_PWR_OFF\t\tBIT(1)\n#define MAX20024_ONOFFCNFG1_CLRSE\t\t0x18\n\n#define MAX77620_ONOFFCNFG2_SFT_RST_WK\t\tBIT(7)\n#define MAX77620_ONOFFCNFG2_WD_RST_WK\t\tBIT(6)\n#define MAX77620_ONOFFCNFG2_SLP_LPM_MSK\t\tBIT(5)\n#define MAX77620_ONOFFCNFG2_WK_ALARM1\t\tBIT(2)\n#define MAX77620_ONOFFCNFG2_WK_EN0\t\tBIT(0)\n\n#define MAX77620_GLBLM_MASK\t\t\tBIT(0)\n\n#define MAX77620_WDTC_MASK\t\t\t0x3\n#define MAX77620_WDTOFFC\t\t\tBIT(4)\n#define MAX77620_WDTSLPC\t\t\tBIT(3)\n#define MAX77620_WDTEN\t\t\t\tBIT(2)\n\n#define MAX77620_TWD_MASK\t\t\t0x3\n#define MAX77620_TWD_2s\t\t\t\t0x0\n#define MAX77620_TWD_16s\t\t\t0x1\n#define MAX77620_TWD_64s\t\t\t0x2\n#define MAX77620_TWD_128s\t\t\t0x3\n\n#define MAX77620_CNFGGLBL1_LBDAC_EN\t\tBIT(7)\n#define MAX77620_CNFGGLBL1_MPPLD\t\tBIT(6)\n#define MAX77620_CNFGGLBL1_LBHYST\t\t(BIT(5) | BIT(4))\n#define MAX77620_CNFGGLBL1_LBDAC\t\t0x0E\n#define MAX77620_CNFGGLBL1_LBRSTEN\t\tBIT(0)\n\n \n#define MAX77620_CNFGBBC_ENABLE\t\t\tBIT(0)\n#define MAX77620_CNFGBBC_CURRENT_MASK\t\t0x06\n#define MAX77620_CNFGBBC_CURRENT_SHIFT\t\t1\n#define MAX77620_CNFGBBC_VOLTAGE_MASK\t\t0x18\n#define MAX77620_CNFGBBC_VOLTAGE_SHIFT\t\t3\n#define MAX77620_CNFGBBC_LOW_CURRENT_DISABLE\tBIT(5)\n#define MAX77620_CNFGBBC_RESISTOR_MASK\t\t0xC0\n#define MAX77620_CNFGBBC_RESISTOR_SHIFT\t\t6\n\n#define MAX77620_FPS_COUNT\t\t\t3\n\n \nenum {\n\tMAX77620_IRQ_TOP_GLBL,\t\t \n\tMAX77620_IRQ_TOP_SD,\t\t \n\tMAX77620_IRQ_TOP_LDO,\t\t \n\tMAX77620_IRQ_TOP_GPIO,\t\t \n\tMAX77620_IRQ_TOP_RTC,\t\t \n\tMAX77620_IRQ_TOP_32K,\t\t \n\tMAX77620_IRQ_TOP_ONOFF,\t\t \n\tMAX77620_IRQ_LBT_MBATLOW,\t \n\tMAX77620_IRQ_LBT_TJALRM1,\t \n\tMAX77620_IRQ_LBT_TJALRM2,\t \n};\n\n \nenum {\n\tMAX77620_GPIO0,\n\tMAX77620_GPIO1,\n\tMAX77620_GPIO2,\n\tMAX77620_GPIO3,\n\tMAX77620_GPIO4,\n\tMAX77620_GPIO5,\n\tMAX77620_GPIO6,\n\tMAX77620_GPIO7,\n\tMAX77620_GPIO_NR,\n};\n\n \nenum max77620_fps_src {\n\tMAX77620_FPS_SRC_0,\n\tMAX77620_FPS_SRC_1,\n\tMAX77620_FPS_SRC_2,\n\tMAX77620_FPS_SRC_NONE,\n\tMAX77620_FPS_SRC_DEF,\n};\n\nenum max77620_chip_id {\n\tMAX77620,\n\tMAX20024,\n\tMAX77663,\n};\n\nstruct max77620_chip {\n\tstruct device *dev;\n\tstruct regmap *rmap;\n\n\tint chip_irq;\n\n\t \n\tenum max77620_chip_id chip_id;\n\n\tbool sleep_enable;\n\tbool enable_global_lpm;\n\tint shutdown_fps_period[MAX77620_FPS_COUNT];\n\tint suspend_fps_period[MAX77620_FPS_COUNT];\n\n\tstruct regmap_irq_chip_data *top_irq_data;\n\tstruct regmap_irq_chip_data *gpio_irq_data;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}