<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu19eg-ffvc1760-2-e</Part>
        <TopModelName>omp_reconstruction</TopModelName>
        <TargetClockPeriod>22.00</TargetClockPeriod>
        <ClockUncertainty>5.94</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>16.060</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>12472</Best-caseLatency>
            <Average-caseLatency>20907</Average-caseLatency>
            <Worst-caseLatency>30105</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.274 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.460 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.662 ms</Worst-caseRealTimeLatency>
            <Interval-min>12473</Interval-min>
            <Interval-max>30106</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <load_A_row>
                <Slack>16.06</Slack>
                <TripCount>48</TripCount>
                <Latency>6432</Latency>
                <AbsoluteTimeLatency>141504</AbsoluteTimeLatency>
                <IterationLatency>134</IterationLatency>
                <InstanceList/>
            </load_A_row>
            <main_iter>
                <Slack>16.06</Slack>
                <TripCount>8</TripCount>
                <Latency>
                    <range>
                        <min>5288</min>
                        <max>18024</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>116336</min>
                        <max>396528</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>661</min>
                        <max>2253</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <store_atom>
                    <Slack>16.06</Slack>
                    <TripCount>48</TripCount>
                    <Latency>96</Latency>
                    <AbsoluteTimeLatency>2112</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </store_atom>
                <store_Q>
                    <Slack>16.06</Slack>
                    <TripCount>48</TripCount>
                    <Latency>96</Latency>
                    <AbsoluteTimeLatency>2112</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </store_Q>
            </main_iter>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>60</BRAM_18K>
            <DSP>800</DSP>
            <FF>123702</FF>
            <LUT>95220</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1968</BRAM_18K>
            <DSP>1968</DSP>
            <FF>1045440</FF>
            <LUT>522720</LUT>
            <URAM>128</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>omp_reconstruction</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>omp_reconstruction</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>omp_reconstruction</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>omp_reconstruction</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_omp_reconstruction_Pipeline_init_x_fu_3663</InstName>
                    <ModuleName>omp_reconstruction_Pipeline_init_x</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3663</ID>
                    <BindInstances>add_ln203_fu_89_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_omp_reconstruction_Pipeline_load_A_col_fu_3670</InstName>
                    <ModuleName>omp_reconstruction_Pipeline_load_A_col</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3670</ID>
                    <BindInstances>add_ln209_fu_903_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_atom_selection_fu_3726</InstName>
                    <ModuleName>atom_selection</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3726</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_atom_selection_Pipeline_atom_loop_fu_1118</InstName>
                            <ModuleName>atom_selection_Pipeline_atom_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1118</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dot_product_M_fu_1171</InstName>
                                    <ModuleName>dot_product_M</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1171</ID>
                                    <BindInstances>fmul_32ns_32ns_32_2_max_dsp_0_U102 fadd_32ns_32ns_32_2_full_dsp_0_U54 fmul_32ns_32ns_32_2_max_dsp_0_U103 fadd_32ns_32ns_32_2_full_dsp_0_U55 fmul_32ns_32ns_32_2_max_dsp_0_U104 fadd_32ns_32ns_32_2_full_dsp_0_U56 fmul_32ns_32ns_32_2_max_dsp_0_U105 fadd_32ns_32ns_32_2_full_dsp_0_U57 fmul_32ns_32ns_32_2_max_dsp_0_U106 fadd_32ns_32ns_32_2_full_dsp_0_U58 fmul_32ns_32ns_32_2_max_dsp_0_U107 fadd_32ns_32ns_32_2_full_dsp_0_U59 fmul_32ns_32ns_32_2_max_dsp_0_U108 fadd_32ns_32ns_32_2_full_dsp_0_U60 fmul_32ns_32ns_32_2_max_dsp_0_U109 fadd_32ns_32ns_32_2_full_dsp_0_U61 fmul_32ns_32ns_32_2_max_dsp_0_U110 fadd_32ns_32ns_32_2_full_dsp_0_U62 fmul_32ns_32ns_32_2_max_dsp_0_U111 fadd_32ns_32ns_32_2_full_dsp_0_U63 fmul_32ns_32ns_32_2_max_dsp_0_U112 fadd_32ns_32ns_32_2_full_dsp_0_U64 fmul_32ns_32ns_32_2_max_dsp_0_U113 fadd_32ns_32ns_32_2_full_dsp_0_U65 fmul_32ns_32ns_32_2_max_dsp_0_U114 fadd_32ns_32ns_32_2_full_dsp_0_U66 fmul_32ns_32ns_32_2_max_dsp_0_U115 fadd_32ns_32ns_32_2_full_dsp_0_U67 fmul_32ns_32ns_32_2_max_dsp_0_U116 fadd_32ns_32ns_32_2_full_dsp_0_U68 fmul_32ns_32ns_32_2_max_dsp_0_U117 fadd_32ns_32ns_32_2_full_dsp_0_U69 fmul_32ns_32ns_32_2_max_dsp_0_U118 fadd_32ns_32ns_32_2_full_dsp_0_U70 fmul_32ns_32ns_32_2_max_dsp_0_U119 fadd_32ns_32ns_32_2_full_dsp_0_U71 fmul_32ns_32ns_32_2_max_dsp_0_U120 fadd_32ns_32ns_32_2_full_dsp_0_U72 fmul_32ns_32ns_32_2_max_dsp_0_U121 fadd_32ns_32ns_32_2_full_dsp_0_U73 fmul_32ns_32ns_32_2_max_dsp_0_U122 fadd_32ns_32ns_32_2_full_dsp_0_U74 fmul_32ns_32ns_32_2_max_dsp_0_U123 fadd_32ns_32ns_32_2_full_dsp_0_U75 fmul_32ns_32ns_32_2_max_dsp_0_U124 fadd_32ns_32ns_32_2_full_dsp_0_U76 fmul_32ns_32ns_32_2_max_dsp_0_U125 fadd_32ns_32ns_32_2_full_dsp_0_U77 fmul_32ns_32ns_32_2_max_dsp_0_U126 fadd_32ns_32ns_32_2_full_dsp_0_U78 fmul_32ns_32ns_32_2_max_dsp_0_U127 fadd_32ns_32ns_32_2_full_dsp_0_U79 fmul_32ns_32ns_32_2_max_dsp_0_U128 fadd_32ns_32ns_32_2_full_dsp_0_U80 fmul_32ns_32ns_32_2_max_dsp_0_U129 fadd_32ns_32ns_32_2_full_dsp_0_U81 fmul_32ns_32ns_32_2_max_dsp_0_U130 fadd_32ns_32ns_32_2_full_dsp_0_U82 fmul_32ns_32ns_32_2_max_dsp_0_U131 fadd_32ns_32ns_32_2_full_dsp_0_U83 fmul_32ns_32ns_32_2_max_dsp_0_U132 fadd_32ns_32ns_32_2_full_dsp_0_U84 fmul_32ns_32ns_32_2_max_dsp_0_U133 fadd_32ns_32ns_32_2_full_dsp_0_U85 fmul_32ns_32ns_32_2_max_dsp_0_U134 fadd_32ns_32ns_32_2_full_dsp_0_U86 fmul_32ns_32ns_32_2_max_dsp_0_U135 fadd_32ns_32ns_32_2_full_dsp_0_U87 fmul_32ns_32ns_32_2_max_dsp_0_U136 fadd_32ns_32ns_32_2_full_dsp_0_U88 fmul_32ns_32ns_32_2_max_dsp_0_U137 fadd_32ns_32ns_32_2_full_dsp_0_U89 fmul_32ns_32ns_32_2_max_dsp_0_U138 fadd_32ns_32ns_32_2_full_dsp_0_U90 fmul_32ns_32ns_32_2_max_dsp_0_U139 fadd_32ns_32ns_32_2_full_dsp_0_U91 fmul_32ns_32ns_32_2_max_dsp_0_U140 fadd_32ns_32ns_32_2_full_dsp_0_U92 fmul_32ns_32ns_32_2_max_dsp_0_U141 fadd_32ns_32ns_32_2_full_dsp_0_U93 fmul_32ns_32ns_32_2_max_dsp_0_U142 fadd_32ns_32ns_32_2_full_dsp_0_U94 fmul_32ns_32ns_32_2_max_dsp_0_U143 fadd_32ns_32ns_32_2_full_dsp_0_U95 fmul_32ns_32ns_32_2_max_dsp_0_U144 fadd_32ns_32ns_32_2_full_dsp_0_U96 fmul_32ns_32ns_32_2_max_dsp_0_U145 fadd_32ns_32ns_32_2_full_dsp_0_U97 fmul_32ns_32ns_32_2_max_dsp_0_U146 fadd_32ns_32ns_32_2_full_dsp_0_U98 fmul_32ns_32ns_32_2_max_dsp_0_U147 fadd_32ns_32ns_32_2_full_dsp_0_U99 fmul_32ns_32ns_32_2_max_dsp_0_U148 fadd_32ns_32ns_32_2_full_dsp_0_U100 fmul_32ns_32ns_32_2_max_dsp_0_U149 fadd_32ns_32ns_32_2_full_dsp_0_U101</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln28_fu_1347_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_gram_schmidt_fu_3826</InstName>
                    <ModuleName>gram_schmidt</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3826</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dot_product_M_fu_17199</InstName>
                            <ModuleName>dot_product_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>17199</ID>
                            <BindInstances>fmul_32ns_32ns_32_2_max_dsp_0_U102 fadd_32ns_32ns_32_2_full_dsp_0_U54 fmul_32ns_32ns_32_2_max_dsp_0_U103 fadd_32ns_32ns_32_2_full_dsp_0_U55 fmul_32ns_32ns_32_2_max_dsp_0_U104 fadd_32ns_32ns_32_2_full_dsp_0_U56 fmul_32ns_32ns_32_2_max_dsp_0_U105 fadd_32ns_32ns_32_2_full_dsp_0_U57 fmul_32ns_32ns_32_2_max_dsp_0_U106 fadd_32ns_32ns_32_2_full_dsp_0_U58 fmul_32ns_32ns_32_2_max_dsp_0_U107 fadd_32ns_32ns_32_2_full_dsp_0_U59 fmul_32ns_32ns_32_2_max_dsp_0_U108 fadd_32ns_32ns_32_2_full_dsp_0_U60 fmul_32ns_32ns_32_2_max_dsp_0_U109 fadd_32ns_32ns_32_2_full_dsp_0_U61 fmul_32ns_32ns_32_2_max_dsp_0_U110 fadd_32ns_32ns_32_2_full_dsp_0_U62 fmul_32ns_32ns_32_2_max_dsp_0_U111 fadd_32ns_32ns_32_2_full_dsp_0_U63 fmul_32ns_32ns_32_2_max_dsp_0_U112 fadd_32ns_32ns_32_2_full_dsp_0_U64 fmul_32ns_32ns_32_2_max_dsp_0_U113 fadd_32ns_32ns_32_2_full_dsp_0_U65 fmul_32ns_32ns_32_2_max_dsp_0_U114 fadd_32ns_32ns_32_2_full_dsp_0_U66 fmul_32ns_32ns_32_2_max_dsp_0_U115 fadd_32ns_32ns_32_2_full_dsp_0_U67 fmul_32ns_32ns_32_2_max_dsp_0_U116 fadd_32ns_32ns_32_2_full_dsp_0_U68 fmul_32ns_32ns_32_2_max_dsp_0_U117 fadd_32ns_32ns_32_2_full_dsp_0_U69 fmul_32ns_32ns_32_2_max_dsp_0_U118 fadd_32ns_32ns_32_2_full_dsp_0_U70 fmul_32ns_32ns_32_2_max_dsp_0_U119 fadd_32ns_32ns_32_2_full_dsp_0_U71 fmul_32ns_32ns_32_2_max_dsp_0_U120 fadd_32ns_32ns_32_2_full_dsp_0_U72 fmul_32ns_32ns_32_2_max_dsp_0_U121 fadd_32ns_32ns_32_2_full_dsp_0_U73 fmul_32ns_32ns_32_2_max_dsp_0_U122 fadd_32ns_32ns_32_2_full_dsp_0_U74 fmul_32ns_32ns_32_2_max_dsp_0_U123 fadd_32ns_32ns_32_2_full_dsp_0_U75 fmul_32ns_32ns_32_2_max_dsp_0_U124 fadd_32ns_32ns_32_2_full_dsp_0_U76 fmul_32ns_32ns_32_2_max_dsp_0_U125 fadd_32ns_32ns_32_2_full_dsp_0_U77 fmul_32ns_32ns_32_2_max_dsp_0_U126 fadd_32ns_32ns_32_2_full_dsp_0_U78 fmul_32ns_32ns_32_2_max_dsp_0_U127 fadd_32ns_32ns_32_2_full_dsp_0_U79 fmul_32ns_32ns_32_2_max_dsp_0_U128 fadd_32ns_32ns_32_2_full_dsp_0_U80 fmul_32ns_32ns_32_2_max_dsp_0_U129 fadd_32ns_32ns_32_2_full_dsp_0_U81 fmul_32ns_32ns_32_2_max_dsp_0_U130 fadd_32ns_32ns_32_2_full_dsp_0_U82 fmul_32ns_32ns_32_2_max_dsp_0_U131 fadd_32ns_32ns_32_2_full_dsp_0_U83 fmul_32ns_32ns_32_2_max_dsp_0_U132 fadd_32ns_32ns_32_2_full_dsp_0_U84 fmul_32ns_32ns_32_2_max_dsp_0_U133 fadd_32ns_32ns_32_2_full_dsp_0_U85 fmul_32ns_32ns_32_2_max_dsp_0_U134 fadd_32ns_32ns_32_2_full_dsp_0_U86 fmul_32ns_32ns_32_2_max_dsp_0_U135 fadd_32ns_32ns_32_2_full_dsp_0_U87 fmul_32ns_32ns_32_2_max_dsp_0_U136 fadd_32ns_32ns_32_2_full_dsp_0_U88 fmul_32ns_32ns_32_2_max_dsp_0_U137 fadd_32ns_32ns_32_2_full_dsp_0_U89 fmul_32ns_32ns_32_2_max_dsp_0_U138 fadd_32ns_32ns_32_2_full_dsp_0_U90 fmul_32ns_32ns_32_2_max_dsp_0_U139 fadd_32ns_32ns_32_2_full_dsp_0_U91 fmul_32ns_32ns_32_2_max_dsp_0_U140 fadd_32ns_32ns_32_2_full_dsp_0_U92 fmul_32ns_32ns_32_2_max_dsp_0_U141 fadd_32ns_32ns_32_2_full_dsp_0_U93 fmul_32ns_32ns_32_2_max_dsp_0_U142 fadd_32ns_32ns_32_2_full_dsp_0_U94 fmul_32ns_32ns_32_2_max_dsp_0_U143 fadd_32ns_32ns_32_2_full_dsp_0_U95 fmul_32ns_32ns_32_2_max_dsp_0_U144 fadd_32ns_32ns_32_2_full_dsp_0_U96 fmul_32ns_32ns_32_2_max_dsp_0_U145 fadd_32ns_32ns_32_2_full_dsp_0_U97 fmul_32ns_32ns_32_2_max_dsp_0_U146 fadd_32ns_32ns_32_2_full_dsp_0_U98 fmul_32ns_32ns_32_2_max_dsp_0_U147 fadd_32ns_32ns_32_2_full_dsp_0_U99 fmul_32ns_32ns_32_2_max_dsp_0_U148 fadd_32ns_32ns_32_2_full_dsp_0_U100 fmul_32ns_32ns_32_2_max_dsp_0_U149 fadd_32ns_32ns_32_2_full_dsp_0_U101</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln68_fu_19449_p2 add_ln75_fu_19466_p2 fsqrt_32ns_32ns_32_5_no_dsp_1_U540</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dot_product_M_fu_3927</InstName>
                    <ModuleName>dot_product_M</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3927</ID>
                    <BindInstances>fmul_32ns_32ns_32_2_max_dsp_0_U102 fadd_32ns_32ns_32_2_full_dsp_0_U54 fmul_32ns_32ns_32_2_max_dsp_0_U103 fadd_32ns_32ns_32_2_full_dsp_0_U55 fmul_32ns_32ns_32_2_max_dsp_0_U104 fadd_32ns_32ns_32_2_full_dsp_0_U56 fmul_32ns_32ns_32_2_max_dsp_0_U105 fadd_32ns_32ns_32_2_full_dsp_0_U57 fmul_32ns_32ns_32_2_max_dsp_0_U106 fadd_32ns_32ns_32_2_full_dsp_0_U58 fmul_32ns_32ns_32_2_max_dsp_0_U107 fadd_32ns_32ns_32_2_full_dsp_0_U59 fmul_32ns_32ns_32_2_max_dsp_0_U108 fadd_32ns_32ns_32_2_full_dsp_0_U60 fmul_32ns_32ns_32_2_max_dsp_0_U109 fadd_32ns_32ns_32_2_full_dsp_0_U61 fmul_32ns_32ns_32_2_max_dsp_0_U110 fadd_32ns_32ns_32_2_full_dsp_0_U62 fmul_32ns_32ns_32_2_max_dsp_0_U111 fadd_32ns_32ns_32_2_full_dsp_0_U63 fmul_32ns_32ns_32_2_max_dsp_0_U112 fadd_32ns_32ns_32_2_full_dsp_0_U64 fmul_32ns_32ns_32_2_max_dsp_0_U113 fadd_32ns_32ns_32_2_full_dsp_0_U65 fmul_32ns_32ns_32_2_max_dsp_0_U114 fadd_32ns_32ns_32_2_full_dsp_0_U66 fmul_32ns_32ns_32_2_max_dsp_0_U115 fadd_32ns_32ns_32_2_full_dsp_0_U67 fmul_32ns_32ns_32_2_max_dsp_0_U116 fadd_32ns_32ns_32_2_full_dsp_0_U68 fmul_32ns_32ns_32_2_max_dsp_0_U117 fadd_32ns_32ns_32_2_full_dsp_0_U69 fmul_32ns_32ns_32_2_max_dsp_0_U118 fadd_32ns_32ns_32_2_full_dsp_0_U70 fmul_32ns_32ns_32_2_max_dsp_0_U119 fadd_32ns_32ns_32_2_full_dsp_0_U71 fmul_32ns_32ns_32_2_max_dsp_0_U120 fadd_32ns_32ns_32_2_full_dsp_0_U72 fmul_32ns_32ns_32_2_max_dsp_0_U121 fadd_32ns_32ns_32_2_full_dsp_0_U73 fmul_32ns_32ns_32_2_max_dsp_0_U122 fadd_32ns_32ns_32_2_full_dsp_0_U74 fmul_32ns_32ns_32_2_max_dsp_0_U123 fadd_32ns_32ns_32_2_full_dsp_0_U75 fmul_32ns_32ns_32_2_max_dsp_0_U124 fadd_32ns_32ns_32_2_full_dsp_0_U76 fmul_32ns_32ns_32_2_max_dsp_0_U125 fadd_32ns_32ns_32_2_full_dsp_0_U77 fmul_32ns_32ns_32_2_max_dsp_0_U126 fadd_32ns_32ns_32_2_full_dsp_0_U78 fmul_32ns_32ns_32_2_max_dsp_0_U127 fadd_32ns_32ns_32_2_full_dsp_0_U79 fmul_32ns_32ns_32_2_max_dsp_0_U128 fadd_32ns_32ns_32_2_full_dsp_0_U80 fmul_32ns_32ns_32_2_max_dsp_0_U129 fadd_32ns_32ns_32_2_full_dsp_0_U81 fmul_32ns_32ns_32_2_max_dsp_0_U130 fadd_32ns_32ns_32_2_full_dsp_0_U82 fmul_32ns_32ns_32_2_max_dsp_0_U131 fadd_32ns_32ns_32_2_full_dsp_0_U83 fmul_32ns_32ns_32_2_max_dsp_0_U132 fadd_32ns_32ns_32_2_full_dsp_0_U84 fmul_32ns_32ns_32_2_max_dsp_0_U133 fadd_32ns_32ns_32_2_full_dsp_0_U85 fmul_32ns_32ns_32_2_max_dsp_0_U134 fadd_32ns_32ns_32_2_full_dsp_0_U86 fmul_32ns_32ns_32_2_max_dsp_0_U135 fadd_32ns_32ns_32_2_full_dsp_0_U87 fmul_32ns_32ns_32_2_max_dsp_0_U136 fadd_32ns_32ns_32_2_full_dsp_0_U88 fmul_32ns_32ns_32_2_max_dsp_0_U137 fadd_32ns_32ns_32_2_full_dsp_0_U89 fmul_32ns_32ns_32_2_max_dsp_0_U138 fadd_32ns_32ns_32_2_full_dsp_0_U90 fmul_32ns_32ns_32_2_max_dsp_0_U139 fadd_32ns_32ns_32_2_full_dsp_0_U91 fmul_32ns_32ns_32_2_max_dsp_0_U140 fadd_32ns_32ns_32_2_full_dsp_0_U92 fmul_32ns_32ns_32_2_max_dsp_0_U141 fadd_32ns_32ns_32_2_full_dsp_0_U93 fmul_32ns_32ns_32_2_max_dsp_0_U142 fadd_32ns_32ns_32_2_full_dsp_0_U94 fmul_32ns_32ns_32_2_max_dsp_0_U143 fadd_32ns_32ns_32_2_full_dsp_0_U95 fmul_32ns_32ns_32_2_max_dsp_0_U144 fadd_32ns_32ns_32_2_full_dsp_0_U96 fmul_32ns_32ns_32_2_max_dsp_0_U145 fadd_32ns_32ns_32_2_full_dsp_0_U97 fmul_32ns_32ns_32_2_max_dsp_0_U146 fadd_32ns_32ns_32_2_full_dsp_0_U98 fmul_32ns_32ns_32_2_max_dsp_0_U147 fadd_32ns_32ns_32_2_full_dsp_0_U99 fmul_32ns_32ns_32_2_max_dsp_0_U148 fadd_32ns_32ns_32_2_full_dsp_0_U100 fmul_32ns_32ns_32_2_max_dsp_0_U149 fadd_32ns_32ns_32_2_full_dsp_0_U101</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1_fu_4027</InstName>
                    <ModuleName>omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4027</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dot_product_M_fu_1468</InstName>
                            <ModuleName>dot_product_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1468</ID>
                            <BindInstances>fmul_32ns_32ns_32_2_max_dsp_0_U102 fadd_32ns_32ns_32_2_full_dsp_0_U54 fmul_32ns_32ns_32_2_max_dsp_0_U103 fadd_32ns_32ns_32_2_full_dsp_0_U55 fmul_32ns_32ns_32_2_max_dsp_0_U104 fadd_32ns_32ns_32_2_full_dsp_0_U56 fmul_32ns_32ns_32_2_max_dsp_0_U105 fadd_32ns_32ns_32_2_full_dsp_0_U57 fmul_32ns_32ns_32_2_max_dsp_0_U106 fadd_32ns_32ns_32_2_full_dsp_0_U58 fmul_32ns_32ns_32_2_max_dsp_0_U107 fadd_32ns_32ns_32_2_full_dsp_0_U59 fmul_32ns_32ns_32_2_max_dsp_0_U108 fadd_32ns_32ns_32_2_full_dsp_0_U60 fmul_32ns_32ns_32_2_max_dsp_0_U109 fadd_32ns_32ns_32_2_full_dsp_0_U61 fmul_32ns_32ns_32_2_max_dsp_0_U110 fadd_32ns_32ns_32_2_full_dsp_0_U62 fmul_32ns_32ns_32_2_max_dsp_0_U111 fadd_32ns_32ns_32_2_full_dsp_0_U63 fmul_32ns_32ns_32_2_max_dsp_0_U112 fadd_32ns_32ns_32_2_full_dsp_0_U64 fmul_32ns_32ns_32_2_max_dsp_0_U113 fadd_32ns_32ns_32_2_full_dsp_0_U65 fmul_32ns_32ns_32_2_max_dsp_0_U114 fadd_32ns_32ns_32_2_full_dsp_0_U66 fmul_32ns_32ns_32_2_max_dsp_0_U115 fadd_32ns_32ns_32_2_full_dsp_0_U67 fmul_32ns_32ns_32_2_max_dsp_0_U116 fadd_32ns_32ns_32_2_full_dsp_0_U68 fmul_32ns_32ns_32_2_max_dsp_0_U117 fadd_32ns_32ns_32_2_full_dsp_0_U69 fmul_32ns_32ns_32_2_max_dsp_0_U118 fadd_32ns_32ns_32_2_full_dsp_0_U70 fmul_32ns_32ns_32_2_max_dsp_0_U119 fadd_32ns_32ns_32_2_full_dsp_0_U71 fmul_32ns_32ns_32_2_max_dsp_0_U120 fadd_32ns_32ns_32_2_full_dsp_0_U72 fmul_32ns_32ns_32_2_max_dsp_0_U121 fadd_32ns_32ns_32_2_full_dsp_0_U73 fmul_32ns_32ns_32_2_max_dsp_0_U122 fadd_32ns_32ns_32_2_full_dsp_0_U74 fmul_32ns_32ns_32_2_max_dsp_0_U123 fadd_32ns_32ns_32_2_full_dsp_0_U75 fmul_32ns_32ns_32_2_max_dsp_0_U124 fadd_32ns_32ns_32_2_full_dsp_0_U76 fmul_32ns_32ns_32_2_max_dsp_0_U125 fadd_32ns_32ns_32_2_full_dsp_0_U77 fmul_32ns_32ns_32_2_max_dsp_0_U126 fadd_32ns_32ns_32_2_full_dsp_0_U78 fmul_32ns_32ns_32_2_max_dsp_0_U127 fadd_32ns_32ns_32_2_full_dsp_0_U79 fmul_32ns_32ns_32_2_max_dsp_0_U128 fadd_32ns_32ns_32_2_full_dsp_0_U80 fmul_32ns_32ns_32_2_max_dsp_0_U129 fadd_32ns_32ns_32_2_full_dsp_0_U81 fmul_32ns_32ns_32_2_max_dsp_0_U130 fadd_32ns_32ns_32_2_full_dsp_0_U82 fmul_32ns_32ns_32_2_max_dsp_0_U131 fadd_32ns_32ns_32_2_full_dsp_0_U83 fmul_32ns_32ns_32_2_max_dsp_0_U132 fadd_32ns_32ns_32_2_full_dsp_0_U84 fmul_32ns_32ns_32_2_max_dsp_0_U133 fadd_32ns_32ns_32_2_full_dsp_0_U85 fmul_32ns_32ns_32_2_max_dsp_0_U134 fadd_32ns_32ns_32_2_full_dsp_0_U86 fmul_32ns_32ns_32_2_max_dsp_0_U135 fadd_32ns_32ns_32_2_full_dsp_0_U87 fmul_32ns_32ns_32_2_max_dsp_0_U136 fadd_32ns_32ns_32_2_full_dsp_0_U88 fmul_32ns_32ns_32_2_max_dsp_0_U137 fadd_32ns_32ns_32_2_full_dsp_0_U89 fmul_32ns_32ns_32_2_max_dsp_0_U138 fadd_32ns_32ns_32_2_full_dsp_0_U90 fmul_32ns_32ns_32_2_max_dsp_0_U139 fadd_32ns_32ns_32_2_full_dsp_0_U91 fmul_32ns_32ns_32_2_max_dsp_0_U140 fadd_32ns_32ns_32_2_full_dsp_0_U92 fmul_32ns_32ns_32_2_max_dsp_0_U141 fadd_32ns_32ns_32_2_full_dsp_0_U93 fmul_32ns_32ns_32_2_max_dsp_0_U142 fadd_32ns_32ns_32_2_full_dsp_0_U94 fmul_32ns_32ns_32_2_max_dsp_0_U143 fadd_32ns_32ns_32_2_full_dsp_0_U95 fmul_32ns_32ns_32_2_max_dsp_0_U144 fadd_32ns_32ns_32_2_full_dsp_0_U96 fmul_32ns_32ns_32_2_max_dsp_0_U145 fadd_32ns_32ns_32_2_full_dsp_0_U97 fmul_32ns_32ns_32_2_max_dsp_0_U146 fadd_32ns_32ns_32_2_full_dsp_0_U98 fmul_32ns_32ns_32_2_max_dsp_0_U147 fadd_32ns_32ns_32_2_full_dsp_0_U99 fmul_32ns_32ns_32_2_max_dsp_0_U148 fadd_32ns_32ns_32_2_full_dsp_0_U100 fmul_32ns_32ns_32_2_max_dsp_0_U149 fadd_32ns_32ns_32_2_full_dsp_0_U101</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln253_fu_1696_p2 add_ln253_1_fu_1722_p2 add_ln254_fu_1852_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_omp_reconstruction_Pipeline_compute_b_fu_4087</InstName>
                    <ModuleName>omp_reconstruction_Pipeline_compute_b</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4087</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dot_product_M_1_fu_1256</InstName>
                            <ModuleName>dot_product_M_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1256</ID>
                            <BindInstances>fmul_32ns_32ns_32_2_max_dsp_1_U745 fadd_32ns_32ns_32_2_full_dsp_1_U697 fmul_32ns_32ns_32_2_max_dsp_1_U746 fadd_32ns_32ns_32_2_full_dsp_1_U698 fmul_32ns_32ns_32_2_max_dsp_1_U747 fadd_32ns_32ns_32_2_full_dsp_1_U699 fmul_32ns_32ns_32_2_max_dsp_1_U748 fadd_32ns_32ns_32_2_full_dsp_1_U700 fmul_32ns_32ns_32_2_max_dsp_1_U749 fadd_32ns_32ns_32_2_full_dsp_1_U701 fmul_32ns_32ns_32_2_max_dsp_1_U750 fadd_32ns_32ns_32_2_full_dsp_1_U702 fmul_32ns_32ns_32_2_max_dsp_1_U751 fadd_32ns_32ns_32_2_full_dsp_1_U703 fmul_32ns_32ns_32_2_max_dsp_1_U752 fadd_32ns_32ns_32_2_full_dsp_1_U704 fmul_32ns_32ns_32_2_max_dsp_1_U753 fadd_32ns_32ns_32_2_full_dsp_1_U705 fmul_32ns_32ns_32_2_max_dsp_1_U754 fadd_32ns_32ns_32_2_full_dsp_1_U706 fmul_32ns_32ns_32_2_max_dsp_1_U755 fadd_32ns_32ns_32_2_full_dsp_1_U707 fmul_32ns_32ns_32_2_max_dsp_1_U756 fadd_32ns_32ns_32_2_full_dsp_1_U708 fmul_32ns_32ns_32_2_max_dsp_1_U757 fadd_32ns_32ns_32_2_full_dsp_1_U709 fmul_32ns_32ns_32_2_max_dsp_1_U758 fadd_32ns_32ns_32_2_full_dsp_1_U710 fmul_32ns_32ns_32_2_max_dsp_1_U759 fadd_32ns_32ns_32_2_full_dsp_1_U711 fmul_32ns_32ns_32_2_max_dsp_1_U760 fadd_32ns_32ns_32_2_full_dsp_1_U712 fmul_32ns_32ns_32_2_max_dsp_1_U761 fadd_32ns_32ns_32_2_full_dsp_1_U713 fmul_32ns_32ns_32_2_max_dsp_1_U762 fadd_32ns_32ns_32_2_full_dsp_1_U714 fmul_32ns_32ns_32_2_max_dsp_1_U763 fadd_32ns_32ns_32_2_full_dsp_1_U715 fmul_32ns_32ns_32_2_max_dsp_1_U764 fadd_32ns_32ns_32_2_full_dsp_1_U716 fmul_32ns_32ns_32_2_max_dsp_1_U765 fadd_32ns_32ns_32_2_full_dsp_1_U717 fmul_32ns_32ns_32_2_max_dsp_1_U766 fadd_32ns_32ns_32_2_full_dsp_1_U718 fmul_32ns_32ns_32_2_max_dsp_1_U767 fadd_32ns_32ns_32_2_full_dsp_1_U719 fmul_32ns_32ns_32_2_max_dsp_1_U768 fadd_32ns_32ns_32_2_full_dsp_1_U720 fmul_32ns_32ns_32_2_max_dsp_1_U769 fadd_32ns_32ns_32_2_full_dsp_1_U721 fmul_32ns_32ns_32_2_max_dsp_1_U770 fadd_32ns_32ns_32_2_full_dsp_1_U722 fmul_32ns_32ns_32_2_max_dsp_1_U771 fadd_32ns_32ns_32_2_full_dsp_1_U723 fmul_32ns_32ns_32_2_max_dsp_1_U772 fadd_32ns_32ns_32_2_full_dsp_1_U724 fmul_32ns_32ns_32_2_max_dsp_1_U773 fadd_32ns_32ns_32_2_full_dsp_1_U725 fmul_32ns_32ns_32_2_max_dsp_1_U774 fadd_32ns_32ns_32_2_full_dsp_1_U726 fmul_32ns_32ns_32_2_max_dsp_1_U775 fadd_32ns_32ns_32_2_full_dsp_1_U727 fmul_32ns_32ns_32_2_max_dsp_1_U776 fadd_32ns_32ns_32_2_full_dsp_1_U728 fmul_32ns_32ns_32_2_max_dsp_1_U777 fadd_32ns_32ns_32_2_full_dsp_1_U729 fmul_32ns_32ns_32_2_max_dsp_1_U778 fadd_32ns_32ns_32_2_full_dsp_1_U730 fmul_32ns_32ns_32_2_max_dsp_1_U779 fadd_32ns_32ns_32_2_full_dsp_1_U731 fmul_32ns_32ns_32_2_max_dsp_1_U780 fadd_32ns_32ns_32_2_full_dsp_1_U732 fmul_32ns_32ns_32_2_max_dsp_1_U781 fadd_32ns_32ns_32_2_full_dsp_1_U733 fmul_32ns_32ns_32_2_max_dsp_1_U782 fadd_32ns_32ns_32_2_full_dsp_1_U734 fmul_32ns_32ns_32_2_max_dsp_1_U783 fadd_32ns_32ns_32_2_full_dsp_1_U735 fmul_32ns_32ns_32_2_max_dsp_1_U784 fadd_32ns_32ns_32_2_full_dsp_1_U736 fmul_32ns_32ns_32_2_max_dsp_1_U785 fadd_32ns_32ns_32_2_full_dsp_1_U737 fmul_32ns_32ns_32_2_max_dsp_1_U786 fadd_32ns_32ns_32_2_full_dsp_1_U738 fmul_32ns_32ns_32_2_max_dsp_1_U787 fadd_32ns_32ns_32_2_full_dsp_1_U739 fmul_32ns_32ns_32_2_max_dsp_1_U788 fadd_32ns_32ns_32_2_full_dsp_1_U740 fmul_32ns_32ns_32_2_max_dsp_1_U789 fadd_32ns_32ns_32_2_full_dsp_1_U741 fmul_32ns_32ns_32_2_max_dsp_1_U790 fadd_32ns_32ns_32_2_full_dsp_1_U742 fmul_32ns_32ns_32_2_max_dsp_1_U791 fadd_32ns_32ns_32_2_full_dsp_1_U743 fmul_32ns_32ns_32_2_max_dsp_1_U792 fadd_32ns_32ns_32_2_full_dsp_1_U744</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln273_fu_1418_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_acd_inversion_fu_4195</InstName>
                    <ModuleName>acd_inversion</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4195</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_acd_inversion_Pipeline_init_mats_fu_2762</InstName>
                            <ModuleName>acd_inversion_Pipeline_init_mats</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2762</ID>
                            <BindInstances>add_ln110_fu_1632_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_acd_inversion_Pipeline_inv_d_loop_fu_2886</InstName>
                            <ModuleName>acd_inversion_Pipeline_inv_d_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2886</ID>
                            <BindInstances>add_ln143_fu_235_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_acd_inversion_Pipeline_calc_T_fu_2906</InstName>
                            <ModuleName>acd_inversion_Pipeline_calc_T</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2906</ID>
                            <BindInstances>add_ln162_fu_1500_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_acd_inversion_Pipeline_calc_Ginv_fu_3060</InstName>
                            <ModuleName>acd_inversion_Pipeline_calc_Ginv</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3060</ID>
                            <BindInstances>add_ln169_fu_1918_p2 fmul_32ns_32ns_32_2_max_dsp_0_U1399 fadd_32ns_32ns_32_2_full_dsp_0_U1335 fmul_32ns_32ns_32_2_max_dsp_0_U1407 fadd_32ns_32ns_32_2_full_dsp_0_U1343 fmul_32ns_32ns_32_2_max_dsp_0_U1400 fadd_32ns_32ns_32_2_full_dsp_0_U1336 fmul_32ns_32ns_32_2_max_dsp_0_U1408 fadd_32ns_32ns_32_2_full_dsp_0_U1344 fmul_32ns_32ns_32_2_max_dsp_0_U1401 fadd_32ns_32ns_32_2_full_dsp_0_U1337 fmul_32ns_32ns_32_2_max_dsp_0_U1409 fadd_32ns_32ns_32_2_full_dsp_0_U1345 fmul_32ns_32ns_32_2_max_dsp_0_U1402 fadd_32ns_32ns_32_2_full_dsp_0_U1338 fmul_32ns_32ns_32_2_max_dsp_0_U1410 fadd_32ns_32ns_32_2_full_dsp_0_U1346 fmul_32ns_32ns_32_2_max_dsp_0_U1403 fadd_32ns_32ns_32_2_full_dsp_0_U1339 fmul_32ns_32ns_32_2_max_dsp_0_U1411 fadd_32ns_32ns_32_2_full_dsp_0_U1347 fmul_32ns_32ns_32_2_max_dsp_0_U1404 fadd_32ns_32ns_32_2_full_dsp_0_U1340 fmul_32ns_32ns_32_2_max_dsp_0_U1412 fadd_32ns_32ns_32_2_full_dsp_0_U1348 fmul_32ns_32ns_32_2_max_dsp_0_U1405 fadd_32ns_32ns_32_2_full_dsp_0_U1341 fmul_32ns_32ns_32_2_max_dsp_0_U1413 fadd_32ns_32ns_32_2_full_dsp_0_U1349 fmul_32ns_32ns_32_2_max_dsp_0_U1406 fadd_32ns_32ns_32_2_full_dsp_0_U1342 fmul_32ns_32ns_32_2_max_dsp_0_U1414 fadd_32ns_32ns_32_2_full_dsp_0_U1350 L_inv_02_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>L_U L_1_U L_2_U L_3_U L_4_U L_5_U L_6_U L_inv_U L_inv_1_U L_inv_2_U L_inv_3_U L_inv_4_U L_inv_5_U L_inv_6_U add_ln121_fu_4008_p2 add_ln135_fu_4414_p2 add_ln135_1_fu_4450_p2 add_ln135_2_fu_4512_p2 add_ln135_3_fu_4595_p2 add_ln135_4_fu_4678_p2 add_ln135_5_fu_4761_p2 add_ln149_fu_4907_p2 add_ln152_fu_4965_p2 add_ln148_fu_4925_p2 L_inv_02_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_omp_reconstruction_Pipeline_mult_theta_fu_4273</InstName>
                    <ModuleName>omp_reconstruction_Pipeline_mult_theta</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4273</ID>
                    <BindInstances>add_ln294_fu_706_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_omp_reconstruction_Pipeline_map_out_fu_4350</InstName>
                    <ModuleName>omp_reconstruction_Pipeline_map_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4350</ID>
                    <BindInstances>add_ln303_fu_132_p2 add_ln306_fu_160_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_local_U A_local_1_U A_local_2_U A_local_3_U A_local_4_U A_local_5_U A_local_6_U A_local_7_U A_local_8_U A_local_9_U A_local_10_U A_local_11_U A_local_12_U A_local_13_U A_local_14_U A_local_15_U A_local_16_U A_local_17_U A_local_18_U A_local_19_U A_local_20_U A_local_21_U A_local_22_U A_local_23_U A_local_24_U A_local_25_U A_local_26_U A_local_27_U A_local_28_U A_local_29_U A_local_30_U fmul_32ns_32ns_32_2_max_dsp_0_U1886 faddfsub_32ns_32ns_32_2_full_dsp_1_U1838 A_local_33_U fmul_32ns_32ns_32_2_max_dsp_0_U1887 faddfsub_32ns_32ns_32_2_full_dsp_1_U1839 A_local_36_U fmul_32ns_32ns_32_2_max_dsp_0_U1888 faddfsub_32ns_32ns_32_2_full_dsp_1_U1840 A_local_39_U fmul_32ns_32ns_32_2_max_dsp_0_U1889 faddfsub_32ns_32ns_32_2_full_dsp_1_U1841 A_local_42_U fmul_32ns_32ns_32_2_max_dsp_0_U1890 faddfsub_32ns_32ns_32_2_full_dsp_1_U1842 A_local_45_U fmul_32ns_32ns_32_2_max_dsp_0_U1891 faddfsub_32ns_32ns_32_2_full_dsp_1_U1843 Q_U fmul_32ns_32ns_32_2_max_dsp_0_U1892 faddfsub_32ns_32ns_32_2_full_dsp_1_U1844 Q_3_U fmul_32ns_32ns_32_2_max_dsp_0_U1893 faddfsub_32ns_32ns_32_2_full_dsp_1_U1845 Q_6_U Q_7_U Q_8_U Q_9_U Q_10_U Q_11_U Q_12_U Q_13_U Q_14_U Q_15_U Q_16_U Q_17_U Q_18_U Q_19_U Q_20_U Q_21_U Q_22_U Q_23_U Q_24_U Q_25_U Q_26_U Q_27_U Q_28_U Q_29_U Q_30_U Q_31_U Q_32_U Q_33_U Q_34_U Q_35_U Q_36_U Q_37_U Q_38_U fmul_32ns_32ns_32_2_max_dsp_0_U1886 faddfsub_32ns_32ns_32_2_full_dsp_1_U1838 Q_41_U Q_42_U fmul_32ns_32ns_32_2_max_dsp_0_U1894 faddfsub_32ns_32ns_32_2_full_dsp_1_U1846 Q_45_U Q_46_U fmul_32ns_32ns_32_2_max_dsp_0_U1902 faddfsub_32ns_32ns_32_2_full_dsp_1_U1854 Selected_A_1_U Selected_A_2_U fmul_32ns_32ns_32_2_max_dsp_0_U1910 faddfsub_32ns_32ns_32_2_full_dsp_1_U1862 Selected_A_5_U Selected_A_6_U fmul_32ns_32ns_32_2_max_dsp_0_U1918 faddfsub_32ns_32ns_32_2_full_dsp_1_U1870 Selected_A_9_U Selected_A_10_U fmul_32ns_32ns_32_2_max_dsp_0_U1926 faddfsub_32ns_32ns_32_2_full_dsp_1_U1878 Selected_A_13_U Selected_A_14_U Selected_A_15_U Selected_A_16_U Selected_A_17_U Selected_A_18_U Selected_A_19_U Selected_A_20_U fmul_32ns_32ns_32_2_max_dsp_0_U1887 faddfsub_32ns_32ns_32_2_full_dsp_1_U1839 fmul_32ns_32ns_32_2_max_dsp_0_U1895 faddfsub_32ns_32ns_32_2_full_dsp_1_U1847 fmul_32ns_32ns_32_2_max_dsp_0_U1903 faddfsub_32ns_32ns_32_2_full_dsp_1_U1855 fmul_32ns_32ns_32_2_max_dsp_0_U1911 faddfsub_32ns_32ns_32_2_full_dsp_1_U1863 fmul_32ns_32ns_32_2_max_dsp_0_U1919 faddfsub_32ns_32ns_32_2_full_dsp_1_U1871 fmul_32ns_32ns_32_2_max_dsp_0_U1927 faddfsub_32ns_32ns_32_2_full_dsp_1_U1879 Selected_A_33_U Selected_A_34_U Selected_A_35_U Selected_A_36_U fmul_32ns_32ns_32_2_max_dsp_0_U1888 faddfsub_32ns_32ns_32_2_full_dsp_1_U1840 fmul_32ns_32ns_32_2_max_dsp_0_U1896 faddfsub_32ns_32ns_32_2_full_dsp_1_U1848 fmul_32ns_32ns_32_2_max_dsp_0_U1904 faddfsub_32ns_32ns_32_2_full_dsp_1_U1856 fmul_32ns_32ns_32_2_max_dsp_0_U1912 faddfsub_32ns_32ns_32_2_full_dsp_1_U1864 fmul_32ns_32ns_32_2_max_dsp_0_U1920 faddfsub_32ns_32ns_32_2_full_dsp_1_U1872 fmul_32ns_32ns_32_2_max_dsp_0_U1928 faddfsub_32ns_32ns_32_2_full_dsp_1_U1880 G_U G_1_U G_2_U G_3_U fmul_32ns_32ns_32_2_max_dsp_0_U1889 faddfsub_32ns_32ns_32_2_full_dsp_1_U1841 fmul_32ns_32ns_32_2_max_dsp_0_U1897 faddfsub_32ns_32ns_32_2_full_dsp_1_U1849 fmul_32ns_32ns_32_2_max_dsp_0_U1909 add_ln208_fu_5634_p2 faddfsub_32ns_32ns_32_2_full_dsp_1_U1847 add_ln225_fu_6835_p2 add_ln238_fu_7196_p2 fmul_32ns_32ns_32_2_max_dsp_0_U1886 faddfsub_32ns_32ns_32_2_full_dsp_1_U1838 fmul_32ns_32ns_32_2_max_dsp_0_U1887 fmul_32ns_32ns_32_2_max_dsp_0_U1888 fmul_32ns_32ns_32_2_max_dsp_0_U1889 fmul_32ns_32ns_32_2_max_dsp_0_U1890 fmul_32ns_32ns_32_2_max_dsp_0_U1891 fmul_32ns_32ns_32_2_max_dsp_0_U1892 fmul_32ns_32ns_32_2_max_dsp_0_U1893 fmul_32ns_32ns_32_2_max_dsp_0_U1894 fmul_32ns_32ns_32_2_max_dsp_0_U1895 fmul_32ns_32ns_32_2_max_dsp_0_U1896 fmul_32ns_32ns_32_2_max_dsp_0_U1897 fmul_32ns_32ns_32_2_max_dsp_0_U1898 fmul_32ns_32ns_32_2_max_dsp_0_U1899 fmul_32ns_32ns_32_2_max_dsp_0_U1900 fmul_32ns_32ns_32_2_max_dsp_0_U1901 fmul_32ns_32ns_32_2_max_dsp_0_U1902 fmul_32ns_32ns_32_2_max_dsp_0_U1903 fmul_32ns_32ns_32_2_max_dsp_0_U1904 fmul_32ns_32ns_32_2_max_dsp_0_U1905 fmul_32ns_32ns_32_2_max_dsp_0_U1906 fmul_32ns_32ns_32_2_max_dsp_0_U1907 fmul_32ns_32ns_32_2_max_dsp_0_U1908 fmul_32ns_32ns_32_2_max_dsp_0_U1909 fmul_32ns_32ns_32_2_max_dsp_0_U1910 fmul_32ns_32ns_32_2_max_dsp_0_U1911 fmul_32ns_32ns_32_2_max_dsp_0_U1912 fmul_32ns_32ns_32_2_max_dsp_0_U1913 fmul_32ns_32ns_32_2_max_dsp_0_U1914 fmul_32ns_32ns_32_2_max_dsp_0_U1915 fmul_32ns_32ns_32_2_max_dsp_0_U1916 fmul_32ns_32ns_32_2_max_dsp_0_U1917 fmul_32ns_32ns_32_2_max_dsp_0_U1918 fmul_32ns_32ns_32_2_max_dsp_0_U1919 fmul_32ns_32ns_32_2_max_dsp_0_U1920 fmul_32ns_32ns_32_2_max_dsp_0_U1921 fmul_32ns_32ns_32_2_max_dsp_0_U1922 fmul_32ns_32ns_32_2_max_dsp_0_U1923 fmul_32ns_32ns_32_2_max_dsp_0_U1924 fmul_32ns_32ns_32_2_max_dsp_0_U1925 fmul_32ns_32ns_32_2_max_dsp_0_U1926 fmul_32ns_32ns_32_2_max_dsp_0_U1927 fmul_32ns_32ns_32_2_max_dsp_0_U1928 fmul_32ns_32ns_32_2_max_dsp_0_U1929 fmul_32ns_32ns_32_2_max_dsp_0_U1930 fmul_32ns_32ns_32_2_max_dsp_0_U1931 fmul_32ns_32ns_32_2_max_dsp_0_U1932 fmul_32ns_32ns_32_2_max_dsp_0_U1933 faddfsub_32ns_32ns_32_2_full_dsp_1_U1839 faddfsub_32ns_32ns_32_2_full_dsp_1_U1840 faddfsub_32ns_32ns_32_2_full_dsp_1_U1841 faddfsub_32ns_32ns_32_2_full_dsp_1_U1842 faddfsub_32ns_32ns_32_2_full_dsp_1_U1843 faddfsub_32ns_32ns_32_2_full_dsp_1_U1844 faddfsub_32ns_32ns_32_2_full_dsp_1_U1845 faddfsub_32ns_32ns_32_2_full_dsp_1_U1846 faddfsub_32ns_32ns_32_2_full_dsp_1_U1847 faddfsub_32ns_32ns_32_2_full_dsp_1_U1848 faddfsub_32ns_32ns_32_2_full_dsp_1_U1849 faddfsub_32ns_32ns_32_2_full_dsp_1_U1850 faddfsub_32ns_32ns_32_2_full_dsp_1_U1851 faddfsub_32ns_32ns_32_2_full_dsp_1_U1852 faddfsub_32ns_32ns_32_2_full_dsp_1_U1853 faddfsub_32ns_32ns_32_2_full_dsp_1_U1854 faddfsub_32ns_32ns_32_2_full_dsp_1_U1855 faddfsub_32ns_32ns_32_2_full_dsp_1_U1856 faddfsub_32ns_32ns_32_2_full_dsp_1_U1857 faddfsub_32ns_32ns_32_2_full_dsp_1_U1858 faddfsub_32ns_32ns_32_2_full_dsp_1_U1859 faddfsub_32ns_32ns_32_2_full_dsp_1_U1860 faddfsub_32ns_32ns_32_2_full_dsp_1_U1861 faddfsub_32ns_32ns_32_2_full_dsp_1_U1862 faddfsub_32ns_32ns_32_2_full_dsp_1_U1863 faddfsub_32ns_32ns_32_2_full_dsp_1_U1864 faddfsub_32ns_32ns_32_2_full_dsp_1_U1865 faddfsub_32ns_32ns_32_2_full_dsp_1_U1866 faddfsub_32ns_32ns_32_2_full_dsp_1_U1867 faddfsub_32ns_32ns_32_2_full_dsp_1_U1868 faddfsub_32ns_32ns_32_2_full_dsp_1_U1869 faddfsub_32ns_32ns_32_2_full_dsp_1_U1870 faddfsub_32ns_32ns_32_2_full_dsp_1_U1871 faddfsub_32ns_32ns_32_2_full_dsp_1_U1872 faddfsub_32ns_32ns_32_2_full_dsp_1_U1873 faddfsub_32ns_32ns_32_2_full_dsp_1_U1874 faddfsub_32ns_32ns_32_2_full_dsp_1_U1875 faddfsub_32ns_32ns_32_2_full_dsp_1_U1876 faddfsub_32ns_32ns_32_2_full_dsp_1_U1877 faddfsub_32ns_32ns_32_2_full_dsp_1_U1878 faddfsub_32ns_32ns_32_2_full_dsp_1_U1879 faddfsub_32ns_32ns_32_2_full_dsp_1_U1880 faddfsub_32ns_32ns_32_2_full_dsp_1_U1881 faddfsub_32ns_32ns_32_2_full_dsp_1_U1882 faddfsub_32ns_32ns_32_2_full_dsp_1_U1883 faddfsub_32ns_32ns_32_2_full_dsp_1_U1884 faddfsub_32ns_32ns_32_2_full_dsp_1_U1885</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>omp_reconstruction_Pipeline_init_x</Name>
            <Loops>
                <init_x/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>16.060</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_x>
                        <Name>init_x</Name>
                        <Slack>16.06</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>2.816 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_x>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_x" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_89_p2" SOURCE="src_omp.cpp:203" URAM="0" VARIABLE="add_ln203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>omp_reconstruction_Pipeline_load_A_col</Name>
            <Loops>
                <load_A_col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>16.060</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131</Best-caseLatency>
                    <Average-caseLatency>131</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.882 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.882 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.882 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_A_col>
                        <Name>load_A_col</Name>
                        <Slack>16.06</Slack>
                        <TripCount>128</TripCount>
                        <Latency>129</Latency>
                        <AbsoluteTimeLatency>2.838 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_A_col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_903_p2" SOURCE="src_omp.cpp:209" URAM="0" VARIABLE="add_ln209"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dot_product_M</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>12.653</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>97</Best-caseLatency>
                    <Average-caseLatency>97</Average-caseLatency>
                    <Worst-caseLatency>97</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.134 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.134 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.134 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>98</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>240</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>23793</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>17310</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U102" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U54" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U103" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U55" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U104" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U56" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U105" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U57" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U106" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U58" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U107" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U59" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U108" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U60" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U109" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U61" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U110" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U62" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U111" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U63" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U112" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U64" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U113" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U65" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U114" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U66" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U115" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U67" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U116" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U68" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U117" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U69" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U118" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U70" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U119" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U71" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U120" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U72" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U121" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U73" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U122" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U74" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U123" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U75" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U124" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U76" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U125" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U77" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U126" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U78" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U127" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U79" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U128" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U80" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U129" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U81" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U130" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U82" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U131" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U83" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U132" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U84" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U133" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U85" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U134" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U86" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U135" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U87" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U136" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U88" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U137" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U89" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U138" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U90" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U139" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U91" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U140" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U92" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U141" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U93" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U142" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U94" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U143" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U95" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U144" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U96" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U145" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U97" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U146" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U98" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U147" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U99" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U148" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U100" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U149" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U101" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atom_selection_Pipeline_atom_loop</Name>
            <Loops>
                <atom_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>12.753</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>229</Best-caseLatency>
                    <Average-caseLatency>229</Average-caseLatency>
                    <Worst-caseLatency>229</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.038 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.038 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.038 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>229</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <atom_loop>
                        <Name>atom_loop</Name>
                        <Slack>16.06</Slack>
                        <TripCount>128</TripCount>
                        <Latency>227</Latency>
                        <AbsoluteTimeLatency>4.994 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>101</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_M_fu_1171</Instance>
                        </InstanceList>
                    </atom_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>441</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="atom_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1347_p2" SOURCE="src_omp.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atom_selection</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>12.753</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>232</Best-caseLatency>
                    <Average-caseLatency>232</Average-caseLatency>
                    <Worst-caseLatency>232</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>232</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2014</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2138</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>gram_schmidt</Name>
            <Loops>
                <gs_outer>
                    <load_q/>
                </gs_outer>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>14.604</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>930</Average-caseLatency>
                    <Worst-caseLatency>1722</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.884 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130 ~ 1722</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <gs_outer>
                        <Name>gs_outer</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>16 ~ 1608</Latency>
                        <AbsoluteTimeLatency>0.352 us ~ 35.376 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>201</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 201</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <load_q>
                            <Name>load_q</Name>
                            <Slack>16.06</Slack>
                            <TripCount>48</TripCount>
                            <Latency>96</Latency>
                            <AbsoluteTimeLatency>2.112 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </load_q>
                    </gs_outer>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14196</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5690</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="gs_outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_19449_p2" SOURCE="src_omp.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_q" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_19466_p2" SOURCE="src_omp.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_5_no_dsp_1_U540" SOURCE="/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8" URAM="0" VARIABLE="norm"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1</Name>
            <Loops>
                <compute_G_VITIS_LOOP_254_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>13.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.608 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.608 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.608 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <compute_G_VITIS_LOOP_254_1>
                        <Name>compute_G_VITIS_LOOP_254_1</Name>
                        <Slack>16.06</Slack>
                        <TripCount>64</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>3.564 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>100</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_M_fu_1468</Instance>
                        </InstanceList>
                    </compute_G_VITIS_LOOP_254_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>817</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>435</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_G_VITIS_LOOP_254_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_1696_p2" SOURCE="src_omp.cpp:253" URAM="0" VARIABLE="add_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_G_VITIS_LOOP_254_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_1_fu_1722_p2" SOURCE="src_omp.cpp:253" URAM="0" VARIABLE="add_ln253_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_G_VITIS_LOOP_254_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_1852_p2" SOURCE="src_omp.cpp:254" URAM="0" VARIABLE="add_ln254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dot_product_M_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>12.653</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>97</Best-caseLatency>
                    <Average-caseLatency>97</Average-caseLatency>
                    <Worst-caseLatency>97</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.134 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.134 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.134 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>98</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>240</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>23760</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>17296</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U745" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U697" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U746" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U698" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U747" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U699" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U748" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U700" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U749" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U701" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U750" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U702" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U751" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U703" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U752" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U704" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U753" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U705" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U754" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U706" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U755" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U707" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U756" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U708" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U757" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U709" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U758" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U710" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U759" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U711" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U760" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U712" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U761" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U713" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U762" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U714" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U763" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U715" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U764" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U716" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U765" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U717" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U766" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U718" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U767" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U719" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U768" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U720" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U769" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U721" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U770" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U722" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U771" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U723" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U772" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U724" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U773" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U725" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U774" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U726" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U775" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U727" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U776" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U728" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U777" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U729" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U778" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U730" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U779" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U731" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U780" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U732" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U781" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U733" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U782" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U734" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U783" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U735" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U784" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U736" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U785" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U737" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U786" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U738" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U787" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U739" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U788" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U740" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U789" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U741" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U790" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U742" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U791" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U743" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U792" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U744" SOURCE="src_omp.cpp:14" URAM="0" VARIABLE="sum_54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>omp_reconstruction_Pipeline_compute_b</Name>
            <Loops>
                <compute_b/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>12.653</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>108</Best-caseLatency>
                    <Average-caseLatency>108</Average-caseLatency>
                    <Worst-caseLatency>108</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.376 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.376 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.376 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>108</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <compute_b>
                        <Name>compute_b</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>106</Latency>
                        <AbsoluteTimeLatency>2.332 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>100</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_dot_product_M_1_fu_1256</Instance>
                        </InstanceList>
                    </compute_b>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>240</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>24351</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>17422</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_b" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_1418_p2" SOURCE="src_omp.cpp:273" URAM="0" VARIABLE="add_ln273"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>acd_inversion_Pipeline_init_mats</Name>
            <Loops>
                <init_mats/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>1.246</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_mats>
                        <Name>init_mats</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.176 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_mats>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>846</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>387</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_mats" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1632_p2" SOURCE="src_omp.cpp:110" URAM="0" VARIABLE="add_ln110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>acd_inversion_Pipeline_inv_d_loop</Name>
            <Loops>
                <inv_d_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>12.725</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.308 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.308 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.308 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <inv_d_loop>
                        <Name>inv_d_loop</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.264 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </inv_d_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>403</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="inv_d_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_235_p2" SOURCE="src_omp.cpp:143" URAM="0" VARIABLE="add_ln143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>acd_inversion_Pipeline_calc_T</Name>
            <Loops>
                <calc_T/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>9.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calc_T>
                        <Name>calc_T</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.176 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </calc_T>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2058</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>449</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calc_T" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_1500_p2" SOURCE="src_omp.cpp:162" URAM="0" VARIABLE="add_ln162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>acd_inversion_Pipeline_calc_Ginv</Name>
            <Loops>
                <calc_Ginv/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>12.653</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.594 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.594 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.594 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calc_Ginv>
                        <Name>calc_Ginv</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </calc_Ginv>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>80</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>8928</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5394</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calc_Ginv" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_1918_p2" SOURCE="src_omp.cpp:169" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1399" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1335" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1407" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1343" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1400" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1336" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1408" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1344" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1401" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1337" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1409" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1345" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1402" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1338" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1410" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1346" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1403" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1339" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1411" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1347" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1404" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1340" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1412" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1348" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1405" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1341" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1413" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1349" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1406" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1342" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1414" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="mul200_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="calc_Ginv" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_0_U1350" SOURCE="src_omp.cpp:174" URAM="0" VARIABLE="sum_164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="L_inv_02_U" SOURCE="" URAM="0" VARIABLE="L_inv_02"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>acd_inversion</Name>
            <Loops>
                <decomp_loop>
                    <VITIS_LOOP_135_4/>
                    <VITIS_LOOP_135_4/>
                    <VITIS_LOOP_135_4/>
                    <VITIS_LOOP_135_4/>
                    <VITIS_LOOP_135_4/>
                    <VITIS_LOOP_135_4/>
                </decomp_loop>
                <inv_l_loop>
                    <VITIS_LOOP_149_5>
                        <VITIS_LOOP_152_6/>
                    </VITIS_LOOP_149_5>
                </inv_l_loop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>14.652</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>344</Best-caseLatency>
                    <Average-caseLatency>2379</Average-caseLatency>
                    <Worst-caseLatency>5241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.568 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>52.338 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.115 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>344 ~ 5241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <decomp_loop>
                        <Name>decomp_loop</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>232 ~ 3288</Latency>
                        <AbsoluteTimeLatency>5.104 us ~ 72.336 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>29</min>
                                <max>411</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>29 ~ 411</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_135_4>
                            <Name>VITIS_LOOP_135_4</Name>
                            <Slack>16.06</Slack>
                            <TripCount>8</TripCount>
                            <Latency>56</Latency>
                            <AbsoluteTimeLatency>1.232 us</AbsoluteTimeLatency>
                            <IterationLatency>7</IterationLatency>
                            <PipelineDepth>7</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_135_4>
                        <VITIS_LOOP_135_4>
                            <Name>VITIS_LOOP_135_4</Name>
                            <Slack>16.06</Slack>
                            <TripCount>8</TripCount>
                            <Latency>56</Latency>
                            <AbsoluteTimeLatency>1.232 us</AbsoluteTimeLatency>
                            <IterationLatency>7</IterationLatency>
                            <PipelineDepth>7</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_135_4>
                        <VITIS_LOOP_135_4>
                            <Name>VITIS_LOOP_135_4</Name>
                            <Slack>16.06</Slack>
                            <TripCount>8</TripCount>
                            <Latency>56</Latency>
                            <AbsoluteTimeLatency>1.232 us</AbsoluteTimeLatency>
                            <IterationLatency>7</IterationLatency>
                            <PipelineDepth>7</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_135_4>
                        <VITIS_LOOP_135_4>
                            <Name>VITIS_LOOP_135_4</Name>
                            <Slack>16.06</Slack>
                            <TripCount>8</TripCount>
                            <Latency>56</Latency>
                            <AbsoluteTimeLatency>1.232 us</AbsoluteTimeLatency>
                            <IterationLatency>7</IterationLatency>
                            <PipelineDepth>7</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_135_4>
                        <VITIS_LOOP_135_4>
                            <Name>VITIS_LOOP_135_4</Name>
                            <Slack>16.06</Slack>
                            <TripCount>8</TripCount>
                            <Latency>56</Latency>
                            <AbsoluteTimeLatency>1.232 us</AbsoluteTimeLatency>
                            <IterationLatency>7</IterationLatency>
                            <PipelineDepth>7</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_135_4>
                        <VITIS_LOOP_135_4>
                            <Name>VITIS_LOOP_135_4</Name>
                            <Slack>16.06</Slack>
                            <TripCount>8</TripCount>
                            <Latency>56</Latency>
                            <AbsoluteTimeLatency>1.232 us</AbsoluteTimeLatency>
                            <IterationLatency>7</IterationLatency>
                            <PipelineDepth>7</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_135_4>
                    </decomp_loop>
                    <inv_l_loop>
                        <Name>inv_l_loop</Name>
                        <Slack>16.06</Slack>
                        <TripCount>7</TripCount>
                        <Latency>35 ~ 1876</Latency>
                        <AbsoluteTimeLatency>0.770 us ~ 41.272 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>268</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 268</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_149_5>
                            <Name>VITIS_LOOP_149_5</Name>
                            <Slack>16.06</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>7</max>
                                </range>
                            </TripCount>
                            <Latency>3 ~ 266</Latency>
                            <AbsoluteTimeLatency>66.000 ns ~ 5.852 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3</min>
                                    <max>38</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3 ~ 38</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_152_6>
                                <Name>VITIS_LOOP_152_6</Name>
                                <Slack>16.06</Slack>
                                <TripCount>
                                    <range>
                                        <min>0</min>
                                        <max>7</max>
                                    </range>
                                </TripCount>
                                <Latency>0 ~ 35</Latency>
                                <AbsoluteTimeLatency>0 ns ~ 0.770 us</AbsoluteTimeLatency>
                                <IterationLatency>5</IterationLatency>
                                <PipelineDepth>5</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_152_6>
                        </VITIS_LOOP_149_5>
                    </inv_l_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>80</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>17151</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>13711</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_U" SOURCE="src_omp.cpp:101" URAM="0" VARIABLE="L"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_1_U" SOURCE="src_omp.cpp:101" URAM="0" VARIABLE="L_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_2_U" SOURCE="src_omp.cpp:101" URAM="0" VARIABLE="L_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_3_U" SOURCE="src_omp.cpp:101" URAM="0" VARIABLE="L_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_4_U" SOURCE="src_omp.cpp:101" URAM="0" VARIABLE="L_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_5_U" SOURCE="src_omp.cpp:101" URAM="0" VARIABLE="L_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_6_U" SOURCE="src_omp.cpp:101" URAM="0" VARIABLE="L_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_inv_U" SOURCE="src_omp.cpp:105" URAM="0" VARIABLE="L_inv"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_inv_1_U" SOURCE="src_omp.cpp:105" URAM="0" VARIABLE="L_inv_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_inv_2_U" SOURCE="src_omp.cpp:105" URAM="0" VARIABLE="L_inv_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_inv_3_U" SOURCE="src_omp.cpp:105" URAM="0" VARIABLE="L_inv_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_inv_4_U" SOURCE="src_omp.cpp:105" URAM="0" VARIABLE="L_inv_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_inv_5_U" SOURCE="src_omp.cpp:105" URAM="0" VARIABLE="L_inv_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_inv_6_U" SOURCE="src_omp.cpp:105" URAM="0" VARIABLE="L_inv_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="decomp_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_4008_p2" SOURCE="src_omp.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_4414_p2" SOURCE="src_omp.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_1_fu_4450_p2" SOURCE="src_omp.cpp:135" URAM="0" VARIABLE="add_ln135_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_2_fu_4512_p2" SOURCE="src_omp.cpp:135" URAM="0" VARIABLE="add_ln135_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_3_fu_4595_p2" SOURCE="src_omp.cpp:135" URAM="0" VARIABLE="add_ln135_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_4_fu_4678_p2" SOURCE="src_omp.cpp:135" URAM="0" VARIABLE="add_ln135_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_5_fu_4761_p2" SOURCE="src_omp.cpp:135" URAM="0" VARIABLE="add_ln135_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_4907_p2" SOURCE="src_omp.cpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_4965_p2" SOURCE="src_omp.cpp:152" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="inv_l_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_4925_p2" SOURCE="src_omp.cpp:148" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="L_inv_02_U" SOURCE="" URAM="0" VARIABLE="L_inv_02"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>omp_reconstruction_Pipeline_mult_theta</Name>
            <Loops>
                <mult_theta/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>13.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.572 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.572 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.572 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mult_theta>
                        <Name>mult_theta</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </mult_theta>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>654</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>470</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mult_theta" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_706_p2" SOURCE="src_omp.cpp:294" URAM="0" VARIABLE="add_ln294"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>omp_reconstruction_Pipeline_map_out</Name>
            <Loops>
                <map_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>16.060</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>17</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.374 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.374 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.374 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <map_out>
                        <Name>map_out</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>15</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </map_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>121</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>164</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="map_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln303_fu_132_p2" SOURCE="src_omp.cpp:303" URAM="0" VARIABLE="add_ln303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="map_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_fu_160_p2" SOURCE="src_omp.cpp:306" URAM="0" VARIABLE="add_ln306"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>omp_reconstruction</Name>
            <Loops>
                <load_A_row/>
                <main_iter>
                    <store_atom/>
                    <store_Q/>
                </main_iter>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>22.00</TargetClockPeriod>
                    <ClockUncertainty>5.94</ClockUncertainty>
                    <EstimatedClockPeriod>16.060</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12472</Best-caseLatency>
                    <Average-caseLatency>20907</Average-caseLatency>
                    <Worst-caseLatency>30105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.274 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.460 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.662 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12473 ~ 30106</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_A_row>
                        <Name>load_A_row</Name>
                        <Slack>16.06</Slack>
                        <TripCount>48</TripCount>
                        <Latency>6432</Latency>
                        <AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
                        <IterationLatency>134</IterationLatency>
                        <PipelineDepth>134</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_omp_reconstruction_Pipeline_load_A_col_fu_3670</Instance>
                        </InstanceList>
                    </load_A_row>
                    <main_iter>
                        <Name>main_iter</Name>
                        <Slack>16.06</Slack>
                        <TripCount>8</TripCount>
                        <Latency>5288 ~ 18024</Latency>
                        <AbsoluteTimeLatency>0.116 ms ~ 0.397 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>661</min>
                                <max>2253</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>661 ~ 2253</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_atom_selection_fu_3726</Instance>
                            <Instance>grp_gram_schmidt_fu_3826</Instance>
                            <Instance>grp_dot_product_M_fu_3927</Instance>
                        </InstanceList>
                        <store_atom>
                            <Name>store_atom</Name>
                            <Slack>16.06</Slack>
                            <TripCount>48</TripCount>
                            <Latency>96</Latency>
                            <AbsoluteTimeLatency>2.112 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </store_atom>
                        <store_Q>
                            <Name>store_Q</Name>
                            <Slack>16.06</Slack>
                            <TripCount>48</TripCount>
                            <Latency>96</Latency>
                            <AbsoluteTimeLatency>2.112 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </store_Q>
                    </main_iter>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>60</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>800</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>40</UTIL_DSP>
                    <FF>123702</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>95220</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_1_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_2_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_3_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_4_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_5_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_6_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_7_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_8_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_9_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_10_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_11_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_12_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_13_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_14_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_15_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_16_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_17_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_18_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_19_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_20_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_21_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_22_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_23_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_24_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_25_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_26_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_27_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_28_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_29_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_30_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1886" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1838" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_33_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1887" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1839" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_36_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1888" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1840" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_39_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1889" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1841" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_42_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1890" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1842" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_local_45_U" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1891" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1843" SOURCE="src_omp.cpp:189" URAM="0" VARIABLE="A_local_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1892" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1844" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_3_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1893" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1845" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_6_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_7_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_8_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_9_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_10_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_11_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_12_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_13_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_14_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_15_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_16_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_17_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_18_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_19_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_20_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_21_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_22_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_23_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_24_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_25_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_26_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_27_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_28_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_29_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_30_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_31_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_32_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_33_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_34_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_35_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_36_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_37_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_38_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1886" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1838" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_41_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_42_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1894" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1846" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_45_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_46_U" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1902" SOURCE="src_omp.cpp:195" URAM="0" VARIABLE="Q_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1854" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_1_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_2_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1910" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1862" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_5_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_6_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1918" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1870" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_9_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_10_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1926" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1878" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_13_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_14_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_15_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_16_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_17_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_18_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_19_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_20_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1887" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1839" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1895" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1847" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1903" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1855" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1911" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1863" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1919" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1871" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1927" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1879" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_33_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_34_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_35_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Selected_A_36_U" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1888" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1840" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1896" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1848" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1904" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1856" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1912" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1864" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1920" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1872" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1928" SOURCE="src_omp.cpp:198" URAM="0" VARIABLE="Selected_A_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1880" SOURCE="src_omp.cpp:201" URAM="0" VARIABLE="index_set"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="G_U" SOURCE="src_omp.cpp:248" URAM="0" VARIABLE="G"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="G_1_U" SOURCE="src_omp.cpp:248" URAM="0" VARIABLE="G_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="G_2_U" SOURCE="src_omp.cpp:248" URAM="0" VARIABLE="G_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="G_3_U" SOURCE="src_omp.cpp:248" URAM="0" VARIABLE="G_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1889" SOURCE="src_omp.cpp:248" URAM="0" VARIABLE="G_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1841" SOURCE="src_omp.cpp:248" URAM="0" VARIABLE="G_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1897" SOURCE="src_omp.cpp:248" URAM="0" VARIABLE="G_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1849" SOURCE="src_omp.cpp:248" URAM="0" VARIABLE="G_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1909" SOURCE="src_omp.cpp:293" URAM="0" VARIABLE="theta"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_5634_p2" SOURCE="src_omp.cpp:208" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_iter" OPTYPE="add" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1847" SOURCE="src_omp.cpp:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="store_atom" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_6835_p2" SOURCE="src_omp.cpp:225" URAM="0" VARIABLE="add_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="store_Q" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_7196_p2" SOURCE="src_omp.cpp:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1886" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1838" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1887" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1888" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1889" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1890" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1891" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1892" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1893" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1894" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1895" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1896" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1897" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1898" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1899" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1900" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1901" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1902" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1903" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1904" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1905" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1906" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1907" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1908" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1909" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1910" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1911" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1912" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1913" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1914" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1915" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1916" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1917" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1918" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1919" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1920" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1921" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1922" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1923" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1924" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1925" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1926" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1927" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1928" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1929" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1930" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1931" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1932" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="main_iter" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_0_U1933" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="mul_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1839" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1840" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1841" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1842" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1843" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1844" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1845" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1846" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1847" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1848" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1849" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1850" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1851" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1852" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1853" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1854" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1855" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1856" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1857" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1858" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1859" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1860" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1861" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1862" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1863" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1864" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1865" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1866" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1867" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1868" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1869" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1870" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1871" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1872" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1873" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1874" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1875" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1876" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1877" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1878" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1879" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1880" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1881" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1882" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1883" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1884" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="main_iter" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_2_full_dsp_1_U1885" SOURCE="src_omp.cpp:244" URAM="0" VARIABLE="r_142"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="y" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x_out" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="x_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="y_1" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x14" name="y_2" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 63 to 32 of y"/>
                    </fields>
                </register>
                <register offset="0x1c" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x28" name="x_out_1" access="W" description="Data signal of x_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="x_out" access="W" description="Bit 31 to 0 of x_out"/>
                    </fields>
                </register>
                <register offset="0x2c" name="x_out_2" access="W" description="Data signal of x_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="x_out" access="W" description="Bit 63 to 32 of x_out"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="x_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="y"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="x_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="x_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">y_1, 0x10, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">y_2, 0x14, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">A_1, 0x1c, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x20, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">x_out_1, 0x28, 32, W, Data signal of x_out, </column>
                    <column name="s_axi_control">x_out_2, 0x2c, 32, W, Data signal of x_out, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="y">in, float*</column>
                    <column name="A">in, float*</column>
                    <column name="x_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="y">m_axi_gmem0, interface, , </column>
                    <column name="y">s_axi_control, register, offset, name=y_1 offset=0x10 range=32</column>
                    <column name="y">s_axi_control, register, offset, name=y_2 offset=0x14 range=32</column>
                    <column name="A">m_axi_gmem1, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x1c range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x20 range=32</column>
                    <column name="x_out">m_axi_gmem2, interface, , </column>
                    <column name="x_out">s_axi_control, register, offset, name=x_out_1 offset=0x28 range=32</column>
                    <column name="x_out">s_axi_control, register, offset, name=x_out_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 48, 32, , </column>
                    <column name="m_axi_gmem0">read, 48, 32, load_A_row, src_omp.cpp:208:17</column>
                    <column name="m_axi_gmem1">read, 6144, 32, load_A_row, src_omp.cpp:208:17</column>
                    <column name="m_axi_gmem2">write, 128, 32, init_x, src_omp.cpp:203:13</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">y, src_omp.cpp:213:16, read, Widen Fail, , load_A_row, src_omp.cpp:208:17, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">y, src_omp.cpp:213:16, read, Inferred, 48, load_A_row, src_omp.cpp:208:17, , </column>
                    <column name="m_axi_gmem1">A, src_omp.cpp:211:18, read, Widen Fail, , load_A_col, src_omp.cpp:209:21, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">A, src_omp.cpp:211:18, read, Inferred, 6144, load_A_row, src_omp.cpp:208:17, , </column>
                    <column name="m_axi_gmem2">x_out, src_omp.cpp:205:11, write, Widen Fail, , init_x, src_omp.cpp:203:13, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">x_out, src_omp.cpp:205:11, write, Inferred, 128, init_x, src_omp.cpp:203:13, , </column>
                    <column name="m_axi_gmem2">x_out, src_omp.cpp:306:20, write, Fail, , map_out, src_omp.cpp:303:14, 214-229, Could not analyze pattern</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src_omp.cpp:8" status="valid" parentFunction="dot_product_m" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src_omp.cpp:9" status="valid" parentFunction="dot_product_m" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src_omp.cpp:13" status="valid" parentFunction="dot_product_m" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src_omp.cpp:23" status="valid" parentFunction="atom_selection" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src_omp.cpp:29" status="valid" parentFunction="atom_selection" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:32" status="valid" parentFunction="atom_selection" variable="col_j" isDirective="0" options="variable=col_j complete dim=1"/>
        <Pragma type="unroll" location="src_omp.cpp:35" status="valid" parentFunction="atom_selection" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src_omp.cpp:51" status="valid" parentFunction="atom_selection" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src_omp.cpp:58" status="valid" parentFunction="gram_schmidt" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src_omp.cpp:61" status="valid" parentFunction="gram_schmidt" variable="temp_atom" isDirective="0" options="variable=temp_atom complete dim=1"/>
        <Pragma type="unroll" location="src_omp.cpp:64" status="valid" parentFunction="gram_schmidt" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src_omp.cpp:69" status="valid" parentFunction="gram_schmidt" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src_omp.cpp:73" status="valid" parentFunction="gram_schmidt" variable="qi" isDirective="0" options="variable=qi complete dim=1"/>
        <Pragma type="unroll" location="src_omp.cpp:80" status="valid" parentFunction="gram_schmidt" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src_omp.cpp:91" status="valid" parentFunction="gram_schmidt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src_omp.cpp:98" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src_omp.cpp:102" status="valid" parentFunction="acd_inversion" variable="L" isDirective="0" options="variable=L complete dim=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:104" status="valid" parentFunction="acd_inversion" variable="D" isDirective="0" options="variable=D complete dim=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:106" status="valid" parentFunction="acd_inversion" variable="L_inv" isDirective="0" options="variable=L_inv complete dim=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:108" status="valid" parentFunction="acd_inversion" variable="D_inv" isDirective="0" options="variable=D_inv complete dim=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:111" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:122" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="src_omp.cpp:126" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src_omp.cpp:132" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src_omp.cpp:144" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:150" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:160" status="valid" parentFunction="acd_inversion" variable="T" isDirective="0" options="variable=T complete dim=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:163" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:170" status="valid" parentFunction="acd_inversion" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="src_omp.cpp:184" status="valid" parentFunction="omp_reconstruction" variable="y" isDirective="0" options="m_axi port=y offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="src_omp.cpp:185" status="valid" parentFunction="omp_reconstruction" variable="A" isDirective="0" options="m_axi port=A offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="src_omp.cpp:186" status="valid" parentFunction="omp_reconstruction" variable="x_out" isDirective="0" options="m_axi port=x_out offset=slave bundle=gmem2"/>
        <Pragma type="interface" location="src_omp.cpp:187" status="valid" parentFunction="omp_reconstruction" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="src_omp.cpp:190" status="valid" parentFunction="omp_reconstruction" variable="A_local" isDirective="0" options="variable=A_local complete dim=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:193" status="valid" parentFunction="omp_reconstruction" variable="r" isDirective="0" options="variable=r complete dim=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:196" status="valid" parentFunction="omp_reconstruction" variable="Q" isDirective="0" options="variable=Q complete dim=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:199" status="valid" parentFunction="omp_reconstruction" variable="Selected_A" isDirective="0" options="variable=Selected_A complete dim=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:204" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:210" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src_omp.cpp:220" status="valid" parentFunction="omp_reconstruction" variable="new_atom" isDirective="0" options="variable=new_atom complete dim=1"/>
        <Pragma type="unroll" location="src_omp.cpp:229" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src_omp.cpp:234" status="valid" parentFunction="omp_reconstruction" variable="new_Q" isDirective="0" options="variable=new_Q complete dim=1"/>
        <Pragma type="unroll" location="src_omp.cpp:243" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src_omp.cpp:249" status="valid" parentFunction="omp_reconstruction" variable="G" isDirective="0" options="variable=G complete dim=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:255" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:258" status="valid" parentFunction="omp_reconstruction" variable="col_i" isDirective="0" options="variable=col_i complete dim=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:259" status="valid" parentFunction="omp_reconstruction" variable="col_j" isDirective="0" options="variable=col_j complete dim=1"/>
        <Pragma type="unroll" location="src_omp.cpp:262" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src_omp.cpp:271" status="valid" parentFunction="omp_reconstruction" variable="b" isDirective="0" options="variable=b complete dim=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:274" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src_omp.cpp:276" status="valid" parentFunction="omp_reconstruction" variable="col_i" isDirective="0" options="variable=col_i complete dim=1"/>
        <Pragma type="unroll" location="src_omp.cpp:278" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src_omp.cpp:289" status="valid" parentFunction="omp_reconstruction" variable="G_inv" isDirective="0" options="variable=G_inv complete dim=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:295" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src_omp.cpp:304" status="valid" parentFunction="omp_reconstruction" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=G_inv_0" pragmaLocId="src_omp.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:170" srcPragmaSource="pragma" srcIsDirective="0" variable="G_inv_0" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=G_inv_1" pragmaLocId="src_omp.cpp:0:3" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:170" srcPragmaSource="pragma" srcIsDirective="0" variable="G_inv_1" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=G_inv_2" pragmaLocId="src_omp.cpp:0:4" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:170" srcPragmaSource="pragma" srcIsDirective="0" variable="G_inv_2" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=G_inv_3" pragmaLocId="src_omp.cpp:0:5" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:170" srcPragmaSource="pragma" srcIsDirective="0" variable="G_inv_3" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=G_inv_4" pragmaLocId="src_omp.cpp:0:6" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:170" srcPragmaSource="pragma" srcIsDirective="0" variable="G_inv_4" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=G_inv_5" pragmaLocId="src_omp.cpp:0:7" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:170" srcPragmaSource="pragma" srcIsDirective="0" variable="G_inv_5" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=G_inv_6" pragmaLocId="src_omp.cpp:0:8" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:170" srcPragmaSource="pragma" srcIsDirective="0" variable="G_inv_6" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=G_inv_7" pragmaLocId="src_omp.cpp:0:9" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:170" srcPragmaSource="pragma" srcIsDirective="0" variable="G_inv_7" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="omp_reconstruction" options="dim=1 type=complete  variable=y_local" pragmaLocId="src_omp.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="src_omp.cpp:274" srcPragmaSource="pragma" srcIsDirective="0" variable="y_local" varLoc=""/>
    </AutoPragmaReport>
</profile>

