redefinition_k5_numbers
redefinition_k6_numbers
cc8_ordinal1
cc4_xreal_0
cc3_xreal_0
t6_boole
cc1_xreal_0
t4_power
d1_power
spc0_boole
spc1_numerals
dt_k1_power
involutiveness_k4_xcmplx_0
fc3_xreal_0
connectedness_r1_xxreal_0
dt_k5_numbers
rc4_xreal_0
cc1_real_1
redefinition_k2_newton
d6_xxreal_0
fc6_membered
cc17_membered
spc0_numerals
dt_k2_newton
t139_xreal_1
t10_power
redefinition_k2_power
rqRealNeg__k4_xcmplx_0__r0_r0
fc8_xreal_0
cc2_int_1
t1_real
t2_arithm
t63_xreal_1
fc6_ordinal1
redefinition_m2_subset_1
t18_polyeq_4
t5_polyeq_4
t16_power
t4_polyeq_4
t58_xreal_1
t12_abian
t24_xreal_1
redefinition_k1_real_1
t1_xxreal_0
reflexivity_r1_xxreal_0
t20_power
t2_xxreal_0
cc8_membered
fc16_xreal_0
cc2_nat_1
cc14_membered
d2_prepower
t18_power
t8_real
t1_arithm
t71_xreal_1
l24_xreal_0
fc6_xreal_0
t5_arithm
t138_xreal_1
t137_xreal_1
d7_xxreal_0
fc1_numbers
fc7_xreal_0
t17_polyeq_4
t8_polyeq_4
t16_polyeq_4
t2_power
t15_polyeq_4
t14_polyeq_4
t7_polyeq_4
t11_power
t10_polyeq_4
t5_prepower
t13_power
t14_power
t3_card_4
t9_polyeq_4
t17_power
rc1_int_1
rc4_xxreal_0
t21_power
rqRealNeg__k4_xcmplx_0__rm1_r1
t15_power
t19_power
t45_power
d2_power
t50_prepower
fc6_rat_1
spc3_arithm
redefinition_k10_real_1
t2_real
t44_power
cc2_rat_1
fc4_xreal_0
t6_real
fc27_xreal_0
t12_power
s5_nat_1__e3_77__newton
t9_power
rqRealAdd__k2_xcmplx_0__rm1_r1_r0
t1_numerals
spc2_arithm
fc7_abian
fc15_xreal_0
rqLessOrEqual__r1_xxreal_0__r1_r1
rqRealAdd__k2_xcmplx_0__rm1_r2_r1
t21_prepower
fc23_xreal_0
fc2_abian
fc17_abian
fc3_int_1
t23_power
l1_real
fc5_xreal_0
t31_xreal_1
t66_xreal_1
t30_prepower
t7_power
dt_k2_prepower
t68_nat_d
t67_newton
redefinition_k6_nat_d
t1_power
cc1_xcmplx_0
t14_xcmplx_1
redefinition_k11_arytm_3
l67_xreal_1
cc1_subset_1
t29_prepower
rqLessOrEqual__r1_xxreal_0__r0_r1
t144_xreal_1
fc32_xreal_0
l101_xreal_1
t140_xreal_1
l25_xreal_0
fc31_xreal_0
t4_comptrig
t14_nat_1
cc5_xxreal_0
t3_real
t133_xreal_1
t170_xreal_1
commutativity_k2_xcmplx_0
t146_xreal_1
l13_xreal_1
l5_xreal_0
cc3_xxreal_0
t157_xreal_1
rqRealDiff__k6_xcmplx_0__r1_r1_r0
t149_xreal_1
t215_xreal_1
spc2_numerals
t222_xreal_1
spc3_numerals
spc4_numerals
t224_xreal_1
t115_xcmplx_1
spc5_arithm
l62_xcmplx_1
fc2_xcmplx_0
t22_power
t31_prepower
t33_wsierp_1
s5_nat_1__e4_49_2_1_3__wsierp_1
rqRealAdd__k2_xcmplx_0__crnm1d2r0_crnm1d2r0_crm1r0
rqRealAdd__k2_xcmplx_0__crm1r0_crm1r0_crm2r0
rqRealAdd__k2_xcmplx_0__crn1d2r0_crn1d2r0_cr1r0
rqRealAdd__k2_xcmplx_0__crnm1d4r0_crnm1d4r0_crnm1d2r0
commutativity_k3_xcmplx_0
t6_xcmplx_1
t5_xcmplx_1
fc3_xcmplx_0
rqRealAdd__k2_xcmplx_0__crn1d4r0_crn1d4r0_crn1d2r0
rqRealAdd__k2_xcmplx_0__crm2r0_crm2r0_crm4r0
t34_wsierp_1
rqRealAdd__k2_xcmplx_0__crn1d2r0_crm1r0_crnm1d2r0
rqRealAdd__k2_xcmplx_0__crn1d2r0_crnm1d2r0_r0
rqRealAdd__k2_xcmplx_0__crnm1d2r0_crn1d2r0_r0
rqRealAdd__k2_xcmplx_0__cr2r0_cr2r0_cr4r0
rqRealAdd__k2_xcmplx_0__crm2r0_crm1r0_crm3r0
rqRealAdd__k2_xcmplx_0__crm1r0_crm2r0_crm3r0
rqRealAdd__k2_xcmplx_0__crnm1d16r0_crnm1d16r0_crnm1d8r0
t1_abian
rqRealAdd__k2_xcmplx_0__crm1r0_crm3r0_crm4r0
l4_card_4
rqRealAdd__k2_xcmplx_0__cr2r0_crm2r0_r0
rqRealAdd__k2_xcmplx_0__crm2r0_cr2r0_r0
t178_xreal_1
t177_xreal_1
rqRealAdd__k2_xcmplx_0__cr2r0_crm1r0_cr1r0
rqRealAdd__k2_xcmplx_0__cr2r0_crm4r0_crm2r0
rqRealAdd__k2_xcmplx_0__crm4r0_cr2r0_crm2r0
rqRealAdd__k2_xcmplx_0__crn1d6r0_crn1d6r0_crn1d3r0
rqRealAdd__k2_xcmplx_0__crn1d16r0_crn1d16r0_crn1d8r0
rqRealAdd__k2_xcmplx_0__crnm1d4r0_crn1d2r0_crn1d4r0
rqRealAdd__k2_xcmplx_0__crn1d2r0_crnm1d4r0_crn1d4r0
rqRealAdd__k2_xcmplx_0__crnm1d2r0_crn1d4r0_crnm1d4r0
rqRealAdd__k2_xcmplx_0__crn1d4r0_crnm1d2r0_crnm1d4r0
rqRealAdd__k2_xcmplx_0__crnm1d4r0_crn1d4r0_r0
rqRealAdd__k2_xcmplx_0__crn1d4r0_crnm1d4r0_r0
rqRealAdd__k2_xcmplx_0__crm3r0_cr3r0_r0
rqRealAdd__k2_xcmplx_0__crn1d2r0_crn3d2r0_cr2r0
rqRealAdd__k2_xcmplx_0__crm2r0_cr3r0_cr1r0
rqRealAdd__k2_xcmplx_0__crnm1d2r0_crnm1d4r0_crnm3d4r0
rqRealAdd__k2_xcmplx_0__crnm1d4r0_crnm1d2r0_crnm3d4r0
t4_card_4
rqRealAdd__k2_xcmplx_0__cr3r0_cr3r0_cr6r0
rqRealAdd__k2_xcmplx_0__crn1d2r0_crn1d4r0_crn3d4r0
rqRealAdd__k2_xcmplx_0__crn1d4r0_crn1d2r0_crn3d4r0
rqRealAdd__k2_xcmplx_0__crnm1d4r0_crn3d4r0_crn1d2r0
rqRealAdd__k2_xcmplx_0__crnm1d16r0_crn1d16r0_r0
rqRealAdd__k2_xcmplx_0__crn1d16r0_crnm1d16r0_r0
rqRealAdd__k2_xcmplx_0__crm2r0_crm4r0_crm6r0
rqRealAdd__k2_xcmplx_0__crn1d2r0_crnm3d4r0_crnm1d4r0
rqRealAdd__k2_xcmplx_0__crn1d4r0_crnm3d4r0_crnm1d2r0
rqRealAdd__k2_xcmplx_0__crm1r0_cr3r0_cr2r0
rqRealAdd__k2_xcmplx_0__crnm1d8r0_crn1d8r0_r0
rqRealAdd__k2_xcmplx_0__crnm1d6r0_crn1d6r0_r0
rqRealAdd__k2_xcmplx_0__crn1d6r0_crnm1d6r0_r0
rqRealAdd__k2_xcmplx_0__crn3d4r0_crnm3d4r0_r0