$date
	Sun Dec 15 21:45:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rstn $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
1"
bx !
$end
#50
0"
#100
0#
b0 !
b0 $
1"
#150
0"
#200
b1 !
b1 $
1"
#250
0"
#300
b10 !
b10 $
1"
#350
0"
#400
b11 !
b11 $
1"
#450
0"
#500
b100 !
b100 $
1"
