// NVDLA TRACE config: cc_8x8x32_32x1x1x32_pack_all_zero
//---------- Layer:CONV_SDP_0, scenario:CONV_SDP----------
//----------## Layer:CONV_SDP_0: memory preparation, begin----------
mem_load(pri_mem, 0x80000000, "CONV_SDP_0_input.dat");
mem_load(pri_mem, 0x80080000, "CONV_SDP_0_output.dat");
mem_load(pri_mem, 0x80040000, "CONV_SDP_0_weight.dat");
//----------## Layer:CONV_SDP_0: memory preparation, end----------
//----------## Layer:CONV_SDP_0: cross layer dependency, begin----------
//----------## Layer:CONV_SDP_0: cross layer dependency, end----------
//----------## Layer:CONV_SDP_0: set producer pointer, begin----------
reg_write(NVDLA_CDMA.S_POINTER_0, 0);
reg_write(NVDLA_SDP.S_POINTER_0, 0);
reg_write(NVDLA_CSC.S_POINTER_0, 0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0);
reg_write(NVDLA_CACC.S_POINTER_0, 0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0);
//----------## Layer:CONV_SDP_0: set producer pointer, end----------
//----------## Layer:CONV_SDP_0: LUT programming, begin----------
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x0);
// NVDLA_SDP.S_LUT_LE_START_0.LUT_LE_START:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x0);
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x0);
// NVDLA_SDP.S_LUT_LO_END_0.LUT_LO_END:0x0
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x0);
// NVDLA_SDP.S_LUT_LO_START_0.LUT_LO_START:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_LE_FUNCTION:EXPONENT : 0x0
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0x0);
// NVDLA_SDP.S_LUT_LE_END_0.LUT_LE_END:0x0
//----------## Layer:CONV_SDP_0: LUT programming, end----------
//----------## Layer:CONV_SDP_0: configuraion, begin----------
reg_write(NVDLA_CDMA.D_RESERVED_X_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_UV_LINE:0x0
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_LINE:0x0
reg_write(NVDLA_CDMA.D_BANK_0, 0x70007);
// NVDLA_CDMA.D_BANK_0.DATA_BANK:0x7
// NVDLA_CDMA.D_BANK_0.WEIGHT_BANK:0x7
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
// NVDLA_CSC.D_DILATION_EXT_0.Y_DILATION_EXT:0x0
// NVDLA_CSC.D_DILATION_EXT_0.X_DILATION_EXT:0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_TOP:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_RIGHT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_BOTTOM:0x0
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x3f);
// NVDLA_CSC.D_ATOMICS_0.ATOMICS:0x3f
reg_write(NVDLA_CSC.D_RELEASE_0, 0x7);
// NVDLA_CSC.D_RELEASE_0.RLS_SLICES:0x7
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0.EW_MUL_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_LUT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_DMA_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_SAT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_NAN_INF_COUNT_EN:NO : 0x0
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x100);
// NVDLA_SDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0x8
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x70007);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x7
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x7
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x1f);
// NVDLA_CACC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x1f
reg_write(NVDLA_CDMA.D_RESERVED_Y_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_Y_INDEX:0x0
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_HEIGHT:0x0
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_X_STRIDE_EXT:0x0
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_Y_STRIDE_EXT:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x7);
// NVDLA_SDP.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x7
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x800);
// NVDLA_SDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x40
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80000000);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0.DATAIN_ADDR_LOW_0:0x4000000
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0.EW_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0.BS_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0.BS_MUL_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_CVT_BYPASS:NO : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x70007);
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x7
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x7
reg_write(NVDLA_CDMA.D_WGS_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_HIGH_0.WGS_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_CYA_0, 0x0);
// NVDLA_CACC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
// NVDLA_CDMA.D_BATCH_STRIDE_0.BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x0);
// NVDLA_CDMA.D_CVT_SCALE_0.CVT_SCALE:0x0
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0.EW_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_X_STRIDE:0x0
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_Y_STRIDE:0x0
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0.DATAIN_ADDR_HIGH_0:0x0
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x1);
// NVDLA_SDP.D_DP_EW_CFG_0.EW_LUT_BYPASS:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_BYPASS:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_BYPASS:NO : 0x0
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
// NVDLA_CACC.D_CLIP_CFG_0.CLIP_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x1);
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_BYPASS:NO : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_BYPASS:NO : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_RELU_BYPASS:NO : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x0);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_WIDTH_EXT:0x0
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_HEIGHT_EXT:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x1f);
// NVDLA_CDMA.D_WEIGHT_SIZE_0_0.BYTE_PER_KERNEL:0x1f
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
// NVDLA_CSC.D_PRA_CFG_0.PRA_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WMB_BYTES_0, 0x0);
// NVDLA_CDMA.D_WMB_BYTES_0.WMB_BYTES:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_CVT_BYPASS:NO : 0x0
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_0_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_GU:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_RY:0x0
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0.BN_MUL_OPERAND:0x0
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CACC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CSC.D_BANK_0, 0x70007);
// NVDLA_CSC.D_BANK_0.DATA_BANK:0x7
// NVDLA_CSC.D_BANK_0.WEIGHT_BANK:0x7
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
// NVDLA_CDMA.D_MEAN_FORMAT_0.MEAN_FORMAT:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x3);
// NVDLA_CSC.D_ENTRY_PER_SLICE_0.ENTRIES:0x3
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
// NVDLA_CSC.D_WMB_BYTES_0.WMB_BYTES:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
// NVDLA_CACC.D_DATAOUT_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CACC.D_DATAOUT_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0.DATAIN_ADDR_LOW_1:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x70007);
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_WIDTH:0x7
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_HEIGHT:0x7
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
// NVDLA_SDP.D_CVT_SHIFT_0.CVT_SHIFT:0x0
reg_write(NVDLA_CSC.D_CYA_0, 0x0);
// NVDLA_CSC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x3);
// NVDLA_CDMA.D_ENTRY_PER_SLICE_0.ENTRIES:0x3
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
// NVDLA_CACC.D_DATAOUT_ADDR_0.DATAOUT_ADDR:0x0
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x800);
// NVDLA_CACC.D_SURF_STRIDE_0.SURF_STRIDE:0x40
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x1);
// NVDLA_SDP.D_DP_BN_CFG_0.BN_RELU_BYPASS:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_BYPASS:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_BYPASS:NO : 0x0
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
// NVDLA_SDP.D_DST_BATCH_STRIDE_0.DST_BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x800);
// NVDLA_CDMA.D_SURF_STRIDE_0.SURF_STRIDE:0x40
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0.EW_MUL_CVT_SCALE:0x0
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
// NVDLA_CSC.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CSC.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x1f);
// NVDLA_CSC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x1f
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_LINE_UV_STRIDE_0.UV_LINE_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
// NVDLA_CDMA.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_LOW_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_LOW_0.WMB_ADDR_LOW:0x0
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x1f001f);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_CHANNEL_EXT:0x1f
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_KERNEL:0x1f
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CSC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0.WEIGHT_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0.WEIGHT_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0.DATAIN_ADDR_HIGH_1:0x0
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x100);
// NVDLA_CDMA.D_LINE_STRIDE_0.LINE_STRIDE:0x8
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_SDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_1_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_BV:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_AX:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0.EW_ALU_CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80040000);
// NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0.WEIGHT_ADDR_LOW:0x4002000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0.EW_ALU_CVT_SCALE:0x0
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xc00);
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_SIGN_OVERRIDE:UNSIGNED_INT : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_FORMAT:T_A8B8G8R8 : 0xc
// NVDLA_CDMA.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_MAPPING:PITCH_LINEAR : 0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x1f);
// NVDLA_CDMA.D_WEIGHT_SIZE_1_0.WEIGHT_KERNEL:0x1f
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CSC.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0x1f);
// NVDLA_CDMA.D_DATAIN_SIZE_1_0.DATAIN_CHANNEL:0x1f
reg_write(NVDLA_CDMA.D_WGS_ADDR_LOW_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_LOW_0.WGS_ADDR_LOW:0x0
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_DAIN_RAM_TYPE_0.DATAIN_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_CYA_0, 0x0);
// NVDLA_CDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
// NVDLA_CACC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CACC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x400);
// NVDLA_CSC.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x8
reg_write(NVDLA_CDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDMA.D_PERF_ENABLE_0.DMA_EN:0x0
reg_write(NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
// NVDLA_CDMA.D_DAIN_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CDMA.D_DAIN_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0x1f);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0.DATAIN_CHANNEL_EXT:0x1f
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SHIFT_VALUE:0x0
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SRC:REG : 0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_HIGH_0.WMB_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_PIXEL_OFFSET_0, 0x0);
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_Y_OFFSET:0x0
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_X_OFFSET:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0.EW_MUL_CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80080000);
// NVDLA_SDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x4004000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0.EW_ALU_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
// NVDLA_CDMA.D_FETCH_GRAIN_0.GRAINS:0x0
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
// NVDLA_SDP.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x7);
// NVDLA_SDP.D_DATA_CUBE_WIDTH_0.WIDTH:0x7
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x100);
// NVDLA_CACC.D_LINE_STRIDE_0.LINE_STRIDE:0x8
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0.EW_MUL_OPERAND:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x400);
// NVDLA_CDMA.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x8
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_B.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_B.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x70007);
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x7
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x7
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_A.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_A.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x1f);
// NVDLA_SDP.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x1f
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_SDP.D_DATA_FORMAT_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_SDP.D_DATA_FORMAT_0.OUT_PRECISION:INT8 : 0x0
reg_write(NVDLA_CDMA.S_ARBITER_0, 0x3000f);
// NVDLA_CDMA.S_ARBITER_0.ARB_WMB:0x3
// NVDLA_CDMA.S_ARBITER_0.ARB_WEIGHT:0xf
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.OUTPUT_DST:MEM : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.FLYING_MODE:ON : 0x1
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.BATCH_NUMBER:0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.WINOGRAD:OFF : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
// NVDLA_CDMA.D_CVT_CFG_0.CVT_EN:DISABLE : 0x0
// NVDLA_CDMA.D_CVT_CFG_0.CVT_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0.BN_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
// NVDLA_SDP.D_CVT_SCALE_0.CVT_SCALE:0x1
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CDMA.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
// NVDLA_CSC.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x70007);
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x7
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x7
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_TOP:0x0
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
// NVDLA_CSC.D_POST_Y_EXTENSION_0.Y_EXTENSION:0x0
//----------## Layer:CONV_SDP_0: configuraion, end----------
//----------## Layer:CONV_SDP_0: operation enable, begin----------
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CDMA, begin --
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CDMA, end   --
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CACC, begin --
reg_write(NVDLA_CACC.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CACC, CONV_SDP_0_NVDLA_CACC_D_OP_ENABLE_0);
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CACC, end   --
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CMAC_A, begin --
sync_wait(NVDLA_CMAC_A, CONV_SDP_0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_A, CONV_SDP_0_NVDLA_CMAC_A_D_OP_ENABLE_0);
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CMAC_A, end   --
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CMAC_B, begin --
sync_wait(NVDLA_CMAC_B, CONV_SDP_0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_B, CONV_SDP_0_NVDLA_CMAC_B_D_OP_ENABLE_0);
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CMAC_B, end   --
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CSC, begin --
sync_wait(NVDLA_CSC, CONV_SDP_0_NVDLA_CMAC_B_D_OP_ENABLE_0);
sync_wait(NVDLA_CSC, CONV_SDP_0_NVDLA_CMAC_A_D_OP_ENABLE_0);
reg_write(NVDLA_CSC.D_OP_ENABLE_0,0x1);
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_CSC, end   --
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_SDP, begin --
reg_write(NVDLA_SDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:CONV_SDP_0: operation enable, block:NVDLA_SDP, end   --
//----------## Layer:CONV_SDP_0: operation enable, end----------
//----------## Layer:CONV_SDP_0: interrupt handling, begin----------
intr_notify(SDP_0, CONV_SDP_0_SDP_0_interrupt);
intr_notify(CACC_0, CONV_SDP_0_CACC_0_interrupt);
intr_notify(cdma_dat_0, CONV_SDP_0_cdma_dat_0_interrupt);
intr_notify(cdma_wt_0, CONV_SDP_0_cdma_wt_0_interrupt);
//----------## Layer:CONV_SDP_0: interrupt handling, end----------
//----------## Layer:CONV_SDP_0: result checker, begin----------
check_crc(CONV_SDP_0_SDP_0_interrupt, pri_mem, 0x80080000, 0x800, 0xf1e8ba9e);
check_nothing(CONV_SDP_0_CACC_0_interrupt);
check_nothing(CONV_SDP_0_cdma_wt_0_interrupt);
check_nothing(CONV_SDP_0_cdma_dat_0_interrupt);
//----------## Layer:CONV_SDP_0: result checker, end----------
