Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: X:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 861e529334af43b6a4a5890f18d540e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Vio_wrapper_behav xil_defaultlib.Vio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vio_count
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=38.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_cmt_clk_wiz
Compiling module xil_defaultlib.clk_div_cmt
Compiling module xil_defaultlib.clk_div_rtl
Compiling module xil_defaultlib.Counter_8bit
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.Vio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vio_wrapper_behav
