Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Wed Sep 10 12:40:02 2025
| Host              : DESKTOP-INFKKCG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Y_Converter_timing_summary_routed.rpt -pb Y_Converter_timing_summary_routed.pb -rpx Y_Converter_timing_summary_routed.rpx -warn_on_violation
| Design            : Y_Converter
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.929        0.000                      0                  454        0.034        0.000                      0                  454        1.134        0.000                       0                   220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
axi_clk  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_clk             1.929        0.000                      0                  416        0.034        0.000                      0                  416        1.134        0.000                       0                   220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axi_clk            axi_clk                  2.183        0.000                      0                   38        0.140        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            G_MUL/reg_p_lo_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.314ns (25.234%)  route 0.930ns (74.766%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 4.607 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.001ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.709     2.892    G_MUL/E[0]
    SLICE_X91Y226        FDRE                                         r  G_MUL/reg_p_lo_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.673     4.607    G_MUL/CLK
    SLICE_X91Y226        FDRE                                         r  G_MUL/reg_p_lo_reg[9]/C
                         clock pessimism              0.310     4.916    
                         clock uncertainty           -0.035     4.881    
    SLICE_X91Y226        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     4.821    G_MUL/reg_p_lo_reg[9]
  -------------------------------------------------------------------
                         required time                          4.821    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            G_MUL/reg_p_lo_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.314ns (25.315%)  route 0.926ns (74.685%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 4.603 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.705     2.888    G_MUL/E[0]
    SLICE_X92Y226        FDRE                                         r  G_MUL/reg_p_lo_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.669     4.603    G_MUL/CLK
    SLICE_X92Y226        FDRE                                         r  G_MUL/reg_p_lo_reg[10]/C
                         clock pessimism              0.310     4.912    
                         clock uncertainty           -0.035     4.877    
    SLICE_X92Y226        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     4.818    G_MUL/reg_p_lo_reg[10]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            G_MUL/reg_p_lo_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.314ns (25.315%)  route 0.926ns (74.685%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 4.603 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.705     2.888    G_MUL/E[0]
    SLICE_X92Y226        FDRE                                         r  G_MUL/reg_p_lo_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.669     4.603    G_MUL/CLK
    SLICE_X92Y226        FDRE                                         r  G_MUL/reg_p_lo_reg[8]/C
                         clock pessimism              0.310     4.912    
                         clock uncertainty           -0.035     4.877    
    SLICE_X92Y226        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     4.818    G_MUL/reg_p_lo_reg[8]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            R_MUL/reg_p_hi_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.314ns (25.315%)  route 0.926ns (74.685%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 4.603 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.705     2.888    R_MUL/valid_1_reg_0[0]
    SLICE_X92Y226        FDRE                                         r  R_MUL/reg_p_hi_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.669     4.603    R_MUL/CLK
    SLICE_X92Y226        FDRE                                         r  R_MUL/reg_p_hi_reg[3]/C
                         clock pessimism              0.310     4.912    
                         clock uncertainty           -0.035     4.877    
    SLICE_X92Y226        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     4.818    R_MUL/reg_p_hi_reg[3]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            R_MUL/reg_p_lo_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.314ns (25.315%)  route 0.926ns (74.685%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 4.603 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.705     2.888    R_MUL/valid_1_reg_0[0]
    SLICE_X92Y226        FDRE                                         r  R_MUL/reg_p_lo_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.669     4.603    R_MUL/CLK
    SLICE_X92Y226        FDRE                                         r  R_MUL/reg_p_lo_reg[9]/C
                         clock pessimism              0.310     4.912    
                         clock uncertainty           -0.035     4.877    
    SLICE_X92Y226        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     4.818    R_MUL/reg_p_lo_reg[9]
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            B_MUL/reg_p_hi_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.314ns (26.344%)  route 0.878ns (73.656%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 4.600 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.657     2.839    B_MUL/E[0]
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.666     4.600    B_MUL/CLK
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[3]/C
                         clock pessimism              0.310     4.909    
                         clock uncertainty           -0.035     4.874    
    SLICE_X94Y227        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.814    B_MUL/reg_p_hi_reg[3]
  -------------------------------------------------------------------
                         required time                          4.814    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            B_MUL/reg_p_hi_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.314ns (26.344%)  route 0.878ns (73.656%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 4.600 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.657     2.839    B_MUL/E[0]
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.666     4.600    B_MUL/CLK
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[5]/C
                         clock pessimism              0.310     4.909    
                         clock uncertainty           -0.035     4.874    
    SLICE_X94Y227        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.814    B_MUL/reg_p_hi_reg[5]
  -------------------------------------------------------------------
                         required time                          4.814    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            B_MUL/reg_p_hi_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.314ns (26.344%)  route 0.878ns (73.656%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 4.600 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.657     2.839    B_MUL/E[0]
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.666     4.600    B_MUL/CLK
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[7]/C
                         clock pessimism              0.310     4.909    
                         clock uncertainty           -0.035     4.874    
    SLICE_X94Y227        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     4.814    B_MUL/reg_p_hi_reg[7]
  -------------------------------------------------------------------
                         required time                          4.814    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            B_MUL/reg_p_hi_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.314ns (26.322%)  route 0.879ns (73.678%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 4.600 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.658     2.840    B_MUL/E[0]
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.666     4.600    B_MUL/CLK
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[4]/C
                         clock pessimism              0.310     4.909    
                         clock uncertainty           -0.035     4.874    
    SLICE_X94Y227        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     4.815    B_MUL/reg_p_hi_reg[4]
  -------------------------------------------------------------------
                         required time                          4.815    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            B_MUL/reg_p_hi_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.314ns (26.322%)  route 0.879ns (73.678%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 4.600 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.001ns, distribution 0.754ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.755     1.647    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.169     1.897    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X96Y230        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.985 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.052     2.037    B_MUL/s_axis_tready
    SLICE_X96Y230        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.182 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.658     2.840    B_MUL/E[0]
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.666     4.600    B_MUL/CLK
    SLICE_X94Y227        FDRE                                         r  B_MUL/reg_p_hi_reg[6]/C
                         clock pessimism              0.310     4.909    
                         clock uncertainty           -0.035     4.874    
    SLICE_X94Y227        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     4.815    B_MUL/reg_p_hi_reg[6]
  -------------------------------------------------------------------
                         required time                          4.815    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  1.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ADDER_TREE_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.059ns (30.570%)  route 0.134ns (69.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.670ns (routing 0.001ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.577    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.601 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.670     1.271    axi_clk_IBUF_BUFG
    SLICE_X92Y228        FDRE                                         r  ADDER_TREE_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y228        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.330 r  ADDER_TREE_2_reg[1]/Q
                         net (fo=1, routed)           0.134     1.464    ADDER_TREE_2[1]
    SLICE_X93Y228        FDRE                                         r  ADDER_TREE_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.785     1.677    axi_clk_IBUF_BUFG
    SLICE_X93Y228        FDRE                                         r  ADDER_TREE_OUT_reg[1]/C
                         clock pessimism             -0.309     1.368    
    SLICE_X93Y228        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.430    ADDER_TREE_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ADDER_TREE_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.121ns (61.735%)  route 0.075ns (38.265%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.667ns (routing 0.001ns, distribution 0.666ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.577    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.601 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.667     1.268    axi_clk_IBUF_BUFG
    SLICE_X94Y228        FDRE                                         r  ADDER_TREE_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.326 r  ADDER_TREE_1_reg[8]/Q
                         net (fo=1, routed)           0.056     1.382    ADDER_TREE_1[8]
    SLICE_X92Y228        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     1.417 r  ADDER_TREE_2[7]_i_9/O
                         net (fo=1, routed)           0.010     1.427    ADDER_TREE_2[7]_i_9_n_0
    SLICE_X92Y228        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.028     1.455 r  ADDER_TREE_2_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.009     1.464    p_1_in[0]
    SLICE_X92Y228        FDRE                                         r  ADDER_TREE_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.784     1.676    axi_clk_IBUF_BUFG
    SLICE_X92Y228        FDRE                                         r  ADDER_TREE_2_reg[0]/C
                         clock pessimism             -0.309     1.367    
    SLICE_X92Y228        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.427    ADDER_TREE_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ADDER_TREE_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.121ns (60.804%)  route 0.078ns (39.196%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.667ns (routing 0.001ns, distribution 0.666ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.577    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.601 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.667     1.268    axi_clk_IBUF_BUFG
    SLICE_X94Y228        FDRE                                         r  ADDER_TREE_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.327 r  ADDER_TREE_1_reg[9]/Q
                         net (fo=1, routed)           0.059     1.386    ADDER_TREE_1[9]
    SLICE_X92Y228        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.422 r  ADDER_TREE_2[7]_i_8/O
                         net (fo=1, routed)           0.009     1.431    ADDER_TREE_2[7]_i_8_n_0
    SLICE_X92Y228        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.026     1.457 r  ADDER_TREE_2_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.010     1.467    p_1_in[1]
    SLICE_X92Y228        FDRE                                         r  ADDER_TREE_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.784     1.676    axi_clk_IBUF_BUFG
    SLICE_X92Y228        FDRE                                         r  ADDER_TREE_2_reg[1]/C
                         clock pessimism             -0.309     1.367    
    SLICE_X92Y228        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.427    ADDER_TREE_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 widthCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            widthCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.417     0.763    axi_clk_IBUF_BUFG
    SLICE_X95Y226        FDRE                                         r  widthCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y226        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.802 r  widthCounter_reg[5]/Q
                         net (fo=2, routed)           0.027     0.829    widthCounter_reg_n_0_[5]
    SLICE_X95Y226        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.844 r  widthCounter[5]_i_1/O
                         net (fo=1, routed)           0.015     0.859    widthCounter[5]
    SLICE_X95Y226        FDRE                                         r  widthCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.476     1.049    axi_clk_IBUF_BUFG
    SLICE_X95Y226        FDRE                                         r  widthCounter_reg[5]/C
                         clock pessimism             -0.280     0.769    
    SLICE_X95Y226        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.815    widthCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 G_MUL/p_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      0.435ns (routing 0.000ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.435     0.781    G_MUL/CLK
    SLICE_X90Y226        FDRE                                         r  G_MUL/p_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y226        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.819 r  G_MUL/p_reg[0]/Q
                         net (fo=1, routed)           0.064     0.883    G_MUL_n_15
    SLICE_X90Y226        FDRE                                         r  ADDER_TREE_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.495     1.069    axi_clk_IBUF_BUFG
    SLICE_X90Y226        FDRE                                         r  ADDER_TREE_0_reg[0]/C
                         clock pessimism             -0.276     0.792    
    SLICE_X90Y226        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.838    ADDER_TREE_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ADDER_TREE_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.059ns (28.780%)  route 0.146ns (71.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.670ns (routing 0.001ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.577    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.601 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.670     1.271    axi_clk_IBUF_BUFG
    SLICE_X92Y228        FDRE                                         r  ADDER_TREE_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.330 r  ADDER_TREE_2_reg[3]/Q
                         net (fo=1, routed)           0.146     1.476    ADDER_TREE_2[3]
    SLICE_X93Y228        FDRE                                         r  ADDER_TREE_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.785     1.677    axi_clk_IBUF_BUFG
    SLICE_X93Y228        FDRE                                         r  ADDER_TREE_OUT_reg[3]/C
                         clock pessimism             -0.309     1.368    
    SLICE_X93Y228        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.430    ADDER_TREE_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 G_MUL/p_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.111ns (52.358%)  route 0.101ns (47.642%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.670ns (routing 0.001ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.577    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.601 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.670     1.271    G_MUL/CLK
    SLICE_X90Y228        FDRE                                         r  G_MUL/p_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y228        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.329 r  G_MUL/p_reg[12]/Q
                         net (fo=1, routed)           0.071     1.400    R_MUL/Q[11]
    SLICE_X91Y228        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.422 r  R_MUL/ADDER_TREE_0[15]_i_4/O
                         net (fo=1, routed)           0.020     1.442    R_MUL/ADDER_TREE_0[15]_i_4_n_0
    SLICE_X91Y228        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.031     1.473 r  R_MUL/ADDER_TREE_0_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.010     1.483    R_MUL_n_5
    SLICE_X91Y228        FDRE                                         r  ADDER_TREE_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.791     1.683    axi_clk_IBUF_BUFG
    SLICE_X91Y228        FDRE                                         r  ADDER_TREE_0_reg[12]/C
                         clock pessimism             -0.309     1.374    
    SLICE_X91Y228        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.434    ADDER_TREE_0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 heightCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            heightCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (51.133%)  route 0.050ns (48.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.422     0.768    axi_clk_IBUF_BUFG
    SLICE_X96Y228        FDRE                                         r  heightCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y228        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.806 r  heightCounter_reg[4]/Q
                         net (fo=5, routed)           0.029     0.834    heightCounter_reg_n_0_[4]
    SLICE_X96Y228        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     0.848 r  heightCounter[4]_i_1/O
                         net (fo=1, routed)           0.021     0.869    heightCounter[4]
    SLICE_X96Y228        FDRE                                         r  heightCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.483     1.057    axi_clk_IBUF_BUFG
    SLICE_X96Y228        FDRE                                         r  heightCounter_reg[4]/C
                         clock pessimism             -0.283     0.774    
    SLICE_X96Y228        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.820    heightCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 G_MUL/p_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.086ns (40.566%)  route 0.126ns (59.434%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.669ns (routing 0.001ns, distribution 0.668ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.001ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.577    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.601 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.669     1.270    G_MUL/CLK
    SLICE_X90Y228        FDRE                                         r  G_MUL/p_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y228        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.328 r  G_MUL/p_reg[15]/Q
                         net (fo=1, routed)           0.116     1.444    R_MUL/Q[14]
    SLICE_X91Y228        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.028     1.472 r  R_MUL/ADDER_TREE_0_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.010     1.482    R_MUL_n_2
    SLICE_X91Y228        FDRE                                         r  ADDER_TREE_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.789     1.681    axi_clk_IBUF_BUFG
    SLICE_X91Y228        FDRE                                         r  ADDER_TREE_0_reg[15]/C
                         clock pessimism             -0.309     1.372    
    SLICE_X91Y228        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.432    ADDER_TREE_0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.422     0.768    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X96Y232        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y232        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.807 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.078     0.885    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.483     1.057    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.269     0.788    
    SLICE_X96Y233        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.834    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { axi_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         3.333       2.043      BUFGCE_X0Y77   axi_clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.667       1.135      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X96Y232  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.237ns (24.466%)  route 0.732ns (75.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 4.589 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.001ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.573     2.614    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0
    SLICE_X94Y233        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.655     4.589    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X94Y233        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.310     4.899    
                         clock uncertainty           -0.035     4.863    
    SLICE_X94Y233        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     4.797    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.237ns (27.346%)  route 0.630ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.585 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.471     2.512    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X95Y232        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.651     4.585    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X95Y232        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.310     4.894    
                         clock uncertainty           -0.035     4.859    
    SLICE_X95Y232        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     4.793    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.237ns (27.346%)  route 0.630ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.585 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.471     2.512    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X95Y232        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.651     4.585    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X95Y232        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.310     4.894    
                         clock uncertainty           -0.035     4.859    
    SLICE_X95Y232        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     4.793    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.237ns (27.346%)  route 0.630ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.585 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.471     2.512    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X95Y232        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.651     4.585    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X95Y232        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.310     4.894    
                         clock uncertainty           -0.035     4.859    
    SLICE_X95Y232        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     4.793    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.237ns (27.346%)  route 0.630ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.585 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.471     2.512    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X95Y232        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.651     4.585    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X95Y232        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.310     4.894    
                         clock uncertainty           -0.035     4.859    
    SLICE_X95Y232        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     4.793    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.237ns (27.346%)  route 0.630ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.585 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.471     2.512    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X95Y232        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.651     4.585    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X95Y232        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.310     4.894    
                         clock uncertainty           -0.035     4.859    
    SLICE_X95Y232        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     4.793    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.237ns (27.346%)  route 0.630ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.585 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.471     2.512    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X95Y232        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.651     4.585    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X95Y232        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.310     4.894    
                         clock uncertainty           -0.035     4.859    
    SLICE_X95Y232        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     4.793    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.237ns (31.118%)  route 0.525ns (68.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.586 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.366     2.407    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X95Y230        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.652     4.586    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_aclk
    SLICE_X95Y230        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/C
                         clock pessimism              0.310     4.895    
                         clock uncertainty           -0.035     4.860    
    SLICE_X95Y230        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     4.794    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/CLR
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.237ns (31.118%)  route 0.525ns (68.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.586 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.366     2.407    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X95Y230        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.652     4.586    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_aclk
    SLICE_X95Y230        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/C
                         clock pessimism              0.310     4.895    
                         clock uncertainty           -0.035     4.860    
    SLICE_X95Y230        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     4.794    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.237ns (29.845%)  route 0.557ns (70.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.586 - 3.333 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.864    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.753     1.645    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.723 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.158     1.882    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.041 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.399     2.439    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X96Y231        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.910    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.934 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.652     4.586    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X96Y231        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.358     4.943    
                         clock uncertainty           -0.035     4.908    
    SLICE_X96Y231        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066     4.842    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          4.842    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  2.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.902%)  route 0.131ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.423     0.769    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.808 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.131     0.939    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X95Y232        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.485     1.059    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.239     0.819    
    SLICE_X95Y232        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.799    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.902%)  route 0.131ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.423     0.769    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.808 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.131     0.939    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X95Y232        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.485     1.059    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X95Y232        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.239     0.819    
    SLICE_X95Y232        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.799    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.768%)  route 0.158ns (80.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.423     0.769    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.808 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.158     0.966    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/out
    SLICE_X95Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.481     1.055    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_aclk
    SLICE_X95Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.239     0.815    
    SLICE_X95Y230        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.795    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.457%)  route 0.184ns (82.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.419     0.765    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.804 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.184     0.988    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y233        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.485     1.059    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.269     0.790    
    SLICE_X96Y233        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     0.770    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.457%)  route 0.184ns (82.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.419     0.765    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.804 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.184     0.988    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y233        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.485     1.059    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.269     0.790    
    SLICE_X96Y233        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.770    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.457%)  route 0.184ns (82.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.419     0.765    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.804 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.184     0.988    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y233        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.485     1.059    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.269     0.790    
    SLICE_X96Y233        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.770    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.080ns (28.376%)  route 0.202ns (71.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.422     0.768    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.807 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.084     0.891    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[2]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     0.932 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.050    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0
    SLICE_X95Y233        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.486     1.060    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X95Y233        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.239     0.820    
    SLICE_X95Y233        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.800    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.080ns (28.376%)  route 0.202ns (71.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.422     0.768    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.807 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.084     0.891    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[2]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     0.932 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.050    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0
    SLICE_X95Y233        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.486     1.060    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X95Y233        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.239     0.820    
    SLICE_X95Y233        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.800    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.080ns (28.376%)  route 0.202ns (71.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.422     0.768    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.807 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.084     0.891    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[2]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     0.932 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.050    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0
    SLICE_X95Y233        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.486     1.060    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X95Y233        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.239     0.820    
    SLICE_X95Y233        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.800    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.080ns (28.376%)  route 0.202ns (71.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.329    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.346 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.422     0.768    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X96Y233        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y233        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.807 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.084     0.891    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[2]
    SLICE_X96Y233        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     0.932 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.050    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0
    SLICE_X95Y233        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.554    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.573 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=219, routed)         0.486     1.060    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X95Y233        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.239     0.820    
    SLICE_X95Y233        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     0.800    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.249    





